<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32WG940F128_DMA Bit Fields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32WG940F128_DMA Bit Fields<br>
<small>
[<a class="el" href="group__EFM32WG940F128__BitFields.html">EFM32WG940F128 Bit Fields</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcd90b4632b97899013fdb704f3381515">_DMA_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x100B0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea33317e78a704009ba74c3eca4f1fe7">_DMA_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x001F00F1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga4ebbf0d899b79550c533149c3147c4b">DMA_STATUS_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga0d60f6595e4fdba10540da532a87954">_DMA_STATUS_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdaed10590d1bd44cb981672a9c970050">_DMA_STATUS_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea301f6913d2305adafab9d1beee60f5">_DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0022a9e388fefae83f37cbc36fdfcf78">DMA_STATUS_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64d5b864076193f26472919974a19cf7">_DMA_STATUS_STATE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g34311d933da2ad07f596a42b28a3bb3d">_DMA_STATUS_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5fc81d58b7b7697ed14704f4d83892b5">_DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g373ca42ab2188ff5a688ab0c4e971255">_DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaadf2a556bd7291d79d84f0d5da23671">_DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea8273b57c95cbb56ecb8e3a01846abe">_DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb0b7e37fe391455975a28072136fa7a6">_DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g66a9173642fcb2ba957f72ead6078098">_DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4e2c12419cbefcfa9fd9095aa6fc4561">_DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge3669745e47ae38c0ddd1802e35da1e8">_DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g30279c7bb54b4a2b929dbcad67fce4c9">_DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gccc07894e802e59089e71fd9efdbcdec">_DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g07774a9be4607bce23a210508027edc5">_DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf64c3259635b37bec935358a0f68086a">_DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g161afa373c83e6414d42e33e7d4af138">DMA_STATUS_STATE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2012a9340aeacdd304b4c5bb56f8b756">DMA_STATUS_STATE_IDLE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_IDLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6425fdcd4a904f3588d10e140e093d04">DMA_STATUS_STATE_RDCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g91d9e2e399bf3643c96ac00aa4b28cb7">DMA_STATUS_STATE_RDSRCENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd35d1b761b587f6aad09865b58e50bea">DMA_STATUS_STATE_RDDSTENDPTR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a2a678458971d5c4c3e2fdd4b5057ff">DMA_STATUS_STATE_RDSRCDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7fcf881c9d572cf2491549d58e9d63f7">DMA_STATUS_STATE_WRDSTDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g405cd4043e3dc6c58ceafa11778538a4">DMA_STATUS_STATE_WAITREQCLR</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b1ecc10aacb577f48aef77b022c0735">DMA_STATUS_STATE_WRCHCTRLDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0fa1b47c8b1456d49df1f144ad811213">DMA_STATUS_STATE_STALLED</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_STALLED &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g405c39e8c006efdbd017b044ab64c0cb">DMA_STATUS_STATE_DONE</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DONE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#geedfad1994bf3451f78e44cf5cbdd10a">DMA_STATUS_STATE_PERSCATTRANS</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ae827fc1efe28749d5b612bc60ca4c1">_DMA_STATUS_CHNUM_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga76b997f130d4cee3e52cfedcd9bfadf">_DMA_STATUS_CHNUM_MASK</a>&nbsp;&nbsp;&nbsp;0x1F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g03d29bd7dde9da2943451036ddc57c74">_DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd14af2bdf6008b86e6a380f02e31386c">DMA_STATUS_CHNUM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb90198e1bedf914a70db25cc68aedb99">_DMA_CONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g926fd50cba450b4090cc75ad1b9985df">_DMA_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000021UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g81aa7ec1a6e990962b9ee3df8f82c711">DMA_CONFIG_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g173294a771ff2ea7b767b22d57baff40">_DMA_CONFIG_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8190300fc7a8b873ebfcb883119fe46">_DMA_CONFIG_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g382f1997ddfe39e39c2d3594e02fe45d">_DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04417301893c1c0aac33d8b001818e2f">DMA_CONFIG_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9942cb4bbf0bee23640cfa11013d8afe">DMA_CONFIG_CHPROT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g65c46484750e13e3576bead09faf24af">_DMA_CONFIG_CHPROT_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf10ca2f3d02f6497d0ac261407c253a7">_DMA_CONFIG_CHPROT_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4e212830275a28758fcc0ee7a1d57d37">_DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g42d647a30b5cc8f74ccf506e5aaeec3f">DMA_CONFIG_CHPROT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbb29abcb7a08f68645d4b289cbd05d42">_DMA_CTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a3d3ac6410688fc3f74ad991835955c">_DMA_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d3f1ab8af0660259e0aa5d73cfd711e">_DMA_CTRLBASE_CTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga32925cf20e987b00245472d73efcb61">_DMA_CTRLBASE_CTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g09cf2fb84bb69731d3be00dd64772f0b">_DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gafd3fc302e00b3f3cec907a0149b8d5a">DMA_CTRLBASE_CTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5bd5384a8efb63d67ccb46d44dd287eb">_DMA_ALTCTRLBASE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdeece3398e062459a284b0cf69cb1ddb">_DMA_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g28218dcc5ed9c4ec54287f20af196f95">_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g634a72ca7386aa52449acbc28aae5b62">_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd4b3a81e049ca412289cb20229151b2e">_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g83f4ff4036c83da80e34256a910c5e18">DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g470812c2a34e13581d1d91856478707d">_DMA_CHWAITSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g979125bad60ccbec4a64a2220e077ae1">_DMA_CHWAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2be27518e202c32beab24941a9aa9f56">DMA_CHWAITSTATUS_CH0WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g67f4397e4540efbe894297c26ee0b1ce">_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1da33af6c8b308d91d707fdc9552d4c5">_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3a7bff1c5a3cfef1124108c21a46dd85">_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gae21d399c8272f3762996aad21af39d6">DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge934e57291f6777ff49bb879e4610da4">DMA_CHWAITSTATUS_CH1WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf5091782f10cf1f46c686e485c782eee">_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g21ccc8b4cf71d3c5d6d94fc67bdd4e6b">_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g17eb606914809d67130a5cde7f8cbb9d">_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g738f81654da194aa25dcd3a11a8241bc">DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5c415d5e00d92ea5edaf0af3ad2659b0">DMA_CHWAITSTATUS_CH2WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0e32f6c59290665735c315bb5a9f11bb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb832e001e1f6f677ccffd53c119c4cfb">_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb15b6a3df1a465eb2d98d72705e7aef5">_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a75e7998cc25fedb7b139074469f0b9">DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7ce42bd48848b8ec4442f87003db58b7">DMA_CHWAITSTATUS_CH3WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9653288b19a76c0f46f5c8eb6df2dcb7">_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g155e7d5dcee0b5e0045082c1a552d662">_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04d1c453ad08311b237215237c87fd7a">_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5548a397011f5cb5d2a5ef464696f241">DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge252d8e33e5650ae3645faa9a93e74e0">DMA_CHWAITSTATUS_CH4WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6179d6a000d9c2a17efb60b182cd9447">_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g198caafd3f15de3e4384f6837411a6d8">_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g958a7bb3f62bc556f89dde00635ab51c">_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaedfac237530c034fef67fc7e7471ddf">DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g93a1dfdbfe84e61c0e8329b9117bec6c">DMA_CHWAITSTATUS_CH5WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g419efca386cc0bd085e4af01548a278e">_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g871cf18df9eba4d4d40694562b3efde2">_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gedca0ed99c3875c0bb1882b3220c65a6">_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g59545b1b5211702504cfd9f2284b095f">DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd94cc49c8e9276a700e2d0ba29498359">DMA_CHWAITSTATUS_CH6WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g912e212816e48afcdea945f1fe2986fc">_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbd396f090c0b1f444068e6ea709f3230">_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5f70d4c9764e0e0f9ef3be5f66aa7849">_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g97c2e82aae070b47c7757a0edb6ad3bd">DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd301004991d1a26bb2adc30edf118d0e">DMA_CHWAITSTATUS_CH7WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g051330d6c56b1fafa1481a2b2c7c60dc">_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3aef60c923e254431b999077a03f2eaa">_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3a523d275e6f26b9066786386338f0ce">_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga3ddce9cc5e63ac569c418bc06027bbd">DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g392e4047120ab950d35c147108507858">DMA_CHWAITSTATUS_CH8WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4a5389d853fbd55c14b0a469030ef9d6">_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7339f61d8f22833adb7311f691a53f45">_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g579e4c10927b92df5c9f12e8eb6f711a">_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0924b1e3b461bf6a296323b85173afd9">DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcf5e64ee512e6a9c8bf51982d755064a">DMA_CHWAITSTATUS_CH9WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc23348651798eb1d6ca0849d9dd410ca">_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdc86cd4e3526cbe5fa4eb002a4648802">_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7e77ec170dda2438a6875436175349e">_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g78125c483ff6d1533b32d1ecb732776c">DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0ee40c5c867bcccdbaf3af386c65c66a">DMA_CHWAITSTATUS_CH10WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g780e9894c21f077288a5b0567cf06d62">_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2503f9d9f7694d9366b1879c8561dd57">_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge79df5f83ca9365d5577caeff5633ee1">_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g45145471e045643c50dbee3d28885481">DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb83ea347de7f104f8631b97903dc5220">DMA_CHWAITSTATUS_CH11WAITSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc5e0343ee84980ab092ff6be70e1a43d">_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gefca4011198badc31b7f28cf8ed5980e">_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b2f9402c8cde0a46043d383cb391410">_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g818bb1bc5b16543715386efcf93c25bc">DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a140d3d652244da73c9b94d00b396aa">_DMA_CHSWREQ_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g263960bf474781d10bc02945cd2b193d">_DMA_CHSWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g23da3d7a5285e88f0d68ff57158449cd">DMA_CHSWREQ_CH0SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g887e63425fddfb370bb1585df6c1ef41">_DMA_CHSWREQ_CH0SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g19087cdfc90fb71641f85bb703d3bbbb">_DMA_CHSWREQ_CH0SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc2496aa870f99a8ba64d5fb3109862d6">_DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gabac0dd5d6723675b6965ac77e60e9ec">DMA_CHSWREQ_CH0SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d23774c1a0e0cea5f1217f920fd994a">DMA_CHSWREQ_CH1SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf60c9eb0f9d2db3029a7eb412159f2f5">_DMA_CHSWREQ_CH1SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g62f0ab82a9f72a9ae465a656006682c9">_DMA_CHSWREQ_CH1SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbd4892da13b99258fe4d2476257ca47c">_DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga10645d02fa536e48cbe47273c98654c">DMA_CHSWREQ_CH1SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g357190a7902b974809376f5553b35884">DMA_CHSWREQ_CH2SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4dc23d105399cb83aa67a5cf9262c68d">_DMA_CHSWREQ_CH2SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4d6f20f86c195ae1422852515c8ddaae">_DMA_CHSWREQ_CH2SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0fa70af4f5ad103a6804a795201f60d5">_DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g290458510325184b6170880a24a9019f">DMA_CHSWREQ_CH2SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g154034e172b5565eb833c14d87f1873b">DMA_CHSWREQ_CH3SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf0a190b4dc7bd299c209fe49dd54237">_DMA_CHSWREQ_CH3SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35dc4d785d6db30743672089fcb67a24">_DMA_CHSWREQ_CH3SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2abe66fd915f027fae56284364d2ff0c">_DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g19ca722bc2d21b7b6255ea09d1c4664b">DMA_CHSWREQ_CH3SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ad00ea8417675c2c6e30cc86f3fb898">DMA_CHSWREQ_CH4SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc8b2988d43c7a0000e97ee42f7b95609">_DMA_CHSWREQ_CH4SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6233c5e13e184d71102da7fe643a68e1">_DMA_CHSWREQ_CH4SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g536357a2566212451f4fd1b7a94cc454">_DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9772b335935a17ca715d8466fd8690af">DMA_CHSWREQ_CH4SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8ee9344ae889b91a6f0f5302bd35dce1">DMA_CHSWREQ_CH5SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g01c601b0fe1477f4b6b4365c640f771b">_DMA_CHSWREQ_CH5SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g05aff9f6936fbb5fda02b7454dfddbc8">_DMA_CHSWREQ_CH5SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe508f11b97e92d83c772ffe911a905a">_DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaa1c03d5f7d7b58f7da15e70328d3916">DMA_CHSWREQ_CH5SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb70c884bdc46daf8938f3a35e7f27d5">DMA_CHSWREQ_CH6SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3918cb3a58ffef4c5379333f2eaa61e">_DMA_CHSWREQ_CH6SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b37264fbdfbcf1a1da629cded8dc5c7">_DMA_CHSWREQ_CH6SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35ce37c2c943b4b49339725542f5f0d6">_DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3ca6c1630ef037250469021f561ce47c">DMA_CHSWREQ_CH6SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH6SWREQ_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga4a5fcad518b1583492ec26b2e3808ef">DMA_CHSWREQ_CH7SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd87cd77ef4e4061130335714bc5d85db">_DMA_CHSWREQ_CH7SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd9579741837ae147c6e990716793817e">_DMA_CHSWREQ_CH7SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc02cd4d657b6e79b8cb5109a30529550">_DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g46e19049bcd247a2523f86537ba9aaaa">DMA_CHSWREQ_CH7SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH7SWREQ_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge361be2092d7233c0b190ca0075fb093">DMA_CHSWREQ_CH8SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g600d73c51829708136ba46dcd51d735f">_DMA_CHSWREQ_CH8SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0edc13003a9f02dcf772c41eac2b78c9">_DMA_CHSWREQ_CH8SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga57d872be55bd91e04ac9679b22237bb">_DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf9ec82dd3e8067d26644584fcf98be7d">DMA_CHSWREQ_CH8SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH8SWREQ_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8156c3d8927db0f17d7676d2fb12fd1f">DMA_CHSWREQ_CH9SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge685cab9b34d3989e1caa725cfaa1da5">_DMA_CHSWREQ_CH9SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e1f733752dca184f8076b6fabda7e41">_DMA_CHSWREQ_CH9SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g269e9c55440e11ab54c3af2a7e885470">_DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g821fe84f350f860d17843bae7f7412dd">DMA_CHSWREQ_CH9SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH9SWREQ_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g028f0dcef94f764beda68ea796b367aa">DMA_CHSWREQ_CH10SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7ad489d931d618e2f285cd00a8337a11">_DMA_CHSWREQ_CH10SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge8fa8fc83834868931f2ad228a93df9c">_DMA_CHSWREQ_CH10SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8fbe9e2bed3785a0492a96232e939ac4">_DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8858fa81474d39e110832b5289fe7ff">DMA_CHSWREQ_CH10SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH10SWREQ_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g41bbd828abc246251bfcacfd437852ac">DMA_CHSWREQ_CH11SWREQ</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g90bd41c09512791f794d8ecb4bcda0bc">_DMA_CHSWREQ_CH11SWREQ_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g328471659477353975349ddbaf8a2817">_DMA_CHSWREQ_CH11SWREQ_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7b53b1067506909876455a393a090481">_DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga985d81d50872c4e01012a07b0d6ea15">DMA_CHSWREQ_CH11SWREQ_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH11SWREQ_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1941e894a09af0a2814fb252256f7416">_DMA_CHUSEBURSTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g19591d2c56176c5c1ffe01c9d4c23cb8">_DMA_CHUSEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2ff406152206e47f23fcbebb1d3fe543">DMA_CHUSEBURSTS_CH0USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g908280097d7131d31e1ab5db22219084">_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g30cf55ac86f1666a8bf769295a40ef3c">_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbef76415277cb2276d8e7feebdd2dc67">_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6b8ff6f74a190f31132d09e64b3d2275">_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3da530812d906f0f721df03f0e4d60f2">_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd55963c08f9236f5826ce94929709c1b">DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g98379e3d5c9fa85861d27e8b0a1e20db">DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g82cfe283a8f593162dcc9a4adc68ef10">DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g42bb5589204b3c5d7e918b8864fc232b">DMA_CHUSEBURSTS_CH1USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29c0d26cd90b8823530dd50f1ac3fe3a">_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g802c4ed15446941adad7f748abcc0ad5">_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64ddd5c269dddd72914e5a9e1a29bad9">_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g405d1f59473bc3bfcd9afc4ca41090db">DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb588defaa804e1b0a25cacb89a8c3436">DMA_CHUSEBURSTS_CH2USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc59171c1c8ac07ec0ee7bd7264351a1f">_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gefd702d9077cd7f6df5f0ae484be1741">_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g218677975cc72080832b48776c8ad6e2">_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaa54c1c392d6c3fba6da6159c36e57f7">DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g32ca8a34ae88900e7557e83a0ec37086">DMA_CHUSEBURSTS_CH3USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd095141a65c3f845afc55dfc425e35da">_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gccca5f2829ca3ca5bf3f102fff1c7e10">_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb321c9eadc911c861709e644a6490f0c">_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8d9a52bbc2eba985cb3d6869fa2e1701">DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9297b0532baae03ab69d05250ba7df0d">DMA_CHUSEBURSTS_CH4USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc38968277f4638dd180366c3861c07d">_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6f5a33f091ec5cc81190fbea05504cd9">_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g69149ecb02e5bd199db5c1a6014af121">_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g44f2d5e71955ec331d785d4358a48eb3">DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24caa0d9c5779b00584055fecc96b8ff">DMA_CHUSEBURSTS_CH5USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf8381dbf1fec411a422af0ba2e280d0">_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6398f7114bbd417e239f15fa961bb4b8">_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g17d031666e888de1e799b4bd683faba1">_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g77ed962f848d9521375da373458071da">DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g183cbde48592a162d5f05e07e19a74ad">DMA_CHUSEBURSTS_CH6USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g41f4418f2ae979540dc4c99ad4e9a76e">_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g203def523be7893a3620f74d4758955e">_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g33d6ac00a471d92f3358581d27e320b7">_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g12f5f05b777b68fb5412aeb9b3ef2183">DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gff752d0047b60530a8ee5d5b4a544184">DMA_CHUSEBURSTS_CH7USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g13f0ec8532760696fd6dcfa804a4f9d9">_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd325ab07b9ebc96015dbb9cc4eb77065">_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1e596bd42b78f7fe7fa19c831474bdc9">_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge3505dc0aa997b8c6a025d67bb138e85">DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaec1d07bebe401459431a89bcf0401d1">DMA_CHUSEBURSTS_CH8USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb6ccba688ab190b5509d2eccb9380233">_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga83dd730697171a1bf1912a74e754540">_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga30ddb0834a4ee9c39762022c3490537">_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g46fedc36a685094c311c1d4b62d4fd63">DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb7a338543eee371e98655598f3c0267">DMA_CHUSEBURSTS_CH9USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf83229e3e140568a809207284813c70">_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcf7f8a5f9071a262126dc9e66062254d">_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g547d2244543351ba917101454d543f41">_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d3a201acdcc21fb5118c9f9bf9ebc11">DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0f81e1a83ad0dd74174c17dcf91fa1f9">DMA_CHUSEBURSTS_CH10USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga8a9702548dd25a2e660cd45adcc7685">_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb26dfe26361619fcf1c0d7a2f48bd9d9">_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc8cf654ae4a96c167996886400726b1c">_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2e34c5bc15e229fb2ae6dad1fd55d32e">DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g60a787f104d336dfd1f75dce8e735d06">DMA_CHUSEBURSTS_CH11USEBURSTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24a9398f5fd578f0f2dceefc16f26843">_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1c2414ed191a4455c8eb8b1b1248095b">_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g597cb124e00da1bd0aed34f6f9c6c80f">_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4388218ebd44017e932d688bdf1bcbfe">DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga777e09e29bb0731fa2a3c73e4acf5f1">_DMA_CHUSEBURSTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d000cd94c183eb65ce86a8b7ea49ab5">_DMA_CHUSEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb4bfdbcc5b0d6b7c2ee65fa107b91560">DMA_CHUSEBURSTC_CH0USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe3cde5d28956ba1d412f2de01783400">_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8a165a6505069fe22e9b8bd79c89cbf2">_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gab182dbcd1305b3c14877378857b92dc">_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd36c8e5c4ddd39db945abd3f2bc0be5e">DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g55039d908c1eaffb485abbab847903e2">DMA_CHUSEBURSTC_CH1USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc86a40524848b8e4ed9f21815bca79eb">_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc9d9e0dc4a80319ced456a7e09b2466">_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf10e05faea19581953516bb73c84f49d">_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf85d498a3cc7effac1a72f83fd83eef2">DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1c3f49284b86dbd64c7a07991f2254e2">DMA_CHUSEBURSTC_CH2USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdf6d8bb903bcf4c424829d684a39af52">_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2fd6179c83bc3c426c9da333bfd0b078">_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6641d325079bc55947d66a7f54330e99">_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g51097031754a23a1b3ade0e95486817e">DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7b5d38668e9c30c6bb608038cff7c8e0">DMA_CHUSEBURSTC_CH3USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g96f27df44b1dbf9e6f86e68f2e469978">_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9688d1dae28f47b213a35ab56411eefd">_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g07846a3f99059354b2b7eeab25278f3e">_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g86c4539553edb8f2b37d4f5df985f5de">DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5f36da176ce8279629b6d5fe14ef4884">DMA_CHUSEBURSTC_CH4USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2808b8844e8997e24858c7ae6020ec8c">_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfb03b7b90c5d9c1e6330ebab522cdc95">_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a3c99a7afbffb2efaa07d545908c35c">_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g05667be5e7fa309e42b912d5c86885e6">DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf77a029d26e722d36b2b769be0676ee2">DMA_CHUSEBURSTC_CH5USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4ea387b947c6ff60cf958c07e2bb214e">_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc0dba7dfcfa51ed0aa0bed1376f2028">_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g91c96b428cdf133bde1d8bb7a69be899">_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcc6e4be637c799fc74d4fcd8f969baa4">DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2bfd884350afff20fe08bb65fa8421c9">DMA_CHUSEBURSTC_CH6USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g852b5d9b4bba1a08ff6b9c01f6d99e14">_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gad0851b009c1eba7f203d6dc4ce3dcd7">_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g36f46747b894b8fd40d28443b5bcf489">_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge39248eb499b18fb8eb6050200e75262">DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf9e80b20c35fe042fd54a09f948776f">DMA_CHUSEBURSTC_CH7USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb2fa00ceb69a26e790f36d680a8100c">_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g43cdf0ffda2b9290005a10c0857ee669">_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf863e7c3e0823105a1c3b02915fe75d8">_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8409702bd8ef58035b87a53dafca601a">DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebebf11f5ae0cc3799f7c37a345b4df5">DMA_CHUSEBURSTC_CH08USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1f67a29169159867b14bd3710efb6a49">_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ged59407cde7926d6e2f8ee0dcf95735f">_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge8608e3795cd8e2e1712c28f4270e61d">_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29178df07d124504af0837ea2c864d9f">DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29469c64f7c67270c7275a89db264d7c">DMA_CHUSEBURSTC_CH9USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64ad6dd68a8b25869fd08e1071bd1d96">_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfcd9744e5f592a39611cfe5fb9edd810">_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge53696ece05e2be9bf4b14b64c8db3a4">_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga8f270ce0cecbb168ce0e39e3968a508">DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge3a9f92bcbf79596cb76c65bf364801a">DMA_CHUSEBURSTC_CH10USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga9a868839f3b8c1701ed73d83fcdcd7c">_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9162daf37722de253ad294fca2f8fa74">_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g804ce3788bfce43de4bfc9ecac4988fe">_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc8ba4c0356d91ee4bcc8caeda6ab9efc">DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gadb5c3410ef6525e01c857f20281f0cb">DMA_CHUSEBURSTC_CH11USEBURSTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g58ea5069ca3d2bcabc678d2940744225">_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g427340b0e9c6c46233e453ba2c201185">_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd625aed8ec4ce0b572068d99274f0f6b">_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g50a7a8ad4e2fc5fd90541343312b835a">DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g993c11b58c442aba2ad8828511568f22">_DMA_CHREQMASKS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g54114f403e2d376752e3b19eab96fda5">_DMA_CHREQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5377ebe5374db2f0a175c084f61c268c">DMA_CHREQMASKS_CH0REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd2bd40977f04b35a3fcad6142a8139ce">_DMA_CHREQMASKS_CH0REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4c22729eed6405317e4861a406d844e5">_DMA_CHREQMASKS_CH0REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc97ea5b36851693cb69e7a21d812a5e">_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g28f9f45f08df20ce2c77539ce738451a">DMA_CHREQMASKS_CH0REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g626b25422301aa89ebea44a58a698324">DMA_CHREQMASKS_CH1REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2b27781d75db437efc821c90ed4c9099">_DMA_CHREQMASKS_CH1REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g130af438b19240f5af9b8a3adfdcac71">_DMA_CHREQMASKS_CH1REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf6bdeafb8c23d4fe8acd8ad8cb0dbe10">_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g598e5355f085612484f856983986791d">DMA_CHREQMASKS_CH1REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc4c9da9a9971fec51c01672cb9fef436">DMA_CHREQMASKS_CH2REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3d2f9f4c0968e74d4f6d4692c39b6d3">_DMA_CHREQMASKS_CH2REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb2fe86d88b39428b1172ec0adbc9ee52">_DMA_CHREQMASKS_CH2REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g93531f86b214d6ac018e00780f22710a">_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbaa0242426b02acbedc26459e38facf9">DMA_CHREQMASKS_CH2REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d9817a0b7691c23943ad1436565652c">DMA_CHREQMASKS_CH3REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb5d11bf686e32fbe7ee25f39fbc9fd7">_DMA_CHREQMASKS_CH3REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb1f131564418eeae0ed8df0e261a4e15">_DMA_CHREQMASKS_CH3REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga5efd4ca20d13ae5215bb949e2c55c11">_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5ad10959d075ebc1132ce37e7223a37d">DMA_CHREQMASKS_CH3REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gca39bb0ce85f708d3ea1bed8328cc38d">DMA_CHREQMASKS_CH4REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd501b35a32b8e4ffbde8bb182c10da5e">_DMA_CHREQMASKS_CH4REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf20b8b5264e86bd0c1e204c0005d47a">_DMA_CHREQMASKS_CH4REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4604563242cc7409620698bcdbcb73fd">_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6d98b62aee6b9f428dc2513f0f3983c8">DMA_CHREQMASKS_CH4REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2de8b92c5285dcf0421d4bf6bafb2a3f">DMA_CHREQMASKS_CH5REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdf26786ae4f9a117ea01a82824456006">_DMA_CHREQMASKS_CH5REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb89c22346382b5378f4875375e82cf6a">_DMA_CHREQMASKS_CH5REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1708a28e0c9a951ccafb3e81ae51ea80">_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6c56f36efb19856f6ba42a1c398b59d">DMA_CHREQMASKS_CH5REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0c5a0445940b3c53c6030ae64d3b5b7a">DMA_CHREQMASKS_CH6REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga68606a37184acfca2a5743e9b5211e1">_DMA_CHREQMASKS_CH6REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7406de88f8e3301cec44b12a5d212724">_DMA_CHREQMASKS_CH6REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g539691bcecd365628b02357e95760446">_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcae18f5930ffa1c7aa7eb1fb80060d6a">DMA_CHREQMASKS_CH6REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9c913732237a81c0e258b7a866bfbfaf">DMA_CHREQMASKS_CH7REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf725e851f1a2408b64c617145a72fe5">_DMA_CHREQMASKS_CH7REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g25f7d7a21cad7acc2c2f7902e5ea3f03">_DMA_CHREQMASKS_CH7REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga5d9bf1a91659e22add5e1d7a7edee33">_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g818a9855bbe5dbd840347cbdc2ab2b68">DMA_CHREQMASKS_CH7REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3cf6fd533a733c7611b4ae476eccc131">DMA_CHREQMASKS_CH8REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfec69e818b2183e50842025418cb0f1b">_DMA_CHREQMASKS_CH8REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge736094335d8f9e7215bfc376797d238">_DMA_CHREQMASKS_CH8REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0564ecfe10b695e8ed1bd0b19baf8e3c">_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g32d5fe04c834be20e89bb30620fa59ab">DMA_CHREQMASKS_CH8REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5fa2afc728f7886a0dfa6b60052bf379">DMA_CHREQMASKS_CH9REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g182392a611908e18988a796e077c489d">_DMA_CHREQMASKS_CH9REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g204e7e2722da7dde0172728890f90733">_DMA_CHREQMASKS_CH9REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g741d9095de32cc9264da2324832b2120">_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d0bb3365c2c579c0bfa42d5342ed071">DMA_CHREQMASKS_CH9REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0cd2b9c8ea58602edd5c56aa6a73cadf">DMA_CHREQMASKS_CH10REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5695e5a432b21727597e5201f174fc4c">_DMA_CHREQMASKS_CH10REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ac5ff20ca575baa06eb3274b406d7a1">_DMA_CHREQMASKS_CH10REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g70caa27e1fa6e00df357fb87de5dec70">_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4639018f770498e6f0b1bb7238a1f9cf">DMA_CHREQMASKS_CH10REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g39fa0663d3ad0a7b1c5fa70157c24fbf">DMA_CHREQMASKS_CH11REQMASKS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ebfa0e0d5df4ce354980088270e900d">_DMA_CHREQMASKS_CH11REQMASKS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g21a59199218657442232e2b69444df5e">_DMA_CHREQMASKS_CH11REQMASKS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3766dd8ba87b2d5d88c7914400fd5985">_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g764e80267e8b3ecc7024a9e5f849dd78">DMA_CHREQMASKS_CH11REQMASKS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gacb9fcf4f72148763f49b6443de6d258">_DMA_CHREQMASKC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6b0ff687023c5a5ca90794888ba6d834">_DMA_CHREQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9af910624a38489794ee8d57d75045fb">DMA_CHREQMASKC_CH0REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebec317ab7c77ecf264075bd33e08422">_DMA_CHREQMASKC_CH0REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7a3602d7b4f560db251d4ab08f840a5">_DMA_CHREQMASKC_CH0REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9e225f4389c571b91cf45cbeb5d3c57b">_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g25577904705e00bceed38828a11d634a">DMA_CHREQMASKC_CH0REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbbcbf832de08628a4fb9260b2a6c9ef8">DMA_CHREQMASKC_CH1REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1bd6761ca5cf62cab5d8367b23eaf085">_DMA_CHREQMASKC_CH1REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb5bedb1c3f155a64b7d5d9ec916a187a">_DMA_CHREQMASKC_CH1REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge591a09f973277b7bb753cf6f70c0581">_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7b058bc79b2e32d10ed9f1248d9150e1">DMA_CHREQMASKC_CH1REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf6df8b60a6e9627af3c6ea5a639900d5">DMA_CHREQMASKC_CH2REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6c5c6a398488a63ef2d00e48d7ed9801">_DMA_CHREQMASKC_CH2REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2dfd5552bc596cd4a5e50d70320748d0">_DMA_CHREQMASKC_CH2REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6a4ae4b378fc2da9212b9406d7b228da">_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2eafaf6a7f026a0c094355497085e9ae">DMA_CHREQMASKC_CH2REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2e63a5cd90c17f2025a6f53b885061d5">DMA_CHREQMASKC_CH3REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g33776638699de1548379b67e10a1b5f1">_DMA_CHREQMASKC_CH3REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64a5cd5bbc4f7dbaf80bc73441024901">_DMA_CHREQMASKC_CH3REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2365654cc79e1ceb08334ab798f0fa8a">_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2f9ff650522730490b0a7c682920506a">DMA_CHREQMASKC_CH3REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaaf3d769ef02b12a4c3e8a4ce6e15376">DMA_CHREQMASKC_CH4REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g96583f6eb5f1cd97aa226509002d29ec">_DMA_CHREQMASKC_CH4REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb9ee56a2e5314cfe9212faad05368a91">_DMA_CHREQMASKC_CH4REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g06967811f445c8e126bd4f538bedc094">_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g723c384830fda84b651fdf5c6ab04719">DMA_CHREQMASKC_CH4REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb7e41f44345ab2f4df705f3ce5927b90">DMA_CHREQMASKC_CH5REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2e4ecb0ce2ced87d3381250db15e60a2">_DMA_CHREQMASKC_CH5REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbbb354e9c3b0d5a1bd13e03c0ae2da84">_DMA_CHREQMASKC_CH5REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdd32c210a37ca84e9a49dd0d89b7b6ae">_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcd359acf883fa5ab982497f776ffa806">DMA_CHREQMASKC_CH5REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29a713c3e274b935a8a7fe2e28d65dec">DMA_CHREQMASKC_CH6REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8a9b915abb465760170677054b124cc2">_DMA_CHREQMASKC_CH6REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8785dbbf2479707d0ed7240059bb92b0">_DMA_CHREQMASKC_CH6REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd7e604b9fb2ae75dc0faaf16889dad74">_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04366e358ee0e7294585ca3bb959f4a2">DMA_CHREQMASKC_CH6REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g31154dcd8fc231b8c55517341edb6ffd">DMA_CHREQMASKC_CH7REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbb4b07a66b52bdfbf64780fe202cf48f">_DMA_CHREQMASKC_CH7REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g617392f606af81c5a636c99d4194ee6a">_DMA_CHREQMASKC_CH7REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g806a99e00e5f5e602a079448cf12e6d6">_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gffbf9596c8b995b537d80f2e43cc4abb">DMA_CHREQMASKC_CH7REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gec3bf9431fa8e87713ef2ecdeba726bb">DMA_CHREQMASKC_CH8REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0dc532926c13bc373121b373d32013cc">_DMA_CHREQMASKC_CH8REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9c49f2b9584410c605b5042c7d43dc24">_DMA_CHREQMASKC_CH8REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7047381c324d1eea02d4dbcaf824fc8c">_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2039ae87af2ba8908389c51a046ef573">DMA_CHREQMASKC_CH8REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gef14339bb782cb81d646dd15365d9454">DMA_CHREQMASKC_CH9REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8c71fb9894c3db77323cb69a0db3830">_DMA_CHREQMASKC_CH9REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2cf86cd157adbbc5d66271735367e4fb">_DMA_CHREQMASKC_CH9REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g89736225497627a2439f824c1ac7cdd2">_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7dcab448b80f35d4d565e0730ab1c393">DMA_CHREQMASKC_CH9REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g81b00286c35d9e148a64911c091d3d2d">DMA_CHREQMASKC_CH10REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8cac709b6ce0f7e3e1803a2314e1338d">_DMA_CHREQMASKC_CH10REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29dc28ade9dcb0d22a341ab35457d7ef">_DMA_CHREQMASKC_CH10REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g14cf8d6cdde95fe3b1f398372f208be7">_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0e48f06e2baaf107accf1e42aa8679d7">DMA_CHREQMASKC_CH10REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga12429efc06bc7a9d0ad046348285421">DMA_CHREQMASKC_CH11REQMASKC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9cf0d55e79707ae65eede21d92f79649">_DMA_CHREQMASKC_CH11REQMASKC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gce484eddf12099d416f282c8a29c9d37">_DMA_CHREQMASKC_CH11REQMASKC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebca68bb02aaafd663690ccf88696466">_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g52ca85a742171ebc995bef97c689c5de">DMA_CHREQMASKC_CH11REQMASKC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g86b3e05b61511e9756cbf4fcefd0e3f5">_DMA_CHENS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc874864898a857bfad5220d0f6e56175">_DMA_CHENS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0ff45c74658e5d08259b63dcd645864b">DMA_CHENS_CH0ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b01b19cb9880ae2e68a93732b521457">_DMA_CHENS_CH0ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd19ba755c0906d46abf22a693044e8b5">_DMA_CHENS_CH0ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga076db7674479c34767c476b4ecad46a">_DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge2c002f0189eddcf61fecd3852f55ea1">DMA_CHENS_CH0ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9635cfc4a61e1c8c2a0119870712293a">DMA_CHENS_CH1ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8c23b89af84863b0eaf46fae7b8029db">_DMA_CHENS_CH1ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g13e39d0bc652f277cc8e0de9fe6f2832">_DMA_CHENS_CH1ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8862df0982148a1f2c223e293106b4c8">_DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge6c3aa4c5b942a04770a06a93a9b1a63">DMA_CHENS_CH1ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3c044628dd75f30a59e5a53d9687e40a">DMA_CHENS_CH2ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc89079e8101357af8b3ff6973b437079">_DMA_CHENS_CH2ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6157ef84f9800793fd08c1dc78a41d24">_DMA_CHENS_CH2ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35ede389a2420f27221e1ba791221fa6">_DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3417b1925b0f33b9e70b106e2a9483df">DMA_CHENS_CH2ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24b35122f0793cc6f45c8fbab34e777e">DMA_CHENS_CH3ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd775addf2ab980e50bc354a0696197a5">_DMA_CHENS_CH3ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4a5abcf9c41389156ecdc4a29ae3bd6f">_DMA_CHENS_CH3ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g227c4ca76584bc933762c7a15a37369a">_DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfb6e780186cc00bd6c436cf2da8374c9">DMA_CHENS_CH3ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4a61090735ebd5a4679ba23ae81aad6f">DMA_CHENS_CH4ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0fc2cda5aaa7a75d948fa9fd8c204b28">_DMA_CHENS_CH4ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4189d27882f068f692d41842f958a2a8">_DMA_CHENS_CH4ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6978d954382612b0a83f643f5d5476fa">_DMA_CHENS_CH4ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc540101ba729c429d1fba5b692cf333c">DMA_CHENS_CH4ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9437e24ae5b8fcdd625d4bdb67204cd7">DMA_CHENS_CH5ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g27f4dadd3c4d3499c7ce6c3365cf84eb">_DMA_CHENS_CH5ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5bfe3f6ae6617a7b8acb75dfddc9f3ed">_DMA_CHENS_CH5ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g41032d5e16ae0f03ef3c279e2aa3f17d">_DMA_CHENS_CH5ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g068efb5cb719eb8d9f591e76a78b136e">DMA_CHENS_CH5ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g190283bb0acb91747300cb626daccc28">DMA_CHENS_CH6ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbd4a25ec734c3986fa5e5e976a7d61dd">_DMA_CHENS_CH6ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g698fb10be38d3203f1eec52f4ea48782">_DMA_CHENS_CH6ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g39200e633a8956bfd3f45d481cbb93e7">_DMA_CHENS_CH6ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0534fd1a6332e406680cfec4c6ceec99">DMA_CHENS_CH6ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH6ENS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6e3c2c531617e753d553d14b12819eea">DMA_CHENS_CH7ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge0733223033bd8228911af3bd6854111">_DMA_CHENS_CH7ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d83256777413c8d76b70f846af1a4d1">_DMA_CHENS_CH7ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf6f88ccf1232816d49602ef0d9c656a">_DMA_CHENS_CH7ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ee6562bab6970ee4eeefc6b54291d2d">DMA_CHENS_CH7ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH7ENS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf11da6df50cb5739995516caa814c7f">DMA_CHENS_CH8ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6f1a1485e60c537eb60d471cb15838f">_DMA_CHENS_CH8ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g95b226c5451e67eec714d9de7916eaaa">_DMA_CHENS_CH8ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1f2a131d40b54bc50fc7f2f8ba703af8">_DMA_CHENS_CH8ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g27c6548b09325bcb948f86407646fcf4">DMA_CHENS_CH8ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH8ENS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g80cf6e3672d392d8d77b7696c02556c9">DMA_CHENS_CH9ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7871fbd52468c5a91b9585bcf263ae40">_DMA_CHENS_CH9ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf444ad8ccda97558c537882c9f0f9353">_DMA_CHENS_CH9ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g42b2b857dd9dcf4d0a560cb93bd2a603">_DMA_CHENS_CH9ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g952696ad6d4adbfbf9919c24721813f3">DMA_CHENS_CH9ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH9ENS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6fe2ee5c98d77008334f4b7c59d8cd23">DMA_CHENS_CH10ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc038c182c193c2eab7d9d152aefc5ac8">_DMA_CHENS_CH10ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3d9b9a2534baa0d9f2ce2811794ff26">_DMA_CHENS_CH10ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7de697e4894108f6620291f6d6c64d5">_DMA_CHENS_CH10ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9d1ce81f8820a9a257b0a8e5acf32667">DMA_CHENS_CH10ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH10ENS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe6ec14fa61f48b543cb69d09bb6ac3e">DMA_CHENS_CH11ENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea733d01cddc2a9755a3a611a9adecc9">_DMA_CHENS_CH11ENS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g65fe12938f07c34fd3abdb66befd5659">_DMA_CHENS_CH11ENS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaac0bd93146f5fb89524ce3bd4d1dc70">_DMA_CHENS_CH11ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gadcac1e7d48b1bdb8b6c036841108752">DMA_CHENS_CH11ENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH11ENS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5cf124dfd05cc858565d57878ecc4731">_DMA_CHENC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge655e8c5e567264285610b6a59988bb5">_DMA_CHENC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35d5d3d575383435cd1d1b6e2d9dee92">DMA_CHENC_CH0ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g25df885eed3ced50e60fac7552abb351">_DMA_CHENC_CH0ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb1238fee8a8084ebe3e39543ecf05ef5">_DMA_CHENC_CH0ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb588706dc25fa04b5945b43ef514d4bf">_DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g22202f4a64dfa718aaf6b667ad1b15ef">DMA_CHENC_CH0ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g92b366c4cfe34b7b22702032ad2d4847">DMA_CHENC_CH1ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb606f7252bcbdb2e8ba7914a26bcb88e">_DMA_CHENC_CH1ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g73a664be5f4736458a91c02bf44e2e21">_DMA_CHENC_CH1ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb115bba94ad1583a5bae09e6c89e4105">_DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g48471b34b4eaa83749604aa4dc83500d">DMA_CHENC_CH1ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge7a944b622e28ac37ee730883b14f13e">DMA_CHENC_CH2ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge37f39bf65a4c524a2a09956485aec14">_DMA_CHENC_CH2ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9a0f7a78109d735f115c2042b5cb18bb">_DMA_CHENC_CH2ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g836a32303a9068cd5568b9e09120130e">_DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9306ee3c7a4b45e9738c41aacab103a0">DMA_CHENC_CH2ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gafca64b255430ca1e8549a09a8e4ae1a">DMA_CHENC_CH3ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga0830337a5ada3c946ff9f56e1e87086">_DMA_CHENC_CH3ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdf670e44e71e6ef9e84f9076e292e36b">_DMA_CHENC_CH3ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g736c2fe973ea209babd6288e6bf88a60">_DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5db5df14316e43cfa5f7842f8e860782">DMA_CHENC_CH3ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2a59bd0e20eb593fa2fa7b108233f910">DMA_CHENC_CH4ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g545e8bf9c90be22cf7adacc61f8a9159">_DMA_CHENC_CH4ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ae82793be0258c25d2b941291b28de1">_DMA_CHENC_CH4ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8f330169e746d4779caf43970493d001">_DMA_CHENC_CH4ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbe7fc3bb626e7546deb81477d2e53376">DMA_CHENC_CH4ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g814e04dc0c32cddab505146788d0ae4b">DMA_CHENC_CH5ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g84d17e626c4e8243c86e34e9727725b1">_DMA_CHENC_CH5ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g949d0c96c97f14e87bfca1a41bca2783">_DMA_CHENC_CH5ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf4c13147148fe8747dd9ff1984ab227a">_DMA_CHENC_CH5ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8d89067953cfccc9e2b0a95b9e621c4c">DMA_CHENC_CH5ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8a15bb12b68232f9f28b9d4c582e297c">DMA_CHENC_CH6ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga27b3ada0f2c4d057dddf4f60eb96c46">_DMA_CHENC_CH6ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8821fa425f26d44ec370b03e7fc9e53c">_DMA_CHENC_CH6ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4ef92f55e7ddb69faa2229d12f8ea697">_DMA_CHENC_CH6ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g440b092eccad17d223dbcf81d59d060b">DMA_CHENC_CH6ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH6ENC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcf4e427fc2bd2c0fd779fb444a523b22">DMA_CHENC_CH7ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0b5eee8b40e7b6e34d8460cef27dbbe5">_DMA_CHENC_CH7ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e1820a7f22b8240dd74718bb954d382">_DMA_CHENC_CH7ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga40033c545e9a9fca9d20771b9034ce2">_DMA_CHENC_CH7ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g101f2d1e3ac8e6f02499d498abbef812">DMA_CHENC_CH7ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH7ENC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g52593a18d62a13949337ce8a9c6930c1">DMA_CHENC_CH8ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g572055da09a5bb51f2a736337dc2cba1">_DMA_CHENC_CH8ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g90a6d09ce7e2004c182af5f5ee21c682">_DMA_CHENC_CH8ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd2b08e24bd4309899b6264f090871c12">_DMA_CHENC_CH8ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g346cc75b109ebf1a5dcd2f3768a4a401">DMA_CHENC_CH8ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH8ENC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6a1769da52b325cbe839c2b21520eca1">DMA_CHENC_CH9ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7106fee22b3f8a238e25fc0e7168a44">_DMA_CHENC_CH9ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0cfc4fc0d0d769ec54141b116249e0af">_DMA_CHENC_CH9ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g986cd331b055ec61492879f6571aec9f">_DMA_CHENC_CH9ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3cb5b73815b5eaa42946b51548d2a1dc">DMA_CHENC_CH9ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH9ENC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g98b7473029e41853f7bde3eed34ce454">DMA_CHENC_CH10ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6955f87cc0f295e9e996e4dc12c3856">_DMA_CHENC_CH10ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g52a4bdf60491692fac0dc38e002eff34">_DMA_CHENC_CH10ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g085988f8a45e7c1b6d84a22e7d44fff1">_DMA_CHENC_CH10ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g17be851557156c993de7c21baba6ae16">DMA_CHENC_CH10ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH10ENC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7543948438d6fc9aface3c6d971d9eb2">DMA_CHENC_CH11ENC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2bcf1bbc6a65c800b476b70b1c4cfb52">_DMA_CHENC_CH11ENC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g07ac3d3d9736b357735928c77bf3ca99">_DMA_CHENC_CH11ENC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ebaacdf9bcf68514e2af72c76cbce71">_DMA_CHENC_CH11ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4606a06f3f6eb90177919951762e9f26">DMA_CHENC_CH11ENC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH11ENC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdd2d2f322ee761ff5024ff8a2fb5e8f5">_DMA_CHALTS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g81b14de47152c5c6c322be59ebc86165">_DMA_CHALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g613418fb0799e7247179ac93163a767f">DMA_CHALTS_CH0ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd51b3fceeffcc0e9231309783e03554a">_DMA_CHALTS_CH0ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9bc3fb8a648065a1ac88355ef85e44ab">_DMA_CHALTS_CH0ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1d751c15deaf5e136fa7566b53bb7b85">_DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga54ec7c7973183897876c530f978a9f0">DMA_CHALTS_CH0ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb83167edd154a5daf99c8608100088b7">DMA_CHALTS_CH1ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf4899bc261cdbce884efb93f469043ca">_DMA_CHALTS_CH1ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gce50c041a428cae2ea015975e83bc88c">_DMA_CHALTS_CH1ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge9df90a3330bfbe42989aeb0b0a51aa7">_DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge49b3527d4de1e9723906f5fc035356c">DMA_CHALTS_CH1ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7738cfbf25a156a773026b9c28c37dda">DMA_CHALTS_CH2ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0790f60d53f14a8dc68b08cada62c0d3">_DMA_CHALTS_CH2ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbd21971d2efbd628393c7b103e60e44e">_DMA_CHALTS_CH2ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a779c0d25a8c02f43ecb54aed976488">_DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga706c71ab018584bac1aad5d2ece3001">DMA_CHALTS_CH2ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g048035204cf3ed4cfd6ec1427d460670">DMA_CHALTS_CH3ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1155cfe68203851c1bebb3d4d4f03086">_DMA_CHALTS_CH3ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga044a2da0ded76c66829de8cc4a8f111">_DMA_CHALTS_CH3ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d8b2b1a9b3d4f1319a06eef43db6b90">_DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf2a7345f778eb92be85705a2fe433fe5">DMA_CHALTS_CH3ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe171b8d3b83c8b2586d28c2307ad7a5">DMA_CHALTS_CH4ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf87adc0c8f14b0234910df5541c8890">_DMA_CHALTS_CH4ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4d2f0cd787b6a346eabb36d1d409f039">_DMA_CHALTS_CH4ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga2d9749531ef2a53d366bdb830147b04">_DMA_CHALTS_CH4ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4677c4f84edfdf13ea4e47a1ce5ce302">DMA_CHALTS_CH4ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g39d696693fdcc69510ed4972dbba5117">DMA_CHALTS_CH5ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g121284eb531163dd58ce38e9362e6516">_DMA_CHALTS_CH5ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g542e3984b5a30b7ce8eb6ac8d5d2d3d8">_DMA_CHALTS_CH5ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g15027780bd30bc27e88b390e665e9e10">_DMA_CHALTS_CH5ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc30002e404beee68eb6f4af5038ab77d">DMA_CHALTS_CH5ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd51ad45da88a8e5b6638134fe6884466">DMA_CHALTS_CH6ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6cfa8b06043bc6e968c6b122216776ab">_DMA_CHALTS_CH6ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc29e1cabedc9810174b78207bca360a6">_DMA_CHALTS_CH6ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4483dd9ad698bdda9bfca54254431e94">_DMA_CHALTS_CH6ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g198af2b8de4a57c6096ab48710e49b0a">DMA_CHALTS_CH6ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH6ALTS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd4e9c3f1e31e9837fc7015a96daeb823">DMA_CHALTS_CH7ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g708c0a7245362c46e099dc083d058950">_DMA_CHALTS_CH7ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g78f5df17c6fac8cd74925a12aae96938">_DMA_CHALTS_CH7ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g57528b2d0c4b50168f19ecae71e6e879">_DMA_CHALTS_CH7ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g57f110c61c91062a032cfd5b05642102">DMA_CHALTS_CH7ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH7ALTS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g26820fd0ac3e27a03de3b3ce4f879f39">DMA_CHALTS_CH8ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0541f3f921a05def06dc790a4a66fcda">_DMA_CHALTS_CH8ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gef41c668a65a955b39d1f3d42567bb1e">_DMA_CHALTS_CH8ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g580c773e2e85e1f6f99b2bdb6e573262">_DMA_CHALTS_CH8ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6d33acd5d669eb5618aee4502d282dd1">DMA_CHALTS_CH8ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH8ALTS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf39ee42cff9f15084736c24c9ef0ca1">DMA_CHALTS_CH9ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc3c0d8ef706e492b27008abff4aedc4f">_DMA_CHALTS_CH9ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf8a99dc67b02d30bc235a55b87934026">_DMA_CHALTS_CH9ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8b8b37cb213d996c36d08b9c58dec685">_DMA_CHALTS_CH9ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gafc380007c7d15da2e6be632a1ace2f6">DMA_CHALTS_CH9ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH9ALTS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g08034913d75eb92bb0b629d37abce841">DMA_CHALTS_CH10ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g87780cc9170052bce03fcbedcc1acf19">_DMA_CHALTS_CH10ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfa5c69460f6033d299981ae14215298d">_DMA_CHALTS_CH10ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7796cc1354b2183ef01ad636ae31927">_DMA_CHALTS_CH10ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc0316b76486e5be2cfe327b0e5affbc3">DMA_CHALTS_CH10ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH10ALTS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5230f4d1dd6ef2fa40549a5d47986816">DMA_CHALTS_CH11ALTS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b578c7753fa001c037e3da53e909997">_DMA_CHALTS_CH11ALTS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g29372f7e48f003830f1b6f26bc13a092">_DMA_CHALTS_CH11ALTS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga2ecf39cb763b1589cbf46b1cb76de97">_DMA_CHALTS_CH11ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5201be6feca54a881287b26e74df2a0e">DMA_CHALTS_CH11ALTS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH11ALTS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0eec0d07ba3840c14c15ea38d6aa085b">_DMA_CHALTC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8cc36f2eabc3184da58fc37032217f38">_DMA_CHALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g511af0db142c89640d5a701e356c0300">DMA_CHALTC_CH0ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g74de4494b5cee26a310e232f67cbff3d">_DMA_CHALTC_CH0ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g60adf7c7300beb0d0e02ff40cd5c4be4">_DMA_CHALTC_CH0ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g26e677040d3f7a08d35010caae94fffc">_DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a3881163fa7d248ce6e5dc219e18ea7">DMA_CHALTC_CH0ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g05e2f045a0534efd76fdc2da493605a9">DMA_CHALTC_CH1ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a663045d7110eaf87337a4d96367181">_DMA_CHALTC_CH1ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9c4958f96c46f64aecc75e34f98a5f00">_DMA_CHALTC_CH1ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf759837436d1cf793175452481799715">_DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0341c20dbbcffd9a67a7cf7269e4cb09">DMA_CHALTC_CH1ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5def0cf4048c90fc2e1546324c245c08">DMA_CHALTC_CH2ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g75e3488182fb1b3c8961de0002084dfc">_DMA_CHALTC_CH2ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf5cfee97763a6400e6a2a2201c2fb658">_DMA_CHALTC_CH2ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8fbbeffa6a1b2c850ee7f462bba2093f">_DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g37f75f8149bbdf4535c58b092fd31d66">DMA_CHALTC_CH2ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24257997abb94b463b9c104e43a01ce2">DMA_CHALTC_CH3ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g60134fe3ab56879a61b8ab8311dd3cc6">_DMA_CHALTC_CH3ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb1b9ed6e6bd1fadbab12598a2ceaab28">_DMA_CHALTC_CH3ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4db54974f58057d62d944d39ff80e564">_DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g214964bfec83e6643b7991ff93b7d4e7">DMA_CHALTC_CH3ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8a7dec837ee6581822cb8f74a259409c">DMA_CHALTC_CH4ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6fc2b10b705b42acf05843198082b9e1">_DMA_CHALTC_CH4ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g870d5759441a8fe6a06f8e5c63aa8d55">_DMA_CHALTC_CH4ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd580715adb266598509822ba66ee17d5">_DMA_CHALTC_CH4ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g28c0f465ac102c5932c5c10e8cbff788">DMA_CHALTC_CH4ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g58fe5d31b279243c92b4c6cf16743c61">DMA_CHALTC_CH5ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdc9b65586a310eeb0dcd7737479a7a12">_DMA_CHALTC_CH5ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3223425d68ced74f11f7389feed6bb58">_DMA_CHALTC_CH5ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4e6fec83ed0b7a19a66d59cb84f8b571">_DMA_CHALTC_CH5ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d530ea7553e3576c0420c86ef574674">DMA_CHALTC_CH5ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0edda71f2e4dd8b4f774b65e335fc140">DMA_CHALTC_CH6ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64f6fb3444c04e92a2f5e45f61ff5ae7">_DMA_CHALTC_CH6ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf699980e7fbef840fc8cc24726c4ea85">_DMA_CHALTC_CH6ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g056ac5b8c33bbe5996b8944fabea4c97">_DMA_CHALTC_CH6ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g436905e99d04047ebd67b45adaba391f">DMA_CHALTC_CH6ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH6ALTC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68143bca63adfb25b1e22715c6f48e74">DMA_CHALTC_CH7ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g803726e64f4865095a44b3908d8a8d13">_DMA_CHALTC_CH7ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcb555ad5a7986deff3c2edd7e3dfb541">_DMA_CHALTC_CH7ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gff3f270acb64c2e896a3d367a2f72a52">_DMA_CHALTC_CH7ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3f2876e434ab3f5febaa186b984af8d5">DMA_CHALTC_CH7ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH7ALTC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd4e55b7d99681d35e90662e20feb6476">DMA_CHALTC_CH8ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga4844a7118209fb89e5f3d6c1d8ffafd">_DMA_CHALTC_CH8ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g67099e0eaeab38ed3a1ba90de2379363">_DMA_CHALTC_CH8ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g82438177e1285fd809a008a32a7385e0">_DMA_CHALTC_CH8ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g974b35a7db29b8d37a764224a174479f">DMA_CHALTC_CH8ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH8ALTC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gabaefd0dd2fbae0f0d4a6a4adacf9524">DMA_CHALTC_CH9ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8a4ceb5697635559b2c11c5b94cc52e3">_DMA_CHALTC_CH9ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6f94226f19536cb92090517231bd1ae0">_DMA_CHALTC_CH9ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8ccf5045f0781c23be219cc91821d0bf">_DMA_CHALTC_CH9ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g46ed8db886609ff497f018716cb15a42">DMA_CHALTC_CH9ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH9ALTC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5f10fa44c32e2d1365aa8946ae8db640">DMA_CHALTC_CH10ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g382ba83be7844d76631b30aace3acf56">_DMA_CHALTC_CH10ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7cecc181a29a3c920867cfe424b7577b">_DMA_CHALTC_CH10ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebf713d79c10c3c421d22ce1d5d3f4c7">_DMA_CHALTC_CH10ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebca545470c11caff0fd5be57fb54c62">DMA_CHALTC_CH10ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH10ALTC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf5b902321cc3e78e9781e695a2594e3">DMA_CHALTC_CH11ALTC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcfe71262c28d94e7b2dbe9d4eaeb1570">_DMA_CHALTC_CH11ALTC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5c3cbc2ae86173635b868b25dd405d30">_DMA_CHALTC_CH11ALTC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5dd59028237074a33c96b27130970d32">_DMA_CHALTC_CH11ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g42e0924d53118f3584e7cffdcc6e79fd">DMA_CHALTC_CH11ALTC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH11ALTC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9daf0b6586e2fa32dd4318581a5ee097">_DMA_CHPRIS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g79d9267c2a82e200f8c21ca6b47b3dae">_DMA_CHPRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3b8aae23375b72eaf9398b0dfe0a9958">DMA_CHPRIS_CH0PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfa74c12fb13c4c1992d85684ec68a36d">_DMA_CHPRIS_CH0PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb9d307b044f83ba2cec73d0c0423d2ce">_DMA_CHPRIS_CH0PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g74fd32abbf751cd896459afb92a7c81f">_DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g991b1ee70c4a5e9ea6c1ac510d4344b8">DMA_CHPRIS_CH0PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4245120034c44573ea4089f3a7962f0d">DMA_CHPRIS_CH1PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1f6648ed2db93670744712633ebe8c6d">_DMA_CHPRIS_CH1PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8e2f7c5e32b052266cf5f1fefb0315e2">_DMA_CHPRIS_CH1PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge4cc67d1ec61d3acfb24304f0dbd59d3">_DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g385bb04dc349096942748d090385c2a1">DMA_CHPRIS_CH1PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g11e9151ccd4188763a82ab42bc06d55e">DMA_CHPRIS_CH2PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb805fd2b31fe212e9d84411d1b54b99f">_DMA_CHPRIS_CH2PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfea2f9b83e145e5a5f780040b2b167da">_DMA_CHPRIS_CH2PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g56f7af3fe12c48ca0948f4fe8e1cb1f5">_DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g31ff7d3c88297e6642d5bcf039efcbf1">DMA_CHPRIS_CH2PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd0837ad5d87ce0e10c7950db207272d4">DMA_CHPRIS_CH3PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7e73e49868b330b0b6c15757f18aebf">_DMA_CHPRIS_CH3PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb227d80ecc2fbbfcbdfd5705f762ba48">_DMA_CHPRIS_CH3PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7bca4bd8fe47647e8d4e1e2efe575d3b">_DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6e64a388c03275c438755bf6ff94c445">DMA_CHPRIS_CH3PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g299ed3bd0ba11abcd89eff9e7cdadbc8">DMA_CHPRIS_CH4PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g180b7a816bc41a431856cf8c314f91de">_DMA_CHPRIS_CH4PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6962c4b30f63f771c1472c8f76d83bf">_DMA_CHPRIS_CH4PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0ff1abc823c8772319e86d343cf5afde">_DMA_CHPRIS_CH4PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g088d56e897fe05b5b19f7071a5636ca1">DMA_CHPRIS_CH4PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3c52b6e6015ada3be2d3b2f622572bbe">DMA_CHPRIS_CH5PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8abb73279fac57a9503f14126eb5cccd">_DMA_CHPRIS_CH5PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd59b8eafb3963903ea83570d97ebdab5">_DMA_CHPRIS_CH5PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1e80ee5e62b1e966d77f09b92b23c300">_DMA_CHPRIS_CH5PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfdb6f107918f35901410de74a4098818">DMA_CHPRIS_CH5PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga5240f8be35e91c7abd07191acb73ce7">DMA_CHPRIS_CH6PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2de7e3258a6d961f64943cf09fc3e460">_DMA_CHPRIS_CH6PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd2fc3a5bdab950db9e9b9d6bfb52978a">_DMA_CHPRIS_CH6PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d0bbbe6ab831acb69033f88ac103358">_DMA_CHPRIS_CH6PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6214bc38ce72991674241668e6cd2946">DMA_CHPRIS_CH6PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH6PRIS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gef45e1b2f36131d488d860ce0acb131e">DMA_CHPRIS_CH7PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g12209516c287d357adcf1953d87df379">_DMA_CHPRIS_CH7PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g72f9d9027974d3719e8bf1afd3e78bab">_DMA_CHPRIS_CH7PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf9a8f82862eb33983236fa6417d245f3">_DMA_CHPRIS_CH7PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb8107e87376d057c56ca6fa1d5b77403">DMA_CHPRIS_CH7PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH7PRIS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64bbefb97fda2c1c68107ce1547f66c4">DMA_CHPRIS_CH8PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge0d31b9476cf3264c89a7e49891bf685">_DMA_CHPRIS_CH8PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3a5ca9a385c5d8fd8bcb5aba3c62649a">_DMA_CHPRIS_CH8PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb7f4e0729fe8f41047933fceafa6a80d">_DMA_CHPRIS_CH8PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2b5ae8bb79f262b54eba3db7b34bb0e9">DMA_CHPRIS_CH8PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH8PRIS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3283b112959952cd6899d3d86ab2aa6e">DMA_CHPRIS_CH9PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g976755fa416b8ddf0e22811c71554106">_DMA_CHPRIS_CH9PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g49c9edf22dba5a8d88894612a31670a1">_DMA_CHPRIS_CH9PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g809789f987fc466306dc1e1a0256899f">_DMA_CHPRIS_CH9PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d21148831913778933b500097a66b05">DMA_CHPRIS_CH9PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH9PRIS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf4c3454bd6699f91b0b54ca21e41414f">DMA_CHPRIS_CH10PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1677c124d3180ccaa1d7e5278f352292">_DMA_CHPRIS_CH10PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6ed786248b53d1e9f72f715da815a85b">_DMA_CHPRIS_CH10PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g83b340be9ceab91ce0593bae43b9038c">_DMA_CHPRIS_CH10PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd288ecccc0a1f8bee134bcd16d4c86e6">DMA_CHPRIS_CH10PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH10PRIS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24f3e6373080e921f64bae19e7ab4705">DMA_CHPRIS_CH11PRIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g502ab38cbae4c31c7a3c044ef615b847">_DMA_CHPRIS_CH11PRIS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2f9dd6b0b5c7e553d9cc8409c1b93656">_DMA_CHPRIS_CH11PRIS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8bac998b6cc69f38695e591aeb6a9627">_DMA_CHPRIS_CH11PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3a6dc663275545f0851e621e629ac1e7">DMA_CHPRIS_CH11PRIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH11PRIS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gadeb7787f8f32c14c0276c2abb417f7b">_DMA_CHPRIC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g192afe390dcccda2b96bc2b236dd5666">_DMA_CHPRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5ff68ef83e232f6eac622238c65084ba">DMA_CHPRIC_CH0PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g189fb8c590b999349183333012f4e70d">_DMA_CHPRIC_CH0PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g88c1e2d89a389055a4028b5406ff94fa">_DMA_CHPRIC_CH0PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaf0d7ed7c444a4fcb7c88a87895c61f5">_DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4df490dae82239dcb98398c775d258bf">DMA_CHPRIC_CH0PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4324c7fb59cc3a2f150395193c8c96a5">DMA_CHPRIC_CH1PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g744f18c61317d3ce541ec27b109989f6">_DMA_CHPRIC_CH1PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g28b1f08516b78ab005f707ce5b396d72">_DMA_CHPRIC_CH1PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g03b4c9805d1f2be425e2f7ce329aa069">_DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd0f899434d32cdf887c087fa70bcd415">DMA_CHPRIC_CH1PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcb62ce6d3214ca9bbb4ebe7832307eeb">DMA_CHPRIC_CH2PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc9fe70e0eff208788180eab5568115bd">_DMA_CHPRIC_CH2PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6ad84681c02ca6065d0c9dcd271b02b0">_DMA_CHPRIC_CH2PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g215a9b755d7b36e8ab38ca1ba8878545">_DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g352efbfef9acf0b353862a193b7de1d0">DMA_CHPRIC_CH2PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g88b2b57ff1d13614652901f2f27ab233">DMA_CHPRIC_CH3PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4ddf40b027248d91274316461f19fd74">_DMA_CHPRIC_CH3PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbe068fe7e6583a5c18e50a40cf27ed84">_DMA_CHPRIC_CH3PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g81aa7d82e5ffea3462e3bcf1a3c258d3">_DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g49d3cc9d4c00dc6874d997b75880c963">DMA_CHPRIC_CH3PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge9e8327d33f6ff455450320729889842">DMA_CHPRIC_CH4PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf4d0f198774d0586bb9d8377a2d2273">_DMA_CHPRIC_CH4PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2d23f68d713c5c29fae227a25ce4ca0d">_DMA_CHPRIC_CH4PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g660dbce8443669c5f31d0419b7c9b277">_DMA_CHPRIC_CH4PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g26e1ff0717bb90be7294958317e8de1a">DMA_CHPRIC_CH4PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf46213e736f8beab07ae07576828f6f2">DMA_CHPRIC_CH5PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5fcfc3ff051e0ad8bec60456b44bd556">_DMA_CHPRIC_CH5PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6b78894b9053468a43dff6d14a118902">_DMA_CHPRIC_CH5PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g293f493bacd788d9f03a18ff17b2d94e">_DMA_CHPRIC_CH5PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4beaa86030a99f2cc5133f83f1626ee3">DMA_CHPRIC_CH5PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbc7d5ccfb5516381050194dd89b1a3d8">DMA_CHPRIC_CH6PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6e5ef8783022287790b3176fb70d0f27">_DMA_CHPRIC_CH6PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcc86a9a1ecb582c440e2e2b023f80d4b">_DMA_CHPRIC_CH6PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g368278ccd3d5a47fcab455386cc4ed6a">_DMA_CHPRIC_CH6PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7227826c435aed178361e22035702d7b">DMA_CHPRIC_CH6PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH6PRIC_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc4a20a30ef06ed263b5dde729fe7492">DMA_CHPRIC_CH7PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaeb0ad9314a997b641568179af580458">_DMA_CHPRIC_CH7PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd9790e3c8b3a314aa4e73061fb9e165b">_DMA_CHPRIC_CH7PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g551867a95c99f58e517c2e84af0dc752">_DMA_CHPRIC_CH7PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g66f9b4c9c13de6766f4b1e097c77d5a3">DMA_CHPRIC_CH7PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH7PRIC_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4b39ebd85db19d1e8ac268d8e96690e9">DMA_CHPRIC_CH8PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9386715752f4a1907cb7af9b163654ab">_DMA_CHPRIC_CH8PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04dfb32c0fead4075f52f26542ff75d6">_DMA_CHPRIC_CH8PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc2c4884b73cf0b027ca9640ec780ab5a">_DMA_CHPRIC_CH8PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2973ab0684c58e2bb150b7bde85f8fcd">DMA_CHPRIC_CH8PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH8PRIC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2f33c6858781c1a61695c1171c825b72">DMA_CHPRIC_CH9PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6e42ed66b407c3c88dcf4e7c3d482b6f">_DMA_CHPRIC_CH9PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g437eb4c44a89837895acc1fcf11938ca">_DMA_CHPRIC_CH9PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6dc7ba3b9de99dfaa5cfc1ffd35e4feb">_DMA_CHPRIC_CH9PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb4fb27c910a08ce28bb20609bec5a8a0">DMA_CHPRIC_CH9PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH9PRIC_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g55e079ca43fd2ee3a3ce3addead13ed8">DMA_CHPRIC_CH10PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfef5e3bc693cad64fb19a591a9e7a18f">_DMA_CHPRIC_CH10PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g528869a17c011640518d8149891213fe">_DMA_CHPRIC_CH10PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4a186f0ffe90a5eec6c2d12070bf4333">_DMA_CHPRIC_CH10PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g52374f7671abc7e5af1c590ed534074d">DMA_CHPRIC_CH10PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH10PRIC_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd09d6b78dc1339cb05697abf363364b6">DMA_CHPRIC_CH11PRIC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdacc1277a8c722e5231da25211beb6ec">_DMA_CHPRIC_CH11PRIC_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g248da2d60327ae5960f2e8ef20f18051">_DMA_CHPRIC_CH11PRIC_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g836d7804b5a6895c924df2c47ef03cef">_DMA_CHPRIC_CH11PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g042a1ff8c0705b6293cd4d37409b9828">DMA_CHPRIC_CH11PRIC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH11PRIC_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd184c7bcd66cc743d49c05d7001af5cb">_DMA_ERRORC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g523632c688bb41df44cb9237599f474b">_DMA_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a72da743d1b4b5044077696e382f819">DMA_ERRORC_ERRORC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb66f6e9e80ad9925423f7e9e7321c67b">_DMA_ERRORC_ERRORC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g293d9323a9478f854df0d2e6c99d96ce">_DMA_ERRORC_ERRORC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2a7f99594aa94975c40c1cc596b4dca5">_DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb1cc17f9a5c414fae65f2cc0d5cea8e4">DMA_ERRORC_ERRORC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9c67126153ce05dc19bd7c3a9bc53b01">_DMA_CHREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1227e0733df8865fcf9796529d2a7fb0">_DMA_CHREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g06000644ae9c3272fdb92778f1b72029">DMA_CHREQSTATUS_CH0REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8f5592df173223f1f7e85ba57bd9b3c7">_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfd11116b238de0d461ec8c862f47d65c">_DMA_CHREQSTATUS_CH0REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0152da899e50169a0542d20fc3133e5e">_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5cc9516df62011880f4242d522e4bf94">DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6560f1e76ca6fdf2a726f76875665424">DMA_CHREQSTATUS_CH1REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1f33bf6d091743fad5647647334d106d">_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g47af3fc45b5e3431dbaacf986104c049">_DMA_CHREQSTATUS_CH1REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8f59e62cbb66bf1fdd4438f9622d1fee">_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g52102b5e01079c79d6c37c3d2fa7e07f">DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gda5a454ce1cdc913edbec452a87d4a85">DMA_CHREQSTATUS_CH2REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g198a02e171a666d9660d7952629a8cf3">_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9e923a3a9b668171dce0d2bece029018">_DMA_CHREQSTATUS_CH2REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf9708b0a7f21566e70fd00ad764532cd">_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g24b71d15e0f5c86dc476173c62c04f9f">DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g74172c3852d72dc1b421be3d2104fa31">DMA_CHREQSTATUS_CH3REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf89bfd255c4e597337671c1a59e22d01">_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3de830a37a8c54392713d93da9417057">_DMA_CHREQSTATUS_CH3REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g19a0ae2e4521a2bec9775d46ddd23f0b">_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge8df0d773d381312331668ef7b88dcba">DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g62c82fd3d5b739f826f79d22946a8af9">DMA_CHREQSTATUS_CH4REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf1d7723ab37e855619d0bcf1011c21d8">_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9f8203bb8ac2678cb83b7102c0f06499">_DMA_CHREQSTATUS_CH4REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g23848b8ffc6a917a5f7150b848863bd2">_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga84aaf37f9ae6010033c364c84d61d33">DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf64f6dcf537672a9e195ad6175696980">DMA_CHREQSTATUS_CH5REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge5b28f5b0694bfd6c8e677eb2d8ac56a">_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8b13bc9523705eacad12222223e21eed">_DMA_CHREQSTATUS_CH5REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9730c3bd4359ea882bcbc6d7739d675c">_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7dd1419fe212dc11be75473295698707">DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9acea832e1b0c6f7879af2d6a832a1cf">DMA_CHREQSTATUS_CH6REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbc7f5874b17341ba9c0400264daca0cd">_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga28952006e56641d1a960ec430d6cfc0">_DMA_CHREQSTATUS_CH6REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2d0edefac04f08164445186c85e98128">_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc72464bfa86b4557909799d70c242891">DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4bc5f63581731f052259f837fabc8a91">DMA_CHREQSTATUS_CH7REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7863dd4983464214117cf6cd07d7856e">_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d6f144e91a63ad8752d352f18468ea2">_DMA_CHREQSTATUS_CH7REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga59195d6a8c6d1ff38a78657dda82611">_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gda1ac219c560ac59bcb574b6ea6da47b">DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf15bbd6c46bab7bae1c2acfea9f041aa">DMA_CHREQSTATUS_CH8REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g155d0ba9b4eaddc9e77bc57cd6418da1">_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3728129588f26392e8d5ad590f85f154">_DMA_CHREQSTATUS_CH8REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8575bd594356d3ad0ab72050fafccb8e">_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfc0ba88e5da03bd7f0ca7c8596bb1066">DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9f668a04c4174349f144c2098b6b73cf">DMA_CHREQSTATUS_CH9REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1e14673bbd589db2ebbb717646c272f4">_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbc730372460e5c04dcf821a00269fff6">_DMA_CHREQSTATUS_CH9REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1f375124d34ee17603271ca5af70a81c">_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g56d41a359afc33dc54388510b8ff31c6">DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g12434e8ea490af357881727263f1e887">DMA_CHREQSTATUS_CH10REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g418632cf6353ac76f6e9b60b0b063e0a">_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0d562084664840e334369f162e43c877">_DMA_CHREQSTATUS_CH10REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfd4880b14bd21d4a89c5c3834d9f9964">_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdbdcf80cbee1071c11fd9e81ca274874">DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g385ad56ea2548f61006e79c650cd8f80">DMA_CHREQSTATUS_CH11REQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd883054488722231de94fb0413826c00">_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge477d75badc150c1fa8486ac382a6ced">_DMA_CHREQSTATUS_CH11REQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a59307971f90e4ad5f87256d0aeacfe">_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8d36eb5d99b9c381d43718b8960ec7fe">DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga0ac48fea9964f2c069c285ff7e102a1">_DMA_CHSREQSTATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d142899003cca875a9a1f51bf3e791c">_DMA_CHSREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8bca57954035c721cf98c1c580c97e69">DMA_CHSREQSTATUS_CH0SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1e3a36e81aaf822ed3f84de64ee80091">_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7fd21d76c118803fa6112d22fab0d37">_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g08963e57c61ff0f5eff03f0bfbaad72d">_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4598d2c40c9b73bab75e1106affbdad0">DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g54a7de7ef3e0b33e86bcc40c5db0d088">DMA_CHSREQSTATUS_CH1SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0ca681317b4e3918106d28df1a69fa87">_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d90f70e0d5954748b1809b847b2be7b">_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf8c06b003aa60c471c3b2fab51653a15">_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g193cb364623c88cb508dca279b7e698b">DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc1d03bb897d9fe1bb9fae50820f447b4">DMA_CHSREQSTATUS_CH2SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3083f1f73076c0102c88b85416ed2110">_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea8852a459c1825e61d10985c050e86e">_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gabf4affb65c408ace40e8c17c66848ef">_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2bdfe8f1d5a96d1ef1d3364a7dc5897a">DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfb7e3e35eaf6892421d6e7b286a490d5">DMA_CHSREQSTATUS_CH3SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2222f8d27144678ab4ba0942c8b8781f">_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcb2086fcbda231f1a8a1a1e946f41893">_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g95d8e31437498a8b6874dad047c746eb">_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbed1415c8fad7709dde4311b0d66c602">DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8ced60eb83be417fffbd322fe4b0d6c4">DMA_CHSREQSTATUS_CH4SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a840d97f34d0d63983c73d6883a1a53">_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge0f5b9744e308612819212e0a9f5fe39">_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2eb9dcd7c52924d58f4417ad07f1fbdc">_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb34a2a86e2ada817af6998a135bf760b">DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g44104a6766e70127964369bdf2290398">DMA_CHSREQSTATUS_CH5SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0b9652105ab7682ff248493ecb6036e5">_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g10bb38bf69a347123ca07a578ac8c706">_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6dda0ac7329c79e3f2e611161d80737d">_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gded7a046b8d8eb762ccb0140bb923551">DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc0dd3e28000f2782f0df933bd348da73">DMA_CHSREQSTATUS_CH6SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4963869b84caab78eabd3348c3025fc0">_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf6ed58af33138cc9508ba17f328f46a1">_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9a96c285214f46494c15a3ffd8b9ecd7">_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gafdfca9ba45ade7179278f4dc2e1c1f8">DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd41d0f281772262cdcbed2d7f386a6f9">DMA_CHSREQSTATUS_CH7SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf0c5b4e2dca04abcfa14d46315e52602">_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g16d7f807d1963b11534ce2fdd17c0f7a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2e0264e336f77f926c3a016d53b34d2a">_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcdfbafcccf167b2fd51174b3ae1661a0">DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g388d4303aaa1d5256395386f4ea3f262">DMA_CHSREQSTATUS_CH8SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g613b8df571ee334d36713afe8e91bb1c">_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd0fc5983a203645df8d7283c2f4f7497">_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gef29c34ecccf7683723e5b62ed145378">_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g36f9810cdf0aeeabd9e538681673525f">DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5616005dbe0d48793113e676483de6cc">DMA_CHSREQSTATUS_CH9SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe8afa537eb1a3c9482a2c5ac4be7cdb">_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd70382ea44b29aca8595afcf5088a62b">_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g214e61eba15ea97659f3903f6319de3a">_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2f46f63be74a3fd8f8f213201a948415">DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcdcc1e3863b785f2a3b995643db7c62d">DMA_CHSREQSTATUS_CH10SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc8e2bb012680814d638f348d0267b037">_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g89eb56d38276be12abdd2d03df7f4862">_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc5bab6bc4560df77b4c816ca0f0fffb2">_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4e8729f7b5b33cf7d07e96973dfbb232">DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e98a171a942ec5c3c5087bc5f4cc24e">DMA_CHSREQSTATUS_CH11SREQSTATUS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4502b0fab463b70d60b782dccca6781f">_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb074577a2941cef3108454e0bf1f12f5">_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb3ee8ed1327fa2762b2e0450121caf42">_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5afd20928e4ada8f470769862e85458c">DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5df7e961452dfe5d42c4d6e59ca4a1c6">_DMA_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaddbe4d70d3c2391cf26b18d7b5f1da4">_DMA_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g578445fc79000465bed22b93d72b99f3">DMA_IF_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4df21925584f869a1e14c72541a26e3b">_DMA_IF_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g82660b6bddd7fa45e7aec24c80566f9d">_DMA_IF_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcdf3d94f3ee779f0f6c06abc721e4b1d">_DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf3461d4649121fda6ef74fca6bdfbcf8">DMA_IF_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfdb19f1904fdcffd6581e94b37ad0f03">DMA_IF_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3bbebf4f7f30eba22b366b9eeb6000e8">_DMA_IF_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3b476b83e50bab602f9df1bd9a7e78fb">_DMA_IF_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga20d97ecf249abd572a02eef3434d8b2">_DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a1687be4e50e981e402a654e6f44e41">DMA_IF_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf2afc88986f126109c322128fb2920d6">DMA_IF_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3c419bcf0d968084d92997844be9bb31">_DMA_IF_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a6752877e93325db188b1557b8ab6d2">_DMA_IF_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcf7ff40dd7f821b847a511a7c2d4d3d4">_DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g99a6a34b20ebb4f18e259fec70808d96">DMA_IF_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga1012d713c12603a2d19226e4bce0fb2">DMA_IF_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga740c98e6015b7d04001d22d04fe67be">_DMA_IF_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gef57540973298203eecc08b595f1f078">_DMA_IF_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7b5c9efd878f5498d103c8c7e7f45f37">_DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7fc4a13e6f0ec623968fcff36e988f8b">DMA_IF_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf75c70f7ae1b7150fcda089516b2e850">DMA_IF_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g794c2aa0f6d557fb96e897c13480f821">_DMA_IF_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g519064cf91cf3790ac89844a0fc007fd">_DMA_IF_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7853d4d5b00795501a54f93517ffaf6f">_DMA_IF_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8f2d2d301273229e5c03f6783046757">DMA_IF_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g86ea8c063110eab66fae23be80922048">DMA_IF_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd4972ea6b34213794fe21c6ff45b6775">_DMA_IF_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga1889bf4f91f196c933e03f1d7b62212">_DMA_IF_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge716721dbbc4cfede8a6cdc300631fb0">_DMA_IF_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g18b34ff8b746edcc7646933026c36d74">DMA_IF_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6ee9407c591b02472a6ed6106696c2d9">DMA_IF_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8bf0c858b398b51a60439802802ff013">_DMA_IF_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g394e6480623ad2f32f72067dcaa88d5e">_DMA_IF_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d30acb9c92bbd5f58f1a0e8b452eb24">_DMA_IF_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g64d0e0a127fe91c607de310087063bed">DMA_IF_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8e9976dc6ec10b7ad2fbe829e4968b2d">DMA_IF_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4356a3035bf4946d2fa5bb3d703e9812">_DMA_IF_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbb7558e432cbdfc6ade683361d44745c">_DMA_IF_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gec319dfc1e0c1047d3e64081590222df">_DMA_IF_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g932ae82dbd15bfdb9faf6cdc4a124cf1">DMA_IF_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5afab379e049b22f4e54b1157e8ddbe3">DMA_IF_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6f5cc98cd956adab6473e490ec1e6bb3">_DMA_IF_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ea946b0c7ddbdf21f3ddb32f4114cc5">_DMA_IF_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g389b5d825cc28b336f1eaf2ea76c0f6a">_DMA_IF_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g407efab71651777b7765497ab5936eaf">DMA_IF_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8b7da6d4a16cd8b39fea6c7d78eaa246">DMA_IF_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g21ab3ab235caeab324901c9713b01739">_DMA_IF_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc666f89901e174fd8db26aa470f51b5b">_DMA_IF_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3fab4341971f7c491354fb5251aa4dce">_DMA_IF_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb36fc68292f281ec60dcc541688ef5ca">DMA_IF_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf804c12e9b30329d29707f581eedfede">DMA_IF_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7350a04552183372b0cbd3174e1c387">_DMA_IF_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga2e9146c2fd1f57834d91c671c7bcf92">_DMA_IF_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ged045cbcd46aef2cdc862b91ccbaa32e">_DMA_IF_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g34e7be4d46918381f0cebab559ac7078">DMA_IF_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd7b450434d19fff21e19781fed5e0d03">DMA_IF_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8cde67514ed50cf3157915d3021310c">_DMA_IF_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g952c1c1457e9cbc399594e934e39689f">_DMA_IF_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7e1df13d0646286cff2534cce87adc32">_DMA_IF_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8ad79c64ec098161641d3014aeaaa423">DMA_IF_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc6eab4cb33928b0235cbdbf6695057e9">DMA_IF_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68482770be6fe28e5729152c2c2760fa">_DMA_IF_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9977e4ef3c1c84917f42a8c6b7eb315d">_DMA_IF_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g667c216e0fe58a36ab7f7889c1c869ee">_DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3267cefe58443abd86319092c139413c">DMA_IF_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IF_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d88e1d0c327cd35c7693b1566e14d7a">_DMA_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcadb437c7a4f96b8693a1a2642370268">_DMA_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g60ca3d5d4b8cf3a512ae0ab94e77e62f">DMA_IFS_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2700736d41e2ef7aadd189d03647776a">_DMA_IFS_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g09a51687b6f22f0ca718d444c5cfd81b">_DMA_IFS_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc185bb00309ceb991b518a4776523641">_DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1425dd1a51ea8d27ed3c70ebea6be2d3">DMA_IFS_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g677c10eb7bed83883d9057ca050403d2">DMA_IFS_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g13225b0f24cfd7d14df651a50f9f4ae0">_DMA_IFS_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea9d5c53288bc3f4ff74917d7770343c">_DMA_IFS_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0c28356ad64e7b1a2f6fed2aa6c7370f">_DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g67ab940da9bb228148184bbdcc8402a5">DMA_IFS_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g65eb0025ac7a468b11eda46b44054253">DMA_IFS_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge8b6ab0b4ae8b6a33d347f3f38e17ab7">_DMA_IFS_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4bf93d9ba334956b8c08aeb3c156feb0">_DMA_IFS_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2fa77d1d4ed2107e584579ad0616b24b">_DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g566aea8925025ed8cf6855d4c1163a23">DMA_IFS_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g17869f514f8d6a6df5fc0ae1ac96f2f5">DMA_IFS_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0f5955dfb302b66da0a964f2b961ee7f">_DMA_IFS_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g556c4816512e4cc6530054fba9d5d2a6">_DMA_IFS_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g97b0537a6a23e9cd1e91b6a2adffc82e">_DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a6a8203baec1e04535e852dee502f8f">DMA_IFS_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc59d97918c2e3863338322e069329fd7">DMA_IFS_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0b0e8b5f0d86a1d3bbbc3c35511e2df4">_DMA_IFS_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf5c0ef770d6383f620664832552b9f28">_DMA_IFS_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g48f5fd116a0e7f23a2aadd2ee850d9bc">_DMA_IFS_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8e392ee887156a16cedcbeff8f540fec">DMA_IFS_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gae9937d06d57299ea9a39e7324da12a8">DMA_IFS_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g61ac88808d29cb122aae0057c125d7c9">_DMA_IFS_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68350a1c4cb5fddbb3a5c5bfb118e28d">_DMA_IFS_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7f3c45d0c5ac720a1e1f6c8c9b636143">_DMA_IFS_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb4013a5ef1eb90253fd552e9445f7c8">DMA_IFS_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g678a90cbb249ad8584c26c3c9d44c94c">DMA_IFS_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3b2e82bfb804ea0717baff88727d185c">_DMA_IFS_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g235ec236195df4a912850596ced55aa9">_DMA_IFS_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdd8e363872cd0b45a1ec4b4b0c6540c6">_DMA_IFS_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4805fc52dc9ed6fa1e8631a3f307a2f6">DMA_IFS_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf9131c4955194f866846151c31777e56">DMA_IFS_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9696cc3401ad05e7d633ec5def7d471b">_DMA_IFS_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7bd6aaacbf6fbc723252af942f732f58">_DMA_IFS_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g28c13d34a412f72bcf5eb9b73b8a7a42">_DMA_IFS_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g306f70af4a6409e07f8f0664d8fa0fb6">DMA_IFS_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcaf29c529c5a1ece1c5b496cab1e26d1">DMA_IFS_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9a87306141598376efc4889411c77b51">_DMA_IFS_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge1b0711bde5a0628e87f8245b9c24584">_DMA_IFS_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g80ff52fdced2c47dc90ea0a24f2d05d4">_DMA_IFS_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga87cdc342325ad4711ffe4a052276e19">DMA_IFS_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb4744f462804047e87774913344f3e27">DMA_IFS_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g400ce53696c8271d80bb3a72a1bab5cf">_DMA_IFS_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7fc1ecaf3b9d6dc500997e416e379c9c">_DMA_IFS_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g236dab6c6fff66729e4edfc99c496860">_DMA_IFS_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga71ae573baad2bd54a67e676d78a6a5a">DMA_IFS_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5356c2c73e5e9f90d566712e5ac5bf4e">DMA_IFS_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gae7209d8922ada7fed23fcff6f1eaac9">_DMA_IFS_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2c6228b5c500505a97010c3cd527975f">_DMA_IFS_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68f0afd543a5a6855af5cbc2bc228d5d">_DMA_IFS_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g03243172a6f726bd96e223d842ed56c5">DMA_IFS_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0662aff5df58325319ad9445ac481eef">DMA_IFS_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf13296ddf636ee775e18448e696b106a">_DMA_IFS_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7951d2045732ed861b1b5f5af2ad41e">_DMA_IFS_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g368d618f271a701686c8ea642f9b240b">_DMA_IFS_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g48d62c4f6c0421241c6afac499036fe1">DMA_IFS_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g47a765a3aa429433500f038916d31c31">DMA_IFS_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9438ddb667f860b6ac7ba57013421662">_DMA_IFS_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd16da74bde8ccbf19961c8663c0292ea">_DMA_IFS_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd40f03716362c4d85e34f250b4e33a0e">_DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge58ab8a1cab6fcf511960aea64761fd5">DMA_IFS_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a00fd399186f5727470607d74a301e1">_DMA_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd73d84e149da011b738b795a33dbaee0">_DMA_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf6bbfea2686ebe8c7c308aec61df8d4e">DMA_IFC_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0fc375d7b1f26309eb2cca29d6ac890d">_DMA_IFC_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g99704115f1eb97adaff45b241b95ef16">_DMA_IFC_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3ef389cafee3a4db680b96e1e8f0698">_DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g655a62a7037be4ead95dfc7753c7194a">DMA_IFC_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb5eb58f018e2f7f77201af93c44f3fd2">DMA_IFC_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g85d3d55c1fb9cc16a62e55ccbf3e972f">_DMA_IFC_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc5a95388d78ec1fbfb55234a505ba98e">_DMA_IFC_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2c56b8b0d277986ffcf450aadf6354b3">_DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gebef41e728ac70f484a84cfc7008a886">DMA_IFC_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g599389e2c151d95a787d5d7bbca1ceba">DMA_IFC_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gea48c430e69aa76baafc9f9d6210cb14">_DMA_IFC_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g40a7466408faaf07508e545f8c52c2f5">_DMA_IFC_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2693242d60c02285310d310571d786f6">_DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0a716ac40518228a8d6a789ccb2eaf89">DMA_IFC_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1eb47a49a0e5d1c095b8d2cf05cc9281">DMA_IFC_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g818d25507dabdfbe96f9b149428a019c">_DMA_IFC_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfb697306a1377e0e71f1d897806e3f04">_DMA_IFC_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7b5ca9c9a5c7110748b81feb1bedeea8">_DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g084cd51cafabb0f091cf0e448ac422fa">DMA_IFC_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8c7a995e6b218825ed1d895e26bde54d">DMA_IFC_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4a03157b4cf71fc5f7f9ee41f183db8e">_DMA_IFC_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfd9076e9faafbb3030a05f05f1f37a4b">_DMA_IFC_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9e9ca5a069094ffb57880e9c4651fc01">_DMA_IFC_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g16a60fca5e679d1d975fad698ff804a1">DMA_IFC_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb9786f89dbba2f47e61e4d022cee4203">DMA_IFC_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68a89ea7eef21a64f3977325a8c5ed14">_DMA_IFC_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3967cba6a1433618cea355e35147bfc">_DMA_IFC_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g447a728bf54b3f22e85000d41fff3bf9">_DMA_IFC_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8dc3ecb4d4fc4bd8a250cd51f2266106">DMA_IFC_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g09a92535e23b196a0ed4dfb0ed5a2a86">DMA_IFC_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1fa31a2f9992482adb7438a97e4caabd">_DMA_IFC_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc6626a705af152d560bc54ce20a09b2f">_DMA_IFC_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc54e5f7d69581a6a4f3711acfe834045">_DMA_IFC_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g48fb2412604da08aa2f1562e59613206">DMA_IFC_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga9a5fcfa35726a16ad417dc3b14bf362">DMA_IFC_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9baec2a462749308b45f4773f4e8710a">_DMA_IFC_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g560d35b7aee64858859fd55518df99f5">_DMA_IFC_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4f955167df1292b5cc9a7dd0dbde73b4">_DMA_IFC_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc7c0d73576790b207d92eac75dde7fea">DMA_IFC_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7e1dea2dfce8b5822206e5f6a364524">DMA_IFC_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge853d7a3481ef5eef675a418f5097907">_DMA_IFC_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6f98b4a720fa81cf089da2e8d4f50ed">_DMA_IFC_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g789724657d79bf18d8cef28ca08e932a">_DMA_IFC_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g11caf0299c3fda45c7c8d8b75907ec2e">DMA_IFC_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3ac0a27e5a3fdd788225775102a9edc5">DMA_IFC_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g96500658e0cc9e8bb4fa1efc09d639a2">_DMA_IFC_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6fe3b4887d0d678928754192cf3c7de2">_DMA_IFC_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge1a1c2c14736bd2718ef246830c78092">_DMA_IFC_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8f9c12df17e033307e0f74062fbbd8fb">DMA_IFC_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68475b4c52f0fca5833a479adef5ed07">DMA_IFC_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf5036f49f9e1dcc0f6a0f6b5b86c090d">_DMA_IFC_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gba5fca78034ea56f23b03916309e8807">_DMA_IFC_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g92a4401601bdc067ff6020d14793b647">_DMA_IFC_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfd2d30e71d30c7cafcf0f2c76ba6099a">DMA_IFC_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf1d76c383cb3982fed5d4e891ff354c8">DMA_IFC_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge1b2de6488554a2b9f7e076cf678caac">_DMA_IFC_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1a81dacdb0dc94ed3a46f95726174596">_DMA_IFC_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5459a8c1b4c18437cdac2a146ffa1c6d">_DMA_IFC_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge6bd32afd6df0bec34ed1e7e173ab835">DMA_IFC_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d1089e96ec9201ab9c6712ab96a9e61">DMA_IFC_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g91b7c1d45c21b1ea45df6e2ef8c80fb0">_DMA_IFC_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga01211f918ff25b99da929d8d6e710b4">_DMA_IFC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gedc1465611b6513525c73979372a9344">_DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d0bf36583e5e1dc9ca617159c44ed0c">DMA_IFC_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8d20c7381f385979f3dbb7f94757890">_DMA_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd420f4a3efb297cb5beaa8ae280875d7">_DMA_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x80000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga51a08be9d6414cf9012385a3527d4df">DMA_IEN_CH0DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf1720448f7ffea601b6e59b4c22018b6">_DMA_IEN_CH0DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g917a0d83bd2cf2fdb80aaf8ffb7ef557">_DMA_IEN_CH0DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9dbd6fe3f900cf54ff71a063e4bd0acf">_DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8329555faac2632db8e92bafbbb0f2fa">DMA_IEN_CH0DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb47dfc0bdb4183996878d1b45b104c7f">DMA_IEN_CH1DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb64987692fbf7b42110f754d9db35d95">_DMA_IEN_CH1DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga3de6fed90e06aa4dd79b71a7ce5308a">_DMA_IEN_CH1DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0c8880dba74e6ae11aef0d673bb43b21">_DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g634aff2e704f2fc55a3ccfe53ef8c74b">DMA_IEN_CH1DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3a2b66296ba2b65f9f5b2dee6421a427">DMA_IEN_CH2DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1e2e8947d79b40e433b90e0e2c4efcd6">_DMA_IEN_CH2DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g46df35fb2b44f06ac115d61e37938e1b">_DMA_IEN_CH2DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g454f171a216261a87629f0a55a6421fd">_DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga63d217c8754ffd9bdc64b1ee4bafaec">DMA_IEN_CH2DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6e02fb65fdafe4fccb37e95ecc7063c1">DMA_IEN_CH3DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc1ff5c15aa64c149feedae8987a72444">_DMA_IEN_CH3DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gba56eda5242447dbadeeacd8a021eb6e">_DMA_IEN_CH3DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e4d5052d2858fde3ecc9b0453c646dc">_DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7d187357c9c8622ba8cb9cb2954988ff">DMA_IEN_CH3DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g96c4ccd8fd7a630bf3d0af39db99bd55">DMA_IEN_CH4DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2da9d847e02267f0ff25b67d5b7ff6ee">_DMA_IEN_CH4DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g43aa908f57256dd7c8ce067c319caaef">_DMA_IEN_CH4DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gacfbdac271b80e3bf48c3500f661bfd1">_DMA_IEN_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8117f1c7976f0ee985aaa94302d119ce">DMA_IEN_CH4DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9050ec555913f759d454af3da9755200">DMA_IEN_CH5DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g033b9523bc510c398e1804a43e7c25c9">_DMA_IEN_CH5DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd58fd657418f1fbd9b6de45c4e311951">_DMA_IEN_CH5DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g18fa4bbedcf1c05a117a949d658b34a0">_DMA_IEN_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge00967c8e1cc5ad36acc00d5b038896a">DMA_IEN_CH5DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g66ebdc51583209203f02ac2b47c9a5f8">DMA_IEN_CH6DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gec27ce4245a3ae08f317f817eaa7e6d4">_DMA_IEN_CH6DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6bf38e2dbcc659f5fa1bff1bb6cf5747">_DMA_IEN_CH6DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga0675480dd1765aae36996b793094f96">_DMA_IEN_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd24c42eff09bffbce5871f5d65e40096">DMA_IEN_CH6DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH6DONE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfe7e1ea2751fcd78a8508bf8de320c6a">DMA_IEN_CH7DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0635fd7b92382d223dc3faa188c6ac88">_DMA_IEN_CH7DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ccea9193e0fcd686951c9c19d180fe4">_DMA_IEN_CH7DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g63679ce59e7eef30c11ce408fc175072">_DMA_IEN_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8be90de8ffa2c192f6dc56d2815a0568">DMA_IEN_CH7DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH7DONE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g53215008b32dd66a724d1ffb61f13f26">DMA_IEN_CH8DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb577785f019b5c80b24181c452ff16be">_DMA_IEN_CH8DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gccd699bbb62282640dd026bd21fb8ec2">_DMA_IEN_CH8DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdbf0e729f6c591c66a1b0e3971e91f43">_DMA_IEN_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35984ec73d7c4836bcbdda4248ec2bf8">DMA_IEN_CH8DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH8DONE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g037f0a421bb1e9480f2003f877f595d4">DMA_IEN_CH9DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1dfaca804f0d7c80c408bad3fe1498b2">_DMA_IEN_CH9DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdf9b90b962d414b8d63ecb3298a6578e">_DMA_IEN_CH9DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gaa40ed775395adcb93fa9ef4006a6a38">_DMA_IEN_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga60b028a31cf73c81300914f04bbc0cd">DMA_IEN_CH9DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH9DONE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf2620befcf37007aa8fe05ba9af32038">DMA_IEN_CH10DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf59134c7d0b959e2ed3e91cd5d30efb">_DMA_IEN_CH10DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g15dc729602a6f2924049f08694c41a4d">_DMA_IEN_CH10DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g32b1c608354ff87e21ee321a34d7cb61">_DMA_IEN_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6a8fbfc4c8c083d7a73a070445c4e044">DMA_IEN_CH10DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH10DONE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc4f209adfe4ceb9aaa807a9564262230">DMA_IEN_CH11DONE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g38e533467aeaeb0b70183236a561384d">_DMA_IEN_CH11DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g70c85ab80a8febd83045bf27c4b899e2">_DMA_IEN_CH11DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g88718b435c9742dc51cece205d84642e">_DMA_IEN_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1dacf1a8a571be08f911498f713e2e35">DMA_IEN_CH11DONE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH11DONE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga96964fe667fbb1699a64f3e5b5e2fa9">DMA_IEN_ERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g69b55d670670482693271472453a42a5">_DMA_IEN_ERR_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdb4bc7102f29c2f6a8f20815cfc475c5">_DMA_IEN_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g360986d9d959fe614d62f90ca6851e8c">_DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge4f33aac19c9518238e0d34e928d9c09">DMA_IEN_ERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4d1a2dce0e3df450eefde2c8ecd46832">_DMA_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g54712619ebbd75c4c619afdd26f2ebc2">_DMA_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4282959f607bb790ec88e1cba91ea556">DMA_CTRL_DESCRECT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35516ce50571e2b02d3ede27bfe2cbcd">_DMA_CTRL_DESCRECT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3cc5e3b9a13f59308361c950d704f8d8">_DMA_CTRL_DESCRECT_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd5e89bb6086c6e6c9b38c166eaf1ae02">_DMA_CTRL_DESCRECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1c9eedbe73febc7d5a5e7b1ea6e31857">DMA_CTRL_DESCRECT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRL_DESCRECT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g420b0119eb5a032367e048e17809b046">DMA_CTRL_PRDU</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0e8eabb79b1f2e52f86b467a68230194">_DMA_CTRL_PRDU_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7ffda999f1744791a8253fdc53c0a052">_DMA_CTRL_PRDU_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1694a8ef17a62766b629934ebf0b3caa">_DMA_CTRL_PRDU_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g626f50a923a8378ebd9a27b946096abf">DMA_CTRL_PRDU_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_CTRL_PRDU_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8c6528d2c69c2d8aaca67cd56a1bfa37">_DMA_RDS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g003fd7648d399d627ab6a36cb72a4dad">_DMA_RDS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g312993280b6fbb3b185bf9bb4b00b0c2">DMA_RDS_RDSCH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb7ce3ed9c5fb156386943bc2d5fa1441">_DMA_RDS_RDSCH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g77186a6755f7a0a28da00774584cbb40">_DMA_RDS_RDSCH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g58eba6cbdfd828dfa1d9a3cd2d32e301">_DMA_RDS_RDSCH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3dd20a0281e0695244d750d5daf0632b">DMA_RDS_RDSCH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf7bb82d54618046fdef9023b2ec1fbe1">DMA_RDS_RDSCH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#geb2b46e402f9742e41cc0b43162b8ca3">_DMA_RDS_RDSCH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd37f7af60c18827fb4eba68802bc1927">_DMA_RDS_RDSCH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0a3315073ce1c9295802fd0e6ebf0a92">_DMA_RDS_RDSCH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdfb8a340af609fbb22670b68c9064840">DMA_RDS_RDSCH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3842eed9c9177d42b70633366aed12fd">DMA_RDS_RDSCH2</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g362230032fa97cddaecef48ba01efe64">_DMA_RDS_RDSCH2_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge37017954153b351baa2526961e0c797">_DMA_RDS_RDSCH2_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga94c86ffe675ed80e31ff7a61f82499d">_DMA_RDS_RDSCH2_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gadf3eee33483c8e6f4894f47ce86bdbe">DMA_RDS_RDSCH2_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH2_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g01afb38cc45eaf5a46b49a1805b5e4cd">DMA_RDS_RDSCH3</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d88d84e60639add1a4e0206886e8893">_DMA_RDS_RDSCH3_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7ad1b4715fe2f08fb5e80a62c59b1a60">_DMA_RDS_RDSCH3_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g78827814e9cd7f741606434100e6edd9">_DMA_RDS_RDSCH3_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9176e02d7f129ce880790e539c19937b">DMA_RDS_RDSCH3_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH3_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga60fd74a31b8a8d3015407dcaa557d1d">DMA_RDS_RDSCH4</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbe2babf10c0684bc4a060028cda80a3d">_DMA_RDS_RDSCH4_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc1ce43e62f8b6fbd1bbf05104aec6df5">_DMA_RDS_RDSCH4_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf5392a8858e39e12fe0ce25dc36be18c">_DMA_RDS_RDSCH4_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g751e64331c3c98dae4f56098054fece4">DMA_RDS_RDSCH4_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH4_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga76e9c59a2f1a0d3c86c051c67e44c59">DMA_RDS_RDSCH5</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb6b7567daf3b5532de26083efd578eb1">_DMA_RDS_RDSCH5_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g241b779abf31faca254be943a03aea01">_DMA_RDS_RDSCH5_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g811a821186b7174b4d40e61d55b3a05c">_DMA_RDS_RDSCH5_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g601c68a48c6f91b66a8104b6e1be3a32">DMA_RDS_RDSCH5_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH5_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc9ceea508828a4ad90dbc5bf55aa3612">DMA_RDS_RDSCH6</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g60496d78656d4c4955bec041f107e01a">_DMA_RDS_RDSCH6_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#geb362912ca5c02843c06c165261cd523">_DMA_RDS_RDSCH6_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc7e31669150faf85900afbaec75143ea">_DMA_RDS_RDSCH6_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3e5fe93a557f955ba07645693239df7f">DMA_RDS_RDSCH6_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH6_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8ee0e6c9b3a926c28fc86902efb25fb9">DMA_RDS_RDSCH7</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g68331e4f4cfa85970ec11660e2c63a61">_DMA_RDS_RDSCH7_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5884750b105df0ab85754f34c03f6111">_DMA_RDS_RDSCH7_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9188ba63c707cb05ca3063f0df8f4d68">_DMA_RDS_RDSCH7_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd6294f8a469732a2e4356dbf1ba639cf">DMA_RDS_RDSCH7_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH7_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc52000dcc9c0c3d007dffed00ee0855b">DMA_RDS_RDSCH8</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9897852e0e3e1398d57bc68e2cc7c945">_DMA_RDS_RDSCH8_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7f0e3bfa6ec65e723fd1453eebfa296d">_DMA_RDS_RDSCH8_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9ffd24dc32b8b7d0a3b7df2bde5d8b54">_DMA_RDS_RDSCH8_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g88bde1f8cef29f0c0251ea1fcd8ba32d">DMA_RDS_RDSCH8_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH8_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g660848d25274ddc4dd1dccb3579a1f67">DMA_RDS_RDSCH9</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb1445026672915894b16516e76055b36">_DMA_RDS_RDSCH9_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g393c744c7792852e4d5b053a3b2c32f8">_DMA_RDS_RDSCH9_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga30986620f37b9f6e9149a79f89c790f">_DMA_RDS_RDSCH9_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4d293d2c9da6bcf20de9b9747f4e4145">DMA_RDS_RDSCH9_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH9_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd73f8b186f9fac9d7f4ac2735b1eeccc">DMA_RDS_RDSCH10</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7ddc067ae5cc0c34d7292e44af0c5d0b">_DMA_RDS_RDSCH10_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4f93555df155713b2e017e7d7312175b">_DMA_RDS_RDSCH10_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g96a0f0e77326603c210b7891ee68ff0b">_DMA_RDS_RDSCH10_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g912e6471fadddf52dbefd042b643327d">DMA_RDS_RDSCH10_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH10_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4e5821e745f0f05c7bba3e93b6e2790f">DMA_RDS_RDSCH11</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc58a20efdd98d5014db6de044acd8445">_DMA_RDS_RDSCH11_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge41089a039e4d66625d6f7af532ba284">_DMA_RDS_RDSCH11_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4ddd7c7a2a09c206496ed4d1f94897f5">_DMA_RDS_RDSCH11_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8c21420ceffc8be77c3c4ad5a4854b93">DMA_RDS_RDSCH11_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH11_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbb73a0aae253cdccbc56a9a1fa4c8e94">_DMA_LOOP0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdc39da3a2b73ed5dc209eb5ac498f7b8">_DMA_LOOP0_MASK</a>&nbsp;&nbsp;&nbsp;0x000103FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g49e11964092db6e3812ad65b00055f03">_DMA_LOOP0_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g05eb941c777b6c302a46d857f03827be">_DMA_LOOP0_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge2b1238d8f039af7d6ddbef5e35407ef">_DMA_LOOP0_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g243e962dd990e93581ef2a149467ec05">DMA_LOOP0_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_WIDTH_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbcfc220f6d405b344f0564ffe281a7ca">DMA_LOOP0_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g76d875afdb4a4da8fe9cf004980e6378">_DMA_LOOP0_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g709d7afcf08211979d89e8c4729ca5a3">_DMA_LOOP0_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g99ecd2ba07058a27dada64915800f777">_DMA_LOOP0_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gad0e235ccd773b9c6c8e8ac9112f8dce">DMA_LOOP0_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_EN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd53f8e61e675ce60237b2abb8cdd704e">_DMA_LOOP1_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3689c5f1be084cdbed8dfa5c80ea092c">_DMA_LOOP1_MASK</a>&nbsp;&nbsp;&nbsp;0x000103FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd3299bdac5fa14f9eb4e1ec3546d0f8d">_DMA_LOOP1_WIDTH_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfb5688b3e53284efc6aeec9d9661af1c">_DMA_LOOP1_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g16e447522f5419eff8c859c97ebb12b3">_DMA_LOOP1_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g191a4ffc87ead00f113fe430a3c83d3e">DMA_LOOP1_WIDTH_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_WIDTH_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga06f07cc32e81cf1e88a32bb0b452626">DMA_LOOP1_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g697f2077f37d93d3c569374a52994cc0">_DMA_LOOP1_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5eefb5117b0337a661a25dc4a528c689">_DMA_LOOP1_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g66a700f770c498f23d9e6ec881a92970">_DMA_LOOP1_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g144a98d9d38b019c7efefe49ee660092">DMA_LOOP1_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_EN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g77b201f7a62a24bc94abfc871add4543">_DMA_RECT0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc28b574fe129c1421ec8746db3b13611">_DMA_RECT0_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4cc60abb94183dbc767e86fce3615990">_DMA_RECT0_HEIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8223f96fad5cde95c932abeef45f296f">_DMA_RECT0_HEIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x3FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g064e208c2ae452a1787badb97f6ac15d">_DMA_RECT0_HEIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9cda1c1fdd49392ce52a3c8907193453">DMA_RECT0_HEIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_HEIGHT_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g53588ddf9ff4b25eb4b0e0ec90d68d97">_DMA_RECT0_SRCSTRIDE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8cde14ffe2f68a6a65b061d8052eb7a3">_DMA_RECT0_SRCSTRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFC00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga554a778ccb59dee1d4e248e070ef5cb">_DMA_RECT0_SRCSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga38cb8751c8fb6fc2b573242ec7e3bab">DMA_RECT0_SRCSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_SRCSTRIDE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gda0c5f6f427d8ed668d746ced7b51bd2">_DMA_RECT0_DSTSTRIDE_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g164410d4afb4952d17931edc9474637f">_DMA_RECT0_DSTSTRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0xFFE00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#geba1e11cb1758de56c423d24a5aaa45d">_DMA_RECT0_DSTSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b74dd6ce60041085b835a94dec56836">DMA_RECT0_DSTSTRIDE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DMA_RECT0_DSTSTRIDE_DEFAULT &lt;&lt; 21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc23a78ddc8563401d56bbbc99ae90cf1">_DMA_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a701cc3693aa9025a32df30b6d2004e">_DMA_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x003F000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g88d1d2b9b264b981ac3c2c54cd01d6bd">_DMA_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9cc8ad3ff9c8cf9a5f0567dfef1d3f07">_DMA_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc836f26506e87684b9112cdef29b3bb9">_DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2dbfe0c3fdd197d6ff2c04b41389abb6">_DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga0287964c9726f07066512cbd50d5296">_DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e20ef2ef13d261a98472525c571089f">_DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g58c7af4e3c024d693852338c2068ff91">_DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge3f1f68195e913bf0d6d59c9e0f90fb5">_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gde2e47c4e1911429ce0fd66e5ffba258">_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb845a6a4c3bc02826a88153b6cc3dd49">_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g345a788f65ac72507c4765b0653ad194">_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd52a5137f019c991df6c39813d36d66c">_DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g731024317d4242e9a1cf966c98bd0a4a">_DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcb1bfae19058eddcd8b06f5c38c20516">_DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g32d162905d47a4d7be3653a9f1ca0476">_DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga7a4b3dec5f833eb43adec60ff8ca911">_DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g01bdf4bddf365cc5206ac8f52906dd1e">_DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9b06fd9b8628cfe7bbf3c0bb0addfd55">_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4bc9931bab1e3f87b3027b34bb63f961">_DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#geafc07435c2d18241bcdf51a9bd37615">_DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35a42c7ba591e2aa30c76bbea9ca994b">_DMA_CH_CTRL_SIGSEL_USART0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g667453ef22f520514c86d7da0fd2ab61">_DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8550f996ad8d351aa0bdb3150ae059a1">_DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g249d52551a12697be36b243c93c0add6">_DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g06241a50968ec08618984469ffe7b4c4">_DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf2d99b50e636d9786e6922918ff99f70">_DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga36b4d0191bcf5d6ce75a591bfefc879">_DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd8bd0d1c9f368ffe8d02227853d31c74">_DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g814c4e3305a2854cd633162d281057b6">_DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3800bc9ed23783dd520fb68474c44440">_DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9977a696eb00b3c88977b89ed33cbe09">_DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0acb000609f80482e38e4acd083434ef">_DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf1c2f3be40996cc8a7f8983479042f5a">_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbf711e2def96a67c61feefbd222e3587">_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g08fcfc9b2f4934a22cf5923d8f9129de">_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gce70c70136d0fb0dbeb9214a007afea5">_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7fd98a10dd9be2c7ff0d4a904f40a67e">_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb6a708e22ed673dfc84b525331af5825">_DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb7ea5fc6cf26fe89eef71f5c6d25f409">_DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g9a5fc25026ec4b4726b9d79b2ffa692f">_DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5171b1da332326cc8db66cf23a79a2ab">_DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc2a8c795d61e7ded14fa9cbf0b164af8">_DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gcdd8eb3fa4a247fbab60ec5f54803145">_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g31b9945faf63e28c170cb8f831412b1d">_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5afcbd67e82c5e734180b0a2efee0ec6">_DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5cda5b75545b3b4d6ce49b13c8be80e6">_DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gff8870b6104a09eee4e18de61a5dc183">_DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0add1fe508bf4b3b81095eac86a8bb30">_DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g801819420811a4c9098fe98bd12162b4">_DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfa8600dced140b98f178c3cdb2e46a8e">_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2571f9b30251a04d1c4be90cba81af2c">_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g012b1206ac44c66aa35762c0ed7eb178">DMA_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfa442c937b48e06d7c53c6bc9cc31a7e">DMA_CH_CTRL_SIGSEL_DAC0CH0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd594be72d97ee740553d1048ae2fbb82">DMA_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5b16ecf4bc47e7ceeca9e72462651f18">DMA_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ad7941b6b85783188ab667665a8a018">DMA_CH_CTRL_SIGSEL_USART2RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1293dd2ac3b5594f9d84d2e40081db1c">DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf1fe3b73d514413af651e26b9ec51ec7">DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g06058c90f273636ed58ca97372245f98">DMA_CH_CTRL_SIGSEL_I2C0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g634f6b310c276fc54d3648bfe8e0ebd0">DMA_CH_CTRL_SIGSEL_I2C1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5d028eeee6256219a0213372aaabc816">DMA_CH_CTRL_SIGSEL_TIMER0UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g63fb7b0cfefa2ac321451200edd37aaf">DMA_CH_CTRL_SIGSEL_TIMER1UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g36d62c9f011872b6c6b386ec232976cf">DMA_CH_CTRL_SIGSEL_TIMER2UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc5c9a939ecc68a9ad47677f1afcbca13">DMA_CH_CTRL_SIGSEL_TIMER3UFOF</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2b3bb51eb50464cea8ad75b4c3a70832">DMA_CH_CTRL_SIGSEL_MSCWDATA</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g0e7a0504ccff119d0bfe8918753b3991">DMA_CH_CTRL_SIGSEL_AESDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3085030d496a2c4ba00f36c84cd6eb10">DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gdbe5ee537be56251be3a40b32eadf86e">DMA_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gbe7cf3c1224752d4ebee365bacd3b3bc">DMA_CH_CTRL_SIGSEL_DAC0CH1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3d282fa50e022493dad06f85b2cf87a1">DMA_CH_CTRL_SIGSEL_USART0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf3ecd954126a272e27b6a137436ea399">DMA_CH_CTRL_SIGSEL_USART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gda742316065edd153eb63915fad6c1cc">DMA_CH_CTRL_SIGSEL_USART2TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb18169a8e04b2d5138e8d24b3a20bbfc">DMA_CH_CTRL_SIGSEL_LEUART0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb09944e9bb79917228ea7194a27a9544">DMA_CH_CTRL_SIGSEL_LEUART1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6ed7806a0d265d6ea24aed17f9bb67c0">DMA_CH_CTRL_SIGSEL_I2C0TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8b6e9a5c6a109fef34fa846e9cca6431">DMA_CH_CTRL_SIGSEL_I2C1TXBL</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1TXBL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g14b467e2e28c7912bd889606b1fca2db">DMA_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g700ae34ae13d1669551004ed0fc417fb">DMA_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8b1ddb918cb0a31d40ea5c91482f9d98">DMA_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g23f6d093333bb1500e9981258ca61959">DMA_CH_CTRL_SIGSEL_TIMER3CC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g45abb398c8a32e74b8c6f50655a5fea2">DMA_CH_CTRL_SIGSEL_AESXORDATAWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga6d87ec0b19fa6cbaa04a2918116a2e6">DMA_CH_CTRL_SIGSEL_USART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gee7353ffcf988021aee1d571323d5905">DMA_CH_CTRL_SIGSEL_USART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gda5bcbe34c71f5e21ce00331c41f0f1b">DMA_CH_CTRL_SIGSEL_USART2TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04fa1e35bb2784337dd26f01365fc3d2">DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5b9c571c03f1406c8d9273607a8c8313">DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7a9b69978e7339ce20673c4eac95e73a">DMA_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g04940dd6b97418c6bfd9a0a53cddd127">DMA_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb5dd557c36811b11359722e12b2c84ac">DMA_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g011f48686ea67cf46aa220711d85ce29">DMA_CH_CTRL_SIGSEL_TIMER3CC1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb460d4cf8c6ca8b966800f0fdeea81a5">DMA_CH_CTRL_SIGSEL_AESDATARD</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd19c9809a7363181e0fa07cb4d2c711e">DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g45769a8728faddc52121fa95efd5b339">DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf3e2695e7fc8002f79945b0e34f9e815">DMA_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1d688faae23077a6f9e41c58caa9a295">DMA_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc81e0cc73bf9b6ce896ed67e1e2bc455">DMA_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g12d930a140bcccac906196ff5473440c">DMA_CH_CTRL_SIGSEL_TIMER3CC2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga4475079fd648bccdcf153a442ed8753">DMA_CH_CTRL_SIGSEL_AESKEYWR</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g89251e868e07048e1c11f93fe964c2ad">DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g42989a04e7bdec6ab9dd2551af3a9745">DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g8f2e27a9f83fb8e0604aa7495808889e">_DMA_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gfa9b6ec66563ebd626fb495c139945b9">_DMA_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g135d2d80175b1e41ae442277d9e01222">_DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g095c8a29067cd22c9967bea5f7b28b39">_DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g989f2c3ffd30ba872523dcc2848637ae">_DMA_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gc84d149600ca51e25f7afa6fe3e64eb1">_DMA_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd31f2e72e677c613e322d8dc6b782d17">_DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g077e6e6f4958cbd1fc0113015725d4d9">_DMA_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g27a8e2a87baf285198f037d072290e0d">_DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb73ee0df6a621643c05b54bbf46994d3">_DMA_CH_CTRL_SOURCESEL_LEUART1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g51a649958f8696144f36bab5bbee0d66">_DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;0x00000014UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g091aac96f8988eb5148c38af8ef9ed0d">_DMA_CH_CTRL_SOURCESEL_I2C1</a>&nbsp;&nbsp;&nbsp;0x00000015UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1ddfcbd200de03ce62518c8b74591544">_DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x00000018UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gd73d3990037bce55b78258e643d7d3a0">_DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x00000019UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2191df625cd1b28e2bceba686f433c6e">_DMA_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;0x0000001AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5e2942d4f1a117d1c6c120cad705bf3b">_DMA_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;0x0000001BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g2e1c65ea2e97e793ef7c5c28cc17f9c9">_DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g44721664aaaad0443e69ce1a15bb1579">_DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g1523f32b7e8b2a9668f24eed0df75f8c">_DMA_CH_CTRL_SOURCESEL_LESENSE</a>&nbsp;&nbsp;&nbsp;0x00000032UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga78dd4529d020eed2ecf30ca7558007d">DMA_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g213db1dc63a0e9e99ba1f348974b5fa2">DMA_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g35fb5be616b8f2cc32d12704ca7ab563">DMA_CH_CTRL_SOURCESEL_DAC0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gb40f7345569ffab22b0ea39fc0070b7b">DMA_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g40e7eb94ba04b58a642d61b64ab95f8e">DMA_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3dc1a34d39f06b571c27aafd1fe06614">DMA_CH_CTRL_SOURCESEL_USART2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g50eba1059c5fda99a64a66c078e8386c">DMA_CH_CTRL_SOURCESEL_LEUART0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g6ee301da635cd7dd31f68a018b9deb9b">DMA_CH_CTRL_SOURCESEL_LEUART1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g4203948e69c2ccebffc35ba5c9667e43">DMA_CH_CTRL_SOURCESEL_I2C0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#gf8980539e7ec36d9290612ef39bfe1be">DMA_CH_CTRL_SOURCESEL_I2C1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge4b3bde8ff8cbd44cce878c5dab238d4">DMA_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g7fa2d58bb90ba72e6193c039fe36edd0">DMA_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g131474280b4a6584dfb141947f1c6fa1">DMA_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ge86c166f2e1df6bb2c5cd4cbd614075b">DMA_CH_CTRL_SOURCESEL_TIMER3</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#ga6b6443632398c1a2162e6002fa5a06c">DMA_CH_CTRL_SOURCESEL_MSC</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g3ceb8c513ccdb74de880a9f6e72813f2">DMA_CH_CTRL_SOURCESEL_AES</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32WG940F128__DMA__BitFields.html#g5a63371dd0b0a83f34089e0e27401077">DMA_CH_CTRL_SOURCESEL_LESENSE</a>&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LESENSE &lt;&lt; 16)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gd4b3a81e049ca412289cb20229151b2e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT" ref="gd4b3a81e049ca412289cb20229151b2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00684">684</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g634a72ca7386aa52449acbc28aae5b62"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ALTCTRLBASE_ALTCTRLBASE_MASK" ref="g634a72ca7386aa52449acbc28aae5b62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00683">683</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g28218dcc5ed9c4ec54287f20af196f95"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT" ref="g28218dcc5ed9c4ec54287f20af196f95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00682">682</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeece3398e062459a284b0cf69cb1ddb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ALTCTRLBASE_MASK" ref="gdeece3398e062459a284b0cf69cb1ddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00681">681</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bd5384a8efb63d67ccb46d44dd287eb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ALTCTRLBASE_RESETVALUE" ref="g5bd5384a8efb63d67ccb46d44dd287eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ALTCTRLBASE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00680">680</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a701cc3693aa9025a32df30b6d2004e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_MASK" ref="g5a701cc3693aa9025a32df30b6d2004e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_MASK&nbsp;&nbsp;&nbsp;0x003F000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01994">1994</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc23a78ddc8563401d56bbbc99ae90cf1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_RESETVALUE" ref="gc23a78ddc8563401d56bbbc99ae90cf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01993">1993</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4bc9931bab1e3f87b3027b34bb63f961"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_ADC0SCAN" ref="g4bc9931bab1e3f87b3027b34bb63f961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SCAN for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02013">2013</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc836f26506e87684b9112cdef29b3bb9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_ADC0SINGLE" ref="gc836f26506e87684b9112cdef29b3bb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SINGLE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01997">1997</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2a8c795d61e7ded14fa9cbf0b164af8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_AESDATARD" ref="gc2a8c795d61e7ded14fa9cbf0b164af8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESDATARD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode AESDATARD for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02036">2036</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g01bdf4bddf365cc5206ac8f52906dd1e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_AESDATAWR" ref="g01bdf4bddf365cc5206ac8f52906dd1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESDATAWR&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode AESDATAWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02011">2011</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g801819420811a4c9098fe98bd12162b4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_AESKEYWR" ref="g801819420811a4c9098fe98bd12162b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESKEYWR&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode AESKEYWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02043">2043</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0acb000609f80482e38e4acd083434ef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_AESXORDATAWR" ref="g0acb000609f80482e38e4acd083434ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_AESXORDATAWR&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode AESXORDATAWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02026">2026</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2dbfe0c3fdd197d6ff2c04b41389abb6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_DAC0CH0" ref="g2dbfe0c3fdd197d6ff2c04b41389abb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01998">1998</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="geafc07435c2d18241bcdf51a9bd37615"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_DAC0CH1" ref="geafc07435c2d18241bcdf51a9bd37615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0CH1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02014">2014</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb845a6a4c3bc02826a88153b6cc3dd49"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV" ref="gb845a6a4c3bc02826a88153b6cc3dd49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02004">2004</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2d99b50e636d9786e6922918ff99f70"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_I2C0TXBL" ref="gf2d99b50e636d9786e6922918ff99f70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02020">2020</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g345a788f65ac72507c4765b0653ad194"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV" ref="g345a788f65ac72507c4765b0653ad194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C1RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02005">2005</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga36b4d0191bcf5d6ce75a591bfefc879"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_I2C1TXBL" ref="ga36b4d0191bcf5d6ce75a591bfefc879" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_I2C1TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02021">2021</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b06fd9b8628cfe7bbf3c0bb0addfd55"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV" ref="g9b06fd9b8628cfe7bbf3c0bb0addfd55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSEBUFDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02012">2012</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3f1f68195e913bf0d6d59c9e0f90fb5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV" ref="ge3f1f68195e913bf0d6d59c9e0f90fb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02002">2002</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g249d52551a12697be36b243c93c0add6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART0TXBL" ref="g249d52551a12697be36b243c93c0add6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02018">2018</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gce70c70136d0fb0dbeb9214a007afea5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY" ref="gce70c70136d0fb0dbeb9214a007afea5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART0TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02030">2030</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gde2e47c4e1911429ce0fd66e5ffba258"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV" ref="gde2e47c4e1911429ce0fd66e5ffba258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02003">2003</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g06241a50968ec08618984469ffe7b4c4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART1TXBL" ref="g06241a50968ec08618984469ffe7b4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02019">2019</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fd98a10dd9be2c7ff0d4a904f40a67e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY" ref="g7fd98a10dd9be2c7ff0d4a904f40a67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART1TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02031">2031</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cc8ad3ff9c8cf9a5f0567dfef1d3f07"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_MASK" ref="g9cc8ad3ff9c8cf9a5f0567dfef1d3f07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_SIGSEL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01996">1996</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7a4b3dec5f833eb43adec60ff8ca911"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_MSCWDATA" ref="ga7a4b3dec5f833eb43adec60ff8ca911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode MSCWDATA for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02010">2010</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g88d1d2b9b264b981ac3c2c54cd01d6bd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_SHIFT" ref="g88d1d2b9b264b981ac3c2c54cd01d6bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_SIGSEL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01995">1995</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8bd0d1c9f368ffe8d02227853d31c74"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER0CC0" ref="gd8bd0d1c9f368ffe8d02227853d31c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02022">2022</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6a708e22ed673dfc84b525331af5825"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER0CC1" ref="gb6a708e22ed673dfc84b525331af5825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02032">2032</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5afcbd67e82c5e734180b0a2efee0ec6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER0CC2" ref="g5afcbd67e82c5e734180b0a2efee0ec6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02039">2039</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd52a5137f019c991df6c39813d36d66c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER0UFOF" ref="gd52a5137f019c991df6c39813d36d66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02006">2006</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g814c4e3305a2854cd633162d281057b6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER1CC0" ref="g814c4e3305a2854cd633162d281057b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02023">2023</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7ea5fc6cf26fe89eef71f5c6d25f409"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER1CC1" ref="gb7ea5fc6cf26fe89eef71f5c6d25f409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02033">2033</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cda5b75545b3b4d6ce49b13c8be80e6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER1CC2" ref="g5cda5b75545b3b4d6ce49b13c8be80e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02040">2040</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g731024317d4242e9a1cf966c98bd0a4a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER1UFOF" ref="g731024317d4242e9a1cf966c98bd0a4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02007">2007</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3800bc9ed23783dd520fb68474c44440"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER2CC0" ref="g3800bc9ed23783dd520fb68474c44440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02024">2024</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a5fc25026ec4b4726b9d79b2ffa692f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER2CC1" ref="g9a5fc25026ec4b4726b9d79b2ffa692f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02034">2034</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gff8870b6104a09eee4e18de61a5dc183"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER2CC2" ref="gff8870b6104a09eee4e18de61a5dc183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02041">2041</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb1bfae19058eddcd8b06f5c38c20516"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER2UFOF" ref="gcb1bfae19058eddcd8b06f5c38c20516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02008">2008</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9977a696eb00b3c88977b89ed33cbe09"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER3CC0" ref="g9977a696eb00b3c88977b89ed33cbe09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02025">2025</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5171b1da332326cc8db66cf23a79a2ab"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER3CC1" ref="g5171b1da332326cc8db66cf23a79a2ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02035">2035</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0add1fe508bf4b3b81095eac86a8bb30"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER3CC2" ref="g0add1fe508bf4b3b81095eac86a8bb30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3CC2&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02042">2042</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g32d162905d47a4d7be3653a9f1ca0476"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_TIMER3UFOF" ref="g32d162905d47a4d7be3653a9f1ca0476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_TIMER3UFOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02009">2009</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0287964c9726f07066512cbd50d5296"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART0RXDATAV" ref="ga0287964c9726f07066512cbd50d5296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01999">1999</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35a42c7ba591e2aa30c76bbea9ca994b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART0TXBL" ref="g35a42c7ba591e2aa30c76bbea9ca994b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02015">2015</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1c2f3be40996cc8a7f8983479042f5a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY" ref="gf1c2f3be40996cc8a7f8983479042f5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART0TXEMPTY&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02027">2027</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e20ef2ef13d261a98472525c571089f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g5e20ef2ef13d261a98472525c571089f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02000">2000</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdd8eb3fa4a247fbab60ec5f54803145"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT" ref="gcdd8eb3fa4a247fbab60ec5f54803145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RXDATAVRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02037">2037</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g667453ef22f520514c86d7da0fd2ab61"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART1TXBL" ref="g667453ef22f520514c86d7da0fd2ab61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02016">2016</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa8600dced140b98f178c3cdb2e46a8e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT" ref="gfa8600dced140b98f178c3cdb2e46a8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXBLRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02044">2044</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf711e2def96a67c61feefbd222e3587"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY" ref="gbf711e2def96a67c61feefbd222e3587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02028">2028</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g58c7af4e3c024d693852338c2068ff91"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART2RXDATAV" ref="g58c7af4e3c024d693852338c2068ff91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAV&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02001">2001</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g31b9945faf63e28c170cb8f831412b1d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT" ref="g31b9945faf63e28c170cb8f831412b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2RXDATAVRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02038">2038</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8550f996ad8d351aa0bdb3150ae059a1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART2TXBL" ref="g8550f996ad8d351aa0bdb3150ae059a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXBL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02017">2017</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2571f9b30251a04d1c4be90cba81af2c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT" ref="g2571f9b30251a04d1c4be90cba81af2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2TXBLRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02045">2045</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g08fcfc9b2f4934a22cf5923d8f9129de"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY" ref="g08fcfc9b2f4934a22cf5923d8f9129de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SIGSEL_USART2TXEMPTY&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02029">2029</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g095c8a29067cd22c9967bea5f7b28b39"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_ADC0" ref="g095c8a29067cd22c9967bea5f7b28b39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02098">2098</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g44721664aaaad0443e69ce1a15bb1579"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_AES" ref="g44721664aaaad0443e69ce1a15bb1579" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_AES&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode AES for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02112">2112</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g989f2c3ffd30ba872523dcc2848637ae"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_DAC0" ref="g989f2c3ffd30ba872523dcc2848637ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02099">2099</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g51a649958f8696144f36bab5bbee0d66"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_I2C0" ref="g51a649958f8696144f36bab5bbee0d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_I2C0&nbsp;&nbsp;&nbsp;0x00000014UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02105">2105</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g091aac96f8988eb5148c38af8ef9ed0d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_I2C1" ref="g091aac96f8988eb5148c38af8ef9ed0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_I2C1&nbsp;&nbsp;&nbsp;0x00000015UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode I2C1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02106">2106</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1523f32b7e8b2a9668f24eed0df75f8c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_LESENSE" ref="g1523f32b7e8b2a9668f24eed0df75f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LESENSE&nbsp;&nbsp;&nbsp;0x00000032UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LESENSE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02113">2113</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g27a8e2a87baf285198f037d072290e0d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_LEUART0" ref="g27a8e2a87baf285198f037d072290e0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LEUART0&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02103">2103</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb73ee0df6a621643c05b54bbf46994d3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_LEUART1" ref="gb73ee0df6a621643c05b54bbf46994d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_LEUART1&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEUART1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02104">2104</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa9b6ec66563ebd626fb495c139945b9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_MASK" ref="gfa9b6ec66563ebd626fb495c139945b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MASK&nbsp;&nbsp;&nbsp;0x3F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02096">2096</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e1c65ea2e97e793ef7c5c28cc17f9c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_MSC" ref="g2e1c65ea2e97e793ef7c5c28cc17f9c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_MSC&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode MSC for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02111">2111</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g135d2d80175b1e41ae442277d9e01222"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_NONE" ref="g135d2d80175b1e41ae442277d9e01222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02097">2097</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f2e27a9f83fb8e0604aa7495808889e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_SHIFT" ref="g8f2e27a9f83fb8e0604aa7495808889e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02095">2095</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ddfcbd200de03ce62518c8b74591544"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_TIMER0" ref="g1ddfcbd200de03ce62518c8b74591544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;0x00000018UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02107">2107</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd73d3990037bce55b78258e643d7d3a0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_TIMER1" ref="gd73d3990037bce55b78258e643d7d3a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;0x00000019UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02108">2108</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2191df625cd1b28e2bceba686f433c6e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_TIMER2" ref="g2191df625cd1b28e2bceba686f433c6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;0x0000001AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02109">2109</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e2942d4f1a117d1c6c120cad705bf3b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_TIMER3" ref="g5e2942d4f1a117d1c6c120cad705bf3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_TIMER3&nbsp;&nbsp;&nbsp;0x0000001BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER3 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02110">2110</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc84d149600ca51e25f7afa6fe3e64eb1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_USART0" ref="gc84d149600ca51e25f7afa6fe3e64eb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02100">2100</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd31f2e72e677c613e322d8dc6b782d17"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_USART1" ref="gd31f2e72e677c613e322d8dc6b782d17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02101">2101</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g077e6e6f4958cbd1fc0113015725d4d9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CH_CTRL_SOURCESEL_USART2" ref="g077e6e6f4958cbd1fc0113015725d4d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CH_CTRL_SOURCESEL_USART2&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02102">2102</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g26e677040d3f7a08d35010caae94fffc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH0ALTC_DEFAULT" ref="g26e677040d3f7a08d35010caae94fffc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01273">1273</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g60adf7c7300beb0d0e02ff40cd5c4be4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH0ALTC_MASK" ref="g60adf7c7300beb0d0e02ff40cd5c4be4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01272">1272</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g74de4494b5cee26a310e232f67cbff3d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH0ALTC_SHIFT" ref="g74de4494b5cee26a310e232f67cbff3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH0ALTC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01271">1271</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebf713d79c10c3c421d22ce1d5d3f4c7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH10ALTC_DEFAULT" ref="gebf713d79c10c3c421d22ce1d5d3f4c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01323">1323</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cecc181a29a3c920867cfe424b7577b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH10ALTC_MASK" ref="g7cecc181a29a3c920867cfe424b7577b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01322">1322</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g382ba83be7844d76631b30aace3acf56"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH10ALTC_SHIFT" ref="g382ba83be7844d76631b30aace3acf56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH10ALTC_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01321">1321</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5dd59028237074a33c96b27130970d32"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH11ALTC_DEFAULT" ref="g5dd59028237074a33c96b27130970d32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01328">1328</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c3cbc2ae86173635b868b25dd405d30"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH11ALTC_MASK" ref="g5c3cbc2ae86173635b868b25dd405d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01327">1327</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfe71262c28d94e7b2dbe9d4eaeb1570"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH11ALTC_SHIFT" ref="gcfe71262c28d94e7b2dbe9d4eaeb1570" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH11ALTC_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01326">1326</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf759837436d1cf793175452481799715"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH1ALTC_DEFAULT" ref="gf759837436d1cf793175452481799715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01278">1278</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c4958f96c46f64aecc75e34f98a5f00"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH1ALTC_MASK" ref="g9c4958f96c46f64aecc75e34f98a5f00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01277">1277</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a663045d7110eaf87337a4d96367181"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH1ALTC_SHIFT" ref="g7a663045d7110eaf87337a4d96367181" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH1ALTC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01276">1276</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fbbeffa6a1b2c850ee7f462bba2093f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH2ALTC_DEFAULT" ref="g8fbbeffa6a1b2c850ee7f462bba2093f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01283">1283</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5cfee97763a6400e6a2a2201c2fb658"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH2ALTC_MASK" ref="gf5cfee97763a6400e6a2a2201c2fb658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01282">1282</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g75e3488182fb1b3c8961de0002084dfc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH2ALTC_SHIFT" ref="g75e3488182fb1b3c8961de0002084dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH2ALTC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01281">1281</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4db54974f58057d62d944d39ff80e564"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH3ALTC_DEFAULT" ref="g4db54974f58057d62d944d39ff80e564" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01288">1288</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1b9ed6e6bd1fadbab12598a2ceaab28"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH3ALTC_MASK" ref="gb1b9ed6e6bd1fadbab12598a2ceaab28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01287">1287</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g60134fe3ab56879a61b8ab8311dd3cc6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH3ALTC_SHIFT" ref="g60134fe3ab56879a61b8ab8311dd3cc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH3ALTC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01286">1286</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd580715adb266598509822ba66ee17d5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH4ALTC_DEFAULT" ref="gd580715adb266598509822ba66ee17d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01293">1293</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g870d5759441a8fe6a06f8e5c63aa8d55"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH4ALTC_MASK" ref="g870d5759441a8fe6a06f8e5c63aa8d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01292">1292</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fc2b10b705b42acf05843198082b9e1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH4ALTC_SHIFT" ref="g6fc2b10b705b42acf05843198082b9e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH4ALTC_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01291">1291</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e6fec83ed0b7a19a66d59cb84f8b571"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH5ALTC_DEFAULT" ref="g4e6fec83ed0b7a19a66d59cb84f8b571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01298">1298</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3223425d68ced74f11f7389feed6bb58"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH5ALTC_MASK" ref="g3223425d68ced74f11f7389feed6bb58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01297">1297</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc9b65586a310eeb0dcd7737479a7a12"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH5ALTC_SHIFT" ref="gdc9b65586a310eeb0dcd7737479a7a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH5ALTC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01296">1296</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g056ac5b8c33bbe5996b8944fabea4c97"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH6ALTC_DEFAULT" ref="g056ac5b8c33bbe5996b8944fabea4c97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01303">1303</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf699980e7fbef840fc8cc24726c4ea85"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH6ALTC_MASK" ref="gf699980e7fbef840fc8cc24726c4ea85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01302">1302</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64f6fb3444c04e92a2f5e45f61ff5ae7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH6ALTC_SHIFT" ref="g64f6fb3444c04e92a2f5e45f61ff5ae7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH6ALTC_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01301">1301</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gff3f270acb64c2e896a3d367a2f72a52"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH7ALTC_DEFAULT" ref="gff3f270acb64c2e896a3d367a2f72a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01308">1308</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb555ad5a7986deff3c2edd7e3dfb541"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH7ALTC_MASK" ref="gcb555ad5a7986deff3c2edd7e3dfb541" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01307">1307</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g803726e64f4865095a44b3908d8a8d13"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH7ALTC_SHIFT" ref="g803726e64f4865095a44b3908d8a8d13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH7ALTC_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01306">1306</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g82438177e1285fd809a008a32a7385e0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH8ALTC_DEFAULT" ref="g82438177e1285fd809a008a32a7385e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01313">1313</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g67099e0eaeab38ed3a1ba90de2379363"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH8ALTC_MASK" ref="g67099e0eaeab38ed3a1ba90de2379363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01312">1312</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4844a7118209fb89e5f3d6c1d8ffafd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH8ALTC_SHIFT" ref="ga4844a7118209fb89e5f3d6c1d8ffafd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH8ALTC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01311">1311</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ccf5045f0781c23be219cc91821d0bf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH9ALTC_DEFAULT" ref="g8ccf5045f0781c23be219cc91821d0bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01318">1318</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f94226f19536cb92090517231bd1ae0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH9ALTC_MASK" ref="g6f94226f19536cb92090517231bd1ae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01317">1317</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a4ceb5697635559b2c11c5b94cc52e3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_CH9ALTC_SHIFT" ref="g8a4ceb5697635559b2c11c5b94cc52e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_CH9ALTC_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9ALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01316">1316</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cc36f2eabc3184da58fc37032217f38"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_MASK" ref="g8cc36f2eabc3184da58fc37032217f38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01269">1269</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0eec0d07ba3840c14c15ea38d6aa085b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTC_RESETVALUE" ref="g0eec0d07ba3840c14c15ea38d6aa085b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01268">1268</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d751c15deaf5e136fa7566b53bb7b85"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH0ALTS_DEFAULT" ref="g1d751c15deaf5e136fa7566b53bb7b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01209">1209</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bc3fb8a648065a1ac88355ef85e44ab"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH0ALTS_MASK" ref="g9bc3fb8a648065a1ac88355ef85e44ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01208">1208</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd51b3fceeffcc0e9231309783e03554a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH0ALTS_SHIFT" ref="gd51b3fceeffcc0e9231309783e03554a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH0ALTS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01207">1207</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7796cc1354b2183ef01ad636ae31927"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH10ALTS_DEFAULT" ref="gf7796cc1354b2183ef01ad636ae31927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01259">1259</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa5c69460f6033d299981ae14215298d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH10ALTS_MASK" ref="gfa5c69460f6033d299981ae14215298d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01258">1258</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g87780cc9170052bce03fcbedcc1acf19"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH10ALTS_SHIFT" ref="g87780cc9170052bce03fcbedcc1acf19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH10ALTS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01257">1257</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2ecf39cb763b1589cbf46b1cb76de97"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH11ALTS_DEFAULT" ref="ga2ecf39cb763b1589cbf46b1cb76de97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01264">1264</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29372f7e48f003830f1b6f26bc13a092"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH11ALTS_MASK" ref="g29372f7e48f003830f1b6f26bc13a092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01263">1263</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b578c7753fa001c037e3da53e909997"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH11ALTS_SHIFT" ref="g9b578c7753fa001c037e3da53e909997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH11ALTS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01262">1262</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9df90a3330bfbe42989aeb0b0a51aa7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH1ALTS_DEFAULT" ref="ge9df90a3330bfbe42989aeb0b0a51aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01214">1214</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gce50c041a428cae2ea015975e83bc88c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH1ALTS_MASK" ref="gce50c041a428cae2ea015975e83bc88c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01213">1213</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4899bc261cdbce884efb93f469043ca"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH1ALTS_SHIFT" ref="gf4899bc261cdbce884efb93f469043ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH1ALTS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01212">1212</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a779c0d25a8c02f43ecb54aed976488"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH2ALTS_DEFAULT" ref="g1a779c0d25a8c02f43ecb54aed976488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01219">1219</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd21971d2efbd628393c7b103e60e44e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH2ALTS_MASK" ref="gbd21971d2efbd628393c7b103e60e44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01218">1218</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0790f60d53f14a8dc68b08cada62c0d3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH2ALTS_SHIFT" ref="g0790f60d53f14a8dc68b08cada62c0d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH2ALTS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01217">1217</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d8b2b1a9b3d4f1319a06eef43db6b90"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH3ALTS_DEFAULT" ref="g5d8b2b1a9b3d4f1319a06eef43db6b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01224">1224</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga044a2da0ded76c66829de8cc4a8f111"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH3ALTS_MASK" ref="ga044a2da0ded76c66829de8cc4a8f111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01223">1223</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1155cfe68203851c1bebb3d4d4f03086"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH3ALTS_SHIFT" ref="g1155cfe68203851c1bebb3d4d4f03086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH3ALTS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01222">1222</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2d9749531ef2a53d366bdb830147b04"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH4ALTS_DEFAULT" ref="ga2d9749531ef2a53d366bdb830147b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01229">1229</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d2f0cd787b6a346eabb36d1d409f039"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH4ALTS_MASK" ref="g4d2f0cd787b6a346eabb36d1d409f039" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01228">1228</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf87adc0c8f14b0234910df5541c8890"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH4ALTS_SHIFT" ref="gbf87adc0c8f14b0234910df5541c8890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH4ALTS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01227">1227</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g15027780bd30bc27e88b390e665e9e10"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH5ALTS_DEFAULT" ref="g15027780bd30bc27e88b390e665e9e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01234">1234</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g542e3984b5a30b7ce8eb6ac8d5d2d3d8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH5ALTS_MASK" ref="g542e3984b5a30b7ce8eb6ac8d5d2d3d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01233">1233</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g121284eb531163dd58ce38e9362e6516"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH5ALTS_SHIFT" ref="g121284eb531163dd58ce38e9362e6516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH5ALTS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01232">1232</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4483dd9ad698bdda9bfca54254431e94"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH6ALTS_DEFAULT" ref="g4483dd9ad698bdda9bfca54254431e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01239">1239</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc29e1cabedc9810174b78207bca360a6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH6ALTS_MASK" ref="gc29e1cabedc9810174b78207bca360a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01238">1238</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cfa8b06043bc6e968c6b122216776ab"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH6ALTS_SHIFT" ref="g6cfa8b06043bc6e968c6b122216776ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH6ALTS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01237">1237</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g57528b2d0c4b50168f19ecae71e6e879"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH7ALTS_DEFAULT" ref="g57528b2d0c4b50168f19ecae71e6e879" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01244">1244</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g78f5df17c6fac8cd74925a12aae96938"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH7ALTS_MASK" ref="g78f5df17c6fac8cd74925a12aae96938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01243">1243</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g708c0a7245362c46e099dc083d058950"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH7ALTS_SHIFT" ref="g708c0a7245362c46e099dc083d058950" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH7ALTS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01242">1242</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g580c773e2e85e1f6f99b2bdb6e573262"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH8ALTS_DEFAULT" ref="g580c773e2e85e1f6f99b2bdb6e573262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01249">1249</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gef41c668a65a955b39d1f3d42567bb1e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH8ALTS_MASK" ref="gef41c668a65a955b39d1f3d42567bb1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01248">1248</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0541f3f921a05def06dc790a4a66fcda"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH8ALTS_SHIFT" ref="g0541f3f921a05def06dc790a4a66fcda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH8ALTS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01247">1247</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b8b37cb213d996c36d08b9c58dec685"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH9ALTS_DEFAULT" ref="g8b8b37cb213d996c36d08b9c58dec685" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01254">1254</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8a99dc67b02d30bc235a55b87934026"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH9ALTS_MASK" ref="gf8a99dc67b02d30bc235a55b87934026" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01253">1253</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3c0d8ef706e492b27008abff4aedc4f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_CH9ALTS_SHIFT" ref="gc3c0d8ef706e492b27008abff4aedc4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_CH9ALTS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9ALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01252">1252</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g81b14de47152c5c6c322be59ebc86165"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_MASK" ref="g81b14de47152c5c6c322be59ebc86165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01205">1205</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd2d2f322ee761ff5024ff8a2fb5e8f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHALTS_RESETVALUE" ref="gdd2d2f322ee761ff5024ff8a2fb5e8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHALTS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01204">1204</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb588706dc25fa04b5945b43ef514d4bf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH0ENC_DEFAULT" ref="gb588706dc25fa04b5945b43ef514d4bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01145">1145</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1238fee8a8084ebe3e39543ecf05ef5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH0ENC_MASK" ref="gb1238fee8a8084ebe3e39543ecf05ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01144">1144</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g25df885eed3ced50e60fac7552abb351"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH0ENC_SHIFT" ref="g25df885eed3ced50e60fac7552abb351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH0ENC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01143">1143</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g085988f8a45e7c1b6d84a22e7d44fff1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH10ENC_DEFAULT" ref="g085988f8a45e7c1b6d84a22e7d44fff1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01195">1195</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g52a4bdf60491692fac0dc38e002eff34"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH10ENC_MASK" ref="g52a4bdf60491692fac0dc38e002eff34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01194">1194</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6955f87cc0f295e9e996e4dc12c3856"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH10ENC_SHIFT" ref="gd6955f87cc0f295e9e996e4dc12c3856" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH10ENC_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01193">1193</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ebaacdf9bcf68514e2af72c76cbce71"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH11ENC_DEFAULT" ref="g9ebaacdf9bcf68514e2af72c76cbce71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01200">1200</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g07ac3d3d9736b357735928c77bf3ca99"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH11ENC_MASK" ref="g07ac3d3d9736b357735928c77bf3ca99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01199">1199</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bcf1bbc6a65c800b476b70b1c4cfb52"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH11ENC_SHIFT" ref="g2bcf1bbc6a65c800b476b70b1c4cfb52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH11ENC_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01198">1198</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb115bba94ad1583a5bae09e6c89e4105"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH1ENC_DEFAULT" ref="gb115bba94ad1583a5bae09e6c89e4105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01150">1150</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g73a664be5f4736458a91c02bf44e2e21"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH1ENC_MASK" ref="g73a664be5f4736458a91c02bf44e2e21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01149">1149</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb606f7252bcbdb2e8ba7914a26bcb88e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH1ENC_SHIFT" ref="gb606f7252bcbdb2e8ba7914a26bcb88e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH1ENC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01148">1148</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g836a32303a9068cd5568b9e09120130e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH2ENC_DEFAULT" ref="g836a32303a9068cd5568b9e09120130e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01155">1155</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a0f7a78109d735f115c2042b5cb18bb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH2ENC_MASK" ref="g9a0f7a78109d735f115c2042b5cb18bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01154">1154</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge37f39bf65a4c524a2a09956485aec14"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH2ENC_SHIFT" ref="ge37f39bf65a4c524a2a09956485aec14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH2ENC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01153">1153</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g736c2fe973ea209babd6288e6bf88a60"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH3ENC_DEFAULT" ref="g736c2fe973ea209babd6288e6bf88a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01160">1160</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf670e44e71e6ef9e84f9076e292e36b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH3ENC_MASK" ref="gdf670e44e71e6ef9e84f9076e292e36b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01159">1159</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0830337a5ada3c946ff9f56e1e87086"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH3ENC_SHIFT" ref="ga0830337a5ada3c946ff9f56e1e87086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH3ENC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01158">1158</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f330169e746d4779caf43970493d001"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH4ENC_DEFAULT" ref="g8f330169e746d4779caf43970493d001" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01165">1165</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ae82793be0258c25d2b941291b28de1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH4ENC_MASK" ref="g1ae82793be0258c25d2b941291b28de1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01164">1164</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g545e8bf9c90be22cf7adacc61f8a9159"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH4ENC_SHIFT" ref="g545e8bf9c90be22cf7adacc61f8a9159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH4ENC_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01163">1163</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4c13147148fe8747dd9ff1984ab227a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH5ENC_DEFAULT" ref="gf4c13147148fe8747dd9ff1984ab227a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01170">1170</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g949d0c96c97f14e87bfca1a41bca2783"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH5ENC_MASK" ref="g949d0c96c97f14e87bfca1a41bca2783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01169">1169</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g84d17e626c4e8243c86e34e9727725b1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH5ENC_SHIFT" ref="g84d17e626c4e8243c86e34e9727725b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH5ENC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01168">1168</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ef92f55e7ddb69faa2229d12f8ea697"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH6ENC_DEFAULT" ref="g4ef92f55e7ddb69faa2229d12f8ea697" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01175">1175</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8821fa425f26d44ec370b03e7fc9e53c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH6ENC_MASK" ref="g8821fa425f26d44ec370b03e7fc9e53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01174">1174</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga27b3ada0f2c4d057dddf4f60eb96c46"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH6ENC_SHIFT" ref="ga27b3ada0f2c4d057dddf4f60eb96c46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH6ENC_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01173">1173</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga40033c545e9a9fca9d20771b9034ce2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH7ENC_DEFAULT" ref="ga40033c545e9a9fca9d20771b9034ce2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01180">1180</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e1820a7f22b8240dd74718bb954d382"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH7ENC_MASK" ref="g5e1820a7f22b8240dd74718bb954d382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01179">1179</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b5eee8b40e7b6e34d8460cef27dbbe5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH7ENC_SHIFT" ref="g0b5eee8b40e7b6e34d8460cef27dbbe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH7ENC_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01178">1178</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2b08e24bd4309899b6264f090871c12"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH8ENC_DEFAULT" ref="gd2b08e24bd4309899b6264f090871c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01185">1185</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g90a6d09ce7e2004c182af5f5ee21c682"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH8ENC_MASK" ref="g90a6d09ce7e2004c182af5f5ee21c682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01184">1184</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g572055da09a5bb51f2a736337dc2cba1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH8ENC_SHIFT" ref="g572055da09a5bb51f2a736337dc2cba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH8ENC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01183">1183</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g986cd331b055ec61492879f6571aec9f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH9ENC_DEFAULT" ref="g986cd331b055ec61492879f6571aec9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01190">1190</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cfc4fc0d0d769ec54141b116249e0af"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH9ENC_MASK" ref="g0cfc4fc0d0d769ec54141b116249e0af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01189">1189</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7106fee22b3f8a238e25fc0e7168a44"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_CH9ENC_SHIFT" ref="ga7106fee22b3f8a238e25fc0e7168a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_CH9ENC_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9ENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01188">1188</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge655e8c5e567264285610b6a59988bb5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_MASK" ref="ge655e8c5e567264285610b6a59988bb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01141">1141</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cf124dfd05cc858565d57878ecc4731"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENC_RESETVALUE" ref="g5cf124dfd05cc858565d57878ecc4731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01140">1140</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga076db7674479c34767c476b4ecad46a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH0ENS_DEFAULT" ref="ga076db7674479c34767c476b4ecad46a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01081">1081</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd19ba755c0906d46abf22a693044e8b5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH0ENS_MASK" ref="gd19ba755c0906d46abf22a693044e8b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01080">1080</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b01b19cb9880ae2e68a93732b521457"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH0ENS_SHIFT" ref="g9b01b19cb9880ae2e68a93732b521457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH0ENS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01079">1079</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7de697e4894108f6620291f6d6c64d5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH10ENS_DEFAULT" ref="ga7de697e4894108f6620291f6d6c64d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01131">1131</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3d9b9a2534baa0d9f2ce2811794ff26"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH10ENS_MASK" ref="gd3d9b9a2534baa0d9f2ce2811794ff26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01130">1130</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc038c182c193c2eab7d9d152aefc5ac8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH10ENS_SHIFT" ref="gc038c182c193c2eab7d9d152aefc5ac8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH10ENS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01129">1129</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaac0bd93146f5fb89524ce3bd4d1dc70"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH11ENS_DEFAULT" ref="gaac0bd93146f5fb89524ce3bd4d1dc70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01136">1136</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g65fe12938f07c34fd3abdb66befd5659"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH11ENS_MASK" ref="g65fe12938f07c34fd3abdb66befd5659" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01135">1135</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea733d01cddc2a9755a3a611a9adecc9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH11ENS_SHIFT" ref="gea733d01cddc2a9755a3a611a9adecc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH11ENS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01134">1134</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8862df0982148a1f2c223e293106b4c8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH1ENS_DEFAULT" ref="g8862df0982148a1f2c223e293106b4c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01086">1086</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g13e39d0bc652f277cc8e0de9fe6f2832"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH1ENS_MASK" ref="g13e39d0bc652f277cc8e0de9fe6f2832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01085">1085</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c23b89af84863b0eaf46fae7b8029db"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH1ENS_SHIFT" ref="g8c23b89af84863b0eaf46fae7b8029db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH1ENS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01084">1084</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35ede389a2420f27221e1ba791221fa6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH2ENS_DEFAULT" ref="g35ede389a2420f27221e1ba791221fa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01091">1091</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6157ef84f9800793fd08c1dc78a41d24"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH2ENS_MASK" ref="g6157ef84f9800793fd08c1dc78a41d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01090">1090</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc89079e8101357af8b3ff6973b437079"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH2ENS_SHIFT" ref="gc89079e8101357af8b3ff6973b437079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH2ENS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01089">1089</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g227c4ca76584bc933762c7a15a37369a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH3ENS_DEFAULT" ref="g227c4ca76584bc933762c7a15a37369a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01096">1096</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a5abcf9c41389156ecdc4a29ae3bd6f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH3ENS_MASK" ref="g4a5abcf9c41389156ecdc4a29ae3bd6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01095">1095</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd775addf2ab980e50bc354a0696197a5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH3ENS_SHIFT" ref="gd775addf2ab980e50bc354a0696197a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH3ENS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01094">1094</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6978d954382612b0a83f643f5d5476fa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH4ENS_DEFAULT" ref="g6978d954382612b0a83f643f5d5476fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01101">1101</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4189d27882f068f692d41842f958a2a8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH4ENS_MASK" ref="g4189d27882f068f692d41842f958a2a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01100">1100</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fc2cda5aaa7a75d948fa9fd8c204b28"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH4ENS_SHIFT" ref="g0fc2cda5aaa7a75d948fa9fd8c204b28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH4ENS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01099">1099</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g41032d5e16ae0f03ef3c279e2aa3f17d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH5ENS_DEFAULT" ref="g41032d5e16ae0f03ef3c279e2aa3f17d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01106">1106</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bfe3f6ae6617a7b8acb75dfddc9f3ed"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH5ENS_MASK" ref="g5bfe3f6ae6617a7b8acb75dfddc9f3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01105">1105</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g27f4dadd3c4d3499c7ce6c3365cf84eb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH5ENS_SHIFT" ref="g27f4dadd3c4d3499c7ce6c3365cf84eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH5ENS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01104">1104</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g39200e633a8956bfd3f45d481cbb93e7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH6ENS_DEFAULT" ref="g39200e633a8956bfd3f45d481cbb93e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01111">1111</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g698fb10be38d3203f1eec52f4ea48782"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH6ENS_MASK" ref="g698fb10be38d3203f1eec52f4ea48782" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01110">1110</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd4a25ec734c3986fa5e5e976a7d61dd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH6ENS_SHIFT" ref="gbd4a25ec734c3986fa5e5e976a7d61dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH6ENS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01109">1109</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf6f88ccf1232816d49602ef0d9c656a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH7ENS_DEFAULT" ref="gaf6f88ccf1232816d49602ef0d9c656a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01116">1116</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d83256777413c8d76b70f846af1a4d1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH7ENS_MASK" ref="g3d83256777413c8d76b70f846af1a4d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01115">1115</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0733223033bd8228911af3bd6854111"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH7ENS_SHIFT" ref="ge0733223033bd8228911af3bd6854111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH7ENS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01114">1114</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f2a131d40b54bc50fc7f2f8ba703af8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH8ENS_DEFAULT" ref="g1f2a131d40b54bc50fc7f2f8ba703af8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01121">1121</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g95b226c5451e67eec714d9de7916eaaa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH8ENS_MASK" ref="g95b226c5451e67eec714d9de7916eaaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01120">1120</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6f1a1485e60c537eb60d471cb15838f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH8ENS_SHIFT" ref="gd6f1a1485e60c537eb60d471cb15838f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH8ENS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01119">1119</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g42b2b857dd9dcf4d0a560cb93bd2a603"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH9ENS_DEFAULT" ref="g42b2b857dd9dcf4d0a560cb93bd2a603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01126">1126</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf444ad8ccda97558c537882c9f0f9353"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH9ENS_MASK" ref="gf444ad8ccda97558c537882c9f0f9353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01125">1125</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7871fbd52468c5a91b9585bcf263ae40"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_CH9ENS_SHIFT" ref="g7871fbd52468c5a91b9585bcf263ae40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_CH9ENS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9ENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01124">1124</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc874864898a857bfad5220d0f6e56175"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_MASK" ref="gc874864898a857bfad5220d0f6e56175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01077">1077</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g86b3e05b61511e9756cbf4fcefd0e3f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHENS_RESETVALUE" ref="g86b3e05b61511e9756cbf4fcefd0e3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHENS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01076">1076</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf0d7ed7c444a4fcb7c88a87895c61f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH0PRIC_DEFAULT" ref="gaf0d7ed7c444a4fcb7c88a87895c61f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01401">1401</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g88c1e2d89a389055a4028b5406ff94fa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH0PRIC_MASK" ref="g88c1e2d89a389055a4028b5406ff94fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01400">1400</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g189fb8c590b999349183333012f4e70d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH0PRIC_SHIFT" ref="g189fb8c590b999349183333012f4e70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH0PRIC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01399">1399</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a186f0ffe90a5eec6c2d12070bf4333"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH10PRIC_DEFAULT" ref="g4a186f0ffe90a5eec6c2d12070bf4333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01451">1451</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g528869a17c011640518d8149891213fe"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH10PRIC_MASK" ref="g528869a17c011640518d8149891213fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01450">1450</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfef5e3bc693cad64fb19a591a9e7a18f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH10PRIC_SHIFT" ref="gfef5e3bc693cad64fb19a591a9e7a18f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH10PRIC_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01449">1449</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g836d7804b5a6895c924df2c47ef03cef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH11PRIC_DEFAULT" ref="g836d7804b5a6895c924df2c47ef03cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01456">1456</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g248da2d60327ae5960f2e8ef20f18051"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH11PRIC_MASK" ref="g248da2d60327ae5960f2e8ef20f18051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01455">1455</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdacc1277a8c722e5231da25211beb6ec"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH11PRIC_SHIFT" ref="gdacc1277a8c722e5231da25211beb6ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH11PRIC_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01454">1454</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g03b4c9805d1f2be425e2f7ce329aa069"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH1PRIC_DEFAULT" ref="g03b4c9805d1f2be425e2f7ce329aa069" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01406">1406</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g28b1f08516b78ab005f707ce5b396d72"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH1PRIC_MASK" ref="g28b1f08516b78ab005f707ce5b396d72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01405">1405</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g744f18c61317d3ce541ec27b109989f6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH1PRIC_SHIFT" ref="g744f18c61317d3ce541ec27b109989f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH1PRIC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01404">1404</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g215a9b755d7b36e8ab38ca1ba8878545"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH2PRIC_DEFAULT" ref="g215a9b755d7b36e8ab38ca1ba8878545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01411">1411</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ad84681c02ca6065d0c9dcd271b02b0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH2PRIC_MASK" ref="g6ad84681c02ca6065d0c9dcd271b02b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01410">1410</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9fe70e0eff208788180eab5568115bd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH2PRIC_SHIFT" ref="gc9fe70e0eff208788180eab5568115bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH2PRIC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01409">1409</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g81aa7d82e5ffea3462e3bcf1a3c258d3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH3PRIC_DEFAULT" ref="g81aa7d82e5ffea3462e3bcf1a3c258d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01416">1416</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe068fe7e6583a5c18e50a40cf27ed84"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH3PRIC_MASK" ref="gbe068fe7e6583a5c18e50a40cf27ed84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01415">1415</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ddf40b027248d91274316461f19fd74"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH3PRIC_SHIFT" ref="g4ddf40b027248d91274316461f19fd74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH3PRIC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01414">1414</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g660dbce8443669c5f31d0419b7c9b277"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH4PRIC_DEFAULT" ref="g660dbce8443669c5f31d0419b7c9b277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01421">1421</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d23f68d713c5c29fae227a25ce4ca0d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH4PRIC_MASK" ref="g2d23f68d713c5c29fae227a25ce4ca0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01420">1420</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf4d0f198774d0586bb9d8377a2d2273"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH4PRIC_SHIFT" ref="gbf4d0f198774d0586bb9d8377a2d2273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH4PRIC_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01419">1419</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g293f493bacd788d9f03a18ff17b2d94e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH5PRIC_DEFAULT" ref="g293f493bacd788d9f03a18ff17b2d94e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01426">1426</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b78894b9053468a43dff6d14a118902"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH5PRIC_MASK" ref="g6b78894b9053468a43dff6d14a118902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01425">1425</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fcfc3ff051e0ad8bec60456b44bd556"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH5PRIC_SHIFT" ref="g5fcfc3ff051e0ad8bec60456b44bd556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH5PRIC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01424">1424</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g368278ccd3d5a47fcab455386cc4ed6a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH6PRIC_DEFAULT" ref="g368278ccd3d5a47fcab455386cc4ed6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01431">1431</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc86a9a1ecb582c440e2e2b023f80d4b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH6PRIC_MASK" ref="gcc86a9a1ecb582c440e2e2b023f80d4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01430">1430</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e5ef8783022287790b3176fb70d0f27"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH6PRIC_SHIFT" ref="g6e5ef8783022287790b3176fb70d0f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH6PRIC_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01429">1429</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g551867a95c99f58e517c2e84af0dc752"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH7PRIC_DEFAULT" ref="g551867a95c99f58e517c2e84af0dc752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01436">1436</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9790e3c8b3a314aa4e73061fb9e165b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH7PRIC_MASK" ref="gd9790e3c8b3a314aa4e73061fb9e165b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01435">1435</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaeb0ad9314a997b641568179af580458"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH7PRIC_SHIFT" ref="gaeb0ad9314a997b641568179af580458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH7PRIC_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01434">1434</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2c4884b73cf0b027ca9640ec780ab5a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH8PRIC_DEFAULT" ref="gc2c4884b73cf0b027ca9640ec780ab5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01441">1441</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04dfb32c0fead4075f52f26542ff75d6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH8PRIC_MASK" ref="g04dfb32c0fead4075f52f26542ff75d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01440">1440</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9386715752f4a1907cb7af9b163654ab"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH8PRIC_SHIFT" ref="g9386715752f4a1907cb7af9b163654ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH8PRIC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01439">1439</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dc7ba3b9de99dfaa5cfc1ffd35e4feb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH9PRIC_DEFAULT" ref="g6dc7ba3b9de99dfaa5cfc1ffd35e4feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01446">1446</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g437eb4c44a89837895acc1fcf11938ca"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH9PRIC_MASK" ref="g437eb4c44a89837895acc1fcf11938ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01445">1445</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e42ed66b407c3c88dcf4e7c3d482b6f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_CH9PRIC_SHIFT" ref="g6e42ed66b407c3c88dcf4e7c3d482b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_CH9PRIC_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9PRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01444">1444</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g192afe390dcccda2b96bc2b236dd5666"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_MASK" ref="g192afe390dcccda2b96bc2b236dd5666" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01397">1397</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gadeb7787f8f32c14c0276c2abb417f7b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIC_RESETVALUE" ref="gadeb7787f8f32c14c0276c2abb417f7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01396">1396</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g74fd32abbf751cd896459afb92a7c81f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH0PRIS_DEFAULT" ref="g74fd32abbf751cd896459afb92a7c81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01337">1337</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9d307b044f83ba2cec73d0c0423d2ce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH0PRIS_MASK" ref="gb9d307b044f83ba2cec73d0c0423d2ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01336">1336</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa74c12fb13c4c1992d85684ec68a36d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH0PRIS_SHIFT" ref="gfa74c12fb13c4c1992d85684ec68a36d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH0PRIS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01335">1335</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g83b340be9ceab91ce0593bae43b9038c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH10PRIS_DEFAULT" ref="g83b340be9ceab91ce0593bae43b9038c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01387">1387</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ed786248b53d1e9f72f715da815a85b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH10PRIS_MASK" ref="g6ed786248b53d1e9f72f715da815a85b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01386">1386</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1677c124d3180ccaa1d7e5278f352292"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH10PRIS_SHIFT" ref="g1677c124d3180ccaa1d7e5278f352292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH10PRIS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01385">1385</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bac998b6cc69f38695e591aeb6a9627"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH11PRIS_DEFAULT" ref="g8bac998b6cc69f38695e591aeb6a9627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01392">1392</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f9dd6b0b5c7e553d9cc8409c1b93656"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH11PRIS_MASK" ref="g2f9dd6b0b5c7e553d9cc8409c1b93656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01391">1391</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g502ab38cbae4c31c7a3c044ef615b847"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH11PRIS_SHIFT" ref="g502ab38cbae4c31c7a3c044ef615b847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH11PRIS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01390">1390</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4cc67d1ec61d3acfb24304f0dbd59d3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH1PRIS_DEFAULT" ref="ge4cc67d1ec61d3acfb24304f0dbd59d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01342">1342</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e2f7c5e32b052266cf5f1fefb0315e2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH1PRIS_MASK" ref="g8e2f7c5e32b052266cf5f1fefb0315e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01341">1341</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f6648ed2db93670744712633ebe8c6d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH1PRIS_SHIFT" ref="g1f6648ed2db93670744712633ebe8c6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH1PRIS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01340">1340</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g56f7af3fe12c48ca0948f4fe8e1cb1f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH2PRIS_DEFAULT" ref="g56f7af3fe12c48ca0948f4fe8e1cb1f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01347">1347</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfea2f9b83e145e5a5f780040b2b167da"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH2PRIS_MASK" ref="gfea2f9b83e145e5a5f780040b2b167da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01346">1346</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb805fd2b31fe212e9d84411d1b54b99f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH2PRIS_SHIFT" ref="gb805fd2b31fe212e9d84411d1b54b99f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH2PRIS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01345">1345</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bca4bd8fe47647e8d4e1e2efe575d3b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH3PRIS_DEFAULT" ref="g7bca4bd8fe47647e8d4e1e2efe575d3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01352">1352</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb227d80ecc2fbbfcbdfd5705f762ba48"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH3PRIS_MASK" ref="gb227d80ecc2fbbfcbdfd5705f762ba48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01351">1351</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7e73e49868b330b0b6c15757f18aebf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH3PRIS_SHIFT" ref="gf7e73e49868b330b0b6c15757f18aebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH3PRIS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01350">1350</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ff1abc823c8772319e86d343cf5afde"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH4PRIS_DEFAULT" ref="g0ff1abc823c8772319e86d343cf5afde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01357">1357</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6962c4b30f63f771c1472c8f76d83bf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH4PRIS_MASK" ref="gd6962c4b30f63f771c1472c8f76d83bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01356">1356</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g180b7a816bc41a431856cf8c314f91de"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH4PRIS_SHIFT" ref="g180b7a816bc41a431856cf8c314f91de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH4PRIS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01355">1355</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e80ee5e62b1e966d77f09b92b23c300"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH5PRIS_DEFAULT" ref="g1e80ee5e62b1e966d77f09b92b23c300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01362">1362</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd59b8eafb3963903ea83570d97ebdab5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH5PRIS_MASK" ref="gd59b8eafb3963903ea83570d97ebdab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01361">1361</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8abb73279fac57a9503f14126eb5cccd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH5PRIS_SHIFT" ref="g8abb73279fac57a9503f14126eb5cccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH5PRIS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01360">1360</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d0bbbe6ab831acb69033f88ac103358"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH6PRIS_DEFAULT" ref="g7d0bbbe6ab831acb69033f88ac103358" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01367">1367</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2fc3a5bdab950db9e9b9d6bfb52978a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH6PRIS_MASK" ref="gd2fc3a5bdab950db9e9b9d6bfb52978a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01366">1366</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2de7e3258a6d961f64943cf09fc3e460"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH6PRIS_SHIFT" ref="g2de7e3258a6d961f64943cf09fc3e460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH6PRIS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01365">1365</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9a8f82862eb33983236fa6417d245f3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH7PRIS_DEFAULT" ref="gf9a8f82862eb33983236fa6417d245f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01372">1372</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g72f9d9027974d3719e8bf1afd3e78bab"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH7PRIS_MASK" ref="g72f9d9027974d3719e8bf1afd3e78bab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01371">1371</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g12209516c287d357adcf1953d87df379"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH7PRIS_SHIFT" ref="g12209516c287d357adcf1953d87df379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH7PRIS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01370">1370</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7f4e0729fe8f41047933fceafa6a80d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH8PRIS_DEFAULT" ref="gb7f4e0729fe8f41047933fceafa6a80d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01377">1377</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a5ca9a385c5d8fd8bcb5aba3c62649a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH8PRIS_MASK" ref="g3a5ca9a385c5d8fd8bcb5aba3c62649a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01376">1376</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0d31b9476cf3264c89a7e49891bf685"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH8PRIS_SHIFT" ref="ge0d31b9476cf3264c89a7e49891bf685" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH8PRIS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01375">1375</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g809789f987fc466306dc1e1a0256899f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH9PRIS_DEFAULT" ref="g809789f987fc466306dc1e1a0256899f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01382">1382</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g49c9edf22dba5a8d88894612a31670a1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH9PRIS_MASK" ref="g49c9edf22dba5a8d88894612a31670a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01381">1381</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g976755fa416b8ddf0e22811c71554106"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_CH9PRIS_SHIFT" ref="g976755fa416b8ddf0e22811c71554106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_CH9PRIS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9PRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01380">1380</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g79d9267c2a82e200f8c21ca6b47b3dae"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_MASK" ref="g79d9267c2a82e200f8c21ca6b47b3dae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01333">1333</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9daf0b6586e2fa32dd4318581a5ee097"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHPRIS_RESETVALUE" ref="g9daf0b6586e2fa32dd4318581a5ee097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHPRIS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01332">1332</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e225f4389c571b91cf45cbeb5d3c57b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT" ref="g9e225f4389c571b91cf45cbeb5d3c57b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01017">1017</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7a3602d7b4f560db251d4ab08f840a5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH0REQMASKC_MASK" ref="ga7a3602d7b4f560db251d4ab08f840a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01016">1016</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebec317ab7c77ecf264075bd33e08422"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH0REQMASKC_SHIFT" ref="gebec317ab7c77ecf264075bd33e08422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01015">1015</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g14cf8d6cdde95fe3b1f398372f208be7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT" ref="g14cf8d6cdde95fe3b1f398372f208be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01067">1067</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29dc28ade9dcb0d22a341ab35457d7ef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH10REQMASKC_MASK" ref="g29dc28ade9dcb0d22a341ab35457d7ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01066">1066</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cac709b6ce0f7e3e1803a2314e1338d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH10REQMASKC_SHIFT" ref="g8cac709b6ce0f7e3e1803a2314e1338d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH10REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01065">1065</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebca68bb02aaafd663690ccf88696466"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT" ref="gebca68bb02aaafd663690ccf88696466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01072">1072</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gce484eddf12099d416f282c8a29c9d37"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH11REQMASKC_MASK" ref="gce484eddf12099d416f282c8a29c9d37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01071">1071</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cf0d55e79707ae65eede21d92f79649"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH11REQMASKC_SHIFT" ref="g9cf0d55e79707ae65eede21d92f79649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH11REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01070">1070</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge591a09f973277b7bb753cf6f70c0581"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT" ref="ge591a09f973277b7bb753cf6f70c0581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01022">1022</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5bedb1c3f155a64b7d5d9ec916a187a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH1REQMASKC_MASK" ref="gb5bedb1c3f155a64b7d5d9ec916a187a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01021">1021</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bd6761ca5cf62cab5d8367b23eaf085"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH1REQMASKC_SHIFT" ref="g1bd6761ca5cf62cab5d8367b23eaf085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01020">1020</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a4ae4b378fc2da9212b9406d7b228da"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT" ref="g6a4ae4b378fc2da9212b9406d7b228da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01027">1027</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2dfd5552bc596cd4a5e50d70320748d0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH2REQMASKC_MASK" ref="g2dfd5552bc596cd4a5e50d70320748d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01026">1026</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c5c6a398488a63ef2d00e48d7ed9801"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH2REQMASKC_SHIFT" ref="g6c5c6a398488a63ef2d00e48d7ed9801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01025">1025</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2365654cc79e1ceb08334ab798f0fa8a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT" ref="g2365654cc79e1ceb08334ab798f0fa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01032">1032</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64a5cd5bbc4f7dbaf80bc73441024901"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH3REQMASKC_MASK" ref="g64a5cd5bbc4f7dbaf80bc73441024901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01031">1031</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g33776638699de1548379b67e10a1b5f1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH3REQMASKC_SHIFT" ref="g33776638699de1548379b67e10a1b5f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01030">1030</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g06967811f445c8e126bd4f538bedc094"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT" ref="g06967811f445c8e126bd4f538bedc094" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01037">1037</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9ee56a2e5314cfe9212faad05368a91"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH4REQMASKC_MASK" ref="gb9ee56a2e5314cfe9212faad05368a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01036">1036</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g96583f6eb5f1cd97aa226509002d29ec"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH4REQMASKC_SHIFT" ref="g96583f6eb5f1cd97aa226509002d29ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01035">1035</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd32c210a37ca84e9a49dd0d89b7b6ae"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT" ref="gdd32c210a37ca84e9a49dd0d89b7b6ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01042">1042</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbb354e9c3b0d5a1bd13e03c0ae2da84"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH5REQMASKC_MASK" ref="gbbb354e9c3b0d5a1bd13e03c0ae2da84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01041">1041</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e4ecb0ce2ced87d3381250db15e60a2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH5REQMASKC_SHIFT" ref="g2e4ecb0ce2ced87d3381250db15e60a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01040">1040</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7e604b9fb2ae75dc0faaf16889dad74"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT" ref="gd7e604b9fb2ae75dc0faaf16889dad74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01047">1047</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8785dbbf2479707d0ed7240059bb92b0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH6REQMASKC_MASK" ref="g8785dbbf2479707d0ed7240059bb92b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01046">1046</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a9b915abb465760170677054b124cc2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH6REQMASKC_SHIFT" ref="g8a9b915abb465760170677054b124cc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH6REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01045">1045</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g806a99e00e5f5e602a079448cf12e6d6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT" ref="g806a99e00e5f5e602a079448cf12e6d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01052">1052</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g617392f606af81c5a636c99d4194ee6a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH7REQMASKC_MASK" ref="g617392f606af81c5a636c99d4194ee6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01051">1051</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb4b07a66b52bdfbf64780fe202cf48f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH7REQMASKC_SHIFT" ref="gbb4b07a66b52bdfbf64780fe202cf48f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH7REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01050">1050</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7047381c324d1eea02d4dbcaf824fc8c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT" ref="g7047381c324d1eea02d4dbcaf824fc8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01057">1057</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c49f2b9584410c605b5042c7d43dc24"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH8REQMASKC_MASK" ref="g9c49f2b9584410c605b5042c7d43dc24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01056">1056</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0dc532926c13bc373121b373d32013cc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH8REQMASKC_SHIFT" ref="g0dc532926c13bc373121b373d32013cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH8REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01055">1055</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g89736225497627a2439f824c1ac7cdd2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT" ref="g89736225497627a2439f824c1ac7cdd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01062">1062</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cf86cd157adbbc5d66271735367e4fb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH9REQMASKC_MASK" ref="g2cf86cd157adbbc5d66271735367e4fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01061">1061</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8c71fb9894c3db77323cb69a0db3830"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_CH9REQMASKC_SHIFT" ref="gd8c71fb9894c3db77323cb69a0db3830" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_CH9REQMASKC_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9REQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01060">1060</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b0ff687023c5a5ca90794888ba6d834"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_MASK" ref="g6b0ff687023c5a5ca90794888ba6d834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01013">1013</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb9fcf4f72148763f49b6443de6d258"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKC_RESETVALUE" ref="gacb9fcf4f72148763f49b6443de6d258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01012">1012</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc97ea5b36851693cb69e7a21d812a5e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT" ref="gfc97ea5b36851693cb69e7a21d812a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00953">953</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c22729eed6405317e4861a406d844e5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH0REQMASKS_MASK" ref="g4c22729eed6405317e4861a406d844e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00952">952</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2bd40977f04b35a3fcad6142a8139ce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH0REQMASKS_SHIFT" ref="gd2bd40977f04b35a3fcad6142a8139ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00951">951</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g70caa27e1fa6e00df357fb87de5dec70"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT" ref="g70caa27e1fa6e00df357fb87de5dec70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01003">1003</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ac5ff20ca575baa06eb3274b406d7a1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH10REQMASKS_MASK" ref="g1ac5ff20ca575baa06eb3274b406d7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01002">1002</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5695e5a432b21727597e5201f174fc4c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH10REQMASKS_SHIFT" ref="g5695e5a432b21727597e5201f174fc4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH10REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01001">1001</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3766dd8ba87b2d5d88c7914400fd5985"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT" ref="g3766dd8ba87b2d5d88c7914400fd5985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01008">1008</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g21a59199218657442232e2b69444df5e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH11REQMASKS_MASK" ref="g21a59199218657442232e2b69444df5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01007">1007</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ebfa0e0d5df4ce354980088270e900d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH11REQMASKS_SHIFT" ref="g1ebfa0e0d5df4ce354980088270e900d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH11REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01006">1006</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6bdeafb8c23d4fe8acd8ad8cb0dbe10"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT" ref="gf6bdeafb8c23d4fe8acd8ad8cb0dbe10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00958">958</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g130af438b19240f5af9b8a3adfdcac71"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH1REQMASKS_MASK" ref="g130af438b19240f5af9b8a3adfdcac71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00957">957</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b27781d75db437efc821c90ed4c9099"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH1REQMASKS_SHIFT" ref="g2b27781d75db437efc821c90ed4c9099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00956">956</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g93531f86b214d6ac018e00780f22710a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT" ref="g93531f86b214d6ac018e00780f22710a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00963">963</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2fe86d88b39428b1172ec0adbc9ee52"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH2REQMASKS_MASK" ref="gb2fe86d88b39428b1172ec0adbc9ee52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00962">962</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3d2f9f4c0968e74d4f6d4692c39b6d3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH2REQMASKS_SHIFT" ref="gd3d2f9f4c0968e74d4f6d4692c39b6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00961">961</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5efd4ca20d13ae5215bb949e2c55c11"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT" ref="ga5efd4ca20d13ae5215bb949e2c55c11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00968">968</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1f131564418eeae0ed8df0e261a4e15"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH3REQMASKS_MASK" ref="gb1f131564418eeae0ed8df0e261a4e15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00967">967</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb5d11bf686e32fbe7ee25f39fbc9fd7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH3REQMASKS_SHIFT" ref="gdb5d11bf686e32fbe7ee25f39fbc9fd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00966">966</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4604563242cc7409620698bcdbcb73fd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT" ref="g4604563242cc7409620698bcdbcb73fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00973">973</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf20b8b5264e86bd0c1e204c0005d47a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH4REQMASKS_MASK" ref="gaf20b8b5264e86bd0c1e204c0005d47a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00972">972</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd501b35a32b8e4ffbde8bb182c10da5e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH4REQMASKS_SHIFT" ref="gd501b35a32b8e4ffbde8bb182c10da5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00971">971</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1708a28e0c9a951ccafb3e81ae51ea80"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT" ref="g1708a28e0c9a951ccafb3e81ae51ea80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00978">978</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb89c22346382b5378f4875375e82cf6a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH5REQMASKS_MASK" ref="gb89c22346382b5378f4875375e82cf6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00977">977</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf26786ae4f9a117ea01a82824456006"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH5REQMASKS_SHIFT" ref="gdf26786ae4f9a117ea01a82824456006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00976">976</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g539691bcecd365628b02357e95760446"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT" ref="g539691bcecd365628b02357e95760446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00983">983</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7406de88f8e3301cec44b12a5d212724"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH6REQMASKS_MASK" ref="g7406de88f8e3301cec44b12a5d212724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00982">982</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga68606a37184acfca2a5743e9b5211e1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH6REQMASKS_SHIFT" ref="ga68606a37184acfca2a5743e9b5211e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH6REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00981">981</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5d9bf1a91659e22add5e1d7a7edee33"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT" ref="ga5d9bf1a91659e22add5e1d7a7edee33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00988">988</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g25f7d7a21cad7acc2c2f7902e5ea3f03"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH7REQMASKS_MASK" ref="g25f7d7a21cad7acc2c2f7902e5ea3f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00987">987</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf725e851f1a2408b64c617145a72fe5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH7REQMASKS_SHIFT" ref="gbf725e851f1a2408b64c617145a72fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH7REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00986">986</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0564ecfe10b695e8ed1bd0b19baf8e3c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT" ref="g0564ecfe10b695e8ed1bd0b19baf8e3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00993">993</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge736094335d8f9e7215bfc376797d238"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH8REQMASKS_MASK" ref="ge736094335d8f9e7215bfc376797d238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00992">992</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfec69e818b2183e50842025418cb0f1b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH8REQMASKS_SHIFT" ref="gfec69e818b2183e50842025418cb0f1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH8REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00991">991</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g741d9095de32cc9264da2324832b2120"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT" ref="g741d9095de32cc9264da2324832b2120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00998">998</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g204e7e2722da7dde0172728890f90733"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH9REQMASKS_MASK" ref="g204e7e2722da7dde0172728890f90733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00997">997</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g182392a611908e18988a796e077c489d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_CH9REQMASKS_SHIFT" ref="g182392a611908e18988a796e077c489d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_CH9REQMASKS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9REQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00996">996</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g54114f403e2d376752e3b19eab96fda5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_MASK" ref="g54114f403e2d376752e3b19eab96fda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00949">949</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g993c11b58c442aba2ad8828511568f22"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQMASKS_RESETVALUE" ref="g993c11b58c442aba2ad8828511568f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQMASKS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00948">948</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0152da899e50169a0542d20fc3133e5e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT" ref="g0152da899e50169a0542d20fc3133e5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01474">1474</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd11116b238de0d461ec8c862f47d65c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH0REQSTATUS_MASK" ref="gfd11116b238de0d461ec8c862f47d65c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01473">1473</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f5592df173223f1f7e85ba57bd9b3c7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT" ref="g8f5592df173223f1f7e85ba57bd9b3c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01472">1472</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd4880b14bd21d4a89c5c3834d9f9964"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT" ref="gfd4880b14bd21d4a89c5c3834d9f9964" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01524">1524</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d562084664840e334369f162e43c877"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH10REQSTATUS_MASK" ref="g0d562084664840e334369f162e43c877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01523">1523</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g418632cf6353ac76f6e9b60b0b063e0a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT" ref="g418632cf6353ac76f6e9b60b0b063e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH10REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01522">1522</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a59307971f90e4ad5f87256d0aeacfe"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT" ref="g5a59307971f90e4ad5f87256d0aeacfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01529">1529</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge477d75badc150c1fa8486ac382a6ced"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH11REQSTATUS_MASK" ref="ge477d75badc150c1fa8486ac382a6ced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01528">1528</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd883054488722231de94fb0413826c00"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT" ref="gd883054488722231de94fb0413826c00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH11REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01527">1527</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f59e62cbb66bf1fdd4438f9622d1fee"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT" ref="g8f59e62cbb66bf1fdd4438f9622d1fee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01479">1479</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g47af3fc45b5e3431dbaacf986104c049"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH1REQSTATUS_MASK" ref="g47af3fc45b5e3431dbaacf986104c049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01478">1478</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f33bf6d091743fad5647647334d106d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT" ref="g1f33bf6d091743fad5647647334d106d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01477">1477</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9708b0a7f21566e70fd00ad764532cd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT" ref="gf9708b0a7f21566e70fd00ad764532cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01484">1484</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e923a3a9b668171dce0d2bece029018"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH2REQSTATUS_MASK" ref="g9e923a3a9b668171dce0d2bece029018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01483">1483</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g198a02e171a666d9660d7952629a8cf3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT" ref="g198a02e171a666d9660d7952629a8cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01482">1482</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g19a0ae2e4521a2bec9775d46ddd23f0b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT" ref="g19a0ae2e4521a2bec9775d46ddd23f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01489">1489</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3de830a37a8c54392713d93da9417057"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH3REQSTATUS_MASK" ref="g3de830a37a8c54392713d93da9417057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01488">1488</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf89bfd255c4e597337671c1a59e22d01"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT" ref="gf89bfd255c4e597337671c1a59e22d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01487">1487</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g23848b8ffc6a917a5f7150b848863bd2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT" ref="g23848b8ffc6a917a5f7150b848863bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01494">1494</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f8203bb8ac2678cb83b7102c0f06499"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH4REQSTATUS_MASK" ref="g9f8203bb8ac2678cb83b7102c0f06499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01493">1493</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1d7723ab37e855619d0bcf1011c21d8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT" ref="gf1d7723ab37e855619d0bcf1011c21d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01492">1492</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9730c3bd4359ea882bcbc6d7739d675c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT" ref="g9730c3bd4359ea882bcbc6d7739d675c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01499">1499</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b13bc9523705eacad12222223e21eed"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH5REQSTATUS_MASK" ref="g8b13bc9523705eacad12222223e21eed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01498">1498</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge5b28f5b0694bfd6c8e677eb2d8ac56a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT" ref="ge5b28f5b0694bfd6c8e677eb2d8ac56a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01497">1497</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d0edefac04f08164445186c85e98128"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT" ref="g2d0edefac04f08164445186c85e98128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01504">1504</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga28952006e56641d1a960ec430d6cfc0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH6REQSTATUS_MASK" ref="ga28952006e56641d1a960ec430d6cfc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01503">1503</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc7f5874b17341ba9c0400264daca0cd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT" ref="gbc7f5874b17341ba9c0400264daca0cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH6REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01502">1502</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga59195d6a8c6d1ff38a78657dda82611"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT" ref="ga59195d6a8c6d1ff38a78657dda82611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01509">1509</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d6f144e91a63ad8752d352f18468ea2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH7REQSTATUS_MASK" ref="g5d6f144e91a63ad8752d352f18468ea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01508">1508</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7863dd4983464214117cf6cd07d7856e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT" ref="g7863dd4983464214117cf6cd07d7856e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH7REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01507">1507</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8575bd594356d3ad0ab72050fafccb8e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT" ref="g8575bd594356d3ad0ab72050fafccb8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01514">1514</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3728129588f26392e8d5ad590f85f154"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH8REQSTATUS_MASK" ref="g3728129588f26392e8d5ad590f85f154" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01513">1513</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g155d0ba9b4eaddc9e77bc57cd6418da1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT" ref="g155d0ba9b4eaddc9e77bc57cd6418da1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH8REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01512">1512</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f375124d34ee17603271ca5af70a81c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT" ref="g1f375124d34ee17603271ca5af70a81c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01519">1519</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc730372460e5c04dcf821a00269fff6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH9REQSTATUS_MASK" ref="gbc730372460e5c04dcf821a00269fff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01518">1518</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e14673bbd589db2ebbb717646c272f4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT" ref="g1e14673bbd589db2ebbb717646c272f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_CH9REQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9REQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01517">1517</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1227e0733df8865fcf9796529d2a7fb0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_MASK" ref="g1227e0733df8865fcf9796529d2a7fb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01470">1470</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c67126153ce05dc19bd7c3a9bc53b01"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHREQSTATUS_RESETVALUE" ref="g9c67126153ce05dc19bd7c3a9bc53b01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHREQSTATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01469">1469</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g08963e57c61ff0f5eff03f0bfbaad72d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT" ref="g08963e57c61ff0f5eff03f0bfbaad72d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01538">1538</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7fd21d76c118803fa6112d22fab0d37"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK" ref="gf7fd21d76c118803fa6112d22fab0d37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01537">1537</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e3a36e81aaf822ed3f84de64ee80091"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT" ref="g1e3a36e81aaf822ed3f84de64ee80091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01536">1536</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5bab6bc4560df77b4c816ca0f0fffb2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT" ref="gc5bab6bc4560df77b4c816ca0f0fffb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01588">1588</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g89eb56d38276be12abdd2d03df7f4862"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK" ref="g89eb56d38276be12abdd2d03df7f4862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01587">1587</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8e2bb012680814d638f348d0267b037"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT" ref="gc8e2bb012680814d638f348d0267b037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH10SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01586">1586</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3ee8ed1327fa2762b2e0450121caf42"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT" ref="gb3ee8ed1327fa2762b2e0450121caf42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01593">1593</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb074577a2941cef3108454e0bf1f12f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK" ref="gb074577a2941cef3108454e0bf1f12f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01592">1592</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4502b0fab463b70d60b782dccca6781f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT" ref="g4502b0fab463b70d60b782dccca6781f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH11SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01591">1591</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8c06b003aa60c471c3b2fab51653a15"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT" ref="gf8c06b003aa60c471c3b2fab51653a15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01543">1543</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d90f70e0d5954748b1809b847b2be7b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK" ref="g3d90f70e0d5954748b1809b847b2be7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01542">1542</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ca681317b4e3918106d28df1a69fa87"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT" ref="g0ca681317b4e3918106d28df1a69fa87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01541">1541</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gabf4affb65c408ace40e8c17c66848ef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT" ref="gabf4affb65c408ace40e8c17c66848ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01548">1548</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea8852a459c1825e61d10985c050e86e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK" ref="gea8852a459c1825e61d10985c050e86e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01547">1547</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3083f1f73076c0102c88b85416ed2110"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT" ref="g3083f1f73076c0102c88b85416ed2110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01546">1546</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g95d8e31437498a8b6874dad047c746eb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT" ref="g95d8e31437498a8b6874dad047c746eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01553">1553</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb2086fcbda231f1a8a1a1e946f41893"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK" ref="gcb2086fcbda231f1a8a1a1e946f41893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01552">1552</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2222f8d27144678ab4ba0942c8b8781f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT" ref="g2222f8d27144678ab4ba0942c8b8781f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01551">1551</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2eb9dcd7c52924d58f4417ad07f1fbdc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT" ref="g2eb9dcd7c52924d58f4417ad07f1fbdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01558">1558</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0f5b9744e308612819212e0a9f5fe39"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK" ref="ge0f5b9744e308612819212e0a9f5fe39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01557">1557</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a840d97f34d0d63983c73d6883a1a53"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT" ref="g5a840d97f34d0d63983c73d6883a1a53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01556">1556</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dda0ac7329c79e3f2e611161d80737d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT" ref="g6dda0ac7329c79e3f2e611161d80737d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01563">1563</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g10bb38bf69a347123ca07a578ac8c706"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK" ref="g10bb38bf69a347123ca07a578ac8c706" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01562">1562</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b9652105ab7682ff248493ecb6036e5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT" ref="g0b9652105ab7682ff248493ecb6036e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01561">1561</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a96c285214f46494c15a3ffd8b9ecd7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT" ref="g9a96c285214f46494c15a3ffd8b9ecd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01568">1568</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6ed58af33138cc9508ba17f328f46a1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK" ref="gf6ed58af33138cc9508ba17f328f46a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01567">1567</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4963869b84caab78eabd3348c3025fc0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT" ref="g4963869b84caab78eabd3348c3025fc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH6SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01566">1566</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e0264e336f77f926c3a016d53b34d2a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT" ref="g2e0264e336f77f926c3a016d53b34d2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01573">1573</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g16d7f807d1963b11534ce2fdd17c0f7a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK" ref="g16d7f807d1963b11534ce2fdd17c0f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01572">1572</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0c5b4e2dca04abcfa14d46315e52602"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT" ref="gf0c5b4e2dca04abcfa14d46315e52602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH7SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01571">1571</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gef29c34ecccf7683723e5b62ed145378"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT" ref="gef29c34ecccf7683723e5b62ed145378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01578">1578</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0fc5983a203645df8d7283c2f4f7497"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK" ref="gd0fc5983a203645df8d7283c2f4f7497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01577">1577</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g613b8df571ee334d36713afe8e91bb1c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT" ref="g613b8df571ee334d36713afe8e91bb1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH8SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01576">1576</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g214e61eba15ea97659f3903f6319de3a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT" ref="g214e61eba15ea97659f3903f6319de3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01583">1583</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd70382ea44b29aca8595afcf5088a62b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK" ref="gd70382ea44b29aca8595afcf5088a62b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01582">1582</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe8afa537eb1a3c9482a2c5ac4be7cdb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT" ref="gfe8afa537eb1a3c9482a2c5ac4be7cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_CH9SREQSTATUS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9SREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01581">1581</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d142899003cca875a9a1f51bf3e791c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_MASK" ref="g7d142899003cca875a9a1f51bf3e791c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01534">1534</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0ac48fea9964f2c069c285ff7e102a1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSREQSTATUS_RESETVALUE" ref="ga0ac48fea9964f2c069c285ff7e102a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSREQSTATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01533">1533</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2496aa870f99a8ba64d5fb3109862d6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH0SWREQ_DEFAULT" ref="gc2496aa870f99a8ba64d5fb3109862d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00757">757</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g19087cdfc90fb71641f85bb703d3bbbb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH0SWREQ_MASK" ref="g19087cdfc90fb71641f85bb703d3bbbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00756">756</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g887e63425fddfb370bb1585df6c1ef41"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH0SWREQ_SHIFT" ref="g887e63425fddfb370bb1585df6c1ef41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00755">755</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fbe9e2bed3785a0492a96232e939ac4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH10SWREQ_DEFAULT" ref="g8fbe9e2bed3785a0492a96232e939ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00807">807</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8fa8fc83834868931f2ad228a93df9c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH10SWREQ_MASK" ref="ge8fa8fc83834868931f2ad228a93df9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00806">806</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad489d931d618e2f285cd00a8337a11"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH10SWREQ_SHIFT" ref="g7ad489d931d618e2f285cd00a8337a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH10SWREQ_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00805">805</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b53b1067506909876455a393a090481"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH11SWREQ_DEFAULT" ref="g7b53b1067506909876455a393a090481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00812">812</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g328471659477353975349ddbaf8a2817"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH11SWREQ_MASK" ref="g328471659477353975349ddbaf8a2817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00811">811</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g90bd41c09512791f794d8ecb4bcda0bc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH11SWREQ_SHIFT" ref="g90bd41c09512791f794d8ecb4bcda0bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH11SWREQ_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00810">810</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd4892da13b99258fe4d2476257ca47c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH1SWREQ_DEFAULT" ref="gbd4892da13b99258fe4d2476257ca47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00762">762</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g62f0ab82a9f72a9ae465a656006682c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH1SWREQ_MASK" ref="g62f0ab82a9f72a9ae465a656006682c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00761">761</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf60c9eb0f9d2db3029a7eb412159f2f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH1SWREQ_SHIFT" ref="gf60c9eb0f9d2db3029a7eb412159f2f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00760">760</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa70af4f5ad103a6804a795201f60d5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH2SWREQ_DEFAULT" ref="g0fa70af4f5ad103a6804a795201f60d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00767">767</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d6f20f86c195ae1422852515c8ddaae"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH2SWREQ_MASK" ref="g4d6f20f86c195ae1422852515c8ddaae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00766">766</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4dc23d105399cb83aa67a5cf9262c68d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH2SWREQ_SHIFT" ref="g4dc23d105399cb83aa67a5cf9262c68d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00765">765</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2abe66fd915f027fae56284364d2ff0c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH3SWREQ_DEFAULT" ref="g2abe66fd915f027fae56284364d2ff0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00772">772</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35dc4d785d6db30743672089fcb67a24"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH3SWREQ_MASK" ref="g35dc4d785d6db30743672089fcb67a24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00771">771</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf0a190b4dc7bd299c209fe49dd54237"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH3SWREQ_SHIFT" ref="gaf0a190b4dc7bd299c209fe49dd54237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00770">770</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g536357a2566212451f4fd1b7a94cc454"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH4SWREQ_DEFAULT" ref="g536357a2566212451f4fd1b7a94cc454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00777">777</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6233c5e13e184d71102da7fe643a68e1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH4SWREQ_MASK" ref="g6233c5e13e184d71102da7fe643a68e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00776">776</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8b2988d43c7a0000e97ee42f7b95609"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH4SWREQ_SHIFT" ref="gc8b2988d43c7a0000e97ee42f7b95609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00775">775</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe508f11b97e92d83c772ffe911a905a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH5SWREQ_DEFAULT" ref="gfe508f11b97e92d83c772ffe911a905a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00782">782</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g05aff9f6936fbb5fda02b7454dfddbc8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH5SWREQ_MASK" ref="g05aff9f6936fbb5fda02b7454dfddbc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00781">781</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g01c601b0fe1477f4b6b4365c640f771b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH5SWREQ_SHIFT" ref="g01c601b0fe1477f4b6b4365c640f771b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00780">780</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35ce37c2c943b4b49339725542f5f0d6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH6SWREQ_DEFAULT" ref="g35ce37c2c943b4b49339725542f5f0d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00787">787</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b37264fbdfbcf1a1da629cded8dc5c7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH6SWREQ_MASK" ref="g9b37264fbdfbcf1a1da629cded8dc5c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00786">786</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3918cb3a58ffef4c5379333f2eaa61e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH6SWREQ_SHIFT" ref="gd3918cb3a58ffef4c5379333f2eaa61e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH6SWREQ_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00785">785</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc02cd4d657b6e79b8cb5109a30529550"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH7SWREQ_DEFAULT" ref="gc02cd4d657b6e79b8cb5109a30529550" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00792">792</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9579741837ae147c6e990716793817e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH7SWREQ_MASK" ref="gd9579741837ae147c6e990716793817e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00791">791</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd87cd77ef4e4061130335714bc5d85db"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH7SWREQ_SHIFT" ref="gd87cd77ef4e4061130335714bc5d85db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH7SWREQ_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00790">790</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga57d872be55bd91e04ac9679b22237bb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH8SWREQ_DEFAULT" ref="ga57d872be55bd91e04ac9679b22237bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00797">797</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0edc13003a9f02dcf772c41eac2b78c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH8SWREQ_MASK" ref="g0edc13003a9f02dcf772c41eac2b78c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00796">796</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g600d73c51829708136ba46dcd51d735f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH8SWREQ_SHIFT" ref="g600d73c51829708136ba46dcd51d735f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH8SWREQ_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00795">795</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g269e9c55440e11ab54c3af2a7e885470"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH9SWREQ_DEFAULT" ref="g269e9c55440e11ab54c3af2a7e885470" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00802">802</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e1f733752dca184f8076b6fabda7e41"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH9SWREQ_MASK" ref="g5e1f733752dca184f8076b6fabda7e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00801">801</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge685cab9b34d3989e1caa725cfaa1da5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_CH9SWREQ_SHIFT" ref="ge685cab9b34d3989e1caa725cfaa1da5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_CH9SWREQ_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9SWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00800">800</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g263960bf474781d10bc02945cd2b193d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_MASK" ref="g263960bf474781d10bc02945cd2b193d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00753">753</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a140d3d652244da73c9b94d00b396aa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHSWREQ_RESETVALUE" ref="g7a140d3d652244da73c9b94d00b396aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHSWREQ_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00752">752</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8608e3795cd8e2e1712c28f4270e61d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT" ref="ge8608e3795cd8e2e1712c28f4270e61d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00929">929</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ged59407cde7926d6e2f8ee0dcf95735f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH08USEBURSTC_MASK" ref="ged59407cde7926d6e2f8ee0dcf95735f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH08USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00928">928</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f67a29169159867b14bd3710efb6a49"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT" ref="g1f67a29169159867b14bd3710efb6a49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH08USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH08USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00927">927</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gab182dbcd1305b3c14877378857b92dc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT" ref="gab182dbcd1305b3c14877378857b92dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00889">889</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a165a6505069fe22e9b8bd79c89cbf2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH0USEBURSTC_MASK" ref="g8a165a6505069fe22e9b8bd79c89cbf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00888">888</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe3cde5d28956ba1d412f2de01783400"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT" ref="gfe3cde5d28956ba1d412f2de01783400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00887">887</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g804ce3788bfce43de4bfc9ecac4988fe"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT" ref="g804ce3788bfce43de4bfc9ecac4988fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00939">939</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9162daf37722de253ad294fca2f8fa74"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH10USEBURSTC_MASK" ref="g9162daf37722de253ad294fca2f8fa74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00938">938</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9a868839f3b8c1701ed73d83fcdcd7c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT" ref="ga9a868839f3b8c1701ed73d83fcdcd7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH10USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00937">937</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd625aed8ec4ce0b572068d99274f0f6b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT" ref="gd625aed8ec4ce0b572068d99274f0f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00944">944</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g427340b0e9c6c46233e453ba2c201185"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH11USEBURSTC_MASK" ref="g427340b0e9c6c46233e453ba2c201185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00943">943</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g58ea5069ca3d2bcabc678d2940744225"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT" ref="g58ea5069ca3d2bcabc678d2940744225" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH11USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00942">942</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf10e05faea19581953516bb73c84f49d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT" ref="gf10e05faea19581953516bb73c84f49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00894">894</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc9d9e0dc4a80319ced456a7e09b2466"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH1USEBURSTC_MASK" ref="gfc9d9e0dc4a80319ced456a7e09b2466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00893">893</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc86a40524848b8e4ed9f21815bca79eb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT" ref="gc86a40524848b8e4ed9f21815bca79eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00892">892</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6641d325079bc55947d66a7f54330e99"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT" ref="g6641d325079bc55947d66a7f54330e99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00899">899</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fd6179c83bc3c426c9da333bfd0b078"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH2USEBURSTC_MASK" ref="g2fd6179c83bc3c426c9da333bfd0b078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00898">898</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf6d8bb903bcf4c424829d684a39af52"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT" ref="gdf6d8bb903bcf4c424829d684a39af52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00897">897</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g07846a3f99059354b2b7eeab25278f3e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT" ref="g07846a3f99059354b2b7eeab25278f3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00904">904</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9688d1dae28f47b213a35ab56411eefd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH3USEBURSTC_MASK" ref="g9688d1dae28f47b213a35ab56411eefd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00903">903</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g96f27df44b1dbf9e6f86e68f2e469978"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT" ref="g96f27df44b1dbf9e6f86e68f2e469978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00902">902</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a3c99a7afbffb2efaa07d545908c35c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT" ref="g7a3c99a7afbffb2efaa07d545908c35c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00909">909</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb03b7b90c5d9c1e6330ebab522cdc95"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH4USEBURSTC_MASK" ref="gfb03b7b90c5d9c1e6330ebab522cdc95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00908">908</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2808b8844e8997e24858c7ae6020ec8c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT" ref="g2808b8844e8997e24858c7ae6020ec8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00907">907</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g91c96b428cdf133bde1d8bb7a69be899"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT" ref="g91c96b428cdf133bde1d8bb7a69be899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00914">914</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc0dba7dfcfa51ed0aa0bed1376f2028"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH5USEBURSTC_MASK" ref="gfc0dba7dfcfa51ed0aa0bed1376f2028" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00913">913</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ea387b947c6ff60cf958c07e2bb214e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT" ref="g4ea387b947c6ff60cf958c07e2bb214e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00912">912</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g36f46747b894b8fd40d28443b5bcf489"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT" ref="g36f46747b894b8fd40d28443b5bcf489" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00919">919</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gad0851b009c1eba7f203d6dc4ce3dcd7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH6USEBURSTC_MASK" ref="gad0851b009c1eba7f203d6dc4ce3dcd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00918">918</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g852b5d9b4bba1a08ff6b9c01f6d99e14"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT" ref="g852b5d9b4bba1a08ff6b9c01f6d99e14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH6USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00917">917</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf863e7c3e0823105a1c3b02915fe75d8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT" ref="gf863e7c3e0823105a1c3b02915fe75d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00924">924</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g43cdf0ffda2b9290005a10c0857ee669"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH7USEBURSTC_MASK" ref="g43cdf0ffda2b9290005a10c0857ee669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00923">923</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb2fa00ceb69a26e790f36d680a8100c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT" ref="gdb2fa00ceb69a26e790f36d680a8100c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH7USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00922">922</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge53696ece05e2be9bf4b14b64c8db3a4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT" ref="ge53696ece05e2be9bf4b14b64c8db3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00934">934</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcd9744e5f592a39611cfe5fb9edd810"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH9USEBURSTC_MASK" ref="gfcd9744e5f592a39611cfe5fb9edd810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00933">933</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64ad6dd68a8b25869fd08e1071bd1d96"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT" ref="g64ad6dd68a8b25869fd08e1071bd1d96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_CH9USEBURSTC_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9USEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00932">932</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d000cd94c183eb65ce86a8b7ea49ab5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_MASK" ref="g5d000cd94c183eb65ce86a8b7ea49ab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00885">885</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga777e09e29bb0731fa2a3c73e4acf5f1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTC_RESETVALUE" ref="ga777e09e29bb0731fa2a3c73e4acf5f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00884">884</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3da530812d906f0f721df03f0e4d60f2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY" ref="g3da530812d906f0f721df03f0e4d60f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BURSTONLY for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00823">823</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbef76415277cb2276d8e7feebdd2dc67"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT" ref="gbef76415277cb2276d8e7feebdd2dc67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00821">821</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g30cf55ac86f1666a8bf769295a40ef3c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH0USEBURSTS_MASK" ref="g30cf55ac86f1666a8bf769295a40ef3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00820">820</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g908280097d7131d31e1ab5db22219084"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT" ref="g908280097d7131d31e1ab5db22219084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00819">819</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b8ff6f74a190f31132d09e64b3d2275"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST" ref="g6b8ff6f74a190f31132d09e64b3d2275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SINGLEANDBURST for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00822">822</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8cf654ae4a96c167996886400726b1c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT" ref="gc8cf654ae4a96c167996886400726b1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00875">875</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb26dfe26361619fcf1c0d7a2f48bd9d9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH10USEBURSTS_MASK" ref="gb26dfe26361619fcf1c0d7a2f48bd9d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00874">874</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8a9702548dd25a2e660cd45adcc7685"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT" ref="ga8a9702548dd25a2e660cd45adcc7685" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH10USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00873">873</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g597cb124e00da1bd0aed34f6f9c6c80f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT" ref="g597cb124e00da1bd0aed34f6f9c6c80f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00880">880</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c2414ed191a4455c8eb8b1b1248095b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH11USEBURSTS_MASK" ref="g1c2414ed191a4455c8eb8b1b1248095b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00879">879</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24a9398f5fd578f0f2dceefc16f26843"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT" ref="g24a9398f5fd578f0f2dceefc16f26843" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH11USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00878">878</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64ddd5c269dddd72914e5a9e1a29bad9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT" ref="g64ddd5c269dddd72914e5a9e1a29bad9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00830">830</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g802c4ed15446941adad7f748abcc0ad5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH1USEBURSTS_MASK" ref="g802c4ed15446941adad7f748abcc0ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00829">829</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29c0d26cd90b8823530dd50f1ac3fe3a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT" ref="g29c0d26cd90b8823530dd50f1ac3fe3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00828">828</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g218677975cc72080832b48776c8ad6e2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT" ref="g218677975cc72080832b48776c8ad6e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00835">835</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gefd702d9077cd7f6df5f0ae484be1741"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH2USEBURSTS_MASK" ref="gefd702d9077cd7f6df5f0ae484be1741" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00834">834</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59171c1c8ac07ec0ee7bd7264351a1f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT" ref="gc59171c1c8ac07ec0ee7bd7264351a1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00833">833</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb321c9eadc911c861709e644a6490f0c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT" ref="gb321c9eadc911c861709e644a6490f0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00840">840</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gccca5f2829ca3ca5bf3f102fff1c7e10"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH3USEBURSTS_MASK" ref="gccca5f2829ca3ca5bf3f102fff1c7e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00839">839</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd095141a65c3f845afc55dfc425e35da"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT" ref="gd095141a65c3f845afc55dfc425e35da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00838">838</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g69149ecb02e5bd199db5c1a6014af121"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT" ref="g69149ecb02e5bd199db5c1a6014af121" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00845">845</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f5a33f091ec5cc81190fbea05504cd9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH4USEBURSTS_MASK" ref="g6f5a33f091ec5cc81190fbea05504cd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00844">844</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc38968277f4638dd180366c3861c07d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT" ref="gfc38968277f4638dd180366c3861c07d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00843">843</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g17d031666e888de1e799b4bd683faba1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT" ref="g17d031666e888de1e799b4bd683faba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00850">850</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6398f7114bbd417e239f15fa961bb4b8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH5USEBURSTS_MASK" ref="g6398f7114bbd417e239f15fa961bb4b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00849">849</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf8381dbf1fec411a422af0ba2e280d0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT" ref="gbf8381dbf1fec411a422af0ba2e280d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00848">848</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g33d6ac00a471d92f3358581d27e320b7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT" ref="g33d6ac00a471d92f3358581d27e320b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00855">855</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g203def523be7893a3620f74d4758955e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH6USEBURSTS_MASK" ref="g203def523be7893a3620f74d4758955e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00854">854</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g41f4418f2ae979540dc4c99ad4e9a76e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT" ref="g41f4418f2ae979540dc4c99ad4e9a76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH6USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00853">853</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e596bd42b78f7fe7fa19c831474bdc9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT" ref="g1e596bd42b78f7fe7fa19c831474bdc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00860">860</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd325ab07b9ebc96015dbb9cc4eb77065"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH7USEBURSTS_MASK" ref="gd325ab07b9ebc96015dbb9cc4eb77065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00859">859</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g13f0ec8532760696fd6dcfa804a4f9d9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT" ref="g13f0ec8532760696fd6dcfa804a4f9d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH7USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00858">858</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga30ddb0834a4ee9c39762022c3490537"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT" ref="ga30ddb0834a4ee9c39762022c3490537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00865">865</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga83dd730697171a1bf1912a74e754540"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH8USEBURSTS_MASK" ref="ga83dd730697171a1bf1912a74e754540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00864">864</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6ccba688ab190b5509d2eccb9380233"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT" ref="gb6ccba688ab190b5509d2eccb9380233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH8USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00863">863</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g547d2244543351ba917101454d543f41"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT" ref="g547d2244543351ba917101454d543f41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00870">870</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf7f8a5f9071a262126dc9e66062254d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH9USEBURSTS_MASK" ref="gcf7f8a5f9071a262126dc9e66062254d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00869">869</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf83229e3e140568a809207284813c70"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT" ref="gaf83229e3e140568a809207284813c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_CH9USEBURSTS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9USEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00868">868</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g19591d2c56176c5c1ffe01c9d4c23cb8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_MASK" ref="g19591d2c56176c5c1ffe01c9d4c23cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00817">817</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1941e894a09af0a2814fb252256f7416"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHUSEBURSTS_RESETVALUE" ref="g1941e894a09af0a2814fb252256f7416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHUSEBURSTS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00816">816</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7bff1c5a3cfef1124108c21a46dd85"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT" ref="g3a7bff1c5a3cfef1124108c21a46dd85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00693">693</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1da33af6c8b308d91d707fdc9552d4c5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK" ref="g1da33af6c8b308d91d707fdc9552d4c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00692">692</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f4397e4540efbe894297c26ee0b1ce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT" ref="g67f4397e4540efbe894297c26ee0b1ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00691">691</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge79df5f83ca9365d5577caeff5633ee1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT" ref="ge79df5f83ca9365d5577caeff5633ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00743">743</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2503f9d9f7694d9366b1879c8561dd57"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK" ref="g2503f9d9f7694d9366b1879c8561dd57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00742">742</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g780e9894c21f077288a5b0567cf06d62"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT" ref="g780e9894c21f077288a5b0567cf06d62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH10WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00741">741</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b2f9402c8cde0a46043d383cb391410"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT" ref="g9b2f9402c8cde0a46043d383cb391410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00748">748</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gefca4011198badc31b7f28cf8ed5980e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK" ref="gefca4011198badc31b7f28cf8ed5980e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00747">747</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5e0343ee84980ab092ff6be70e1a43d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT" ref="gc5e0343ee84980ab092ff6be70e1a43d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH11WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00746">746</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g17eb606914809d67130a5cde7f8cbb9d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT" ref="g17eb606914809d67130a5cde7f8cbb9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00698">698</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g21ccc8b4cf71d3c5d6d94fc67bdd4e6b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK" ref="g21ccc8b4cf71d3c5d6d94fc67bdd4e6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00697">697</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5091782f10cf1f46c686e485c782eee"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT" ref="gf5091782f10cf1f46c686e485c782eee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00696">696</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb15b6a3df1a465eb2d98d72705e7aef5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT" ref="gb15b6a3df1a465eb2d98d72705e7aef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00703">703</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb832e001e1f6f677ccffd53c119c4cfb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK" ref="gb832e001e1f6f677ccffd53c119c4cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00702">702</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e32f6c59290665735c315bb5a9f11bb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT" ref="g0e32f6c59290665735c315bb5a9f11bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00701">701</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04d1c453ad08311b237215237c87fd7a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT" ref="g04d1c453ad08311b237215237c87fd7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00708">708</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g155e7d5dcee0b5e0045082c1a552d662"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK" ref="g155e7d5dcee0b5e0045082c1a552d662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00707">707</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9653288b19a76c0f46f5c8eb6df2dcb7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT" ref="g9653288b19a76c0f46f5c8eb6df2dcb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00706">706</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g958a7bb3f62bc556f89dde00635ab51c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT" ref="g958a7bb3f62bc556f89dde00635ab51c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00713">713</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g198caafd3f15de3e4384f6837411a6d8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK" ref="g198caafd3f15de3e4384f6837411a6d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00712">712</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6179d6a000d9c2a17efb60b182cd9447"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT" ref="g6179d6a000d9c2a17efb60b182cd9447" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00711">711</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gedca0ed99c3875c0bb1882b3220c65a6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT" ref="gedca0ed99c3875c0bb1882b3220c65a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00718">718</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g871cf18df9eba4d4d40694562b3efde2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK" ref="g871cf18df9eba4d4d40694562b3efde2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00717">717</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g419efca386cc0bd085e4af01548a278e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT" ref="g419efca386cc0bd085e4af01548a278e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00716">716</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f70d4c9764e0e0f9ef3be5f66aa7849"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT" ref="g5f70d4c9764e0e0f9ef3be5f66aa7849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00723">723</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd396f090c0b1f444068e6ea709f3230"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK" ref="gbd396f090c0b1f444068e6ea709f3230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00722">722</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g912e212816e48afcdea945f1fe2986fc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT" ref="g912e212816e48afcdea945f1fe2986fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH6WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00721">721</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a523d275e6f26b9066786386338f0ce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT" ref="g3a523d275e6f26b9066786386338f0ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00728">728</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3aef60c923e254431b999077a03f2eaa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK" ref="g3aef60c923e254431b999077a03f2eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00727">727</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g051330d6c56b1fafa1481a2b2c7c60dc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT" ref="g051330d6c56b1fafa1481a2b2c7c60dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH7WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00726">726</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g579e4c10927b92df5c9f12e8eb6f711a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT" ref="g579e4c10927b92df5c9f12e8eb6f711a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00733">733</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7339f61d8f22833adb7311f691a53f45"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK" ref="g7339f61d8f22833adb7311f691a53f45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00732">732</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a5389d853fbd55c14b0a469030ef9d6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT" ref="g4a5389d853fbd55c14b0a469030ef9d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH8WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00731">731</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7e77ec170dda2438a6875436175349e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT" ref="ga7e77ec170dda2438a6875436175349e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00738">738</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc86cd4e3526cbe5fa4eb002a4648802"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK" ref="gdc86cd4e3526cbe5fa4eb002a4648802" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00737">737</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc23348651798eb1d6ca0849d9dd410ca"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT" ref="gc23348651798eb1d6ca0849d9dd410ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_CH9WAITSTATUS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9WAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00736">736</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g979125bad60ccbec4a64a2220e077ae1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_MASK" ref="g979125bad60ccbec4a64a2220e077ae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00689">689</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g470812c2a34e13581d1d91856478707d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CHWAITSTATUS_RESETVALUE" ref="g470812c2a34e13581d1d91856478707d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CHWAITSTATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00688">688</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e212830275a28758fcc0ee7a1d57d37"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_CHPROT_DEFAULT" ref="g4e212830275a28758fcc0ee7a1d57d37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00668">668</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf10ca2f3d02f6497d0ac261407c253a7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_CHPROT_MASK" ref="gf10ca2f3d02f6497d0ac261407c253a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CHPROT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00667">667</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g65c46484750e13e3576bead09faf24af"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_CHPROT_SHIFT" ref="g65c46484750e13e3576bead09faf24af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_CHPROT_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CHPROT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00666">666</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g382f1997ddfe39e39c2d3594e02fe45d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_EN_DEFAULT" ref="g382f1997ddfe39e39c2d3594e02fe45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00663">663</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8190300fc7a8b873ebfcb883119fe46"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_EN_MASK" ref="gd8190300fc7a8b873ebfcb883119fe46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00662">662</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g173294a771ff2ea7b767b22d57baff40"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_EN_SHIFT" ref="g173294a771ff2ea7b767b22d57baff40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00661">661</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g926fd50cba450b4090cc75ad1b9985df"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_MASK" ref="g926fd50cba450b4090cc75ad1b9985df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_MASK&nbsp;&nbsp;&nbsp;0x00000021UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00659">659</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb90198e1bedf914a70db25cc68aedb99"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CONFIG_RESETVALUE" ref="gb90198e1bedf914a70db25cc68aedb99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CONFIG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00658">658</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5e89bb6086c6e6c9b38c166eaf1ae02"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_DESCRECT_DEFAULT" ref="gd5e89bb6086c6e6c9b38c166eaf1ae02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01878">1878</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cc5e3b9a13f59308361c950d704f8d8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_DESCRECT_MASK" ref="g3cc5e3b9a13f59308361c950d704f8d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_DESCRECT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01877">1877</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35516ce50571e2b02d3ede27bfe2cbcd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_DESCRECT_SHIFT" ref="g35516ce50571e2b02d3ede27bfe2cbcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_DESCRECT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_DESCRECT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01876">1876</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g54712619ebbd75c4c619afdd26f2ebc2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_MASK" ref="g54712619ebbd75c4c619afdd26f2ebc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01874">1874</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1694a8ef17a62766b629934ebf0b3caa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_PRDU_DEFAULT" ref="g1694a8ef17a62766b629934ebf0b3caa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01883">1883</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ffda999f1744791a8253fdc53c0a052"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_PRDU_MASK" ref="g7ffda999f1744791a8253fdc53c0a052" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_PRDU 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01882">1882</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e8eabb79b1f2e52f86b467a68230194"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_PRDU_SHIFT" ref="g0e8eabb79b1f2e52f86b467a68230194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_PRDU_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_PRDU 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01881">1881</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d1a2dce0e3df450eefde2c8ecd46832"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRL_RESETVALUE" ref="g4d1a2dce0e3df450eefde2c8ecd46832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01873">1873</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g09cf2fb84bb69731d3be00dd64772f0b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRLBASE_CTRLBASE_DEFAULT" ref="g09cf2fb84bb69731d3be00dd64772f0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00676">676</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga32925cf20e987b00245472d73efcb61"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRLBASE_CTRLBASE_MASK" ref="ga32925cf20e987b00245472d73efcb61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00675">675</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d3f1ab8af0660259e0aa5d73cfd711e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRLBASE_CTRLBASE_SHIFT" ref="g3d3f1ab8af0660259e0aa5d73cfd711e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_CTRLBASE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00674">674</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a3d3ac6410688fc3f74ad991835955c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRLBASE_MASK" ref="g1a3d3ac6410688fc3f74ad991835955c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00673">673</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb29abcb7a08f68645d4b289cbd05d42"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_CTRLBASE_RESETVALUE" ref="gbb29abcb7a08f68645d4b289cbd05d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_CTRLBASE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00672">672</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a7f99594aa94975c40c1cc596b4dca5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ERRORC_ERRORC_DEFAULT" ref="g2a7f99594aa94975c40c1cc596b4dca5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01465">1465</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g293d9323a9478f854df0d2e6c99d96ce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ERRORC_ERRORC_MASK" ref="g293d9323a9478f854df0d2e6c99d96ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01464">1464</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb66f6e9e80ad9925423f7e9e7321c67b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ERRORC_ERRORC_SHIFT" ref="gb66f6e9e80ad9925423f7e9e7321c67b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_ERRORC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01463">1463</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g523632c688bb41df44cb9237599f474b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ERRORC_MASK" ref="g523632c688bb41df44cb9237599f474b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_MASK&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01461">1461</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd184c7bcd66cc743d49c05d7001af5cb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_ERRORC_RESETVALUE" ref="gd184c7bcd66cc743d49c05d7001af5cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_ERRORC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01460">1460</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dbd6fe3f900cf54ff71a063e4bd0acf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH0DONE_DEFAULT" ref="g9dbd6fe3f900cf54ff71a063e4bd0acf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01809">1809</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g917a0d83bd2cf2fdb80aaf8ffb7ef557"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH0DONE_MASK" ref="g917a0d83bd2cf2fdb80aaf8ffb7ef557" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01808">1808</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1720448f7ffea601b6e59b4c22018b6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH0DONE_SHIFT" ref="gf1720448f7ffea601b6e59b4c22018b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH0DONE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01807">1807</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g32b1c608354ff87e21ee321a34d7cb61"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH10DONE_DEFAULT" ref="g32b1c608354ff87e21ee321a34d7cb61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01859">1859</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g15dc729602a6f2924049f08694c41a4d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH10DONE_MASK" ref="g15dc729602a6f2924049f08694c41a4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01858">1858</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf59134c7d0b959e2ed3e91cd5d30efb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH10DONE_SHIFT" ref="gbf59134c7d0b959e2ed3e91cd5d30efb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH10DONE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01857">1857</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g88718b435c9742dc51cece205d84642e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH11DONE_DEFAULT" ref="g88718b435c9742dc51cece205d84642e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01864">1864</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g70c85ab80a8febd83045bf27c4b899e2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH11DONE_MASK" ref="g70c85ab80a8febd83045bf27c4b899e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01863">1863</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g38e533467aeaeb0b70183236a561384d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH11DONE_SHIFT" ref="g38e533467aeaeb0b70183236a561384d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH11DONE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01862">1862</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c8880dba74e6ae11aef0d673bb43b21"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH1DONE_DEFAULT" ref="g0c8880dba74e6ae11aef0d673bb43b21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01814">1814</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3de6fed90e06aa4dd79b71a7ce5308a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH1DONE_MASK" ref="ga3de6fed90e06aa4dd79b71a7ce5308a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01813">1813</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb64987692fbf7b42110f754d9db35d95"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH1DONE_SHIFT" ref="gb64987692fbf7b42110f754d9db35d95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH1DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01812">1812</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g454f171a216261a87629f0a55a6421fd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH2DONE_DEFAULT" ref="g454f171a216261a87629f0a55a6421fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01819">1819</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g46df35fb2b44f06ac115d61e37938e1b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH2DONE_MASK" ref="g46df35fb2b44f06ac115d61e37938e1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01818">1818</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e2e8947d79b40e433b90e0e2c4efcd6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH2DONE_SHIFT" ref="g1e2e8947d79b40e433b90e0e2c4efcd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH2DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01817">1817</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e4d5052d2858fde3ecc9b0453c646dc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH3DONE_DEFAULT" ref="g5e4d5052d2858fde3ecc9b0453c646dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01824">1824</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gba56eda5242447dbadeeacd8a021eb6e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH3DONE_MASK" ref="gba56eda5242447dbadeeacd8a021eb6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01823">1823</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1ff5c15aa64c149feedae8987a72444"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH3DONE_SHIFT" ref="gc1ff5c15aa64c149feedae8987a72444" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH3DONE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01822">1822</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gacfbdac271b80e3bf48c3500f661bfd1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH4DONE_DEFAULT" ref="gacfbdac271b80e3bf48c3500f661bfd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01829">1829</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g43aa908f57256dd7c8ce067c319caaef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH4DONE_MASK" ref="g43aa908f57256dd7c8ce067c319caaef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01828">1828</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2da9d847e02267f0ff25b67d5b7ff6ee"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH4DONE_SHIFT" ref="g2da9d847e02267f0ff25b67d5b7ff6ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH4DONE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01827">1827</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g18fa4bbedcf1c05a117a949d658b34a0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH5DONE_DEFAULT" ref="g18fa4bbedcf1c05a117a949d658b34a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01834">1834</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd58fd657418f1fbd9b6de45c4e311951"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH5DONE_MASK" ref="gd58fd657418f1fbd9b6de45c4e311951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01833">1833</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g033b9523bc510c398e1804a43e7c25c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH5DONE_SHIFT" ref="g033b9523bc510c398e1804a43e7c25c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH5DONE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01832">1832</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0675480dd1765aae36996b793094f96"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH6DONE_DEFAULT" ref="ga0675480dd1765aae36996b793094f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01839">1839</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6bf38e2dbcc659f5fa1bff1bb6cf5747"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH6DONE_MASK" ref="g6bf38e2dbcc659f5fa1bff1bb6cf5747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01838">1838</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gec27ce4245a3ae08f317f817eaa7e6d4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH6DONE_SHIFT" ref="gec27ce4245a3ae08f317f817eaa7e6d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH6DONE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01837">1837</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g63679ce59e7eef30c11ce408fc175072"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH7DONE_DEFAULT" ref="g63679ce59e7eef30c11ce408fc175072" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01844">1844</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ccea9193e0fcd686951c9c19d180fe4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH7DONE_MASK" ref="g9ccea9193e0fcd686951c9c19d180fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01843">1843</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0635fd7b92382d223dc3faa188c6ac88"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH7DONE_SHIFT" ref="g0635fd7b92382d223dc3faa188c6ac88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH7DONE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01842">1842</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbf0e729f6c591c66a1b0e3971e91f43"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH8DONE_DEFAULT" ref="gdbf0e729f6c591c66a1b0e3971e91f43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01849">1849</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gccd699bbb62282640dd026bd21fb8ec2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH8DONE_MASK" ref="gccd699bbb62282640dd026bd21fb8ec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01848">1848</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb577785f019b5c80b24181c452ff16be"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH8DONE_SHIFT" ref="gb577785f019b5c80b24181c452ff16be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH8DONE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01847">1847</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa40ed775395adcb93fa9ef4006a6a38"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH9DONE_DEFAULT" ref="gaa40ed775395adcb93fa9ef4006a6a38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01854">1854</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf9b90b962d414b8d63ecb3298a6578e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH9DONE_MASK" ref="gdf9b90b962d414b8d63ecb3298a6578e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01853">1853</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dfaca804f0d7c80c408bad3fe1498b2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_CH9DONE_SHIFT" ref="g1dfaca804f0d7c80c408bad3fe1498b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_CH9DONE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01852">1852</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g360986d9d959fe614d62f90ca6851e8c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_ERR_DEFAULT" ref="g360986d9d959fe614d62f90ca6851e8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01869">1869</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb4bc7102f29c2f6a8f20815cfc475c5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_ERR_MASK" ref="gdb4bc7102f29c2f6a8f20815cfc475c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01868">1868</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g69b55d670670482693271472453a42a5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_ERR_SHIFT" ref="g69b55d670670482693271472453a42a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_ERR_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01867">1867</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd420f4a3efb297cb5beaa8ae280875d7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_MASK" ref="gd420f4a3efb297cb5beaa8ae280875d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_MASK&nbsp;&nbsp;&nbsp;0x80000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01805">1805</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d20c7381f385979f3dbb7f94757890"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IEN_RESETVALUE" ref="gd8d20c7381f385979f3dbb7f94757890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01804">1804</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdf3d94f3ee779f0f6c06abc721e4b1d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH0DONE_DEFAULT" ref="gcdf3d94f3ee779f0f6c06abc721e4b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01602">1602</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g82660b6bddd7fa45e7aec24c80566f9d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH0DONE_MASK" ref="g82660b6bddd7fa45e7aec24c80566f9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01601">1601</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4df21925584f869a1e14c72541a26e3b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH0DONE_SHIFT" ref="g4df21925584f869a1e14c72541a26e3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH0DONE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01600">1600</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ged045cbcd46aef2cdc862b91ccbaa32e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH10DONE_DEFAULT" ref="ged045cbcd46aef2cdc862b91ccbaa32e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01652">1652</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2e9146c2fd1f57834d91c671c7bcf92"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH10DONE_MASK" ref="ga2e9146c2fd1f57834d91c671c7bcf92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01651">1651</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7350a04552183372b0cbd3174e1c387"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH10DONE_SHIFT" ref="gf7350a04552183372b0cbd3174e1c387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH10DONE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01650">1650</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1df13d0646286cff2534cce87adc32"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH11DONE_DEFAULT" ref="g7e1df13d0646286cff2534cce87adc32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01657">1657</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g952c1c1457e9cbc399594e934e39689f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH11DONE_MASK" ref="g952c1c1457e9cbc399594e934e39689f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01656">1656</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8cde67514ed50cf3157915d3021310c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH11DONE_SHIFT" ref="gd8cde67514ed50cf3157915d3021310c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH11DONE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01655">1655</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga20d97ecf249abd572a02eef3434d8b2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH1DONE_DEFAULT" ref="ga20d97ecf249abd572a02eef3434d8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01607">1607</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b476b83e50bab602f9df1bd9a7e78fb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH1DONE_MASK" ref="g3b476b83e50bab602f9df1bd9a7e78fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01606">1606</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bbebf4f7f30eba22b366b9eeb6000e8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH1DONE_SHIFT" ref="g3bbebf4f7f30eba22b366b9eeb6000e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH1DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01605">1605</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf7ff40dd7f821b847a511a7c2d4d3d4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH2DONE_DEFAULT" ref="gcf7ff40dd7f821b847a511a7c2d4d3d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01612">1612</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a6752877e93325db188b1557b8ab6d2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH2DONE_MASK" ref="g5a6752877e93325db188b1557b8ab6d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01611">1611</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c419bcf0d968084d92997844be9bb31"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH2DONE_SHIFT" ref="g3c419bcf0d968084d92997844be9bb31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH2DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01610">1610</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b5c9efd878f5498d103c8c7e7f45f37"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH3DONE_DEFAULT" ref="g7b5c9efd878f5498d103c8c7e7f45f37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01617">1617</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gef57540973298203eecc08b595f1f078"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH3DONE_MASK" ref="gef57540973298203eecc08b595f1f078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01616">1616</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga740c98e6015b7d04001d22d04fe67be"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH3DONE_SHIFT" ref="ga740c98e6015b7d04001d22d04fe67be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH3DONE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01615">1615</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7853d4d5b00795501a54f93517ffaf6f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH4DONE_DEFAULT" ref="g7853d4d5b00795501a54f93517ffaf6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01622">1622</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g519064cf91cf3790ac89844a0fc007fd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH4DONE_MASK" ref="g519064cf91cf3790ac89844a0fc007fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01621">1621</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g794c2aa0f6d557fb96e897c13480f821"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH4DONE_SHIFT" ref="g794c2aa0f6d557fb96e897c13480f821" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH4DONE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01620">1620</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge716721dbbc4cfede8a6cdc300631fb0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH5DONE_DEFAULT" ref="ge716721dbbc4cfede8a6cdc300631fb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01627">1627</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1889bf4f91f196c933e03f1d7b62212"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH5DONE_MASK" ref="ga1889bf4f91f196c933e03f1d7b62212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01626">1626</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4972ea6b34213794fe21c6ff45b6775"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH5DONE_SHIFT" ref="gd4972ea6b34213794fe21c6ff45b6775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH5DONE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01625">1625</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d30acb9c92bbd5f58f1a0e8b452eb24"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH6DONE_DEFAULT" ref="g3d30acb9c92bbd5f58f1a0e8b452eb24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01632">1632</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g394e6480623ad2f32f72067dcaa88d5e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH6DONE_MASK" ref="g394e6480623ad2f32f72067dcaa88d5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01631">1631</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bf0c858b398b51a60439802802ff013"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH6DONE_SHIFT" ref="g8bf0c858b398b51a60439802802ff013" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH6DONE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01630">1630</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gec319dfc1e0c1047d3e64081590222df"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH7DONE_DEFAULT" ref="gec319dfc1e0c1047d3e64081590222df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01637">1637</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb7558e432cbdfc6ade683361d44745c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH7DONE_MASK" ref="gbb7558e432cbdfc6ade683361d44745c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01636">1636</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4356a3035bf4946d2fa5bb3d703e9812"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH7DONE_SHIFT" ref="g4356a3035bf4946d2fa5bb3d703e9812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH7DONE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01635">1635</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g389b5d825cc28b336f1eaf2ea76c0f6a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH8DONE_DEFAULT" ref="g389b5d825cc28b336f1eaf2ea76c0f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01642">1642</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ea946b0c7ddbdf21f3ddb32f4114cc5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH8DONE_MASK" ref="g9ea946b0c7ddbdf21f3ddb32f4114cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01641">1641</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f5cc98cd956adab6473e490ec1e6bb3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH8DONE_SHIFT" ref="g6f5cc98cd956adab6473e490ec1e6bb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH8DONE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01640">1640</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fab4341971f7c491354fb5251aa4dce"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH9DONE_DEFAULT" ref="g3fab4341971f7c491354fb5251aa4dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01647">1647</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc666f89901e174fd8db26aa470f51b5b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH9DONE_MASK" ref="gc666f89901e174fd8db26aa470f51b5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01646">1646</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g21ab3ab235caeab324901c9713b01739"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_CH9DONE_SHIFT" ref="g21ab3ab235caeab324901c9713b01739" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_CH9DONE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01645">1645</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g667c216e0fe58a36ab7f7889c1c869ee"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_ERR_DEFAULT" ref="g667c216e0fe58a36ab7f7889c1c869ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01662">1662</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9977e4ef3c1c84917f42a8c6b7eb315d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_ERR_MASK" ref="g9977e4ef3c1c84917f42a8c6b7eb315d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01661">1661</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68482770be6fe28e5729152c2c2760fa"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_ERR_SHIFT" ref="g68482770be6fe28e5729152c2c2760fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_ERR_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01660">1660</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaddbe4d70d3c2391cf26b18d7b5f1da4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_MASK" ref="gaddbe4d70d3c2391cf26b18d7b5f1da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_MASK&nbsp;&nbsp;&nbsp;0x80000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01598">1598</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5df7e961452dfe5d42c4d6e59ca4a1c6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IF_RESETVALUE" ref="g5df7e961452dfe5d42c4d6e59ca4a1c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01597">1597</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3ef389cafee3a4db680b96e1e8f0698"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH0DONE_DEFAULT" ref="gd3ef389cafee3a4db680b96e1e8f0698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01740">1740</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g99704115f1eb97adaff45b241b95ef16"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH0DONE_MASK" ref="g99704115f1eb97adaff45b241b95ef16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01739">1739</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fc375d7b1f26309eb2cca29d6ac890d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH0DONE_SHIFT" ref="g0fc375d7b1f26309eb2cca29d6ac890d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH0DONE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01738">1738</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g92a4401601bdc067ff6020d14793b647"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH10DONE_DEFAULT" ref="g92a4401601bdc067ff6020d14793b647" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01790">1790</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gba5fca78034ea56f23b03916309e8807"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH10DONE_MASK" ref="gba5fca78034ea56f23b03916309e8807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01789">1789</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5036f49f9e1dcc0f6a0f6b5b86c090d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH10DONE_SHIFT" ref="gf5036f49f9e1dcc0f6a0f6b5b86c090d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH10DONE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01788">1788</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5459a8c1b4c18437cdac2a146ffa1c6d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH11DONE_DEFAULT" ref="g5459a8c1b4c18437cdac2a146ffa1c6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01795">1795</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a81dacdb0dc94ed3a46f95726174596"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH11DONE_MASK" ref="g1a81dacdb0dc94ed3a46f95726174596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01794">1794</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1b2de6488554a2b9f7e076cf678caac"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH11DONE_SHIFT" ref="ge1b2de6488554a2b9f7e076cf678caac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH11DONE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01793">1793</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c56b8b0d277986ffcf450aadf6354b3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH1DONE_DEFAULT" ref="g2c56b8b0d277986ffcf450aadf6354b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01745">1745</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5a95388d78ec1fbfb55234a505ba98e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH1DONE_MASK" ref="gc5a95388d78ec1fbfb55234a505ba98e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01744">1744</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g85d3d55c1fb9cc16a62e55ccbf3e972f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH1DONE_SHIFT" ref="g85d3d55c1fb9cc16a62e55ccbf3e972f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH1DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01743">1743</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2693242d60c02285310d310571d786f6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH2DONE_DEFAULT" ref="g2693242d60c02285310d310571d786f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01750">1750</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g40a7466408faaf07508e545f8c52c2f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH2DONE_MASK" ref="g40a7466408faaf07508e545f8c52c2f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01749">1749</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea48c430e69aa76baafc9f9d6210cb14"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH2DONE_SHIFT" ref="gea48c430e69aa76baafc9f9d6210cb14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH2DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01748">1748</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b5ca9c9a5c7110748b81feb1bedeea8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH3DONE_DEFAULT" ref="g7b5ca9c9a5c7110748b81feb1bedeea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01755">1755</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb697306a1377e0e71f1d897806e3f04"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH3DONE_MASK" ref="gfb697306a1377e0e71f1d897806e3f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01754">1754</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g818d25507dabdfbe96f9b149428a019c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH3DONE_SHIFT" ref="g818d25507dabdfbe96f9b149428a019c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH3DONE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01753">1753</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e9ca5a069094ffb57880e9c4651fc01"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH4DONE_DEFAULT" ref="g9e9ca5a069094ffb57880e9c4651fc01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01760">1760</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd9076e9faafbb3030a05f05f1f37a4b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH4DONE_MASK" ref="gfd9076e9faafbb3030a05f05f1f37a4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01759">1759</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a03157b4cf71fc5f7f9ee41f183db8e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH4DONE_SHIFT" ref="g4a03157b4cf71fc5f7f9ee41f183db8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH4DONE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01758">1758</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g447a728bf54b3f22e85000d41fff3bf9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH5DONE_DEFAULT" ref="g447a728bf54b3f22e85000d41fff3bf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01765">1765</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3967cba6a1433618cea355e35147bfc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH5DONE_MASK" ref="gd3967cba6a1433618cea355e35147bfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01764">1764</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68a89ea7eef21a64f3977325a8c5ed14"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH5DONE_SHIFT" ref="g68a89ea7eef21a64f3977325a8c5ed14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH5DONE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01763">1763</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc54e5f7d69581a6a4f3711acfe834045"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH6DONE_DEFAULT" ref="gc54e5f7d69581a6a4f3711acfe834045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01770">1770</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6626a705af152d560bc54ce20a09b2f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH6DONE_MASK" ref="gc6626a705af152d560bc54ce20a09b2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01769">1769</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fa31a2f9992482adb7438a97e4caabd"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH6DONE_SHIFT" ref="g1fa31a2f9992482adb7438a97e4caabd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH6DONE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01768">1768</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f955167df1292b5cc9a7dd0dbde73b4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH7DONE_DEFAULT" ref="g4f955167df1292b5cc9a7dd0dbde73b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01775">1775</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g560d35b7aee64858859fd55518df99f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH7DONE_MASK" ref="g560d35b7aee64858859fd55518df99f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01774">1774</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9baec2a462749308b45f4773f4e8710a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH7DONE_SHIFT" ref="g9baec2a462749308b45f4773f4e8710a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH7DONE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01773">1773</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g789724657d79bf18d8cef28ca08e932a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH8DONE_DEFAULT" ref="g789724657d79bf18d8cef28ca08e932a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01780">1780</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6f98b4a720fa81cf089da2e8d4f50ed"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH8DONE_MASK" ref="gd6f98b4a720fa81cf089da2e8d4f50ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01779">1779</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge853d7a3481ef5eef675a418f5097907"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH8DONE_SHIFT" ref="ge853d7a3481ef5eef675a418f5097907" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH8DONE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01778">1778</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1a1c2c14736bd2718ef246830c78092"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH9DONE_DEFAULT" ref="ge1a1c2c14736bd2718ef246830c78092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01785">1785</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fe3b4887d0d678928754192cf3c7de2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH9DONE_MASK" ref="g6fe3b4887d0d678928754192cf3c7de2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01784">1784</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g96500658e0cc9e8bb4fa1efc09d639a2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_CH9DONE_SHIFT" ref="g96500658e0cc9e8bb4fa1efc09d639a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_CH9DONE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01783">1783</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gedc1465611b6513525c73979372a9344"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_ERR_DEFAULT" ref="gedc1465611b6513525c73979372a9344" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01800">1800</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01211f918ff25b99da929d8d6e710b4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_ERR_MASK" ref="ga01211f918ff25b99da929d8d6e710b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01799">1799</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g91b7c1d45c21b1ea45df6e2ef8c80fb0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_ERR_SHIFT" ref="g91b7c1d45c21b1ea45df6e2ef8c80fb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_ERR_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01798">1798</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd73d84e149da011b738b795a33dbaee0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_MASK" ref="gd73d84e149da011b738b795a33dbaee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_MASK&nbsp;&nbsp;&nbsp;0x80000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01736">1736</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a00fd399186f5727470607d74a301e1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFC_RESETVALUE" ref="g7a00fd399186f5727470607d74a301e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01735">1735</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc185bb00309ceb991b518a4776523641"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH0DONE_DEFAULT" ref="gc185bb00309ceb991b518a4776523641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01671">1671</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g09a51687b6f22f0ca718d444c5cfd81b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH0DONE_MASK" ref="g09a51687b6f22f0ca718d444c5cfd81b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01670">1670</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2700736d41e2ef7aadd189d03647776a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH0DONE_SHIFT" ref="g2700736d41e2ef7aadd189d03647776a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH0DONE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH0DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01669">1669</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68f0afd543a5a6855af5cbc2bc228d5d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH10DONE_DEFAULT" ref="g68f0afd543a5a6855af5cbc2bc228d5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01721">1721</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c6228b5c500505a97010c3cd527975f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH10DONE_MASK" ref="g2c6228b5c500505a97010c3cd527975f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01720">1720</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gae7209d8922ada7fed23fcff6f1eaac9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH10DONE_SHIFT" ref="gae7209d8922ada7fed23fcff6f1eaac9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH10DONE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH10DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01719">1719</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g368d618f271a701686c8ea642f9b240b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH11DONE_DEFAULT" ref="g368d618f271a701686c8ea642f9b240b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01726">1726</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7951d2045732ed861b1b5f5af2ad41e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH11DONE_MASK" ref="ga7951d2045732ed861b1b5f5af2ad41e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01725">1725</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf13296ddf636ee775e18448e696b106a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH11DONE_SHIFT" ref="gf13296ddf636ee775e18448e696b106a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH11DONE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH11DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01724">1724</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c28356ad64e7b1a2f6fed2aa6c7370f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH1DONE_DEFAULT" ref="g0c28356ad64e7b1a2f6fed2aa6c7370f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01676">1676</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea9d5c53288bc3f4ff74917d7770343c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH1DONE_MASK" ref="gea9d5c53288bc3f4ff74917d7770343c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01675">1675</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g13225b0f24cfd7d14df651a50f9f4ae0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH1DONE_SHIFT" ref="g13225b0f24cfd7d14df651a50f9f4ae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH1DONE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH1DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01674">1674</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fa77d1d4ed2107e584579ad0616b24b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH2DONE_DEFAULT" ref="g2fa77d1d4ed2107e584579ad0616b24b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01681">1681</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4bf93d9ba334956b8c08aeb3c156feb0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH2DONE_MASK" ref="g4bf93d9ba334956b8c08aeb3c156feb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01680">1680</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8b6ab0b4ae8b6a33d347f3f38e17ab7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH2DONE_SHIFT" ref="ge8b6ab0b4ae8b6a33d347f3f38e17ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH2DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH2DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01679">1679</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g97b0537a6a23e9cd1e91b6a2adffc82e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH3DONE_DEFAULT" ref="g97b0537a6a23e9cd1e91b6a2adffc82e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01686">1686</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g556c4816512e4cc6530054fba9d5d2a6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH3DONE_MASK" ref="g556c4816512e4cc6530054fba9d5d2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01685">1685</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f5955dfb302b66da0a964f2b961ee7f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH3DONE_SHIFT" ref="g0f5955dfb302b66da0a964f2b961ee7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH3DONE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH3DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01684">1684</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g48f5fd116a0e7f23a2aadd2ee850d9bc"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH4DONE_DEFAULT" ref="g48f5fd116a0e7f23a2aadd2ee850d9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01691">1691</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5c0ef770d6383f620664832552b9f28"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH4DONE_MASK" ref="gf5c0ef770d6383f620664832552b9f28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01690">1690</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b0e8b5f0d86a1d3bbbc3c35511e2df4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH4DONE_SHIFT" ref="g0b0e8b5f0d86a1d3bbbc3c35511e2df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH4DONE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH4DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01689">1689</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f3c45d0c5ac720a1e1f6c8c9b636143"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH5DONE_DEFAULT" ref="g7f3c45d0c5ac720a1e1f6c8c9b636143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01696">1696</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68350a1c4cb5fddbb3a5c5bfb118e28d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH5DONE_MASK" ref="g68350a1c4cb5fddbb3a5c5bfb118e28d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01695">1695</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ac88808d29cb122aae0057c125d7c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH5DONE_SHIFT" ref="g61ac88808d29cb122aae0057c125d7c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH5DONE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH5DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01694">1694</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd8e363872cd0b45a1ec4b4b0c6540c6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH6DONE_DEFAULT" ref="gdd8e363872cd0b45a1ec4b4b0c6540c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01701">1701</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g235ec236195df4a912850596ced55aa9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH6DONE_MASK" ref="g235ec236195df4a912850596ced55aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01700">1700</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b2e82bfb804ea0717baff88727d185c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH6DONE_SHIFT" ref="g3b2e82bfb804ea0717baff88727d185c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH6DONE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH6DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01699">1699</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g28c13d34a412f72bcf5eb9b73b8a7a42"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH7DONE_DEFAULT" ref="g28c13d34a412f72bcf5eb9b73b8a7a42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01706">1706</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7bd6aaacbf6fbc723252af942f732f58"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH7DONE_MASK" ref="g7bd6aaacbf6fbc723252af942f732f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01705">1705</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9696cc3401ad05e7d633ec5def7d471b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH7DONE_SHIFT" ref="g9696cc3401ad05e7d633ec5def7d471b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH7DONE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH7DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01704">1704</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g80ff52fdced2c47dc90ea0a24f2d05d4"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH8DONE_DEFAULT" ref="g80ff52fdced2c47dc90ea0a24f2d05d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01711">1711</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1b0711bde5a0628e87f8245b9c24584"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH8DONE_MASK" ref="ge1b0711bde5a0628e87f8245b9c24584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01710">1710</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a87306141598376efc4889411c77b51"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH8DONE_SHIFT" ref="g9a87306141598376efc4889411c77b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH8DONE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH8DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01709">1709</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g236dab6c6fff66729e4edfc99c496860"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH9DONE_DEFAULT" ref="g236dab6c6fff66729e4edfc99c496860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01716">1716</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fc1ecaf3b9d6dc500997e416e379c9c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH9DONE_MASK" ref="g7fc1ecaf3b9d6dc500997e416e379c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01715">1715</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g400ce53696c8271d80bb3a72a1bab5cf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_CH9DONE_SHIFT" ref="g400ce53696c8271d80bb3a72a1bab5cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_CH9DONE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CH9DONE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01714">1714</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd40f03716362c4d85e34f250b4e33a0e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_ERR_DEFAULT" ref="gd40f03716362c4d85e34f250b4e33a0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01731">1731</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd16da74bde8ccbf19961c8663c0292ea"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_ERR_MASK" ref="gd16da74bde8ccbf19961c8663c0292ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01730">1730</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9438ddb667f860b6ac7ba57013421662"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_ERR_SHIFT" ref="g9438ddb667f860b6ac7ba57013421662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_ERR_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_ERR 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01729">1729</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcadb437c7a4f96b8693a1a2642370268"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_MASK" ref="gcadb437c7a4f96b8693a1a2642370268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_MASK&nbsp;&nbsp;&nbsp;0x80000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01667">1667</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d88e1d0c327cd35c7693b1566e14d7a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_IFS_RESETVALUE" ref="g3d88e1d0c327cd35c7693b1566e14d7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01666">1666</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g99ecd2ba07058a27dada64915800f777"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_EN_DEFAULT" ref="g99ecd2ba07058a27dada64915800f777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01960">1960</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g709d7afcf08211979d89e8c4729ca5a3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_EN_MASK" ref="g709d7afcf08211979d89e8c4729ca5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01959">1959</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g76d875afdb4a4da8fe9cf004980e6378"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_EN_SHIFT" ref="g76d875afdb4a4da8fe9cf004980e6378" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_EN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01958">1958</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc39da3a2b73ed5dc209eb5ac498f7b8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_MASK" ref="gdc39da3a2b73ed5dc209eb5ac498f7b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_MASK&nbsp;&nbsp;&nbsp;0x000103FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01952">1952</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb73a0aae253cdccbc56a9a1fa4c8e94"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_RESETVALUE" ref="gbb73a0aae253cdccbc56a9a1fa4c8e94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01951">1951</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2b1238d8f039af7d6ddbef5e35407ef"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_WIDTH_DEFAULT" ref="ge2b1238d8f039af7d6ddbef5e35407ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01955">1955</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g05eb941c777b6c302a46d857f03827be"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_WIDTH_MASK" ref="g05eb941c777b6c302a46d857f03827be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x3FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_WIDTH 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01954">1954</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g49e11964092db6e3812ad65b00055f03"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP0_WIDTH_SHIFT" ref="g49e11964092db6e3812ad65b00055f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP0_WIDTH_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_WIDTH 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01953">1953</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a700f770c498f23d9e6ec881a92970"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_EN_DEFAULT" ref="g66a700f770c498f23d9e6ec881a92970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01973">1973</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eefb5117b0337a661a25dc4a528c689"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_EN_MASK" ref="g5eefb5117b0337a661a25dc4a528c689" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01972">1972</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g697f2077f37d93d3c569374a52994cc0"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_EN_SHIFT" ref="g697f2077f37d93d3c569374a52994cc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_EN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01971">1971</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3689c5f1be084cdbed8dfa5c80ea092c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_MASK" ref="g3689c5f1be084cdbed8dfa5c80ea092c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_MASK&nbsp;&nbsp;&nbsp;0x000103FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01965">1965</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd53f8e61e675ce60237b2abb8cdd704e"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_RESETVALUE" ref="gd53f8e61e675ce60237b2abb8cdd704e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01964">1964</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g16e447522f5419eff8c859c97ebb12b3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_WIDTH_DEFAULT" ref="g16e447522f5419eff8c859c97ebb12b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01968">1968</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb5688b3e53284efc6aeec9d9661af1c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_WIDTH_MASK" ref="gfb5688b3e53284efc6aeec9d9661af1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x3FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_WIDTH 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01967">1967</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3299bdac5fa14f9eb4e1ec3546d0f8d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_LOOP1_WIDTH_SHIFT" ref="gd3299bdac5fa14f9eb4e1ec3546d0f8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_LOOP1_WIDTH_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_WIDTH 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01966">1966</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g003fd7648d399d627ab6a36cb72a4dad"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_MASK" ref="g003fd7648d399d627ab6a36cb72a4dad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01888">1888</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g58eba6cbdfd828dfa1d9a3cd2d32e301"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH0_DEFAULT" ref="g58eba6cbdfd828dfa1d9a3cd2d32e301" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01892">1892</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g77186a6755f7a0a28da00774584cbb40"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH0_MASK" ref="g77186a6755f7a0a28da00774584cbb40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01891">1891</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7ce3ed9c5fb156386943bc2d5fa1441"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH0_SHIFT" ref="gb7ce3ed9c5fb156386943bc2d5fa1441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01890">1890</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g96a0f0e77326603c210b7891ee68ff0b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH10_DEFAULT" ref="g96a0f0e77326603c210b7891ee68ff0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01942">1942</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f93555df155713b2e017e7d7312175b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH10_MASK" ref="g4f93555df155713b2e017e7d7312175b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH10 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01941">1941</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddc067ae5cc0c34d7292e44af0c5d0b"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH10_SHIFT" ref="g7ddc067ae5cc0c34d7292e44af0c5d0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH10_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH10 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01940">1940</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ddd7c7a2a09c206496ed4d1f94897f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH11_DEFAULT" ref="g4ddd7c7a2a09c206496ed4d1f94897f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01947">1947</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge41089a039e4d66625d6f7af532ba284"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH11_MASK" ref="ge41089a039e4d66625d6f7af532ba284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH11 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01946">1946</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc58a20efdd98d5014db6de044acd8445"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH11_SHIFT" ref="gc58a20efdd98d5014db6de044acd8445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH11_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH11 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01945">1945</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a3315073ce1c9295802fd0e6ebf0a92"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH1_DEFAULT" ref="g0a3315073ce1c9295802fd0e6ebf0a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01897">1897</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd37f7af60c18827fb4eba68802bc1927"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH1_MASK" ref="gd37f7af60c18827fb4eba68802bc1927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01896">1896</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="geb2b46e402f9742e41cc0b43162b8ca3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH1_SHIFT" ref="geb2b46e402f9742e41cc0b43162b8ca3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01895">1895</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga94c86ffe675ed80e31ff7a61f82499d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH2_DEFAULT" ref="ga94c86ffe675ed80e31ff7a61f82499d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01902">1902</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge37017954153b351baa2526961e0c797"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH2_MASK" ref="ge37017954153b351baa2526961e0c797" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH2 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01901">1901</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g362230032fa97cddaecef48ba01efe64"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH2_SHIFT" ref="g362230032fa97cddaecef48ba01efe64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH2_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH2 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01900">1900</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g78827814e9cd7f741606434100e6edd9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH3_DEFAULT" ref="g78827814e9cd7f741606434100e6edd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01907">1907</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad1b4715fe2f08fb5e80a62c59b1a60"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH3_MASK" ref="g7ad1b4715fe2f08fb5e80a62c59b1a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH3 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01906">1906</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d88d84e60639add1a4e0206886e8893"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH3_SHIFT" ref="g3d88d84e60639add1a4e0206886e8893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH3_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH3 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01905">1905</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5392a8858e39e12fe0ce25dc36be18c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH4_DEFAULT" ref="gf5392a8858e39e12fe0ce25dc36be18c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01912">1912</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1ce43e62f8b6fbd1bbf05104aec6df5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH4_MASK" ref="gc1ce43e62f8b6fbd1bbf05104aec6df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH4 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01911">1911</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe2babf10c0684bc4a060028cda80a3d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH4_SHIFT" ref="gbe2babf10c0684bc4a060028cda80a3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH4_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH4 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01910">1910</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g811a821186b7174b4d40e61d55b3a05c"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH5_DEFAULT" ref="g811a821186b7174b4d40e61d55b3a05c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01917">1917</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g241b779abf31faca254be943a03aea01"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH5_MASK" ref="g241b779abf31faca254be943a03aea01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH5 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01916">1916</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6b7567daf3b5532de26083efd578eb1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH5_SHIFT" ref="gb6b7567daf3b5532de26083efd578eb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH5_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH5 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01915">1915</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7e31669150faf85900afbaec75143ea"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH6_DEFAULT" ref="gc7e31669150faf85900afbaec75143ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01922">1922</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="geb362912ca5c02843c06c165261cd523"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH6_MASK" ref="geb362912ca5c02843c06c165261cd523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH6 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01921">1921</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g60496d78656d4c4955bec041f107e01a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH6_SHIFT" ref="g60496d78656d4c4955bec041f107e01a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH6_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH6 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01920">1920</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9188ba63c707cb05ca3063f0df8f4d68"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH7_DEFAULT" ref="g9188ba63c707cb05ca3063f0df8f4d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01927">1927</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5884750b105df0ab85754f34c03f6111"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH7_MASK" ref="g5884750b105df0ab85754f34c03f6111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH7 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01926">1926</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68331e4f4cfa85970ec11660e2c63a61"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH7_SHIFT" ref="g68331e4f4cfa85970ec11660e2c63a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH7_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH7 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01925">1925</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ffd24dc32b8b7d0a3b7df2bde5d8b54"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH8_DEFAULT" ref="g9ffd24dc32b8b7d0a3b7df2bde5d8b54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01932">1932</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f0e3bfa6ec65e723fd1453eebfa296d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH8_MASK" ref="g7f0e3bfa6ec65e723fd1453eebfa296d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH8 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01931">1931</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9897852e0e3e1398d57bc68e2cc7c945"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH8_SHIFT" ref="g9897852e0e3e1398d57bc68e2cc7c945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH8_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH8 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01930">1930</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga30986620f37b9f6e9149a79f89c790f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH9_DEFAULT" ref="ga30986620f37b9f6e9149a79f89c790f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01937">1937</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g393c744c7792852e4d5b053a3b2c32f8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH9_MASK" ref="g393c744c7792852e4d5b053a3b2c32f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_RDSCH9 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01936">1936</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1445026672915894b16516e76055b36"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RDSCH9_SHIFT" ref="gb1445026672915894b16516e76055b36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RDSCH9_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_RDSCH9 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01935">1935</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c6528d2c69c2d8aaca67cd56a1bfa37"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RDS_RESETVALUE" ref="g8c6528d2c69c2d8aaca67cd56a1bfa37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RDS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01887">1887</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="geba1e11cb1758de56c423d24a5aaa45d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_DSTSTRIDE_DEFAULT" ref="geba1e11cb1758de56c423d24a5aaa45d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01989">1989</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g164410d4afb4952d17931edc9474637f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_DSTSTRIDE_MASK" ref="g164410d4afb4952d17931edc9474637f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_MASK&nbsp;&nbsp;&nbsp;0xFFE00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_DSTSTRIDE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01988">1988</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gda0c5f6f427d8ed668d746ced7b51bd2"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_DSTSTRIDE_SHIFT" ref="gda0c5f6f427d8ed668d746ced7b51bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_DSTSTRIDE_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_DSTSTRIDE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01987">1987</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g064e208c2ae452a1787badb97f6ac15d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_HEIGHT_DEFAULT" ref="g064e208c2ae452a1787badb97f6ac15d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01981">1981</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8223f96fad5cde95c932abeef45f296f"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_HEIGHT_MASK" ref="g8223f96fad5cde95c932abeef45f296f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_MASK&nbsp;&nbsp;&nbsp;0x3FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_HEIGHT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01980">1980</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4cc60abb94183dbc767e86fce3615990"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_HEIGHT_SHIFT" ref="g4cc60abb94183dbc767e86fce3615990" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_HEIGHT_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_HEIGHT 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01979">1979</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc28b574fe129c1421ec8746db3b13611"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_MASK" ref="gc28b574fe129c1421ec8746db3b13611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01978">1978</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g77b201f7a62a24bc94abfc871add4543"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_RESETVALUE" ref="g77b201f7a62a24bc94abfc871add4543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01977">1977</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga554a778ccb59dee1d4e248e070ef5cb"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_SRCSTRIDE_DEFAULT" ref="ga554a778ccb59dee1d4e248e070ef5cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01985">1985</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cde14ffe2f68a6a65b061d8052eb7a3"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_SRCSTRIDE_MASK" ref="g8cde14ffe2f68a6a65b061d8052eb7a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_MASK&nbsp;&nbsp;&nbsp;0x1FFC00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_SRCSTRIDE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01984">1984</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g53588ddf9ff4b25eb4b0e0ec90d68d97"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_RECT0_SRCSTRIDE_SHIFT" ref="g53588ddf9ff4b25eb4b0e0ec90d68d97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_RECT0_SRCSTRIDE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_SRCSTRIDE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01983">1983</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g03d29bd7dde9da2943451036ddc57c74"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_CHNUM_DEFAULT" ref="g03d29bd7dde9da2943451036ddc57c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_DEFAULT&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00654">654</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga76b997f130d4cee3e52cfedcd9bfadf"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_CHNUM_MASK" ref="ga76b997f130d4cee3e52cfedcd9bfadf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_MASK&nbsp;&nbsp;&nbsp;0x1F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_CHNUM 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00653">653</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ae827fc1efe28749d5b612bc60ca4c1"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_CHNUM_SHIFT" ref="g9ae827fc1efe28749d5b612bc60ca4c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_CHNUM_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_CHNUM 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00652">652</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea301f6913d2305adafab9d1beee60f5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_EN_DEFAULT" ref="gea301f6913d2305adafab9d1beee60f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00624">624</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdaed10590d1bd44cb981672a9c970050"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_EN_MASK" ref="gdaed10590d1bd44cb981672a9c970050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00623">623</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0d60f6595e4fdba10540da532a87954"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_EN_SHIFT" ref="ga0d60f6595e4fdba10540da532a87954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_EN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00622">622</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea33317e78a704009ba74c3eca4f1fe7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_MASK" ref="gea33317e78a704009ba74c3eca4f1fe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_MASK&nbsp;&nbsp;&nbsp;0x001F00F1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00620">620</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd90b4632b97899013fdb704f3381515"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_RESETVALUE" ref="gcd90b4632b97899013fdb704f3381515" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x100B0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00619">619</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fc81d58b7b7697ed14704f4d83892b5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_DEFAULT" ref="g5fc81d58b7b7697ed14704f4d83892b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00628">628</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g07774a9be4607bce23a210508027edc5"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_DONE" ref="g07774a9be4607bce23a210508027edc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_DONE&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DONE for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00638">638</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g373ca42ab2188ff5a688ab0c4e971255"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_IDLE" ref="g373ca42ab2188ff5a688ab0c4e971255" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_IDLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode IDLE for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00629">629</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g34311d933da2ad07f596a42b28a3bb3d"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_MASK" ref="g34311d933da2ad07f596a42b28a3bb3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_MASK&nbsp;&nbsp;&nbsp;0xF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DMA_STATE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00627">627</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf64c3259635b37bec935358a0f68086a"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_PERSCATTRANS" ref="gf64c3259635b37bec935358a0f68086a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_PERSCATTRANS&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PERSCATTRANS for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00639">639</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaadf2a556bd7291d79d84f0d5da23671"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_RDCHCTRLDATA" ref="gaadf2a556bd7291d79d84f0d5da23671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDCHCTRLDATA&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RDCHCTRLDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00630">630</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0b7e37fe391455975a28072136fa7a6"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_RDDSTENDPTR" ref="gb0b7e37fe391455975a28072136fa7a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDDSTENDPTR&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RDDSTENDPTR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00632">632</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a9173642fcb2ba957f72ead6078098"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_RDSRCDATA" ref="g66a9173642fcb2ba957f72ead6078098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCDATA&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RDSRCDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00633">633</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gea8273b57c95cbb56ecb8e3a01846abe"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_RDSRCENDPTR" ref="gea8273b57c95cbb56ecb8e3a01846abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_RDSRCENDPTR&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RDSRCENDPTR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00631">631</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64d5b864076193f26472919974a19cf7"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_SHIFT" ref="g64d5b864076193f26472919974a19cf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DMA_STATE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00626">626</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gccc07894e802e59089e71fd9efdbcdec"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_STALLED" ref="gccc07894e802e59089e71fd9efdbcdec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_STALLED&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode STALLED for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00637">637</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3669745e47ae38c0ddd1802e35da1e8"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_WAITREQCLR" ref="ge3669745e47ae38c0ddd1802e35da1e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WAITREQCLR&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WAITREQCLR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00635">635</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g30279c7bb54b4a2b929dbcad67fce4c9"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_WRCHCTRLDATA" ref="g30279c7bb54b4a2b929dbcad67fce4c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRCHCTRLDATA&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WRCHCTRLDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00636">636</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e2c12419cbefcfa9fd9095aa6fc4561"></a><!-- doxytag: member="efm32wg940f128.h::_DMA_STATUS_STATE_WRDSTDATA" ref="g4e2c12419cbefcfa9fd9095aa6fc4561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DMA_STATUS_STATE_WRDSTDATA&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode WRDSTDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00634">634</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g83f4ff4036c83da80e34256a910c5e18"></a><!-- doxytag: member="efm32wg940f128.h::DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT" ref="g83f4ff4036c83da80e34256a910c5e18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_ALTCTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00685">685</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbe5ee537be56251be3a40b32eadf86e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_ADC0SCAN" ref="gdbe5ee537be56251be3a40b32eadf86e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SCAN for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02062">2062</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g012b1206ac44c66aa35762c0ed7eb178"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_ADC0SINGLE" ref="g012b1206ac44c66aa35762c0ed7eb178" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SINGLE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02046">2046</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb460d4cf8c6ca8b966800f0fdeea81a5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_AESDATARD" ref="gb460d4cf8c6ca8b966800f0fdeea81a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESDATARD&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode AESDATARD for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02085">2085</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e7a0504ccff119d0bfe8918753b3991"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_AESDATAWR" ref="g0e7a0504ccff119d0bfe8918753b3991" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESDATAWR&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode AESDATAWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02060">2060</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4475079fd648bccdcf153a442ed8753"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_AESKEYWR" ref="ga4475079fd648bccdcf153a442ed8753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESKEYWR&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode AESKEYWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02092">2092</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g45abb398c8a32e74b8c6f50655a5fea2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_AESXORDATAWR" ref="g45abb398c8a32e74b8c6f50655a5fea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_AESXORDATAWR&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode AESXORDATAWR for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02075">2075</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa442c937b48e06d7c53c6bc9cc31a7e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_DAC0CH0" ref="gfa442c937b48e06d7c53c6bc9cc31a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_DAC0CH0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02047">2047</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe7cf3c1224752d4ebee365bacd3b3bc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_DAC0CH1" ref="gbe7cf3c1224752d4ebee365bacd3b3bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_DAC0CH1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_DAC0CH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0CH1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02063">2063</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g06058c90f273636ed58ca97372245f98"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_I2C0RXDATAV" ref="g06058c90f273636ed58ca97372245f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02053">2053</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ed7806a0d265d6ea24aed17f9bb67c0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_I2C0TXBL" ref="g6ed7806a0d265d6ea24aed17f9bb67c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02069">2069</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g634f6b310c276fc54d3648bfe8e0ebd0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_I2C1RXDATAV" ref="g634f6b310c276fc54d3648bfe8e0ebd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C1RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02054">2054</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b6e9a5c6a109fef34fa846e9cca6431"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_I2C1TXBL" ref="g8b6e9a5c6a109fef34fa846e9cca6431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_I2C1TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_I2C1TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02070">2070</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3085030d496a2c4ba00f36c84cd6eb10"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV" ref="g3085030d496a2c4ba00f36c84cd6eb10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LESENSEBUFDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSEBUFDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02061">2061</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1293dd2ac3b5594f9d84d2e40081db1c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV" ref="g1293dd2ac3b5594f9d84d2e40081db1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02051">2051</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb18169a8e04b2d5138e8d24b3a20bbfc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART0TXBL" ref="gb18169a8e04b2d5138e8d24b3a20bbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02067">2067</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04fa1e35bb2784337dd26f01365fc3d2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY" ref="g04fa1e35bb2784337dd26f01365fc3d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART0TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02079">2079</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1fe3b73d514413af651e26b9ec51ec7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV" ref="gf1fe3b73d514413af651e26b9ec51ec7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02052">2052</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb09944e9bb79917228ea7194a27a9544"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART1TXBL" ref="gb09944e9bb79917228ea7194a27a9544" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02068">2068</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b9c571c03f1406c8d9273607a8c8313"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY" ref="g5b9c571c03f1406c8d9273607a8c8313" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_LEUART1TXEMPTY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART1TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02080">2080</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b3bb51eb50464cea8ad75b4c3a70832"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_MSCWDATA" ref="g2b3bb51eb50464cea8ad75b4c3a70832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_MSCWDATA&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode MSCWDATA for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02059">2059</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g14b467e2e28c7912bd889606b1fca2db"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER0CC0" ref="g14b467e2e28c7912bd889606b1fca2db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02071">2071</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a9b69978e7339ce20673c4eac95e73a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER0CC1" ref="g7a9b69978e7339ce20673c4eac95e73a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02081">2081</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3e2695e7fc8002f79945b0e34f9e815"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER0CC2" ref="gf3e2695e7fc8002f79945b0e34f9e815" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02088">2088</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d028eeee6256219a0213372aaabc816"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER0UFOF" ref="g5d028eeee6256219a0213372aaabc816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02055">2055</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g700ae34ae13d1669551004ed0fc417fb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER1CC0" ref="g700ae34ae13d1669551004ed0fc417fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02072">2072</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04940dd6b97418c6bfd9a0a53cddd127"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER1CC1" ref="g04940dd6b97418c6bfd9a0a53cddd127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02082">2082</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d688faae23077a6f9e41c58caa9a295"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER1CC2" ref="g1d688faae23077a6f9e41c58caa9a295" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02089">2089</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g63fb7b0cfefa2ac321451200edd37aaf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER1UFOF" ref="g63fb7b0cfefa2ac321451200edd37aaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02056">2056</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b1ddb918cb0a31d40ea5c91482f9d98"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER2CC0" ref="g8b1ddb918cb0a31d40ea5c91482f9d98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02073">2073</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5dd557c36811b11359722e12b2c84ac"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER2CC1" ref="gb5dd557c36811b11359722e12b2c84ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02083">2083</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc81e0cc73bf9b6ce896ed67e1e2bc455"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER2CC2" ref="gc81e0cc73bf9b6ce896ed67e1e2bc455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02090">2090</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g36d62c9f011872b6c6b386ec232976cf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER2UFOF" ref="g36d62c9f011872b6c6b386ec232976cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02057">2057</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g23f6d093333bb1500e9981258ca61959"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER3CC0" ref="g23f6d093333bb1500e9981258ca61959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02074">2074</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g011f48686ea67cf46aa220711d85ce29"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER3CC1" ref="g011f48686ea67cf46aa220711d85ce29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02084">2084</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g12d930a140bcccac906196ff5473440c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER3CC2" ref="g12d930a140bcccac906196ff5473440c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3CC2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3CC2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02091">2091</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5c9a939ecc68a9ad47677f1afcbca13"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_TIMER3UFOF" ref="gc5c9a939ecc68a9ad47677f1afcbca13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_TIMER3UFOF&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_TIMER3UFOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3UFOF for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02058">2058</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd594be72d97ee740553d1048ae2fbb82"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART0RXDATAV" ref="gd594be72d97ee740553d1048ae2fbb82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02048">2048</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d282fa50e022493dad06f85b2cf87a1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART0TXBL" ref="g3d282fa50e022493dad06f85b2cf87a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02064">2064</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6d87ec0b19fa6cbaa04a2918116a2e6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART0TXEMPTY" ref="ga6d87ec0b19fa6cbaa04a2918116a2e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02076">2076</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b16ecf4bc47e7ceeca9e72462651f18"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g5b16ecf4bc47e7ceeca9e72462651f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02049">2049</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd19c9809a7363181e0fa07cb4d2c711e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT" ref="gd19c9809a7363181e0fa07cb4d2c711e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RXDATAVRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02086">2086</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3ecd954126a272e27b6a137436ea399"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART1TXBL" ref="gf3ecd954126a272e27b6a137436ea399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02065">2065</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g89251e868e07048e1c11f93fe964c2ad"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT" ref="g89251e868e07048e1c11f93fe964c2ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXBLRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02093">2093</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gee7353ffcf988021aee1d571323d5905"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART1TXEMPTY" ref="gee7353ffcf988021aee1d571323d5905" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02077">2077</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ad7941b6b85783188ab667665a8a018"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART2RXDATAV" ref="g1ad7941b6b85783188ab667665a8a018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAV&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2RXDATAV for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02050">2050</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g45769a8728faddc52121fa95efd5b339"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT" ref="g45769a8728faddc52121fa95efd5b339" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2RXDATAVRIGHT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2RXDATAVRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02087">2087</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gda742316065edd153eb63915fad6c1cc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART2TXBL" ref="gda742316065edd153eb63915fad6c1cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXBL&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2TXBL for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02066">2066</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g42989a04e7bdec6ab9dd2551af3a9745"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT" ref="g42989a04e7bdec6ab9dd2551af3a9745" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXBLRIGHT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2TXBLRIGHT for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02094">2094</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gda5bcbe34c71f5e21ce00331c41f0f1b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SIGSEL_USART2TXEMPTY" ref="gda5bcbe34c71f5e21ce00331c41f0f1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SIGSEL_USART2TXEMPTY&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SIGSEL_USART2TXEMPTY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2TXEMPTY for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02078">2078</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g213db1dc63a0e9e99ba1f348974b5fa2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_ADC0" ref="g213db1dc63a0e9e99ba1f348974b5fa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02115">2115</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ceb8c513ccdb74de880a9f6e72813f2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_AES" ref="g3ceb8c513ccdb74de880a9f6e72813f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_AES&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode AES for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02129">2129</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35fb5be616b8f2cc32d12704ca7ab563"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_DAC0" ref="g35fb5be616b8f2cc32d12704ca7ab563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_DAC0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_DAC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02116">2116</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4203948e69c2ccebffc35ba5c9667e43"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_I2C0" ref="g4203948e69c2ccebffc35ba5c9667e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_I2C0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02122">2122</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8980539e7ec36d9290612ef39bfe1be"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_I2C1" ref="gf8980539e7ec36d9290612ef39bfe1be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_I2C1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_I2C1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode I2C1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02123">2123</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a63371dd0b0a83f34089e0e27401077"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_LESENSE" ref="g5a63371dd0b0a83f34089e0e27401077" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LESENSE&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LESENSE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LESENSE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02130">2130</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g50eba1059c5fda99a64a66c078e8386c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_LEUART0" ref="g50eba1059c5fda99a64a66c078e8386c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LEUART0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02120">2120</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ee301da635cd7dd31f68a018b9deb9b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_LEUART1" ref="g6ee301da635cd7dd31f68a018b9deb9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_LEUART1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_LEUART1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEUART1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02121">2121</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6b6443632398c1a2162e6002fa5a06c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_MSC" ref="ga6b6443632398c1a2162e6002fa5a06c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_MSC&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode MSC for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02128">2128</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga78dd4529d020eed2ecf30ca7558007d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_NONE" ref="ga78dd4529d020eed2ecf30ca7558007d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02114">2114</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4b3bde8ff8cbd44cce878c5dab238d4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_TIMER0" ref="ge4b3bde8ff8cbd44cce878c5dab238d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02124">2124</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fa2d58bb90ba72e6193c039fe36edd0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_TIMER1" ref="g7fa2d58bb90ba72e6193c039fe36edd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02125">2125</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g131474280b4a6584dfb141947f1c6fa1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_TIMER2" ref="g131474280b4a6584dfb141947f1c6fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02126">2126</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge86c166f2e1df6bb2c5cd4cbd614075b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_TIMER3" ref="ge86c166f2e1df6bb2c5cd4cbd614075b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_TIMER3&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_TIMER3 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER3 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02127">2127</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb40f7345569ffab22b0ea39fc0070b7b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_USART0" ref="gb40f7345569ffab22b0ea39fc0070b7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02117">2117</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g40e7eb94ba04b58a642d61b64ab95f8e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_USART1" ref="g40e7eb94ba04b58a642d61b64ab95f8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02118">2118</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dc1a34d39f06b571c27aafd1fe06614"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CH_CTRL_SOURCESEL_USART2" ref="g3dc1a34d39f06b571c27aafd1fe06614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_CTRL_SOURCESEL_USART2&nbsp;&nbsp;&nbsp;(_DMA_CH_CTRL_SOURCESEL_USART2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART2 for DMA_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l02119">2119</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g511af0db142c89640d5a701e356c0300"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH0ALTC" ref="g511af0db142c89640d5a701e356c0300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01270">1270</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a3881163fa7d248ce6e5dc219e18ea7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH0ALTC_DEFAULT" ref="g7a3881163fa7d248ce6e5dc219e18ea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH0ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01274">1274</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f10fa44c32e2d1365aa8946ae8db640"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH10ALTC" ref="g5f10fa44c32e2d1365aa8946ae8db640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH10ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01320">1320</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebca545470c11caff0fd5be57fb54c62"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH10ALTC_DEFAULT" ref="gebca545470c11caff0fd5be57fb54c62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH10ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH10ALTC_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01324">1324</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf5b902321cc3e78e9781e695a2594e3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH11ALTC" ref="gbf5b902321cc3e78e9781e695a2594e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH11ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01325">1325</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g42e0924d53118f3584e7cffdcc6e79fd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH11ALTC_DEFAULT" ref="g42e0924d53118f3584e7cffdcc6e79fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH11ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH11ALTC_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01329">1329</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g05e2f045a0534efd76fdc2da493605a9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH1ALTC" ref="g05e2f045a0534efd76fdc2da493605a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01275">1275</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0341c20dbbcffd9a67a7cf7269e4cb09"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH1ALTC_DEFAULT" ref="g0341c20dbbcffd9a67a7cf7269e4cb09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH1ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01279">1279</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5def0cf4048c90fc2e1546324c245c08"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH2ALTC" ref="g5def0cf4048c90fc2e1546324c245c08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01280">1280</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g37f75f8149bbdf4535c58b092fd31d66"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH2ALTC_DEFAULT" ref="g37f75f8149bbdf4535c58b092fd31d66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH2ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01284">1284</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24257997abb94b463b9c104e43a01ce2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH3ALTC" ref="g24257997abb94b463b9c104e43a01ce2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01285">1285</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g214964bfec83e6643b7991ff93b7d4e7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH3ALTC_DEFAULT" ref="g214964bfec83e6643b7991ff93b7d4e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH3ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01289">1289</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a7dec837ee6581822cb8f74a259409c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH4ALTC" ref="g8a7dec837ee6581822cb8f74a259409c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01290">1290</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g28c0f465ac102c5932c5c10e8cbff788"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH4ALTC_DEFAULT" ref="g28c0f465ac102c5932c5c10e8cbff788" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH4ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01294">1294</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g58fe5d31b279243c92b4c6cf16743c61"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH5ALTC" ref="g58fe5d31b279243c92b4c6cf16743c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01295">1295</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d530ea7553e3576c0420c86ef574674"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH5ALTC_DEFAULT" ref="g5d530ea7553e3576c0420c86ef574674" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH5ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01299">1299</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0edda71f2e4dd8b4f774b65e335fc140"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH6ALTC" ref="g0edda71f2e4dd8b4f774b65e335fc140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH6ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01300">1300</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g436905e99d04047ebd67b45adaba391f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH6ALTC_DEFAULT" ref="g436905e99d04047ebd67b45adaba391f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH6ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH6ALTC_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01304">1304</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68143bca63adfb25b1e22715c6f48e74"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH7ALTC" ref="g68143bca63adfb25b1e22715c6f48e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH7ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01305">1305</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f2876e434ab3f5febaa186b984af8d5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH7ALTC_DEFAULT" ref="g3f2876e434ab3f5febaa186b984af8d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH7ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH7ALTC_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01309">1309</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4e55b7d99681d35e90662e20feb6476"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH8ALTC" ref="gd4e55b7d99681d35e90662e20feb6476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH8ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01310">1310</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g974b35a7db29b8d37a764224a174479f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH8ALTC_DEFAULT" ref="g974b35a7db29b8d37a764224a174479f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH8ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH8ALTC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01314">1314</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gabaefd0dd2fbae0f0d4a6a4adacf9524"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH9ALTC" ref="gabaefd0dd2fbae0f0d4a6a4adacf9524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH9ALTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Alternate Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01315">1315</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g46ed8db886609ff497f018716cb15a42"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTC_CH9ALTC_DEFAULT" ref="g46ed8db886609ff497f018716cb15a42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTC_CH9ALTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTC_CH9ALTC_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01319">1319</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g613418fb0799e7247179ac93163a767f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH0ALTS" ref="g613418fb0799e7247179ac93163a767f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01206">1206</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga54ec7c7973183897876c530f978a9f0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH0ALTS_DEFAULT" ref="ga54ec7c7973183897876c530f978a9f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH0ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01210">1210</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g08034913d75eb92bb0b629d37abce841"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH10ALTS" ref="g08034913d75eb92bb0b629d37abce841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH10ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01256">1256</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0316b76486e5be2cfe327b0e5affbc3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH10ALTS_DEFAULT" ref="gc0316b76486e5be2cfe327b0e5affbc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH10ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH10ALTS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01260">1260</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5230f4d1dd6ef2fa40549a5d47986816"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH11ALTS" ref="g5230f4d1dd6ef2fa40549a5d47986816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH11ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01261">1261</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5201be6feca54a881287b26e74df2a0e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH11ALTS_DEFAULT" ref="g5201be6feca54a881287b26e74df2a0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH11ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH11ALTS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01265">1265</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb83167edd154a5daf99c8608100088b7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH1ALTS" ref="gb83167edd154a5daf99c8608100088b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01211">1211</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge49b3527d4de1e9723906f5fc035356c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH1ALTS_DEFAULT" ref="ge49b3527d4de1e9723906f5fc035356c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH1ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01215">1215</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7738cfbf25a156a773026b9c28c37dda"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH2ALTS" ref="g7738cfbf25a156a773026b9c28c37dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01216">1216</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga706c71ab018584bac1aad5d2ece3001"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH2ALTS_DEFAULT" ref="ga706c71ab018584bac1aad5d2ece3001" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH2ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01220">1220</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g048035204cf3ed4cfd6ec1427d460670"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH3ALTS" ref="g048035204cf3ed4cfd6ec1427d460670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01221">1221</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2a7345f778eb92be85705a2fe433fe5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH3ALTS_DEFAULT" ref="gf2a7345f778eb92be85705a2fe433fe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH3ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01225">1225</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe171b8d3b83c8b2586d28c2307ad7a5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH4ALTS" ref="gfe171b8d3b83c8b2586d28c2307ad7a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01226">1226</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4677c4f84edfdf13ea4e47a1ce5ce302"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH4ALTS_DEFAULT" ref="g4677c4f84edfdf13ea4e47a1ce5ce302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH4ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01230">1230</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g39d696693fdcc69510ed4972dbba5117"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH5ALTS" ref="g39d696693fdcc69510ed4972dbba5117" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01231">1231</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc30002e404beee68eb6f4af5038ab77d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH5ALTS_DEFAULT" ref="gc30002e404beee68eb6f4af5038ab77d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH5ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01235">1235</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd51ad45da88a8e5b6638134fe6884466"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH6ALTS" ref="gd51ad45da88a8e5b6638134fe6884466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH6ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01236">1236</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g198af2b8de4a57c6096ab48710e49b0a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH6ALTS_DEFAULT" ref="g198af2b8de4a57c6096ab48710e49b0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH6ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH6ALTS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01240">1240</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4e9c3f1e31e9837fc7015a96daeb823"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH7ALTS" ref="gd4e9c3f1e31e9837fc7015a96daeb823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH7ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01241">1241</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g57f110c61c91062a032cfd5b05642102"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH7ALTS_DEFAULT" ref="g57f110c61c91062a032cfd5b05642102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH7ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH7ALTS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01245">1245</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g26820fd0ac3e27a03de3b3ce4f879f39"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH8ALTS" ref="g26820fd0ac3e27a03de3b3ce4f879f39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH8ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01246">1246</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d33acd5d669eb5618aee4502d282dd1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH8ALTS_DEFAULT" ref="g6d33acd5d669eb5618aee4502d282dd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH8ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH8ALTS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01250">1250</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf39ee42cff9f15084736c24c9ef0ca1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH9ALTS" ref="gbf39ee42cff9f15084736c24c9ef0ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH9ALTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Alternate Structure Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01251">1251</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gafc380007c7d15da2e6be632a1ace2f6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHALTS_CH9ALTS_DEFAULT" ref="gafc380007c7d15da2e6be632a1ace2f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHALTS_CH9ALTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHALTS_CH9ALTS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHALTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01255">1255</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35d5d3d575383435cd1d1b6e2d9dee92"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH0ENC" ref="g35d5d3d575383435cd1d1b6e2d9dee92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01142">1142</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g22202f4a64dfa718aaf6b667ad1b15ef"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH0ENC_DEFAULT" ref="g22202f4a64dfa718aaf6b667ad1b15ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH0ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01146">1146</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g98b7473029e41853f7bde3eed34ce454"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH10ENC" ref="g98b7473029e41853f7bde3eed34ce454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH10ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01192">1192</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g17be851557156c993de7c21baba6ae16"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH10ENC_DEFAULT" ref="g17be851557156c993de7c21baba6ae16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH10ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH10ENC_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01196">1196</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7543948438d6fc9aface3c6d971d9eb2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH11ENC" ref="g7543948438d6fc9aface3c6d971d9eb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH11ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01197">1197</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4606a06f3f6eb90177919951762e9f26"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH11ENC_DEFAULT" ref="g4606a06f3f6eb90177919951762e9f26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH11ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH11ENC_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01201">1201</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g92b366c4cfe34b7b22702032ad2d4847"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH1ENC" ref="g92b366c4cfe34b7b22702032ad2d4847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01147">1147</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g48471b34b4eaa83749604aa4dc83500d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH1ENC_DEFAULT" ref="g48471b34b4eaa83749604aa4dc83500d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH1ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01151">1151</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7a944b622e28ac37ee730883b14f13e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH2ENC" ref="ge7a944b622e28ac37ee730883b14f13e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01152">1152</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9306ee3c7a4b45e9738c41aacab103a0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH2ENC_DEFAULT" ref="g9306ee3c7a4b45e9738c41aacab103a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH2ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01156">1156</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gafca64b255430ca1e8549a09a8e4ae1a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH3ENC" ref="gafca64b255430ca1e8549a09a8e4ae1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01157">1157</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5db5df14316e43cfa5f7842f8e860782"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH3ENC_DEFAULT" ref="g5db5df14316e43cfa5f7842f8e860782" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH3ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01161">1161</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a59bd0e20eb593fa2fa7b108233f910"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH4ENC" ref="g2a59bd0e20eb593fa2fa7b108233f910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01162">1162</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe7fc3bb626e7546deb81477d2e53376"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH4ENC_DEFAULT" ref="gbe7fc3bb626e7546deb81477d2e53376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH4ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01166">1166</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g814e04dc0c32cddab505146788d0ae4b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH5ENC" ref="g814e04dc0c32cddab505146788d0ae4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01167">1167</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d89067953cfccc9e2b0a95b9e621c4c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH5ENC_DEFAULT" ref="g8d89067953cfccc9e2b0a95b9e621c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH5ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01171">1171</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a15bb12b68232f9f28b9d4c582e297c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH6ENC" ref="g8a15bb12b68232f9f28b9d4c582e297c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH6ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01172">1172</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g440b092eccad17d223dbcf81d59d060b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH6ENC_DEFAULT" ref="g440b092eccad17d223dbcf81d59d060b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH6ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH6ENC_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01176">1176</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf4e427fc2bd2c0fd779fb444a523b22"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH7ENC" ref="gcf4e427fc2bd2c0fd779fb444a523b22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH7ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01177">1177</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g101f2d1e3ac8e6f02499d498abbef812"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH7ENC_DEFAULT" ref="g101f2d1e3ac8e6f02499d498abbef812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH7ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH7ENC_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01181">1181</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g52593a18d62a13949337ce8a9c6930c1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH8ENC" ref="g52593a18d62a13949337ce8a9c6930c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH8ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01182">1182</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g346cc75b109ebf1a5dcd2f3768a4a401"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH8ENC_DEFAULT" ref="g346cc75b109ebf1a5dcd2f3768a4a401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH8ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH8ENC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01186">1186</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a1769da52b325cbe839c2b21520eca1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH9ENC" ref="g6a1769da52b325cbe839c2b21520eca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH9ENC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Enable Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01187">1187</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cb5b73815b5eaa42946b51548d2a1dc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENC_CH9ENC_DEFAULT" ref="g3cb5b73815b5eaa42946b51548d2a1dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENC_CH9ENC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENC_CH9ENC_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01191">1191</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ff45c74658e5d08259b63dcd645864b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH0ENS" ref="g0ff45c74658e5d08259b63dcd645864b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01078">1078</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2c002f0189eddcf61fecd3852f55ea1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH0ENS_DEFAULT" ref="ge2c002f0189eddcf61fecd3852f55ea1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH0ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01082">1082</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fe2ee5c98d77008334f4b7c59d8cd23"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH10ENS" ref="g6fe2ee5c98d77008334f4b7c59d8cd23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH10ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01128">1128</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d1ce81f8820a9a257b0a8e5acf32667"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH10ENS_DEFAULT" ref="g9d1ce81f8820a9a257b0a8e5acf32667" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH10ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH10ENS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01132">1132</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe6ec14fa61f48b543cb69d09bb6ac3e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH11ENS" ref="gfe6ec14fa61f48b543cb69d09bb6ac3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH11ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01133">1133</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gadcac1e7d48b1bdb8b6c036841108752"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH11ENS_DEFAULT" ref="gadcac1e7d48b1bdb8b6c036841108752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH11ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH11ENS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01137">1137</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9635cfc4a61e1c8c2a0119870712293a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH1ENS" ref="g9635cfc4a61e1c8c2a0119870712293a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01083">1083</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6c3aa4c5b942a04770a06a93a9b1a63"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH1ENS_DEFAULT" ref="ge6c3aa4c5b942a04770a06a93a9b1a63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH1ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01087">1087</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c044628dd75f30a59e5a53d9687e40a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH2ENS" ref="g3c044628dd75f30a59e5a53d9687e40a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01088">1088</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3417b1925b0f33b9e70b106e2a9483df"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH2ENS_DEFAULT" ref="g3417b1925b0f33b9e70b106e2a9483df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH2ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01092">1092</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24b35122f0793cc6f45c8fbab34e777e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH3ENS" ref="g24b35122f0793cc6f45c8fbab34e777e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01093">1093</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb6e780186cc00bd6c436cf2da8374c9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH3ENS_DEFAULT" ref="gfb6e780186cc00bd6c436cf2da8374c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH3ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01097">1097</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a61090735ebd5a4679ba23ae81aad6f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH4ENS" ref="g4a61090735ebd5a4679ba23ae81aad6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01098">1098</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc540101ba729c429d1fba5b692cf333c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH4ENS_DEFAULT" ref="gc540101ba729c429d1fba5b692cf333c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH4ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01102">1102</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9437e24ae5b8fcdd625d4bdb67204cd7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH5ENS" ref="g9437e24ae5b8fcdd625d4bdb67204cd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01103">1103</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g068efb5cb719eb8d9f591e76a78b136e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH5ENS_DEFAULT" ref="g068efb5cb719eb8d9f591e76a78b136e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH5ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01107">1107</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g190283bb0acb91747300cb626daccc28"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH6ENS" ref="g190283bb0acb91747300cb626daccc28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH6ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01108">1108</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0534fd1a6332e406680cfec4c6ceec99"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH6ENS_DEFAULT" ref="g0534fd1a6332e406680cfec4c6ceec99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH6ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH6ENS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01112">1112</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e3c2c531617e753d553d14b12819eea"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH7ENS" ref="g6e3c2c531617e753d553d14b12819eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH7ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01113">1113</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ee6562bab6970ee4eeefc6b54291d2d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH7ENS_DEFAULT" ref="g9ee6562bab6970ee4eeefc6b54291d2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH7ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH7ENS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01117">1117</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf11da6df50cb5739995516caa814c7f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH8ENS" ref="gbf11da6df50cb5739995516caa814c7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH8ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01118">1118</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g27c6548b09325bcb948f86407646fcf4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH8ENS_DEFAULT" ref="g27c6548b09325bcb948f86407646fcf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH8ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH8ENS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01122">1122</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g80cf6e3672d392d8d77b7696c02556c9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH9ENS" ref="g80cf6e3672d392d8d77b7696c02556c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH9ENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Enable Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01123">1123</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g952696ad6d4adbfbf9919c24721813f3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHENS_CH9ENS_DEFAULT" ref="g952696ad6d4adbfbf9919c24721813f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHENS_CH9ENS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHENS_CH9ENS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHENS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01127">1127</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ff68ef83e232f6eac622238c65084ba"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH0PRIC" ref="g5ff68ef83e232f6eac622238c65084ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01398">1398</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4df490dae82239dcb98398c775d258bf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH0PRIC_DEFAULT" ref="g4df490dae82239dcb98398c775d258bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH0PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01402">1402</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g55e079ca43fd2ee3a3ce3addead13ed8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH10PRIC" ref="g55e079ca43fd2ee3a3ce3addead13ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH10PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01448">1448</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g52374f7671abc7e5af1c590ed534074d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH10PRIC_DEFAULT" ref="g52374f7671abc7e5af1c590ed534074d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH10PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH10PRIC_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01452">1452</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd09d6b78dc1339cb05697abf363364b6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH11PRIC" ref="gd09d6b78dc1339cb05697abf363364b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH11PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01453">1453</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g042a1ff8c0705b6293cd4d37409b9828"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH11PRIC_DEFAULT" ref="g042a1ff8c0705b6293cd4d37409b9828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH11PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH11PRIC_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01457">1457</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4324c7fb59cc3a2f150395193c8c96a5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH1PRIC" ref="g4324c7fb59cc3a2f150395193c8c96a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01403">1403</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0f899434d32cdf887c087fa70bcd415"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH1PRIC_DEFAULT" ref="gd0f899434d32cdf887c087fa70bcd415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH1PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01407">1407</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb62ce6d3214ca9bbb4ebe7832307eeb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH2PRIC" ref="gcb62ce6d3214ca9bbb4ebe7832307eeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01408">1408</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g352efbfef9acf0b353862a193b7de1d0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH2PRIC_DEFAULT" ref="g352efbfef9acf0b353862a193b7de1d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH2PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01412">1412</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g88b2b57ff1d13614652901f2f27ab233"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH3PRIC" ref="g88b2b57ff1d13614652901f2f27ab233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01413">1413</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g49d3cc9d4c00dc6874d997b75880c963"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH3PRIC_DEFAULT" ref="g49d3cc9d4c00dc6874d997b75880c963" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH3PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01417">1417</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9e8327d33f6ff455450320729889842"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH4PRIC" ref="ge9e8327d33f6ff455450320729889842" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01418">1418</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g26e1ff0717bb90be7294958317e8de1a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH4PRIC_DEFAULT" ref="g26e1ff0717bb90be7294958317e8de1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH4PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01422">1422</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf46213e736f8beab07ae07576828f6f2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH5PRIC" ref="gf46213e736f8beab07ae07576828f6f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01423">1423</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4beaa86030a99f2cc5133f83f1626ee3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH5PRIC_DEFAULT" ref="g4beaa86030a99f2cc5133f83f1626ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH5PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01427">1427</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc7d5ccfb5516381050194dd89b1a3d8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH6PRIC" ref="gbc7d5ccfb5516381050194dd89b1a3d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH6PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01428">1428</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7227826c435aed178361e22035702d7b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH6PRIC_DEFAULT" ref="g7227826c435aed178361e22035702d7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH6PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH6PRIC_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01432">1432</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc4a20a30ef06ed263b5dde729fe7492"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH7PRIC" ref="gfc4a20a30ef06ed263b5dde729fe7492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH7PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01433">1433</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g66f9b4c9c13de6766f4b1e097c77d5a3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH7PRIC_DEFAULT" ref="g66f9b4c9c13de6766f4b1e097c77d5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH7PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH7PRIC_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01437">1437</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b39ebd85db19d1e8ac268d8e96690e9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH8PRIC" ref="g4b39ebd85db19d1e8ac268d8e96690e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH8PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01438">1438</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2973ab0684c58e2bb150b7bde85f8fcd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH8PRIC_DEFAULT" ref="g2973ab0684c58e2bb150b7bde85f8fcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH8PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH8PRIC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01442">1442</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f33c6858781c1a61695c1171c825b72"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH9PRIC" ref="g2f33c6858781c1a61695c1171c825b72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH9PRIC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 High Priority Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01443">1443</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4fb27c910a08ce28bb20609bec5a8a0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIC_CH9PRIC_DEFAULT" ref="gb4fb27c910a08ce28bb20609bec5a8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIC_CH9PRIC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIC_CH9PRIC_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01447">1447</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b8aae23375b72eaf9398b0dfe0a9958"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH0PRIS" ref="g3b8aae23375b72eaf9398b0dfe0a9958" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01334">1334</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g991b1ee70c4a5e9ea6c1ac510d4344b8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH0PRIS_DEFAULT" ref="g991b1ee70c4a5e9ea6c1ac510d4344b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH0PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01338">1338</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4c3454bd6699f91b0b54ca21e41414f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH10PRIS" ref="gf4c3454bd6699f91b0b54ca21e41414f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH10PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01384">1384</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd288ecccc0a1f8bee134bcd16d4c86e6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH10PRIS_DEFAULT" ref="gd288ecccc0a1f8bee134bcd16d4c86e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH10PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH10PRIS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01388">1388</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24f3e6373080e921f64bae19e7ab4705"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH11PRIS" ref="g24f3e6373080e921f64bae19e7ab4705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH11PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01389">1389</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a6dc663275545f0851e621e629ac1e7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH11PRIS_DEFAULT" ref="g3a6dc663275545f0851e621e629ac1e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH11PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH11PRIS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01393">1393</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4245120034c44573ea4089f3a7962f0d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH1PRIS" ref="g4245120034c44573ea4089f3a7962f0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01339">1339</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g385bb04dc349096942748d090385c2a1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH1PRIS_DEFAULT" ref="g385bb04dc349096942748d090385c2a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH1PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01343">1343</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g11e9151ccd4188763a82ab42bc06d55e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH2PRIS" ref="g11e9151ccd4188763a82ab42bc06d55e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01344">1344</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g31ff7d3c88297e6642d5bcf039efcbf1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH2PRIS_DEFAULT" ref="g31ff7d3c88297e6642d5bcf039efcbf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH2PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01348">1348</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0837ad5d87ce0e10c7950db207272d4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH3PRIS" ref="gd0837ad5d87ce0e10c7950db207272d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01349">1349</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e64a388c03275c438755bf6ff94c445"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH3PRIS_DEFAULT" ref="g6e64a388c03275c438755bf6ff94c445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH3PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01353">1353</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g299ed3bd0ba11abcd89eff9e7cdadbc8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH4PRIS" ref="g299ed3bd0ba11abcd89eff9e7cdadbc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01354">1354</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g088d56e897fe05b5b19f7071a5636ca1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH4PRIS_DEFAULT" ref="g088d56e897fe05b5b19f7071a5636ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH4PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01358">1358</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c52b6e6015ada3be2d3b2f622572bbe"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH5PRIS" ref="g3c52b6e6015ada3be2d3b2f622572bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01359">1359</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfdb6f107918f35901410de74a4098818"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH5PRIS_DEFAULT" ref="gfdb6f107918f35901410de74a4098818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH5PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01363">1363</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5240f8be35e91c7abd07191acb73ce7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH6PRIS" ref="ga5240f8be35e91c7abd07191acb73ce7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH6PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01364">1364</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6214bc38ce72991674241668e6cd2946"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH6PRIS_DEFAULT" ref="g6214bc38ce72991674241668e6cd2946" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH6PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH6PRIS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01368">1368</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gef45e1b2f36131d488d860ce0acb131e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH7PRIS" ref="gef45e1b2f36131d488d860ce0acb131e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH7PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01369">1369</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8107e87376d057c56ca6fa1d5b77403"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH7PRIS_DEFAULT" ref="gb8107e87376d057c56ca6fa1d5b77403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH7PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH7PRIS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01373">1373</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64bbefb97fda2c1c68107ce1547f66c4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH8PRIS" ref="g64bbefb97fda2c1c68107ce1547f66c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH8PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01374">1374</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b5ae8bb79f262b54eba3db7b34bb0e9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH8PRIS_DEFAULT" ref="g2b5ae8bb79f262b54eba3db7b34bb0e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH8PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH8PRIS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01378">1378</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3283b112959952cd6899d3d86ab2aa6e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH9PRIS" ref="g3283b112959952cd6899d3d86ab2aa6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH9PRIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 High Priority Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01379">1379</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d21148831913778933b500097a66b05"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHPRIS_CH9PRIS_DEFAULT" ref="g5d21148831913778933b500097a66b05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHPRIS_CH9PRIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHPRIS_CH9PRIS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHPRIS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01383">1383</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9af910624a38489794ee8d57d75045fb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH0REQMASKC" ref="g9af910624a38489794ee8d57d75045fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01014">1014</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g25577904705e00bceed38828a11d634a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH0REQMASKC_DEFAULT" ref="g25577904705e00bceed38828a11d634a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01018">1018</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g81b00286c35d9e148a64911c091d3d2d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH10REQMASKC" ref="g81b00286c35d9e148a64911c091d3d2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH10REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01064">1064</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e48f06e2baaf107accf1e42aa8679d7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH10REQMASKC_DEFAULT" ref="g0e48f06e2baaf107accf1e42aa8679d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH10REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH10REQMASKC_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01068">1068</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga12429efc06bc7a9d0ad046348285421"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH11REQMASKC" ref="ga12429efc06bc7a9d0ad046348285421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH11REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01069">1069</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g52ca85a742171ebc995bef97c689c5de"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH11REQMASKC_DEFAULT" ref="g52ca85a742171ebc995bef97c689c5de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH11REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH11REQMASKC_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01073">1073</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbcbf832de08628a4fb9260b2a6c9ef8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH1REQMASKC" ref="gbbcbf832de08628a4fb9260b2a6c9ef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01019">1019</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b058bc79b2e32d10ed9f1248d9150e1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH1REQMASKC_DEFAULT" ref="g7b058bc79b2e32d10ed9f1248d9150e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01023">1023</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6df8b60a6e9627af3c6ea5a639900d5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH2REQMASKC" ref="gf6df8b60a6e9627af3c6ea5a639900d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01024">1024</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2eafaf6a7f026a0c094355497085e9ae"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH2REQMASKC_DEFAULT" ref="g2eafaf6a7f026a0c094355497085e9ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01028">1028</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e63a5cd90c17f2025a6f53b885061d5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH3REQMASKC" ref="g2e63a5cd90c17f2025a6f53b885061d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01029">1029</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f9ff650522730490b0a7c682920506a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH3REQMASKC_DEFAULT" ref="g2f9ff650522730490b0a7c682920506a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01033">1033</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaaf3d769ef02b12a4c3e8a4ce6e15376"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH4REQMASKC" ref="gaaf3d769ef02b12a4c3e8a4ce6e15376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01034">1034</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g723c384830fda84b651fdf5c6ab04719"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH4REQMASKC_DEFAULT" ref="g723c384830fda84b651fdf5c6ab04719" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01038">1038</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7e41f44345ab2f4df705f3ce5927b90"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH5REQMASKC" ref="gb7e41f44345ab2f4df705f3ce5927b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01039">1039</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd359acf883fa5ab982497f776ffa806"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH5REQMASKC_DEFAULT" ref="gcd359acf883fa5ab982497f776ffa806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01043">1043</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29a713c3e274b935a8a7fe2e28d65dec"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH6REQMASKC" ref="g29a713c3e274b935a8a7fe2e28d65dec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH6REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01044">1044</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04366e358ee0e7294585ca3bb959f4a2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH6REQMASKC_DEFAULT" ref="g04366e358ee0e7294585ca3bb959f4a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH6REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH6REQMASKC_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01048">1048</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g31154dcd8fc231b8c55517341edb6ffd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH7REQMASKC" ref="g31154dcd8fc231b8c55517341edb6ffd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH7REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01049">1049</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gffbf9596c8b995b537d80f2e43cc4abb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH7REQMASKC_DEFAULT" ref="gffbf9596c8b995b537d80f2e43cc4abb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH7REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH7REQMASKC_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01053">1053</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gec3bf9431fa8e87713ef2ecdeba726bb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH8REQMASKC" ref="gec3bf9431fa8e87713ef2ecdeba726bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH8REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01054">1054</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2039ae87af2ba8908389c51a046ef573"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH8REQMASKC_DEFAULT" ref="g2039ae87af2ba8908389c51a046ef573" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH8REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH8REQMASKC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01058">1058</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gef14339bb782cb81d646dd15365d9454"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH9REQMASKC" ref="gef14339bb782cb81d646dd15365d9454" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH9REQMASKC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Request Mask Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01059">1059</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dcab448b80f35d4d565e0730ab1c393"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKC_CH9REQMASKC_DEFAULT" ref="g7dcab448b80f35d4d565e0730ab1c393" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKC_CH9REQMASKC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKC_CH9REQMASKC_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01063">1063</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5377ebe5374db2f0a175c084f61c268c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH0REQMASKS" ref="g5377ebe5374db2f0a175c084f61c268c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00950">950</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g28f9f45f08df20ce2c77539ce738451a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH0REQMASKS_DEFAULT" ref="g28f9f45f08df20ce2c77539ce738451a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00954">954</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cd2b9c8ea58602edd5c56aa6a73cadf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH10REQMASKS" ref="g0cd2b9c8ea58602edd5c56aa6a73cadf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH10REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01000">1000</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4639018f770498e6f0b1bb7238a1f9cf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH10REQMASKS_DEFAULT" ref="g4639018f770498e6f0b1bb7238a1f9cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH10REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH10REQMASKS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01004">1004</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g39fa0663d3ad0a7b1c5fa70157c24fbf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH11REQMASKS" ref="g39fa0663d3ad0a7b1c5fa70157c24fbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH11REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01005">1005</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g764e80267e8b3ecc7024a9e5f849dd78"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH11REQMASKS_DEFAULT" ref="g764e80267e8b3ecc7024a9e5f849dd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH11REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH11REQMASKS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01009">1009</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g626b25422301aa89ebea44a58a698324"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH1REQMASKS" ref="g626b25422301aa89ebea44a58a698324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00955">955</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g598e5355f085612484f856983986791d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH1REQMASKS_DEFAULT" ref="g598e5355f085612484f856983986791d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00959">959</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4c9da9a9971fec51c01672cb9fef436"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH2REQMASKS" ref="gc4c9da9a9971fec51c01672cb9fef436" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00960">960</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbaa0242426b02acbedc26459e38facf9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH2REQMASKS_DEFAULT" ref="gbaa0242426b02acbedc26459e38facf9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00964">964</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d9817a0b7691c23943ad1436565652c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH3REQMASKS" ref="g3d9817a0b7691c23943ad1436565652c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00965">965</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ad10959d075ebc1132ce37e7223a37d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH3REQMASKS_DEFAULT" ref="g5ad10959d075ebc1132ce37e7223a37d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00969">969</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gca39bb0ce85f708d3ea1bed8328cc38d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH4REQMASKS" ref="gca39bb0ce85f708d3ea1bed8328cc38d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00970">970</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d98b62aee6b9f428dc2513f0f3983c8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH4REQMASKS_DEFAULT" ref="g6d98b62aee6b9f428dc2513f0f3983c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00974">974</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2de8b92c5285dcf0421d4bf6bafb2a3f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH5REQMASKS" ref="g2de8b92c5285dcf0421d4bf6bafb2a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00975">975</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6c56f36efb19856f6ba42a1c398b59d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH5REQMASKS_DEFAULT" ref="gd6c56f36efb19856f6ba42a1c398b59d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00979">979</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c5a0445940b3c53c6030ae64d3b5b7a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH6REQMASKS" ref="g0c5a0445940b3c53c6030ae64d3b5b7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH6REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00980">980</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcae18f5930ffa1c7aa7eb1fb80060d6a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH6REQMASKS_DEFAULT" ref="gcae18f5930ffa1c7aa7eb1fb80060d6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH6REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH6REQMASKS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00984">984</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c913732237a81c0e258b7a866bfbfaf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH7REQMASKS" ref="g9c913732237a81c0e258b7a866bfbfaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH7REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00985">985</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g818a9855bbe5dbd840347cbdc2ab2b68"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH7REQMASKS_DEFAULT" ref="g818a9855bbe5dbd840347cbdc2ab2b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH7REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH7REQMASKS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00989">989</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cf6fd533a733c7611b4ae476eccc131"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH8REQMASKS" ref="g3cf6fd533a733c7611b4ae476eccc131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH8REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00990">990</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g32d5fe04c834be20e89bb30620fa59ab"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH8REQMASKS_DEFAULT" ref="g32d5fe04c834be20e89bb30620fa59ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH8REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH8REQMASKS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00994">994</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fa2afc728f7886a0dfa6b60052bf379"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH9REQMASKS" ref="g5fa2afc728f7886a0dfa6b60052bf379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH9REQMASKS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Request Mask Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00995">995</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d0bb3365c2c579c0bfa42d5342ed071"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQMASKS_CH9REQMASKS_DEFAULT" ref="g7d0bb3365c2c579c0bfa42d5342ed071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQMASKS_CH9REQMASKS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQMASKS_CH9REQMASKS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQMASKS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00999">999</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g06000644ae9c3272fdb92778f1b72029"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH0REQSTATUS" ref="g06000644ae9c3272fdb92778f1b72029" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01471">1471</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5cc9516df62011880f4242d522e4bf94"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT" ref="g5cc9516df62011880f4242d522e4bf94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01475">1475</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g12434e8ea490af357881727263f1e887"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH10REQSTATUS" ref="g12434e8ea490af357881727263f1e887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH10REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01521">1521</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbdcf80cbee1071c11fd9e81ca274874"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT" ref="gdbdcf80cbee1071c11fd9e81ca274874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH10REQSTATUS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01525">1525</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g385ad56ea2548f61006e79c650cd8f80"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH11REQSTATUS" ref="g385ad56ea2548f61006e79c650cd8f80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH11REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01526">1526</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d36eb5d99b9c381d43718b8960ec7fe"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT" ref="g8d36eb5d99b9c381d43718b8960ec7fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH11REQSTATUS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01530">1530</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6560f1e76ca6fdf2a726f76875665424"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH1REQSTATUS" ref="g6560f1e76ca6fdf2a726f76875665424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01476">1476</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g52102b5e01079c79d6c37c3d2fa7e07f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT" ref="g52102b5e01079c79d6c37c3d2fa7e07f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01480">1480</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gda5a454ce1cdc913edbec452a87d4a85"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH2REQSTATUS" ref="gda5a454ce1cdc913edbec452a87d4a85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01481">1481</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24b71d15e0f5c86dc476173c62c04f9f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT" ref="g24b71d15e0f5c86dc476173c62c04f9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01485">1485</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g74172c3852d72dc1b421be3d2104fa31"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH3REQSTATUS" ref="g74172c3852d72dc1b421be3d2104fa31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01486">1486</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8df0d773d381312331668ef7b88dcba"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT" ref="ge8df0d773d381312331668ef7b88dcba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01490">1490</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g62c82fd3d5b739f826f79d22946a8af9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH4REQSTATUS" ref="g62c82fd3d5b739f826f79d22946a8af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01491">1491</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga84aaf37f9ae6010033c364c84d61d33"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT" ref="ga84aaf37f9ae6010033c364c84d61d33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01495">1495</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf64f6dcf537672a9e195ad6175696980"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH5REQSTATUS" ref="gf64f6dcf537672a9e195ad6175696980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01496">1496</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dd1419fe212dc11be75473295698707"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT" ref="g7dd1419fe212dc11be75473295698707" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01500">1500</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9acea832e1b0c6f7879af2d6a832a1cf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH6REQSTATUS" ref="g9acea832e1b0c6f7879af2d6a832a1cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH6REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01501">1501</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc72464bfa86b4557909799d70c242891"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT" ref="gc72464bfa86b4557909799d70c242891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH6REQSTATUS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01505">1505</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4bc5f63581731f052259f837fabc8a91"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH7REQSTATUS" ref="g4bc5f63581731f052259f837fabc8a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH7REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01506">1506</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gda1ac219c560ac59bcb574b6ea6da47b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT" ref="gda1ac219c560ac59bcb574b6ea6da47b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH7REQSTATUS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01510">1510</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf15bbd6c46bab7bae1c2acfea9f041aa"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH8REQSTATUS" ref="gf15bbd6c46bab7bae1c2acfea9f041aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH8REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01511">1511</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc0ba88e5da03bd7f0ca7c8596bb1066"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT" ref="gfc0ba88e5da03bd7f0ca7c8596bb1066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH8REQSTATUS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01515">1515</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f668a04c4174349f144c2098b6b73cf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH9REQSTATUS" ref="g9f668a04c4174349f144c2098b6b73cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH9REQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01516">1516</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g56d41a359afc33dc54388510b8ff31c6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT" ref="g56d41a359afc33dc54388510b8ff31c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHREQSTATUS_CH9REQSTATUS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01520">1520</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bca57954035c721cf98c1c580c97e69"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH0SREQSTATUS" ref="g8bca57954035c721cf98c1c580c97e69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01535">1535</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4598d2c40c9b73bab75e1106affbdad0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT" ref="g4598d2c40c9b73bab75e1106affbdad0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01539">1539</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdcc1e3863b785f2a3b995643db7c62d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH10SREQSTATUS" ref="gcdcc1e3863b785f2a3b995643db7c62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH10SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01585">1585</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e8729f7b5b33cf7d07e96973dfbb232"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT" ref="g4e8729f7b5b33cf7d07e96973dfbb232" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH10SREQSTATUS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01589">1589</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e98a171a942ec5c3c5087bc5f4cc24e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH11SREQSTATUS" ref="g5e98a171a942ec5c3c5087bc5f4cc24e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH11SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01590">1590</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5afd20928e4ada8f470769862e85458c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT" ref="g5afd20928e4ada8f470769862e85458c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH11SREQSTATUS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01594">1594</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g54a7de7ef3e0b33e86bcc40c5db0d088"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH1SREQSTATUS" ref="g54a7de7ef3e0b33e86bcc40c5db0d088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01540">1540</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g193cb364623c88cb508dca279b7e698b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT" ref="g193cb364623c88cb508dca279b7e698b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01544">1544</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1d03bb897d9fe1bb9fae50820f447b4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH2SREQSTATUS" ref="gc1d03bb897d9fe1bb9fae50820f447b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01545">1545</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bdfe8f1d5a96d1ef1d3364a7dc5897a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT" ref="g2bdfe8f1d5a96d1ef1d3364a7dc5897a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01549">1549</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb7e3e35eaf6892421d6e7b286a490d5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH3SREQSTATUS" ref="gfb7e3e35eaf6892421d6e7b286a490d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01550">1550</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbed1415c8fad7709dde4311b0d66c602"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT" ref="gbed1415c8fad7709dde4311b0d66c602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01554">1554</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ced60eb83be417fffbd322fe4b0d6c4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH4SREQSTATUS" ref="g8ced60eb83be417fffbd322fe4b0d6c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01555">1555</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb34a2a86e2ada817af6998a135bf760b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT" ref="gb34a2a86e2ada817af6998a135bf760b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01559">1559</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g44104a6766e70127964369bdf2290398"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH5SREQSTATUS" ref="g44104a6766e70127964369bdf2290398" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01560">1560</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gded7a046b8d8eb762ccb0140bb923551"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT" ref="gded7a046b8d8eb762ccb0140bb923551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01564">1564</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0dd3e28000f2782f0df933bd348da73"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH6SREQSTATUS" ref="gc0dd3e28000f2782f0df933bd348da73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH6SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01565">1565</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gafdfca9ba45ade7179278f4dc2e1c1f8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT" ref="gafdfca9ba45ade7179278f4dc2e1c1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH6SREQSTATUS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01569">1569</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd41d0f281772262cdcbed2d7f386a6f9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH7SREQSTATUS" ref="gd41d0f281772262cdcbed2d7f386a6f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH7SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01570">1570</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdfbafcccf167b2fd51174b3ae1661a0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT" ref="gcdfbafcccf167b2fd51174b3ae1661a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH7SREQSTATUS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01574">1574</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g388d4303aaa1d5256395386f4ea3f262"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH8SREQSTATUS" ref="g388d4303aaa1d5256395386f4ea3f262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH8SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01575">1575</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g36f9810cdf0aeeabd9e538681673525f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT" ref="g36f9810cdf0aeeabd9e538681673525f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH8SREQSTATUS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01579">1579</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5616005dbe0d48793113e676483de6cc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH9SREQSTATUS" ref="g5616005dbe0d48793113e676483de6cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH9SREQSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Single Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01580">1580</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f46f63be74a3fd8f8f213201a948415"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT" ref="g2f46f63be74a3fd8f8f213201a948415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSREQSTATUS_CH9SREQSTATUS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSREQSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01584">1584</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g23da3d7a5285e88f0d68ff57158449cd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH0SWREQ" ref="g23da3d7a5285e88f0d68ff57158449cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00754">754</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gabac0dd5d6723675b6965ac77e60e9ec"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH0SWREQ_DEFAULT" ref="gabac0dd5d6723675b6965ac77e60e9ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00758">758</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g028f0dcef94f764beda68ea796b367aa"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH10SWREQ" ref="g028f0dcef94f764beda68ea796b367aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH10SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00804">804</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8858fa81474d39e110832b5289fe7ff"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH10SWREQ_DEFAULT" ref="gd8858fa81474d39e110832b5289fe7ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH10SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH10SWREQ_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00808">808</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g41bbd828abc246251bfcacfd437852ac"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH11SWREQ" ref="g41bbd828abc246251bfcacfd437852ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH11SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00809">809</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga985d81d50872c4e01012a07b0d6ea15"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH11SWREQ_DEFAULT" ref="ga985d81d50872c4e01012a07b0d6ea15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH11SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH11SWREQ_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00813">813</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d23774c1a0e0cea5f1217f920fd994a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH1SWREQ" ref="g7d23774c1a0e0cea5f1217f920fd994a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00759">759</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga10645d02fa536e48cbe47273c98654c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH1SWREQ_DEFAULT" ref="ga10645d02fa536e48cbe47273c98654c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00763">763</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g357190a7902b974809376f5553b35884"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH2SWREQ" ref="g357190a7902b974809376f5553b35884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00764">764</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g290458510325184b6170880a24a9019f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH2SWREQ_DEFAULT" ref="g290458510325184b6170880a24a9019f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00768">768</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g154034e172b5565eb833c14d87f1873b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH3SWREQ" ref="g154034e172b5565eb833c14d87f1873b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00769">769</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g19ca722bc2d21b7b6255ea09d1c4664b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH3SWREQ_DEFAULT" ref="g19ca722bc2d21b7b6255ea09d1c4664b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00773">773</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ad00ea8417675c2c6e30cc86f3fb898"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH4SWREQ" ref="g1ad00ea8417675c2c6e30cc86f3fb898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00774">774</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9772b335935a17ca715d8466fd8690af"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH4SWREQ_DEFAULT" ref="g9772b335935a17ca715d8466fd8690af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00778">778</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ee9344ae889b91a6f0f5302bd35dce1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH5SWREQ" ref="g8ee9344ae889b91a6f0f5302bd35dce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00779">779</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa1c03d5f7d7b58f7da15e70328d3916"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH5SWREQ_DEFAULT" ref="gaa1c03d5f7d7b58f7da15e70328d3916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00783">783</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb70c884bdc46daf8938f3a35e7f27d5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH6SWREQ" ref="gdb70c884bdc46daf8938f3a35e7f27d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH6SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00784">784</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ca6c1630ef037250469021f561ce47c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH6SWREQ_DEFAULT" ref="g3ca6c1630ef037250469021f561ce47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH6SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH6SWREQ_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00788">788</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4a5fcad518b1583492ec26b2e3808ef"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH7SWREQ" ref="ga4a5fcad518b1583492ec26b2e3808ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH7SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00789">789</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g46e19049bcd247a2523f86537ba9aaaa"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH7SWREQ_DEFAULT" ref="g46e19049bcd247a2523f86537ba9aaaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH7SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH7SWREQ_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00793">793</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge361be2092d7233c0b190ca0075fb093"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH8SWREQ" ref="ge361be2092d7233c0b190ca0075fb093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH8SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00794">794</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9ec82dd3e8067d26644584fcf98be7d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH8SWREQ_DEFAULT" ref="gf9ec82dd3e8067d26644584fcf98be7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH8SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH8SWREQ_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00798">798</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8156c3d8927db0f17d7676d2fb12fd1f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH9SWREQ" ref="g8156c3d8927db0f17d7676d2fb12fd1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH9SWREQ&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Software Request 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00799">799</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g821fe84f350f860d17843bae7f7412dd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHSWREQ_CH9SWREQ_DEFAULT" ref="g821fe84f350f860d17843bae7f7412dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHSWREQ_CH9SWREQ_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHSWREQ_CH9SWREQ_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHSWREQ 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00803">803</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebebf11f5ae0cc3799f7c37a345b4df5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH08USEBURSTC" ref="gebebf11f5ae0cc3799f7c37a345b4df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH08USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00926">926</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29178df07d124504af0837ea2c864d9f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT" ref="g29178df07d124504af0837ea2c864d9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH08USEBURSTC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00930">930</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4bfdbcc5b0d6b7c2ee65fa107b91560"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH0USEBURSTC" ref="gb4bfdbcc5b0d6b7c2ee65fa107b91560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00886">886</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd36c8e5c4ddd39db945abd3f2bc0be5e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT" ref="gd36c8e5c4ddd39db945abd3f2bc0be5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00890">890</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3a9f92bcbf79596cb76c65bf364801a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH10USEBURSTC" ref="ge3a9f92bcbf79596cb76c65bf364801a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH10USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00936">936</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8ba4c0356d91ee4bcc8caeda6ab9efc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT" ref="gc8ba4c0356d91ee4bcc8caeda6ab9efc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH10USEBURSTC_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00940">940</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gadb5c3410ef6525e01c857f20281f0cb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH11USEBURSTC" ref="gadb5c3410ef6525e01c857f20281f0cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH11USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00941">941</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g50a7a8ad4e2fc5fd90541343312b835a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT" ref="g50a7a8ad4e2fc5fd90541343312b835a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH11USEBURSTC_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00945">945</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g55039d908c1eaffb485abbab847903e2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH1USEBURSTC" ref="g55039d908c1eaffb485abbab847903e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00891">891</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf85d498a3cc7effac1a72f83fd83eef2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT" ref="gf85d498a3cc7effac1a72f83fd83eef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00895">895</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c3f49284b86dbd64c7a07991f2254e2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH2USEBURSTC" ref="g1c3f49284b86dbd64c7a07991f2254e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00896">896</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g51097031754a23a1b3ade0e95486817e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT" ref="g51097031754a23a1b3ade0e95486817e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00900">900</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b5d38668e9c30c6bb608038cff7c8e0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH3USEBURSTC" ref="g7b5d38668e9c30c6bb608038cff7c8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00901">901</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g86c4539553edb8f2b37d4f5df985f5de"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT" ref="g86c4539553edb8f2b37d4f5df985f5de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00905">905</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f36da176ce8279629b6d5fe14ef4884"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH4USEBURSTC" ref="g5f36da176ce8279629b6d5fe14ef4884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00906">906</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g05667be5e7fa309e42b912d5c86885e6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT" ref="g05667be5e7fa309e42b912d5c86885e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00910">910</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf77a029d26e722d36b2b769be0676ee2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH5USEBURSTC" ref="gf77a029d26e722d36b2b769be0676ee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00911">911</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc6e4be637c799fc74d4fcd8f969baa4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT" ref="gcc6e4be637c799fc74d4fcd8f969baa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00915">915</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bfd884350afff20fe08bb65fa8421c9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH6USEBURSTC" ref="g2bfd884350afff20fe08bb65fa8421c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH6USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00916">916</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge39248eb499b18fb8eb6050200e75262"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT" ref="ge39248eb499b18fb8eb6050200e75262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH6USEBURSTC_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00920">920</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf9e80b20c35fe042fd54a09f948776f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH7USEBURSTC" ref="gaf9e80b20c35fe042fd54a09f948776f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH7USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00921">921</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8409702bd8ef58035b87a53dafca601a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT" ref="g8409702bd8ef58035b87a53dafca601a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH7USEBURSTC_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00925">925</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g29469c64f7c67270c7275a89db264d7c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH9USEBURSTC" ref="g29469c64f7c67270c7275a89db264d7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH9USEBURSTC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Useburst Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00931">931</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8f270ce0cecbb168ce0e39e3968a508"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT" ref="ga8f270ce0cecbb168ce0e39e3968a508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTC_CH9USEBURSTC_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00935">935</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ff406152206e47f23fcbebb1d3fe543"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH0USEBURSTS" ref="g2ff406152206e47f23fcbebb1d3fe543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00818">818</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g82cfe283a8f593162dcc9a4adc68ef10"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY" ref="g82cfe283a8f593162dcc9a4adc68ef10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BURSTONLY for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00826">826</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd55963c08f9236f5826ce94929709c1b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT" ref="gd55963c08f9236f5826ce94929709c1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00824">824</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g98379e3d5c9fa85861d27e8b0a1e20db"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST" ref="g98379e3d5c9fa85861d27e8b0a1e20db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SINGLEANDBURST for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00825">825</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f81e1a83ad0dd74174c17dcf91fa1f9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH10USEBURSTS" ref="g0f81e1a83ad0dd74174c17dcf91fa1f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH10USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00872">872</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e34c5bc15e229fb2ae6dad1fd55d32e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT" ref="g2e34c5bc15e229fb2ae6dad1fd55d32e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH10USEBURSTS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00876">876</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g60a787f104d336dfd1f75dce8e735d06"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH11USEBURSTS" ref="g60a787f104d336dfd1f75dce8e735d06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH11USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00877">877</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4388218ebd44017e932d688bdf1bcbfe"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT" ref="g4388218ebd44017e932d688bdf1bcbfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH11USEBURSTS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00881">881</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g42bb5589204b3c5d7e918b8864fc232b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH1USEBURSTS" ref="g42bb5589204b3c5d7e918b8864fc232b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00827">827</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g405d1f59473bc3bfcd9afc4ca41090db"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT" ref="g405d1f59473bc3bfcd9afc4ca41090db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00831">831</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb588defaa804e1b0a25cacb89a8c3436"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH2USEBURSTS" ref="gb588defaa804e1b0a25cacb89a8c3436" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00832">832</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa54c1c392d6c3fba6da6159c36e57f7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT" ref="gaa54c1c392d6c3fba6da6159c36e57f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00836">836</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g32ca8a34ae88900e7557e83a0ec37086"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH3USEBURSTS" ref="g32ca8a34ae88900e7557e83a0ec37086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00837">837</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d9a52bbc2eba985cb3d6869fa2e1701"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT" ref="g8d9a52bbc2eba985cb3d6869fa2e1701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00841">841</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9297b0532baae03ab69d05250ba7df0d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH4USEBURSTS" ref="g9297b0532baae03ab69d05250ba7df0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00842">842</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g44f2d5e71955ec331d785d4358a48eb3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT" ref="g44f2d5e71955ec331d785d4358a48eb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00846">846</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g24caa0d9c5779b00584055fecc96b8ff"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH5USEBURSTS" ref="g24caa0d9c5779b00584055fecc96b8ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00847">847</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g77ed962f848d9521375da373458071da"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT" ref="g77ed962f848d9521375da373458071da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00851">851</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g183cbde48592a162d5f05e07e19a74ad"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH6USEBURSTS" ref="g183cbde48592a162d5f05e07e19a74ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH6USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00852">852</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g12f5f05b777b68fb5412aeb9b3ef2183"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT" ref="g12f5f05b777b68fb5412aeb9b3ef2183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH6USEBURSTS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00856">856</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gff752d0047b60530a8ee5d5b4a544184"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH7USEBURSTS" ref="gff752d0047b60530a8ee5d5b4a544184" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH7USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00857">857</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3505dc0aa997b8c6a025d67bb138e85"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT" ref="ge3505dc0aa997b8c6a025d67bb138e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH7USEBURSTS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00861">861</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaec1d07bebe401459431a89bcf0401d1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH8USEBURSTS" ref="gaec1d07bebe401459431a89bcf0401d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH8USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00862">862</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g46fedc36a685094c311c1d4b62d4fd63"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT" ref="g46fedc36a685094c311c1d4b62d4fd63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH8USEBURSTS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00866">866</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb7a338543eee371e98655598f3c0267"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH9USEBURSTS" ref="gdb7a338543eee371e98655598f3c0267" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH9USEBURSTS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Useburst Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00867">867</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d3a201acdcc21fb5118c9f9bf9ebc11"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT" ref="g7d3a201acdcc21fb5118c9f9bf9ebc11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHUSEBURSTS_CH9USEBURSTS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHUSEBURSTS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00871">871</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2be27518e202c32beab24941a9aa9f56"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH0WAITSTATUS" ref="g2be27518e202c32beab24941a9aa9f56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00690">690</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gae21d399c8272f3762996aad21af39d6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT" ref="gae21d399c8272f3762996aad21af39d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00694">694</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ee40c5c867bcccdbaf3af386c65c66a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH10WAITSTATUS" ref="g0ee40c5c867bcccdbaf3af386c65c66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH10WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00740">740</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g45145471e045643c50dbee3d28885481"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT" ref="g45145471e045643c50dbee3d28885481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH10WAITSTATUS_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00744">744</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb83ea347de7f104f8631b97903dc5220"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH11WAITSTATUS" ref="gb83ea347de7f104f8631b97903dc5220" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH11WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00745">745</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g818bb1bc5b16543715386efcf93c25bc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT" ref="g818bb1bc5b16543715386efcf93c25bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH11WAITSTATUS_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00749">749</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge934e57291f6777ff49bb879e4610da4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH1WAITSTATUS" ref="ge934e57291f6777ff49bb879e4610da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00695">695</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g738f81654da194aa25dcd3a11a8241bc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT" ref="g738f81654da194aa25dcd3a11a8241bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00699">699</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c415d5e00d92ea5edaf0af3ad2659b0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH2WAITSTATUS" ref="g5c415d5e00d92ea5edaf0af3ad2659b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00700">700</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a75e7998cc25fedb7b139074469f0b9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT" ref="g1a75e7998cc25fedb7b139074469f0b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00704">704</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ce42bd48848b8ec4442f87003db58b7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH3WAITSTATUS" ref="g7ce42bd48848b8ec4442f87003db58b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00705">705</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5548a397011f5cb5d2a5ef464696f241"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT" ref="g5548a397011f5cb5d2a5ef464696f241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00709">709</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge252d8e33e5650ae3645faa9a93e74e0"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH4WAITSTATUS" ref="ge252d8e33e5650ae3645faa9a93e74e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00710">710</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gaedfac237530c034fef67fc7e7471ddf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT" ref="gaedfac237530c034fef67fc7e7471ddf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00714">714</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g93a1dfdbfe84e61c0e8329b9117bec6c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH5WAITSTATUS" ref="g93a1dfdbfe84e61c0e8329b9117bec6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00715">715</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g59545b1b5211702504cfd9f2284b095f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT" ref="g59545b1b5211702504cfd9f2284b095f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00719">719</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd94cc49c8e9276a700e2d0ba29498359"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH6WAITSTATUS" ref="gd94cc49c8e9276a700e2d0ba29498359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH6WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00720">720</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g97c2e82aae070b47c7757a0edb6ad3bd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT" ref="g97c2e82aae070b47c7757a0edb6ad3bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH6WAITSTATUS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00724">724</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd301004991d1a26bb2adc30edf118d0e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH7WAITSTATUS" ref="gd301004991d1a26bb2adc30edf118d0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH7WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00725">725</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3ddce9cc5e63ac569c418bc06027bbd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT" ref="ga3ddce9cc5e63ac569c418bc06027bbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH7WAITSTATUS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00729">729</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g392e4047120ab950d35c147108507858"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH8WAITSTATUS" ref="g392e4047120ab950d35c147108507858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH8WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00730">730</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0924b1e3b461bf6a296323b85173afd9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT" ref="g0924b1e3b461bf6a296323b85173afd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH8WAITSTATUS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00734">734</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf5e64ee512e6a9c8bf51982d755064a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH9WAITSTATUS" ref="gcf5e64ee512e6a9c8bf51982d755064a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH9WAITSTATUS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Wait on Request Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00735">735</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g78125c483ff6d1533b32d1ecb732776c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT" ref="g78125c483ff6d1533b32d1ecb732776c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CHWAITSTATUS_CH9WAITSTATUS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CHWAITSTATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00739">739</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9942cb4bbf0bee23640cfa11013d8afe"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CONFIG_CHPROT" ref="g9942cb4bbf0bee23640cfa11013d8afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel Protection Control 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00665">665</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g42d647a30b5cc8f74ccf506e5aaeec3f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CONFIG_CHPROT_DEFAULT" ref="g42d647a30b5cc8f74ccf506e5aaeec3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_CHPROT_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00669">669</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g81aa7ec1a6e990962b9ee3df8f82c711"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CONFIG_EN" ref="g81aa7ec1a6e990962b9ee3df8f82c711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable DMA 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00660">660</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g04417301893c1c0aac33d8b001818e2f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CONFIG_EN_DEFAULT" ref="g04417301893c1c0aac33d8b001818e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CONFIG_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CONFIG 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00664">664</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4282959f607bb790ec88e1cba91ea556"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CTRL_DESCRECT" ref="g4282959f607bb790ec88e1cba91ea556" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DESCRECT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Descriptor Specifies Rectangle 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01875">1875</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c9eedbe73febc7d5a5e7b1ea6e31857"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CTRL_DESCRECT_DEFAULT" ref="g1c9eedbe73febc7d5a5e7b1ea6e31857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_DESCRECT_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CTRL_DESCRECT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01879">1879</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g420b0119eb5a032367e048e17809b046"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CTRL_PRDU" ref="g420b0119eb5a032367e048e17809b046" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_PRDU&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prevent Rect Descriptor Update 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01880">1880</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g626f50a923a8378ebd9a27b946096abf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CTRL_PRDU_DEFAULT" ref="g626f50a923a8378ebd9a27b946096abf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_PRDU_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CTRL_PRDU_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CTRL 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01884">1884</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gafd3fc302e00b3f3cec907a0149b8d5a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_CTRLBASE_CTRLBASE_DEFAULT" ref="gafd3fc302e00b3f3cec907a0149b8d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRLBASE_CTRLBASE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_CTRLBASE 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00677">677</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a72da743d1b4b5044077696e382f819"></a><!-- doxytag: member="efm32wg940f128.h::DMA_ERRORC_ERRORC" ref="g1a72da743d1b4b5044077696e382f819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bus Error Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01462">1462</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1cc17f9a5c414fae65f2cc0d5cea8e4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_ERRORC_ERRORC_DEFAULT" ref="gb1cc17f9a5c414fae65f2cc0d5cea8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ERRORC_ERRORC_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_ERRORC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01466">1466</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga51a08be9d6414cf9012385a3527d4df"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH0DONE" ref="ga51a08be9d6414cf9012385a3527d4df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 0 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01806">1806</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8329555faac2632db8e92bafbbb0f2fa"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH0DONE_DEFAULT" ref="g8329555faac2632db8e92bafbbb0f2fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01810">1810</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2620befcf37007aa8fe05ba9af32038"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH10DONE" ref="gf2620befcf37007aa8fe05ba9af32038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH10DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 10 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01856">1856</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a8fbfc4c8c083d7a73a070445c4e044"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH10DONE_DEFAULT" ref="g6a8fbfc4c8c083d7a73a070445c4e044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH10DONE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01860">1860</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4f209adfe4ceb9aaa807a9564262230"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH11DONE" ref="gc4f209adfe4ceb9aaa807a9564262230" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH11DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 11 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01861">1861</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dacf1a8a571be08f911498f713e2e35"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH11DONE_DEFAULT" ref="g1dacf1a8a571be08f911498f713e2e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH11DONE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01865">1865</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb47dfc0bdb4183996878d1b45b104c7f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH1DONE" ref="gb47dfc0bdb4183996878d1b45b104c7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 1 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01811">1811</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g634aff2e704f2fc55a3ccfe53ef8c74b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH1DONE_DEFAULT" ref="g634aff2e704f2fc55a3ccfe53ef8c74b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01815">1815</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a2b66296ba2b65f9f5b2dee6421a427"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH2DONE" ref="g3a2b66296ba2b65f9f5b2dee6421a427" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 2 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01816">1816</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga63d217c8754ffd9bdc64b1ee4bafaec"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH2DONE_DEFAULT" ref="ga63d217c8754ffd9bdc64b1ee4bafaec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01820">1820</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e02fb65fdafe4fccb37e95ecc7063c1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH3DONE" ref="g6e02fb65fdafe4fccb37e95ecc7063c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 3 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01821">1821</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d187357c9c8622ba8cb9cb2954988ff"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH3DONE_DEFAULT" ref="g7d187357c9c8622ba8cb9cb2954988ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01825">1825</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g96c4ccd8fd7a630bf3d0af39db99bd55"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH4DONE" ref="g96c4ccd8fd7a630bf3d0af39db99bd55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 4 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01826">1826</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8117f1c7976f0ee985aaa94302d119ce"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH4DONE_DEFAULT" ref="g8117f1c7976f0ee985aaa94302d119ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01830">1830</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9050ec555913f759d454af3da9755200"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH5DONE" ref="g9050ec555913f759d454af3da9755200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 5 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01831">1831</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge00967c8e1cc5ad36acc00d5b038896a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH5DONE_DEFAULT" ref="ge00967c8e1cc5ad36acc00d5b038896a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01835">1835</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g66ebdc51583209203f02ac2b47c9a5f8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH6DONE" ref="g66ebdc51583209203f02ac2b47c9a5f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH6DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 6 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01836">1836</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd24c42eff09bffbce5871f5d65e40096"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH6DONE_DEFAULT" ref="gd24c42eff09bffbce5871f5d65e40096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH6DONE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01840">1840</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7e1ea2751fcd78a8508bf8de320c6a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH7DONE" ref="gfe7e1ea2751fcd78a8508bf8de320c6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH7DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 7 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01841">1841</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8be90de8ffa2c192f6dc56d2815a0568"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH7DONE_DEFAULT" ref="g8be90de8ffa2c192f6dc56d2815a0568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH7DONE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01845">1845</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g53215008b32dd66a724d1ffb61f13f26"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH8DONE" ref="g53215008b32dd66a724d1ffb61f13f26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH8DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 8 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01846">1846</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g35984ec73d7c4836bcbdda4248ec2bf8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH8DONE_DEFAULT" ref="g35984ec73d7c4836bcbdda4248ec2bf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH8DONE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01850">1850</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g037f0a421bb1e9480f2003f877f595d4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH9DONE" ref="g037f0a421bb1e9480f2003f877f595d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH9DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 9 Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01851">1851</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga60b028a31cf73c81300914f04bbc0cd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_CH9DONE_DEFAULT" ref="ga60b028a31cf73c81300914f04bbc0cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_CH9DONE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01855">1855</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga96964fe667fbb1699a64f3e5b5e2fa9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_ERR" ref="ga96964fe667fbb1699a64f3e5b5e2fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Error Interrupt Flag Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01866">1866</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4f33aac19c9518238e0d34e928d9c09"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IEN_ERR_DEFAULT" ref="ge4f33aac19c9518238e0d34e928d9c09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IEN_ERR_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IEN 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01870">1870</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g578445fc79000465bed22b93d72b99f3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH0DONE" ref="g578445fc79000465bed22b93d72b99f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 0 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01599">1599</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3461d4649121fda6ef74fca6bdfbcf8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH0DONE_DEFAULT" ref="gf3461d4649121fda6ef74fca6bdfbcf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01603">1603</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf804c12e9b30329d29707f581eedfede"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH10DONE" ref="gf804c12e9b30329d29707f581eedfede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH10DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 10 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01649">1649</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g34e7be4d46918381f0cebab559ac7078"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH10DONE_DEFAULT" ref="g34e7be4d46918381f0cebab559ac7078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH10DONE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01653">1653</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7b450434d19fff21e19781fed5e0d03"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH11DONE" ref="gd7b450434d19fff21e19781fed5e0d03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH11DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 11 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01654">1654</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ad79c64ec098161641d3014aeaaa423"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH11DONE_DEFAULT" ref="g8ad79c64ec098161641d3014aeaaa423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH11DONE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01658">1658</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfdb19f1904fdcffd6581e94b37ad0f03"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH1DONE" ref="gfdb19f1904fdcffd6581e94b37ad0f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 1 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01604">1604</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a1687be4e50e981e402a654e6f44e41"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH1DONE_DEFAULT" ref="g5a1687be4e50e981e402a654e6f44e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01608">1608</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2afc88986f126109c322128fb2920d6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH2DONE" ref="gf2afc88986f126109c322128fb2920d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 2 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01609">1609</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g99a6a34b20ebb4f18e259fec70808d96"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH2DONE_DEFAULT" ref="g99a6a34b20ebb4f18e259fec70808d96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01613">1613</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1012d713c12603a2d19226e4bce0fb2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH3DONE" ref="ga1012d713c12603a2d19226e4bce0fb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 3 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01614">1614</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fc4a13e6f0ec623968fcff36e988f8b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH3DONE_DEFAULT" ref="g7fc4a13e6f0ec623968fcff36e988f8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01618">1618</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf75c70f7ae1b7150fcda089516b2e850"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH4DONE" ref="gf75c70f7ae1b7150fcda089516b2e850" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 4 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01619">1619</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8f2d2d301273229e5c03f6783046757"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH4DONE_DEFAULT" ref="gd8f2d2d301273229e5c03f6783046757" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01623">1623</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g86ea8c063110eab66fae23be80922048"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH5DONE" ref="g86ea8c063110eab66fae23be80922048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 5 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01624">1624</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g18b34ff8b746edcc7646933026c36d74"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH5DONE_DEFAULT" ref="g18b34ff8b746edcc7646933026c36d74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01628">1628</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ee9407c591b02472a6ed6106696c2d9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH6DONE" ref="g6ee9407c591b02472a6ed6106696c2d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH6DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 6 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01629">1629</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g64d0e0a127fe91c607de310087063bed"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH6DONE_DEFAULT" ref="g64d0e0a127fe91c607de310087063bed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH6DONE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01633">1633</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e9976dc6ec10b7ad2fbe829e4968b2d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH7DONE" ref="g8e9976dc6ec10b7ad2fbe829e4968b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH7DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 7 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01634">1634</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g932ae82dbd15bfdb9faf6cdc4a124cf1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH7DONE_DEFAULT" ref="g932ae82dbd15bfdb9faf6cdc4a124cf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH7DONE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01638">1638</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5afab379e049b22f4e54b1157e8ddbe3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH8DONE" ref="g5afab379e049b22f4e54b1157e8ddbe3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH8DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 8 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01639">1639</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g407efab71651777b7765497ab5936eaf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH8DONE_DEFAULT" ref="g407efab71651777b7765497ab5936eaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH8DONE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01643">1643</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b7da6d4a16cd8b39fea6c7d78eaa246"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH9DONE" ref="g8b7da6d4a16cd8b39fea6c7d78eaa246" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH9DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 9 Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01644">1644</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb36fc68292f281ec60dcc541688ef5ca"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_CH9DONE_DEFAULT" ref="gb36fc68292f281ec60dcc541688ef5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_CH9DONE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01648">1648</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6eab4cb33928b0235cbdbf6695057e9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_ERR" ref="gc6eab4cb33928b0235cbdbf6695057e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01659">1659</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3267cefe58443abd86319092c139413c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IF_ERR_DEFAULT" ref="g3267cefe58443abd86319092c139413c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IF_ERR_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IF_ERR_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IF 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01663">1663</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6bbfea2686ebe8c7c308aec61df8d4e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH0DONE" ref="gf6bbfea2686ebe8c7c308aec61df8d4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 0 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01737">1737</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g655a62a7037be4ead95dfc7753c7194a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH0DONE_DEFAULT" ref="g655a62a7037be4ead95dfc7753c7194a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01741">1741</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g68475b4c52f0fca5833a479adef5ed07"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH10DONE" ref="g68475b4c52f0fca5833a479adef5ed07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH10DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 10 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01787">1787</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd2d30e71d30c7cafcf0f2c76ba6099a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH10DONE_DEFAULT" ref="gfd2d30e71d30c7cafcf0f2c76ba6099a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH10DONE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01791">1791</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1d76c383cb3982fed5d4e891ff354c8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH11DONE" ref="gf1d76c383cb3982fed5d4e891ff354c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH11DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 11 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01792">1792</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6bd32afd6df0bec34ed1e7e173ab835"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH11DONE_DEFAULT" ref="ge6bd32afd6df0bec34ed1e7e173ab835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH11DONE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01796">1796</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5eb58f018e2f7f77201af93c44f3fd2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH1DONE" ref="gb5eb58f018e2f7f77201af93c44f3fd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 1 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01742">1742</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gebef41e728ac70f484a84cfc7008a886"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH1DONE_DEFAULT" ref="gebef41e728ac70f484a84cfc7008a886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01746">1746</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g599389e2c151d95a787d5d7bbca1ceba"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH2DONE" ref="g599389e2c151d95a787d5d7bbca1ceba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 2 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01747">1747</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a716ac40518228a8d6a789ccb2eaf89"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH2DONE_DEFAULT" ref="g0a716ac40518228a8d6a789ccb2eaf89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01751">1751</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1eb47a49a0e5d1c095b8d2cf05cc9281"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH3DONE" ref="g1eb47a49a0e5d1c095b8d2cf05cc9281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 3 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01752">1752</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g084cd51cafabb0f091cf0e448ac422fa"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH3DONE_DEFAULT" ref="g084cd51cafabb0f091cf0e448ac422fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01756">1756</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c7a995e6b218825ed1d895e26bde54d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH4DONE" ref="g8c7a995e6b218825ed1d895e26bde54d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 4 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01757">1757</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g16a60fca5e679d1d975fad698ff804a1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH4DONE_DEFAULT" ref="g16a60fca5e679d1d975fad698ff804a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01761">1761</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9786f89dbba2f47e61e4d022cee4203"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH5DONE" ref="gb9786f89dbba2f47e61e4d022cee4203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 5 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01762">1762</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dc3ecb4d4fc4bd8a250cd51f2266106"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH5DONE_DEFAULT" ref="g8dc3ecb4d4fc4bd8a250cd51f2266106" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01766">1766</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g09a92535e23b196a0ed4dfb0ed5a2a86"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH6DONE" ref="g09a92535e23b196a0ed4dfb0ed5a2a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH6DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 6 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01767">1767</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g48fb2412604da08aa2f1562e59613206"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH6DONE_DEFAULT" ref="g48fb2412604da08aa2f1562e59613206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH6DONE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01771">1771</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9a5fcfa35726a16ad417dc3b14bf362"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH7DONE" ref="ga9a5fcfa35726a16ad417dc3b14bf362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH7DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 7 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01772">1772</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7c0d73576790b207d92eac75dde7fea"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH7DONE_DEFAULT" ref="gc7c0d73576790b207d92eac75dde7fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH7DONE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01776">1776</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7e1dea2dfce8b5822206e5f6a364524"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH8DONE" ref="gf7e1dea2dfce8b5822206e5f6a364524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH8DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 8 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01777">1777</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g11caf0299c3fda45c7c8d8b75907ec2e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH8DONE_DEFAULT" ref="g11caf0299c3fda45c7c8d8b75907ec2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH8DONE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01781">1781</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ac0a27e5a3fdd788225775102a9edc5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH9DONE" ref="g3ac0a27e5a3fdd788225775102a9edc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH9DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 9 Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01782">1782</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8f9c12df17e033307e0f74062fbbd8fb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_CH9DONE_DEFAULT" ref="g8f9c12df17e033307e0f74062fbbd8fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_CH9DONE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01786">1786</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d1089e96ec9201ab9c6712ab96a9e61"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_ERR" ref="g7d1089e96ec9201ab9c6712ab96a9e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Error Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01797">1797</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d0bf36583e5e1dc9ca617159c44ed0c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFC_ERR_DEFAULT" ref="g7d0bf36583e5e1dc9ca617159c44ed0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFC_ERR_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFC 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01801">1801</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g60ca3d5d4b8cf3a512ae0ab94e77e62f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH0DONE" ref="g60ca3d5d4b8cf3a512ae0ab94e77e62f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 0 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01668">1668</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1425dd1a51ea8d27ed3c70ebea6be2d3"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH0DONE_DEFAULT" ref="g1425dd1a51ea8d27ed3c70ebea6be2d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH0DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01672">1672</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5356c2c73e5e9f90d566712e5ac5bf4e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH10DONE" ref="g5356c2c73e5e9f90d566712e5ac5bf4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH10DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 10 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01718">1718</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g03243172a6f726bd96e223d842ed56c5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH10DONE_DEFAULT" ref="g03243172a6f726bd96e223d842ed56c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH10DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH10DONE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01722">1722</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0662aff5df58325319ad9445ac481eef"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH11DONE" ref="g0662aff5df58325319ad9445ac481eef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH11DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 11 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01723">1723</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g48d62c4f6c0421241c6afac499036fe1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH11DONE_DEFAULT" ref="g48d62c4f6c0421241c6afac499036fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH11DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH11DONE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01727">1727</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g677c10eb7bed83883d9057ca050403d2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH1DONE" ref="g677c10eb7bed83883d9057ca050403d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 1 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01673">1673</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g67ab940da9bb228148184bbdcc8402a5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH1DONE_DEFAULT" ref="g67ab940da9bb228148184bbdcc8402a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH1DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01677">1677</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g65eb0025ac7a468b11eda46b44054253"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH2DONE" ref="g65eb0025ac7a468b11eda46b44054253" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 2 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01678">1678</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g566aea8925025ed8cf6855d4c1163a23"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH2DONE_DEFAULT" ref="g566aea8925025ed8cf6855d4c1163a23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH2DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01682">1682</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g17869f514f8d6a6df5fc0ae1ac96f2f5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH3DONE" ref="g17869f514f8d6a6df5fc0ae1ac96f2f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 3 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01683">1683</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a6a8203baec1e04535e852dee502f8f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH3DONE_DEFAULT" ref="g5a6a8203baec1e04535e852dee502f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH3DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01687">1687</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59d97918c2e3863338322e069329fd7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH4DONE" ref="gc59d97918c2e3863338322e069329fd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 4 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01688">1688</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e392ee887156a16cedcbeff8f540fec"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH4DONE_DEFAULT" ref="g8e392ee887156a16cedcbeff8f540fec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH4DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01692">1692</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gae9937d06d57299ea9a39e7324da12a8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH5DONE" ref="gae9937d06d57299ea9a39e7324da12a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 5 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01693">1693</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb4013a5ef1eb90253fd552e9445f7c8"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH5DONE_DEFAULT" ref="gdb4013a5ef1eb90253fd552e9445f7c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH5DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01697">1697</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g678a90cbb249ad8584c26c3c9d44c94c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH6DONE" ref="g678a90cbb249ad8584c26c3c9d44c94c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH6DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 6 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01698">1698</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4805fc52dc9ed6fa1e8631a3f307a2f6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH6DONE_DEFAULT" ref="g4805fc52dc9ed6fa1e8631a3f307a2f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH6DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH6DONE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01702">1702</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9131c4955194f866846151c31777e56"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH7DONE" ref="gf9131c4955194f866846151c31777e56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH7DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 7 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01703">1703</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g306f70af4a6409e07f8f0664d8fa0fb6"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH7DONE_DEFAULT" ref="g306f70af4a6409e07f8f0664d8fa0fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH7DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH7DONE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01707">1707</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gcaf29c529c5a1ece1c5b496cab1e26d1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH8DONE" ref="gcaf29c529c5a1ece1c5b496cab1e26d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH8DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 8 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01708">1708</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga87cdc342325ad4711ffe4a052276e19"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH8DONE_DEFAULT" ref="ga87cdc342325ad4711ffe4a052276e19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH8DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH8DONE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01712">1712</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4744f462804047e87774913344f3e27"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH9DONE" ref="gb4744f462804047e87774913344f3e27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH9DONE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 9 Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01713">1713</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga71ae573baad2bd54a67e676d78a6a5a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_CH9DONE_DEFAULT" ref="ga71ae573baad2bd54a67e676d78a6a5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_CH9DONE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_CH9DONE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01717">1717</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g47a765a3aa429433500f038916d31c31"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_ERR" ref="g47a765a3aa429433500f038916d31c31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Error Interrupt Flag Set 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01728">1728</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ge58ab8a1cab6fcf511960aea64761fd5"></a><!-- doxytag: member="efm32wg940f128.h::DMA_IFS_ERR_DEFAULT" ref="ge58ab8a1cab6fcf511960aea64761fd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFS_ERR_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_IFS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01732">1732</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcfc220f6d405b344f0564ffe281a7ca"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP0_EN" ref="gbcfc220f6d405b344f0564ffe281a7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 0 Loop Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01957">1957</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gad0e235ccd773b9c6c8e8ac9112f8dce"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP0_EN_DEFAULT" ref="gad0e235ccd773b9c6c8e8ac9112f8dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_EN_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01961">1961</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g243e962dd990e93581ef2a149467ec05"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP0_WIDTH_DEFAULT" ref="g243e962dd990e93581ef2a149467ec05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP0_WIDTH_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_LOOP0_WIDTH_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_LOOP0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01956">1956</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga06f07cc32e81cf1e88a32bb0b452626"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP1_EN" ref="ga06f07cc32e81cf1e88a32bb0b452626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Channel 1 Loop Enable 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01970">1970</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g144a98d9d38b019c7efefe49ee660092"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP1_EN_DEFAULT" ref="g144a98d9d38b019c7efefe49ee660092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_EN_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01974">1974</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g191a4ffc87ead00f113fe430a3c83d3e"></a><!-- doxytag: member="efm32wg940f128.h::DMA_LOOP1_WIDTH_DEFAULT" ref="g191a4ffc87ead00f113fe430a3c83d3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_LOOP1_WIDTH_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_LOOP1_WIDTH_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_LOOP1 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01969">1969</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g312993280b6fbb3b185bf9bb4b00b0c2"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH0" ref="g312993280b6fbb3b185bf9bb4b00b0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01889">1889</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dd20a0281e0695244d750d5daf0632b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH0_DEFAULT" ref="g3dd20a0281e0695244d750d5daf0632b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01893">1893</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7bb82d54618046fdef9023b2ec1fbe1"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH1" ref="gf7bb82d54618046fdef9023b2ec1fbe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01894">1894</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd73f8b186f9fac9d7f4ac2735b1eeccc"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH10" ref="gd73f8b186f9fac9d7f4ac2735b1eeccc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH10&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01939">1939</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g912e6471fadddf52dbefd042b643327d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH10_DEFAULT" ref="g912e6471fadddf52dbefd042b643327d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH10_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH10_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01943">1943</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e5821e745f0f05c7bba3e93b6e2790f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH11" ref="g4e5821e745f0f05c7bba3e93b6e2790f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH11&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01944">1944</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c21420ceffc8be77c3c4ad5a4854b93"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH11_DEFAULT" ref="g8c21420ceffc8be77c3c4ad5a4854b93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH11_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH11_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01948">1948</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfb8a340af609fbb22670b68c9064840"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH1_DEFAULT" ref="gdfb8a340af609fbb22670b68c9064840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01898">1898</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3842eed9c9177d42b70633366aed12fd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH2" ref="g3842eed9c9177d42b70633366aed12fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH2&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01899">1899</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gadf3eee33483c8e6f4894f47ce86bdbe"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH2_DEFAULT" ref="gadf3eee33483c8e6f4894f47ce86bdbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH2_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH2_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01903">1903</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g01afb38cc45eaf5a46b49a1805b5e4cd"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH3" ref="g01afb38cc45eaf5a46b49a1805b5e4cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH3&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01904">1904</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9176e02d7f129ce880790e539c19937b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH3_DEFAULT" ref="g9176e02d7f129ce880790e539c19937b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH3_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH3_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01908">1908</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga60fd74a31b8a8d3015407dcaa557d1d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH4" ref="ga60fd74a31b8a8d3015407dcaa557d1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH4&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01909">1909</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g751e64331c3c98dae4f56098054fece4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH4_DEFAULT" ref="g751e64331c3c98dae4f56098054fece4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH4_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH4_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01913">1913</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga76e9c59a2f1a0d3c86c051c67e44c59"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH5" ref="ga76e9c59a2f1a0d3c86c051c67e44c59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH5&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01914">1914</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g601c68a48c6f91b66a8104b6e1be3a32"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH5_DEFAULT" ref="g601c68a48c6f91b66a8104b6e1be3a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH5_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH5_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01918">1918</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9ceea508828a4ad90dbc5bf55aa3612"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH6" ref="gc9ceea508828a4ad90dbc5bf55aa3612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH6&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01919">1919</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e5fe93a557f955ba07645693239df7f"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH6_DEFAULT" ref="g3e5fe93a557f955ba07645693239df7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH6_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH6_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01923">1923</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ee0e6c9b3a926c28fc86902efb25fb9"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH7" ref="g8ee0e6c9b3a926c28fc86902efb25fb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH7&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01924">1924</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6294f8a469732a2e4356dbf1ba639cf"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH7_DEFAULT" ref="gd6294f8a469732a2e4356dbf1ba639cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH7_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH7_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01928">1928</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gc52000dcc9c0c3d007dffed00ee0855b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH8" ref="gc52000dcc9c0c3d007dffed00ee0855b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH8&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01929">1929</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g88bde1f8cef29f0c0251ea1fcd8ba32d"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH8_DEFAULT" ref="g88bde1f8cef29f0c0251ea1fcd8ba32d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH8_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH8_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01933">1933</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g660848d25274ddc4dd1dccb3579a1f67"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH9" ref="g660848d25274ddc4dd1dccb3579a1f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH9&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Retain Descriptor State 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01934">1934</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d293d2c9da6bcf20de9b9747f4e4145"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RDS_RDSCH9_DEFAULT" ref="g4d293d2c9da6bcf20de9b9747f4e4145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RDS_RDSCH9_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RDS_RDSCH9_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RDS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01938">1938</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b74dd6ce60041085b835a94dec56836"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RECT0_DSTSTRIDE_DEFAULT" ref="g9b74dd6ce60041085b835a94dec56836" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_DSTSTRIDE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RECT0_DSTSTRIDE_DEFAULT &lt;&lt; 21)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01990">1990</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cda1c1fdd49392ce52a3c8907193453"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RECT0_HEIGHT_DEFAULT" ref="g9cda1c1fdd49392ce52a3c8907193453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_HEIGHT_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RECT0_HEIGHT_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01982">1982</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga38cb8751c8fb6fc2b573242ec7e3bab"></a><!-- doxytag: member="efm32wg940f128.h::DMA_RECT0_SRCSTRIDE_DEFAULT" ref="ga38cb8751c8fb6fc2b573242ec7e3bab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_RECT0_SRCSTRIDE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_RECT0_SRCSTRIDE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_RECT0 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l01986">1986</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd14af2bdf6008b86e6a380f02e31386c"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_CHNUM_DEFAULT" ref="gd14af2bdf6008b86e6a380f02e31386c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_CHNUM_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00655">655</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4ebbf0d899b79550c533149c3147c4b"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_EN" ref="ga4ebbf0d899b79550c533149c3147c4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Enable Status 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00621">621</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0022a9e388fefae83f37cbc36fdfcf78"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_EN_DEFAULT" ref="g0022a9e388fefae83f37cbc36fdfcf78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00625">625</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g161afa373c83e6414d42e33e7d4af138"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_DEFAULT" ref="g161afa373c83e6414d42e33e7d4af138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DEFAULT&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00640">640</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g405c39e8c006efdbd017b044ab64c0cb"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_DONE" ref="g405c39e8c006efdbd017b044ab64c0cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_DONE&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_DONE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DONE for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00650">650</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g2012a9340aeacdd304b4c5bb56f8b756"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_IDLE" ref="g2012a9340aeacdd304b4c5bb56f8b756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_IDLE&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_IDLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode IDLE for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00641">641</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="geedfad1994bf3451f78e44cf5cbdd10a"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_PERSCATTRANS" ref="geedfad1994bf3451f78e44cf5cbdd10a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_PERSCATTRANS&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PERSCATTRANS for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00651">651</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g6425fdcd4a904f3588d10e140e093d04"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_RDCHCTRLDATA" ref="g6425fdcd4a904f3588d10e140e093d04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDCHCTRLDATA&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RDCHCTRLDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00642">642</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="gd35d1b761b587f6aad09865b58e50bea"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_RDDSTENDPTR" ref="gd35d1b761b587f6aad09865b58e50bea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDDSTENDPTR&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RDDSTENDPTR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00644">644</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a2a678458971d5c4c3e2fdd4b5057ff"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_RDSRCDATA" ref="g1a2a678458971d5c4c3e2fdd4b5057ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCDATA&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RDSRCDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00645">645</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g91d9e2e399bf3643c96ac00aa4b28cb7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_RDSRCENDPTR" ref="g91d9e2e399bf3643c96ac00aa4b28cb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_RDSRCENDPTR&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RDSRCENDPTR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00643">643</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa1b47c8b1456d49df1f144ad811213"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_STALLED" ref="g0fa1b47c8b1456d49df1f144ad811213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_STALLED&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_STALLED &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode STALLED for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00649">649</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g405cd4043e3dc6c58ceafa11778538a4"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_WAITREQCLR" ref="g405cd4043e3dc6c58ceafa11778538a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WAITREQCLR&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WAITREQCLR for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00647">647</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b1ecc10aacb577f48aef77b022c0735"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_WRCHCTRLDATA" ref="g9b1ecc10aacb577f48aef77b022c0735" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRCHCTRLDATA&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WRCHCTRLDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00648">648</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fcf881c9d572cf2491549d58e9d63f7"></a><!-- doxytag: member="efm32wg940f128.h::DMA_STATUS_STATE_WRDSTDATA" ref="g7fcf881c9d572cf2491549d58e9d63f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_STATUS_STATE_WRDSTDATA&nbsp;&nbsp;&nbsp;(_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode WRDSTDATA for DMA_STATUS 
<p>
Definition at line <a class="el" href="efm32wg940f128_8h-source.html#l00646">646</a> of file <a class="el" href="efm32wg940f128_8h-source.html">efm32wg940f128.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:10:59 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
