{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520993904859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520993904874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 13 19:18:24 2018 " "Processing started: Tue Mar 13 19:18:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520993904874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993904874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993904874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520993911550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520993911557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_10m04_af_operators/ept_10m04_af_operators/src/ept_10m04_af_s2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_10m04_af_operators/ept_10m04_af_operators/src/ept_10m04_af_s2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_10M04_AF_S2_Top " "Found entity 1: EPT_10M04_AF_S2_Top" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993931738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993931738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_10M04_AF_S2_Top " "Elaborating entity \"EPT_10M04_AF_S2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520993932538 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "Mult0" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993937833 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "Div0" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993937833 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1520993937833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520993940915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993940976 ""}  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520993940976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/mult_0ls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993942379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993942379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520993946293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993946293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993946293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993946293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520993946293 ""}  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520993946293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/lpm_divide_dsl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993947217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993947217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993949084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993950981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993950981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993953448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993953448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/EPT_10M04_AF_S2_Top/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520993955741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520993955741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1520993959666 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520993978049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520993978049 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[0\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[1\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[2\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[3\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[4\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[5\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[6\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOGICAL_NEGATION_B\[7\] " "No output dependent on input pin \"LOGICAL_NEGATION_B\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|LOGICAL_NEGATION_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[0\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[1\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[2\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[3\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[4\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[5\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[6\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BITWISE_NEGATION_B\[7\] " "No output dependent on input pin \"BITWISE_NEGATION_B\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|BITWISE_NEGATION_B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_A\[0\] " "No output dependent on input pin \"CONCATENATION_A\[0\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_A\[1\] " "No output dependent on input pin \"CONCATENATION_A\[1\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_A\[2\] " "No output dependent on input pin \"CONCATENATION_A\[2\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_A\[3\] " "No output dependent on input pin \"CONCATENATION_A\[3\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_B\[4\] " "No output dependent on input pin \"CONCATENATION_B\[4\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_B\[5\] " "No output dependent on input pin \"CONCATENATION_B\[5\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_B\[6\] " "No output dependent on input pin \"CONCATENATION_B\[6\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONCATENATION_B\[7\] " "No output dependent on input pin \"CONCATENATION_B\[7\]\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "H:/Jolly/Code_FPGA/EPT_10M04_AF_Operators/EPT_10M04_AF_Operators/src/EPT_10M04_AF_S2_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1520993998525 "|EPT_10M04_AF_S2_Top|CONCATENATION_B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1520993998525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "650 " "Implemented 650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "232 " "Implemented 232 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520993998570 ""} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Implemented 176 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520993998570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520993998570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1520993998570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520993998570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520994000124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 13 19:19:59 2018 " "Processing ended: Tue Mar 13 19:19:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520994000124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520994000124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520994000124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520994000124 ""}
