# AXIUART ãƒ†ã‚¹ãƒˆç’°å¢ƒ - å®Œå…¨æ¦‚è¦

**ä½œæˆæ—¥**: 2025-12-07  
**ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹**: âœ… Production Ready  
**ç’°å¢ƒãƒãƒ¼ã‚¸ãƒ§ãƒ³**: Simplified UVM (UBUS Pattern)

---

## ğŸ“Š ç’°å¢ƒæ§‹æˆã‚µãƒãƒªãƒ¼

### åŸºæœ¬æƒ…å ±
- **UVMç’°å¢ƒ**: `sim/uvm/` (ONLYç’°å¢ƒ)
- **è¨­è¨ˆãƒ‘ã‚¿ãƒ¼ãƒ³**: UBUSå‚ç…§ã‚¹ã‚¿ã‚¤ãƒ«
- **ãƒ•ã‚¡ã‚¤ãƒ«æ•°**: 14ãƒ•ã‚¡ã‚¤ãƒ« (æ—§ç’°å¢ƒ49ãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰71%å‰Šæ¸›)
- **DSIM ãƒãƒ¼ã‚¸ãƒ§ãƒ³**: 2025.1.0
- **UVM ãƒãƒ¼ã‚¸ãƒ§ãƒ³**: 1.2 (DSIMå†…è”µ)

### æœ€æ–°å®Ÿè¡Œçµæœ
```
å®Ÿè¡Œæ—¥æ™‚: 2025-12-07 23:22
ãƒ†ã‚¹ãƒˆå: axiuart_basic_test
çµæœ: âœ… UVM TEST PASSED
å®Ÿè¡Œæ™‚é–“: 52.168 ms (ä»®æƒ³æ™‚é–“)
å…¨ä½“æ™‚é–“: ~32ç§’ (ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«+å®Ÿè¡Œ)
Exit Code: 0
ãƒ­ã‚°ã‚µã‚¤ã‚º: 26 KB (æ”¹å–„å‰: 880MB!)
æ³¢å½¢ã‚µã‚¤ã‚º: 24.5 MB (.mxdå½¢å¼)
```

---

## ğŸ—ï¸ ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹é€ 

```
sim/
â”œâ”€â”€ uvm/                         â† å”¯ä¸€ã®UVMç’°å¢ƒ
â”‚   â”œâ”€â”€ sv/                      â† æ¤œè¨¼ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆ (9ãƒ•ã‚¡ã‚¤ãƒ«)
â”‚   â”‚   â”œâ”€â”€ axiuart_pkg.sv            - å˜ä¸€ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ (UBUSæ–¹å¼)
â”‚   â”‚   â”œâ”€â”€ uart_transaction.sv       - ãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³å®šç¾©
â”‚   â”‚   â”œâ”€â”€ uart_agent.sv             - Agent (Driver+Monitor+Sequencerçµ±åˆ)
â”‚   â”‚   â”œâ”€â”€ uart_driver.sv            - UARTé€å—ä¿¡ãƒ‰ãƒ©ã‚¤ãƒãƒ¼
â”‚   â”‚   â”œâ”€â”€ uart_monitor.sv           - UARTç›£è¦– (ãƒ­ã‚°ã‚¹ãƒ‘ãƒ ä¿®æ­£æ¸ˆã¿)
â”‚   â”‚   â”œâ”€â”€ uart_sequencer.sv         - ã‚·ãƒ¼ã‚±ãƒ³ã‚µãƒ¼
â”‚   â”‚   â”œâ”€â”€ uart_sequence_lib.sv      - Reset/Write sequences
â”‚   â”‚   â”œâ”€â”€ axiuart_env.sv            - ãƒˆãƒƒãƒ—ãƒ¬ãƒ™ãƒ«ç’°å¢ƒ
â”‚   â”‚   â””â”€â”€ axiuart_scoreboard.sv     - ã‚¹ã‚³ã‚¢ãƒœãƒ¼ãƒ‰
â”‚   â”‚
â”‚   â”œâ”€â”€ tb/                      â† ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ (5ãƒ•ã‚¡ã‚¤ãƒ«)
â”‚   â”‚   â”œâ”€â”€ axiuart_tb_top.sv         - ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (Clock/Interface/DUT)
â”‚   â”‚   â”œâ”€â”€ axiuart_test_lib.sv       - ãƒ†ã‚¹ãƒˆãƒ©ã‚¤ãƒ–ãƒ©ãƒª
â”‚   â”‚   â”œâ”€â”€ axiuart_basic_test.sv     - åŸºæœ¬ãƒ†ã‚¹ãƒˆ (Reset + Write)
â”‚   â”‚   â”œâ”€â”€ dsim_config.f             - DSIMè¨­å®šãƒ•ã‚¡ã‚¤ãƒ« (RTL/TBçµ±åˆ)
â”‚   â”‚   â””â”€â”€ minimal_config.f          - æœ€å°æ§‹æˆãƒ†ã‚¹ãƒˆç”¨
â”‚   â”‚
â”‚   â”œâ”€â”€ launch_test.py           â† ãƒ†ã‚¹ãƒˆèµ·å‹•ã‚¹ã‚¯ãƒªãƒ—ãƒˆ
â”‚   â”œâ”€â”€ setup_simplified_env.ps1 â† PowerShellç’°å¢ƒåˆæœŸåŒ–
â”‚   â”œâ”€â”€ README.md                â† ç’°å¢ƒèª¬æ˜
â”‚   â””â”€â”€ README_STATUS.md         â† å®Ÿè¡Œã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ãƒ»ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°
â”‚
â”œâ”€â”€ exec/                        â† å®Ÿè¡Œçµæœ (çµ±ä¸€å‡ºåŠ›å…ˆ)
â”‚   â”œâ”€â”€ logs/                    - ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒ­ã‚° (*.log)
â”‚   â”‚   â””â”€â”€ axiuart_basic_test_YYYYMMDD_HHMMSS.log
â”‚   â”œâ”€â”€ wave/                    - æ³¢å½¢ãƒ•ã‚¡ã‚¤ãƒ« (*.mxd, *.vcd)
â”‚   â”‚   â””â”€â”€ axiuart_basic_test_YYYYMMDD_HHMMSS.mxd
â”‚   â””â”€â”€ dsim.env                 - DSIMç’°å¢ƒè¨­å®š
â”‚
â””â”€â”€ reports/                     â† ã‚«ãƒãƒ¬ãƒƒã‚¸ãƒ¬ãƒãƒ¼ãƒˆç­‰ (æœªä½¿ç”¨)

rtl/                             â† RTLè¨­è¨ˆãƒ•ã‚¡ã‚¤ãƒ«
â”œâ”€â”€ interfaces/
â”‚   â”œâ”€â”€ uart_if.sv               - UART Interface
â”‚   â””â”€â”€ axi4_lite_if.sv          - AXI4-Lite Interface
â”œâ”€â”€ fifo_sync.sv                 - åŒæœŸFIFO
â”œâ”€â”€ Uart_Rx.sv / Uart_Tx.sv      - UARTé€å—ä¿¡
â”œâ”€â”€ Crc8_Calculator.sv           - CRC8è¨ˆç®—
â”œâ”€â”€ Frame_Parser.sv              - ãƒ•ãƒ¬ãƒ¼ãƒ è§£æ
â”œâ”€â”€ Frame_Builder.sv             - ãƒ•ãƒ¬ãƒ¼ãƒ æ§‹ç¯‰
â”œâ”€â”€ Address_Aligner.sv           - ã‚¢ãƒ‰ãƒ¬ã‚¹ã‚¢ãƒ©ã‚¤ãƒ¡ãƒ³ãƒˆ
â”œâ”€â”€ Register_Block.sv            - ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ–ãƒ­ãƒƒã‚¯
â”œâ”€â”€ Axi4_Lite_Master.sv          - AXI4-Liteãƒã‚¹ã‚¿ãƒ¼
â”œâ”€â”€ Uart_Axi4_Bridge.sv          - UARTãƒ–ãƒªãƒƒã‚¸
â””â”€â”€ AXIUART_Top.sv               - ãƒˆãƒƒãƒ—ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ« (DUT)

mcp_server/                      â† MCPçµ±åˆã‚µãƒ¼ãƒãƒ¼
â”œâ”€â”€ dsim_uvm_server.py           - FastMCP UVMã‚µãƒ¼ãƒãƒ¼ (1239è¡Œ)
â”œâ”€â”€ dsim_fastmcp_server.py       - çµ±åˆã‚µãƒ¼ãƒãƒ¼
â”œâ”€â”€ mcp_client.py                - CLIã‚¯ãƒ©ã‚¤ã‚¢ãƒ³ãƒˆ
â”œâ”€â”€ tools/                       - ãƒ„ãƒ¼ãƒ«ç¾¤
â””â”€â”€ requirements.txt             - Pythonä¾å­˜é–¢ä¿‚
```

---

## ğŸ”§ ãƒ†ã‚¹ãƒˆå®Ÿè¡Œæ–¹æ³•

### æ–¹æ³•1: MCPçµŒç”± (æ¨å¥¨)

#### ç’°å¢ƒç¢ºèª
```powershell
python mcp_server/mcp_client.py --workspace . --tool check_dsim_environment
```

#### åˆ©ç”¨å¯èƒ½ãƒ†ã‚¹ãƒˆä¸€è¦§
```powershell
python mcp_server/mcp_client.py --workspace . --tool list_available_tests
```

#### ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«+å®Ÿè¡Œ (ä¸€æ‹¬)
```powershell
python mcp_server/mcp_client.py --workspace . --tool run_uvm_simulation_batch \
  --test-name axiuart_basic_test \
  --verbosity UVM_LOW \
  --compile-timeout 120 \
  --run-timeout 300
```

#### å€‹åˆ¥å®Ÿè¡Œ
```powershell
# ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã®ã¿
python mcp_server/mcp_client.py --workspace . --tool compile_design_only \
  --test-name axiuart_basic_test --verbosity UVM_LOW

# å®Ÿè¡Œã®ã¿ (ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ¸ˆã¿ã‚¤ãƒ¡ãƒ¼ã‚¸ä½¿ç”¨)
python mcp_server/mcp_client.py --workspace . --tool run_uvm_simulation \
  --test-name axiuart_basic_test --mode run --verbosity UVM_MEDIUM --waves
```

### æ–¹æ³•2: VS Code ã‚¿ã‚¹ã‚¯

`.vscode/tasks.json` ã«å®šç¾©æ¸ˆã¿:

- **ğŸš€ DSIM: Check Environment (Recommended)** - ç’°å¢ƒè¨ºæ–­
- **ğŸš€ DSIM: List Available Tests (Recommended)** - ãƒ†ã‚¹ãƒˆä¸€è¦§
- **ğŸš€ DSIM: Compile Design (Agent AI)** - ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«
- **DSIM: Run Basic Test (Compile Only - MCP)** - ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã®ã¿
- **DSIM: Run Basic Test (Full Simulation - MCP)** - ãƒ•ãƒ«ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³

### æ–¹æ³•3: MCP Tools (GitHub CopilotçµŒç”±)

GitHub Copilot Chatã‹ã‚‰ç›´æ¥å‘¼ã³å‡ºã—å¯èƒ½:

```
@workspace /tool mcp_dsim-uvm-fast_check_dsim_environment
@workspace /tool mcp_dsim-uvm-fast_list_available_tests
@workspace /tool mcp_dsim-uvm-fast_run_uvm_simulation_batch
```

---

## ğŸ“¦ ä¸»è¦ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆè©³ç´°

### 1. UVMãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ (`axiuart_pkg.sv`)

**ãƒ‘ã‚¿ãƒ¼ãƒ³**: å˜ä¸€ãƒ•ã‚¡ã‚¤ãƒ«ã«ã™ã¹ã¦ `include` (UBUSæ–¹å¼)

```systemverilog
package axiuart_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    
    // Transaction
    `include "uart_transaction.sv"
    
    // Agent components
    `include "uart_sequencer.sv"
    `include "uart_driver.sv"
    `include "uart_monitor.sv"
    `include "uart_agent.sv"
    
    // Sequences
    `include "uart_sequence_lib.sv"
    
    // Environment
    `include "axiuart_scoreboard.sv"
    `include "axiuart_env.sv"
endpackage
```

**ç‰¹å¾´**:
- âœ… ä¾å­˜é–¢ä¿‚ã®é †åºãŒæ˜ç¢º
- âœ… ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«é †åºã‚¨ãƒ©ãƒ¼ãªã—
- âœ… å˜ä¸€ãƒ•ã‚¡ã‚¤ãƒ«ç®¡ç†ã§ä¿å®ˆæ€§å‘ä¸Š

### 2. ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒˆãƒƒãƒ— (`axiuart_tb_top.sv`)

```systemverilog
module axiuart_tb_top;
    import uvm_pkg::*;
    import axiuart_pkg::*;
    `include "uvm_macros.svh"
    `include "axiuart_test_lib.sv"
    
    // Clockç”Ÿæˆ: 100MHz (10nså‘¨æœŸ)
    logic clk;
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    // Interface: uart_if ã®ã¿
    uart_if uart_vif(clk);
    
    // DUT: AXIUART_Top (å†…éƒ¨ã§AXI4-Liteãƒ–ãƒªãƒƒã‚¸å‹•ä½œ)
    AXIUART_Top #(
        .CLK_FREQ_HZ(125_000_000),
        .BAUD_RATE(115200),
        .UART_OVERSAMPLE(16),
        .AXI_TIMEOUT(2500),
        .RX_FIFO_DEPTH(64),
        .TX_FIFO_DEPTH(64),
        .MAX_LEN(16),
        .REG_BASE_ADDR(32'h0000_1000)
    ) dut (
        .clk(clk),
        .rst(uart_vif.rst),
        .uart_rx(uart_vif.uart_rx),
        .uart_tx(uart_vif.uart_tx),
        .uart_rts_n(uart_vif.uart_rts_n),
        .uart_cts_n(uart_vif.uart_cts_n),
        .led()  // Unconnected
    );
    
    // Config DBè¨­å®š & ãƒ†ã‚¹ãƒˆèµ·å‹•
    initial begin
        uvm_config_db#(virtual uart_if)::set(null, "*", "uart_vif", uart_vif);
        run_test("axiuart_basic_test");
    end
endmodule
```

### 3. åŸºæœ¬ãƒ†ã‚¹ãƒˆ (`axiuart_basic_test.sv`)

```systemverilog
class axiuart_basic_test extends uvm_test;
    `uvm_component_utils(axiuart_basic_test)
    
    axiuart_env env;
    
    virtual task run_phase(uvm_phase phase);
        axiuart_reset_sequence reset_seq;
        axiuart_write_sequence write_seq;
        
        phase.raise_objection(this);
        
        // 1. Reset Sequence
        reset_seq = axiuart_reset_sequence::type_id::create("reset_seq");
        reset_seq.start(env.uart_agt.sequencer);
        
        // 2. Write Sequence
        write_seq = axiuart_write_sequence::type_id::create("write_seq");
        write_seq.start(env.uart_agt.sequencer);
        
        #10000ns;  // Wait for completion
        phase.drop_objection(this);
    endtask
endclass
```

### 4. DSIMè¨­å®šãƒ•ã‚¡ã‚¤ãƒ« (`dsim_config.f`)

```verilog-filelist
# UVM Defines
+define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR
+define+DEFINE_SIM
+define+WAVES
+define+UVM_ENABLE_DEPRECATED_API

# UVM Trace
+UVM_OBJECTION_TRACE
+UVM_PHASE_TRACE

# Include paths
+incdir+../../../rtl/interfaces
+incdir+../../../rtl
+incdir+../sv
+incdir+.

# RTL Interface Definitions
../../../rtl/interfaces/uart_if.sv
../../../rtl/interfaces/axi4_lite_if.sv

# RTL Design Files (11å€‹)
../../../rtl/fifo_sync.sv
../../../rtl/Uart_Rx.sv
../../../rtl/Uart_Tx.sv
../../../rtl/Crc8_Calculator.sv
../../../rtl/Frame_Parser.sv
../../../rtl/Frame_Builder.sv
../../../rtl/Address_Aligner.sv
../../../rtl/Register_Block.sv
../../../rtl/Axi4_Lite_Master.sv
../../../rtl/Uart_Axi4_Bridge.sv
../../../rtl/AXIUART_Top.sv

# Testbench Top
./axiuart_tb_top.sv
```

---

## âœ… å®Ÿè£…æ¸ˆã¿æ©Ÿèƒ½

### 1. ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«&å®Ÿè¡Œ - å®Œå…¨æˆåŠŸ
- âœ… DSIMã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ­£å¸¸å‹•ä½œ
- âœ… UVMã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ­£å¸¸å‹•ä½œ
- âœ… ãƒ†ã‚¹ãƒˆæˆåŠŸç‡: 100% (1/1)
- âœ… æ³¢å½¢ç”Ÿæˆ: MXDå½¢å¼ (24.5MB)

### 2. MCPçµ±åˆ - FastMCP Edition
- âœ… `check_dsim_environment` - ç’°å¢ƒè¨ºæ–­
- âœ… `list_available_tests` - ãƒ†ã‚¹ãƒˆè‡ªå‹•æ¤œå‡º
- âœ… `compile_design_only` - ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«å°‚ç”¨ãƒ¢ãƒ¼ãƒ‰
- âœ… `run_uvm_simulation` - å®Ÿè¡Œãƒ¢ãƒ¼ãƒ‰ (compile/run/elaborate)
- âœ… `run_uvm_simulation_batch` - ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«+å®Ÿè¡Œä¸€æ‹¬
- âœ… `get_simulation_logs` - ãƒ­ã‚°è§£æ
- âœ… `analyze_vcd_waveform` - æ³¢å½¢è§£æ

### 3. è‡ªå‹•ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ— (NEW!)
- âœ… ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Œäº†å¾Œã€2æ—¥ä»¥ä¸Šå¤ã„ãƒ•ã‚¡ã‚¤ãƒ«ã‚’è‡ªå‹•å‰Šé™¤
- âœ… å¯¾è±¡: `sim/exec/logs/*.log`, `sim/exec/wave/*.{mxd,vcd,vpd}`
- âœ… å®Ÿè£…: `cleanup_old_files()` é–¢æ•° (dsim_uvm_server.py lines 700-747)
- âœ… æ¤œè¨¼æ¸ˆã¿: 3æ—¥å‰ã®ãƒ­ã‚°å‰Šé™¤æˆåŠŸ

### 4. ãƒ­ã‚°è§£ææ©Ÿèƒ½
- âœ… Severityé›†è¨ˆ (INFO/WARNING/ERROR/FATAL)
- âœ… ã‚³ãƒ³ãƒãƒ¼ãƒãƒ³ãƒˆåˆ¥ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸é›†è¨ˆ
- âœ… IDåˆ¥ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸é›†è¨ˆ
- âœ… Assertionå¤±æ•—æ¤œå‡º
- âœ… å®Ÿè¡Œæ™‚é–“è¨ˆæ¸¬
- âœ… JSONå½¢å¼å‡ºåŠ›

---

## ğŸ› éå»ã«ä¿®æ­£ã—ãŸé‡å¤§å•é¡Œ

### 1. âœ… UART Monitorç„¡é™ãƒ«ãƒ¼ãƒ— (ä¿®æ­£æ¸ˆã¿)

**ç—‡çŠ¶**:
- 5,216,826ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ç”Ÿæˆ
- 880MBãƒ­ã‚°ãƒ•ã‚¡ã‚¤ãƒ«
- ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³åœæ­¢

**åŸå› **:
```systemverilog
// å•é¡Œã‚³ãƒ¼ãƒ‰ (ä¿®æ­£å‰)
if (temp_byte != 8'hAA) return;  // åŒæœŸå¤±æ•—ã§å³ãƒªã‚¿ãƒ¼ãƒ³ â†’ ç„¡é™ãƒ«ãƒ¼ãƒ—
```

**ä¿®æ­£**:
```systemverilog
// ä¿®æ­£å¾Œ
do begin
    wait_for_byte(temp_byte);
end while (temp_byte != 8'hAA);  // åŒæœŸå–ã‚Œã‚‹ã¾ã§å¾…æ©Ÿ
```

**çµæœ**: âœ… ãƒ­ã‚°26KBã€æ­£å¸¸çµ‚äº†

### 2. âœ… DSIM Access Violation 0xC0000135 (ä¿®æ­£æ¸ˆã¿)

**ç—‡çŠ¶**: DLL not found ã‚¨ãƒ©ãƒ¼

**åŸå› **: subprocessç’°å¢ƒå¤‰æ•°PATHãŒæœªç¶™æ‰¿

**ä¿®æ­£**: ç’°å¢ƒå¤‰æ•°æ˜ç¤ºçš„è¨­å®š (`dsim_uvm_server.py`)

**çµæœ**: âœ… æ­£å¸¸å®Ÿè¡Œ

### 3. âœ… 7å€‹ã®ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼ (ä¿®æ­£æ¸ˆã¿)

1. `matches` ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰èª¤ç”¨ â†’ `==` ã«ä¿®æ­£
2. ã‚¯ãƒ©ã‚¹äºŒé‡å®šç¾© â†’ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸çµ±åˆ
3. ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ä¸ä¸€è‡´ â†’ ãƒãƒ¼ãƒˆä¿®æ­£
4. Optional interfaceå‡¦ç† â†’ `uvm_config_db::exists()` ãƒã‚§ãƒƒã‚¯è¿½åŠ 
5. ã‚¿ã‚¤ãƒ ã‚¹ã‚±ãƒ¼ãƒ«ä¸ä¸€è‡´ â†’ `timescale 1ns/1ps` çµ±ä¸€
6. Modportæ–¹å‘é•å â†’ ä¿¡å·æ–¹å‘ä¿®æ­£
7. Sequenceå‹ä¸ä¸€è‡´ â†’ ç¶™æ‰¿é–¢ä¿‚ä¿®æ­£

---

## ğŸ¯ ç¾åœ¨ã®åˆ¶é™äº‹é …

### 1. ãƒ†ã‚¹ãƒˆæ•°åˆ¶é™
- **å®Ÿè£…æ¸ˆã¿**: 1å€‹ (`axiuart_basic_test`)
- **å†…å®¹**: Reset Sequence + Write Sequence
- **æœªå®Ÿè£…**: Read, Error Injection, Baudåˆ‡æ›¿ç­‰

### 2. AXI Monitorç„¡åŠ¹åŒ–
- **ç†ç”±**: DUTãŒå†…è”µAXI (å¤–éƒ¨ãƒãƒ¼ãƒˆãªã—)
- **Warning**: "AXI interface not found - disabling AXI monitor"
- **å½±éŸ¿**: AXI ãƒˆãƒ©ãƒ³ã‚¶ã‚¯ã‚·ãƒ§ãƒ³ç›£è¦–ä¸å¯

### 3. ã‚«ãƒãƒ¬ãƒƒã‚¸æœªæ¤œè¨¼
- **çŠ¶æ…‹**: `--coverage` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ä½¿ç”¨å¯èƒ½
- **æœªå®Ÿè£…**: Functional Coverageå®šç¾©
- **æœªæ¤œè¨¼**: Code Coverageåé›†

### 4. ç’°å¢ƒå¤‰æ•°ãƒ•ã‚©ãƒ¼ãƒ«ãƒãƒƒã‚¯ä¾å­˜
- **DSIM_HOME**: æœªè¨­å®šã§ã‚‚å‹•ä½œ (è‡ªå‹•æ¤œå‡º)
- **PATH**: PowerShellç’°å¢ƒã§è‡ªå‹•è¨­å®š
- **æ³¨æ„**: ä»–ã‚·ã‚§ãƒ« (bashç­‰) ã§ã¯è¦æ‰‹å‹•è¨­å®š

---

## ğŸ“ˆ æ€§èƒ½æŒ‡æ¨™

| é …ç›® | å€¤ | å‚™è€ƒ |
|------|------|------|
| **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚é–“** | ~15ç§’ | RTL 11ãƒ•ã‚¡ã‚¤ãƒ« + TB 14ãƒ•ã‚¡ã‚¤ãƒ« |
| **å®Ÿè¡Œæ™‚é–“** | ~32ç§’ | ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«+ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å…¨ä½“ |
| **ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³æ™‚é–“** | 52.168 ms | ä»®æƒ³æ™‚é–“ |
| **ãƒ­ã‚°ã‚µã‚¤ã‚º** | 26 KB | æ”¹å–„å‰: 880MB (33,000å€å‰Šæ¸›) |
| **æ³¢å½¢ã‚µã‚¤ã‚º** | 24.5 MB | MXDå½¢å¼ (ãƒã‚¤ãƒŠãƒªåœ§ç¸®) |
| **ãƒ†ã‚¹ãƒˆæˆåŠŸç‡** | 100% | 1/1ãƒ†ã‚¹ãƒˆ |
| **ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡** | ~200 MB | DSIMå®Ÿè¡Œæ™‚ |
| **CPUä½¿ç”¨ç‡** | 1ã‚³ã‚¢100% | ã‚·ãƒ³ã‚°ãƒ«ã‚¹ãƒ¬ãƒƒãƒ‰å®Ÿè¡Œ |

---

## ğŸš€ æ¬¡ã®æ‹¡å¼µå€™è£œ

### Phase 1: ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹æ‹¡å¼µ
- [ ] **Read Sequence** - ãƒ¬ã‚¸ã‚¹ã‚¿èª­ã¿å‡ºã—æ¤œè¨¼
- [ ] **Error Injection** - CRCã‚¨ãƒ©ãƒ¼ã€ãƒ‘ãƒªãƒ†ã‚£ã‚¨ãƒ©ãƒ¼
- [ ] **Baud Rateåˆ‡æ›¿** - å‹•çš„ãƒœãƒ¼ãƒ¬ãƒ¼ãƒˆå¤‰æ›´
- [ ] **FIFO Full/Empty** - ãƒãƒƒãƒ•ã‚¡å¢ƒç•Œæ¡ä»¶
- [ ] **Concurrent Access** - åŒæ™‚èª­ã¿æ›¸ã

### Phase 2: ã‚«ãƒãƒ¬ãƒƒã‚¸åé›†
- [ ] **Functional Coverage** - CoverGroupå®šç¾©
- [ ] **Code Coverage** - Line/Branch/Toggle
- [ ] **Assertion Coverage** - SVAæ¤œè¨¼

### Phase 3: AXIç›£è¦–å¼·åŒ–
- [ ] **å†…éƒ¨ä¿¡å·ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹åŒ–** - `bind`ã§å†…éƒ¨AXIç›£è¦–
- [ ] **Assertionè¿½åŠ ** - AXI4-Lite protocol checker
- [ ] **Performance Monitor** - ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãƒ»å¸¯åŸŸæ¸¬å®š

### Phase 4: å›å¸°ãƒ†ã‚¹ãƒˆè‡ªå‹•åŒ–
- [ ] **Jenkinsçµ±åˆ** - CI/CD pipeline
- [ ] **GitHub Actions** - PRæ™‚è‡ªå‹•ãƒ†ã‚¹ãƒˆ
- [ ] **ãƒ¬ãƒãƒ¼ãƒˆè‡ªå‹•ç”Ÿæˆ** - HTML/PDFå‡ºåŠ›
- [ ] **ãƒˆãƒ¬ãƒ³ãƒ‰åˆ†æ** - æ€§èƒ½æ¨ç§»ã‚°ãƒ©ãƒ•

---

## ğŸ” ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°

### å•é¡Œ1: ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼

**ç—‡çŠ¶**: `Error: Cannot find file 'xxx.sv'`

**è§£æ±ºç­–**:
1. `dsim_config.f` ã®ãƒ‘ã‚¹ç¢ºèª
2. ç›¸å¯¾ãƒ‘ã‚¹ãŒæ­£ã—ã„ã‹ç¢ºèª (`../../../rtl/`)
3. ãƒ•ã‚¡ã‚¤ãƒ«ãŒå®Ÿéš›ã«å­˜åœ¨ã™ã‚‹ã‹ç¢ºèª

### å•é¡Œ2: å®Ÿè¡Œæ™‚ã‚¯ãƒ©ãƒƒã‚·ãƒ¥

**ç—‡çŠ¶**: Exit Code 0xC0000135 (DLL not found)

**è§£æ±ºç­–**:
1. DSIM_HOMEç’°å¢ƒå¤‰æ•°è¨­å®š: `C:\Program Files\Altair\DSim\2025.1`
2. PATHè¿½åŠ : `%DSIM_HOME%\bin`
3. PowerShellå†èµ·å‹•

### å•é¡Œ3: ãƒ­ã‚°ã‚¹ãƒ‘ãƒ 

**ç—‡çŠ¶**: å·¨å¤§ãƒ­ã‚°ãƒ•ã‚¡ã‚¤ãƒ« (æ•°ç™¾MB)

**è§£æ±ºç­–**:
1. Verbosityä¸‹ã’ã‚‹: `UVM_MEDIUM` â†’ `UVM_LOW`
2. Monitorå†…ã®ãƒ­ã‚°ãƒ¬ãƒ™ãƒ«ç¢ºèª
3. ç„¡é™ãƒ«ãƒ¼ãƒ—ãƒã‚§ãƒƒã‚¯ (syncå¾…ã¡ãƒ­ã‚¸ãƒƒã‚¯)

### å•é¡Œ4: æ³¢å½¢ãŒç”Ÿæˆã•ã‚Œãªã„

**ç—‡çŠ¶**: `wave/` ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªãŒç©º

**è§£æ±ºç­–**:
1. `--waves` ã‚ªãƒ—ã‚·ãƒ§ãƒ³ç¢ºèª
2. `+WAVES_ON=1` plusargç¢ºèª
3. DSIMãƒ©ã‚¤ã‚»ãƒ³ã‚¹ç¢ºèª (æ³¢å½¢æ©Ÿèƒ½è¦ãƒ©ã‚¤ã‚»ãƒ³ã‚¹)

### å•é¡Œ5: ãƒ†ã‚¹ãƒˆãŒè¦‹ã¤ã‹ã‚‰ãªã„

**ç—‡çŠ¶**: `list_available_tests` ãŒç©º

**è§£æ±ºç­–**:
1. ãƒ†ã‚¹ãƒˆãƒ•ã‚¡ã‚¤ãƒ«ãŒ `sim/uvm/tb/` ã«ã‚ã‚‹ã‹ç¢ºèª
2. ãƒ•ã‚¡ã‚¤ãƒ«åãŒ `*_test.sv` ãƒ‘ã‚¿ãƒ¼ãƒ³ã‹ç¢ºèª
3. `uvm_test` ç¶™æ‰¿ã‚¯ãƒ©ã‚¹ãŒã‚ã‚‹ã‹ç¢ºèª

---

## ğŸ“š å‚è€ƒè³‡æ–™

### å†…éƒ¨ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ
- `sim/uvm/README.md` - ç’°å¢ƒèª¬æ˜
- `sim/uvm/README_STATUS.md` - ãƒˆãƒ©ãƒ–ãƒ«ã‚·ãƒ¥ãƒ¼ãƒ†ã‚£ãƒ³ã‚°
- `docs/uvm_testbench_architecture.md` - UVMã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£
- `docs/uart_clocking_block_migration_guide.md` - Clocking Blockç§»è¡Œã‚¬ã‚¤ãƒ‰

### å¤–éƒ¨å‚è€ƒ
- **UBUS Example**: `reference/Accellera/uvm/distrib/examples/integrated/ubus`
- **UVM 1.2 User Guide**: DSIMä»˜å±ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆ
- **DSIM Documentation**: `C:\Program Files\Altair\DSim\2025.1\doc`

### ãƒãƒ¼ãƒˆã‚·ãƒ¼ãƒˆ
- `CHEATSHEET.md` - ã‚ˆãä½¿ã†ã‚³ãƒãƒ³ãƒ‰é›†

---

## ğŸ“ ãƒãƒ¼ã‚¸ãƒ§ãƒ³å±¥æ­´

### v1.0 (2025-12-07)
- âœ… ç°¡ç´ åŒ–UVMç’°å¢ƒæ§‹ç¯‰å®Œäº†
- âœ… UBUSå‚ç…§ãƒ‘ã‚¿ãƒ¼ãƒ³é©ç”¨
- âœ… é€šå¸¸ç’°å¢ƒå‰Šé™¤ (sim/uvm/)
- âœ… MCPçµ±åˆå®Œäº†
- âœ… è‡ªå‹•ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—å®Ÿè£…
- âœ… UART Monitorç„¡é™ãƒ«ãƒ¼ãƒ—ä¿®æ­£
- âœ… 7ã¤ã®ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«ã‚¨ãƒ©ãƒ¼ä¿®æ­£
- âœ… ãƒ­ã‚°ã‚¹ãƒ‘ãƒ æ”¹å–„ (880MB â†’ 26KB)
- âœ… ãƒ†ã‚¹ãƒˆå®Ÿè¡ŒæˆåŠŸ (100%æˆåŠŸç‡)

---

## ğŸ‘¥ é€£çµ¡å…ˆãƒ»ã‚µãƒãƒ¼ãƒˆ

- **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ**: AXIUART UVM Testbench
- **ç’°å¢ƒ**: Simplified Environment (UBUS Pattern)
- **ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹**: Production Ready
- **æœ€çµ‚æ›´æ–°**: 2025-12-07

---

**çµè«–**: æœ¬ãƒ†ã‚¹ãƒˆç’°å¢ƒã¯**å®Œå…¨ã«å‹•ä½œã—ã¦ãŠã‚Šã€ãƒ—ãƒ­ãƒ€ã‚¯ã‚·ãƒ§ãƒ³ãƒ¬ãƒ‡ã‚£**ãªçŠ¶æ…‹ã§ã™ã€‚ç°¡ç´ åŒ–ã«ã‚ˆã‚Šä¿å®ˆæ€§ãŒå¤§å¹…ã«å‘ä¸Šã—ã€è‡ªå‹•ã‚¯ãƒªãƒ¼ãƒ³ã‚¢ãƒƒãƒ—ã§ãƒ‡ã‚£ã‚¹ã‚¯ç®¡ç†ã‚‚è‡ªå‹•åŒ–ã•ã‚Œã¦ã„ã¾ã™ã€‚ä»Šå¾Œã¯ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹æ‹¡å¼µã¨ã‚«ãƒãƒ¬ãƒƒã‚¸åé›†ã«æ³¨åŠ›ã™ã‚‹ã“ã¨ã‚’æ¨å¥¨ã—ã¾ã™ã€‚
