{"vcs1":{"timestamp_begin":1727637751.759073107, "rt":1.54, "ut":0.51, "st":0.27}}
{"vcselab":{"timestamp_begin":1727637753.380989485, "rt":1.04, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1727637754.516557214, "rt":0.32, "ut":0.09, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637751.028830027}
{"VCS_COMP_START_TIME": 1727637751.028830027}
{"VCS_COMP_END_TIME": 1727637756.187319933}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_4 +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
