{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586857579023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586857579027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 05:46:18 2020 " "Processing started: Tue Apr 14 05:46:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586857579027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857579027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g44_lab3 -c g44_FIR " "Command: quartus_map --read_settings_files=on --write_settings_files=off g44_lab3 -c g44_FIR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857579027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586857579300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586857579300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g44_fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g44_fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g44_FIR-behavior " "Found design unit 1: g44_FIR-behavior" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586857586825 ""} { "Info" "ISGN_ENTITY_NAME" "1 g44_FIR " "Found entity 1: g44_FIR" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586857586825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g44_FIR " "Elaborating entity \"g44_FIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586857586845 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_pipeline g44_FIR.vhd(38) " "VHDL Process Statement warning at g44_FIR.vhd(38): inferring latch(es) for signal or variable \"data_pipeline\", which holds its previous value in one or more paths through the process" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1586857586848 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[0\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[0\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586851 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[1\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[1\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586851 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[2\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[2\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[3\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[3\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[4\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[4\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[5\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[5\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[6\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[6\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[7\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[7\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[8\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[8\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[9\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[9\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[10\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[10\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[11\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[11\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[12\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[12\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[13\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[13\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[14\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[14\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_pipeline\[0\]\[15\] g44_FIR.vhd(38) " "Inferred latch for \"data_pipeline\[0\]\[15\]\" at g44_FIR.vhd(38)" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857586852 "|g44_FIR"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586857587353 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586857587591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586857587591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "g44_FIR.vhd" "" { Text "C:/Users/Wombat/Documents/GitHub/ECSE-325-Lab/Lab_3/g44_FIR.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586857587671 "|g44_FIR|x[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586857587671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586857587672 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586857587672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586857587672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1586857587672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586857587672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586857587702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 05:46:27 2020 " "Processing ended: Tue Apr 14 05:46:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586857587702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586857587702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586857587702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586857587702 ""}
