// Seed: 603243898
module module_0 #(
    parameter id_7 = 32'd55,
    parameter id_8 = 32'd70
) (
    output wire void id_0,
    input wor id_1,
    output supply1 id_2,
    input tri id_3,
    output wire id_4,
    input wand id_5
);
  wire _id_7, _id_8;
  assign module_1.id_5 = 0;
  parameter id_9 = 1'b0;
  logic [7:0][id_8] id_10;
  logic [7:0][1 : id_7  &  1] id_11;
  realtime id_12 = id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_22 = 32'd82,
    parameter id_24 = 32'd30,
    parameter id_7  = 32'd62
) (
    input wire id_0,
    output wor id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 _id_7[id_24 : (  id_7  )],
    output supply1 id_8,
    input tri0 id_9,
    input tri0 _id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13[id_22 : id_10  %  -1],
    input tri id_14,
    input tri id_15,
    output tri id_16,
    input tri1 id_17,
    input supply1 id_18,
    output tri1 id_19,
    output wire id_20,
    output wire id_21,
    input supply1 _id_22,
    input tri id_23,
    input tri _id_24,
    input supply0 id_25
);
  final begin : LABEL_0
    if (1) $clog2(71);
    ;
  end
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_12,
      id_4,
      id_12
  );
endmodule
