/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Fri Aug 24 12:25:43 BST 2018
 * 
 */

/* Generation options: */
#ifndef __mkCPU_h__
#define __mkCPU_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCSR_RegFile.h"
#include "mkGPR_RegFile.h"
#include "mkNear_Mem.h"
#include "mkRISCV_MBox.h"


/* Class declaration for the mkCPU module */
class MOD_mkCPU : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
  tUInt64 const PARAM_pc_reset_value;
 
 /* Module state */
 public:
  MOD_ConfigReg<tUInt64> INST_cfg_logdelay;
  MOD_ConfigReg<tUInt8> INST_cfg_verbosity;
  MOD_mkCSR_RegFile INST_csr_regfile;
  MOD_Fifo<tUInt8> INST_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_f_reset_rsps;
  MOD_Fifo<tUWide> INST_f_to_verifier;
  MOD_mkGPR_RegFile INST_gpr_regfile;
  MOD_mkNear_Mem INST_near_mem;
  MOD_Reg<tUInt8> INST_rg_cur_priv;
  MOD_Reg<tUInt8> INST_rg_donehalt;
  MOD_Reg<tUInt8> INST_rg_halt;
  MOD_Reg<tUInt8> INST_rg_handler;
  MOD_Reg<tUInt64> INST_rg_inum;
  MOD_Reg<tUInt32> INST_rg_prev_mip;
  MOD_Reg<tUInt64> INST_rg_start_CPI_cycles;
  MOD_Reg<tUInt64> INST_rg_start_CPI_instrs;
  MOD_Reg<tUInt8> INST_rg_state;
  MOD_Fifo<tUInt8> INST_stage1_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage1_f_reset_rsps;
  MOD_Reg<tUInt8> INST_stage1_rg_full;
  MOD_Reg<tUInt8> INST_stage1_rg_run_state;
  MOD_Fifo<tUInt8> INST_stage2_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage2_f_reset_rsps;
  MOD_mkRISCV_MBox INST_stage2_mbox;
  MOD_Reg<tUInt8> INST_stage2_rg_f5;
  MOD_Reg<tUInt8> INST_stage2_rg_full;
  MOD_Reg<tUInt8> INST_stage2_rg_run_state;
  MOD_Reg<tUWide> INST_stage2_rg_stage2;
  MOD_Fifo<tUInt8> INST_stage3_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_stage3_f_reset_rsps;
  MOD_Reg<tUInt8> INST_stage3_rg_full;
  MOD_Reg<tUInt8> INST_stage3_rg_run_state;
  MOD_Reg<tUWide> INST_stage3_rg_stage3;
 
 /* Constructor */
 public:
  MOD_mkCPU(tSimStateHdl simHdl, char const *name, Module *parent, tUInt64 ARG_pc_reset_value);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_dmem_master_rready;
  tUInt8 PORT_dmem_master_arvalid;
  tUInt8 PORT_dmem_master_bready;
  tUInt8 PORT_dmem_master_wvalid;
  tUInt8 PORT_dmem_master_awvalid;
  tUInt8 PORT_imem_master_rready;
  tUInt8 PORT_imem_master_arvalid;
  tUInt8 PORT_imem_master_bready;
  tUInt8 PORT_imem_master_wvalid;
  tUInt8 PORT_imem_master_awvalid;
  tUInt64 PORT_imem_master_awaddr;
  tUInt8 PORT_imem_master_awprot;
  tUInt8 PORT_imem_master_awuser;
  tUInt64 PORT_imem_master_wdata;
  tUInt8 PORT_imem_master_wstrb;
  tUInt64 PORT_imem_master_araddr;
  tUInt8 PORT_imem_master_arprot;
  tUInt8 PORT_imem_master_aruser;
  tUInt64 PORT_dmem_master_awaddr;
  tUInt8 PORT_dmem_master_awprot;
  tUInt8 PORT_dmem_master_awuser;
  tUInt64 PORT_dmem_master_wdata;
  tUInt8 PORT_dmem_master_wstrb;
  tUInt64 PORT_dmem_master_araddr;
  tUInt8 PORT_dmem_master_arprot;
  tUInt8 PORT_dmem_master_aruser;
  tUInt8 PORT_near_mem_slave_awready;
  tUInt8 PORT_near_mem_slave_wready;
  tUInt8 PORT_near_mem_slave_bvalid;
  tUInt8 PORT_near_mem_slave_bresp;
  tUInt8 PORT_near_mem_slave_buser;
  tUInt8 PORT_near_mem_slave_arready;
  tUInt8 PORT_near_mem_slave_rvalid;
  tUInt8 PORT_near_mem_slave_rresp;
  tUInt64 PORT_near_mem_slave_rdata;
  tUInt8 PORT_near_mem_slave_ruser;
  tUWide PORT_to_verifier_get;
  tUInt8 PORT_RDY_imem_master_m_awready;
  tUInt8 PORT_RDY_imem_master_m_wready;
  tUInt8 PORT_RDY_imem_master_m_bvalid;
  tUInt8 PORT_RDY_imem_master_m_arready;
  tUInt8 PORT_RDY_imem_master_m_rvalid;
  tUInt8 PORT_RDY_dmem_master_m_awready;
  tUInt8 PORT_RDY_dmem_master_m_wready;
  tUInt8 PORT_RDY_dmem_master_m_bvalid;
  tUInt8 PORT_RDY_dmem_master_m_arready;
  tUInt8 PORT_RDY_dmem_master_m_rvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_awvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_wvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_bready;
  tUInt8 PORT_RDY_near_mem_slave_m_arvalid;
  tUInt8 PORT_RDY_near_mem_slave_m_rready;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_ETC___d289;
  tUInt8 DEF_cur_verbosity__h1297;
  tUInt8 DEF_stage2_rg_full__h4402;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_11_083_EQ_rg_ETC___d1085;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_3_070_EQ_rg__ETC___d1072;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_8_074_EQ_rg__ETC___d1076;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_9_077_EQ_rg__ETC___d1079;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_7_066_EQ_rg__ETC___d1069;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_10_080_EQ_rg_ETC___d1082;
  tUInt8 DEF_stage3_rg_stage3_4_BIT_658___d65;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d557;
  tUInt8 DEF_near_mem_imem_valid____d195;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d477;
  tUInt8 DEF_stage1_rg_full___d193;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_13_TO_12_09_E_ETC___d469;
  tUInt8 DEF_csr_regfile_read_csr_near_mem_imem_instr__97_B_ETC___d215;
  tUInt8 DEF_stage3_rg_full__h13272;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d131;
  tUInt8 DEF_NOT_near_mem_imem_valid__95_96_OR_IF_stage2_rg_ETC___d1095;
  tUInt8 DEF_near_mem_imem_exc__06_OR_near_mem_imem_instr___ETC___d456;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d454;
  tUInt8 DEF_rg_halt__h10262;
  tUInt8 DEF_csr_regfile_interrupt_pending_rg_cur_priv_9_09_ETC___d1092;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d199;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d201;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_696_TO_694___d73;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d556;
  tUInt8 DEF_NOT_near_mem_imem_valid__95_96_OR_IF_stage2_rg_ETC___d204;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d94;
  tUInt8 DEF_near_mem_dmem_exc____d81;
  tUInt8 DEF__read_rd__h4430;
  tUInt8 DEF_NOT_stage3_rg_full_2___d63;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d246;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ__ETC___d460;
  tUInt8 DEF_x__h5711;
  tUInt32 DEF_near_mem_imem_instr__97_BITS_31_TO_20___d213;
  tUInt8 DEF_priv__h18709;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d230;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12___d209;
  tUInt8 DEF_csr_regfile_csr_counter_read_fault_rg_cur_priv_ETC___d220;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b10_ETC___d483;
  tUInt8 DEF_rg_cur_priv_9_ULT_near_mem_imem_instr__97_BITS_ETC___d218;
  tUInt8 DEF_x__h5977;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d485;
  tUInt8 DEF_funct3__h5610;
  tUInt8 DEF_rg_cur_priv_9_EQ_0b11_74_OR_rg_cur_priv_9_EQ_0_ETC___d577;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25___d295;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_11_TO_7_72_EQ_0_7_ETC___d580;
  tUInt8 DEF_near_mem_imem_pc__33_PLUS_SEXT_near_mem_imem_i_ETC___d430;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d432;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d261;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_ETC___d438;
  tUInt8 DEF_NOT_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stag_ETC___d103;
  tUInt8 DEF_near_mem_imem_exc__06_OR_near_mem_imem_instr___ETC___d231;
  tUInt8 DEF_x__h5984;
  tUInt8 DEF_shamt__h5797;
  tUInt8 DEF_near_mem_imem_exc____d206;
  tUInt8 DEF_NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d216;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_0b_ETC___d228;
  tUInt8 DEF_NOT_stage1_rg_full_93___d194;
  tUWide DEF_stage2_rg_stage2___d72;
  tUWide DEF_stage3_rg_stage3___d64;
  tUWide DEF_csr_regfile_read_csr_near_mem_imem_instr__97_B_ETC___d214;
  tUInt64 DEF_output_stage2___1_data_to_stage3_rd_val__h4723;
  tUInt64 DEF__read__h1296;
  tUInt64 DEF_near_mem_imem_pc____d233;
  tUInt64 DEF_output_stage2___1_data_to_stage3_rd_val__h4703;
  tUInt64 DEF_csr_regfile_read_mstatus____d30;
  tUInt64 DEF_x__h10136;
  tUInt64 DEF_rs2_val__h5111;
  tUInt64 DEF_rs1_val__h5105;
  tUInt32 DEF_near_mem_imem_instr____d197;
  tUInt32 DEF_csr_regfile_read_misa____d36;
  tUInt32 DEF_rg_prev_mip___d1067;
  tUInt32 DEF_csr_regfile_read_csr_mip____d1065;
  tUInt8 DEF_csr_regfile_interrupt_pending_rg_cur_priv_9___d1091;
  tUInt8 DEF__read__h1263;
  tUInt8 DEF_stage2_mbox_valid____d88;
  tUInt8 DEF_near_mem_dmem_valid____d80;
  tUInt64 DEF_output_stage2___1_bypass_rd_val__h4518;
  tUInt64 DEF__read_rd_val__h4284;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_ETC___d450;
  tUInt64 DEF_near_mem_imem_pc__33_PLUS_SEXT_near_mem_imem_i_ETC___d446;
  tUInt64 DEF_rs2_val_bypassed__h5115;
  tUInt64 DEF_rs1_val_bypassed__h5109;
  tUInt8 DEF__read_rd__h4283;
  tUInt8 DEF_funct5__h6156;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_ETC___d451;
  tUInt8 DEF_near_mem_imem_pc__33_PLUS_SEXT_near_mem_imem_i_ETC___d447;
  tUInt64 DEF_branch_target__h5607;
  tUInt8 DEF_ms_tsr__h3311;
  tUInt8 DEF_csr_regfile_read_mstatus__0_BIT_21___d43;
  tUInt8 DEF_ms_tvm__h3313;
  tUInt8 DEF_near_mem_imem_instr__97_BIT_31___d422;
  tUInt8 DEF_near_mem_imem_instr__97_BIT_30___d310;
  tUInt8 DEF_near_mem_imem_instr__97_BIT_25___d326;
  tUInt8 DEF_csr_regfile_read_misa__6_BIT_13___d54;
  tUInt8 DEF_x__h11215;
  tUInt8 DEF_x__h11165;
  tUInt8 DEF_x__h11115;
  tUInt8 DEF_x__h11061;
  tUInt8 DEF_x__h10270;
  tUInt8 DEF_x__h10570;
  tUInt8 DEF_y__h11216;
  tUInt8 DEF_y__h11166;
  tUInt8 DEF_y__h11116;
  tUInt8 DEF_y__h11062;
  tUInt8 DEF_y__h10271;
  tUInt8 DEF_y__h10571;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d243;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_11_TO_7_72_EQ_0___d573;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d494;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d486;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d487;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d291;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d292;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b10111___d348;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d346;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_CONCA_ETC___d338;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_CONCA_ETC___d336;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_CONCA_ETC___d334;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_CONCA_ETC___d332;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b11___d318;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b10___d316;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b10011___d302;
  tUInt64 DEF_SEXT_near_mem_imem_instr__97_BITS_31_TO_20_13___d449;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d299;
  tUInt64 DEF_val__h5208;
  tUInt64 DEF_x_out_bypass_rd_val__h4542;
  tUInt64 DEF_rd_val__h5206;
  tUInt64 DEF_val__h5148;
  tUInt64 DEF_rd_val__h5146;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b110___d253;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b100___d249;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b1___d247;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b0___d245;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_0b1___d222;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_0___d223;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d208;
  tUInt64 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d112;
  tUInt64 DEF_output_stage2___1_bypass_rd_val__h4530;
  tUInt64 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_3_7_ETC___d109;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_693_TO_689_8_EQ_0___d79;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d100;
  tUInt8 DEF_x_out_bypass_rd__h4541;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_3_7_ETC___d98;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_11_TO_7_72_EQ_0_7_ETC___d581;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_31_TO_20_13_EQ_ETC___d603;
  tUInt8 DEF_rg_cur_priv_9_EQ_0b1___d575;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d534;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d617;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d370;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d361;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d357;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_31_TO_25_95_C_ETC___d345;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d330;
  tUInt8 DEF_IF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_4_ETC___d565;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d324;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d621;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b1111___d362;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_ETC___d571;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b10_ETC___d372;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d623;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d648;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d644;
  tUInt8 DEF_IF_near_mem_dmem_valid__0_THEN_IF_near_mem_dme_ETC___d128;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_3_7_ETC___d90;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d130;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d93;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_693_TO_689_8_EQ_0_9_ETC___d85;
  tUInt8 DEF_near_mem_dmem_valid__0_AND_NOT_near_mem_dmem_e_ETC___d83;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_19_TO_15_98_E_ETC___d224;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d543;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d492;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d417;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d539;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d413;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__97_BITS_19_TO_15_9_ETC___d283;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_ETC___d282;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b101___d251;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__97_BITS_19_TO_15_9_ETC___d281;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_ETC___d280;
  tUInt8 DEF_NOT_IF_near_mem_imem_instr__97_BITS_19_TO_15_9_ETC___d279;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_19_TO_15_98_EQ_ETC___d278;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_20_13_EQ_0x180___d367;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_CONCA_ETC___d340;
  tUInt32 DEF_funct10__h5820;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_EQ_0b_ETC___d579;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_25_95_EQ_0b1___d296;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d293;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d404;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d398;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d401;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d395;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d386;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b_ETC___d389;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b100___d392;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b11___d377;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b10___d375;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b1___d383;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_27_74_EQ_0b0___d380;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d656;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d652;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d640;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d636;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d632;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b111___d255;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_31_TO_30_26_EQ_0b11___d227;
  tUInt8 DEF_rg_cur_priv_9_EQ_0b11___d574;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_0b0___d210;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d134;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1048;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d132;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d262;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d102;
  tUInt8 DEF_NOT_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stag_ETC___d135;
  tUInt8 DEF_NOT_rg_halt_063_064_AND_csr_regfile_read_csr_m_ETC___d1094;
  tUInt8 DEF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_imem__ETC___d1096;
  tUInt8 DEF_NOT_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stag_ETC___d1049;
  tUInt8 DEF_NOT_csr_regfile_read_mstatus__0_BIT_20_4___d518;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_0b_ETC___d369;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ__ETC___d448;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_31_TO_25_95_E_ETC___d297;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ__ETC___d314;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ__ETC___d294;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d256;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d311;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d248;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d252;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_14_TO_12_44_EQ_0b_ETC___d473;
  tUInt8 DEF_NOT_near_mem_imem_exc__06_59_AND_NOT_near_mem__ETC___d558;
  tUInt8 DEF_NOT_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stag_ETC___d137;
  tUInt8 DEF_csr_regfile_read_csr_mip__065_BIT_7_066_EQ_rg__ETC___d1089;
  tUInt8 DEF_stage1_rg_full_93_AND_near_mem_imem_valid__95__ETC___d458;
  tUInt8 DEF_NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ__ETC___d479;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_13_TO_12_09_E_ETC___d520;
  tUInt8 DEF_NOT_csr_regfile_csr_counter_read_fault_rg_cur__ETC___d464;
  tUInt8 DEF_NOT_rg_cur_priv_9_ULT_near_mem_imem_instr__97__ETC___d462;
  tUInt8 DEF_NOT_near_mem_imem_exc__06___d459;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_13_TO_12_09_E_ETC___d466;
  tUInt8 DEF_near_mem_imem_valid__95_AND_NOT_IF_stage2_rg_f_ETC___d242;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d319;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d317;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d254;
  tUInt8 DEF_stage3_rg_full_2_AND_stage3_rg_stage3_4_BIT_658_5___d68;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d250;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_14_TO_12_44_E_ETC___d257;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BIT_25_26___d493;
  tUInt8 DEF_NOT_near_mem_imem_instr__97_BITS_13_TO_12_09_E_ETC___d211;
 
 /* Local definitions */
 private:
  tUInt8 DEF_rg_donehalt__h12915;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d173;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d168;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_stage2_rg_stage2_2_BI_ETC___d154;
  tUInt8 DEF_IF_stage2_rg_full_1_THEN_NOT_stage2_rg_stage2__ETC___d147;
  tUInt8 DEF_ms_mprv__h3316;
  tUInt8 DEF_NOT_stage2_rg_f5_120_EQ_0b11_121___d1122;
  tUInt8 DEF__read__h2123;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d696;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d683;
  tUInt8 DEF_TASK_testplusargs___d1025;
  tUInt8 DEF_TASK_testplusargs___d1026;
  tUWide DEF_ab__h18496;
  tUWide DEF_ab__h15059;
  tUInt64 DEF_inum__h18708;
  tUInt64 DEF_satp__h18580;
  tUInt64 DEF_mcycle__h1329;
  tUInt8 DEF_x_imem_exc_code__h5135;
  tUInt8 DEF_trap_info_dmem_exc_code__h4925;
  tUInt8 DEF_rg_handler__h12969;
  tUWide DEF_stage2_rg_stage2_2_BITS_495_TO_0___d1118;
  tUInt64 DEF_output_stage2___1_data_to_stage3_pc__h4688;
  tUInt64 DEF_trap_info_dmem_badaddr__h4926;
  tUInt64 DEF_output_stage2___1_data_to_stage3_csr_val__h4696;
  tUInt64 DEF__read_wolf_info_s1_rs1_data__h11884;
  tUInt64 DEF__read_wolf_info_s1_rs2_data__h11885;
  tUInt64 DEF__read_wolf_info_s1_pc_wdata__h11887;
  tUInt64 DEF__read_wolf_info_s1_mem_wdata__h11888;
  tUInt64 DEF__read_wolf_info_s1_mem_addr__h11892;
  tUInt64 DEF_next_pc__h18530;
  tUInt64 DEF_new_mstatus__h18532;
  tUInt64 DEF_x1_avValue_snd_snd_fst__h17843;
  tUWide DEF_csr_regfile_read_csr_mcycle__7_MINUS_rg_start__ETC___d1399;
  tUInt64 DEF__theResult_____4__h8682;
  tUInt64 DEF__theResult_____5__h8681;
  tUInt32 DEF_output_stage2___1_data_to_stage3_instr__h4689;
  tUInt32 DEF_x__h8237;
  tUInt32 DEF_rs2_val__h5817;
  tUInt32 DEF_tmp__h8264;
  tUInt64 DEF_IF_csr_regfile_read_misa__6_BIT_20_0_THEN_IF_c_ETC___d910;
  tUInt32 DEF_decoded_instr_imm20_U__h5167;
  tUInt32 DEF_output_stage2___1_data_to_stage3_csr__h4695;
  tUInt64 DEF_fv_out_data_to_stage2_addr__h5545;
  tUInt64 DEF_csr_val__h6136;
  tUInt64 DEF_fv_out_data_to_stage2_val1__h5546;
  tUInt32 DEF_fv_out_data_to_stage2_instr__h5541;
  tUInt8 DEF_rs2_val_BITS_5_TO_0___h8118;
  tUInt8 DEF__read_wolf_info_s1_rs1_addr__h11882;
  tUInt8 DEF__read_wolf_info_s1_rs2_addr__h11883;
  tUInt8 DEF_x__h8460;
  tUInt8 DEF_f3__h12031;
  tUInt8 DEF_addr_lsbs__h12034;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_ETC___d887;
  tUInt8 DEF_output_stage2___1_data_to_stage3_priv__h4690;
  tUInt8 DEF_new_priv__h18533;
  tUInt8 DEF_mpp__h8684;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_ETC___d885;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_ETC___d889;
  tUInt8 DEF_mem_priv___1__h13733;
  tUInt8 DEF_stage2_rg_stage2_2_BIT_688___d165;
  tUInt8 DEF_sstatus_SUM__h17863;
  tUInt8 DEF_mstatus_MXR__h17864;
  tUInt8 DEF_csr_regfile_read_misa__6_BIT_20___d40;
  tUInt8 DEF_csr_regfile_read_misa__6_BIT_18___d37;
  tUInt8 DEF_IF_near_mem_imem_exc__06_THEN_near_mem_imem_ex_ETC___d988;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1184;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1183;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1119;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1231;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1230;
  tUWide DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d1262;
  tUWide DEF__0_CONCAT_IF_IF_near_mem_imem_instr__97_BITS_14_ETC___d1260;
  tUWide DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d1261;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1229;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0___d74;
  tUWide DEF__0_CONCAT_stage2_rg_stage2_2_BITS_623_TO_560_05___d1221;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_1_5_ETC___d1222;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_2_6_ETC___d1227;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_2_6_ETC___d1226;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_2___d86;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_711_TO_709_125_EQ_0_ETC___d1223;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_3_7_ETC___d1225;
  tUWide DEF__0_CONCAT_stage2_mbox_word__08___d1224;
  tUInt64 DEF_x__h12982;
  tUInt64 DEF_x_out_data_to_stage3_rd_val__h4746;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d1006;
  tUInt64 DEF_csr_val___2__h8689;
  tUInt64 DEF_csr_val___1__h8841;
  tUInt64 DEF_csr_val___2__h8680;
  tUInt64 DEF_rs1_val__h6131;
  tUInt64 DEF_rd_val___1__h6936;
  tUInt64 DEF_rd_val___1__h6929;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_2___d737;
  tUInt64 DEF_csr_val__h8045;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_3___d738;
  tUInt64 DEF_csr_val__h8050;
  tUInt64 DEF_csr_val__h6130;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d934;
  tUInt64 DEF_data_to_stage2_addr__h5534;
  tUInt64 DEF_ret_pc__h5631;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d856;
  tUInt64 DEF_rd_val__h6132;
  tUInt64 DEF_next_pc__h5473;
  tUInt64 DEF_alu_outputs___1_val1__h5755;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d854;
  tUInt64 DEF_alu_outputs___1_val2__h6152;
  tUInt64 DEF_alu_outputs___1_val1__h6151;
  tUInt64 DEF_alu_outputs___1_addr__h6150;
  tUInt64 DEF_alu_outputs_addr__h7336;
  tUInt64 DEF__theResult___fst__h7038;
  tUInt64 DEF__theResult___fst__h7031;
  tUInt64 DEF_rd_val___1__h8265;
  tUInt64 DEF_alu_outputs___1_val1__h5791;
  tUInt64 DEF_rd_val___1__h6914;
  tUInt64 DEF__theResult_____1_fst__h6926;
  tUInt64 DEF_rd_val___1__h6922;
  tUInt64 DEF__theResult_____1_fst__h6933;
  tUInt64 DEF_alu_outputs___1_addr__h5625;
  tUInt64 DEF_data_to_stage2_val1__h5535;
  tUInt64 DEF_data_to_stage2_val2__h5536;
  tUInt64 DEF_alu_outputs___1_addr__h5643;
  tUInt64 DEF_alu_outputs___1_addr__h5665;
  tUInt64 DEF_alu_outputs___1_val1__h5812;
  tUInt64 DEF_alu_outputs___1_addr__h5896;
  tUInt64 DEF_alu_outputs___1_val1__h6170;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d772;
  tUInt64 DEF_rd_val__h5853;
  tUInt64 DEF_rd_val__h5839;
  tUInt64 DEF__theResult___fst__h7138;
  tUInt64 DEF_rd_val___1__h8544;
  tUInt64 DEF_rd_val___1__h8499;
  tUInt64 DEF_rd_val___1__h8454;
  tUInt64 DEF_rd_val___1__h8448;
  tUInt64 DEF_alu_outputs___1_val1__h5833;
  tUInt64 DEF_rd_val___1__h8400;
  tUInt64 DEF_rd_val__h8175;
  tUInt64 DEF_rd_val__h8153;
  tUInt64 DEF_rd_val___1__h8348;
  tUInt64 DEF_rd_val___1__h8319;
  tUInt64 DEF__theResult___snd__h8205;
  tUInt64 DEF__theResult_____1_fst__h6961;
  tUInt64 DEF_rd_val___1__h6957;
  tUInt64 DEF_rd_val___1__h6950;
  tUInt64 DEF_rd_val___1__h6943;
  tUInt64 DEF_rd_val__h8101;
  tUInt64 DEF_rd_val___1__h8234;
  tUInt64 DEF_fv_out_next_pc__h5488;
  tUInt64 DEF_fv_out_data_to_stage2_val2__h5547;
  tUInt64 DEF_fv_out_data_to_stage2_pc__h5540;
  tUInt64 DEF_x__h15347;
  tUInt64 DEF_x__h15346;
  tUInt64 DEF_value__h7712;
  tUInt64 DEF_value__h7653;
  tUInt64 DEF_value__h4908;
  tUInt64 DEF_value__h4961;
  tUInt64 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d181;
  tUInt64 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d118;
  tUInt64 DEF_x__h12980;
  tUInt64 DEF_x__h12979;
  tUInt64 DEF_x__h12977;
  tUInt64 DEF_x__h12976;
  tUInt64 DEF_x_out_data_to_stage3_csr_val__h4749;
  tUInt64 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d163;
  tUInt64 DEF_x_out_data_to_stage3_pc__h4741;
  tUInt64 DEF_csr_val___2__h8766;
  tUInt64 DEF_csr_val___2__h8781;
  tUInt32 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d121;
  tUInt32 DEF_x_out_data_to_stage3_instr__h4742;
  tUInt32 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d178;
  tUInt32 DEF_x_out_data_to_stage3_csr__h4748;
  tUInt8 DEF_output_stage2___1_data_to_stage3_wolf_info_s2_mem_wmask__h11839;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_711_TO_709_125_EQ_0_ETC___d1163;
  tUInt8 DEF_output_stage2___1_data_to_stage3_wolf_info_s2_mem_rmask__h11838;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_626_TO_624_129_EQ_0_ETC___d1145;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_626_TO_624_129_EQ_0_ETC___d1152;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_626_TO_624_129_EQ_0_ETC___d1157;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_2_6_ETC___d1173;
  tUInt8 DEF_shamt__h5741;
  tUInt8 DEF_alu_outputs___1_rd__h6148;
  tUInt8 DEF_data_to_stage2_rd__h5532;
  tUInt8 DEF_fv_out_data_to_stage2_rd__h5543;
  tUInt8 DEF_x__h15344;
  tUInt8 DEF_x__h15345;
  tUInt8 DEF_x__h12981;
  tUInt8 DEF_x_out_data_to_stage3_rd__h4745;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d159;
  tUInt8 DEF_x__h12973;
  tUInt8 DEF_x__h12972;
  tUInt8 DEF_alu_outputs_exc_code__h6189;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_31_TO_20_13_EQ_ETC___d980;
  tUInt8 DEF_IF_rg_cur_priv_9_EQ_0b0_95_THEN_8_ELSE_IF_rg_c_ETC___d978;
  tUInt8 DEF_alu_outputs___1_exc_code__h6146;
  tUInt8 DEF_fv_out_trap_info_exc_code__h7666;
  tUInt8 DEF_x_out_trap_info_exc_code__h4941;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d695;
  tUInt8 DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d693;
  tUInt8 DEF_fv_out_data_to_stage2_priv__h5539;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d705;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d701;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d124;
  tUInt8 DEF_x_out_data_to_stage3_priv__h4743;
  tUInt8 DEF_spp__h8686;
  tUInt8 DEF_spliced_bits__h8737;
  tUInt8 DEF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0b11_ETC___d757;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_1_5_ETC___d145;
  tUInt8 DEF_NOT_near_mem_dmem_valid__0_41_OR_near_mem_dmem_ETC___d142;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_1_5_ETC___d152;
  tUInt8 DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d172;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_OR_ETC___d153;
  tUInt8 DEF_IF_csr_regfile_read_csr_minstret__0_ULT_cfg_lo_ETC___d1240;
  tUInt8 DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d709;
  tUInt8 DEF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_4___d76;
  tUInt8 DEF_rg_donehalt_194_OR_IF_stage2_rg_full_1_THEN_IF_ETC___d1196;
  tUInt8 DEF_rg_donehalt_194_OR_IF_NOT_stage1_rg_full_93_94_ETC___d1352;
  tUInt8 DEF_stage1_rg_full_93_AND_near_mem_imem_valid__95__ETC___d560;
  tUInt8 DEF_near_mem_imem_valid__95_AND_NOT_IF_stage2_rg_f_ETC___d559;
  tUInt8 DEF_NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d1030;
  tUInt32 DEF_v32__h5837;
  tUInt32 DEF_x__h8502;
  tUInt32 DEF_x__h8457;
  tUInt32 DEF_x__h8322;
  tUInt32 DEF_tmp__h8347;
  tUInt32 DEF_x__h8268;
  tUInt64 DEF_y__h8890;
  tUInt64 DEF_x__h18190;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1271;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1270;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1182;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1269;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1268;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1267;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1181;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1180;
  tUWide DEF_rg_inum_8_CONCAT_1_CONCAT_rg_donehalt_194_OR_I_ETC___d1335;
  tUWide DEF_rg_donehalt_194_OR_IF_stage2_rg_full_1_THEN_IF_ETC___d1237;
  tUWide DEF_rg_inum_8_CONCAT_0_CONCAT_rg_donehalt_194_OR_I_ETC___d1238;
  tUWide DEF_rg_inum_8_CONCAT_0_CONCAT_rg_donehalt_194_OR_I_ETC___d1363;
  tUWide DEF_rg_donehalt_194_OR_IF_NOT_stage1_rg_full_93_94_ETC___d1362;
  tUWide DEF_rg_inum_8_CONCAT_NOT_IF_near_mem_imem_exc__06__ETC___d1395;
  tUWide DEF_IF_stage2_rg_stage2_2_BITS_696_TO_694_3_EQ_0_4_ETC___d1179;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1236;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1361;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1235;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1360;
  tUWide DEF_near_mem_imem_instr__97_BITS_19_TO_15_98_CONCA_ETC___d1266;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1234;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1359;
  tUWide DEF_IF_stage2_rg_full_1_THEN_IF_stage2_rg_stage2_2_ETC___d1233;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1358;
  tUWide DEF_gpr_regfile_read_rs2_near_mem_imem_instr__97_B_ETC___d1265;
  tUWide DEF_IF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_E_ETC___d1264;
  tUWide DEF_IF_IF_stage2_rg_full_1_THEN_stage2_rg_stage2_2_ETC___d1232;
  tUWide DEF_IF_NOT_stage1_rg_full_93_94_OR_NOT_near_mem_im_ETC___d1357;
  tUWide DEF_IF_near_mem_imem_instr__97_BITS_6_TO_0_07_EQ_0_ETC___d1263;
  tUInt64 DEF_IF_near_mem_imem_instr__97_BITS_13_TO_12_09_EQ_ETC___d880;
  tUWide DEF_to_verifier_get__avValue1;
 
 /* Rules */
 public:
  void RL_stage3_rl_reset();
  void RL_stage2_rl_reset();
  void RL_stage1_rl_reset();
  void RL_rl_show_pipe();
  void RL_rl_reset_start();
  void RL_rl_reset_complete();
  void RL_rl_pipe();
  void RL_rl_stage1_restart_after_csrrx();
  void RL_rl_stage2_nonpipe();
  void RL_rl_stage1_xRET();
  void RL_rl_stage1_FENCE_I();
  void RL_rl_finish_FENCE_I();
  void RL_rl_stage1_FENCE();
  void RL_rl_finish_FENCE();
  void RL_rl_stage1_SFENCE_VMA();
  void RL_rl_finish_SFENCE_VMA();
  void RL_rl_stage1_WFI();
  void RL_rl_WFI_resume();
  void RL_rl_reset_from_WFI();
  void RL_rl_stage1_trap();
  void RL_rl_stage1_interrupt();
 
 /* Methods */
 public:
  tUInt8 METH_imem_master_m_awuser();
  tUInt8 METH_RDY_imem_master_m_awuser();
  tUInt8 METH_imem_master_m_aruser();
  tUInt8 METH_RDY_imem_master_m_aruser();
  tUInt8 METH_dmem_master_m_awuser();
  tUInt8 METH_RDY_dmem_master_m_awuser();
  tUInt8 METH_dmem_master_m_aruser();
  tUInt8 METH_RDY_dmem_master_m_aruser();
  tUInt8 METH_near_mem_slave_m_awready();
  tUInt8 METH_RDY_near_mem_slave_m_awready();
  tUInt8 METH_near_mem_slave_m_wready();
  tUInt8 METH_RDY_near_mem_slave_m_wready();
  tUInt8 METH_near_mem_slave_m_bvalid();
  tUInt8 METH_RDY_near_mem_slave_m_bvalid();
  tUInt8 METH_near_mem_slave_m_bresp();
  tUInt8 METH_RDY_near_mem_slave_m_bresp();
  tUInt8 METH_near_mem_slave_m_buser();
  tUInt8 METH_RDY_near_mem_slave_m_buser();
  tUInt8 METH_near_mem_slave_m_arready();
  tUInt8 METH_RDY_near_mem_slave_m_arready();
  tUInt8 METH_near_mem_slave_m_rvalid();
  tUInt8 METH_RDY_near_mem_slave_m_rvalid();
  tUInt8 METH_near_mem_slave_m_rresp();
  tUInt8 METH_RDY_near_mem_slave_m_rresp();
  tUInt64 METH_near_mem_slave_m_rdata();
  tUInt8 METH_RDY_near_mem_slave_m_rdata();
  tUInt8 METH_near_mem_slave_m_ruser();
  tUInt8 METH_RDY_near_mem_slave_m_ruser();
  void METH_hart0_server_reset_request_put(tUInt8 ARG_hart0_server_reset_request_put);
  tUInt8 METH_RDY_hart0_server_reset_request_put();
  void METH_hart0_server_reset_response_get();
  tUInt8 METH_RDY_hart0_server_reset_response_get();
  tUInt8 METH_imem_master_m_awvalid();
  tUInt8 METH_RDY_imem_master_m_awvalid();
  tUInt64 METH_imem_master_m_awaddr();
  tUInt8 METH_RDY_imem_master_m_awaddr();
  tUInt8 METH_imem_master_m_awprot();
  tUInt8 METH_RDY_imem_master_m_awprot();
  void METH_imem_master_m_awready(tUInt8 ARG_imem_master_awready);
  tUInt8 METH_RDY_imem_master_m_awready();
  tUInt8 METH_imem_master_m_wvalid();
  tUInt8 METH_RDY_imem_master_m_wvalid();
  tUInt64 METH_imem_master_m_wdata();
  tUInt8 METH_RDY_imem_master_m_wdata();
  tUInt8 METH_imem_master_m_wstrb();
  tUInt8 METH_RDY_imem_master_m_wstrb();
  void METH_imem_master_m_wready(tUInt8 ARG_imem_master_wready);
  tUInt8 METH_RDY_imem_master_m_wready();
  void METH_imem_master_m_bvalid(tUInt8 ARG_imem_master_bvalid,
				 tUInt8 ARG_imem_master_bresp,
				 tUInt8 ARG_imem_master_buser);
  tUInt8 METH_RDY_imem_master_m_bvalid();
  tUInt8 METH_imem_master_m_bready();
  tUInt8 METH_RDY_imem_master_m_bready();
  tUInt8 METH_imem_master_m_arvalid();
  tUInt8 METH_RDY_imem_master_m_arvalid();
  tUInt64 METH_imem_master_m_araddr();
  tUInt8 METH_RDY_imem_master_m_araddr();
  tUInt8 METH_imem_master_m_arprot();
  tUInt8 METH_RDY_imem_master_m_arprot();
  void METH_imem_master_m_arready(tUInt8 ARG_imem_master_arready);
  tUInt8 METH_RDY_imem_master_m_arready();
  void METH_imem_master_m_rvalid(tUInt8 ARG_imem_master_rvalid,
				 tUInt8 ARG_imem_master_rresp,
				 tUInt64 ARG_imem_master_rdata,
				 tUInt8 ARG_imem_master_ruser);
  tUInt8 METH_RDY_imem_master_m_rvalid();
  tUInt8 METH_imem_master_m_rready();
  tUInt8 METH_RDY_imem_master_m_rready();
  tUInt8 METH_dmem_master_m_awvalid();
  tUInt8 METH_RDY_dmem_master_m_awvalid();
  tUInt64 METH_dmem_master_m_awaddr();
  tUInt8 METH_RDY_dmem_master_m_awaddr();
  tUInt8 METH_dmem_master_m_awprot();
  tUInt8 METH_RDY_dmem_master_m_awprot();
  void METH_dmem_master_m_awready(tUInt8 ARG_dmem_master_awready);
  tUInt8 METH_RDY_dmem_master_m_awready();
  tUInt8 METH_dmem_master_m_wvalid();
  tUInt8 METH_RDY_dmem_master_m_wvalid();
  tUInt64 METH_dmem_master_m_wdata();
  tUInt8 METH_RDY_dmem_master_m_wdata();
  tUInt8 METH_dmem_master_m_wstrb();
  tUInt8 METH_RDY_dmem_master_m_wstrb();
  void METH_dmem_master_m_wready(tUInt8 ARG_dmem_master_wready);
  tUInt8 METH_RDY_dmem_master_m_wready();
  void METH_dmem_master_m_bvalid(tUInt8 ARG_dmem_master_bvalid,
				 tUInt8 ARG_dmem_master_bresp,
				 tUInt8 ARG_dmem_master_buser);
  tUInt8 METH_RDY_dmem_master_m_bvalid();
  tUInt8 METH_dmem_master_m_bready();
  tUInt8 METH_RDY_dmem_master_m_bready();
  tUInt8 METH_dmem_master_m_arvalid();
  tUInt8 METH_RDY_dmem_master_m_arvalid();
  tUInt64 METH_dmem_master_m_araddr();
  tUInt8 METH_RDY_dmem_master_m_araddr();
  tUInt8 METH_dmem_master_m_arprot();
  tUInt8 METH_RDY_dmem_master_m_arprot();
  void METH_dmem_master_m_arready(tUInt8 ARG_dmem_master_arready);
  tUInt8 METH_RDY_dmem_master_m_arready();
  void METH_dmem_master_m_rvalid(tUInt8 ARG_dmem_master_rvalid,
				 tUInt8 ARG_dmem_master_rresp,
				 tUInt64 ARG_dmem_master_rdata,
				 tUInt8 ARG_dmem_master_ruser);
  tUInt8 METH_RDY_dmem_master_m_rvalid();
  tUInt8 METH_dmem_master_m_rready();
  tUInt8 METH_RDY_dmem_master_m_rready();
  void METH_near_mem_slave_m_awvalid(tUInt8 ARG_near_mem_slave_awvalid,
				     tUInt64 ARG_near_mem_slave_awaddr,
				     tUInt8 ARG_near_mem_slave_awprot,
				     tUInt8 ARG_near_mem_slave_awuser);
  tUInt8 METH_RDY_near_mem_slave_m_awvalid();
  void METH_near_mem_slave_m_wvalid(tUInt8 ARG_near_mem_slave_wvalid,
				    tUInt64 ARG_near_mem_slave_wdata,
				    tUInt8 ARG_near_mem_slave_wstrb);
  tUInt8 METH_RDY_near_mem_slave_m_wvalid();
  void METH_near_mem_slave_m_bready(tUInt8 ARG_near_mem_slave_bready);
  tUInt8 METH_RDY_near_mem_slave_m_bready();
  void METH_near_mem_slave_m_arvalid(tUInt8 ARG_near_mem_slave_arvalid,
				     tUInt64 ARG_near_mem_slave_araddr,
				     tUInt8 ARG_near_mem_slave_arprot,
				     tUInt8 ARG_near_mem_slave_aruser);
  tUInt8 METH_RDY_near_mem_slave_m_arvalid();
  void METH_near_mem_slave_m_rready(tUInt8 ARG_near_mem_slave_rready);
  tUInt8 METH_RDY_near_mem_slave_m_rready();
  void METH_external_interrupt_req(tUInt8 ARG_external_interrupt_req_set_not_clear);
  tUInt8 METH_RDY_external_interrupt_req();
  void METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_set_not_clear);
  tUInt8 METH_RDY_timer_interrupt_req();
  void METH_software_interrupt_req(tUInt8 ARG_software_interrupt_req_set_not_clear);
  tUInt8 METH_RDY_software_interrupt_req();
  tUWide METH_to_verifier_get();
  tUInt8 METH_RDY_to_verifier_get();
  tUInt8 METH_halted();
  tUInt8 METH_RDY_halted();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCPU &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkCPU &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkCPU &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkCPU &backing);
};

#endif /* ifndef __mkCPU_h__ */
