// Seed: 1620269416
module module_0;
  assign id_1 = id_1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  always @(posedge id_6 or posedge 1);
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge "" - 1 or negedge id_3);
  module_0 modCall_1 ();
endmodule
