# Design_Verification
Random interview question on system verilog constraint codes
