#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul  5 20:36:32 2022
# Process ID: 12716
# Current directory: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31604 C:\Users\Miljkovic\Desktop\Traffic_Lights_Controller\Traffic_Lights\Traffic_Lights.xpr
# Log file: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/vivado.log
# Journal file: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Miljkovic/Desktop/VLSI-Projekat/Traffic_Lights/Traffic_Lights' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programiranje/VivadoDev/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 865.336 ; gain = 131.676
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_Light_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Traffic_Light_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Traffic_Light_Sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sim_1/new/Traffic_Lights_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Programiranje/VivadoDev/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f4b76fea0a234ac3854093fce26876af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_Light_Sim_behav xil_defaultlib.Traffic_Light_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light
Compiling module xil_defaultlib.Traffic_Light_Sim
WARNING: [XSIM 43-3368] "C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sim_1/new/Traffic_Lights_Sim.v" Line 42. Negative delay (-1863462912000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_Light_Sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim/xsim.dir/Traffic_Light_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  5 21:00:33 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 909.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Traffic_Light_Sim_behav -key {Behavioral:sim_1:Functional:Traffic_Light_Sim} -tclbatch {Traffic_Light_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Traffic_Light_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Traffic_Light_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 914.039 ; gain = 4.895
run all
$finish called at time : 2 s : File "C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sim_1/new/Traffic_Lights_Sim.v" Line 43
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 914.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 920.422 ; gain = 0.043
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: Traffic_Light
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.121 ; gain = 107.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Traffic_Light' [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:5]
	Parameter S1 bound to: 0 - type: integer 
	Parameter S2 bound to: 1 - type: integer 
	Parameter S3 bound to: 2 - type: integer 
	Parameter S4 bound to: 3 - type: integer 
	Parameter S5 bound to: 4 - type: integer 
	Parameter S6 bound to: 5 - type: integer 
	Parameter sec7 bound to: 7 - type: integer 
	Parameter sec5 bound to: 5 - type: integer 
	Parameter sec2 bound to: 2 - type: integer 
	Parameter sec3 bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element ps_reg was removed.  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:19]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:21]
WARNING: [Synth 8-5788] Register light_M1_reg in module Traffic_Light is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:22]
WARNING: [Synth 8-5788] Register light_M2_reg in module Traffic_Light is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:23]
WARNING: [Synth 8-5788] Register light_MT_reg in module Traffic_Light is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:24]
WARNING: [Synth 8-5788] Register light_S_reg in module Traffic_Light is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Traffic_Light' (1#1) [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/sources_1/new/Traffic_Lights.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.250 ; gain = 149.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.250 ; gain = 149.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.250 ; gain = 149.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/constrs_1/new/Traffic_Lights_Constraints.xdc]
Finished Parsing XDC File [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/constrs_1/new/Traffic_Lights_Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1447.281 ; gain = 526.859
6 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1447.281 ; gain = 526.859
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Jul  5 23:33:18 2022] Launched synth_1...
Run output will be captured here: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/constrs_1/new/Traffic_Lights_Constraints.xdc]
Finished Parsing XDC File [C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.srcs/constrs_1/new/Traffic_Lights_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1811.043 ; gain = 25.926
[Tue Jul  5 23:36:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.305 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.227 ; gain = 655.922
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Jul  5 23:46:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/Miljkovic/Desktop/Traffic_Lights_Controller/Traffic_Lights/Traffic_Lights.runs/impl_1/runme.log
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 00:31:09 2022...
