#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 24 11:46:31 2017
# Process ID: 6868
# Current directory: D:/ECE-C302/hw3/OR_gate
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8832 D:\ECE-C302\hw3\OR_gate\OR_gate.xpr
# Log file: D:/ECE-C302/hw3/OR_gate/vivado.log
# Journal file: D:/ECE-C302/hw3/OR_gate\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECE-C302/hw3/OR_gate/OR_gate.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 791.098 ; gain = 123.828
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd:1]
[Mon Apr 24 11:48:45 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate_test.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate_test.vhd:1]
[Mon Apr 24 11:53:43 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd:1]
[Mon Apr 24 11:59:33 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/OR_gate/OR_gate.srcs/sources_1/new/OR_gate.vhd:1]
[Mon Apr 24 12:13:20 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 24 12:14:03 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 24 12:15:14 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/OR_gate/OR_gate.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
set_property PROGRAM.FILE {D:/ECE-C302/hw3/OR_gate/OR_gate.runs/impl_1/OR_gate_test.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ECE-C302/hw3/OR_gate/OR_gate.runs/impl_1/OR_gate_test.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ECE-C302/hw3/OR_gate/OR_gate.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 24 12:18:33 2017...
create_project mux D:/ECE-C302/hw3/mux -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 960.273 ; gain = 0.000
file mkdir D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new
close [ open D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux.vhd w ]
add_files D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse D:/ECE-C302/hw3/mux/Basys3_Master.xdc
close [ open D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux3.vhd w ]
add_files D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux3.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux3.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/mux/mux.srcs/sources_1/new/mux3.vhd:1]
[Mon Apr 24 12:56:05 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/mux/mux.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 24 12:56:50 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/mux/mux.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 24 12:57:50 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/mux/mux.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
set_property PROGRAM.FILE {D:/ECE-C302/hw3/mux/mux.runs/impl_1/mux3.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ECE-C302/hw3/mux/mux.runs/impl_1/mux3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ECE-C302/hw3/mux/mux.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 24 13:01:17 2017...
create_project thres_gate D:/ECE-C302/hw3/thres_gate -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 982.141 ; gain = 0.000
set_property target_language VHDL [current_project]
file mkdir D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new
close [ open D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate.vhd w ]
add_files D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate.vhd
close [ open D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate_test.vhd w ]
add_files D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate_test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate_test.vhd
file delete -force D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate_test.vhd
add_files -fileset constrs_1 -norecurse D:/ECE-C302/hw3/thres_gate/Basys3_Master.xdc
close [ open D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_test.vhd w ]
add_files D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_test.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_test.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_test.vhd:1]
[Mon Apr 24 13:17:02 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/thres_gate/thres_gate.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate.vhd" into library xil_defaultlib [D:/ECE-C302/hw3/thres_gate/thres_gate.srcs/sources_1/new/thres_gate.vhd:1]
[Mon Apr 24 13:17:41 2017] Launched synth_1...
Run output will be captured here: D:/ECE-C302/hw3/thres_gate/thres_gate.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 24 13:18:25 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/thres_gate/thres_gate.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 24 13:19:26 2017] Launched impl_1...
Run output will be captured here: D:/ECE-C302/hw3/thres_gate/thres_gate.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636707A
set_property PROGRAM.FILE {D:/ECE-C302/hw3/thres_gate/thres_gate.runs/impl_1/thres_test.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/ECE-C302/hw3/thres_gate/thres_gate.runs/impl_1/thres_test.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 13:20:55 2017...
