// Seed: 3384465008
module module_0;
  reg [-1 : -1] id_1;
  assign module_2.id_6 = 0;
  always @(*) id_1 = -1'b0;
endmodule
module module_1 (
    input  wire  id_0,
    output wire  id_1,
    output logic id_2,
    input  tri0  id_3,
    input  wire  id_4
);
  logic id_6;
  ;
  module_0 modCall_1 ();
  parameter id_7 = 1;
  always @(id_4 or posedge id_4 != 1) begin : LABEL_0
    id_2 <= 1;
    $signed(41);
    ;
  end
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd96,
    parameter id_7 = 32'd24
) (
    input supply0 _id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wire id_5,
    input wor id_6,
    output wor _id_7
);
  logic [id_7 : id_0] id_9;
  module_0 modCall_1 ();
endmodule
