/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Qualcomm Technologies, Inc. MSM 8996 v3 + PMI8996 MTP";
	compatible = "qcom,msm8996-mtp", "qcom,msm8996", "qcom,mtp";
	qcom,msm-id = <0xf6 0x30001>;
	qcom,pmic-id = <0x20009 0x10013 0x0 0x0>;
	interrupt-parent = <0x1>;
	qcom,board-id = <0x8 0x0 0x3db9 0xd>;

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			qcom,limits-info = <0x2>;
			enable-method = "psci";
			qcom,ea = <0x3>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			next-level-cache = <0x4>;
			linux,phandle = <0xc>;
			phandle = <0xc>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				qcom,dump-size = <0x88000>;
				linux,phandle = <0x4>;
				phandle = <0x4>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x7800>;
				linux,phandle = <0x169>;
				phandle = <0x169>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				linux,phandle = <0x16d>;
				phandle = <0x16d>;
			};
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x1>;
			qcom,limits-info = <0x5>;
			enable-method = "psci";
			qcom,ea = <0x6>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			next-level-cache = <0x4>;
			linux,phandle = <0xd>;
			phandle = <0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x7800>;
				linux,phandle = <0x16a>;
				phandle = <0x16a>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				linux,phandle = <0x16e>;
				phandle = <0x16e>;
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			qcom,limits-info = <0x7>;
			enable-method = "psci";
			qcom,ea = <0x8>;
			sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
			next-level-cache = <0x9>;
			linux,phandle = <0xe>;
			phandle = <0xe>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				qcom,dump-size = <0x110000>;
				linux,phandle = <0x9>;
				phandle = <0x9>;
			};

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x7800>;
				linux,phandle = <0x16b>;
				phandle = <0x16b>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				linux,phandle = <0x16f>;
				phandle = <0x16f>;
			};
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x101>;
			enable-method = "psci";
			qcom,limits-info = <0xa>;
			qcom,ea = <0xb>;
			sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
			next-level-cache = <0x9>;
			linux,phandle = <0xf>;
			phandle = <0xf>;

			l1-dcache {
				compatible = "arm,arch-cache";
				qcom,dump-size = <0x7800>;
				linux,phandle = <0x16c>;
				phandle = <0x16c>;
			};

			l1-tlb {
				qcom,dump-size = <0x2800>;
				linux,phandle = <0x170>;
				phandle = <0x170>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xc>;
				};

				core1 {
					cpu = <0xd>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xe>;
				};

				core1 {
					cpu = <0xf>;
				};
			};
		};
				energy-costs {
			CPU_COST_0: core-cost0 {
				busy-cost-data = <
					149 90
					205 121
					229 142
					253 164
					296 198
					350 239
					406 306
					469 371
					491 430
					527 486
					572 541
					584 586
					630 651
					666 732
					711 827
					763 925
				>;
				idle-cost-data = <
			  		2 2 0
				>;
			};
			CPU_COST_1: core-cost1 {
				busy-cost-data = <
					149 93
					197 116
					229 142
					253 164
					296 198
					350 239
					372 270
					400 310
					445 345
					495 400
					527 486
					572 541
					598 567
					630 651
					666 732
					711 827
					743 865
					780 946
					812 1040
					850 1097
					868 1209
					914 1311
					961 1441
					988 1535
					1024 1715
				>;
				idle-cost-data = <
				      2 2 0
				>;
			};
			CLUSTER_COST_0: cluster-cost0 {
				busy-cost-data = <
					149 4
					205 4
					229 4
					253 4
					296 4
					350 8
					406 9
					460 16
					491 21
					527 22
					572 29
					584 32
					630 42
					666 49
					711 41
					763 52
				>;
				idle-cost-data = <
					0
					0
				>;
			};
			CLUSTER_COST_1: cluster-cost1 {
				busy-cost-data = <
					149 4
					197 4
					229 4
					253 4
					296 4
					350 4
					372 7
					400 10
					445 15
					495 16
					527 21
					572 22
					598 29
					630 32
					666 42
					711 49
					743 41
					780 52
					812 62
					850 69
					868 75
					914 81
					961 90
					988 93
					1024 96
				>;
				idle-cost-data = <
					0
					0
				>;
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x19>;
				qcom,ion-heap-type = "SYSTEM";
			};

			qcom,ion-heap@21 {
				reg = <0x15>;
				qcom,ion-heap-type = "SYSTEM_CONTIG";
			};

			qcom,ion-heap@22 {
				reg = <0x16>;
				memory-region = <0x10>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x1b>;
				memory-region = <0x11>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@10 {
				reg = <0xa>;
				memory-region = <0x12>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@9 {
				reg = <0x9>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
			};
		};

		qcom,mdss_mdp@900000 {
			compatible = "qcom,mdss_mdp";
			reg = <0x900000 0x90000 0x9b0000 0x1040 0x9b8000 0x1040>;
			reg-names = "mdp_phys", "vbif_phys", "vbif_nrt_phys";
			interrupts = <0x0 0x53 0x0>;
			vdd-supply = <0x13>;
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x19 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,mdss-num-nrt-paths = <0x1>;
			qcom,mdss-ab-factor = <0x1 0x1>;
			qcom,mdss-ib-factor = <0x1 0x1>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,max-mixer-width = <0xa00>;
			qcom,max-pipe-width = <0xa00>;
			qcom,mdss-vbif-qos-rt-setting = <0x1 0x2 0x2 0x2>;
			qcom,mdss-vbif-qos-nrt-setting = <0x1 0x1 0x1 0x1>;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-per-pipe-panic-luts = <0xf 0xffff 0xfffc 0xff00>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,max-bandwidth-low-kbps = <0x927c00>;
			qcom,max-bandwidth-high-kbps = <0x927c00>;
			qcom,max-bandwidth-per-pipe-kbps = <0x44aa20>;
			qcom,max-clk-rate = <0x18964020>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x10>;
			qcom,mdss-dram-channels = <0x2>;
			qcom,mdss-pipe-vig-off = <0x5000 0x7000 0x9000 0xb000>;
			qcom,mdss-pipe-rgb-off = <0x15000 0x17000 0x19000 0x1b000>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000>;
			qcom,mdss-pipe-cursor-off = <0x35000 0x37000>;
			qcom,mdss-pipe-vig-xin-id = <0x0 0x4 0x8 0xc>;
			qcom,mdss-pipe-rgb-xin-id = <0x1 0x5 0x9 0xd>;
			qcom,mdss-pipe-dma-xin-id = <0x2 0xa>;
			qcom,mdss-pipe-cursor-xin-id = <0x7 0x7>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x0 0x0 0x2b4 0x0 0x0 0x2bc 0x0 0x0 0x2c4 0x0 0x0>;
			qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2ac 0x4 0x8 0x2b4 0x4 0x8 0x2bc 0x4 0x8 0x2c4 0x4 0x8>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x8 0xc 0x2b4 0x8 0xc>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0xf 0x3b0 0x10 0xf>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000 0x47000 0x4a000>;
			qcom,mdss-mixer-wb-off = <0x48000 0x49000>;
			qcom,mdss-dspp-off = <0x55000 0x57000>;
			qcom,mdss-wb-off = <0x65000 0x65800 0x66000>;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,mdss-pingpong-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,mdss-slave-pingpong-off = <0x73000>;
			qcom,mdss-ppb-off = <0x330 0x338>;
			qcom,mdss-has-pingpong-split;
			qcom,mdss-ad-off = <0x79000 0x79800 0x7a000>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-dsc-off = <0x81000 0x81400>;
			qcom,mdss-wfd-mode = "intf";
			qcom,mdss-has-source-split;
			qcom,mdss-highest-bank-bit = <0x2>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-rotator-downscale;
			qcom,mdss-idle-power-collapse-enabled;
			clocks = <0x14 0x684ccb41 0x14 0xcc07d687 0x14 0x6dc1f8f1 0x14 0x588460a4 0x14 0x42a022d3>;
			clock-names = "iface_clk", "bus_clk", "core_clk_src", "core_clk", "vsync_clk";
			qcom,mdp-settings = <0x1190 0x0 0x12ac 0xc0000ccc 0x12b4 0xc0000ccc 0x12bc 0xcccccc 0x12c4 0xcc 0x13a8 0xcccc0c0 0x13b0 0xccccc0c0 0x13b8 0xcccc0000 0x13d0 0xcc0000 0x506c 0x0 0x706c 0x0 0x906c 0x0 0xb06c 0x0 0x1506c 0x0 0x1706c 0x0 0x1906c 0x0 0x1b06c 0x0 0x2506c 0x0 0x2706c 0x0>;
			qcom,regs-dump-mdp = <0x1000 0x1454 0x2000 0x2064 0x2200 0x2264 0x2400 0x2464 0x2600 0x2664 0x2800 0x2864 0x5000 0x5150 0x5200 0x5230 0x7000 0x7150 0x7200 0x7230 0x9000 0x9150 0x9200 0x9230 0xb000 0xb150 0xb200 0xb230 0x15000 0x15150 0x15200 0x15230 0x17000 0x17150 0x17200 0x17230 0x19000 0x19150 0x19200 0x19230 0x1b000 0x1b150 0x1b200 0x1b230 0x25000 0x25150 0x27000 0x27150 0x35000 0x35150 0x37000 0x37150 0x45000 0x452bc 0x46000 0x462bc 0x47000 0x472bc 0x48000 0x482bc 0x49000 0x492bc 0x4a000 0x4a2bc 0x55000 0x5522c 0x57000 0x5722c 0x65000 0x652c0 0x65800 0x65ac0 0x66000 0x662c0 0x6b800 0x6ba68 0x6c000 0x6c268 0x6c800 0x6ca68 0x71000 0x710d4 0x71800 0x718d4 0x73000 0x730d4 0x81000 0x81140 0x81400 0x81540>;
			qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4", "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1", "VIG2_SSPP", "VIG2", "VIG3_SSPP", "VIG3", "RGB0_SSPP", "RGB0", "RGB1_SSPP", "RGB1", "RGB2_SSPP", "RGB2", "RGB3_SSPP", "RGB3", "DMA0_SSPP", "DMA1_SSPP", "CURSOR0_SSPP", "CURSOR1_SSPP", "LAYER_0", "LAYER_1", "LAYER_2", "LAYER_3", "LAYER_4", "LAYER_5", "DSPP_0", "DSPP_1", "WB_0", "WB_1", "WB_2", "INTF_1", "INTF_2", "INTF_3", "PP_0", "PP_1", "PP_4", "DSC_0", "DSC_1";
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x0>;
			qcom,mdss-prefill-y-buffer-bytes = <0x0>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x2>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x4>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0xa00>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-pref-prim-intf = "dsi";
			linux,phandle = <0x22>;
			phandle = <0x22>;

			qcom,mdss-pp-offsets {
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-vig-pcc-off = <0x1780>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-dspp-gamut-off = <0x1600>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
			};

			qcom,smmu_mdp_unsec_cb {
				compatible = "qcom,smmu_mdp_unsec";
				iommus = <0x15 0x0>;
				gdsc-mmagic-mdss-supply = <0x16>;
				clocks = <0x14 0x4994cb2 0x14 0xa0359d10 0x14 0x7fd71687>;
				clock-names = "mdp_ahb_clk", "mmagic_mdss_axi_clk", "mdp_axi_clk";
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_rot_unsec";
				iommus = <0x17 0x0>;
				gdsc-mmagic-mdss-supply = <0x16>;
				clocks = <0x14 0xa30772c9 0x14 0xa0359d10 0x14 0xfed7c078>;
				clock-names = "rot_ahb_clk", "mmagic_mdss_axi_clk", "rot_axi_clk";
			};

			qcom,smmu_mdp_sec_cb {
				compatible = "qcom,smmu_mdp_sec";
				iommus = <0x15 0x1>;
				gdsc-mmagic-mdss-supply = <0x16>;
				clocks = <0x14 0x4994cb2 0x14 0xa0359d10 0x14 0x7fd71687>;
				clock-names = "mdp_ahb_clk", "mmagic_mdss_axi_clk", "mdp_axi_clk";
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_rot_sec";
				iommus = <0x17 0x1>;
				gdsc-mmagic-mdss-supply = <0x16>;
				clocks = <0x14 0xa30772c9 0x14 0xa0359d10 0x14 0xfed7c078>;
				clock-names = "rot_ahb_clk", "mmagic_mdss_axi_clk", "rot_axi_clk";
			};

			qcom,mdss_fb_primary {
				cell-index = <0x0>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x1e>;
				phandle = <0x1e>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x18>;
				};
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x1>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x2e>;
				phandle = <0x2e>;
			};

			qcom,mdss_fb_hdmi {
				cell-index = <0x2>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x30>;
				phandle = <0x30>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x19>;
				};
			};

			qcom,mdss_fb_secondary {
				cell-index = <0x3>;
				compatible = "qcom,mdss-fb";
				linux,phandle = <0x1f>;
				phandle = <0x1f>;
			};

			qcom,mdss_dsi_samsung_s6e3fa3_1080p_cmd {
				qcom,mdss-dsi-panel-name = "samsung s6e3fa3 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-version = "S6E3FA3";
				qcom,mdss-dsi-backlight-version = "SAMSUNG";
				qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-controller = <0x1a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x46>;
				qcom,mdss-dsi-h-pulse-width = <0x13>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-v-back-porch = <0x4>;
				qcom,mdss-dsi-v-front-porch = <0x12>;
				qcom,mdss-dsi-v-pulse-width = <0x2>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-on-command = <0x5010000 0x14000211 0x390100 0x3 0xf05a5a39 0x1000000 0x3fc5a 0x5a390100 0x2 0xb0013901 0x0 0x3cc544a 0x39010000 0x2b0 0x6390100 0x2 0xff023901 0x0 0x3f0a5a5 0x39010000 0x3fc 0xa5a51501 0x0 0x2350039 0x1000000 0x3fc5a 0x5a390100 0x3 0xf4000139 0x1000000 0x3fca5 0xa5150100 0x2 0x53201501 0x0 0x2550039 0x1000000 0x25740>;
				qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x1>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xf03c2600 0x6a6a303c 0x32030400>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
				qcom,mdss-dsi-te-v-sync-continue-lines = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x30>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x1 0x2 0x0 0x2 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				qcom,mdss-tear-check-frame-rate = <0x1770>;
				qcom,mdss-dsi-high-brightness-panel;
				qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-acl-ncmds = <0x0>;
				qcom,mdss-dsi-acl-npayload = <0x1>;
				qcom,mdss-dsi-panel-srgb-on-command = [39 01 00 00 00 00 02 57 4c];
				qcom,mdss-dsi-panel-srgb-off-command = [39 01 00 00 00 00 02 57 40];
				qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 e8];
				qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
				qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";
				qcom,ulps-enabled;
				qcom,partial-update-enabled;
				qcom,panel-roi-alignment = <0x168 0x40 0x168 0x40 0x168 0x40>;
				qcom,mdss-dsi-panel-timings-8996 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>;
				qcom,cont-splash-enabled;
				qcom,panel-supply-entries = <0x1b>;
				linux,phandle = <0x24>;
				phandle = <0x24>;
			};

			qcom,mdss_dsi_samsung_s6e3fa3_1080p_video {
				qcom,mdss-dsi-panel-name = "samsung s6e3fa3 1080p video mode dsi panel";
				qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-version = "S6E3FA3";
				qcom,mdss-dsi-backlight-version = "SAMSUNG";
				qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-controller = <0x1a>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x8c>;
				qcom,mdss-dsi-h-back-porch = <0x46>;
				qcom,mdss-dsi-h-pulse-width = <0xc>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-v-back-porch = <0x4>;
				qcom,mdss-dsi-v-front-porch = <0x14>;
				qcom,mdss-dsi-v-pulse-width = <0x2>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-on-command = <0x5010000 0x8c000211 0x390100 0x3 0xf05a5a15 0x1000000 0x2b901 0x39010000 0x3f0 0xa5a53901 0x0 0x3f05a5a 0x39010000 0x3fc 0x5a5a3901 0x0 0x3f40001 0x15010000 0x2c0 0x32150100 0x2 0xf7033901 0x0 0x3f0a5a5 0x15010000 0x253 0x20150100 0x640002 0x51003901 0x0 0x2574005 0x100000a 0x22900>;
				qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x1>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xf93e3400 0x564f3340 0x50030400>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x30>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = [06 01 00 01 05 00 02 0a 08];
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-max-error-count = <0x2>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-force-clock-lane-hs;
				qcom,mdss-dsi-init-delay-us = <0x2710>;
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0xa 0x1 0x64>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				qcom,mdss-dsi-panel-timings-8996 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>;
				qcom,cont-splash-enabled;
				qcom,panel-supply-entries = <0x1b>;
			};

			qcom,mdss_dsi_samsung_s6e3fa5_1080p_cmd {
				qcom,mdss-dsi-panel-name = "samsung s6e3fa5 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-version = "S6E3FA5";
				qcom,mdss-dsi-backlight-version = "SAMSUNG";
				qcom,mdss-dsi-backlight-manufacture = "SAMSUNG";
				qcom,mdss-dsi-panel-controller = <0x1a>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-destination = "display_1";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-back-porch = <0x46>;
				qcom,mdss-dsi-h-pulse-width = <0x13>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-v-back-porch = <0x4>;
				qcom,mdss-dsi-v-front-porch = <0x12>;
				qcom,mdss-dsi-v-pulse-width = <0x2>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-on-command = [05 01 00 00 14 00 02 11 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 04 b4 06 0c 12 39 01 00 00 00 00 03 f0 a5 a5 15 01 00 00 00 00 02 53 20 15 01 00 00 00 00 02 55 00 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 02 c3 01 39 01 00 00 00 00 02 b0 18 39 01 00 00 00 00 02 c3 00 39 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-off-command = [05 01 00 00 28 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 00 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-h-sync-pulse = <0x1>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-timings = <0xf03c2600 0x6a6a303c 0x32030400>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
				qcom,mdss-dsi-te-v-sync-continue-lines = <0x3c>;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x30>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-mdp-trigger = "trigger_sw";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-reset-sequence = <0x1 0x2 0x0 0x2 0x1 0xa>;
				qcom,mdss-pan-physical-width-dimension = <0x44>;
				qcom,mdss-pan-physical-height-dimension = <0x7a>;
				qcom,mdss-tear-check-frame-rate = <0x1770>;
				qcom,mdss-dsi-high-brightness-panel;
				qcom,mdss-dsi-panel-acl-command = [15 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-acl-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-acl-ncmds = <0x0>;
				qcom,mdss-dsi-acl-npayload = <0x1>;
				qcom,mdss-dsi-panel-srgb-on-command = [39 01 00 00 00 00 02 57 4c];
				qcom,mdss-dsi-panel-srgb-off-command = [39 01 00 00 00 00 02 57 40];
				qcom,mdss-dsi-srgb-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-hbm-on-command = [15 01 00 00 00 00 02 53 e8];
				qcom,mdss-dsi-panel-hbm-off-command = [15 01 00 00 00 00 02 53 28];
				qcom,mdss-dsi-hbm-command-state = "dsi_hs_mode";
				qcom,ulps-enabled;
				qcom,partial-update-enabled;
				qcom,panel-roi-alignment = <0x168 0x40 0x168 0x40 0x168 0x40>;
				qcom,mdss-dsi-panel-timings-8996 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>;
				qcom,cont-splash-enabled;
				qcom,panel-supply-entries = <0x1b>;
			};
		};

		qcom,mdss_dsi@0 {
			compatible = "qcom,mdss-dsi";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			gdsc-supply = <0x13>;
			vdda-supply = <0x1c>;
			vcca-supply = <0x1d>;
			ranges = <0x994000 0x994000 0x400 0x994400 0x994400 0x558 0x828000 0x828000 0x108 0x996000 0x996000 0x400 0x996400 0x996400 0x558 0x828000 0x828000 0x108>;
			qcom,msm-bus,name = "mdss_dsi";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			qcom,mdss-fb-map-prim = <0x1e>;
			qcom,mdss-fb-map-sec = <0x1f>;
			clocks = <0x14 0x588460a4 0x14 0x684ccb41 0x14 0xea30b0e7 0x14 0xcc07d687 0x14 0xfb32f31e 0x14 0x585ef6d4 0x14 0x87c1612 0x14 0x8067c5a3>;
			clock-names = "mdp_core_clk", "iface_clk", "core_mmss_clk", "bus_clk", "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk", "ext_pixel1_clk";
			hw-config = "single_dsi";

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda";
					qcom,supply-min-voltage = <0x1312d0>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-enable-load = <0x46f0>;
					qcom,supply-disable-load = <0x1>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xe1d48>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-enable-load = <0x4268>;
					qcom,supply-disable-load = <0x20>;
				};
			};

			qcom,mdss_dsi_ctrl0@994000 {
				compatible = "qcom,mdss-dsi-ctrl";
				label = "MDSS DSI CTRL->0";
				cell-index = <0x0>;
				reg = <0x994000 0x400 0x994400 0x588 0x828000 0x108>;
				reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
				qcom,timing-db-mode;
				oled-vdda-supply = <0x20>;
				vddio-supply = <0x21>;
				qcom,mdss-mdp = <0x22>;
				clocks = <0x14 0xf5a03f64 0x14 0x3487234a 0x14 0x28cafbe6 0x14 0x75cc885b 0x14 0xccac1f35 0x23 0x60e83f06 0x23 0x792379e1 0x23 0xbbaa30be 0x23 0x45b3260f 0x23 0x177c029c 0x23 0x98ae3c92>;
				clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src";
				qcom,null-insertion-enabled;
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,dsi-pref-prim-pan = <0x24>;
				pinctrl-names = "mdss_default", "mdss_sleep";
				pinctrl-0 = <0x25 0x26 0x27 0x28>;
				pinctrl-1 = <0x29 0x2a 0x2b 0x2c>;
				qcom,platform-te-gpio = <0x2d 0xb 0x0>;
				qcom,platform-reset-gpio = <0x2d 0x8 0x0>;
				qcom,lcd-vddi-en-gpio = <0x2d 0x1a 0x0>;
				linux,phandle = <0x1a>;
				phandle = <0x1a>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss_pan_res = <0x280 0x1e0>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss-fb-map = <0x2e>;
		};

		qcom,hdmi_tx@9a0000 {
			cell-index = <0x0>;
			compatible = "qcom,hdmi-tx";
			status = "disabled";
			reg = <0x9a0000 0x50c 0x70000 0x6158 0x9e0000 0xfff>;
			reg-names = "core_physical", "qfprom_physical", "hdcp_physical";
			hpd-gdsc-supply = <0x13>;
			qcom,supply-names = "hpd-gdsc";
			qcom,min-voltage-level = <0x0>;
			qcom,max-voltage-level = <0x0>;
			qcom,enable-load = <0x0>;
			qcom,disable-load = <0x0>;
			clocks = <0x14 0x588460a4 0x14 0x684ccb41 0x14 0x97a6de9 0x14 0x1cef516 0x14 0xfa5aadb0>;
			clock-names = "mdp_core_clk", "iface_clk", "core_clk", "alt_iface_clk", "extp_clk";
			qcom,hdmi-tx-hpd = <0x2f 0x4 0x0>;
			qcom,mdss-fb-map = <0x30>;
			qcom,pluggable;
			pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active", "hdmi_cec_active", "hdmi_active", "hdmi_sleep";
			pinctrl-0 = <0x31 0x32 0x33>;
			pinctrl-1 = <0x31 0x34 0x33>;
			pinctrl-2 = <0x31 0x35 0x32>;
			pinctrl-3 = <0x31 0x34 0x35>;
			pinctrl-4 = <0x36 0x32 0x33>;

			qcom,msm-hdmi-audio-rx {
				compatible = "qcom,msm-hdmi-audio-codec-rx";
				linux,phandle = <0x199>;
				phandle = <0x199>;
			};
		};

		qcom,mdss_rotator {
			compatible = "qcom,mdss_rotator";
			qcom,mdss-wb-count = <0x2>;
			qcom,mdss-has-downscale;
			qcom,mdss-has-ubwc;
			qcom,mdss-has-reg-bus;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			rot-vdd-supply = <0x13>;
			rot-mmagic-mdss-gdsc-supply = <0x16>;
			qcom,supply-names = "rot-mmagic-mdss-gdsc", "rot-vdd";
			clocks = <0x14 0xea30b0e7 0x14 0x5b1f675e>;
			clock-names = "iface_clk", "rot_core_clk";
		};

		qcom,mdss_dsi_pll@994400 {
			compatible = "qcom,mdss_dsi_pll_8996_v2";
			label = "MDSS DSI 0 PLL";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x994400 0x588 0x8c2300 0x8 0x994200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			gdsc-supply = <0x13>;
			clocks = <0x14 0x684ccb41>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x37>;
			linux,phandle = <0x23>;
			phandle = <0x23>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@996400 {
			compatible = "qcom,mdss_dsi_pll_8996_v2";
			label = "MDSS DSI 1 PLL";
			cell-index = <0x1>;
			#clock-cells = <0x1>;
			reg = <0x996400 0x588 0x8c2300 0x8 0x996200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			gdsc-supply = <0x13>;
			clocks = <0x14 0x684ccb41>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			linux,phandle = <0x100>;
			phandle = <0x100>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_hdmi_pll@0x9a0600 {
			compatible = "qcom,mdss_hdmi_pll_8996_v3";
			label = "MDSS HDMI PLL";
			#clock-cells = <0x1>;
			reg = <0x9a0600 0xb10 0x9a1200 0xc8 0x8c2300 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";
			gdsc-supply = <0x13>;
			vddio-supply = <0x38>;
			vcca-supply = <0x1d>;
			clocks = <0x14 0x684ccb41 0x39 0x4d4eec04 0x39 0x3ab0b36d>;
			clock-names = "iface_clk", "ref_clk", "ref_clk_src";
			clock-rate = <0x0>;
			status = "disabled";
			linux,phandle = <0x101>;
			phandle = <0x101>;

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "gdsc";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};

				qcom,platform-supply-entry@1 {
					reg = <0x1>;
					qcom,supply-name = "vddio";
					qcom,supply-min-voltage = <0x1b7740>;
					qcom,supply-max-voltage = <0x1b7740>;
					qcom,supply-enable-load = <0x186a0>;
					qcom,supply-disable-load = <0x64>;
				};

				qcom,platform-supply-entry@2 {
					reg = <0x2>;
					qcom,supply-name = "vcca";
					qcom,supply-min-voltage = <0xe1d48>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-enable-load = <0x2710>;
					qcom,supply-disable-load = <0x64>;
				};
			};
		};

		qcom,smp2p-modem@9820010 {
			compatible = "qcom,smp2p";
			reg = <0x9820010 0x4>;
			qcom,remote-pid = <0x1>;
			qcom,irq-bitmask = <0x4000>;
			interrupts = <0x0 0x1c3 0x1>;
		};

		qcom,smp2p-adsp@9820010 {
			compatible = "qcom,smp2p";
			reg = <0x9820010 0x4>;
			qcom,remote-pid = <0x2>;
			qcom,irq-bitmask = <0x400>;
			interrupts = <0x0 0x9e 0x1>;
		};

		qcom,smp2p-dsps@9820010 {
			compatible = "qcom,smp2p";
			reg = <0x9820010 0x4>;
			qcom,remote-pid = <0x3>;
			qcom,irq-bitmask = <0x4000000>;
			interrupts = <0x0 0xb2 0x1>;
		};

		qcom,smp2pgpio-smp2p-15-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3a>;
			phandle = <0x3a>;
		};

		qcom,smp2pgpio_test_smp2p_15_in {
			compatible = "qcom,smp2pgpio_test_smp2p_15_in";
			gpios = <0x3a 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-15-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0xf>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3b>;
			phandle = <0x3b>;
		};

		qcom,smp2pgpio_test_smp2p_15_out {
			compatible = "qcom,smp2pgpio_test_smp2p_15_out";
			gpios = <0x3b 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3c>;
			phandle = <0x3c>;
		};

		qcom,smp2pgpio_test_smp2p_1_in {
			compatible = "qcom,smp2pgpio_test_smp2p_1_in";
			gpios = <0x3c 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3d>;
			phandle = <0x3d>;
		};

		qcom,smp2pgpio_test_smp2p_1_out {
			compatible = "qcom,smp2pgpio_test_smp2p_1_out";
			gpios = <0x3d 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3e>;
			phandle = <0x3e>;
		};

		qcom,smp2pgpio_test_smp2p_2_in {
			compatible = "qcom,smp2pgpio_test_smp2p_2_in";
			gpios = <0x3e 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x3f>;
			phandle = <0x3f>;
		};

		qcom,smp2pgpio_test_smp2p_2_out {
			compatible = "qcom,smp2pgpio_test_smp2p_2_out";
			gpios = <0x3f 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-3-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x3>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x40>;
			phandle = <0x40>;
		};

		qcom,smp2pgpio_test_smp2p_3_in {
			compatible = "qcom,smp2pgpio_test_smp2p_3_in";
			gpios = <0x40 0x0 0x0>;
		};

		qcom,smp2pgpio-smp2p-3-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "smp2p";
			qcom,remote-pid = <0x3>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x41>;
			phandle = <0x41>;
		};

		qcom,smp2pgpio_test_smp2p_3_out {
			compatible = "qcom,smp2pgpio_test_smp2p_3_out";
			gpios = <0x41 0x0 0x0>;
		};

		qcom,smp2pgpio-sleepstate-gpio-3-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "sleepstate";
			qcom,remote-pid = <0x3>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x42>;
			phandle = <0x42>;
		};

		qcom,smp2pgpio-sleepstate-3-out {
			compatible = "qcom,smp2pgpio_sleepstate_3_out";
			gpios = <0x42 0x0 0x0>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x15d>;
			phandle = <0x15d>;
		};

		qcom,smp2pgpio-ssr-smp2p-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x15e>;
			phandle = <0x15e>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x151>;
			phandle = <0x151>;
		};

		qcom,smp2pgpio-ssr-smp2p-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x152>;
			phandle = <0x152>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "slave-kernel";
			qcom,remote-pid = <0x3>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x15a>;
			phandle = <0x15a>;
		};

		qcom,smp2pgpio-ssr-smp2p-3-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "master-kernel";
			qcom,remote-pid = <0x3>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x15b>;
			phandle = <0x15b>;
		};

		qcom,ipc_router {
			compatible = "qcom,ipc_router";
			qcom,node-id = <0x1>;
		};

		qcom,ipc_router_modem_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "mpss";
			qcom,glink-xprt = "smd_trans";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_q6_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "lpass";
			qcom,glink-xprt = "smd_trans";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,ipc_router_dsps_xprt {
			compatible = "qcom,ipc_router_glink_xprt";
			qcom,ch-name = "IPCRTR";
			qcom,xprt-remote = "dsps";
			qcom,glink-xprt = "smd_trans";
			qcom,xprt-linkid = <0x1>;
			qcom,xprt-version = <0x1>;
			qcom,fragmented-data;
		};

		qcom,gdsc@8c529c {
			compatible = "regulator-fixed";
			regulator-name = "gdsc_mmagic_bimc";
			reg = <0x8c529c 0x4>;
			status = "ok";
			linux,phandle = <0x4b>;
			phandle = <0x4b>;
		};

		qcom,gdsc@8c119c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mmagic_video";
			reg = <0x8c119c 0x4 0x8c120c 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x39 0x6a22afa>;
			qcom,enable-root-clk;
			linux,phandle = <0x43>;
			phandle = <0x43>;
		};

		qcom,gdsc@8c247c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mmagic_mdss";
			reg = <0x8c247c 0x4 0x8c2480 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x39 0x6a22afa>;
			qcom,enable-root-clk;
			linux,phandle = <0x16>;
			phandle = <0x16>;
		};

		qcom,gdsc@8c3c4c {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mmagic_camss";
			reg = <0x8c3c4c 0x4 0x8c3c50 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			clock-names = "core_root_clk";
			clocks = <0x39 0x6a22afa>;
			qcom,enable-root-clk;
			linux,phandle = <0x44>;
			phandle = <0x44>;
		};

		qcom,gdsc@8c1024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus";
			reg = <0x8c1024 0x4>;
			status = "ok";
			clock-names = "bus_clk", "maxi_clk", "core_clk";
			clocks = <0x14 0xe6c16dba 0x14 0x97749db6 0x14 0x7e876ec3>;
			parent-supply = <0x43>;
			linux,phandle = <0x153>;
			phandle = <0x153>;
		};

		qcom,gdsc@8c1040 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core0";
			reg = <0x8c1040 0x4>;
			status = "ok";
			clock-names = "core0_clk";
			clocks = <0x14 0xb6f63e6c>;
			qcom,support-hw-trigger;
			linux,phandle = <0x1df>;
			phandle = <0x1df>;
		};

		qcom,gdsc@8c1044 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_venus_core1";
			reg = <0x8c1044 0x4>;
			status = "ok";
			clock-names = "core1_clk";
			clocks = <0x14 0x26c29cb4>;
			qcom,support-hw-trigger;
			linux,phandle = <0x1e0>;
			phandle = <0x1e0>;
		};

		qcom,gdsc@8c34a0 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_camss_top";
			reg = <0x8c34a0 0x4>;
			status = "ok";
			clock-names = "bus_clk", "vfe_axi";
			clocks = <0x14 0x5598c804 0x14 0x273d4c31>;
			parent-supply = <0x44>;
			linux,phandle = <0x45>;
			phandle = <0x45>;
		};

		qcom,gdsc@8c3664 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe0";
			reg = <0x8c3664 0x4>;
			status = "ok";
			clock-names = "core0_clk";
			clocks = <0x14 0x1e9bb8c4>;
			parent-supply = <0x45>;
			linux,phandle = <0x1bb>;
			phandle = <0x1bb>;
		};

		qcom,gdsc@8c3674 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_vfe1";
			reg = <0x8c3674 0x4>;
			status = "ok";
			clock-names = "core1_clk";
			clocks = <0x14 0x5bffa69b>;
			parent-supply = <0x45>;
			linux,phandle = <0x1bc>;
			phandle = <0x1bc>;
		};

		qcom,gdsc@8c2304 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_mdss";
			reg = <0x8c2304 0x4>;
			status = "ok";
			clock-names = "bus_clk";
			clocks = <0x14 0xcc07d687>;
			parent-supply = <0x16>;
			proxy-supply = <0x13>;
			qcom,proxy-consumer-enable;
			linux,phandle = <0x13>;
			phandle = <0x13>;
		};

		qcom,gdsc@8c35a4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_jpeg";
			reg = <0x8c35a4 0x4>;
			status = "ok";
			clock-names = "bus_clk", "dma_clk", "core0_clk", "core2_clk";
			clocks = <0x14 0x9e5545c8 0x14 0x2336e65d 0x14 0xb0e2db7 0x14 0xd7291c8d>;
			parent-supply = <0x45>;
			linux,phandle = <0x1c0>;
			phandle = <0x1c0>;
		};

		qcom,gdsc@8c36d4 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_cpp";
			reg = <0x8c36d4 0x4>;
			status = "ok";
			clock-names = "core_clk";
			clocks = <0x14 0xb82f366b>;
			parent-supply = <0x45>;
			linux,phandle = <0x1c1>;
			phandle = <0x1c1>;
		};

		qcom,gdsc@36b004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie_0";
			reg = <0x36b004 0x4>;
			status = "ok";
			linux,phandle = <0x12d>;
			phandle = <0x12d>;
		};

		qcom,gdsc@36d004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie_1";
			reg = <0x36d004 0x4>;
			status = "ok";
			linux,phandle = <0x136>;
			phandle = <0x136>;
		};

		qcom,gdsc@36e004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_pcie_2";
			reg = <0x36e004 0x4>;
			status = "ok";
			linux,phandle = <0x13d>;
			phandle = <0x13d>;
		};

		qcom,gdsc@30f004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_usb30";
			reg = <0x30f004 0x4>;
			status = "ok";
			linux,phandle = <0x140>;
			phandle = <0x140>;
		};

		qcom,gdsc@375004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_ufs";
			reg = <0x375004 0x4>;
			status = "ok";
			linux,phandle = <0x123>;
			phandle = <0x123>;
		};

		qcom,gdsc@8c3b64 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_fd";
			reg = <0x8c3b64 0x4>;
			status = "ok";
			clock-names = "core_clk", "core_uar_clk";
			clocks = <0x14 0x3badcae4 0x14 0x7e624e15>;
			parent-supply = <0x45>;
			linux,phandle = <0x1c2>;
			phandle = <0x1c2>;
		};

		qcom,gdsc@8c4034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_gpu";
			reg = <0x8c4034 0x4 0x8c4038 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			linux,phandle = <0x1db>;
			phandle = <0x1db>;
		};

		qcom,gdsc@8c4024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_gpu_gx";
			reg = <0x8c4024 0x4 0x8c4300 0x4>;
			reg-names = "base", "domain_addr";
			status = "ok";
			clock-names = "core_clk", "core_root_clk";
			clocks = <0x46 0xb7ece823 0x46 0x4210acb7>;
			qcom,force-enable-root-clk;
			parent-supply = <0x47>;
			linux,phandle = <0x1dc>;
			phandle = <0x1dc>;
		};

		qcom,gdsc@37d024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos1_vote_aggre0_noc";
			reg = <0x37d024 0x4>;
			qcom,no-status-check-on-disable;
			status = "ok";
		};

		qcom,gdsc@37d034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos1_vote_lpass_adsp";
			reg = <0x37d034 0x4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			linux,phandle = <0x1de>;
			phandle = <0x1de>;
		};

		qcom,gdsc@37d038 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_hlos1_vote_lpass_core";
			reg = <0x37d038 0x4>;
			qcom,no-status-check-on-disable;
			status = "ok";
		};

		qcom,gdsc@381004 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_aggre0_noc";
			reg = <0x381004 0x4 0x381028 0x4>;
			reg-names = "base", "hw_ctrl_addr";
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			status = "ok";
			linux,phandle = <0x48>;
			phandle = <0x48>;
		};

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			reg = <0x520000 0x40000 0x400000 0x62000 0x5c0000 0x3000 0x500000 0x1000 0x5a0000 0x40000 0x5a0000 0x40000 0x540000 0x9000 0x560000 0x7000 0x580000 0xa000>;
			reg-names = "snoc-base", "bimc-base", "pnoc-base", "cnoc-base", "mmnoc-base", "mmnoc-ahb-base", "a0noc-base", "a1noc-base", "a2noc-base";

			fab-a0noc {
				cell-id = <0x1801>;
				label = "fab-a0noc";
				qcom,fab-dev;
				qcom,base-name = "a0noc-base";
				qcom,bus-type = <0x1>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x3000>;
				qcom,enable-only-clk;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0x3c446400 0x39 0x3c446400>;
				bus-gdsc-supply = <0x48>;
				bus-a-gdsc-supply = <0x48>;
				coresight-id = <0xce>;
				coresight-name = "coresight-a0noc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x7>;
				aggre0-snoc-axi-no-rate-supply = <0x48>;
				linux,phandle = <0x4d>;
				phandle = <0x4d>;

				qcom,node-qos-clks {
					clock-names = "aggre0-snoc-axi-no-rate", "aggre0-cnoc-ahb-no-rate", "aggre0-noc-mpu-cfg-no-rate";
					clocks = <0x39 0x3c446400 0x39 0x53a35559 0x39 0x5c1bb8e2>;
				};
			};

			fab-a1noc {
				cell-id = <0x1802>;
				label = "fab-a1noc";
				qcom,fab-dev;
				qcom,base-name = "a1noc-base";
				qcom,bus-type = <0x1>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x2000>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0x49abba8 0x39 0xc12e4220>;
				coresight-id = <0xcd>;
				coresight-name = "coresight-a1noc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x4a>;
				coresight-child-ports = <0x6>;
				linux,phandle = <0x4f>;
				phandle = <0x4f>;
			};

			fab-a2noc {
				cell-id = <0x1803>;
				label = "fab-a2noc";
				qcom,fab-dev;
				qcom,base-name = "a2noc-base";
				qcom,bus-type = <0x1>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x3000>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0xaa681404 0x39 0xcab67089>;
				coresight-id = <0xcc>;
				coresight-name = "coresight-a2noc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x5>;
				linux,phandle = <0x51>;
				phandle = <0x51>;

				qcom,node-qos-clks {
					clock-names = "clk-aggre2-noc-clk-no-rate", "clk-gcc-ufs-axi-clk", "clk-aggre2-ufs-axi-clk-no-rate";
					clocks = <0x39 0xaa681404 0x39 0x47c743a7 0x39 0xb31e5191>;
				};
			};

			fab-bimc {
				cell-id = <0x0>;
				label = "fab-bimc";
				qcom,fab-dev;
				qcom,base-name = "bimc-base";
				qcom,base-offset = <0x8000>;
				qcom,qos-off = <0x4000>;
				qcom,util-fact = <0x9a>;
				qcom,bus-type = <0x2>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0xd212feea 0x39 0x71d1a499>;
				coresight-id = <0xcb>;
				coresight-name = "coresight-bimc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x4>;
				linux,phandle = <0x55>;
				phandle = <0x55>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				label = "fab-cnoc";
				qcom,fab-dev;
				qcom,base-name = "cnoc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0x62228b5d 0x39 0x67442955>;
				linux,phandle = <0x7c>;
				phandle = <0x7c>;
			};

			fab-mnoc {
				cell-id = <0x800>;
				label = "fab-mnoc";
				qcom,fab-dev;
				qcom,base-name = "mmnoc-base";
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,util-fact = <0x9a>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0xdb4b31e6 0x39 0xd4970614>;
				coresight-id = <0xca>;
				coresight-name = "coresight-mnoc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x0>;
				mmagic-ahb-no-rate-supply = <0x4b>;
				mmagic-mdss-axi-no-rate-supply = <0x16>;
				mmagic-camss-axi-no-rate-supply = <0x44>;
				mmagic-video-axi-no-rate-supply = <0x43>;
				linux,phandle = <0x95>;
				phandle = <0x95>;

				qcom,node-qos-clks {
					clock-names = "mmagic-ahb-no-rate", "mmagic-cfg-ahb-no-rate", "mmagic-mdss-axi-no-rate", "mmagic-mdss-cfg-noc-ahb-no-rate", "mmagic-camss-axi-no-rate", "mmagic-camss-cfg-noc-ahb-no-rate", "mmagic-video-axi-no-rate", "mmagic-video-cfg-noc-ahb-no-rate";
					clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0xa0359d10 0x14 0x9c6d5482 0x14 0xa8b1c16b 0x14 0x5182c819 0x14 0x7b9219c3 0x14 0x5124d256>;
				};
			};

			fab-mnoc-ahb {
				cell-id = <0x801>;
				label = "fab-mnoc-ahb";
				qcom,fab-dev;
				qcom,base-name = "mmnoc-ahb-base";
				qcom,bypass-qos-prg;
				qcom,setrate-only-clk;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x14 0x86f49203 0x14 0x86f49203>;
				bus-gdsc-supply = <0x4b>;
				bus-a-gdsc-supply = <0x4b>;
				linux,phandle = <0x93>;
				phandle = <0x93>;
			};

			fab-pnoc {
				cell-id = <0x1000>;
				label = "fab-pnoc";
				qcom,fab-dev;
				qcom,base-name = "pnoc-base";
				qcom,bypass-qos-prg;
				qcom,bus-type = <0x1>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0x38b95c77 0x39 0x8c9b4e93>;
				coresight-id = <0xc9>;
				coresight-name = "coresight-pnoc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x49>;
				coresight-child-ports = <0x2>;
				linux,phandle = <0xa1>;
				phandle = <0xa1>;
			};

			fab-snoc {
				cell-id = <0x400>;
				label = "fab-snoc";
				qcom,fab-dev;
				qcom,base-name = "snoc-base";
				qcom,bus-type = <0x1>;
				qcom,qos-off = <0x1000>;
				qcom,base-offset = <0x4000>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x39 0xe6900bb6 0x39 0x5d4683bd>;
				coresight-id = <0xc8>;
				coresight-name = "coresight-snoc";
				coresight-nr-inports = <0x0>;
				coresight-outports = <0x0>;
				coresight-child-list = <0x4a>;
				coresight-child-ports = <0x5>;
				linux,phandle = <0xa6>;
				phandle = <0xa6>;
			};

			mas-pcie-0 {
				cell-id = <0x2d>;
				label = "mas-pcie-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x4c>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x4d>;
				qcom,mas-rpm-id = <0x41>;
			};

			mas-pcie-1 {
				cell-id = <0x64>;
				label = "mas-pcie-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x4c>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x4d>;
				qcom,mas-rpm-id = <0x42>;
			};

			mas-pcie-2 {
				cell-id = <0x6c>;
				label = "mas-pcie-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x4c>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x4d>;
				qcom,mas-rpm-id = <0x77>;
			};

			mas-cnoc-a1noc {
				cell-id = <0x274b>;
				label = "mas-cnoc-a1noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x4e>;
				qcom,bus-dev = <0x4f>;
				qcom,mas-rpm-id = <0x74>;
				linux,phandle = <0xb7>;
				phandle = <0xb7>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x4e>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x4f>;
				qcom,mas-rpm-id = <0x17>;
			};

			mas-pnoc-a1noc {
				cell-id = <0x2749>;
				label = "mas-pnoc-a1noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,qport = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x4e>;
				qcom,bus-dev = <0x4f>;
				qcom,mas-rpm-id = <0x75>;
				linux,phandle = <0xbb>;
				phandle = <0xbb>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x50>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x51>;
				qcom,mas-rpm-id = <0x20>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x50>;
				qcom,bus-dev = <0x51>;
				qcom,mas-rpm-id = <0x3b>;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				qcom,buswidth = <0x8>;
				qcom,qport = <0x2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x50>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0x51>;
				qcom,mas-rpm-id = <0x44>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0x52 0x53 0x54>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,bus-dev = <0x55>;
				qcom,mas-rpm-id = <0x0>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,qport = <0x1>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x52 0x56 0x53 0x54>;
				qcom,bus-dev = <0x55>;
				qcom,mas-rpm-id = <0x6>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x52 0x56 0x53 0x54>;
				qcom,bus-dev = <0x55>;
				qcom,mas-rpm-id = <0x2>;
				linux,phandle = <0xba>;
				phandle = <0xba>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x56 0x53>;
				qcom,bus-dev = <0x55>;
				qcom,mas-rpm-id = <0x3>;
				linux,phandle = <0xbc>;
				phandle = <0xbc>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b>;
				qcom,bus-dev = <0x7c>;
				qcom,mas-rpm-id = <0x34>;
				linux,phandle = <0xbd>;
				phandle = <0xbd>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x74 0x58 0x59 0x5a 0x5b 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x57 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x7d 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x5c 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b>;
				qcom,bus-dev = <0x7c>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92>;
				qcom,bus-dev = <0x93>;
				qcom,mas-rpm-id = <0x4>;
				linux,phandle = <0xb9>;
				phandle = <0xb9>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x94>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x5>;
				linux,phandle = <0xb8>;
				phandle = <0xb8>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x5>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x73>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x7>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x7>;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x1>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,vrail-comp = <0x19>;
				qcom,mas-rpm-id = <0x8>;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,vrail-comp = <0x19>;
				qcom,mas-rpm-id = <0x3d>;
			};

			mas-rotator {
				cell-id = <0x19>;
				label = "mas-rotator";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x0>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x78>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,qport = <0x3 0x4>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x9>;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x6>;
				qcom,qos-mode = "bypass";
				qcom,connections = <0x96>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0xb>;
			};

			mas-snoc-vmem {
				cell-id = <0x28>;
				label = "mas-snoc-vmem";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x97>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x72>;
				linux,phandle = <0xbe>;
				phandle = <0xbe>;
			};

			mas-venus-vmem {
				cell-id = <0x44>;
				label = "mas-venus-vmem";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0x97>;
				qcom,bus-dev = <0x95>;
				qcom,mas-rpm-id = <0x79>;
			};

			mas-snoc-pnoc {
				cell-id = <0x2739>;
				label = "mas-snoc-pnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x2c>;
				linux,phandle = <0xbf>;
				phandle = <0xbf>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x21>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x23>;
			};

			mas-sdcc-4 {
				cell-id = <0x50>;
				label = "mas-sdcc-4";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x24>;
			};

			mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x2a>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x29>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x27>;
			};

			mas-tsif {
				cell-id = <0x52>;
				label = "mas-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xa2>;
				qcom,bus-dev = <0xa1>;
				qcom,mas-rpm-id = <0x25>;
			};

			mas-hmss {
				cell-id = <0x2b>;
				label = "mas-hmss";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x4>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0xa3 0xa4 0xa5>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x76>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x2>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0xa3 0xa7 0xa4 0xa5 0xa8>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x13>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0xa9>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-bimc-snoc-0 {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc-0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xaa 0xa7 0xa3 0xab 0xac 0xad 0xa8 0xa4 0xae>;
				qcom,bus-dev = <0xa6>;
				qcom,ap-owned;
				qcom,mas-rpm-id = <0x15>;
				linux,phandle = <0xb5>;
				phandle = <0xb5>;
			};

			mas-bimc-snoc-1 {
				cell-id = <0x2747>;
				label = "mas-bimc-snoc-1";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0xaf 0xb0 0xb1>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x6d>;
				linux,phandle = <0xb6>;
				phandle = <0xb6>;
			};

			mas-a0noc-snoc {
				cell-id = <0x274c>;
				label = "mas-a0noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,connections = <0xa8 0xa4 0xac 0xa5 0xa3>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x6e>;
				linux,phandle = <0xb2>;
				phandle = <0xb2>;
			};

			mas-a1noc-snoc {
				cell-id = <0x274f>;
				label = "mas-a1noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xaa 0xa7 0xb1 0xa3 0xaf 0xab 0xb0 0xac 0xa5 0xad 0xa8 0xa4 0xae>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x6f>;
				linux,phandle = <0xb3>;
				phandle = <0xb3>;
			};

			mas-a2noc-snoc {
				cell-id = <0x2750>;
				label = "mas-a2noc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,connections = <0xaa 0xa7 0xb0 0xa3 0xaf 0xae 0xab 0xa5 0xad 0xa8 0xa4 0xb1>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x70>;
				linux,phandle = <0xb4>;
				phandle = <0xb4>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,qport = <0x3>;
				qcom,qos-mode = "fixed";
				qcom,connections = <0xa3 0xa7 0xa4 0xa5 0xa8>;
				qcom,prio1 = <0x1>;
				qcom,prio0 = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,mas-rpm-id = <0x1f>;
			};

			slv-a0noc-snoc {
				cell-id = <0x274d>;
				label = "slv-a0noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xb2>;
				qcom,slv-rpm-id = <0x8d>;
				qcom,enable-only-clk;
				clock-names = "node_clk";
				clocks = <0x39 0x53a35559>;
				linux,phandle = <0x4c>;
				phandle = <0x4c>;
			};

			slv-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-a1noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xb3>;
				qcom,slv-rpm-id = <0x8e>;
				linux,phandle = <0x4e>;
				phandle = <0x4e>;
			};

			slv-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-a2noc-snoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xb4>;
				qcom,slv-rpm-id = <0x8f>;
				linux,phandle = <0x50>;
				phandle = <0x50>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x55>;
				qcom,slv-rpm-id = <0x0>;
				linux,phandle = <0x53>;
				phandle = <0x53>;
			};

			slv-hmss-l3 {
				cell-id = <0x2a8>;
				label = "slv-hmss-l3";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x55>;
				qcom,slv-rpm-id = <0xa0>;
				linux,phandle = <0x56>;
				phandle = <0x56>;
			};

			slv-bimc-snoc-0 {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc-0";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x55>;
				qcom,ap-owned;
				qcom,connections = <0xb5>;
				qcom,slv-rpm-id = <0x2>;
				linux,phandle = <0x54>;
				phandle = <0x54>;
			};

			slv-bimc-snoc-1 {
				cell-id = <0x2748>;
				label = "slv-bimc-snoc-1";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x55>;
				qcom,connections = <0xb6>;
				qcom,slv-rpm-id = <0x8a>;
				linux,phandle = <0x52>;
				phandle = <0x52>;
			};

			slv-cnoc-a1noc {
				cell-id = <0x2732>;
				label = "slv-cnoc-a1noc";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,connections = <0xb7>;
				qcom,slv-rpm-id = <0x4b>;
				linux,phandle = <0x7d>;
				phandle = <0x7d>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x2f>;
				linux,phandle = <0x57>;
				phandle = <0x57>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x32>;
				linux,phandle = <0x79>;
				phandle = <0x79>;
			};

			slv-tlmm {
				cell-id = <0x270>;
				label = "slv-tlmm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x33>;
				linux,phandle = <0x5e>;
				phandle = <0x5e>;
			};

			slv-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-crypto0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x34>;
				linux,phandle = <0x6c>;
				phandle = <0x6c>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x3e>;
				linux,phandle = <0x5f>;
				phandle = <0x5f>;
			};

			slv-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-pimem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa7>;
				linux,phandle = <0x63>;
				phandle = <0x63>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x36>;
				linux,phandle = <0x76>;
				phandle = <0x76>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x37>;
				linux,phandle = <0x5b>;
				phandle = <0x5b>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x38>;
				linux,phandle = <0x62>;
				phandle = <0x62>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x3b>;
				linux,phandle = <0x75>;
				phandle = <0x75>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x2c>;
				linux,phandle = <0x65>;
				phandle = <0x65>;
			};

			slv-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-dcc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x9b>;
				linux,phandle = <0x7b>;
				phandle = <0x7b>;
			};

			slv-rbcpr-mx {
				cell-id = <0x2cb>;
				label = "slv-rbcpr-mx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xaa>;
				linux,phandle = <0x64>;
				phandle = <0x64>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x3f>;
				linux,phandle = <0x68>;
				phandle = <0x68>;
			};

			slv-rbcpr-cx {
				cell-id = <0x2cc>;
				label = "slv-rbcpr-cx";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa9>;
				linux,phandle = <0x58>;
				phandle = <0x58>;
			};

			slv-cpr-apu-cfg {
				cell-id = <0x2ab>;
				label = "slv-cpr-apu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa8>;
				linux,phandle = <0x74>;
				phandle = <0x74>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,connections = <0xb8>;
				qcom,slv-rpm-id = <0x42>;
				linux,phandle = <0x73>;
				phandle = <0x73>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x46>;
				linux,phandle = <0x6e>;
				phandle = <0x6e>;
			};

			slv-snoc-mpu-cfg {
				cell-id = <0x27e>;
				label = "slv-snoc-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x43>;
				linux,phandle = <0x6f>;
				phandle = <0x6f>;
			};

			slv-ebi1-phy-cfg {
				cell-id = <0x285>;
				label = "slv-ebi1-phy-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x49>;
				linux,phandle = <0x61>;
				phandle = <0x61>;
			};

			slv-a0noc-cfg {
				cell-id = <0x2ae>;
				label = "slv-a0noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x90>;
				linux,phandle = <0x6a>;
				phandle = <0x6a>;
			};

			slv-pcie-1-cfg {
				cell-id = <0x29c>;
				label = "slv-pcie-1-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x59>;
				linux,phandle = <0x6d>;
				phandle = <0x6d>;
			};

			slv-pcie-2-cfg {
				cell-id = <0x2ac>;
				label = "slv-pcie-2-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa5>;
				linux,phandle = <0x72>;
				phandle = <0x72>;
			};

			slv-pcie-0-cfg {
				cell-id = <0x29b>;
				label = "slv-pcie-0-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x58>;
				linux,phandle = <0x5d>;
				phandle = <0x5d>;
			};

			slv-pcie20-ahb2phy {
				cell-id = <0x2ad>;
				label = "slv-pcie20-ahb2phy";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa3>;
				linux,phandle = <0x66>;
				phandle = <0x66>;
			};

			slv-a0noc-mpu-cfg {
				cell-id = <0x2c3>;
				label = "slv-a0noc-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x91>;
				linux,phandle = <0x5a>;
				phandle = <0x5a>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x5c>;
				linux,phandle = <0x6b>;
				phandle = <0x6b>;
			};

			slv-a1noc-cfg {
				cell-id = <0x2af>;
				label = "slv-a1noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x93>;
				linux,phandle = <0x77>;
				phandle = <0x77>;
			};

			slv-a1noc-mpu-cfg {
				cell-id = <0x2b1>;
				label = "slv-a1noc-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x94>;
				linux,phandle = <0x70>;
				phandle = <0x70>;
			};

			slv-a2noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-a2noc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x96>;
				linux,phandle = <0x69>;
				phandle = <0x69>;
			};

			slv-a2noc-mpu-cfg {
				cell-id = <0x2b2>;
				label = "slv-a2noc-mpu-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x97>;
				linux,phandle = <0x67>;
				phandle = <0x67>;
			};

			slv-ssc-cfg {
				cell-id = <0x2b9>;
				label = "slv-ssc-cfg";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xb1>;
				linux,phandle = <0x78>;
				phandle = <0x78>;
			};

			slv-a0noc-smmu-cfg {
				cell-id = <0x2b3>;
				label = "slv-a0noc-smmu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x92>;
				linux,phandle = <0x60>;
				phandle = <0x60>;
			};

			slv-a1noc-smmu-cfg {
				cell-id = <0x2b4>;
				label = "slv-a1noc-smmu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x95>;
				linux,phandle = <0x71>;
				phandle = <0x71>;
			};

			slv-a2noc-smmu-cfg {
				cell-id = <0x2b5>;
				label = "slv-a2noc-smmu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0x98>;
				linux,phandle = <0x59>;
				phandle = <0x59>;
			};

			slv-lpass-smmu-cfg {
				cell-id = <0x2b6>;
				label = "slv-lpass-smmu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,slv-rpm-id = <0xa1>;
				linux,phandle = <0x7a>;
				phandle = <0x7a>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x7c>;
				qcom,connections = <0xb9>;
				qcom,slv-rpm-id = <0x3a>;
				linux,phandle = <0x5c>;
				phandle = <0x5c>;
			};

			slv-mmagic-cfg {
				cell-id = <0x2b7>;
				label = "slv-mmagic-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xa2>;
				linux,phandle = <0x7e>;
				phandle = <0x7e>;
			};

			slv-cpr-cfg {
				cell-id = <0x250>;
				label = "slv-cpr-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x6>;
				linux,phandle = <0x8b>;
				phandle = <0x8b>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x8>;
				linux,phandle = <0x84>;
				phandle = <0x84>;
			};

			slv-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-venus-throttle-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xb2>;
				linux,phandle = <0x88>;
				phandle = <0x88>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xa>;
				linux,phandle = <0x82>;
				phandle = <0x82>;
			};

			slv-vmem-cfg {
				cell-id = <0x2c4>;
				label = "slv-vmem-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xb4>;
				qcom,enable-only-clk;
				clock-names = "node_clk";
				clocks = <0x14 0xbdaf5af7>;
				node-gdsc-supply = <0x43>;
				linux,phandle = <0x8f>;
				phandle = <0x8f>;
			};

			slv-dsa-cfg {
				cell-id = <0x2ba>;
				label = "slv-dsa-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x9d>;
				linux,phandle = <0x8d>;
				phandle = <0x8d>;
			};

			slv-mnoc-clocks-cfg {
				cell-id = <0x257>;
				label = "slv-mnoc-clocks-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xc>;
				linux,phandle = <0x80>;
				phandle = <0x80>;
			};

			slv-dsa-mpu-cfg {
				cell-id = <0x2bb>;
				label = "slv-dsa-mpu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x9e>;
				linux,phandle = <0x7f>;
				phandle = <0x7f>;
			};

			slv-mnoc-mpu-cfg {
				cell-id = <0x259>;
				label = "slv-mnoc-mpu-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xe>;
				linux,phandle = <0x92>;
				phandle = <0x92>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x4>;
				linux,phandle = <0x8a>;
				phandle = <0x8a>;
			};

			slv-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-display-throttle-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x9c>;
				linux,phandle = <0x87>;
				phandle = <0x87>;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x3>;
				linux,phandle = <0x89>;
				phandle = <0x89>;
			};

			slv-camera-throttle-cfg {
				cell-id = <0x2c5>;
				label = "slv-camera-throttle-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0x9a>;
				linux,phandle = <0x81>;
				phandle = <0x81>;
			};

			slv-oxili-cfg {
				cell-id = <0x256>;
				label = "slv-oxili-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xb>;
				linux,phandle = <0x86>;
				phandle = <0x86>;
			};

			slv-smmu-mdp-cfg {
				cell-id = <0x2bf>;
				label = "slv-smmu-mdp-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xad>;
				linux,phandle = <0x91>;
				phandle = <0x91>;
			};

			slv-smmu-rot-cfg {
				cell-id = <0x2c0>;
				label = "slv-smmu-rot-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xae>;
				linux,phandle = <0x8c>;
				phandle = <0x8c>;
			};

			slv-smmu-venus-cfg {
				cell-id = <0x2c1>;
				label = "slv-smmu-venus-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xaf>;
				linux,phandle = <0x8e>;
				phandle = <0x8e>;
			};

			slv-smmu-cpp-cfg {
				cell-id = <0x2bd>;
				label = "slv-smmu-cpp-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xab>;
				linux,phandle = <0x85>;
				phandle = <0x85>;
			};

			slv-smmu-jpeg-cfg {
				cell-id = <0x2be>;
				label = "slv-smmu-jpeg-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xac>;
				linux,phandle = <0x90>;
				phandle = <0x90>;
			};

			slv-smmu-vfe-cfg {
				cell-id = <0x2c2>;
				label = "slv-smmu-vfe-cfg";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x93>;
				qcom,slv-rpm-id = <0xb0>;
				linux,phandle = <0x83>;
				phandle = <0x83>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				label = "slv-mnoc-bimc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x95>;
				qcom,connections = <0xba>;
				qcom,slv-rpm-id = <0x10>;
				qcom,enable-only-clk;
				clock-names = "node_clk";
				clocks = <0x39 0xdb4b31e6>;
				linux,phandle = <0x96>;
				phandle = <0x96>;
			};

			slv-vmem {
				cell-id = <0x2c6>;
				label = "slv-vmem";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x95>;
				qcom,slv-rpm-id = <0xb3>;
				clock-names = "node_clk";
				clocks = <0x14 0xbdaf5af7>;
				node-gdsc-supply = <0x43>;
				linux,phandle = <0x97>;
				phandle = <0x97>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x95>;
				qcom,slv-rpm-id = <0x11>;
				linux,phandle = <0x94>;
				phandle = <0x94>;
			};

			slv-pnoc-a1noc {
				cell-id = <0x274a>;
				label = "slv-pnoc-a1noc";
				qcom,buswidth = <0x8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,connections = <0xbb>;
				qcom,slv-rpm-id = <0x8b>;
				linux,phandle = <0xa2>;
				phandle = <0xa2>;
			};

			slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x28>;
				linux,phandle = <0x9a>;
				phandle = <0x9a>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x21>;
				linux,phandle = <0x9c>;
				phandle = <0x9c>;
			};

			slv-sdcc-4 {
				cell-id = <0x261>;
				label = "slv-sdcc-4";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x22>;
				linux,phandle = <0x9d>;
				phandle = <0x9d>;
			};

			slv-tsif {
				cell-id = <0x23f>;
				label = "slv-tsif";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x23>;
				linux,phandle = <0x9e>;
				phandle = <0x9e>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x25>;
				linux,phandle = <0x99>;
				phandle = <0x99>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x1f>;
				linux,phandle = <0x9b>;
				phandle = <0x9b>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x27>;
				linux,phandle = <0x98>;
				phandle = <0x98>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x29>;
				linux,phandle = <0x9f>;
				phandle = <0x9f>;
			};

			slv-ahb2phy {
				cell-id = <0x2c7>;
				label = "slv-ahb2phy";
				qcom,buswidth = <0x4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa1>;
				qcom,slv-rpm-id = <0x99>;
				linux,phandle = <0xa0>;
				phandle = <0xa0>;
			};

			slv-hmss {
				cell-id = <0x2a1>;
				label = "slv-hmss";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x14>;
				linux,phandle = <0xac>;
				phandle = <0xac>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x15>;
				linux,phandle = <0xab>;
				phandle = <0xab>;
			};

			slv-usb3 {
				cell-id = <0x247>;
				label = "slv-usb3";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x16>;
				linux,phandle = <0xa7>;
				phandle = <0xa7>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				qcom,buswidth = <0x20>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xbc>;
				qcom,slv-rpm-id = <0x18>;
				linux,phandle = <0xa5>;
				phandle = <0xa5>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xbd>;
				qcom,slv-rpm-id = <0x19>;
				linux,phandle = <0xad>;
				phandle = <0xad>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x1a>;
				linux,phandle = <0xa4>;
				phandle = <0xa4>;
			};

			slv-pimem {
				cell-id = <0x2c8>;
				label = "slv-pimem";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0xa6>;
				linux,phandle = <0xa3>;
				phandle = <0xa3>;
			};

			slv-snoc-vmem {
				cell-id = <0x2c9>;
				label = "slv-snoc-vmem";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xbe>;
				qcom,slv-rpm-id = <0x8c>;
				linux,phandle = <0xaa>;
				phandle = <0xaa>;
			};

			slv-snoc-pnoc {
				cell-id = <0x273a>;
				label = "slv-snoc-pnoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,connections = <0xbf>;
				qcom,slv-rpm-id = <0x1c>;
				linux,phandle = <0xa8>;
				phandle = <0xa8>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x1e>;
				linux,phandle = <0xae>;
				phandle = <0xae>;
			};

			slv-pcie-0 {
				cell-id = <0x299>;
				label = "slv-pcie-0";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x54>;
				linux,phandle = <0xb1>;
				phandle = <0xb1>;
			};

			slv-pcie-1 {
				cell-id = <0x29a>;
				label = "slv-pcie-1";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x55>;
				linux,phandle = <0xb0>;
				phandle = <0xb0>;
			};

			slv-pcie-2 {
				cell-id = <0x2ca>;
				label = "slv-pcie-2";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0xa4>;
				linux,phandle = <0xaf>;
				phandle = <0xaf>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				qcom,buswidth = <0x10>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xa6>;
				qcom,slv-rpm-id = <0x1d>;
				linux,phandle = <0xa9>;
				phandle = <0xa9>;
			};
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x200 0x0 0x0 0x1 0x200 0x0 0x0>;
			qcom,msm-bus,active-only;
			qcom,spdm-client = <0x0>;
			clock-names = "cci_clk";
			clocks = <0xc0 0x48e9e16b>;
			qcom,bw-upstep = <0x3e8>;
			qcom,bw-dwnstep = <0x3e8>;
			qcom,max-vote = <0x2710>;
			qcom,up-step-multp = <0x2>;
			qcom,spdm-interval = <0x64>;
			qcom,ports = <0x18>;
			qcom,alpha-up = <0xc>;
			qcom,alpha-down = <0xf>;
			qcom,bucket-size = <0x8>;
			qcom,pl-freqs = <0x3f7a0 0xbbfd0>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
			qcom,cci-response-time-us = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
			qcom,max-cci-freq = <0xfd200>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x0 0xc0 0x0>;
		};

		qcom,smp2pgpio-rdbg-2-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x2>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0xc1>;
			phandle = <0xc1>;
		};

		qcom,smp2pgpio_client_rdbg_2_in {
			compatible = "qcom,smp2pgpio_client_rdbg_2_in";
			gpios = <0xc1 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-2-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x2>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0xc2>;
			phandle = <0xc2>;
		};

		qcom,smp2pgpio_client_rdbg_2_out {
			compatible = "qcom,smp2pgpio_client_rdbg_2_out";
			gpios = <0xc2 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-1-in {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x1>;
			qcom,is-inbound;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0xc3>;
			phandle = <0xc3>;
		};

		qcom,smp2pgpio_client_rdbg_1_in {
			compatible = "qcom,smp2pgpio_client_rdbg_1_in";
			gpios = <0xc3 0x0 0x0>;
		};

		qcom,smp2pgpio-rdbg-1-out {
			compatible = "qcom,smp2pgpio";
			qcom,entry-name = "rdbg";
			qcom,remote-pid = <0x1>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0xc4>;
			phandle = <0xc4>;
		};

		qcom,smp2pgpio_client_rdbg_1_out {
			compatible = "qcom,smp2pgpio_client_rdbg_1_out";
			gpios = <0xc4 0x0 0x0>;
		};

		uart@7571000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x7571000 0x200 0x7544000 0x2b000>;
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xc5>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0x1 0x0 0x6d 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0x2d 0x2a 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x4>;
			qcom,bam-rx-ep-pipe-index = <0x5>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x39 0xc3298bd7 0x39 0x8caa5b4f>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xc6>;
			pinctrl-1 = <0xc7>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			status = "disabled";
			linux,phandle = <0xc5>;
			phandle = <0xc5>;
		};

		uart@7574000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x7574000 0x200 0x7544000 0x2b000>;
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xc8>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0x1 0x0 0x70 0x0 0x1 0x1 0x0 0xee 0x0 0x2 0x2d 0x2a 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0xa>;
			qcom,bam-rx-ep-pipe-index = <0xb>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x39 0x28fd3466 0x39 0x8caa5b4f>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xc9>;
			pinctrl-1 = <0xca>;
			qcom,msm-bus,name = "buart6";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			status = "disabled";
			linux,phandle = <0xc8>;
			phandle = <0xc8>;
		};

		spi@75B7000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x75b7000 0x600 0x7584000 0x2b000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x67 0x0 0x0 0xef 0x0>;
			spi-max-frequency = <0x124f800>;
			qcom,infinite-mode = <0x0>;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x10>;
			qcom,bam-producer-pipe-index = <0x11>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0xc68509d6>;
			status = "disabled";
		};

		spi@75B8000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x75b8000 0x600 0x7584000 0x2b000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x68 0x0 0x0 0xef 0x0>;
			spi-max-frequency = <0x124f800>;
			qcom,infinite-mode = <0x0>;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x12>;
			qcom,bam-producer-pipe-index = <0x13>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0xcd>;
			pinctrl-1 = <0xce>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0x1a72b93>;
			status = "disabled";
		};

		spi@75BA000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x75ba000 0x600 0x7584000 0x2b000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x6a 0x0 0x0 0xef 0x0>;
			spi-max-frequency = <0x124f800>;
			qcom,infinite-mode = <0x0>;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0x16>;
			qcom,bam-producer-pipe-index = <0x17>;
			qcom,master-id = <0x54>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0xfe1bd34a>;
			status = "disabled";
		};

		apm@099e0000 {
			compatible = "qcom,msm-apm";
			reg = <0x99e0000 0x1000 0x9820000 0x10000 0x6400050 0x8 0x6480050 0x8 0x9981068 0x8 0x9991068 0x8 0x99b1068 0x8 0x99c1068 0x8 0x99a1068 0x8 0x99d1068 0x8>;
			reg-names = "pm-apcc-glb", "apcs-csr", "apc0-pll-ctl", "apc1-pll-ctl", "apc0-cpu0-spm", "apc0-cpu1-spm", "apc1-cpu0-spm", "apc1-cpu1-spm", "apc0-l2-spm", "apc1-l2-spm";
			qcom,clock-source-override;
			linux,phandle = <0x1af>;
			phandle = <0x1af>;
		};

		interrupt-controller@09bc0000 {
			compatible = "arm,gic-v3";
			reg = <0x9bc0000 0x10000 0x9c00000 0x100000>;
			#interrupt-cells = <0x3>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x40000>;
			interrupts = <0x1 0x9 0x4>;
			linux,phandle = <0x1>;
			phandle = <0x1>;

			gic-its@09BE0000 {
				compatible = "arm,gic-v3-its";
				msi-contoller;
				reg = <0x9be0000 0x20000>;
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xf08 0x1 0xe 0xf08 0x1 0xb 0xf08 0x1 0xa 0xf08>;
			clock-frequency = <0x124f800>;
		};

		restart@4ab000 {
			compatible = "qcom,pshold";
			reg = <0x4ab000 0x4 0x7b3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		qcom,sps {
			compatible = "qcom,msm_sps_4k";
			qcom,device-type = <0x3>;
			qcom,pipe-attr-ee;
		};

		serial@07570000 {
			compatible = "qcom,msm-lsuart-v14";
			reg = <0x7570000 0x1000>;
			interrupts = <0x0 0x6c 0x0>;
			status = "disabled";
			clocks = <0x39 0xf8a61c96 0x39 0x8caa5b4f>;
			clock-names = "core_clk", "iface_clk";
		};

		serial@075b0000 {
			compatible = "qcom,msm-lsuart-v14";
			reg = <0x75b0000 0x1000>;
			interrupts = <0x0 0x72 0x0>;
			status = "ok";
			clocks = <0x39 0x1e1965a3 0x39 0x8f283c1d>;
			clock-names = "core_clk", "iface_clk";
			pinctrl-names = "uart_active", "uart_deactive";
			pinctrl-0 = <0xd1>;
			pinctrl-1 = <0xd2>;
		};

		i2c@75ba000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x75ba000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x6a 0x0>;
			dmas = <0xd3 0x16 0x40 0x20000020 0x20 0xd3 0x17 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0x894bcea4>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xd4>;
			pinctrl-1 = <0xd5>;

			synaptics_dsx@20 {
				compatible = "synaptics,dsx-i2c";
				reg = <0x20>;
				status = "disabled";
				interrupt-parent = <0x2d>;
				interrupts = <0x7d 0x2008>;
				vdd_ana-supply = <0xd6>;
				vcc_i2c-supply = <0xd7>;
				synaptics,pwr-reg-name = "vdd_ana";
				synaptics,bus-reg-name = "vcc_i2c";
				synaptics,irq-gpio = <0x2d 0x7d 0x2008>;
				synaptics,irq-on-state = <0x0>;
				synaptics,irq-flags = <0x2008>;
				synaptics,power-gpio = <0x2d 0x31 0x0>;
				synaptics,power-on-state = <0x1>;
				synaptics,power-delay-ms = <0xc8>;
				synaptics,reset-delay-ms = <0xc8>;
				synaptics,max-y-for-2d = <0x77f>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
				pinctrl-0 = <0xd8>;
				pinctrl-1 = <0xd9>;
			};

			synaptics-rmi-ts@20 {
				compatible = "synaptics,s3320";
				reg = <0x20>;
				interrupt-parent = <0x2d>;
				interrupts = <0x7d 0x2008>;
				synaptics,irq-gpio = <0x2d 0x7d 0x2008>;
				synaptics,reset-gpio = <0x2d 0x59 0x0>;
				synaptics,1v8-gpio = <0x2d 0x31 0x0>;
				synaptics,tx-rx-num = <0x10 0x1c>;
				synaptics,display-coords = <0x438 0x780>;
				vdd_2v8-supply = <0xd6>;
				vcc_i2c_1v8-supply = <0xd7>;
				oem,support_hw_poweroff;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
				pinctrl-0 = <0xd8>;
				pinctrl-1 = <0xd9>;
			};
		};

		qcom,sps-dma@0x7544000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			reg = <0x7544000 0x2b000>;
			interrupts = <0x0 0xee 0x0>;
			qcom,summing-threshold = <0x10>;
			linux,phandle = <0xda>;
			phandle = <0xda>;
		};

		qcom,sps-dma@0x7584000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			reg = <0x7584000 0x2b000>;
			interrupts = <0x0 0xef 0x0>;
			qcom,summing-threshold = <0x10>;
			linux,phandle = <0xd3>;
			phandle = <0xd3>;
		};

		i2c@757a000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg = <0x757a000 0x1000>;
			reg-names = "qup_phys_addr";
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x64 0x0>;
			dmas = <0xda 0x16 0x40 0x20000020 0x20 0xda 0x17 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x186a0>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,fs-clk-div = <0x68>;
			qcom,high-time-clk-div = <0x52>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8caa5b4f 0x39 0x5c6ad820>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;

			bq27541-battery@55 {
				status = "ok";
				compatible = "ti,bq27541-battery";
				reg = <0x55>;
			};

			oneplus_fastcg@26 {
				status = "ok";
				compatible = "microchip,oneplus_fastcg";
				reg = <0x26>;
				microchip,mcu-en-gpio = <0x2d 0x77 0x0>;
				microchip,usb-sw-gpio = <0x2d 0x87 0x0>;
				microchip,ap-clk = <0x2d 0x4b 0x0>;
				microchip,ap-data = <0x2d 0x4a 0x0>;
				pinctrl-names = "mux_fastchg_active", "mux_fastchg_suspend";
				pinctrl-0 = <0xdd 0xde 0xdf 0xe0>;
				pinctrl-1 = <0xe1 0xe2 0xe3 0xe4>;
			};

			at24@51 {
				compatible = "atmel,24c32";
				reg = <0x51>;
			};
		};

		i2c@75b5000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x75b5000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x65 0x0>;
			dmas = <0xd3 0xc 0x20 0x20000020 0x20 0xd3 0xd 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0x9ace11dd>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xe5>;
			pinctrl-1 = <0xe6>;

			smb1351-charger@1d {
				compatible = "qcom,smb1351-charger";
				status = "disabled";
				reg = <0x1d>;
				qcom,parallel-charger;
				qcom,float-voltage-mv = <0x1130>;
				qcom,recharge-mv = <0x64>;
			};

			fusb301@21 {
				compatible = "fusb301";
				reg = <0x21>;
				fusb301,ID-gpio = <0xe7 0x6 0x0>;
				fusb301,irq-gpio = <0xe7 0x5 0x0>;
				clock-names = "iface_clk", "core_clk";
				clocks = <0x39 0x8f283c1d 0x39 0x9ace11dd>;
			};

			tusb320@60 {
				compatible = "tusb320";
				reg = <0x60>;
				tusb320,ID-gpio = <0xe7 0x6 0x0>;
				tusb320,irq-gpio = <0xe7 0x5 0x0>;
				clock-names = "iface_clk", "core_clk";
				clocks = <0x39 0x8f283c1d 0x39 0x9ace11dd>;
			};

			ptn5150@1d {
				compatible = "ptn5150";
				reg = <0x1d>;
				ptn5150,ID-gpio = <0xe7 0x6 0x0>;
				ptn5150,irq-gpio = <0xe7 0x5 0x0>;
				clock-names = "iface_clk", "core_clk";
				clocks = <0x39 0x8f283c1d 0x39 0x9ace11dd>;
			};
		};

		i2c@7577000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x7577000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x61 0x0>;
			dmas = <0xda 0x10 0x20 0x20000020 0x20 0xda 0x11 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			qcom,master-id = <0x56>;
			qcom,clk-freq-out = <0x186a0>;
			qcom,clk-freq-in = <0x124f800>;
			qcom,fs-clk-div = <0x68>;
			qcom,high-time-clk-div = <0x52>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8caa5b4f 0x39 0x9e25ac82>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xe8>;
			pinctrl-1 = <0xe9>;
			status = "ok";

			tfa9890@36 {
				compatible = "nxp,tfa9890";
				reg = <0x36>;
				reset_gpio = <0x2d 0x10 0x0>;
				status = "okay";
			};
		};

		i2c@75b6000 {
			compatible = "qcom,i2c-msm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "qup_phys_addr";
			reg = <0x75b6000 0x1000>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x66 0x0>;
			dmas = <0xd3 0xe 0x20 0x20000020 0x20 0xd3 0xf 0x20 0x20000020 0x20>;
			dma-names = "tx", "rx";
			qcom,master-id = <0x54>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,clk-freq-in = <0x124f800>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8f283c1d 0x39 0x1bf9a57e>;
			pinctrl-names = "i2c_active", "i2c_sleep";
			pinctrl-0 = <0xea>;
			pinctrl-1 = <0xeb>;
			qcom,disable-dma;

			synaptics-rmi-ts@20 {
				compatible = "HWK,synaptics,s1302";
				reg = <0x20>;
				interrupt-parent = <0x2d>;
				interrupts = <0x84 0x2008>;
				synaptics,irq-gpio = <0x2d 0x84 0x2008>;
				synaptics,reset-gpio = <0x2d 0x4c 0x0>;
				vdd_2v8-supply = <0xec>;
				vcc_i2c_1v8-supply = <0xd7>;
				oem,cover_reject;
				pinctrl-names = "pmx_tk_active", "pmx_tk_suspend";
				pinctrl-0 = <0xed>;
				pinctrl-1 = <0xee>;
			};

			nq@28 {
				compatible = "nxp,pn544";
				reg = <0x28>;
				nxp,pn544-irq = <0x2d 0x9 0x0>;
				nxp,pn544-ven = <0x2d 0x5e 0x0>;
				nxp,pn544-fw-dwnld = <0x2d 0xc 0x0>;
				nxp,pn544-ese-pwr = <0xef 0x7 0x0>;
				nxp,pn544-clk-gpio = <0xef 0xa 0x0>;
				interrupt-parent = <0x2d>;
				qcom,clk-src = "BBCLK2";
				interrupts = <0x9 0x0>;
				interrupt-names = "nfc_irq";
				clocks = <0x39 0x498938e5>;
				clock-names = "ref_clk";
				nfc_voltage_s4-supply = <0xd7>;
			};
		};

		uart@07570000 {
			compatible = "qcom,msm-hsuart-v14";
			reg = <0x7570000 0x1000 0x7544000 0x2b000>;
			status = "ok";
			reg-names = "core_mem", "bam_mem";
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			#address-cells = <0x0>;
			interrupt-parent = <0xf0>;
			interrupts = <0x0 0x1 0x2>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-map = <0x0 0x1 0x0 0x0 0x6c 0x0 0x1 0x1 0x0 0x0 0xee 0x0 0x2 0x2d 0x2a 0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,rx-char-to-inject = <0xfd>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,master-id = <0x56>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x39 0xf8a61c96 0x39 0x8caa5b4f>;
			pinctrl-names = "sleep", "default";
			pinctrl-0 = <0xf1>;
			pinctrl-1 = <0xf2>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			linux,phandle = <0xf0>;
			phandle = <0xf0>;
		};

		qcom,m4m {
			compatible = "devfreq-simple-dev";
			clock-names = "devfreq_clk";
			clocks = <0xc0 0x48e9e16b>;
			governor = "cpufreq";
			freq-tbl-khz = <0x4b000 0x5dc00 0x70800 0x83400 0x91500 0xa4100 0xb6d00 0xc9900 0xdc500 0xef100 0x101d00 0x114900 0x122a00 0x12c000 0x13ec00 0x151800 0x164400 0x177000 0x185100>;
			linux,phandle = <0xf6>;
			phandle = <0xf6>;
		};

		qcom,cpubw {
			compatible = "qcom,devbw";
			governor = "performance";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			linux,phandle = <0xf3>;
			phandle = <0xf3>;
		};

		qcom,cpu-bwmon {
			compatible = "qcom,bimc-bwmon3";
			reg = <0x408000 0x300 0x401000 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0xb7 0x4>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0xf3>;
		};

		qcom,mincpubw {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			linux,phandle = <0xf7>;
			phandle = <0xf7>;
		};

		qcom,memlat-cpu0 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x5f5 0x8f0 0xdb5 0xfe2 0x1406 0x1728 0x1ee0 0x269f 0x2e57 0x35c3>;
			linux,phandle = <0xf4>;
			phandle = <0xf4>;
		};

		qcom,memlat-cpu2 {
			compatible = "qcom,devbw";
			governor = "powersave";
			qcom,src-dst-ports = <0x1 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x5f5 0x8f0 0xdb5 0xfe2 0x1406 0x1728 0x1ee0 0x269f 0x2e57 0x35c3>;
			linux,phandle = <0xf5>;
			phandle = <0xf5>;
		};

		qcom,arm-memlat-mon-0 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0xc 0xd>;
			qcom,target-dev = <0xf4>;
		};

		qcom,arm-memlat-mon-2 {
			compatible = "qcom,arm-memlat-mon";
			qcom,cpulist = <0xe 0xf>;
			qcom,target-dev = <0xf5>;
		};

		devfreq-cpufreq {

			cpubw-cpufreq {
				target-dev = <0xf3>;
				cpu-to-dev-map-0 = <0x164400 0x5f5>;
				cpu-to-dev-map-2 = <0x185100 0x5f5>;
			};

			m4m-cpufreq {
				target-dev = <0xf6>;
				cpu-to-dev-map-0 = <0x4b000 0x4b000 0x67200 0x4b000 0x75300 0x4b000 0x87f00 0x4b000 0x9f600 0x5dc00 0xb2200 0x70800 0xce400 0x83400 0xea600 0xa4100 0xfd200 0xa4100 0x10fe00 0xc9900 0x122a00 0xc9900 0x12c000 0xdc500 0x143700 0x101d00 0x156300 0x114900 0x168f00 0x122a00 0x185100 0x151800 0x1a5e00 0x151800>;
				cpu-to-dev-map-2 = <0x75300 0x4b000 0x87f00 0x4b000 0x9f600 0x4b000 0xb2200 0x4b000 0xc4e00 0x5dc00 0xd7a00 0x70800 0xe5b00 0x83400 0xfd200 0x91500 0x10fe00 0xa4100 0x122a00 0xa4100 0x130b00 0xb6d00 0x143700 0xc9900 0x156300 0xdc500 0x168f00 0xef100 0x17bb00 0x101d00 0x18e700 0x122a00 0x1a1300 0x12c000 0x1b3f00 0x13ec00 0x1bd500 0x151800 0x1d4c00 0x164400 0x1e7800 0x185100 0x1fa400 0x185100 0x20d000 0x185100 0x229200 0x185100>;
			};

			mincpubw-cpufreq {
				target-dev = <0xf7>;
				cpu-to-dev-map-0 = <0x1a5e00 0x5f5>;
				cpu-to-dev-map-2 = <0x1fa400 0x5f5 0x20d000 0x144b 0x229200 0x144b>;
			};
		};

		qcom,msm-cpufreq {
			compatible = "qcom,msm-cpufreq";
			clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk", "cpu3_clk";
			clocks = <0xc0 0x48e9e16b 0xc0 0xc554130e 0xc0 0xc554130e 0xc0 0x58869997 0xc0 0x58869997>;
			qcom,governor-per-policy;
			qcom,cpufreq-table-0 = <0x4b000 0x67200 0x75300 0x87f00 0x9f600 0xb2200 0xce400 0xea600 0xfd200 0x10fe00 0x122a00 0x12c000 0x143700 0x156300 0x168f00 0x185100 0x1a5e00>;
			qcom,cpufreq-table-2 = <0x4b000 0x62700 0x75300 0x87f00 0x9f600 0xb2200 0xc4e00 0xd7a00 0xe5b00 0xfd200 0x10fe00 0x122a00 0x130b00 0x143700 0x156300 0x168f00 0x17bb00 0x18e700 0x1a1300 0x1b3f00 0x1bd500 0x1d4c00 0x1e7800 0x1fa400 0x20d000 0x229200>;
		};

		qcom,cpu-clock-8996@ {
			compatible = "qcom,cpu-clock-8996-v3";
			reg = <0x6400000 0x1000 0x6480000 0x1000 0x9a20000 0x1000 0x6400000 0x1000 0x6480000 0x1000 0x9a11000 0x1000 0x74130 0x8 0x9820000 0x1000>;
			reg-names = "pwrcl_pll", "perfcl_pll", "cbf_pll", "pwrcl_mux", "perfcl_mux", "cbf_mux", "efuse", "debug";
			vdd-pwrcl-supply = <0xf8>;
			vdd-perfcl-supply = <0xf9>;
			vdd-cbf-supply = <0xfa>;
			vdd-dig-supply = <0xfb>;
			cbf-dev = <0xf6>;
			qcom,pwrcl-speedbin0-v0 = <0x0 0x0 0x124f8000 0x1 0x192d5000 0x2 0x1c9c3800 0x3 0x21301800 0x4 0x26e8f000 0x5 0x2b7cd000 0x6 0x325aa000 0x7 0x39387000 0x8 0x3dcc5000 0x9 0x42603000 0xa 0x46f41000 0xb 0x493e0000 0xc 0x4ef6d800 0xd 0x538ab800 0xe 0x581e9800 0xf 0x5efc6800 0x10 0x66ff3000 0x10>;
			qcom,perfcl-speedbin0-v0 = <0x0 0x0 0x124f8000 0x1 0x18085800 0x2 0x1c9c3800 0x3 0x21301800 0x4 0x26e8f000 0x5 0x2b7cd000 0x6 0x3010b000 0x7 0x34a49000 0x8 0x38137800 0x9 0x3dcc5000 0xa 0x42603000 0xb 0x46f41000 0xc 0x4a62f800 0xd 0x4ef6d800 0xe 0x538ab800 0xf 0x581e9800 0x10 0x5cb27800 0x11 0x61465800 0x12 0x65da3800 0x13 0x6a6e1800 0x14 0x6cb80800 0x15 0x7270e000 0x16 0x7704c000 0x17 0x7b98a000 0x18 0x802c8000 0x19 0x870a5000 0x19>;
			qcom,cbf-speedbin0-v0 = <0x0 0x0 0x124f8000 0x1 0x16e36000 0x2 0x1b774000 0x3 0x200b2000 0x4 0x237a0800 0x5 0x280de800 0x6 0x2ca1c800 0x7 0x3135a800 0x8 0x35c98800 0x9 0x3a5d6800 0xa 0x3ef14800 0xb 0x43852800 0xc 0x46f41000 0xd 0x493e0000 0xe 0x4dd1e000 0xf 0x5265c000 0x10 0x56f9a000 0x11 0x5b8d8000 0x12 0x5efc6800 0x13>;
			clock-names = "xo_ao", "aux_clk";
			clocks = <0x39 0x64eb6004 0x39 0xa1368304>;
			#clock-cells = <0x1>;
			qcom,pwrcl-speedbin1-v0 = <0x0 0x0 0x124f8000 0x1 0x192d5000 0x2 0x1c9c3800 0x3 0x21301800 0x4 0x26e8f000 0x5 0x2b7cd000 0x6 0x325aa000 0x7 0x39387000 0x8 0x3dcc5000 0x9 0x42603000 0xa 0x46f41000 0xb 0x493e0000 0xc 0x5140c800 0xd>;
			qcom,perfcl-speedbin1-v0 = <0x0 0x0 0x124f8000 0x1 0x18085800 0x2 0x1c9c3800 0x3 0x21301800 0x4 0x26e8f000 0x5 0x2b7cd000 0x6 0x3010b000 0x7 0x34a49000 0x8 0x38137800 0x9 0x3dcc5000 0xa 0x42603000 0xb 0x46f41000 0xc 0x4a62f800 0xd 0x4ef6d800 0xe 0x538ab800 0xf 0x581e9800 0x10 0x5cb27800 0x11 0x61465800 0x12 0x65da3800 0x13 0x6a6e1800 0x14 0x6b931000 0x15>;
			qcom,cbf-speedbin1-v0 = <0x0 0x0 0x124f8000 0x1 0x16e36000 0x2 0x1b774000 0x3 0x200b2000 0x4 0x237a0800 0x5 0x280de800 0x6 0x2ca1c800 0x7 0x3135a800 0x8 0x35c98800 0x9 0x3a5d6800 0xa 0x3ef14800 0xb 0x43852800 0xc 0x46f41000 0xd 0x493e0000 0xe 0x4dd1e000 0xf>;
			linux,phandle = <0xc0>;
			phandle = <0xc0>;
		};

		qcom,gcc@300000 {
			compatible = "qcom,gcc-8996-v3";
			reg = <0x300000 0x8f014>;
			reg-names = "cc_base";
			vdd_dig-supply = <0xfc>;
			#clock-cells = <0x1>;
			linux,phandle = <0x39>;
			phandle = <0x39>;
		};

		qcom,mmsscc@8c0000 {
			compatible = "qcom,mmsscc-8996-v3";
			reg = <0x8c0000 0xb00c 0x74130 0x8>;
			reg-names = "cc_base", "efuse";
			vdd_dig-supply = <0xfc>;
			mmpll4_dig-supply = <0xfc>;
			mmpll4_analog-supply = <0x38>;
			qcom,vfe0_clk_src-opp-store-vcorner = <0xfd>;
			qcom,vfe1_clk_src-opp-store-vcorner = <0xfe>;
			qcom,cpp_clk_src-opp-store-vcorner = <0xff>;
			clock-names = "xo", "gpll0", "gpll0_div", "pclk0_src", "pclk1_src", "byte0_src", "byte1_src", "extpclk_src";
			clocks = <0x39 0x79e95308 0x39 0xe9374de7 0x39 0xdd06848d 0x23 0x792379e1 0x100 0x36458019 0x23 0x60e83f06 0x100 0xb5a42b7b 0x101 0x66003284>;
			#clock-cells = <0x1>;
			linux,phandle = <0x14>;
			phandle = <0x14>;
		};

		qcom,gpucc@8c0000 {
			compatible = "qcom,gpucc-8996-v3";
			reg = <0x8c0000 0xb00c>;
			reg-names = "cc_base";
			vdd_gfx-supply = <0x47>;
			qcom,gfx3d_clk_src-opp-handle = <0x102>;
			vdd_mx-supply = <0x103>;
			vdd_gpu_mx-supply = <0x103>;
			qcom,gfxfreq-speedbin0 = <0x0 0x0 0x0 0x7ed6b40 0x2 0x4 0xcc16180 0x3 0x4 0x12c684c0 0x4 0x4 0x17f2fb40 0x5 0x5 0x1e65fb80 0x6 0x5 0x2160ec00 0x7 0x7 0x25317c00 0x8 0x7>;
			qcom,gfxfreq-mx-speedbin0 = <0x0 0x0 0x7ed6b40 0x4 0xcc16180 0x4 0x12c684c0 0x4 0x17f2fb40 0x5 0x1e65fb80 0x5 0x2160ec00 0x7 0x25317c00 0x7>;
			#clock-cells = <0x1>;
			qcom,gfx3d_clk_src_v2-opp-handle = <0x102>;
			qcom,gfxfreq-speedbin1 = <0x0 0x0 0x0 0x7ed6b40 0x2 0x4 0xcc16180 0x3 0x4 0x12c684c0 0x4 0x4 0x17f2fb40 0x5 0x5 0x1e65fb80 0x6 0x5>;
			qcom,gfxfreq-mx-speedbin1 = <0x0 0x0 0x7ed6b40 0x4 0xcc16180 0x4 0x12c684c0 0x4 0x17f2fb40 0x5 0x1e65fb80 0x5>;
			linux,phandle = <0x46>;
			phandle = <0x46>;
		};

		qcom,cc-debug@362000 {
			compatible = "qcom,cc-debug-8996-v3";
			reg = <0x362000 0x4>;
			reg-names = "cc_base";
			clock-names = "debug_mmss_clk", "debug_gpu_clk", "debug_cpu_clk";
			clocks = <0x14 0xafa4d48a 0x46 0xccc42cd 0xc0 0xc7acaa31>;
			#clock-cells = <0x1>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
		};

		wcd9xxx-irq {
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			#interrupt-cells = <0x1>;
			interrupt-parent = <0x2d>;
			qcom,gpio-connect = <0x2d 0x36 0x0>;
			pinctrl-names = "default";
			pinctrl-0 = <0x104>;
			linux,phandle = <0x10d>;
			phandle = <0x10d>;
		};

		audio_ext_clk {
			compatible = "qcom,audio-ref-clk";
			qcom,audio-ref-clk-gpio = <0xef 0xf 0x0>;
			clock-names = "osr_clk";
			clocks = <0x39 0xaa1157a6>;
			qcom,node_has_rpm_clock;
			#clock-cells = <0x1>;
			pinctrl-names = "sleep", "active";
			pinctrl-0 = <0x105>;
			pinctrl-1 = <0x106>;
			linux,phandle = <0x10f>;
			phandle = <0x10f>;
		};

		msm_tspp@075e7000 {
			compatible = "qcom,msm_tspp";
			reg = <0x75e7000 0x1000 0x75e8000 0x1000 0x75e9000 0x1000 0x75c4000 0x23000>;
			reg-names = "MSM_TSIF0_PHYS", "MSM_TSIF1_PHYS", "MSM_TSPP_PHYS", "MSM_TSPP_BAM_PHYS";
			interrupts = <0x0 0x79 0x0 0x0 0x77 0x0 0x0 0x78 0x0 0x0 0x7a 0x0>;
			interrupt-names = "TSIF_TSPP_IRQ", "TSIF0_IRQ", "TSIF1_IRQ", "TSIF_BAM_IRQ";
			clock-names = "iface_clk", "ref_clk";
			clocks = <0x39 0x88d2822c 0x39 0x8f1ed2c2>;
			qcom,msm-bus,name = "tsif";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x52 0x200 0x0 0x0 0x52 0x200 0x3000 0x6000>;
			pinctrl-names = "disabled", "tsif0-mode1", "tsif0-mode2", "tsif1-mode1", "tsif1-mode2", "dual-tsif-mode1", "dual-tsif-mode2";
			pinctrl-0;
			pinctrl-1 = <0x107>;
			pinctrl-2 = <0x107 0x108>;
			pinctrl-3 = <0x109>;
			pinctrl-4 = <0x109 0x10a>;
			pinctrl-5 = <0x107 0x109>;
			pinctrl-6 = <0x107 0x108 0x109 0x10a>;
		};

		wcd_gpio_ctrl {
			compatible = "qcom,wcd-gpio-ctrl";
			qcom,cdc-rst-n-gpio = <0x2d 0x40 0x0>;
			pinctrl-names = "aud_active", "aud_sleep";
			pinctrl-0 = <0x10b>;
			pinctrl-1 = <0x10c>;
			linux,phandle = <0x10e>;
			phandle = <0x10e>;
		};

		slim@91c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0x91c0000 0x2c000 0x9184000 0x32000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			interrupts = <0x0 0xa3 0x0 0x0 0xa4 0x0>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x60000000>;
			qcom,ea-pc = <0x160>;

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
			};

			tasha_codec {
				compatible = "qcom,tasha-slim-pgd";
				elemental-addr = [00 01 a0 01 17 02];
				interrupt-parent = <0x10d>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
				qcom,wcd-rst-gpio-node = <0x10e>;
				clock-names = "wcd_clk", "wcd_native_clk";
				clocks = <0x10f 0xb7ba2274 0x10f 0xf0fbaf5b>;
				cdc-vdd-buck-supply = <0xd7>;
				qcom,cdc-vdd-buck-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-buck-current = <0x9eb10>;
				cdc-buck-sido-supply = <0xd7>;
				qcom,cdc-buck-sido-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-buck-sido-current = <0x3d090>;
				cdc-vdd-tx-h-supply = <0xd7>;
				qcom,cdc-vdd-tx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-tx-h-current = <0x61a8>;
				cdc-vdd-rx-h-supply = <0xd7>;
				qcom,cdc-vdd-rx-h-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vdd-rx-h-current = <0x61a8>;
				cdc-vddpx-1-supply = <0xd7>;
				qcom,cdc-vddpx-1-voltage = <0x1b7740 0x1b7740>;
				qcom,cdc-vddpx-1-current = <0x2710>;
				qcom,cdc-static-supplies = "cdc-vdd-buck", "cdc-buck-sido", "cdc-vdd-tx-h", "cdc-vdd-rx-h", "cdc-vddpx-1";
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-slim-ifd = "tasha-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
				qcom,cdc-dmic-sample-rate = <0x493e00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
			};
		};

		sdhci@7464900 {
			compatible = "qcom,sdhci-msm";
			reg = <0x7464900 0x500 0x7464000 0x800 0x7464e00 0x19c>;
			reg-names = "hc_mem", "core_mem", "cmdq_mem";
			interrupts = <0x0 0x8d 0x0 0x0 0x86 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			clocks = <0x39 0x691e0caa 0x39 0x9ad6fb96 0x39 0xfd5680a>;
			sdhc-msm-crypto = <0x110>;
			qcom,large-address-bus;
			qcom,bus-width = <0x8>;
			qcom,devfreq,freq-table = <0x1312d00 0xbebc200>;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x640 0xc80 0x4e 0x200 0x13880 0x27100 0x4e 0x200 0x186a0 0x30d40 0x4e 0x200 0x30d40 0x61a80 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x61a80 0xc3500 0x4e 0x200 0x1f4000 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,pm-qos-cpu-groups = <0x3 0xc>;
			qcom,pm-qos-cmdq-latency-us = <0x46 0x46 0x46 0x46>;
			qcom,pm-qos-legacy-latency-us = <0x46 0x46 0x46 0x46>;
			qcom,pm-qos-irq-type = "affine_cores";
			qcom,pm-qos-irq-cpu = <0x0>;
			qcom,pm-qos-irq-latency = <0x46 0x46>;
			status = "disabled";
			vdd-supply = <0x111>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0x8b290>;
			vdd-io-supply = <0xd7>;
			qcom,vdd-io-always-on;
			qcom,vdd-io-voltage-level = <0x1b7740 0x1b7740>;
			qcom,vdd-io-current-level = <0x6e 0x4f588>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x112 0x113 0x114 0x115>;
			pinctrl-1 = <0x116 0x117 0x118 0x119>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5b8d800 0xb71b000 0x16e36000>;
			qcom,ice-clk-rates = <0x11e1a300 0x8f0d180>;
			qcom,nonremovable;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
		};

		sdhci@74A4900 {
			compatible = "qcom,sdhci-msm";
			reg = <0x74a4900 0x314 0x74a4000 0x800>;
			reg-names = "hc_mem", "core_mem";
			interrupts = <0x0 0x7d 0x0 0x0 0xdd 0x0>;
			interrupt-names = "hc_irq", "pwr_irq";
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x23d5727f 0x39 0x861b20ac>;
			qcom,large-address-bus;
			qcom,bus-width = <0x4>;
			qcom,devfreq,freq-table = <0x1312d00 0xbebc200>;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x51 0x200 0x640 0xc80 0x51 0x200 0x13880 0x27100 0x51 0x200 0x186a0 0x30d40 0x51 0x200 0x30d40 0x61a80 0x51 0x200 0x61a80 0xc3500 0x51 0x200 0xc3500 0xc3500 0x51 0x200 0x1f4000 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,pm-qos-cpu-groups = <0x3 0xc>;
			qcom,pm-qos-legacy-latency-us = <0x46 0x46 0x46 0x46>;
			qcom,pm-qos-irq-type = "affine_cores";
			qcom,pm-qos-irq-cpu = <0x0>;
			qcom,pm-qos-irq-latency = <0x46 0x46>;
			status = "disable";
			vdd-supply = <0x11a>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0xec>;
			qcom,vdd-io-voltage-level = <0x1b7740 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			pinctrl-names = "active", "sleep";
			pinctrl-0 = <0x11b 0x11c 0x11d 0x11e>;
			pinctrl-1 = <0x11f 0x120 0x121 0x122>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			cd-gpios = <0x2d 0x5f 0x1>;
		};

		ufsice@630000 {
			compatible = "qcom,ice";
			reg = <0x630000 0x8000>;
			interrupt-names = "ufs_ice_nonsec_level_irq";
			interrupts = <0x0 0x102 0x0>;
			qcom,enable-ice-clk;
			clock-names = "ufs_core_clk_src", "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk_src", "ice_core_clk";
			clocks = <0x39 0x297ca380 0x39 0x47c743a7 0x39 0x19d38312 0x39 0x1914bb84 0x39 0xda8e7119 0x39 0x310b0710>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x0 0x11e1a300 0x0>;
			vdd-hba-supply = <0x123>;
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "ufs";
			status = "ok";
			linux,phandle = <0x126>;
			phandle = <0x126>;
		};

		sdcc1ice@7443000 {
			compatible = "qcom,ice";
			reg = <0x7443000 0x8000>;
			interrupt-names = "sdcc_ice_nonsec_level_irq";
			interrupts = <0x0 0x1cd 0x0>;
			qcom,enable-ice-clk;
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x39 0xfd6a4301 0x39 0xfd5680a 0x39 0x9ad6fb96 0x39 0x691e0caa>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,instance-type = "sdcc";
			status = "disabled";
			linux,phandle = <0x110>;
			phandle = <0x110>;
		};

		ufsphy@627000 {
			compatible = "qcom,ufs-phy-qmp-14nm";
			reg = <0x627000 0xda8>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			vdda-phy-supply = <0x1d>;
			vdda-pll-supply = <0x38>;
			vdda-phy-max-microamp = <0x47cc>;
			vdda-pll-max-microamp = <0x24e0>;
			vddp-ref-clk-supply = <0x124>;
			vddp-ref-clk-max-microamp = <0x64>;
			vddp-ref-clk-always-on;
			clock-names = "ref_clk_src", "ref_clk";
			clocks = <0x39 0x3ab0b36d 0x39 0x92aa126f>;
			status = "ok";
			linux,phandle = <0x125>;
			phandle = <0x125>;
		};

		ufshc@624000 {
			compatible = "jedec,ufs-1.1";
			reg = <0x624000 0x2500>;
			interrupts = <0x0 0x109 0x0>;
			phys = <0x125>;
			phy-names = "ufsphy";
			ufs-qcom-crypto = <0x126>;
			vdd-hba-supply = <0x123>;
			vdd-hba-fixed-regulator;
			vcc-supply = <0x111>;
			vccq-supply = <0x124>;
			vccq2-supply = <0xd7>;
			vcc-max-microamp = <0x927c0>;
			vccq-max-microamp = <0x6ddd0>;
			vccq2-max-microamp = <0x6ddd0>;
			clock-names = "core_clk_src", "core_clk", "bus_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro_src", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x39 0x297ca380 0x39 0x47c743a7 0x39 0x19d38312 0x39 0xb31e5191 0x39 0x1914bb84 0x39 0xda8e7119 0x39 0x2daf7fd2 0x39 0x310b0710 0x39 0x3ab0b36d 0x39 0x6a9f747a 0x39 0x7f43251c>;
			freq-table-hz = <0x5f5e100 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x8f0d180 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			lanes-per-direction = <0x1>;
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x0 0x0 0x1 0x28a 0x0 0x0 0x5f 0x200 0x39a 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x734 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0xe68 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1cd0 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1f334 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x3e667 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x7cccd 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x247ae 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x48ccd 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x9199a 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x3e8000 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,pm-qos-cpu-groups = <0x3 0xc>;
			qcom,pm-qos-cpu-group-latency-us = <0x46 0x46>;
			qcom,pm-qos-default-cpu = <0x0>;
			status = "ok";

			ufs_variant {
				compatible = "qcom,ufs_variant";
			};
		};

		qcom,pcie@00600000 {
			compatible = "qcom,pci-msm";
			cell-index = <0x0>;
			reg = <0x600000 0x2000 0x34000 0x4000 0xc000000 0xf1d 0xc000f20 0xa8 0xc100000 0x100000 0xc200000 0x100000 0xc300000 0xd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0xc200000 0xc200000 0x0 0x100000 0x2000000 0x0 0xc300000 0xc300000 0x0 0xd00000>;
			interrupt-parent = <0x127>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x195 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x0 0xf4 0x0 0x0 0x0 0x0 0x2 0x1 0x0 0x0 0xf5 0x0 0x0 0x0 0x0 0x3 0x1 0x0 0x0 0xf7 0x0 0x0 0x0 0x0 0x4 0x1 0x0 0x0 0xf8 0x0 0x0 0x0 0x0 0x5 0x1 0x0 0x0 0xf9 0x0 0x0 0x0 0x0 0x6 0x1 0x0 0x0 0xfa 0x0 0x0 0x0 0x0 0x7 0x1 0x0 0x0 0xfb 0x0 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0xfc 0x0 0x0 0x0 0x0 0x9 0x1 0x0 0x0 0xfd 0x0 0x0 0x0 0x0 0xa 0x1 0x0 0x0 0xfe 0x0 0x0 0x0 0x0 0xb 0x1 0x0 0x0 0xff 0x0 0x0 0x0 0x0 0xc 0x1 0x0 0x0 0x200 0x0 0x0 0x0 0x0 0xd 0x1 0x0 0x0 0x201 0x0 0x0 0x0 0x0 0xe 0x1 0x0 0x0 0x202 0x0 0x0 0x0 0x0 0xf 0x1 0x0 0x0 0x203 0x0 0x0 0x0 0x0 0x10 0x1 0x0 0x0 0x204 0x0 0x0 0x0 0x0 0x11 0x1 0x0 0x0 0x205 0x0 0x0 0x0 0x0 0x12 0x1 0x0 0x0 0x206 0x0 0x0 0x0 0x0 0x13 0x1 0x0 0x0 0x207 0x0 0x0 0x0 0x0 0x14 0x1 0x0 0x0 0x208 0x0 0x0 0x0 0x0 0x15 0x1 0x0 0x0 0x209 0x0 0x0 0x0 0x0 0x16 0x1 0x0 0x0 0x20a 0x0 0x0 0x0 0x0 0x17 0x1 0x0 0x0 0x20b 0x0 0x0 0x0 0x0 0x18 0x1 0x0 0x0 0x20c 0x0 0x0 0x0 0x0 0x19 0x1 0x0 0x0 0x20d 0x0 0x0 0x0 0x0 0x1a 0x1 0x0 0x0 0x20e 0x0 0x0 0x0 0x0 0x1b 0x1 0x0 0x0 0x20f 0x0 0x0 0x0 0x0 0x1c 0x1 0x0 0x0 0x210 0x0 0x0 0x0 0x0 0x1d 0x1 0x0 0x0 0x211 0x0 0x0 0x0 0x0 0x1e 0x1 0x0 0x0 0x212 0x0 0x0 0x0 0x0 0x1f 0x1 0x0 0x0 0x213 0x0 0x0 0x0 0x0 0x20 0x1 0x0 0x0 0x214 0x0 0x0 0x0 0x0 0x21 0x1 0x0 0x0 0x215 0x0 0x0 0x0 0x0 0x22 0x1 0x0 0x0 0x216 0x0 0x0 0x0 0x0 0x23 0x1 0x0 0x0 0x217 0x0 0x0 0x0 0x0 0x24 0x1 0x0 0x0 0x218 0x0 0x0 0x0 0x0 0x25 0x1 0x0 0x0 0x219 0x0 0x0 0x0 0x0 0x26 0x1 0x0 0x0 0x21a 0x0 0x0 0x0 0x0 0x27 0x1 0x0 0x0 0x21b 0x0 0x0 0x0 0x0 0x28 0x1 0x0 0x0 0x21c 0x0 0x0 0x0 0x0 0x29 0x1 0x0 0x0 0x21d 0x0 0x0 0x0 0x0 0x2a 0x1 0x0 0x0 0x21e 0x0 0x0 0x0 0x0 0x2b 0x1 0x0 0x0 0x21f 0x0>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_pls_pme", "int_pme_legacy", "int_pls_err", "int_aer_legacy", "int_pls_link_up", "int_pls_link_down", "int_bridge_flush_n", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x128 0x129 0x12a>;
			pinctrl-1 = <0x12b 0x129 0x12c>;
			perst-gpio = <0x2d 0x23 0x0>;
			wake-gpio = <0x2d 0x25 0x0>;
			gdsc-smmu-supply = <0x48>;
			gdsc-vdd-supply = <0x12d>;
			vreg-1.8-supply = <0x38>;
			vreg-0.9-supply = <0x1d>;
			vreg-cx-supply = <0x12e>;
			qcom,vreg-0.9-voltage-level = <0xe1d48 0xe1d48 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x7 0x4 0x0>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,aux-clk-sync;
			qcom,ep-latency = <0xa>;
			qcom,common-phy;
			qcom,smmu-exist;
			iommus = <0x12f>;
			qcom,ep-wakeirq;
			linux,pci-domain = <0x0>;
			qcom,msi-gicm-addr = <0x9bd0040>;
			qcom,msi-gicm-base = <0x220>;
			qcom,msm-bus,name = "pcie0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0x1f4 0x320>;
			clocks = <0x39 0x4f37621e 0x39 0x3ab0b36d 0x39 0x3d2e3ece 0x39 0x4dd325c3 0x39 0x3f85285b 0x39 0xd69638a1 0x39 0xa2e247fa 0x39 0x3cac4a6c 0x39 0x8533671a 0x39 0x4746e74f 0x39 0x9bc3c959 0x39 0x8bf513e6 0x39 0xc16a2da 0x39 0xdc3201c1>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_smmu_clk", "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset", "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset", "pcie_0_phy_reset";
			max-clock-frequency-hz = <0x0 0x0 0xf6b5e 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,pcie-phy-ver = <0x3>;
			linux,phandle = <0x127>;
			phandle = <0x127>;
		};

		qcom,pcie@00608000 {
			compatible = "qcom,pci-msm";
			status = "disabled";
			cell-index = <0x1>;
			reg = <0x608000 0x2000 0x34000 0x4000 0xd000000 0xf1d 0xd000f20 0xa8 0xd100000 0x100000 0xd200000 0x100000 0xd300000 0xd00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0xd200000 0xd200000 0x0 0x100000 0x2000000 0x0 0xd300000 0xd300000 0x0 0xd00000>;
			interrupt-parent = <0x130>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x19d 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x0 0x110 0x0 0x0 0x0 0x0 0x2 0x1 0x0 0x0 0x111 0x0 0x0 0x0 0x0 0x3 0x1 0x0 0x0 0x112 0x0 0x0 0x0 0x0 0x4 0x1 0x0 0x0 0x113 0x0 0x0 0x0 0x0 0x5 0x1 0x0 0x0 0x114 0x0 0x0 0x0 0x0 0x6 0x1 0x0 0x0 0x115 0x0 0x0 0x0 0x0 0x7 0x1 0x0 0x0 0x116 0x0 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x117 0x0 0x0 0x0 0x0 0x9 0x1 0x0 0x0 0x118 0x0 0x0 0x0 0x0 0xa 0x1 0x0 0x0 0x119 0x0 0x0 0x0 0x0 0xb 0x1 0x0 0x0 0x11a 0x0 0x0 0x0 0x0 0xc 0x1 0x0 0x0 0x220 0x0 0x0 0x0 0x0 0xd 0x1 0x0 0x0 0x221 0x0 0x0 0x0 0x0 0xe 0x1 0x0 0x0 0x222 0x0 0x0 0x0 0x0 0xf 0x1 0x0 0x0 0x223 0x0 0x0 0x0 0x0 0x10 0x1 0x0 0x0 0x224 0x0 0x0 0x0 0x0 0x11 0x1 0x0 0x0 0x225 0x0 0x0 0x0 0x0 0x12 0x1 0x0 0x0 0x226 0x0 0x0 0x0 0x0 0x13 0x1 0x0 0x0 0x227 0x0 0x0 0x0 0x0 0x14 0x1 0x0 0x0 0x228 0x0 0x0 0x0 0x0 0x15 0x1 0x0 0x0 0x229 0x0 0x0 0x0 0x0 0x16 0x1 0x0 0x0 0x22a 0x0 0x0 0x0 0x0 0x17 0x1 0x0 0x0 0x22b 0x0 0x0 0x0 0x0 0x18 0x1 0x0 0x0 0x22c 0x0 0x0 0x0 0x0 0x19 0x1 0x0 0x0 0x22d 0x0 0x0 0x0 0x0 0x1a 0x1 0x0 0x0 0x22e 0x0 0x0 0x0 0x0 0x1b 0x1 0x0 0x0 0x22f 0x0 0x0 0x0 0x0 0x1c 0x1 0x0 0x0 0x230 0x0 0x0 0x0 0x0 0x1d 0x1 0x0 0x0 0x231 0x0 0x0 0x0 0x0 0x1e 0x1 0x0 0x0 0x232 0x0 0x0 0x0 0x0 0x1f 0x1 0x0 0x0 0x233 0x0 0x0 0x0 0x0 0x20 0x1 0x0 0x0 0x234 0x0 0x0 0x0 0x0 0x21 0x1 0x0 0x0 0x235 0x0 0x0 0x0 0x0 0x22 0x1 0x0 0x0 0x236 0x0 0x0 0x0 0x0 0x23 0x1 0x0 0x0 0x237 0x0 0x0 0x0 0x0 0x24 0x1 0x0 0x0 0x238 0x0 0x0 0x0 0x0 0x25 0x1 0x0 0x0 0x239 0x0 0x0 0x0 0x0 0x26 0x1 0x0 0x0 0x23a 0x0 0x0 0x0 0x0 0x27 0x1 0x0 0x0 0x23b 0x0 0x0 0x0 0x0 0x28 0x1 0x0 0x0 0x23c 0x0 0x0 0x0 0x0 0x29 0x1 0x0 0x0 0x23d 0x0 0x0 0x0 0x0 0x2a 0x1 0x0 0x0 0x23e 0x0 0x0 0x0 0x0 0x2b 0x1 0x0 0x0 0x23f 0x0>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_pls_pme", "int_pme_legacy", "int_pls_err", "int_aer_legacy", "int_pls_link_up", "int_pls_link_down", "int_bridge_flush_n", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x131 0x132 0x133>;
			pinctrl-1 = <0x134 0x132 0x135>;
			perst-gpio = <0x2d 0x82 0x0>;
			gdsc-smmu-supply = <0x48>;
			gdsc-vdd-supply = <0x136>;
			vreg-1.8-supply = <0x38>;
			vreg-0.9-supply = <0x1d>;
			vreg-cx-supply = <0x12e>;
			qcom,vreg-0.9-voltage-level = <0xe1d48 0xe1d48 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x7 0x5 0x0>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,aux-clk-sync;
			qcom,common-phy;
			qcom,smmu-exist;
			iommus = <0x12f>;
			qcom,ep-wakeirq;
			qcom,ep-latency = <0xa>;
			linux,pci-domain = <0x1>;
			qcom,msm-bus,name = "pcie1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x1f4 0x320>;
			clocks = <0x39 0xc1627422 0x39 0x3ab0b36d 0x39 0xc9bb962c 0x39 0xb6338658 0x39 0xc20f6269 0x39 0xd54e40d6 0x39 0xa2e247fa 0x39 0x3cac4a6c 0x39 0x8533671a 0x39 0x4746e74f 0x39 0x9bc3c959 0x39 0x8bf513e6 0x39 0xc16a2da 0x39 0x674481bb>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_smmu_clk", "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset", "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset", "pcie_1_phy_reset";
			max-clock-frequency-hz = <0x0 0x0 0xf6b5e 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,pcie-phy-ver = <0x3>;
			linux,phandle = <0x130>;
			phandle = <0x130>;
		};

		qcom,pcie@00610000 {
			compatible = "qcom,pci-msm";
			status = "disabled";
			cell-index = <0x2>;
			reg = <0x610000 0x2000 0x34000 0x4000 0xe000000 0xf1d 0xe000f20 0xa8 0xe100000 0x100000 0xe200000 0x100000 0xe300000 0x1d00000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "conf", "io", "bars";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			ranges = <0x1000000 0x0 0xe200000 0xe200000 0x0 0x100000 0x2000000 0x0 0xe300000 0xe300000 0x0 0x1d00000>;
			interrupt-parent = <0x137>;
			interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b>;
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
			interrupt-map = <0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x1a5 0x0 0x0 0x0 0x0 0x1 0x1 0x0 0x0 0x8e 0x0 0x0 0x0 0x0 0x2 0x1 0x0 0x0 0x8f 0x0 0x0 0x0 0x0 0x3 0x1 0x0 0x0 0x90 0x0 0x0 0x0 0x0 0x4 0x1 0x0 0x0 0x91 0x0 0x0 0x0 0x0 0x5 0x1 0x0 0x0 0x92 0x0 0x0 0x0 0x0 0x6 0x1 0x0 0x0 0x93 0x0 0x0 0x0 0x0 0x7 0x1 0x0 0x0 0x94 0x0 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x95 0x0 0x0 0x0 0x0 0x9 0x1 0x0 0x0 0x104 0x0 0x0 0x0 0x0 0xa 0x1 0x0 0x0 0x105 0x0 0x0 0x0 0x0 0xb 0x1 0x0 0x0 0x106 0x0 0x0 0x0 0x0 0xc 0x1 0x0 0x0 0x240 0x0 0x0 0x0 0x0 0xd 0x1 0x0 0x0 0x241 0x0 0x0 0x0 0x0 0xe 0x1 0x0 0x0 0x242 0x0 0x0 0x0 0x0 0xf 0x1 0x0 0x0 0x243 0x0 0x0 0x0 0x0 0x10 0x1 0x0 0x0 0x244 0x0 0x0 0x0 0x0 0x11 0x1 0x0 0x0 0x245 0x0 0x0 0x0 0x0 0x12 0x1 0x0 0x0 0x246 0x0 0x0 0x0 0x0 0x13 0x1 0x0 0x0 0x247 0x0 0x0 0x0 0x0 0x14 0x1 0x0 0x0 0x248 0x0 0x0 0x0 0x0 0x15 0x1 0x0 0x0 0x249 0x0 0x0 0x0 0x0 0x16 0x1 0x0 0x0 0x24a 0x0 0x0 0x0 0x0 0x17 0x1 0x0 0x0 0x24b 0x0 0x0 0x0 0x0 0x18 0x1 0x0 0x0 0x24c 0x0 0x0 0x0 0x0 0x19 0x1 0x0 0x0 0x24d 0x0 0x0 0x0 0x0 0x1a 0x1 0x0 0x0 0x24e 0x0 0x0 0x0 0x0 0x1b 0x1 0x0 0x0 0x24f 0x0 0x0 0x0 0x0 0x1c 0x1 0x0 0x0 0x250 0x0 0x0 0x0 0x0 0x1d 0x1 0x0 0x0 0x251 0x0 0x0 0x0 0x0 0x1e 0x1 0x0 0x0 0x252 0x0 0x0 0x0 0x0 0x1f 0x1 0x0 0x0 0x253 0x0 0x0 0x0 0x0 0x20 0x1 0x0 0x0 0x254 0x0 0x0 0x0 0x0 0x21 0x1 0x0 0x0 0x255 0x0 0x0 0x0 0x0 0x22 0x1 0x0 0x0 0x256 0x0 0x0 0x0 0x0 0x23 0x1 0x0 0x0 0x257 0x0 0x0 0x0 0x0 0x24 0x1 0x0 0x0 0x258 0x0 0x0 0x0 0x0 0x25 0x1 0x0 0x0 0x259 0x0 0x0 0x0 0x0 0x26 0x1 0x0 0x0 0x25a 0x0 0x0 0x0 0x0 0x27 0x1 0x0 0x0 0x25b 0x0 0x0 0x0 0x0 0x28 0x1 0x0 0x0 0x25c 0x0 0x0 0x0 0x0 0x29 0x1 0x0 0x0 0x25d 0x0 0x0 0x0 0x0 0x2a 0x1 0x0 0x0 0x25e 0x0 0x0 0x0 0x0 0x2b 0x1 0x0 0x0 0x25f 0x0>;
			interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d", "int_pls_pme", "int_pme_legacy", "int_pls_err", "int_aer_legacy", "int_pls_link_up", "int_pls_link_down", "int_bridge_flush_n", "msi_0", "msi_1", "msi_2", "msi_3", "msi_4", "msi_5", "msi_6", "msi_7", "msi_8", "msi_9", "msi_10", "msi_11", "msi_12", "msi_13", "msi_14", "msi_15", "msi_16", "msi_17", "msi_18", "msi_19", "msi_20", "msi_21", "msi_22", "msi_23", "msi_24", "msi_25", "msi_26", "msi_27", "msi_28", "msi_29", "msi_30", "msi_31";
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x138 0x139 0x13a>;
			pinctrl-1 = <0x13b 0x139 0x13c>;
			perst-gpio = <0x2d 0x72 0x0>;
			wake-gpio = <0x2d 0x74 0x0>;
			gdsc-smmu-supply = <0x48>;
			gdsc-vdd-supply = <0x13d>;
			vreg-1.8-supply = <0x38>;
			vreg-0.9-supply = <0x1d>;
			vreg-cx-supply = <0x12e>;
			qcom,vreg-0.9-voltage-level = <0xe1d48 0xe1d48 0x5dc0>;
			qcom,vreg-cx-voltage-level = <0x7 0x4 0x0>;
			qcom,l1-supported;
			qcom,l1ss-supported;
			qcom,aux-clk-sync;
			qcom,common-phy;
			qcom,smmu-exist;
			iommus = <0x12f>;
			qcom,ep-wakeirq;
			qcom,ep-latency = <0xa>;
			linux,pci-domain = <0x2>;
			qcom,msi-gicm-addr = <0x9bd0040>;
			qcom,msi-gicm-base = <0x260>;
			qcom,msm-bus,name = "pcie2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6c 0x200 0x0 0x0 0x6c 0x200 0x1f4 0x320>;
			clocks = <0x39 0xa757a834 0x39 0x3ab0b36d 0x39 0xa4dc7ae8 0x39 0x4f1d3121 0x39 0x9e81724a 0x39 0x7990d8b2 0x39 0xa2e247fa 0x39 0x3cac4a6c 0x39 0x8533671a 0x39 0x4746e74f 0x39 0x9bc3c959 0x39 0x8bf513e6 0x39 0xc16a2da 0x39 0x82634880>;
			clock-names = "pcie_2_pipe_clk", "pcie_2_ref_clk_src", "pcie_2_aux_clk", "pcie_2_cfg_ahb_clk", "pcie_2_mstr_axi_clk", "pcie_2_slv_axi_clk", "pcie_2_ldo", "pcie_2_smmu_clk", "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset", "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset", "pcie_2_phy_reset";
			max-clock-frequency-hz = <0x0 0x0 0xf6b5e 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,pcie-phy-ver = <0x3>;
			linux,phandle = <0x137>;
			phandle = <0x137>;
		};

		qcom,mhi {
			compatible = "qcom,mhi";
		};

		qcom,ipc-spinlock@740000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			reg = <0x740000 0x8000>;
			qcom,num-locks = <0x8>;
		};

		qcom,smem@86000000 {
			compatible = "qcom,smem";
			reg = <0x86000000 0x200000 0x9820010 0x4 0x68000 0x8000 0x7b4000 0x8>;
			reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_reg";
			qcom,mpu-enabled;

			qcom,smd-modem {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x0>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x1000>;
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				qcom,not-loadable;
			};

			qcom,smd-adsp {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x1>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x100>;
				interrupts = <0x0 0x9c 0x1>;
				label = "adsp";
			};

			qcom,smd-dsps {
				compatible = "qcom,smd";
				qcom,smd-edge = <0x3>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x2000000>;
				interrupts = <0x0 0xb0 0x1>;
				label = "dsps";
			};

			qcom,smd-rpm {
				compatible = "qcom,smd";
				qcom,smd-edge = <0xf>;
				qcom,smd-irq-offset = <0x0>;
				qcom,smd-irq-bitmask = <0x1>;
				interrupts = <0x0 0xa8 0x1>;
				label = "rpm";
				qcom,irq-no-suspend;
				qcom,not-loadable;
			};
		};

		qcom,wdt@9830000 {
			compatible = "qcom,msm-watchdog";
			reg = <0x9830000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x1c 0x0 0x0 0x1d 0x0>;
			qcom,bark-time = <0x3a98>;
			qcom,pet-time = <0x2710>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@4a3000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4a3000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,msm-imem@66bf000 {
			compatible = "qcom,msm-imem";
			reg = <0x66bf000 0x1000>;
			ranges = <0x0 0x66bf000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};
		};

		jtagfuse@7602c {
			compatible = "qcom,jtag-fuse-v3";
			reg = <0x7602c 0xc>;
			reg-names = "fuse-base";
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-glink";
			qcom,glink-edge = "rpm";
			rpm-channel-name = "rpm_requests";

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s1-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_corner";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-corner;
					linux,phandle = <0xfc>;
					phandle = <0xfc>;
				};

				regulator-s1-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_floor_corner";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-floor-corner;
					qcom,always-send-voltage;
					linux,phandle = <0x167>;
					phandle = <0x167>;
				};

				regulator-s1-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s1_corner_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-corner;
					linux,phandle = <0x12e>;
					phandle = <0x12e>;
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s2-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2_corner";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-corner;
					linux,phandle = <0x103>;
					phandle = <0x103>;
				};

				regulator-s2-corner-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s2_corner_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-corner;
					linux,phandle = <0xfb>;
					phandle = <0xfb>;
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x13d620>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x13d620>;
					linux,phandle = <0x156>;
					phandle = <0x156>;
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					linux,phandle = <0xd7>;
					phandle = <0xd7>;
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x20ce70>;
					regulator-max-microvolt = <0x20ce70>;
					qcom,init-voltage = <0x20ce70>;
					linux,phandle = <0x20>;
					phandle = <0x20>;
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_s7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xc3500>;
					regulator-max-microvolt = <0xc3500>;
					qcom,init-voltage = <0xc3500>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l1";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0xf4240>;
					qcom,init-voltage = <0xf4240>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l2";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1312d0>;
					regulator-max-microvolt = <0x1312d0>;
					qcom,init-voltage = <0x1312d0>;
					proxy-supply = <0x1c>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x1c>;
					phandle = <0x1c>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x10c8e0>;
					qcom,init-voltage = <0x10c8e0>;
					linux,phandle = <0x1cd>;
					phandle = <0x1cd>;
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x12b128>;
					regulator-max-microvolt = <0x12b128>;
					qcom,init-voltage = <0x12b128>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x8>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l8";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x9>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l9";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xa>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l10";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xb>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l11";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x118c30>;
					regulator-max-microvolt = <0x118c30>;
					qcom,init-voltage = <0x118c30>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xc>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l12";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					proxy-supply = <0x38>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x38>;
					phandle = <0x38>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xd>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l13";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1c22260>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					linux,phandle = <0xec>;
					phandle = <0xec>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xe>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "disabled";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l14";
					qcom,set = <0x3>;
					status = "disabled";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					proxy-supply = <0x13e>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x13e>;
					phandle = <0x13e>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xf>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l15";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l16";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x2932e0>;
					qcom,init-voltage = <0x2932e0>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x11>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l17";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x27ac40>;
					regulator-max-microvolt = <0x27ac40>;
					qcom,init-voltage = <0x27ac40>;
					linux,phandle = <0x1ce>;
					phandle = <0x1ce>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l18";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x325aa0>;
					linux,phandle = <0x21>;
					phandle = <0x21>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l19";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					qcom,init-voltage = <0x2dc6c0>;
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x14>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l20";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2d0370>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					linux,phandle = <0x111>;
					phandle = <0x111>;
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x15>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l21";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2d0370>;
					regulator-max-microvolt = <0x2d0370>;
					qcom,init-voltage = <0x2d0370>;
					linux,phandle = <0x11a>;
					phandle = <0x11a>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l22";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x2dc6c0>;
					linux,phandle = <0xd6>;
					phandle = <0xd6>;
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x17>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l23";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					linux,phandle = <0x1c7>;
					phandle = <0x1c7>;
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x18>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l24";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2eebb8>;
					regulator-max-microvolt = <0x2eebb8>;
					qcom,init-voltage = <0x2eebb8>;
					linux,phandle = <0x147>;
					phandle = <0x147>;
				};
			};

			rpm-regulator-ldoa25 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x19>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l25 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l25";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					proxy-supply = <0x124>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x124>;
					phandle = <0x124>;
				};
			};

			rpm-regulator-ldoa26 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1a>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l26 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l26";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l26-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l26_corner";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-corner;
					linux,phandle = <0x158>;
					phandle = <0x158>;
				};

				regulator-l26-floor-corner {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l26_floor_corner";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x7>;
					qcom,use-voltage-floor-corner;
					qcom,always-send-voltage;
				};
			};

			rpm-regulator-ldoa27 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1b>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l27 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l27";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x124f80>;
					linux,phandle = <0x1d3>;
					phandle = <0x1d3>;
				};
			};

			rpm-regulator-ldoa28 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1c>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l28 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l28";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xe1d48>;
					regulator-max-microvolt = <0xe1d48>;
					qcom,init-voltage = <0xe1d48>;
					proxy-supply = <0x1d>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0x2710>;
					linux,phandle = <0x1d>;
					phandle = <0x1d>;
				};
			};

			rpm-regulator-ldoa29 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1d>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l29 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l29";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					qcom,init-voltage = <0x2ab980>;
					linux,phandle = <0x1d4>;
					phandle = <0x1d4>;
				};
			};

			rpm-regulator-ldoa30 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1e>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l30 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l30";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
					linux,phandle = <0x155>;
					phandle = <0x155>;
				};
			};

			rpm-regulator-ldoa31 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x1f>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x2710>;
				status = "disabled";

				regulator-l31 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l31";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};

			rpm-regulator-ldoa32 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x20>;
				qcom,regulator-type = <0x0>;
				qcom,hpm-min-load = <0x1388>;
				status = "okay";

				regulator-l32 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_l32";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					qcom,init-voltage = <0x1b7740>;
				};
			};

			rpm-regulator-vsa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "vsa";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x2>;
				status = "okay";

				regulator-lvs1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_lvs1";
					qcom,set = <0x3>;
					status = "okay";
					linux,phandle = <0x1c8>;
					phandle = <0x1c8>;
				};
			};

			rpm-regulator-vsa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "vsa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x2>;
				status = "okay";

				regulator-lvs2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8994_lvs2";
					qcom,set = <0x3>;
					status = "okay";
					linux,phandle = <0x159>;
					phandle = <0x159>;
				};
			};

			rpm-regulator-smpb1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s1";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xfa3e8>;
					regulator-max-microvolt = <0xfa3e8>;
					qcom,init-voltage = <0xfa3e8>;
				};
			};

			rpm-regulator-smpb2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpb";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};

			rpm-regulator-bstb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bstb";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x2>;
				status = "okay";

				regulator-bst {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boost_5v";
					qcom,set = <0x3>;
					status = "okay";
					parent-supply = <0x13f>;
					linux,phandle = <0x14a>;
					phandle = <0x14a>;
				};

				regulator-bst-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boost_pin_ctrl";
					parent-supply = <0x13f>;
					qcom,set = <0x3>;
					qcom,enable-with-pin-ctrl = <0x0 0x1>;
				};
			};

			rpm-regulator-bbyb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "bbyb";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x0>;
				status = "okay";

				regulator-bby {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmi8994_boostbypass";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x3010b0>;
					regulator-max-microvolt = <0x36ee80>;
					qcom,init-voltage = <0x3010b0>;
				};
			};

			rpm-regulator-smpc2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpc";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm8004_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};
		};

		qcom,smdpkt {
			compatible = "qcom,smdpkt";

			qcom,smdpkt-data5-cntl {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA5_CNTL";
				qcom,smdpkt-dev-name = "smdcntl0";
			};

			qcom,smdpkt-data22 {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA22";
				qcom,smdpkt-dev-name = "smd22";
			};

			qcom,smdpkt-data40-cntl {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "DATA40_CNTL";
				qcom,smdpkt-dev-name = "smdcntl8";
			};

			qcom,smdpkt-apr-apps2 {
				qcom,smdpkt-remote = "adsp";
				qcom,smdpkt-port-name = "apr_apps2";
				qcom,smdpkt-dev-name = "apr_apps2";
			};

			qcom,smdpkt-loopback {
				qcom,smdpkt-remote = "modem";
				qcom,smdpkt-port-name = "LOOPBACK";
				qcom,smdpkt-dev-name = "smd_pkt_loopback";
			};
		};

		qcom,smdtty {
			compatible = "qcom,smdtty";

			qcom,smdtty-data1 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA1";
			};

			qcom,smdtty-data4 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA4";
			};

			qcom,smdtty-data11 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA11";
			};

			qcom,smdtty-data21 {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "DATA21";
			};

			smdtty-loopback {
				qcom,smdtty-remote = "modem";
				qcom,smdtty-port-name = "LOOPBACK";
				qcom,smdtty-dev-name = "LOOPBACK_TTY";
			};
		};

		ssusb@6a00000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x6a00000 0xfc000 0x7416000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x15b 0x0 0x0 0xf3 0x0 0x0 0xb4 0x0>;
			interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";
			USB3_GDSC-supply = <0x140>;
			vbus_dwc3-supply = <0x141>;
			qcom,usb-dbm = <0x142>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x200 0x3a980 0xc3500>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			clocks = <0x39 0xb3b4e2cb 0x39 0x94d26800 0x39 0xd5822a8e 0x39 0xa800b65a 0x39 0xd0b65c92 0x39 0xf79c19f6 0x39 0xd1231a0e>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo", "cfg_ahb_clk";

			dwc3@6a00000 {
				compatible = "snps,dwc3";
				reg = <0x6a00000 0xc8d0>;
				interrupt-parent = <0x1>;
				interrupts = <0x0 0x83 0x0>;
				usb-phy = <0x143 0x144>;
				tx-fifo-resize;
				snps,usb3-u1u2-disable;
				snps,nominal-elastic-buffer;
				snps,is-utmi-l1-suspend;
				snps,hird-threshold = [00];
			};

			qcom,usbbam@6b04000 {
				compatible = "qcom,usb-bam-msm";
				reg = <0x6b04000 0x1a934>;
				interrupt-parent = <0x1>;
				interrupts = <0x0 0x84 0x0>;
				qcom,bam-type = <0x0>;
				qcom,usb-bam-fifo-baseaddr = <0x66bb000>;
				qcom,usb-bam-num-pipes = <0x8>;
				qcom,ignore-core-reset-ack;
				qcom,disable-clk-gating;
				qcom,usb-bam-override-threshold = <0x4001>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,reset-bam-on-connect;

				qcom,pipe0 {
					label = "ssusb-ipa-out-0";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x0>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,src-bam-pipe-index = <0x1>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe1 {
					label = "ssusb-ipa-in-0";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};

				qcom,pipe2 {
					label = "ssusb-qdss-in-0";
					qcom,usb-bam-mem-type = <0x2>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x3084000>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,dst-bam-pipe-index = <0x2>;
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
				};

				qcom,pipe3 {
					label = "ssusb-dpl-ipa-in-1";
					qcom,usb-bam-mem-type = <0x1>;
					qcom,dir = <0x1>;
					qcom,pipe-num = <0x1>;
					qcom,peer-bam = <0x1>;
					qcom,dst-bam-pipe-index = <0x2>;
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
				};
			};
		};

		hsusb@7600000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x7600000 0xfc000 0x7416000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			status = "disabled";
			interrupts = <0x0 0x160 0x0 0x0 0x8c 0x0>;
			interrupt-names = "hs_phy_irq", "pwr_event_irq";
			qcom,msm-bus,name = "usb-hs";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x0 0x0 0x57 0x200 0xea60 0xea600>;
			clocks = <0x39 0x24c3b66a 0x39 0xfb9f26e9 0x39 0xe8db8203 0x39 0x6e8cb4b2 0x39 0xf79c19f6 0x39 0xd1231a0e>;
			clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk", "xo", "cfg_ahb_clk";

			dwc3@7600000 {
				compatible = "snps,dwc3";
				reg = <0x7600000 0xc8d0>;
				interrupt-parent = <0x1>;
				interrupts = <0x0 0x8a 0x0>;
				usb-phy = <0x145 0x146>;
				maximum-speed = "high-speed";
				snps,nominal-elastic-buffer;
				snps,is-utmi-l1-suspend;
				snps,hird-threshold = [00];
			};
		};

		android_usb@66bf0c8 {
			compatible = "qcom,android-usb";
			reg = <0x66bf0c8 0xc8>;
			qcom,pm-qos-latency = <0x29 0x5b 0x321>;
		};

		qusb@7411000 {
			compatible = "qcom,qusb2phy";
			reg = <0x7411000 0x180 0x6af8800 0x400 0x7024c 0x4 0x388018 0x4>;
			reg-names = "qusb_phy_base", "qscratch_base", "tune2_efuse_addr", "ref_clk_addr";
			vdd-supply = <0x103>;
			vdda18-supply = <0x38>;
			vdda33-supply = <0x147>;
			qcom,vdd-voltage-level = <0x1 0x4 0x7>;
			qcom,tune2-efuse-bit-pos = <0x15>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,enable-dpdm-pulsing;
			qcom,qusb-phy-init-seq = <0x38 0x80 0x3 0x84 0x83 0x88 0xc7 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x80 0x4 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			clocks = <0x39 0xd1231a0e 0x39 0x7550fa1 0x39 0x3ab0b36d>;
			clock-names = "cfg_ahb_clk", "phy_reset", "ref_clk_src";
			linux,phandle = <0x143>;
			phandle = <0x143>;
		};

		qusb@7412000 {
			compatible = "qcom,qusb2phy";
			reg = <0x7412000 0x180 0x76f8800 0x400 0x7024c 0x4 0x388014 0x4>;
			reg-names = "qusb_phy_base", "qscratch_base", "tune2_efuse_addr", "ref_clk_addr";
			vdd-supply = <0x103>;
			vdda18-supply = <0x38>;
			vdda33-supply = <0x147>;
			qcom,vdd-voltage-level = <0x1 0x4 0x7>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x80 0x4 0x9f 0x1c 0x0 0x18>;
			phy_type = "utmi";
			qcom,hold-reset;
			clocks = <0x39 0xd1231a0e 0x39 0x3f3a87d0 0x39 0x3ab0b36d>;
			clock-names = "cfg_ahb_clk", "phy_reset", "ref_clk_src";
			linux,phandle = <0x145>;
			phandle = <0x145>;
		};

		ssphy@7410000 {
			compatible = "qcom,usb-ssphy-qmp-v2";
			reg = <0x7410000 0x45c 0x7ab244 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg";
			vdd-supply = <0x1d>;
			vdda18-supply = <0x38>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			qcom,vbus-valid-override;
			clocks = <0x39 0xd9a36e0 0x39 0xf279aff2 0x39 0xd1231a0e 0x39 0x3d559f1 0x39 0xb1a4f885 0x39 0x3ab0b36d 0x39 0xb6cc8f01>;
			clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset", "phy_phy_reset", "ref_clk_src", "ref_clk";
			linux,phandle = <0x144>;
			phandle = <0x144>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			linux,phandle = <0x146>;
			phandle = <0x146>;
		};

		dbm@6af8000 {
			compatible = "qcom,usb-dbm-1p5";
			reg = <0x6af8000 0x300>;
			qcom,reset-ep-after-lpm-resume;
			linux,phandle = <0x142>;
			phandle = <0x142>;
		};

		qcom,spmi@400f000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x400f000 0x1000 0x4400000 0x800000 0x4c00000 0x800000 0x5800000 0x200000 0x400a000 0x2100>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupts = <0x0 0x146 0x0>;
			qcom,pmic-arb-channel = <0x0>;
			qcom,pmic-arb-ee = <0x0>;
			qcom,pmic-arb-max-peripherals = <0x100>;
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;

			qcom,pm8994@0 {
				spmi-slave-container;
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					compatible = "qcom,qpnp-temp-alarm";
					reg = <0x2400 0x100>;
					interrupts = <0x0 0x24 0x0>;
					label = "pm8994_tz";
					qcom,channel-num = <0x8>;
					qcom,threshold-set = <0x0>;
					qcom,temp_alarm-vadc = <0x148>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					interrupts = <0x0 0x8 0x0 0x0 0x8 0x1 0x0 0x8 0x4 0x0 0x8 0x5>;
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,system-reset;
					qcom,store-hard-reset-reason;

					qcom,pon_1 {
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
						linux,code = <0x74>;
						qcom,support-reset = <0x1>;
						qcom,s1-timer = <0x2810>;
						qcom,s2-timer = <0x7d0>;
						qcom,s2-type = <0x7>;
					};
				};

				gpios {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x2>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					label = "pm8994-gpio";
					linux,phandle = <0xef>;
					phandle = <0xef>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x1>;
						status = "disabled";
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x2>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x3>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x4>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x5>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x6>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x7>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,out-strength = <0x3>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x8>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,pull = <0x4>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,invert = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x9>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,invert = <0x1>;
						qcom,vin-sel = <0x0>;
						qcom,src-sel = <0x0>;
						qcom,out-strength = <0x1>;
						qcom,master-en = <0x1>;
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0xa>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@ca00 {
						reg = <0xca00 0x100>;
						qcom,pin-num = <0xb>;
						status = "disabled";
					};

					gpio@cb00 {
						reg = <0xcb00 0x100>;
						qcom,pin-num = <0xc>;
						status = "disabled";
					};

					gpio@cc00 {
						reg = <0xcc00 0x100>;
						qcom,pin-num = <0xd>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,out-strength = <0x1>;
						qcom,src-sel = <0x2>;
						qcom,master-en = <0x1>;
					};

					gpio@cd00 {
						reg = <0xcd00 0x100>;
						qcom,pin-num = <0xe>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,invert = <0x1>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,out-strength = <0x1>;
						qcom,master-en = <0x1>;
					};

					gpio@ce00 {
						reg = <0xce00 0x100>;
						qcom,pin-num = <0xf>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,out-strength = <0x1>;
						qcom,src-sel = <0x2>;
						qcom,master-en = <0x1>;
					};

					gpio@cf00 {
						reg = <0xcf00 0x100>;
						qcom,pin-num = <0x10>;
						status = "disabled";
					};

					gpio@d000 {
						reg = <0xd000 0x100>;
						qcom,pin-num = <0x11>;
						status = "disabled";
					};

					gpio@d100 {
						reg = <0xd100 0x100>;
						qcom,pin-num = <0x12>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,invert = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x3>;
						qcom,out-strength = <0x2>;
						qcom,master-en = <0x1>;
					};

					gpio@d200 {
						reg = <0xd200 0x100>;
						qcom,pin-num = <0x13>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,pull = <0x4>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,invert = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@d300 {
						reg = <0xd300 0x100>;
						qcom,pin-num = <0x14>;
						status = "disabled";
					};

					gpio@d500 {
						reg = <0xd500 0x100>;
						qcom,pin-num = <0x16>;
						status = "disabled";
					};
				};

				mpps {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x2>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					label = "pm8994-mpp";
					linux,phandle = <0x2f>;
					phandle = <0x2f>;

					mpp@a000 {
						reg = <0xa000 0x100>;
						qcom,pin-num = <0x1>;
						status = "disabled";
					};

					mpp@a100 {
						reg = <0xa100 0x100>;
						qcom,pin-num = <0x2>;
						qcom,mode = <0x4>;
						qcom,ain-route = <0x1>;
						qcom,master-en = <0x1>;
						qcom,src-sel = <0x0>;
					};

					mpp@a200 {
						reg = <0xa200 0x100>;
						qcom,pin-num = <0x3>;
						status = "disabled";
					};

					mpp@a300 {
						reg = <0xa300 0x100>;
						qcom,pin-num = <0x4>;
						status = "disabled";
						qcom,mode = <0x4>;
						qcom,invert = <0x1>;
						qcom,ain-route = <0x3>;
						qcom,master-en = <0x1>;
						qcom,src-sel = <0x0>;
					};

					mpp@a400 {
						reg = <0xa400 0x100>;
						qcom,pin-num = <0x5>;
						qcom,mode = <0x4>;
						qcom,ain-route = <0x0>;
						qcom,master-en = <0x1>;
						qcom,src-sel = <0x0>;
					};

					mpp@a500 {
						reg = <0xa500 0x100>;
						qcom,pin-num = <0x6>;
						status = "disabled";
					};

					mpp@a600 {
						reg = <0xa600 0x100>;
						qcom,pin-num = <0x7>;
						qcom,mode = <0x4>;
						qcom,ain-route = <0x2>;
						qcom,master-en = <0x1>;
						qcom,src-sel = <0x0>;
					};

					mpp@a700 {
						reg = <0xa700 0x100>;
						qcom,pin-num = <0x8>;
						qcom,mode = <0x4>;
						qcom,ain-route = <0x3>;
						qcom,master-en = <0x1>;
						qcom,src-sel = <0x0>;
					};
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x31 0x0>;
					interrupt-names = "eoc-int-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					linux,phandle = <0x148>;
					phandle = <0x148>;

					chan@8 {
						label = "die_temp";
						reg = <0x8>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x3>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@9 {
						label = "ref_625mv";
						reg = <0x9>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@a {
						label = "ref_1250v";
						reg = <0xa>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@76 {
						label = "pcb_version_AMUX_HW_ID";
						reg = <0x76>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@11 {
						label = "rf_mpp2";
						reg = <0x11>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@14 {
						label = "rf_mpp5";
						reg = <0x14>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@16 {
						label = "id_ant_pcba_mpp7";
						reg = <0x16>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@17 {
						label = "rf_mpp8";
						reg = <0x17>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@5 {
						label = "vcoin";
						reg = <0x5>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@7 {
						label = "vph_pwr";
						reg = <0x7>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@73 {
						label = "msm_therm";
						reg = <0x73>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@74 {
						label = "emmc_therm";
						reg = <0x74>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@75 {
						label = "pa_therm0";
						reg = <0x75>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@77 {
						label = "pa_therm1";
						reg = <0x77>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@78 {
						label = "quiet_therm";
						reg = <0x78>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@7c {
						label = "xo_therm_buf";
						reg = <0x7c>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
					};
				};

				vadc@3400 {
					compatible = "qcom,qpnp-adc-tm";
					reg = <0x3400 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x0 0x34 0x0 0x0 0x34 0x3 0x0 0x34 0x4>;
					interrupt-names = "eoc-int-en-set", "high-thr-en-set", "low-thr-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,adc_tm-vadc = <0x148>;

					chan@73 {
						label = "msm_therm";
						reg = <0x73>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x48>;
						qcom,thermal-node;
					};

					chan@74 {
						label = "emmc_therm";
						reg = <0x74>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x68>;
						qcom,thermal-node;
					};

					chan@75 {
						label = "pa_therm0";
						reg = <0x75>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x70>;
						qcom,thermal-node;
					};

					chan@77 {
						label = "pa_therm1";
						reg = <0x77>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x78>;
						qcom,thermal-node;
					};

					chan@78 {
						label = "quiet_therm";
						reg = <0x78>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x2>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x80>;
						qcom,thermal-node;
					};

					chan@7c {
						label = "xo_therm_buf";
						reg = <0x7c>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "ratiometric";
						qcom,scale-function = <0x4>;
						qcom,hw-settle-time = <0x2>;
						qcom,fast-avg-setup = <0x0>;
						qcom,btm-channel-number = <0x88>;
						qcom,thermal-node;
					};
				};

				qcom,coincell@2800 {
					compatible = "qcom,qpnp-coincell";
					reg = <0x2800 0x100>;
				};

				qcom,pm8994_rtc {
					spmi-dev-container;
					compatible = "qcom,qpnp-rtc";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,qpnp-rtc-write = <0x0>;
					qcom,qpnp-rtc-alarm-pwrup = <0x1>;

					qcom,pm8994_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};

					qcom,pm8994_rtc_alarm@6100 {
						reg = <0x6100 0x100>;
						interrupts = <0x0 0x61 0x1>;
					};
				};
			};

			qcom,pm8994@1 {
				spmi-slave-container;
				reg = <0x1>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x0>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x0>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x1>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x1>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x2>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x2>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x3>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x3>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				pwm@b500 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb500 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x4>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x4>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				pwm@b600 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb600 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x5>;
					qcom,supported-sizes = <0x6 0x7 0x9>;
					qcom,ramp-index = <0x5>;
					#pwm-cells = <0x2>;
					status = "disabled";
				};

				spm-regulator@3200 {
					compatible = "qcom,spm-regulator";
					reg = <0x3200 0x100>;
					regulator-name = "pm8994_s11";
					regulator-min-microvolt = <0x72bf0>;
					regulator-max-microvolt = <0x116520>;
					qcom,max-voltage-step = <0x249f0>;
					qcom,cpu-num = <0x0>;
					qcom,recal-mask = <0x3>;
					linux,phandle = <0x1ac>;
					phandle = <0x1ac>;

					avs-limit-regulator {
						regulator-name = "pm8994_s11_avs_limit";
						regulator-min-microvolt = <0x72bf0>;
						regulator-max-microvolt = <0x116520>;
						linux,phandle = <0x1b0>;
						phandle = <0x1b0>;
					};
				};
			};

			qcom,pmi8994@2 {
				spmi-slave-container;
				reg = <0x2>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100 0x100>;
					linux,phandle = <0x149>;
					phandle = <0x149>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
					qcom,secondary-pon-reset;
					qcom,hard-reset-poweroff-type = <0x4>;

					qcom,pon_perph_reg {
						regulator-name = "pon_spare_reg";
						qcom,pon-spare-reg-addr = <0x8c>;
						qcom,pon-spare-reg-bit = <0x1>;
						linux,phandle = <0x13f>;
						phandle = <0x13f>;
					};
				};

				gpios {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x2>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					label = "pmi8994-gpio";
					linux,phandle = <0xe7>;
					phandle = <0xe7>;

					gpio@c000 {
						reg = <0xc000 0x100>;
						qcom,pin-num = <0x1>;
						status = "disabled";
					};

					gpio@c100 {
						reg = <0xc100 0x100>;
						qcom,pin-num = <0x2>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c200 {
						reg = <0xc200 0x100>;
						qcom,pin-num = <0x3>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c300 {
						reg = <0xc300 0x100>;
						qcom,pin-num = <0x4>;
						status = "disabled";
					};

					gpio@c400 {
						reg = <0xc400 0x100>;
						qcom,pin-num = <0x5>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c500 {
						reg = <0xc500 0x100>;
						qcom,pin-num = <0x6>;
						status = "okay";
						qcom,mode = <0x0>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,master-en = <0x1>;
					};

					gpio@c600 {
						reg = <0xc600 0x100>;
						qcom,pin-num = <0x7>;
						status = "disabled";
					};

					gpio@c700 {
						reg = <0xc700 0x100>;
						qcom,pin-num = <0x8>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x0>;
						qcom,invert = <0x1>;
						qcom,master-en = <0x1>;
					};

					gpio@c800 {
						reg = <0xc800 0x100>;
						qcom,pin-num = <0x9>;
						status = "disabled";
					};

					gpio@c900 {
						reg = <0xc900 0x100>;
						qcom,pin-num = <0xa>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,pull = <0x5>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x2>;
						qcom,master-en = <0x1>;
					};
				};

				mpps {
					spmi-dev-container;
					compatible = "qcom,qpnp-pin";
					gpio-controller;
					#gpio-cells = <0x2>;
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					label = "pmi8994-mpp";

					mpp@a000 {
						reg = <0xa000 0x100>;
						qcom,pin-num = <0x1>;
						status = "okay";
						qcom,mode = <0x1>;
						qcom,output-type = <0x0>;
						qcom,vin-sel = <0x2>;
						qcom,src-sel = <0x7>;
						qcom,master-en = <0x1>;
					};

					mpp@a100 {
						reg = <0xa100 0x100>;
						qcom,pin-num = <0x2>;
						status = "disabled";
					};

					mpp@a200 {
						reg = <0xa200 0x100>;
						qcom,pin-num = <0x3>;
						status = "disabled";
					};

					mpp@a300 {
						reg = <0xa300 0x100>;
						qcom,pin-num = <0x4>;
						status = "disabled";
					};
				};

				qcom,leds@a300 {
					compatible = "qcom,leds-qpnp";
					status = "okay";
					reg = <0xa300 0x100>;

					qcom,led_mpp_4 {
						label = "mpp";
						linux,name = "button-backlight";
						linux,default-trigger = "none";
						qcom,default-state = "off";
						qcom,max-current = <0x28>;
						qcom,current-setting = <0x5>;
						qcom,id = <0x6>;
						qcom,mode = "manual";
						qcom,source-sel = <0x1>;
						qcom,mode-ctrl = <0x60>;
					};
				};

				bcl@4200 {
					compatible = "qcom,msm-bcl";
					reg = <0x4200 0xff 0x88e 0x2>;
					reg-names = "fg_user_adc", "pon_spare";
					interrupts = <0x2 0x42 0x0 0x2 0x42 0x1>;
					interrupt-names = "bcl-high-ibat-int", "bcl-low-vbat-int";
					qcom,vbat-scaling-factor = <0x9858>;
					qcom,vbat-gain-numerator = <0x1>;
					qcom,vbat-gain-denominator = <0x80>;
					qcom,vbat-polling-delay-ms = <0x64>;
					qcom,ibat-scaling-factor = <0x9858>;
					qcom,ibat-gain-numerator = <0x1>;
					qcom,ibat-gain-denominator = <0x80>;
					qcom,ibat-offset-numerator = <0x4b0>;
					qcom,ibat-offset-denominator = <0x1>;
					qcom,ibat-polling-delay-ms = <0x64>;
					qcom,inhibit-derating-ua = <0x0>;
				};

				vadc@3100 {
					compatible = "qcom,qpnp-vadc";
					reg = <0x3100 0x100>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupts = <0x2 0x31 0x0 0x2 0x31 0x3 0x2 0x31 0x4>;
					interrupt-names = "eoc-int-en-set", "high-thr-en-set", "low-thr-en-set";
					qcom,adc-bit-resolution = <0xf>;
					qcom,adc-vdd-reference = <0x708>;
					qcom,vadc-poll-eoc;
					qcom,vadc-meas-int-mode;
					qcom,pmic-revid = <0x149>;
					linux,phandle = <0x14b>;
					phandle = <0x14b>;

					chan@d {
						label = "chg_temp";
						reg = <0xd>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x0>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x10>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@0 {
						label = "usbin";
						reg = <0x0>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x4>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@1 {
						label = "dcin";
						reg = <0x1>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x4>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@43 {
						label = "usb_dp";
						reg = <0x43>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};

					chan@44 {
						label = "usb_dm";
						reg = <0x44>;
						qcom,decimation = <0x0>;
						qcom,pre-div-channel-scaling = <0x1>;
						qcom,calibration-type = "absolute";
						qcom,scale-function = <0x0>;
						qcom,hw-settle-time = <0x0>;
						qcom,fast-avg-setup = <0x0>;
					};
				};

				qcom,qpnp-smbcharger {
					spmi-dev-container;
					compatible = "qcom,qpnp-smbcharger";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,iterm-ma = <0xc8>;
					qcom,fastchg-current-ma = <0x7d0>;
					qcom,float-voltage-mv = <0x10e0>;
					qcom,resume-delta-mv = <0xc8>;
					qcom,chg-inhibit-fg;
					qcom,dc-psy-type = "Wipower";
					qcom,dc-psy-ma = <0x5dc>;
					qcom,rparasitic-uohm = <0x186a0>;
					qcom,bms-psy-name = "bms";
					qcom,thermal-mitigation = <0x7d0 0x514 0x4b0 0x4b0>;
					qcom,parallel-usb-min-current-ma = <0x578>;
					qcom,parallel-usb-9v-min-current-ma = <0x384>;
					qcom,parallel-allowed-lowering-ma = <0x1f4>;
					qcom,pmic-revid = <0x149>;
					qcom,force-aicl-rerun;
					qcom,aicl-rerun-period-s = <0xb4>;
					otg-parent-supply = <0x14a>;
					qcom,dcin-vadc = <0x14b>;
					qcom,wipower-default-ilim-map = <0x3d0900 0x1312d00 0x226 0x2bc 0x12c>;
					qcom,wipower-pt-ilim-map = <0x3d0900 0x6cf2a0 0x226 0x2bc 0x12c 0x6cf2a0 0x7c34e0 0x226 0x2bc 0x12c 0x7c34e0 0x8b7720 0x1f4 0x2bc 0x12c 0x8b7720 0x97d330 0x1f4 0x2bc 0x12c>;
					qcom,wipower-div2-ilim-map = <0x3d0900 0x498c20 0x226 0x2bc 0x12c 0x498c20 0x58ce60 0x226 0x2bc 0x12c 0x58ce60 0x6810a0 0x226 0x28a 0x28a 0x6810a0 0x7752e0 0x226 0x2bc 0x258 0x7752e0 0x81b320 0x226 0x2bc 0x226>;

					qcom,chgr@1000 {
						reg = <0x1000 0x100>;
						interrupts = <0x2 0x10 0x0 0x2 0x10 0x1 0x2 0x10 0x2 0x2 0x10 0x3 0x2 0x10 0x4 0x2 0x10 0x5 0x2 0x10 0x6 0x2 0x10 0x7>;
						interrupt-names = "chg-error", "chg-inhibit", "chg-prechg-sft", "chg-complete-chg-sft", "chg-p2f-thr", "chg-rechg-thr", "chg-taper-thr", "chg-tcc-thr";
					};

					qcom,otg@1100 {
						reg = <0x1100 0x100>;
					};

					qcom,bat-if@1200 {
						reg = <0x1200 0x100>;
						interrupts = <0x2 0x12 0x0 0x2 0x12 0x1 0x2 0x12 0x2 0x2 0x12 0x3 0x2 0x12 0x4 0x2 0x12 0x5 0x2 0x12 0x6 0x2 0x12 0x7>;
						interrupt-names = "batt-hot", "batt-warm", "batt-cold", "batt-cool", "batt-ov", "batt-low", "batt-missing", "batt-term-missing";
					};

					qcom,usb-chgpth@1300 {
						reg = <0x1300 0x100>;
						interrupts = <0x2 0x13 0x0 0x2 0x13 0x1 0x2 0x13 0x2 0x2 0x13 0x3 0x2 0x13 0x4 0x2 0x13 0x5 0x2 0x13 0x6>;
						interrupt-names = "usbin-uv", "usbin-ov", "usbin-src-det", "otg-fail", "otg-oc", "aicl-done", "usbid-change";
					};

					qcom,dc-chgpth@1400 {
						reg = <0x1400 0x100>;
						interrupts = <0x2 0x14 0x0 0x2 0x14 0x1>;
						interrupt-names = "dcin-uv", "dcin-ov";
					};

					qcom,chgr-misc@1600 {
						reg = <0x1600 0x100>;
						interrupts = <0x2 0x16 0x0 0x2 0x16 0x1 0x2 0x16 0x2 0x2 0x16 0x3 0x2 0x16 0x4 0x2 0x16 0x5>;
						interrupt-names = "power-ok", "temp-shutdown", "wdog-timeout", "flash-fail", "otst2", "otst3";
					};

					qcom,smbcharger-boost-otg {
						regulator-name = "smbcharger_charger_otg";
						linux,phandle = <0x141>;
						phandle = <0x141>;
					};

					qcom,smbcharger-external-otg {
						regulator-name = "smbcharger_external_otg";
						linux,phandle = <0x1ba>;
						phandle = <0x1ba>;
					};
				};

				qcom,fg {
					spmi-dev-container;
					compatible = "qcom,qpnp-fg";
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					qcom,resume-soc = <0x63>;
					status = "okay";
					qcom,bcl-lm-threshold-ma = <0x7f>;
					qcom,bcl-mh-threshold-ma = <0x195>;
					qcom,fg-iterm-ma = <0xc8>;
					qcom,fg-chg-iterm-ma = <0xa5>;
					qcom,cycle-counter-en;
					qcom,capacity-learning-on;
					qcom,fg-cc-cv-threshold-mv = <0x10d6>;
					qcom,pmic-revid = <0x149>;
					qcom,capacity-learning-feedback;
					qcom,fg-cutoff-voltage-mv = <0xc80>;
					oem,use_external_fg;
					qcom,battery-data = <0x14c>;

					qcom,fg-soc@4000 {
						status = "okay";
						reg = <0x4000 0x100>;
						interrupts = <0x2 0x40 0x0 0x2 0x40 0x1 0x2 0x40 0x2 0x2 0x40 0x3 0x2 0x40 0x4 0x2 0x40 0x5 0x2 0x40 0x6 0x2 0x40 0x7>;
						interrupt-names = "high-soc", "low-soc", "full-soc", "empty-soc", "delta-soc", "first-est-done", "sw-fallbk-ocv", "sw-fallbk-new-batt";
					};

					qcom,fg-batt@4100 {
						reg = <0x4100 0x100>;
						interrupts = <0x2 0x41 0x0 0x2 0x41 0x1 0x2 0x41 0x2 0x2 0x41 0x3 0x2 0x41 0x4 0x2 0x41 0x5 0x2 0x41 0x6 0x2 0x41 0x7>;
						interrupt-names = "soft-cold", "soft-hot", "vbatt-low", "batt-ided", "batt-id-req", "batt-unknown", "batt-missing", "batt-match";
					};

					qcom,fg-adc-vbat@4254 {
						reg = <0x4254 0x1>;
					};

					qcom,fg-adc-ibat@4255 {
						reg = <0x4255 0x1>;
					};

					qcom,revid-tp-rev@1f1 {
						reg = <0x1f1 0x1>;
					};

					qcom,fg-memif@4400 {
						status = "okay";
						reg = <0x4400 0x100>;
						interrupts = <0x2 0x44 0x0 0x2 0x44 0x1>;
						interrupt-names = "mem-avail", "data-rcvry-sug";
					};
				};
			};

			qcom,pmi8994@3 {
				spmi-slave-container;
				reg = <0x3>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				pwm@b100 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb100 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x0>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x0>;
					#pwm-cells = <0x2>;
					linux,phandle = <0x14f>;
					phandle = <0x14f>;
				};

				pwm@b200 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb200 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x1>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x1>;
					#pwm-cells = <0x2>;
					linux,phandle = <0x14e>;
					phandle = <0x14e>;
				};

				pwm@b300 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb300 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x2>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x2>;
					#pwm-cells = <0x2>;
					linux,phandle = <0x14d>;
					phandle = <0x14d>;
				};

				pwm@b400 {
					compatible = "qcom,qpnp-pwm";
					reg = <0xb400 0x100 0xb042 0x7e>;
					reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
					qcom,channel-id = <0x3>;
					qcom,supported-sizes = <0x6 0x9>;
					qcom,ramp-index = <0x3>;
					#pwm-cells = <0x2>;
					qcom,channel-owner = "lcd_bl";
					qcom,lpg-dtest-line = <0x4>;
					qcom,dtest-output = <0x1>;
					status = "okay";
				};

				qpnp-labibb-regulator {
					status = "disabled";
					spmi-dev-container;
					compatible = "qcom,qpnp-labibb-regulator";
					#address-cells = <0x1>;
					#size-cells = <0x1>;

					qcom,ibb@dc00 {
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-name = "ibb_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-use-default-voltage;
						qcom,qpnp-ibb-init-voltage = <0x53ec60>;
						qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>;
						qcom,qpnp-ibb-init-lcd-voltage = <0x53ec60>;
						qcom,qpnp-ibb-soft-start = <0x3e8>;
						qcom,qpnp-ibb-discharge-resistor = <0x12c>;
						qcom,qpnp-ibb-lab-pwrup-delay = <0x1f40>;
						qcom,qpnp-ibb-lab-pwrdn-delay = <0x1f40>;
						qcom,qpnp-ibb-en-discharge;
						qcom,qpnp-ibb-full-pull-down;
						qcom,qpnp-ibb-pull-down-enable;
						qcom,qpnp-ibb-switching-clock-frequency = <0x5c8>;
						qcom,qpnp-ibb-limit-maximum-current = <0x60e>;
						qcom,qpnp-ibb-debounce-cycle = <0x10>;
						qcom,qpnp-ibb-limit-max-current-enable;
						qcom,qpnp-ibb-ps-enable;
					};

					qcom,lab@de00 {
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-name = "lab_reg";
						regulator-min-microvolt = <0x4630c0>;
						regulator-max-microvolt = <0x5b8d80>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-use-default-voltage;
						qcom,qpnp-lab-init-voltage = <0x53ec60>;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-lcd-voltage = <0x53ec60>;
						qcom,qpnp-lab-soft-start = <0x320>;
						qcom,qpnp-lab-full-pull-down;
						qcom,qpnp-lab-pull-down-enable;
						qcom,qpnp-lab-switching-clock-frequency = <0x640>;
						qcom,qpnp-lab-limit-maximum-current = <0x320>;
						qcom,qpnp-lab-limit-max-current-enable;
						qcom,qpnp-lab-ps-threshold = <0x14>;
						qcom,qpnp-lab-ps-enable;
						qcom,qpnp-lab-nfet-size = <0x64>;
						qcom,qpnp-lab-pfet-size = <0x64>;
						qcom,qpnp-lab-max-precharge-time = <0x12c>;
					};
				};

				qcom,haptic@c000 {
					status = "okay";
					compatible = "qcom,qpnp-haptic";
					reg = <0xc000 0x100>;
					interrupts = <0x3 0xc0 0x0 0x3 0xc0 0x1>;
					interrupt-names = "sc-irq", "play-irq";
					vcc_pon-supply = <0x13f>;
					qcom,play-mode = "direct";
					qcom,wave-play-rate-us = <0x148f>;
					qcom,actuator-type = "erm";
					qcom,wave-shape = "square";
					qcom,vmax-mv = <0xa8c>;
					qcom,ilim-ma = <0x320>;
					qcom,sc-deb-cycles = <0x8>;
					qcom,int-pwm-freq-khz = <0x1f9>;
					qcom,en-brake;
					qcom,brake-pattern = <0x3030000>;
					qcom,use-play-irq;
					qcom,use-sc-irq;
					qcom,wave-samples = <0x3e3e3e3e 0x3e3e3e3e>;
					qcom,wave-rep-cnt = <0x1>;
					qcom,wave-samp-rep-cnt = <0x1>;
					qcom,lra-high-z = "opt1";
					qcom,lra-auto-res-mode = "qwd";
					qcom,lra-res-cal-period = <0x4>;
				};

				qcom,leds@d000 {
					compatible = "qcom,leds-qpnp";
					reg = <0xd000 0x100>;
					label = "rgb";
					status = "okay";

					qcom,rgb_0 {
						label = "rgb";
						qcom,id = <0x3>;
						qcom,mode = "pwm";
						pwms = <0x14d 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,default-state = "off";
						qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
						qcom,duty-ms = <0x14>;
						qcom,start-idx = <0x1>;
						qcom,idx-len = <0xb>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						linux,name = "red";
						qcom,use-blink;
					};

					qcom,rgb_1 {
						label = "rgb";
						qcom,id = <0x4>;
						qcom,mode = "pwm";
						pwms = <0x14e 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,default-state = "off";
						qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
						qcom,duty-ms = <0x14>;
						qcom,start-idx = <0xd>;
						qcom,idx-len = <0xb>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						linux,name = "green";
						qcom,use-blink;
					};

					qcom,rgb_2 {
						label = "rgb";
						qcom,id = <0x5>;
						qcom,mode = "pwm";
						pwms = <0x14f 0x0 0x0>;
						qcom,pwm-us = <0x3e8>;
						qcom,max-current = <0xc>;
						qcom,duty-pcts = [00 05 0a 0f 14 1d 28 32 3c 4b 64];
						qcom,duty-ms = <0x14>;
						qcom,start-idx = <0xd>;
						qcom,idx-len = <0xb>;
						qcom,lut-flags = <0x1f>;
						qcom,ramp-step-ms = <0x64>;
						qcom,pause-lo = <0x7d0>;
						qcom,pause-hi = <0x3e8>;
						qcom,default-state = "off";
						linux,name = "blue";
						qcom,use-blink;
						linux,default-trigger = "boot-indication";
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led";
					status = "okay";
					reg = <0xd300 0x100>;
					label = "flash";
					qcom,headroom = <0x1f4>;
					qcom,startup-dly = <0x80>;
					qcom,clamp-curr = <0xc8>;
					qcom,pmic-charger-support;
					qcom,self-check-enabled;
					qcom,thermal-derate-enabled;
					qcom,thermal-derate-threshold = <0x69>;
					qcom,thermal-derate-rate = "5_PERCENT";
					qcom,current-ramp-enabled;
					qcom,ramp_up_step = "27_US";
					qcom,ramp_dn_step = "27_US";
					qcom,vph-pwr-droop-enabled;
					qcom,vph-pwr-droop-threshold = <0xbb8>;
					qcom,vph-pwr-droop-debounce-time = <0xa>;
					qcom,headroom-sense-ch0-enabled;
					qcom,headroom-sense-ch1-enabled;
					qcom,power-detect-enabled;
					qcom,pmic-revid = <0x149>;
					qcom,follow-otst2-rb-disabled;

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,default-led-trigger = "flash0_trigger";
						qcom,id = <0x0>;
						qcom,duration = <0x500>;
						qcom,current = <0x1fb>;
						qcom,max-current = <0x3e8>;
						linux,phandle = <0x1f0>;
						phandle = <0x1f0>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,default-led-trigger = "flash1_trigger";
						qcom,id = <0x1>;
						qcom,duration = <0x500>;
						qcom,current = <0x1fb>;
						qcom,max-current = <0x3e8>;
						linux,phandle = <0x1f1>;
						phandle = <0x1f1>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,default-led-trigger = "torch0_trigger";
						qcom,id = <0x0>;
						qcom,current = <0x30>;
						qcom,max-current = <0xc8>;
						linux,phandle = <0x1f2>;
						phandle = <0x1f2>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,default-led-trigger = "torch1_trigger";
						qcom,id = <0x1>;
						qcom,current = <0x30>;
						qcom,max-current = <0xc8>;
						linux,phandle = <0x1f3>;
						phandle = <0x1f3>;
					};

					qcom,switch {
						label = "switch";
						qcom,led-name = "led:switch";
						qcom,default-led-trigger = "switch_trigger";
						qcom,id = <0x2>;
						qcom,current = <0x1fb>;
						qcom,max-current = <0x3e8>;
						qcom,duration = <0x500>;
						linux,phandle = <0x1f4>;
						phandle = <0x1f4>;

						reg0 {
							regulator-name = "pmi8994_boostbypass";
							max-voltage = <0x36ee80>;
						};

						reg1 {
							regulator-name = "pon_spare_reg";
						};
					};
				};

				regulator@1700 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1700 0x100>;
					regulator-name = "pmi8994_s2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0xf7cd8>;
					qcom,enable-time = <0x1f4>;
					linux,phandle = <0x1b8>;
					phandle = <0x1b8>;
				};
			};

			qcom,pm8004@5 {
				spmi-slave-container;
				reg = <0x5>;
				#address-cells = <0x1>;
				#size-cells = <0x1>;

				regulator@1700 {
					compatible = "qcom,qpnp-regulator";
					reg = <0x1700 0x100>;
					regulator-name = "pm8004_s2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0xf7cd8>;
					qcom,enable-time = <0x1f4>;
					status = "disabled";
				};
			};
		};

		qcom,lpass@9300000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x9300000 0x100>;
			interrupts = <0x0 0xa2 0x1>;
			vdd_cx-supply = <0xfc>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,vdd_cx-uV-uA = <0x7 0x186a0>;
			clocks = <0x39 0xe17f0ff6>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			qcom,edge = "lpass";
			memory-region = <0x150>;
			qcom,gpio-err-fatal = <0x151 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x151 0x2 0x0>;
			qcom,gpio-err-ready = <0x151 0x1 0x0>;
			qcom,gpio-stop-ack = <0x151 0x3 0x0>;
			qcom,gpio-force-stop = <0x152 0x0 0x0>;
		};

		qcom,venus@ce0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xce0000 0x4000>;
			vdd-supply = <0x153>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x14 0x7e876ec3 0x14 0x90775cfb 0x14 0xe6c16dba 0x14 0x97749db6>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "maxi_clk";
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "maxi_clk";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x150>;
		};

		qcom,cnss {
			compatible = "qcom,cnss";
			wlan-bootstrap-gpio = <0x2d 0x2e 0x0>;
			wlan-en-gpio = <0xef 0x8 0x0>;
			vdd-wlan-supply = <0x154>;
			vdd-wlan-io-supply = <0xd7>;
			vdd-wlan-xtal-supply = <0x155>;
			vdd-wlan-core-supply = <0x156>;
			qcom,notify-modem-status;
			pinctrl-names = "default";
			pinctrl-0 = <0x157>;
			qcom,wlan-rc-num = <0x0>;
			qcom,wlan-ramdump-dynamic = <0x200000>;
			qcom,msm-bus,name = "msm-cnss";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x2d 0x200 0x0 0x0 0x2d 0x200 0xa1cd 0x173180 0x2d 0x200 0x1798a 0x173180 0x2d 0x200 0x32904 0xdc3700>;
		};

		qcom,wil6210 {
			compatible = "qcom,wil6210";
			status = "disabled";
			qcom,pcie-parent = <0x130>;
			qcom,wigig-en = <0x2d 0x5e 0x0>;
			qcom,sleep-clk-en = <0xef 0x12 0x0>;
			qcom,msm-bus,name = "wil6210";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x64 0x200 0x0 0x0 0x64 0x200 0x927c0 0xc3500>;
		};

		qcom,ssc@1c00000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x1c00000 0x4000>;
			interrupts = <0x0 0x186 0x1>;
			vdd_cx-supply = <0x158>;
			vdd_px-supply = <0x159>;
			qcom,vdd_cx-uV-uA = <0x5 0x0>;
			qcom,proxy-reg-names = "vdd_cx", "vdd_px";
			qcom,keep-proxy-regs-on;
			clocks = <0x39 0x81832015 0x39 0xaa681404>;
			clock-names = "xo", "aggre2";
			qcom,proxy-clock-names = "xo", "aggre2";
			qcom,pas-id = <0xc>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a8>;
			qcom,sysmon-id = <0x3>;
			qcom,ssctl-instance-id = <0x16>;
			qcom,firmware-name = "slpi";
			qcom,edge = "dsps";
			memory-region = <0x150>;
			qcom,gpio-err-fatal = <0x15a 0x0 0x0>;
			qcom,gpio-proxy-unvote = <0x15a 0x2 0x0>;
			qcom,gpio-err-ready = <0x15a 0x1 0x0>;
			qcom,gpio-stop-ack = <0x15a 0x3 0x0>;
			qcom,gpio-force-stop = <0x15b 0x0 0x0>;
		};

		qcom,mss@2080000 {
			compatible = "qcom,pil-q6v55-mss";
			reg = <0x2080000 0x100 0x763000 0x8 0x765000 0x8 0x764000 0x8 0x2180000 0x20 0x38f008 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg";
			clocks = <0x39 0x79e95308 0x39 0x111cde81 0x39 0x4325d220 0x39 0x67544d62 0x39 0xde2adeb1 0x39 0x7d794829 0x39 0xe71de85 0x39 0xf665d03f 0x39 0x1492202a>;
			clock-names = "xo", "iface_clk", "pnoc_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "qdss_clk";
			qcom,proxy-clock-names = "xo", "pnoc_clk", "qdss_clk";
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
			interrupts = <0x0 0x1c0 0x1>;
			vdd_cx-supply = <0xfc>;
			vdd_cx-voltage = <0x7>;
			vdd_mx-supply = <0x103>;
			vdd_mx-uV = <0x6>;
			vdd_pll-supply = <0x38>;
			qcom,vdd_pll = <0x1b7740>;
			qcom,firmware-name = "modem";
			qcom,pil-self-auth;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,override-acc;
			qcom,ahb-clk-vote;
			qcom,pnoc-clk-vote;
			qcom,qdsp6v56-1-5;
			qcom,mx-spike-wa;
			memory-region = <0x15c>;
			qcom,mem-protect-id = <0xf>;
			qcom,gpio-err-fatal = <0x15d 0x0 0x0>;
			qcom,gpio-err-ready = <0x15d 0x1 0x0>;
			qcom,gpio-proxy-unvote = <0x15d 0x2 0x0>;
			qcom,gpio-stop-ack = <0x15d 0x3 0x0>;
			qcom,gpio-shutdown-ack = <0x15d 0x7 0x0>;
			qcom,gpio-force-stop = <0x15e 0x0 0x0>;
			status = "ok";
		};

		tsens@4a9000 {
			compatible = "qcom,msm8996-tsens";
			reg = <0x4a8000 0x2000 0x74230 0x1000>;
			reg-names = "tsens_physical", "tsens_eeprom_physical";
			interrupts = <0x0 0x1ca 0x0 0x0 0x1bd 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			qcom,sensors = <0xd>;
			qcom,slope = <0xb55 0xb1e 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
		};

		spi@7575000 {
			compatible = "qcom,spi-qup-v2";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "spi_physical", "spi_bam_physical";
			reg = <0x7575000 0x600 0x7544000 0x2b000>;
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x5f 0x0 0x0 0xee 0x0>;
			spi-max-frequency = <0x124f800>;
			qcom,infinite-mode = <0x0>;
			qcom,use-bam;
			qcom,ver-reg-exists;
			qcom,bam-consumer-pipe-index = <0xc>;
			qcom,bam-producer-pipe-index = <0xd>;
			qcom,master-id = <0x56>;
			qcom,use-pinctrl;
			pinctrl-names = "spi_default", "spi_sleep";
			pinctrl-0 = <0x15f 0x160>;
			pinctrl-1 = <0x161 0x162>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x39 0x8caa5b4f 0x39 0x759a76b0>;

			p61-nxp-nfc@1 {
				compatible = "nxp,p61";
				reg = <0x1>;
				nxp,p61-irq = <0x2d 0x22 0x0>;
				nxp,p61-rst = <0x2d 0x15 0x0>;
				spi-max-frequency = <0x124f800>;
				spi-cs-high;
				interrupt-parent = <0x2d>;
				interrupts = <0x22 0x0>;
			};
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-loaduC;
			qcom,ipa-advertise-sg-support;
		};

		qrng@83000 {
			compatible = "qcom,msm-rng";
			reg = <0x83000 0x1000>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x320>;
			clocks = <0x39 0x397e7eaa>;
			clock-names = "iface_clk";
		};

		qcrypto@660000 {
			compatible = "qcom,qcrypto";
			reg = <0x660000 0x20000 0x644000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xce 0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x3c0f00 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x39 0x42229c55 0x39 0xa6ac14df 0x39 0x2eb28c01 0x39 0xc174dfba>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
		};

		qcedev@660000 {
			compatible = "qcom,qcedev";
			reg = <0x660000 0x20000 0x644000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xce 0x0>;
			qcom,bam-pipe-pair = <0x1>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x3c0f00 0x60180>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x39 0x42229c55 0x39 0x293f97b0 0x39 0x2eb28c01 0x39 0xc174dfba>;
			qcom,ce-opp-freq = <0xa37d070>;
		};

		qseecom@86600000 {
			compatible = "qcom,qseecom";
			reg = <0x86600000 0x2200000>;
			reg-names = "secapp-region";
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,no-clock-support;
			qcom,appsbl-qseecom-support;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x0 0x0 0x37 0x200 0x1d4c0 0x124f80 0x37 0x200 0x60180 0x3c0f00>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x39 0x42229c55 0x39 0xaa858373 0x39 0x2eb28c01 0x39 0xc174dfba>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,qsee-reentrancy-support = <0x2>;
		};

		qcom,qbt1000 {
			compatible = "qcom,qbt1000";
			status = "disabled";

			qcom,fingerprint-sensor-ssc-spi-conn {
				qcom,spi-port-id = <0x2>;
				qcom,spi-port-slave-index = <0x0>;
				qcom,tz-subsys-id = <0x1>;
				qcom,ssc-subsys-id = <0x5>;
				clock-frequency = <0xe4e1c0>;
			};
		};

		qcom,sensor-information {
			compatible = "qcom,sensor-information";

			qcom,sensor-information-0 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor0";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-1 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor1";
				qcom,alias-name = "pop_mem";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-2 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor2";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-3 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor3";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-4 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor4";
				qcom,scaling-factor = <0xa>;
				linux,phandle = <0x163>;
				phandle = <0x163>;
			};

			qcom,sensor-information-5 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor5";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-6 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor6";
				qcom,scaling-factor = <0xa>;
				linux,phandle = <0x164>;
				phandle = <0x164>;
			};

			qcom,sensor-information-7 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor7";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-8 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor8";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-9 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor9";
				qcom,scaling-factor = <0xa>;
				linux,phandle = <0x165>;
				phandle = <0x165>;
			};

			qcom,sensor-information-10 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor10";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-11 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor11";
				qcom,scaling-factor = <0xa>;
				linux,phandle = <0x166>;
				phandle = <0x166>;
			};

			qcom,sensor-information-12 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor12";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-13 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor13";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-14 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor14";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-15 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor15";
				qcom,alias-name = "gpu";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-16 {
				qcom,sensor-type = "alarm";
				qcom,sensor-name = "pm8994_tz";
				qcom,scaling-factor = <0x3e8>;
			};

			qcom,sensor-information-17 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "msm_therm";
			};

			qcom,sensor-information-18 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "emmc_therm";
			};

			qcom,sensor-information-19 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm0";
			};

			qcom,sensor-information-20 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "pa_therm1";
			};

			qcom,sensor-information-21 {
				qcom,sensor-type = "adc";
				qcom,sensor-name = "quiet_therm";
			};

			qcom,sensor-information-22 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "DLMt_APC1";
			};

			qcom,sensor-information-23 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_m4m0";
			};

			qcom,sensor-information-24 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_cp10";
			};

			qcom,sensor-information-25 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_l3--";
			};

			qcom,sensor-information-26 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_cp01";
			};

			qcom,sensor-information-27 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_cp00";
			};

			qcom,sensor-information-28 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_l21-";
			};

			qcom,sensor-information-29 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_cp11";
			};

			qcom,sensor-information-30 {
				qcom,sensor-type = "llm";
				qcom,sensor-name = "LLM_l20-";
			};

			qcom,sensor-information-31 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor16";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-32 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor17";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-33 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor18";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-34 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor19";
				qcom,scaling-factor = <0xa>;
			};

			qcom,sensor-information-35 {
				qcom,sensor-type = "tsens";
				qcom,sensor-name = "tsens_tz_sensor20";
				qcom,scaling-factor = <0xa>;
			};
		};

		qcom,limit_info-0 {
			qcom,temperature-sensor = <0x163>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			linux,phandle = <0x2>;
			phandle = <0x2>;
		};

		qcom,limit_info-1 {
			qcom,temperature-sensor = <0x164>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			linux,phandle = <0x5>;
			phandle = <0x5>;
		};

		qcom,limit_info-2 {
			qcom,temperature-sensor = <0x165>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			linux,phandle = <0x7>;
			phandle = <0x7>;
		};

		qcom,limit_info-3 {
			qcom,temperature-sensor = <0x166>;
			qcom,boot-frequency-mitigate;
			qcom,hotplug-mitigation-enable;
			linux,phandle = <0xa>;
			phandle = <0xa>;
		};

		qcom,msm-thermal {
			compatible = "qcom,msm-thermal";
			reg = <0x70000 0x1000>;
			qcom,sensor-id = <0xb>;
			qcom,poll-ms = <0x64>;
			qcom,limit-temp = <0x3c>;
			qcom,temp-hysteresis = <0xa>;
			qcom,therm-reset-temp = <0x73>;
			qcom,freq-step = <0x4>;
			qcom,core-limit-temp = <0x46>;
			qcom,core-temp-hysteresis = <0xa>;
			qcom,hotplug-temp = <0x69>;
			qcom,hotplug-temp-hysteresis = <0x28>;
			qcom,freq-mitigation-temp = <0x5a>;
			qcom,freq-mitigation-temp-hysteresis = <0x28>;
			qcom,freq-mitigation-value = <0x8ca00>;
			qcom,online-hotplug-core;
			qcom,synchronous-cluster-id = <0x0 0x1>;
			qcom,synchronous-cluster-map = <0x0 0x2 0xc 0xd 0x1 0x2 0xe 0xf>;
			qcom,vdd-restriction-temp = <0x5>;
			qcom,vdd-restriction-temp-hysteresis = <0xa>;
			vdd-dig-supply = <0x167>;
			vdd-gfx-supply = <0x47>;

			qcom,vdd-dig-rstr {
				qcom,vdd-rstr-reg = "vdd-dig";
				qcom,levels = <0x5 0x7 0x7>;
				qcom,min-level = <0x1>;
			};

			qcom,vdd-gfx-rstr {
				qcom,vdd-rstr-reg = "vdd-gfx";
				qcom,levels = <0x6 0x8 0x8>;
				qcom,min-level = <0x1>;
			};

			qcom,vdd-apps-rstr {
				qcom,vdd-rstr-reg = "vdd-apps";
				qcom,levels = <0x17bb00 0x17bb00 0x17bb00>;
				qcom,freq-req;
				qcom,max-freq-level = <0x122a00>;
				linux,phandle = <0x168>;
				phandle = <0x168>;
			};
		};

		qcom,bcl {
			compatible = "qcom,bcl";
			qcom,bcl-enable;
			qcom,bcl-framework-interface;
			qcom,bcl-freq-control-list = <0xe 0xf>;
			qcom,bcl-hotplug-list = <0xe 0xf>;
			qcom,bcl-soc-hotplug-list = <0xf>;

			qcom,ibat-monitor {
				qcom,low-threshold-uamp = <0x33e140>;
				qcom,high-threshold-uamp = <0x401640>;
				qcom,mitigation-freq-khz = <0x8ca00>;
				qcom,vph-high-threshold-uv = <0x3567e0>;
				qcom,vph-low-threshold-uv = <0x325aa0>;
				qcom,soc-low-threshold = <0x5>;
				qcom,thermal-handle = <0x168>;
			};
		};

		qcom,msm-core@70000 {
			compatible = "qcom,apss-core-ea";
			reg = <0x70000 0x1000>;
			qcom,low-hyst-temp = <0xa>;
			qcom,high-hyst-temp = <0x5>;
			qcom,polling-interval = <0x32>;

			ea0 {
				sensor = <0x163>;
				linux,phandle = <0x3>;
				phandle = <0x3>;
			};

			ea1 {
				sensor = <0x164>;
				linux,phandle = <0x6>;
				phandle = <0x6>;
			};

			ea2 {
				sensor = <0x165>;
				linux,phandle = <0x8>;
				phandle = <0x8>;
			};

			ea3 {
				sensor = <0x166>;
				linux,phandle = <0xb>;
				phandle = <0xb>;
			};
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l2_dump0 {
				qcom,dump-node = <0x4>;
				qcom,dump-id = <0xc0>;
			};

			qcom,l2_dump1 {
				qcom,dump-node = <0x9>;
				qcom,dump-id = <0xc1>;
			};

			qcom,l1_d_dump0 {
				qcom,dump-node = <0x169>;
				qcom,dump-id = <0x80>;
			};

			qcom,l1_d_dump1 {
				qcom,dump-node = <0x16a>;
				qcom,dump-id = <0x81>;
			};

			qcom,l1_d_dump100 {
				qcom,dump-node = <0x16b>;
				qcom,dump-id = <0x82>;
			};

			qcom,l1_d_dump101 {
				qcom,dump-node = <0x16c>;
				qcom,dump-id = <0x83>;
			};

			qcom,l1_tlb_dump0 {
				qcom,dump-node = <0x16d>;
				qcom,dump-id = <0x20>;
			};

			qcom,l1_tlb_dump1 {
				qcom,dump-node = <0x16e>;
				qcom,dump-id = <0x21>;
			};

			qcom,l1_tlb_dump100 {
				qcom,dump-node = <0x16f>;
				qcom,dump-id = <0x22>;
			};

			qcom,l1_tlb_dump101 {
				qcom,dump-node = <0x170>;
				qcom,dump-id = <0x23>;
			};
		};

		tz-log@66bf720 {
			compatible = "qcom,tz-log";
			reg = <0x66bf720 0x2000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
		};

		sound-9335 {
			compatible = "qcom,msm8996-asoc-snd-tasha";
			qcom,model = "msm8996-tasha-mtp-snd-card";
			qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "hifi amp", "LINEOUT1", "hifi amp", "LINEOUT2", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC4", "MIC BIAS1", "MIC BIAS1", "Primary Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Noise Mic";
			qcom,msm-mbhc-hphl-swh = <0x1>;
			qcom,msm-mbhc-gnd-swh = <0x1>;
			qcom,tasha-mclk-clk-freq = <0x927c00>;
			asoc-platform = <0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x17a 0x17b 0x17c 0x17d>;
			asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp";
			asoc-cpu = <0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197>;
			asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-hdmi.8", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396";
			asoc-codec = <0x198 0x199>;
			asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-audio-ion {
			compatible = "qcom,msm-audio-ion";
			qcom,smmu-version = <0x2>;
			qcom,smmu-enabled;
			iommus = <0x19a 0x1>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			linux,phandle = <0x171>;
			phandle = <0x171>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			linux,phandle = <0x172>;
			phandle = <0x172>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			linux,phandle = <0x173>;
			phandle = <0x173>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			linux,phandle = <0x17b>;
			phandle = <0x17b>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			linux,phandle = <0x17d>;
			phandle = <0x17d>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			linux,phandle = <0x177>;
			phandle = <0x177>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			linux,phandle = <0x174>;
			phandle = <0x174>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			linux,phandle = <0x175>;
			phandle = <0x175>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			linux,phandle = <0x198>;
			phandle = <0x198>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			linux,phandle = <0x179>;
			phandle = <0x179>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			linux,phandle = <0x180>;
			phandle = <0x180>;
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			linux,phandle = <0x17a>;
			phandle = <0x17a>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			linux,phandle = <0x176>;
			phandle = <0x176>;
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			linux,phandle = <0x17c>;
			phandle = <0x17c>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4000>;
				linux,phandle = <0x183>;
				phandle = <0x183>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4001>;
				linux,phandle = <0x184>;
				phandle = <0x184>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4002>;
				linux,phandle = <0x185>;
				phandle = <0x185>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4003>;
				linux,phandle = <0x186>;
				phandle = <0x186>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4004>;
				linux,phandle = <0x187>;
				phandle = <0x187>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4005>;
				linux,phandle = <0x188>;
				phandle = <0x188>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4006>;
				linux,phandle = <0x189>;
				phandle = <0x189>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4007>;
				linux,phandle = <0x18a>;
				phandle = <0x18a>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4008>;
				linux,phandle = <0x18b>;
				phandle = <0x18b>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4009>;
				linux,phandle = <0x18c>;
				phandle = <0x18c>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400b>;
				linux,phandle = <0x18d>;
				phandle = <0x18d>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				linux,phandle = <0x18e>;
				phandle = <0x18e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				linux,phandle = <0x18f>;
				phandle = <0x18f>;
			};

			com,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				linux,phandle = <0x190>;
				phandle = <0x190>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				linux,phandle = <0x191>;
				phandle = <0x191>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				linux,phandle = <0x192>;
				phandle = <0x192>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				linux,phandle = <0x193>;
				phandle = <0x193>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				linux,phandle = <0x194>;
				phandle = <0x194>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				linux,phandle = <0x195>;
				phandle = <0x195>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400a>;
				linux,phandle = <0x196>;
				phandle = <0x196>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400c>;
				linux,phandle = <0x197>;
				phandle = <0x197>;
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x19b 0x19c 0x19d>;
			pinctrl-1 = <0x19e 0x19f 0x1a0>;
			linux,phandle = <0x17e>;
			phandle = <0x17e>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			linux,phandle = <0x17f>;
			phandle = <0x17f>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x2>;
				qcom,msm-mi2s-tx-lines = <0x1>;
				pinctrl-names = "default", "sleep";
				linux,phandle = <0x181>;
				phandle = <0x181>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
				qcom,msm-mi2s-slave = <0x0>;
				qcom,msm-mi2s-ext-mclk = <0x0>;
				pinctrl-names = "default", "sleep";
				pinctrl-0 = <0x1a1 0x1a2 0x1a3>;
				pinctrl-1 = <0x1a4 0x1a5 0x1a6>;
				linux,phandle = <0x182>;
				phandle = <0x182>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020 0x9022 0x9024 0x9026>;
			qcom,msm-cpudai-tdm-clk-rate = <0x0>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9022>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9024>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9026>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021 0x9023 0x9025 0x9027>;
			qcom,msm-cpudai-tdm-clk-rate = <0x0>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9023>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9025>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
			};

			qcom,msm-dai-q6-tdm-tert-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9027>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030 0x9032 0x9034 0x9036>;
			qcom,msm-cpudai-tdm-clk-rate = <0x0>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9032>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9034>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-rx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9036>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x4>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031 0x9033 0x9035 0x9037>;
			qcom,msm-cpudai-tdm-clk-rate = <0x0>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-1 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9033>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-2 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9035>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};

			qcom,msm-dai-q6-tdm-quat-tx-3 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9037>;
				qcom,msm-cpudai-tdm-sync-mode = <0x1>;
				qcom,msm-cpudai-tdm-sync-src = <0x0>;
				qcom,msm-cpudai-tdm-data-out = <0x0>;
				qcom,msm-cpudai-tdm-invert-sync = <0x0>;
				qcom,msm-cpudai-tdm-data-delay = <0x0>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			linux,phandle = <0x178>;
			phandle = <0x178>;
		};

		qcom,msm-ssc-sensors {
			compatible = "qcom,msm-ssc-sensors";
			status = "ok";
		};

		qcom,msm-pacman {
			compatible = "qcom,msm-pacman";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x10>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-adsp";

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0x8>;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0x9>;
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0xa>;
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0xb>;
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0xc>;
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0x5>;
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0x6>;
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x19a 0x7>;
			};
		};

		cpu-pmu {
			compatible = "qcom,kryo-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x7 0x4>;
		};

		qcom,glink-smem-native-xprt-modem@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x9820010 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x8000>;
			interrupts = <0x0 0x1c4 0x1>;
			label = "mpss";
		};

		qcom,glink-smem-native-xprt-adsp@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x9820010 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x200>;
			interrupts = <0x0 0x9d 0x1>;
			label = "lpass";
			qcom,qos-config = <0x1a7>;
			qcom,ramp-time = <0xaf>;
		};

		qcom,glink-qos-config-adsp {
			compatible = "qcom,glink-qos-config";
			qcom,flow-info = <0x3c 0x0 0x3c 0x0 0x3c 0x0 0x3c 0x0>;
			qcom,mtu-size = <0x800>;
			qcom,tput-stats-cycle = <0xa>;
			linux,phandle = <0x1a7>;
			phandle = <0x1a7>;
		};

		qcom,glink-smem-native-xprt-dsps@86000000 {
			compatible = "qcom,glink-smem-native-xprt";
			reg = <0x86000000 0x200000 0x9820010 0x4>;
			reg-names = "smem", "irq-reg-base";
			qcom,irq-mask = <0x8000000>;
			interrupts = <0x0 0xb3 0x1>;
			label = "dsps";
		};

		qcom,glink-smem-native-xprt-rpm@68000 {
			compatible = "qcom,glink-rpm-native-xprt";
			reg = <0x68000 0x6000 0x9820010 0x4>;
			reg-names = "msgram", "irq-reg-base";
			qcom,irq-mask = <0x1>;
			interrupts = <0x0 0xa8 0x1>;
			label = "rpm";
		};

		qcom,glink-ssr-modem {
			compatible = "qcom,glink_ssr";
			label = "modem";
			qcom,edge = "mpss";
			qcom,notify-edges = <0x1a8 0x1a9 0x1aa>;
			qcom,xprt = "smem";
			linux,phandle = <0x1ab>;
			phandle = <0x1ab>;
		};

		qcom,glink-ssr-adsp {
			compatible = "qcom,glink_ssr";
			label = "adsp";
			qcom,edge = "lpass";
			qcom,notify-edges = <0x1ab 0x1a9 0x1aa>;
			qcom,xprt = "smem";
			linux,phandle = <0x1a8>;
			phandle = <0x1a8>;
		};

		qcom,glink-ssr-dsps {
			compatible = "qcom,glink_ssr";
			label = "slpi";
			qcom,edge = "dsps";
			qcom,notify-edges = <0x1ab 0x1a8 0x1aa>;
			qcom,xprt = "smem";
			linux,phandle = <0x1a9>;
			phandle = <0x1a9>;
		};

		qcom,glink-ssr-rpm {
			compatible = "qcom,glink_ssr";
			label = "rpm";
			qcom,edge = "rpm";
			qcom,notify-edges = <0x1a8 0x1ab 0x1a9>;
			qcom,xprt = "smem";
			linux,phandle = <0x1aa>;
			phandle = <0x1aa>;
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-transport = "smd_trans";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-transport = "lloop";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
			};
		};

		qcom,cache_erp64@6500000 {
			compatible = "qcom,kryo_cache_erp64";
			reg = <0x6500000 0x4000>;
			interrupts = <0x1 0x0 0x0 0x0 0x1 0x0 0x0 0x9 0x0 0x0 0x2 0x0 0x0 0xa 0x0 0x0 0x11 0x0>;
			interrupt-names = "l1_irq", "l2_irq_info_0", "l2_irq_info_1", "l2_irq_err_0", "l2_irq_err_1", "l3_irq";
		};

		qcom,m4m_erp64@9A40000 {
			compatible = "qcom,m4m_erp";
			reg = <0x9a40000 0x40000>;
			interrupts = <0x0 0x16 0x0>;
			interrupt-names = "m4m_irq";
		};

		qcom,lmh {
			compatible = "qcom,lmh_v1";
			interrupts = <0x0 0x17 0x4>;
			vdd-apss-supply = <0x1ac>;
			qcom,lmh-odcm-disable-threshold-mA = <0x352>;
		};

		timer@09840000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0x9840000 0x1000>;
			clock-frequency = <0x124f800>;

			frame@09850000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x1f 0x4 0x0 0x1e 0x4>;
				reg = <0x9850000 0x1000 0x9860000 0x1000>;
			};

			frame@09870000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x20 0x4>;
				reg = <0x9870000 0x1000>;
				status = "disabled";
			};

			frame@09880000 {
				frame-number = <0x2>;
				interrupts = <0x0 0x21 0x4>;
				reg = <0x9880000 0x1000>;
				status = "disabled";
			};

			frame@09890000 {
				frame-number = <0x3>;
				interrupts = <0x0 0x22 0x4>;
				reg = <0x9890000 0x1000>;
				status = "disabled";
			};

			frame@098a0000 {
				frame-number = <0x4>;
				interrupts = <0x0 0x23 0x4>;
				reg = <0x98a0000 0x1000>;
				status = "disabled";
			};

			frame@098b0000 {
				frame-number = <0x5>;
				interrupts = <0x0 0x24 0x4>;
				reg = <0x98b0000 0x1000>;
				status = "disabled";
			};

			frame@098c0000 {
				frame-number = <0x6>;
				interrupts = <0x0 0x25 0x4>;
				reg = <0x98c0000 0x1000>;
				status = "disabled";
			};
		};

		qcom,avtimer@90f7000 {
			compatible = "qcom,avtimer";
			reg = <0x90f700c 0x4 0x90f7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
			qcom,clk-div = <0x1b>;
		};

		mcd {
			compatible = "qcom,mcd";
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			interrupts = <0x0 0xf8 0x0>;
			interrupt-names = "mcd_irq";
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x39 0x42229c55 0x39 0xaa858373 0x39 0x2eb28c01 0x39 0xc174dfba>;
			qcom,ce-opp-freq = <0xa37d070>;
		};

		dcc@4b3000 {
			compatible = "qcom,dcc";
			reg = <0x4b3000 0x1000 0x4b4000 0x2000 0x4b0000 0x4>;
			reg-names = "dcc-base", "dcc-ram-base", "dcc-xpu-base";
			clocks = <0x39 0xfa14a88c>;
			clock-names = "dcc_clk";
			qcom,save-reg;
		};

		ramoops {
			compatible = "ramoops";
			linux,contiguous-region = <0x1ad>;
		};

		bootloader_log {
			compatible = "bootloader_log";
			linux,contiguous-region = <0x1ae>;
		};

		cpr3-ctrl@99e8000 {
			compatible = "qcom,cpr3-msm8996-hmss-regulator";
			reg = <0x99e8000 0x4000 0x74000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";
			clocks = <0x39 0x699183be>;
			clock-names = "core_clk";
			interrupts = <0x0 0x30 0x1 0x0 0x2f 0x1>;
			interrupt-names = "cpr", "ceiling";
			qcom,cpr-ctrl-name = "apcc";
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-step-quot-init-min = <0xb>;
			qcom,cpr-step-quot-init-max = <0xd>;
			qcom,cpr-count-mode = <0x0>;
			qcom,cpr-count-repeat = <0x19>;
			qcom,apm-ctrl = <0x1af>;
			qcom,apm-threshold-voltage = <0xcf850>;
			qcom,apm-hysteresis-voltage = <0x1388>;
			qcom,system-supply-max-voltage = <0xf7cd8>;
			qcom,mem-acc-supply-threshold-voltage = <0xaae60>;
			qcom,mem-acc-supply-corner-map = <0x1 0x2>;
			vdd-supply = <0x1ac>;
			qcom,voltage-step = <0x1388>;
			vdd-limit-supply = <0x1b0>;
			mem-acc-thread0-supply = <0x1b1>;
			mem-acc-thread1-supply = <0x1b2>;
			mem-acc-supply = <0x1b3>;
			vdd-thread0-ldo-supply = <0x1b4>;
			vdd-thread1-ldo-supply = <0x1b5>;
			vdd-thread0-ldo-ret-supply = <0x1b6>;
			vdd-thread1-ldo-ret-supply = <0x1b7>;
			proxy-supply = <0xfa>;
			qcom,cpr-enable;
			qcom,cpr-clock-throttling = <0x20>;
			qcom,cpr-aging-ref-voltage = <0xdcf28>;

			thread@0 {
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-consecutive-down = <0x3>;
				qcom,cpr-up-threshold = <0x2>;
				qcom,cpr-down-threshold = <0x2>;

				regulator-pwrcl {
					regulator-name = "apc0_pwrcl_corner";
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x10>;
					qcom,cpr-pd-bypass-mask = <0x7>;
					qcom,cpr-fuse-corners = <0x5>;
					qcom,cpr-fuse-combos = <0x10>;
					qcom,cpr-speed-bins = <0x2>;
					qcom,cpr-speed-bin-corners = <0x10 0xd>;
					qcom,cpr-corners = <0x10 0x10 0x10 0x10 0x10 0x10 0x10 0x10 0xd 0xd 0xd 0xd 0xd 0xd 0xd 0xd>;
					qcom,ldo-min-headroom-voltage = <0x249f0>;
					qcom,ldo-max-headroom-voltage = <0x72bf0>;
					qcom,ldo-max-voltage = <0xd9490>;
					qcom,uses-mem-acc;
					qcom,cpr-corner-fmax-map = <0x1 0x2 0x7 0xc 0x10 0x1 0x2 0x7 0xc 0xd>;
					qcom,cpr-voltage-ceiling = <0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520 0x116520 0x116520 0x116520 0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520>;
					qcom,cpr-voltage-floor = <0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0>;
					qcom,cpr-floor-to-ceiling-max-range = <0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880>;
					qcom,corner-frequencies = <0x124f8000 0x192d5000 0x1c9c3800 0x21301800 0x26e8f000 0x2b7cd000 0x325aa000 0x39387000 0x3dcc5000 0x42603000 0x46f41000 0x493e0000 0x4ef6d800 0x538ab800 0x581e9800 0x5efc6800 0x124f8000 0x192d5000 0x1c9c3800 0x21301800 0x26e8f000 0x2b7cd000 0x325aa000 0x39387000 0x3dcc5000 0x42603000 0x46f41000 0x493e0000 0x5140c800>;
					qcom,cpr-ro-scaling-factor = <0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xb49 0x9e0 0xab4 0x97a 0x906 0x7f8 0x9d7 0x8d1 0xa6c 0x944 0x0 0x0 0x0 0x0>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x4e20 0x0 0x61a8 0xffffec78 0xffffd8f0 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388 0x88b8 0x0 0x9c40 0x2710 0x1388>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x88b8 0x88b8 0x9c40 0x9c40 0x9c40 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x88b8 0x88b8 0x9c40 0x9c40 0x9c40 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78 0x4e20 0x2710 0x1388 0xffffec78 0xffffec78>;
					qcom,cpr-open-loop-voltage-adjustment = <0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffb1e0 0xffffaa10 0xffffa240 0xffff9e58 0xffff9a70 0xffff9688 0xffff92a0 0xffff8ad0 0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffb1e0 0xffffaa10 0xffffa240 0xffff9e58 0xffff9a70>;
					qcom,cpr-open-loop-voltage-min-diff = <0x0 0x0 0x0 0x0 0xffff3cb0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xffff3cb0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-closed-loop-voltage-adjustment = <0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffb1e0 0xffffaa10 0xffffa240 0xffff9e58 0xffff9a70 0xffff9688 0xffff92a0 0xffff8ad0 0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffb1e0 0xffffaa10 0xffffa240 0xffff9e58 0xffff9a70>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-aging-max-voltage-adjustment = <0x3a98>;
					qcom,cpr-aging-ref-corner = <0xc 0xc>;
					qcom,cpr-aging-ro-scaling-factor = <0xc80>;
					qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
					linux,phandle = <0xf8>;
					phandle = <0xf8>;
				};

				regulator-cbf {
					regulator-name = "apc0_cbf_corner";
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x13>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0xd 0x13>;
					qcom,cpr-pd-bypass-mask = <0x18>;
					qcom,cpr-fuse-corners = <0x5>;
					qcom,cpr-fuse-combos = <0x10>;
					qcom,cpr-speed-bins = <0x2>;
					qcom,cpr-speed-bin-corners = <0x13 0xf>;
					qcom,cpr-corners = <0x13 0x13 0x13 0x13 0x13 0x13 0x13 0x13 0xf 0xf 0xf 0xf 0xf 0xf 0xf 0xf>;
					qcom,cpr-corner-fmax-map = <0x1 0x2 0x5 0xd 0x13 0x1 0x2 0x5 0xd 0xf>;
					qcom,cpr-voltage-ceiling = <0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520 0x116520>;
					qcom,cpr-voltage-floor = <0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0>;
					qcom,cpr-floor-to-ceiling-max-range = <0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880>;
					qcom,corner-frequencies = <0x124f8000 0x16e36000 0x1b774000 0x200b2000 0x237a0800 0x280de800 0x2ca1c800 0x3135a800 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x493e0000 0x4dd1e000 0x5265c000 0x56f9a000 0x5b8d8000 0x5efc6800 0x124f8000 0x16e36000 0x1b774000 0x200b2000 0x237a0800 0x280de800 0x2ca1c800 0x3135a800 0x35c98800 0x3a5d6800 0x3ef14800 0x43852800 0x46f41000 0x493e0000 0x4dd1e000>;
					qcom,cpr-ro-scaling-factor = <0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xb49 0x9e0 0xab4 0x97a 0x906 0x7f8 0x9d7 0x8d1 0xa6c 0x944 0x0 0x0 0x0 0x0>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0x7530 0x0 0xffffd8f0 0xffffd8f0 0xffff63c0 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58 0xafc8 0x0 0x1388 0x1388 0xffff9e58>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x2710 0x1388 0x0 0x0 0x0 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0x0 0x0 0x0 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748 0x2710 0x1388 0xffffb1e0 0x0 0xffff7748>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-aging-max-voltage-adjustment = <0x3a98>;
					qcom,cpr-aging-ref-corner = <0xd 0xd>;
					qcom,cpr-aging-ro-scaling-factor = <0xc80>;
					qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
					linux,phandle = <0xfa>;
					phandle = <0xfa>;
				};
			};

			thread@1 {
				qcom,cpr-thread-id = <0x1>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-consecutive-down = <0x3>;
				qcom,cpr-up-threshold = <0x2>;
				qcom,cpr-down-threshold = <0x2>;

				regulator {
					regulator-name = "apc1_corner";
					regulator-min-microvolt = <0x1>;
					regulator-max-microvolt = <0x19>;
					qcom,cpr-pd-bypass-mask = <0xe0>;
					qcom,cpr-fuse-corners = <0x5>;
					qcom,cpr-fuse-combos = <0x10>;
					qcom,cpr-speed-bins = <0x2>;
					qcom,cpr-speed-bin-corners = <0x19 0x15>;
					qcom,cpr-corners = <0x19 0x19 0x19 0x19 0x19 0x19 0x19 0x19 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15>;
					qcom,ldo-min-headroom-voltage = <0x249f0>;
					qcom,ldo-max-headroom-voltage = <0x72bf0>;
					qcom,ldo-max-voltage = <0xd9490>;
					qcom,uses-mem-acc;
					qcom,cpr-corner-fmax-map = <0x1 0x4 0x9 0xd 0x19 0x1 0x4 0x9 0xd 0x15>;
					qcom,cpr-voltage-ceiling = <0xa3930 0xa3930 0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0xa3930 0xa3930 0xa3930 0xa3930 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xb5e28 0xdcf28 0xdcf28 0xdcf28 0xdcf28 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520 0x116520>;
					qcom,cpr-voltage-floor = <0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x98968 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0 0x72bf0>;
					qcom,cpr-floor-to-ceiling-max-range = <0xc350 0xc350 0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0xc350 0xc350 0xc350 0xc350 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880 0x13880>;
					qcom,corner-frequencies = <0x124f8000 0x18085800 0x1c9c3800 0x21301800 0x26e8f000 0x2b7cd000 0x3010b000 0x34a49000 0x38137800 0x3dcc5000 0x42603000 0x46f41000 0x4a62f800 0x4ef6d800 0x538ab800 0x581e9800 0x5cb27800 0x61465800 0x65da3800 0x6a6e1800 0x6cb80800 0x7270e000 0x7704c000 0x7b98a000 0x802c8000 0x124f8000 0x18085800 0x1c9c3800 0x21301800 0x26e8f000 0x2b7cd000 0x3010b000 0x34a49000 0x38137800 0x3dcc5000 0x42603000 0x46f41000 0x4a62f800 0x4ef6d800 0x538ab800 0x581e9800 0x5cb27800 0x61465800 0x65da3800 0x6a6e1800 0x6b931000>;
					qcom,cpr-ro-scaling-factor = <0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xc28 0xa6a 0xb83 0x9ef 0x8df 0x7bb 0xa3f 0x90d 0xad4 0x992 0x0 0x0 0x0 0x0 0x0 0x0 0xb49 0x9e0 0xab4 0x97a 0x906 0x7f8 0x9d7 0x8d1 0xa6c 0x944 0x0 0x0 0x0 0x0>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x4e20 0x0 0x3a98 0xffff2928 0x0 0x4e20 0x0 0x3a98 0xffff2928 0x0 0x4e20 0x0 0x3a98 0x0 0x0 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x4e20 0x0 0x3a98 0xffff2928 0x0 0x4e20 0x0 0x3a98 0xffff2928 0x0 0x4e20 0x0 0x3a98 0x0 0x0 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98 0x88b8 0x0 0x7530 0x3a98 0x3a98>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0x88b8 0x88b8 0x9c40 0xffff8ad0 0x9c40 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x88b8 0x88b8 0x9c40 0xffff8ad0 0x9c40 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-open-loop-voltage-adjustment = <0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffadf8 0xffffa628 0xffff9e58 0xffff9e58 0xffff9a70 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0 0xffff8eb8 0xffff8eb8 0xffff8ad0 0xffff8ad0 0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffadf8 0xffffa628 0xffff9e58 0xffff9e58 0xffff9a70 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0>;
					qcom,cpr-open-loop-voltage-min-diff = <0x0 0x0 0x0 0x0 0xffff3cb0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xffff3cb0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-closed-loop-voltage-adjustment = <0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffadf8 0xffffa628 0xffff9e58 0xffff9e58 0xffff9a70 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0 0xffff8eb8 0xffff8eb8 0xffff8ad0 0xffff8ad0 0xffffc568 0xffffc568 0xffffc568 0xffffc568 0xffffd508 0xffffd120 0xffffcd38 0xffffc950 0xffffc568 0xffffb9b0 0xffffadf8 0xffffa628 0xffff9e58 0xffff9e58 0xffff9a70 0xffff9a70 0xffff9688 0xffff9688 0xffff92a0 0xffff92a0 0xffff92a0>;
					qcom,allow-voltage-interpolation;
					qcom,allow-quotient-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-aging-max-voltage-adjustment = <0x3a98>;
					qcom,cpr-aging-ref-corner = <0xd 0xd>;
					qcom,cpr-aging-ro-scaling-factor = <0xc80>;
					qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1 0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
					qcom,cpr-dynamic-floor-corner = <0x1>;
					linux,phandle = <0xf9>;
					phandle = <0xf9>;
				};
			};
		};

		cpr3-ctrl@838000 {
			compatible = "qcom,cpr3-msm8996-mmss-regulator";
			reg = <0x838000 0x4000 0x74000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";
			clocks = <0x14 0x69a23a6f 0x14 0x623ba55f 0x14 0x3d15f2b0>;
			clock-names = "core_clk", "iface_clk", "bus_clk";
			interrupts = <0x0 0xa6 0x1>;
			interrupt-names = "cpr";
			qcom,cpr-ctrl-name = "gfx";
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-step-quot-init-min = <0xa>;
			qcom,cpr-step-quot-init-max = <0xd>;
			qcom,cpr-count-mode = <0x2>;
			vdd-supply = <0x1b8>;
			mem-acc-supply = <0x1b9>;
			qcom,voltage-step = <0x1388>;
			qcom,cpr-enable;
			qcom,cpr-aging-ref-voltage = <0xdcf28>;

			thread@0 {
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-up-threshold = <0x0>;
				qcom,cpr-down-threshold = <0x2>;

				regulator {
					regulator-name = "gfx_corner";
					regulator-min-microvolt = <0x2>;
					regulator-max-microvolt = <0x8>;
					qcom,cpr-fuse-corners = <0x4>;
					qcom,cpr-fuse-combos = <0x8>;
					qcom,cpr-corners = <0x8>;
					qcom,cpr-corner-fmax-map = <0x2 0x4 0x6 0x8>;
					qcom,cpr-voltage-ceiling = <0x61a80 0xa3930 0xa3930 0xb5e28 0xc96a8 0xdcf28 0xea600 0xf7cd8>;
					qcom,cpr-voltage-floor = <0x61a80 0x7ef40 0x7ef40 0x7ef40 0x7ef40 0x7ef40 0x7ef40 0x7ef40>;
					qcom,mem-acc-voltage = <0x1 0x1 0x1 0x1 0x2 0x2 0x2 0x2>;
					qcom,corner-frequencies = <0x0 0x7ed6b40 0xcc16180 0x12c684c0 0x17f2fb40 0x1e65fb80 0x2160ec00 0x25317c00>;
					qcom,cpr-target-quotients = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xb9 0xb3 0x123 0x12b 0x130 0x13f 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x11f 0x111 0x1a9 0x1aa 0x1bb 0x1c5 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19e 0x188 0x248 0x240 0x260 0x264 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1cb 0x1af 0x2ac 0x284 0x2b4 0x2a7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x241 0x21f 0x31e 0x300 0x337 0x32a 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x29d 0x275 0x376 0x360 0x39c 0x38f 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x303 0x2d5 0x3d8 0x3ca 0x40c 0x400 0x0 0x0 0x0 0x0>;
					qcom,cpr-ro-scaling-factor = <0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7f3 0x77d 0x7a7 0x853 0x8c6 0x8cd 0x0 0x0 0x0 0x0>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x0 0x0 0x7530 0xffffd8f0 0xffff8ad0 0xffff8ad0 0x0 0xffffd8f0 0xffff8ad0 0xffff8ad0 0x0 0xffffd8f0 0xfffeee90 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0 0xfffeee90 0x0 0x0 0x0>;
					qcom,cpr-closed-loop-voltage-adjustment = <0x0 0xafc8 0xffffec78 0x4e20 0x4e20 0x7530 0x2710 0xffffec78 0x0 0xafc8 0xffffec78 0x4e20 0x4e20 0x7530 0x2710 0xffffec78 0x0 0x7530 0xea60 0x9c40 0x9c40 0xafc8 0x61a8 0x88b8 0x0 0x0 0x7530 0x2710 0x2710 0xafc8 0x61a8 0x61a8 0x0 0x0 0x7530 0x2710 0x2710 0xafc8 0x61a8 0x61a8 0x0 0x0 0x7530 0x2710 0x2710 0xafc8 0x61a8 0x61a8 0x0 0x0 0x7530 0x2710 0x2710 0xafc8 0x61a8 0x61a8 0x0 0x0 0x7530 0x2710 0x2710 0xafc8 0x61a8 0x61a8>;
					qcom,cpr-floor-to-ceiling-max-range = <0x0 0x11170 0x11170 0x124f8 0x13880 0x15f90 0x17318 0x186a0>;
					qcom,cpr-fused-closed-loop-voltage-adjustment-map = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x2 0x2 0x2 0x2 0x0 0x0 0x4 0x0 0x2 0x2 0x2 0x2 0x0 0x0 0x4 0x0 0x2 0x2 0x2 0x2 0x0 0x0 0x4 0x0 0x2 0x2 0x2 0x2 0x0 0x0 0x4>;
					qcom,allow-voltage-interpolation;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-aging-max-voltage-adjustment = <0x3a98>;
					qcom,cpr-aging-ref-corner = <0x6>;
					qcom,cpr-aging-ro-scaling-factor = <0xb86>;
					qcom,allow-aging-voltage-adjustment = <0x0 0x0 0x0 0x1 0x1 0x1 0x1 0x1>;
					linux,phandle = <0x47>;
					phandle = <0x47>;
				};
			};
		};

		apc0-pwrcl-mem-acc-regulator {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x99e00c0 0x4>;
			reg-names = "acc-sel-l1";
			regulator-name = "apc0_pwrcl_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,corner-acc-map = <0x2 0x0>;
			qcom,acc-sel-l1-bit-pos = <0x0>;
			qcom,acc-sel-l1-bit-size = <0x2>;
			linux,phandle = <0x1b1>;
			phandle = <0x1b1>;
		};

		apc1-perfcl-mem-acc-regulator {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x99e00c0 0x4>;
			reg-names = "acc-sel-l1";
			regulator-name = "apc1_perfcl_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,corner-acc-map = <0x2 0x0>;
			qcom,acc-sel-l1-bit-pos = <0x2>;
			qcom,acc-sel-l1-bit-size = <0x2>;
			linux,phandle = <0x1b2>;
			phandle = <0x1b2>;
		};

		apcc-l3-mem-acc-regulator {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x99e00c0 0x4>;
			reg-names = "acc-sel-l1";
			regulator-name = "apcc_l3_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,corner-acc-map = <0x1 0x0>;
			qcom,acc-sel-l1-bit-pos = <0x4>;
			qcom,acc-sel-l1-bit-size = <0x1>;
			linux,phandle = <0x1b3>;
			phandle = <0x1b3>;
		};

		regulator@007af004 {
			compatible = "qcom,mem-acc-regulator";
			reg = <0x7af004 0x4>;
			reg-names = "acc-sel-l1";
			regulator-name = "gfx_mem_acc_corner";
			regulator-min-microvolt = <0x1>;
			regulator-max-microvolt = <0x2>;
			qcom,corner-acc-map = <0x1 0x0>;
			qcom,acc-sel-l1-bit-pos = <0x0>;
			qcom,acc-sel-l1-bit-size = <0x1>;
			linux,phandle = <0x1b9>;
			phandle = <0x1b9>;
		};

		regulator@99a2000 {
			compatible = "qcom,kryo-regulator";
			regulator-name = "kryo0";
			reg = <0x99a2000 0x1000 0x99e0000 0x1000 0x9820000 0x1000>;
			reg-names = "pm-apc", "pm-apcc", "apcs-csr";
			regulator-min-microvolt = <0x724e5>;
			regulator-max-microvolt = <0xd9e33>;
			qcom,ldo-default-voltage = <0xb71b0>;
			qcom,retention-voltage = <0x7ef40>;
			qcom,ldo-headroom-voltage = <0x249f0>;
			qcom,vref-functional-step-voltage = <0x1172>;
			qcom,vref-functional-min-voltage = <0x4f6a5>;
			qcom,vref-retention-step-voltage = <0x1172>;
			qcom,vref-retention-min-voltage = <0x4f6a5>;
			qcom,ldo-config-init = <0xf1f0e471>;
			qcom,apm-config-init = <0x0>;
			qcom,cluster-num = <0x0>;
			linux,phandle = <0x1b4>;
			phandle = <0x1b4>;

			regulator {
				regulator-name = "kryo0-retention";
				regulator-min-microvolt = <0x724e5>;
				regulator-max-microvolt = <0xd9e33>;
				linux,phandle = <0x1b6>;
				phandle = <0x1b6>;
			};
		};

		regulator@99d2000 {
			compatible = "qcom,kryo-regulator";
			regulator-name = "kryo1";
			reg = <0x99d2000 0x1000 0x99e0000 0x1000 0x9820000 0x1000>;
			reg-names = "pm-apc", "pm-apcc", "apcs-csr";
			regulator-min-microvolt = <0x724e5>;
			regulator-max-microvolt = <0xd9e33>;
			qcom,ldo-default-voltage = <0xb71b0>;
			qcom,retention-voltage = <0x7ef40>;
			qcom,ldo-headroom-voltage = <0x249f0>;
			qcom,vref-functional-step-voltage = <0x1172>;
			qcom,vref-functional-min-voltage = <0x4f6a5>;
			qcom,vref-retention-step-voltage = <0x1172>;
			qcom,vref-retention-min-voltage = <0x4f6a5>;
			qcom,cluster-num = <0x1>;
			qcom,ldo-config-init = <0xf1f0e471>;
			qcom,apm-config-init = <0x0>;
			linux,phandle = <0x1b5>;
			phandle = <0x1b5>;

			regulator {
				regulator-name = "kryo1-retention";
				regulator-min-microvolt = <0x724e5>;
				regulator-max-microvolt = <0xd9e33>;
				linux,phandle = <0x1b7>;
				phandle = <0x1b7>;
			};
		};

		spi_eth_phy_vreg {
			compatible = "regulator-fixed";
			regulator-name = "ethernet_phy";
			gpio = <0x2f 0x5 0x0>;
			enable-active-high;
			status = "disabled";
		};

		usb-otg-switch {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vreg";
			vin-supply = <0x1ba>;
			enable-active-high;
			gpio = <0xe7 0x5 0x0>;
			status = "disabled";
		};

		rome_vreg {
			compatible = "regulator-fixed";
			regulator-name = "rome_vreg";
			startup-delay-us = <0xfa0>;
			enable-active-high;
			gpio = <0xef 0x9 0x0>;
			linux,phandle = <0x154>;
			phandle = <0x154>;
		};

		qcom,msm-cam@8c0000 {
			compatible = "qcom,msm-cam";
			reg = <0x8c0000 0x40000>;
			reg-names = "msm-cam";
			status = "ok";
			bus-vectors = "suspend", "svs", "nominal", "turbo";
			qcom,bus-votes = <0x0 0x11e1a300 0x2625a000 0x2625a000>;
		};

		qcom,csiphy@a34000 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0xa34000 0x1000 0xa00030 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x4e 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0xc8a309be 0x14 0xff93b3c8 0x14 0xc4ff91d4 0x14 0xd2474b12 0x14 0xf2a54f5a>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_clk", "csiphy_3p_clk_src", "csi_phy_3p_clk";
			qcom,clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x5f5e100 0x0>;
		};

		qcom,csiphy@a35000 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0xa35000 0x1000 0xa00038 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x4f 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0x7c0fe23a 0x14 0x6c399ab6 0x14 0xc4ff91d4 0x14 0x46a02aff 0x14 0x8bf70cb2>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_clk", "csiphy_3p_clk_src", "csi_phy_3p_clk";
			qcom,clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x5f5e100 0x0>;
		};

		qcom,csiphy@a36000 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			reg = <0xa36000 0x1000 0xa00040 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			interrupts = <0x0 0x50 0x0>;
			interrupt-names = "csiphy";
			clocks = <0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0x62ffea9c 0x14 0x24f47f49 0x14 0xc4ff91d4 0x14 0x1447813f 0x14 0x1c14c939>;
			clock-names = "camss_top_ahb_clk", "ispif_ahb_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ahb_clk", "csiphy_3p_clk_src", "csi_phy_3p_clk";
			qcom,clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x5f5e100 0x0>;
		};

		qcom,csid@a30000 {
			cell-index = <0x0>;
			compatible = "qcom,csid-v3.5", "qcom,csid";
			reg = <0xa30000 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x128 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x1c>;
			mmagic-supply = <0x44>;
			gdscr-supply = <0x45>;
			qcom,cam-vreg-name = "mmagic", "gdscr";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0x227e65bc 0x14 0x30862ddb 0x14 0x2cecfb84 0x14 0x6e29c972 0x14 0x83645ef5 0x14 0x6946f77b 0x14 0xc4ff91d4>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csi_clk", "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0>;
			status = "ok";
		};

		qcom,csid@a30400 {
			cell-index = <0x1>;
			compatible = "qcom,csid-v3.5", "qcom,csid";
			reg = <0xa30400 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x129 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x1c>;
			mmagic-supply = <0x44>;
			gdscr-supply = <0x45>;
			qcom,cam-vreg-name = "mmagic", "gdscr";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0x6a2a6c36 0x14 0xb150f052 0x14 0xb989f06d 0x14 0xccc15f06 0x14 0x4d2f3352 0x14 0x58d19bf3 0x14 0xc4ff91d4>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csi_clk", "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,csid@a30800 {
			cell-index = <0x2>;
			compatible = "qcom,csid-v3.5", "qcom,csid";
			reg = <0xa30800 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x12a 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x1c>;
			mmagic-supply = <0x44>;
			gdscr-supply = <0x45>;
			qcom,cam-vreg-name = "mmagic", "gdscr";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0x4113589f 0x14 0x74fc92e8 0x14 0xda05d9d8 0x14 0x92d02d75 0x14 0xdc1b2081 0x14 0xf8ed0731 0x14 0xc4ff91d4>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csi_clk", "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,csid@a30c00 {
			cell-index = <0x3>;
			compatible = "qcom,csid-v3.5", "qcom,csid";
			reg = <0xa30c00 0x400>;
			reg-names = "csid";
			interrupts = <0x0 0x12b 0x0>;
			interrupt-names = "csid";
			qcom,csi-vdd-voltage = <0x1312d0>;
			qcom,mipi-csi-vdd-supply = <0x1c>;
			mmagic-supply = <0x44>;
			gdscr-supply = <0x45>;
			qcom,cam-vreg-name = "mmagic", "gdscr";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0x9a212c6d 0x14 0xfd934012 0x14 0x39488fdd 0x14 0x8b6063b9 0x14 0xee5e459c 0x14 0xb6750046 0x14 0xd82bd467 0x14 0xc4ff91d4>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csi_clk", "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		qcom,ispif@a31000 {
			cell-index = <0x0>;
			compatible = "qcom,ispif-v3.0", "qcom,ispif";
			reg = <0xa31000 0xc00 0xa00020 0x4>;
			reg-names = "ispif", "csi_clk_mux";
			interrupts = <0x0 0x135 0x0>;
			interrupt-names = "ispif";
			qcom,num-isps = <0x2>;
			camss-vdd-supply = <0x45>;
			mmagic-vdd-supply = <0x44>;
			vfe0-vdd-supply = <0x1bb>;
			vfe1-vdd-supply = <0x1bc>;
			qcom,vdd-names = "camss-vdd", "mmagic-vdd", "vfe0-vdd", "vfe1-vdd";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0x9a212c6d 0x14 0x227e65bc 0x14 0x30862ddb 0x14 0x83645ef5 0x14 0x6946f77b 0x14 0x6a2a6c36 0x14 0xb150f052 0x14 0x4d2f3352 0x14 0x58d19bf3 0x14 0x4113589f 0x14 0x74fc92e8 0x14 0xdc1b2081 0x14 0xf8ed0731 0x14 0xfd934012 0x14 0x39488fdd 0x14 0xb6750046 0x14 0xd82bd467 0x14 0xa0c2bd8f 0x14 0x1e9bb8c4 0x14 0x3023937a 0x14 0x4e357366 0x14 0x5bffa69b 0x14 0xe66fa522>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "camss_ahb_clk", "ispif_ahb_clk", "csi0_src_clk", "csi0_clk", "csi0_pix_clk", "csi0_rdi_clk", "csi1_src_clk", "csi1_clk", "csi1_pix_clk", "csi1_rdi_clk", "csi2_src_clk", "csi2_clk", "csi2_pix_clk", "csi2_rdi_clk", "csi3_src_clk", "csi3_clk", "csi3_pix_clk", "csi3_rdi_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,clock-control = "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
			status = "ok";
		};

		qcom,vfe0@a10000 {
			cell-index = <0x0>;
			compatible = "qcom,vfe47";
			reg = <0xa10000 0x4000 0xa40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			interrupts = <0x0 0x13a 0x0>;
			interrupt-names = "vfe";
			vdd-supply = <0x1bb>;
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			clocks = <0x14 0x3d15f2b0 0x14 0xa8b1c16b 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0xa0c2bd8f 0x14 0x1e9bb8c4 0x14 0x3023937a 0x14 0x595197bc 0x14 0x4652833c 0x14 0x273d4c31 0x14 0x22835fa4 0x14 0xde483725>;
			clock-names = "mmagic_ahb_clk", "camss_axi_clk", "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_csi_vfe_clk", "vfe_vbif_ahb_clk", "vfe_ahb_clk", "bus_clk", "vfe_stream_clk", "smmu_vfe_axi_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			status = "ok";
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0x1aaa9>;
			vbif-entries = <0x1>;
			vbif-regs = <0x124>;
			vbif-settings = <0x3>;
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
			max-clk-svs = <0x11e1a300>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x23c34600>;
			linux,phandle = <0xfd>;
			phandle = <0xfd>;
		};

		qcom,vfe1@a14000 {
			cell-index = <0x1>;
			compatible = "qcom,vfe47";
			reg = <0xa14000 0x4000 0xa40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			interrupts = <0x0 0x13b 0x0>;
			interrupt-names = "vfe";
			vdd-supply = <0x1bc>;
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			clocks = <0x14 0x3d15f2b0 0x14 0xa8b1c16b 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0x4e357366 0x14 0x5bffa69b 0x14 0xe66fa522 0x14 0x595197bc 0x14 0x6a56abd3 0x14 0x273d4c31 0x14 0x92f849b9 0x14 0xde483725>;
			clock-names = "mmagic_ahb_clk", "camss_axi_clk", "camss_top_ahb_clk", "camss_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_csi_vfe_clk", "vfe_vbif_ahb_clk", "vfe_ahb_clk", "bus_clk", "vfe_stream_clk", "smmu_vfe_axi_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x1312d000 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			status = "ok";
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0xaaa9aaa9 0x1aaa9>;
			vbif-entries = <0x1>;
			vbif-regs = <0x124>;
			vbif-settings = <0x3>;
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0xcccc0011 0x40000103>;
			max-clk-svs = <0x11e1a300>;
			max-clk-nominal = <0x1bb75640>;
			max-clk-turbo = <0x23c34600>;
			linux,phandle = <0xfe>;
			phandle = <0xfe>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x2>;
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1bd 0x0 0x1bd 0x1 0x1bd 0x2 0x1bd 0x3>;
				label = "vfe";
				qcom,scratch-buf-support;
			};

			msm_cam_smmu_cb3 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1be 0x0>;
				label = "cpp";
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1be 0x1>;
				label = "camera_fd";
			};

			msm_cam_smmu_cb5 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1bf 0x0>;
				label = "jpeg_enc0";
			};

			msm_cam_smmu_cb6 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1bf 0x1>;
				label = "jpeg_dma";
			};

			msm_cam_smmu_cb7 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1bf 0x2>;
				label = "jpeg_dec";
			};
		};

		qcom,jpeg@a1c000 {
			cell-index = <0x0>;
			compatible = "qcom,jpeg";
			reg = <0xa1c000 0x4000 0xa60000 0x3000>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			interrupts = <0x0 0x13c 0x0>;
			interrupt-names = "jpeg";
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			vdd-supply = <0x1c0>;
			qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
			clock-names = "mmss_mmagic_ahb_clk", "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk", "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
			clocks = <0x14 0x3d15f2b0 0x14 0xb0e2db7 0x14 0x1f47fd28 0x14 0x9e5545c8 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0x41112f37 0x14 0xa8b1c16b>;
			qcom,clock-rates = <0x0 0x1312d000 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,vbif-reg-settings = <0x4 0x1>;
			qcom,prefetch-reg-settings = <0x30c 0x1111 0x318 0x31 0x324 0x31 0x330 0x31 0x33c 0x0>;
			qcom,msm-bus,name = "msm_camera_jpeg0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0xa2c33 0xa2c33>;
			status = "ok";
		};

		qcom,jpeg@a24000 {
			cell-index = <0x2>;
			compatible = "qcom,jpeg";
			reg = <0xa24000 0x4000 0xa60000 0x3000>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			interrupts = <0x0 0x13e 0x0>;
			interrupt-names = "jpeg";
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			vdd-supply = <0x1c0>;
			qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
			clock-names = "mmss_mmagic_ahb_clk", "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk", "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
			clocks = <0x14 0x3d15f2b0 0x14 0xd7291c8d 0x14 0x1f47fd28 0x14 0x9e5545c8 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0x41112f37 0x14 0xa8b1c16b>;
			qcom,clock-rates = <0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,vbif-reg-settings = <0x4 0x1>;
			qcom,prefetch-reg-settings = <0x30c 0x1111 0x318 0x0 0x324 0x31 0x330 0x31 0x33c 0x31>;
			qcom,msm-bus,name = "msm_camera_jpeg2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0xa2c33 0xa2c33>;
			status = "ok";
		};

		qcom,jpeg@aa0000 {
			cell-index = <0x3>;
			compatible = "qcom,jpeg_dma";
			reg = <0xaa0000 0x4000 0xa60000 0x3000>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			interrupts = <0x0 0x130 0x0>;
			interrupt-names = "jpeg";
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			vdd-supply = <0x1c0>;
			qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
			clock-names = "mmss_mmagic_ahb_clk", "core_clk", "iface_clk", "bus_clk0", "camss_top_ahb_clk", "camss_ahb_clk", "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
			clocks = <0x14 0x3d15f2b0 0x14 0x2336e65d 0x14 0x1f47fd28 0x14 0x9e5545c8 0x14 0x8f8b2d33 0x14 0xc4ff91d4 0x14 0x41112f37 0x14 0xa8b1c16b>;
			qcom,clock-rates = <0x0 0xfe50fb0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,vbif-reg-settings = <0x4 0x1>;
			qcom,prefetch-reg-settings = <0x18c 0x11 0x1a0 0x31 0x1b0 0x31>;
			qcom,msm-bus,name = "msm_camera_jpeg_dma";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0xa2c33 0xa2c33>;
			status = "ok";
		};

		qcom,irqrouter@a00000 {
			cell-index = <0x0>;
			compatible = "qcom,irqrouter";
			reg = <0xa00000 0x4000>;
			reg-names = "irqrouter";
		};

		qcom,cpp@a04000 {
			cell-index = <0x0>;
			compatible = "qcom,cpp";
			reg = <0xa04000 0x100 0xa80000 0x3000 0xa18000 0x3000 0x8c36d4 0x4>;
			reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
			interrupts = <0x0 0x126 0x0>;
			interrupt-names = "cpp";
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			vdd-supply = <0x1c1>;
			qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
			clocks = <0x14 0x3d15f2b0 0x14 0xa8b1c16b 0x14 0x8f8b2d33 0x14 0x8382f56d 0x14 0x12e9a87b 0x14 0x5598c804 0x14 0xb82f366b 0x14 0x33a23277 0x14 0xc4ff91d4 0x14 0xa6bb2f4a 0x14 0xb5f31be4>;
			clock-names = "mmss_mmagic_ahb_clk", "mmagic_camss_axi_clk", "camss_top_ahb_clk", "cpp_core_clk", "camss_cpp_ahb_clk", "camss_cpp_axi_clk", "camss_cpp_clk", "micro_iface_clk", "camss_ahb_clk", "smmu_cpp_axi_clk", "cpp_vbif_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0x1bb75640 0x0 0x0 0x1bb75640 0x0 0x0 0x0 0x0>;
			qcom,min-clock-rate = <0xbebc200>;
			qcom,bus-master = <0x1>;
			qcom,vbif-qos-setting = <0x20 0x10000000 0x24 0x10000000 0x28 0x10000000 0x2c 0x10000000>;
			status = "ok";
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x0 0x0>;
			qcom,msm-bus-vector-dyn-vote;
			linux,phandle = <0xff>;
			phandle = <0xff>;

			qcom,cpp-fw-payload-info {
				qcom,stripe-base = <0x229>;
				qcom,plane-base = <0x1e1>;
				qcom,stripe-size = <0x3d>;
				qcom,plane-size = <0x18>;
				qcom,fe-ptr-off = <0xb>;
				qcom,we-ptr-off = <0x17>;
				qcom,ref-fe-ptr-off = <0x11>;
				qcom,ref-we-ptr-off = <0x24>;
				qcom,we-meta-ptr-off = <0x2a>;
				qcom,fe-mmu-pf-ptr-off = <0x6>;
				qcom,ref-fe-mmu-pf-ptr-off = <0x9>;
				qcom,we-mmu-pf-ptr-off = <0xc>;
				qcom,dup-we-mmu-pf-ptr-off = <0x11>;
				qcom,ref-we-mmu-pf-ptr-off = <0x16>;
				qcom,set-group-buffer-len = <0x87>;
				qcom,dup-frame-indicator-off = <0x46>;
			};
		};

		qcom,fd@aa4000 {
			cell-index = <0x0>;
			compatible = "qcom,face-detection";
			reg = <0xaa4000 0x800 0xaa5000 0x400 0xa80000 0x3000>;
			reg-names = "fd_core", "fd_misc", "fd_vbif";
			interrupts = <0x0 0x125 0x0>;
			interrupt-names = "fd";
			mmagic-vdd-supply = <0x44>;
			camss-vdd-supply = <0x45>;
			vdd-supply = <0x1c2>;
			qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
			clocks = <0x14 0x3d15f2b0 0x14 0xa8b1c16b 0x14 0x8f8b2d33 0x14 0xe4799ab7 0x14 0x3badcae4 0x14 0x7e624e15 0x14 0x868a2c5c 0x14 0xa6bb2f4a 0x14 0xc4ff91d4 0x14 0x5598c804 0x14 0xb5f31be4 0x14 0x3ad82d84>;
			clock-names = "mmss_mmagic_ahb_clk", "mmagic_camss_axi_clk", "camss_top_ahb_clk", "fd_core_clk_src", "fd_core_clk", "fd_core_uar_clk", "fd_ahb_clk", "smmu_cpp_axi_clk", "camss_ahb_clk", "camss_cpp_axi_clk", "cpp_vbif_ahb_clk", "smmu_cpp_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x0 0x17d78400 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x17d78400 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0xbebc200 0xbebc200 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x5f5e100 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_fd";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x32c8 0x32c8 0x6a 0x200 0x32c8 0x32c8 0x6a 0x200 0x32c8 0x32c8>;
			qcom,fd-vbif-reg-settings = <0x20 0x10000000 0x30000000 0x24 0x10000000 0x30000000 0x28 0x10000000 0x30000000 0x2c 0x10000000 0x30000000>;
			qcom,fd-misc-reg-settings = <0x20 0x2 0x3 0x24 0x2 0x3>;
			status = "ok";
		};

		qcom,cci@a0c000 {
			cell-index = <0x0>;
			compatible = "qcom,cci";
			reg = <0xa0c000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "cci";
			interrupts = <0x0 0x127 0x0>;
			interrupt-names = "cci";
			status = "ok";
			mmagic-supply = <0x44>;
			gdscr-supply = <0x45>;
			qcom,cam-vreg-name = "mmagic", "gdscr";
			clocks = <0x14 0x3d15f2b0 0x14 0x8f8b2d33 0x14 0x822f3d97 0x14 0x4c4441a 0x14 0xd6cb5eb9 0x14 0xc4ff91d4>;
			clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk", "cci_src_clk", "cci_ahb_clk", "camss_cci_clk", "camss_ahb_clk";
			qcom,clock-rates = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x23c3460 0x0 0x0 0x0>;
			pinctrl-names = "cci_default", "cci_suspend";
			pinctrl-0 = <0x1c3 0x1c4>;
			pinctrl-1 = <0x1c5 0x1c6>;
			gpios = <0x2d 0x11 0x0 0x2d 0x12 0x0 0x2d 0x13 0x0 0x2d 0x14 0x0>;
			qcom,gpio-tbl-num = <0x0 0x1 0x2 0x3>;
			qcom,gpio-tbl-flags = <0x1 0x1 0x1 0x1>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";

			qcom,i2c_standard_mode {
				status = "ok";
				qcom,hw-thigh = <0x4e>;
				qcom,hw-tlow = <0x72>;
				qcom,hw-tsu-sto = <0x1c>;
				qcom,hw-tsu-sta = <0x1c>;
				qcom,hw-thd-dat = <0xa>;
				qcom,hw-thd-sta = <0x4d>;
				qcom,hw-tbuf = <0x76>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x1>;
			};

			qcom,i2c_fast_mode {
				status = "ok";
				qcom,hw-thigh = <0x14>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0xd>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x20>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
			};

			qcom,i2c_custom_mode {
				status = "ok";
				qcom,hw-thigh = <0x14>;
				qcom,hw-tlow = <0x1c>;
				qcom,hw-tsu-sto = <0x15>;
				qcom,hw-tsu-sta = <0x15>;
				qcom,hw-thd-dat = <0xd>;
				qcom,hw-thd-sta = <0x12>;
				qcom,hw-tbuf = <0x20>;
				qcom,hw-scl-stretch-en = <0x1>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
			};

			qcom,i2c_fast_plus_mode {
				status = "ok";
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-tsu-sto = <0x11>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0xf>;
				qcom,hw-tbuf = <0x13>;
				qcom,hw-scl-stretch-en = <0x1>;
				qcom,hw-trdhld = <0x3>;
				qcom,hw-tsp = <0x3>;
				qcom,cci-clk-src = <0x23c3460>;
			};

			qcom,actuator@0 {
				cell-index = <0x0>;
				reg = <0x1c>;
				compatible = "qcom,actuator";
				qcom,cci-master = <0x0>;
				linux,phandle = <0x1cb>;
				phandle = <0x1cb>;
			};

			qcom,ois@0 {
				cell-index = <0x0>;
				reg = <0x1c>;
				compatible = "qcom,ois";
				qcom,cci-master = <0x0>;
				cam_vaf-supply = <0x1c7>;
				qcom,cam-vreg-name = "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x2ab980>;
				qcom,cam-vreg-op-mode = <0x2ab980>;
				linux,phandle = <0x1cc>;
				phandle = <0x1cc>;
			};

			qcom,eeprom@0 {
				cell-index = <0x0>;
				reg = <0x0>;
				qcom,eeprom-name = "sony_imx298";
				compatible = "qcom,eeprom";
				qcom,slave-addr = <0xa0>;
				qcom,cci-master = <0x0>;
				qcom,num-blocks = <0x9>;
				qcom,i2c-freq-mode = <0x1>;
				qcom,page0 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen0 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr0 = <0xa0>;
				qcom,mem0 = <0x100 0x0 0x2 0x0 0x1 0x0>;
				qcom,page1 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen1 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll1 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr1 = <0xa0>;
				qcom,mem1 = <0x100 0x100 0x2 0x0 0x1 0x0>;
				qcom,page2 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen2 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll2 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr2 = <0xa0>;
				qcom,mem2 = <0x100 0x200 0x2 0x0 0x1 0x0>;
				qcom,page3 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen3 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll3 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr3 = <0xa0>;
				qcom,mem3 = <0x100 0x300 0x2 0x0 0x1 0x0>;
				qcom,page4 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen4 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll4 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr4 = <0xa0>;
				qcom,mem4 = <0x100 0x400 0x2 0x0 0x1 0x0>;
				qcom,page5 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen5 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll5 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr5 = <0xa0>;
				qcom,mem5 = <0x100 0x500 0x2 0x0 0x1 0x0>;
				qcom,page6 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen6 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll6 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr6 = <0xa0>;
				qcom,mem6 = <0x100 0x600 0x2 0x0 0x1 0x0>;
				qcom,page7 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen7 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll7 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr7 = <0xa0>;
				qcom,mem7 = <0x100 0x700 0x2 0x0 0x1 0x0>;
				qcom,page8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr8 = <0xa0>;
				qcom,mem8 = <0x100 0x800 0x2 0x0 0x1 0x0>;
				cam_vio-supply = <0x1c8>;
				qcom,cam-vreg-name = "cam_vio";
				qcom,cam-vreg-min-voltage = <0x0>;
				qcom,cam-vreg-max-voltage = <0x0>;
				qcom,cam-vreg-op-mode = <0x0>;
				qcom,cam-power-seq-type = "sensor_vreg";
				qcom,cam-power-seq-val = "cam_vio";
				qcom,cam-power-seq-cfg-val = <0x1>;
				qcom,cam-power-seq-delay = <0x1>;
				linux,phandle = <0x1ca>;
				phandle = <0x1ca>;
			};

			qcom,camera@0 {
				cell-index = <0x0>;
				compatible = "qcom,camera";
				qcom,pdaf-support = <0x1>;
				reg = <0x0>;
				qcom,csiphy-sd-index = <0x0>;
				qcom,csid-sd-index = <0x0>;
				qcom,mount-angle = <0x5a>;
				qcom,led-flash-src = <0x1c9>;
				qcom,eeprom-src = <0x1ca>;
				qcom,actuator-src = <0x1cb>;
				qcom,ois-src = <0x1cc>;
				cam_vdig-supply = <0x1cd>;
				cam_vio-supply = <0x1c8>;
				cam_vana-supply = <0x1ce>;
				cam_v_custom1-supply = <0x20>;
				cam_vaf-supply = <0x1c7>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana", "cam_v_custom1", "cam_vaf";
				qcom,cam-vreg-min-voltage = <0x10c8e0 0x0 0x27ac40 0x20ce70 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x10c8e0 0x0 0x27ac40 0x20ce70 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x10c8e0 0x0 0x27ac40 0x20ce70 0x2ab980>;
				qcom,gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x1cf 0x1d0>;
				pinctrl-1 = <0x1d1 0x1d2>;
				gpios = <0x2d 0xd 0x0 0x2d 0x1e 0x0 0x2d 0x27 0x0>;
				qcom,gpio-reset = <0x1>;
				qcom,gpio-vaf = <0x2>;
				qcom,gpio-req-tbl-num = <0x0 0x1 0x2>;
				qcom,gpio-req-tbl-flags = <0x1 0x0 0x0>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET0", "CAM_VAF0";
				qcom,sensor-position = <0x0>;
				qcom,sensor-mode = <0x0>;
				qcom,cci-master = <0x0>;
				status = "ok";
				clocks = <0x14 0x266b3853 0x14 0xcf0c61e0>;
				clock-names = "cam_src_clk", "cam_clk";
			};

			qcom,eeprom@1 {
				cell-index = <0x1>;
				reg = <0x1>;
				qcom,eeprom-name = "sony_imx179";
				compatible = "qcom,eeprom";
				qcom,slave-addr = <0x20>;
				qcom,cci-master = <0x1>;
				qcom,num-blocks = <0xd>;
				qcom,i2c-freq-mode = <0x1>;
				qcom,page0 = <0x1 0x100 0x2 0x0 0x1 0x5>;
				qcom,pageen0 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll0 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr0 = <0x20>;
				qcom,mem0 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page1 = <0x1 0x3382 0x2 0x5 0x1 0x5>;
				qcom,pageen1 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll1 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr1 = <0x20>;
				qcom,mem1 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page2 = <0x1 0x3383 0x2 0xa0 0x1 0x5>;
				qcom,pageen2 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll2 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr2 = <0x20>;
				qcom,mem2 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page3 = <0x1 0x3368 0x2 0x18 0x1 0x5>;
				qcom,pageen3 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll3 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr3 = <0x20>;
				qcom,mem3 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page4 = <0x1 0x3369 0x2 0x0 0x1 0x5>;
				qcom,pageen4 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll4 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr4 = <0x20>;
				qcom,mem4 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page5 = <0x1 0x3380 0x2 0x0 0x1 0x5>;
				qcom,pageen5 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll5 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr5 = <0x20>;
				qcom,mem5 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page6 = <0x1 0x3400 0x2 0x1 0x1 0x5>;
				qcom,pageen6 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll6 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr6 = <0x20>;
				qcom,mem6 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page7 = <0x1 0x3402 0x2 0x1 0x1 0x5>;
				qcom,pageen7 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll7 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr7 = <0x20>;
				qcom,mem7 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll8 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr8 = <0x20>;
				qcom,mem8 = <0x40 0x3404 0x2 0x0 0x1 0x0>;
				qcom,page9 = <0x1 0x3402 0x2 0x2 0x1 0x5>;
				qcom,pageen9 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll9 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr9 = <0x20>;
				qcom,mem9 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page10 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen10 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll10 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr10 = <0x20>;
				qcom,mem10 = <0x40 0x3404 0x2 0x0 0x1 0x0>;
				qcom,page11 = <0x1 0x3402 0x2 0x3 0x1 0x5>;
				qcom,pageen11 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll11 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr11 = <0x20>;
				qcom,mem11 = <0x0 0x0 0x2 0x0 0x1 0x0>;
				qcom,page12 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,pageen12 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,poll12 = <0x0 0x0 0x2 0x0 0x1 0x5>;
				qcom,saddr12 = <0x20>;
				qcom,mem12 = <0x40 0x3404 0x2 0x0 0x1 0x0>;
				cam_vdig-supply = <0x1d3>;
				cam_vio-supply = <0x1c8>;
				cam_vana-supply = <0x1d4>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
				qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x124f80 0x0 0x445c0>;
				qcom,gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x1d5 0x1d6>;
				pinctrl-1 = <0x1d7 0x1d8>;
				gpios = <0x2d 0xf 0x0 0x2d 0x17 0x0>;
				qcom,gpio-reset = <0x1>;
				qcom,gpio-req-tbl-num = <0x0 0x1>;
				qcom,gpio-req-tbl-flags = <0x1 0x0>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2";
				qcom,sensor-position = <0x1>;
				qcom,sensor-mode = <0x1>;
				qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg", "sensor_vreg", "sensor_gpio", "sensor_clk";
				qcom,cam-power-seq-val = "cam_vana", "cam_vio", "cam_vdig", "sensor_gpio_reset", "sensor_cam_mclk";
				qcom,cam-power-seq-cfg-val = <0x0 0x0 0x0 0x1 0x16e3600>;
				qcom,cam-power-seq-delay = <0x0 0x0 0x0 0x0 0x0>;
				status = "ok";
				clocks = <0x14 0x42545468 0x14 0x851286f2>;
				clock-names = "cam_src_clk", "cam_clk";
				linux,phandle = <0x1d9>;
				phandle = <0x1d9>;
			};

			qcom,camera@1 {
				cell-index = <0x1>;
				compatible = "qcom,camera";
				reg = <0x1>;
				qcom,csiphy-sd-index = <0x2>;
				qcom,csid-sd-index = <0x1>;
				qcom,mount-angle = <0x10e>;
				qcom,eeprom-src = <0x1d9>;
				cam_vdig-supply = <0x1d3>;
				cam_vio-supply = <0x1c8>;
				cam_vana-supply = <0x1d4>;
				qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
				qcom,cam-vreg-min-voltage = <0x124f80 0x0 0x2ab980>;
				qcom,cam-vreg-max-voltage = <0x124f80 0x0 0x2ab980>;
				qcom,cam-vreg-op-mode = <0x124f80 0x0 0x445c0>;
				qcom,gpio-no-mux = <0x0>;
				pinctrl-names = "cam_default", "cam_suspend";
				pinctrl-0 = <0x1d5 0x1d6>;
				pinctrl-1 = <0x1d7 0x1d8>;
				gpios = <0x2d 0xf 0x0 0x2d 0x17 0x0>;
				qcom,gpio-reset = <0x1>;
				qcom,gpio-req-tbl-num = <0x0 0x1>;
				qcom,gpio-req-tbl-flags = <0x1 0x0>;
				qcom,gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET2";
				qcom,sensor-position = <0x1>;
				qcom,sensor-mode = <0x1>;
				qcom,cci-master = <0x1>;
				status = "ok";
				clocks = <0x14 0x42545468 0x14 0x851286f2>;
				clock-names = "cam_src_clk", "cam_clk";
			};
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a530_zap";
			memory-region = <0x150>;
		};

		qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,active-only;
			qcom,bw-tbl = <0x0 0x2fa 0x478 0x5f5 0x8f0 0xc47 0x104d 0x144b 0x16e3 0x1e4f 0x269f 0x2e57 0x35c3>;
			linux,phandle = <0x1da>;
			phandle = <0x1da>;
		};

		qcom,kgsl-3d0@b00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			status = "ok";
			reg = <0xb00000 0x3f000 0x70000 0x4720>;
			reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
			interrupts = <0x0 0x12c 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x5030002>;
			qcom,base-leakage-coefficient = <0x22>;
			qcom,lm-limit = <0x1770>;
			qcom,initial-pwrlevel = <0x5>;
			qcom,idle-timeout = <0x50>;
			qcom,deep-nap-timeout = <0x14>;
			qcom,strtstp-sleepwake;
			coresight-id = <0x12c>;
			coresight-name = "coresight-gfx";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x4>;
			clocks = <0x46 0xb7ece823 0x46 0xf97f1d43 0x46 0xdeba634e 0x39 0x3edd69ad 0x39 0xe4f28754 0x14 0x3d15f2b0 0x46 0xb80ccedf>;
			clock-names = "core_clk", "iface_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "alt_mem_iface_clk", "mx_clk";
			qcom,gpubw-dev = <0x1da>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x324b00 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x532140 0x1a 0x200 0x0 0x5dc000 0x1a 0x200 0x0 0x7c2540 0x1a 0x200 0x0 0x9e3400 0x1a 0x200 0x0 0xbdd1c0 0x1a 0x200 0x0 0xdc3700>;
			regulator-names = "vddcx", "vdd";
			vddcx-supply = <0x1db>;
			vdd-supply = <0x1dc>;
			qcom,bus-width = <0x20>;
			qcom,gpu-speed-bin = <0x4130 0xe0000000 0x1d>;
			qcom,gpu-quirk-two-pass-use-wfi;
			qcom,l2pc-cpu-mask = <0xc>;
			linux,phandle = <0x102>;
			phandle = <0x102>;

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gpu-freq = <0x1c9c3800>;
					qcom,bus-freq = <0xb>;
					qcom,bus-min = <0xa>;
					qcom,bus-max = <0xb>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gpu-freq = <0x15752a00>;
					qcom,bus-freq = <0xa>;
					qcom,bus-min = <0x9>;
					qcom,bus-max = <0xb>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x2>;
					qcom,gpu-freq = <0xc380d40>;
					qcom,bus-freq = <0x7>;
					qcom,bus-min = <0x6>;
					qcom,bus-max = <0x8>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x3>;
					qcom,gpu-freq = <0x7270e00>;
					qcom,bus-freq = <0x4>;
					qcom,bus-min = <0x3>;
					qcom,bus-max = <0x5>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x4>;
					qcom,gpu-freq = <0x3938700>;
					qcom,bus-freq = <0x2>;
					qcom,bus-min = <0x1>;
					qcom,bus-max = <0x3>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x5>;
					qcom,gpu-freq = <0x19bfcc0>;
					qcom,bus-freq = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,bus-max = <0x0>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = "%1|";
						qcom,bus-freq = <0xc>;
						qcom,bus-min = <0xb>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2160ec00>;
						qcom,bus-freq = <0xb>;
						qcom,bus-min = <0x9>;
						qcom,bus-max = <0xc>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x1e65fb80>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xb>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x17f2fb40>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xcc16180>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0x7ed6b40>;
						qcom,bus-freq = <0x3>;
						qcom,bus-min = <0x2>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@7 {
						reg = <0x7>;
						qcom,gpu-freq = <0x19bfcc0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x1>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x1e65fb80>;
						qcom,bus-freq = <0x9>;
						qcom,bus-min = <0x8>;
						qcom,bus-max = <0xa>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x17f2fb40>;
						qcom,bus-freq = <0x8>;
						qcom,bus-min = <0x7>;
						qcom,bus-max = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x12c684c0>;
						qcom,bus-freq = <0x6>;
						qcom,bus-min = <0x5>;
						qcom,bus-max = <0x7>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0xcc16180>;
						qcom,bus-freq = <0x4>;
						qcom,bus-min = <0x3>;
						qcom,bus-max = <0x5>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x7ed6b40>;
						qcom,bus-freq = <0x3>;
						qcom,bus-min = <0x2>;
						qcom,bus-max = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x19bfcc0>;
						qcom,bus-freq = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,bus-max = <0x0>;
					};
				};
			};
		};

		qcom,kgsl-iommu {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0xb40000 0x20000>;
			qcom,protect = <0x40000 0x20000>;
			qcom,micro-mmu-control = <0x6000>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x46 0xf97f1d43 0x39 0xe4f28754 0x39 0x3edd69ad>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "gpu_ahb_clk", "gcc_mmss_bimc_gfx_clk", "gcc_bimc_gfx_clk";
			qcom,secure_align_mask = <0xfff>;
			qcom,retention;
			qcom,hyp_secure_alloc;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				label = "gfx3d_user";
				iommus = <0x1dd 0x0>;
				qcom,gpu-offset = <0x48000>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0x1dd 0x2>;
			};
		};

		qcom,spm@9A10000 {
			compatible = "qcom,spm-v2";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x9a10000 0x1000>;
			qcom,name = "system-cbf";
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,cpu-vctl-list = <0xc 0xd 0xe 0xf>;
			qcom,vctl-timeout-us = <0x32>;
			qcom,vctl-port = <0x0>;
			qcom,phase-port = <0x1>;
			qcom,saw2-avs-ctl = <0x1100>;
			qcom,pfm-port = <0x2>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			qcom,use-psci;
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "system";
				qcom,spm-device-names = "cbf", "l3";
				qcom,default-level = <0x0>;
				qcom,psci-mode-shift = <0x8>;
				qcom,psci-mode-mask = <0xff>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					label = "system-wfi";
					qcom,psci-mode = <0x0>;
					qcom,latency-us = <0x64>;
					qcom,ss-power = <0x2d5>;
					qcom,energy-overhead = <0x14c08>;
					qcom,time-overhead = <0x78>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					label = "system-ret";
					qcom,spm-cbf-mode = "fpc";
					qcom,spm-l3-mode = "fpc";
					qcom,psci-mode = <0x23>;
					qcom,latency-us = <0x15e>;
					qcom,ss-power = <0x212>;
					qcom,energy-overhead = <0x27100>;
					qcom,time-overhead = <0x226>;
					qcom,min-child-idx = <0x1>;
				};

				qcom,pm-cluster-level@2 {
					reg = <0x1>;
					label = "system-fpc";
					qcom,spm-cbf-mode = "fpc";
					qcom,spm-l3-mode = "fpc";
					qcom,psci-mode = <0x34>;
					qcom,latency-us = <0x2af8>;
					qcom,ss-power = <0x78>;
					qcom,energy-overhead = <0x445c0>;
					qcom,time-overhead = <0xc80>;
					qcom,min-child-idx = <0x2>;
					qcom,notify-rpm;
					qcom,is-reset;
				};

				qcom,pm-cluster@0 {
					reg = <0x0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "pwr";
					qcom,spm-device-names = "l2";
					qcom,default-level = <0x0>;
					qcom,cpu = <0xc 0xd>;
					qcom,psci-mode-shift = <0x4>;
					qcom,psci-mode-mask = <0xf>;

					qcom,pm-cluster-level@0 {
						reg = <0x0>;
						label = "pwr-l2-wfi";
						qcom,psci-mode = <0x1>;
						qcom,latency-us = <0x28>;
						qcom,ss-power = <0x2e4>;
						qcom,energy-overhead = <0xfde8>;
						qcom,time-overhead = <0x55>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x1>;
						label = "pwr-l2-gdhs";
						qcom,psci-mode = <0x3>;
						qcom,latency-us = <0x5a>;
						qcom,ss-power = <0x294>;
						qcom,energy-overhead = <0x20f58>;
						qcom,time-overhead = <0xb4>;
						qcom,min-child-idx = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x2>;
						label = "pwr-l2-fpc";
						qcom,psci-mode = <0x4>;
						qcom,latency-us = <0x2bc>;
						qcom,ss-power = <0x1c2>;
						qcom,energy-overhead = <0x33450>;
						qcom,time-overhead = <0x2cec>;
						qcom,min-child-idx = <0x1>;
						qcom,is-reset;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-shift = <0x0>;
						qcom,psci-mode-mask = <0xf>;

						qcom,pm-cpu-level@0 {
							reg = <0x0>;
							qcom,psci-cpu-mode = <0x1>;
							qcom,spm-cpu-mode = "wfi";
							qcom,latency-us = <0x14>;
							qcom,ss-power = <0x2ee>;
							qcom,energy-overhead = <0x7d00>;
							qcom,time-overhead = <0x3c>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x1>;
							qcom,spm-cpu-mode = "fpc";
							qcom,psci-cpu-mode = <0x4>;
							qcom,latency-us = <0x50>;
							qcom,ss-power = <0x2bc>;
							qcom,energy-overhead = <0x1ee10>;
							qcom,time-overhead = <0xa0>;
						};
					};
				};

				qcom,pm-cluster@1 {
					reg = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "perf";
					qcom,spm-device-names = "l2";
					qcom,default-level = <0x0>;
					qcom,cpu = <0xe 0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,psci-mode-mask = <0xf>;

					qcom,pm-cluster-level@0 {
						reg = <0x0>;
						label = "perf-l2-wfi";
						qcom,psci-mode = <0x1>;
						qcom,latency-us = <0x28>;
						qcom,ss-power = <0x2e4>;
						qcom,energy-overhead = <0x11170>;
						qcom,time-overhead = <0x50>;
					};

					qcom,pm-cluster-level@1 {
						reg = <0x1>;
						label = "perf-l2-gdhs";
						qcom,psci-mode = <0x3>;
						qcom,latency-us = <0x50>;
						qcom,ss-power = <0x294>;
						qcom,energy-overhead = <0x22ab0>;
						qcom,time-overhead = <0xb4>;
						qcom,min-child-idx = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						reg = <0x2>;
						label = "perf-l2-fpc";
						qcom,psci-mode = <0x4>;
						qcom,latency-us = <0x320>;
						qcom,ss-power = <0x1c2>;
						qcom,energy-overhead = <0x3a980>;
						qcom,time-overhead = <0x2cec>;
						qcom,min-child-idx = <0x1>;
						qcom,is-reset;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,psci-mode-shift = <0x0>;
						qcom,psci-mode-mask = <0xf>;

						qcom,pm-cpu-level@0 {
							reg = <0x0>;
							qcom,psci-cpu-mode = <0x1>;
							qcom,spm-cpu-mode = "wfi";
							qcom,latency-us = <0x19>;
							qcom,ss-power = <0x2ee>;
							qcom,energy-overhead = <0x9088>;
							qcom,time-overhead = <0x32>;
						};

						qcom,pm-cpu-level@1 {
							reg = <0x1>;
							qcom,spm-cpu-mode = "fpc";
							qcom,psci-cpu-mode = <0x4>;
							qcom,latency-us = <0x50>;
							qcom,ss-power = <0x2bc>;
							qcom,energy-overhead = <0x21520>;
							qcom,time-overhead = <0xa0>;
						};
					};
				};
			};
		};

		qcom,mpm@681b8 {
			compatible = "qcom,mpm-v2";
			reg = <0x681b8 0x1000 0x9820010 0x4>;
			reg-names = "vmpm", "ipc";
			interrupts = <0x0 0xab 0x1>;
			clocks = <0x39 0x94adbf3d>;
			clock-names = "xo";
			qcom,num-mpm-irqs = <0x60>;
			qcom,ipc-bit-offset = <0x1>;
			qcom,gic-parent = <0x1>;
			qcom,gic-map = <0x2 0xd8 0x4f 0x17b 0x50 0x180 0x51 0x17b 0x52 0x180 0x34 0x113 0x57 0x166 0xff 0x10 0xff 0x17 0xff 0x1b 0xff 0x20 0xff 0x21 0xff 0x22 0xff 0x23 0xff 0x28 0xff 0x29 0xff 0x2a 0xff 0x31 0xff 0x36 0xff 0x37 0xff 0x39 0xff 0x3a 0xff 0x3b 0xff 0x3c 0xff 0x3d 0xff 0x3e 0xff 0x3f 0xff 0x40 0xff 0x41 0xff 0x42 0xff 0x43 0xff 0x44 0xff 0x45 0xff 0x46 0xff 0x4a 0xff 0x4b 0xff 0x4d 0xff 0x4e 0xff 0x4f 0xff 0x50 0xff 0x5e 0xff 0x61 0xff 0x63 0xff 0x65 0xff 0x66 0xff 0x69 0xff 0x6c 0xff 0x6d 0xff 0x6e 0xff 0x6f 0xff 0x70 0xff 0x73 0xff 0x7e 0xff 0x7f 0xff 0x81 0xff 0x84 0xff 0x85 0xff 0x86 0xff 0x87 0xff 0x8a 0xff 0x8c 0xff 0x92 0xff 0x9b 0xff 0x9d 0xff 0xa3 0xff 0xa4 0xff 0xa5 0xff 0xa6 0xff 0xaa 0xff 0xab 0xff 0xac 0xff 0xad 0xff 0xae 0xff 0xaf 0xff 0xb0 0xff 0xb1 0xff 0xb2 0xff 0xb3 0xff 0xb4 0xff 0xb5 0xff 0xbc 0xff 0xbd 0xff 0xbe 0xff 0xbf 0xff 0xc0 0xff 0xc1 0xff 0xc2 0xff 0xc3 0xff 0xc4 0xff 0xc5 0xff 0xc6 0xff 0xc8 0xff 0xc9 0xff 0xca 0xff 0xcb 0xff 0xcc 0xff 0xcd 0xff 0xce 0xff 0xcf 0xff 0xd0 0xff 0xd2 0xff 0xd3 0xff 0xd4 0xff 0xd7 0xff 0xe0 0xff 0xee 0xff 0xf0 0xff 0xfd 0xff 0x102 0xff 0x10c 0xff 0x10e 0xff 0x10f 0xff 0x114 0xff 0x11b 0xff 0x11c 0xff 0x11e 0xff 0x122 0xff 0x125 0xff 0x127 0xff 0x128 0xff 0x129 0xff 0x12a 0xff 0x12e 0xff 0x136 0xff 0x137 0xff 0x139 0xff 0x13e 0xff 0x13f 0xff 0x145 0xff 0x146 0xff 0x147 0xff 0x148 0xff 0x149 0xff 0x14a 0xff 0x14b 0xff 0x14c 0xff 0x150 0xff 0x155 0xff 0x15a 0xff 0x15b 0xff 0x15c 0xff 0x160 0xff 0x161 0xff 0x169 0xff 0x16a 0xff 0x16d 0xff 0x16e 0xff 0x16f 0xff 0x170 0xff 0x171 0xff 0x172 0xff 0x177 0xff 0x178 0xff 0x17c 0xff 0x17d 0xff 0x181 0xff 0x183 0xff 0x18a 0xff 0x193 0xff 0x195 0xff 0x19d 0xff 0x1a6 0xff 0x1a8 0xff 0x1a9 0xff 0x1aa 0xff 0x1ab 0xff 0x1ac 0xff 0x1ad 0xff 0x1ae 0xff 0x1af 0xff 0x1b0 0xff 0x1b4 0xff 0x1b5 0xff 0x1bd 0xff 0x1c5 0xff 0x1cd 0xff 0x1ce 0xff 0x1d0 0xff 0x1d1 0xff 0x1dd 0xff 0x1e0 0xff 0x1e1 0xff 0x1e3 0xff 0x1e4 0xff 0x1e7 0xff 0x1ea 0xff 0x1ed>;
			qcom,gpio-parent = <0x2d>;
			qcom,gpio-map = <0x3 0x1 0x4 0x5 0x5 0x9 0x6 0xb 0x7 0x42 0x8 0x16 0x9 0x18 0xa 0x1a 0xb 0x22 0xc 0x24 0xd 0x25 0xe 0x26 0xf 0x28 0x10 0x2a 0x11 0x2e 0x12 0x32 0x13 0x35 0x14 0x36 0x15 0x38 0x16 0x39 0x17 0x3a 0x18 0x3b 0x19 0x3c 0x1a 0x3d 0x1b 0x3e 0x1c 0x3f 0x1d 0x40 0x1e 0x47 0x1f 0x49 0xff 0x4a 0x20 0x4d 0x21 0x4e 0x22 0x4f 0x23 0x50 0x24 0x52 0x25 0x56 0x26 0x5b 0x27 0x5c 0x28 0x5f 0x29 0x61 0x2a 0x65 0x2b 0x68 0x2c 0x6a 0x2d 0x6c 0x2e 0x70 0x2f 0x71 0x30 0x6e 0x32 0x7f 0x33 0x73 0x36 0x74 0x37 0x75 0x38 0x76 0x39 0x77 0x3a 0x78 0x3b 0x79 0x3c 0x7a 0x3d 0x7b 0x3e 0x7c 0x3f 0x7d 0x40 0x7e 0x41 0x81 0x42 0x83 0x43 0x84 0x44 0x85 0x45 0x91>;
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			reg = <0x200000 0x1000 0x290014 0x4 0x29001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
			qcom,sleep-stats-version = <0x2>;
		};

		qcom,pm-snoc-client {
			compatible = "qcom,pm-snoc-client";
			qcom,msm-bus,name = "ocimem_snoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,vectors-KBps = <0x1 0x249 0x0 0x0 0x1 0x249 0x0 0xc3500>;
		};

		qcom,rpm-rail-stats@200000 {
			compatible = "qcom,rpm-rail-stats";
			reg = <0x200000 0x100 0x29000c 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpm-log@200000 {
			compatible = "qcom,rpm-log";
			reg = <0x200000 0x4000 0x290018 0x4>;
			qcom,rpm-addr-phys = <0x200000>;
			qcom,offset-version = <0x4>;
			qcom,offset-page-buffer-addr = <0x24>;
			qcom,offset-log-len = <0x28>;
			qcom,offset-log-len-mask = <0x2c>;
			qcom,offset-page-indices = <0x38>;
		};

		arm,smmu-jpeg@d80000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "JPEG";
			reg = <0xd80000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			qcom,fatal-asf;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x43 0x4 0x0 0x45 0x4 0x0 0x46 0x4 0x0 0x47 0x4 0x0 0x48 0x4>;
			vdd-supply = <0x44>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0x10c436ec 0x14 0x41112f37 0x14 0xa8b1c16b>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "jpeg_ahb_clk", "jpeg_axi_clk", "mmagic_camss_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x3e>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x30 0x6074 0x30 0x6078 0x30 0x607c 0x30 0x6080 0x30 0x6084 0x30 0x6088 0x30 0x608c 0x30 0x6170 0x24 0x6174 0x26 0x6178 0x28 0x617c 0x2a 0x6180 0x2c 0x6184 0x2d 0x6188 0x2e 0x618c 0x2f 0x6270 0x0 0x6274 0x4 0x6278 0xc 0x627c 0xe 0x6280 0x12 0x6284 0x16 0x6288 0x18 0x628c 0x1c 0x6470 0x0 0x6474 0x1 0x6478 0x1 0x647c 0x1 0x6480 0x2 0x6484 0x2 0x6488 0x3 0x648c 0x3 0x6570 0x3 0x6574 0x5 0x6578 0x7 0x657c 0x9 0x6580 0xb 0x6584 0xd 0x6588 0xf 0x658c 0x11 0x6670 0x13 0x6674 0x16 0x6678 0x1c 0x667c 0x1e 0x6680 0x21 0x6684 0x24 0x6688 0x26 0x668c 0x2a 0x67a0 0x0 0x67a4 0x0 0x67a8 0xc 0x67b0 0x0 0x67b4 0x3 0x67b8 0x83 0x67d0 0x10 0x67dc 0x8 0x67e0 0x10 0x6800 0x0 0x6804 0x1 0x6808 0x2 0x680c 0x3 0x6810 0x4 0x6814 0x5 0x6818 0x6 0x681c 0x7 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xff 0x6b24 0x204 0x6b28 0x10800 0x6b30 0x400 0x678c 0x6 0x6794 0x24>;
			linux,phandle = <0x1bf>;
			phandle = <0x1bf>;
		};

		arm,smmu-kgsl@b40000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "GPU";
			qcom,dynamic;
			reg = <0xb40000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x14e 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4>;
			vdd-supply = <0x1db>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x46 0xf97f1d43 0x39 0xe4f28754 0x39 0x3edd69ad>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "gpu_ahb_clk", "gcc_mmss_bimc_gfx_clk", "gcc_bimc_gfx_clk";
			#clock-cells = <0x1>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0x3 0x6b24 0x204 0x6b28 0x11000 0x6b30 0x800 0x678c 0x8 0x6794 0x28>;
			linux,phandle = <0x1dd>;
			phandle = <0x1dd>;
		};

		arm,smmu-vfe@da0000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "VFE";
			reg = <0xda0000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			qcom,fatal-asf;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x4c 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x15a 0x4>;
			vdd-supply = <0x44>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0x4dabebe7 0x14 0xde483725 0x14 0xa8b1c16b>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "vfe_ahb_clk", "vfe_axi_clk", "mmagic_camss_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x1d>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x50 0x6074 0x50 0x6078 0x50 0x607c 0x50 0x6080 0x50 0x6084 0x50 0x6088 0x50 0x608c 0x50 0x6090 0x50 0x6094 0x50 0x6098 0x50 0x609c 0x50 0x60a0 0x50 0x60a4 0x50 0x60a8 0x50 0x60ac 0x50 0x6170 0x44 0x6174 0x45 0x6178 0x46 0x617c 0x47 0x6180 0x48 0x6184 0x49 0x6188 0x4a 0x618c 0x4b 0x6190 0x4c 0x6194 0x4d 0x6198 0x4e 0x619c 0x4f 0x61a0 0x50 0x61a4 0x50 0x61a8 0x50 0x61ac 0x50 0x6270 0x0 0x6274 0x14 0x6278 0x16 0x627c 0x18 0x6280 0x1a 0x6284 0x1c 0x6288 0x1e 0x628c 0x20 0x6290 0x22 0x6294 0x36 0x6298 0x38 0x629c 0x3a 0x62a0 0x3c 0x62a4 0x3e 0x62a8 0x40 0x62ac 0x42 0x6470 0x0 0x6474 0x1 0x6478 0x2 0x647c 0x3 0x6480 0x4 0x6484 0x4 0x6488 0x4 0x648c 0x4 0x6490 0x4 0x6494 0x5 0x6498 0x6 0x649c 0x7 0x64a0 0x8 0x64a4 0x8 0x64a8 0x8 0x64ac 0x8 0x6570 0x8 0x6574 0xb 0x6578 0xe 0x657c 0x11 0x6580 0x13 0x6584 0x15 0x6588 0x17 0x658c 0x19 0x6590 0x1b 0x6594 0x1e 0x6598 0x21 0x659c 0x24 0x65a0 0x26 0x65a4 0x28 0x65a8 0x2a 0x65ac 0x2c 0x6670 0x2e 0x6674 0x38 0x6678 0x39 0x667c 0x3a 0x6680 0x3b 0x6684 0x3c 0x6688 0x3d 0x668c 0x3e 0x6690 0x3f 0x6694 0x49 0x6698 0x4a 0x669c 0x4b 0x66a0 0x4c 0x66a4 0x4d 0x66a8 0x4e 0x66ac 0x4f 0x67a0 0x0 0x67a4 0x0 0x67a8 0xc 0x67b0 0x0 0x67b4 0x8 0x67b8 0x138 0x67d0 0x10 0x67dc 0x8 0x67e0 0x10 0x6800 0x0 0x6804 0x1 0x6808 0x2 0x680c 0x3 0x6810 0x4 0x6814 0x5 0x6818 0x6 0x681c 0x7 0x6820 0x8 0x6824 0x9 0x6828 0xa 0x682c 0xb 0x6830 0xc 0x6834 0xd 0x6838 0xe 0x683c 0xf 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xffff 0x6b24 0x204 0x6b28 0x10a00 0x6b30 0x500 0x678c 0xb 0x6794 0x2f>;
			linux,phandle = <0x1bd>;
			phandle = <0x1bd>;
		};

		arm,smmu-venus@d40000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "VIDEO";
			reg = <0xd40000 0x20000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x11e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x120 0x4 0x0 0x121 0x4 0x0 0x122 0x4>;
			vdd-supply = <0x43>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0x2d738e2c 0x14 0xe2b5b887 0x14 0x7b9219c3>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "video_ahb_clk", "video_axi_clk", "mmagic_video_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x3f>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x110 0x6074 0x110 0x6078 0x110 0x607c 0x110 0x6080 0x110 0x6084 0x110 0x6088 0x110 0x608c 0x110 0x6170 0xe1 0x6174 0xe5 0x6178 0xfc 0x617c 0x100 0x6180 0x104 0x6184 0x108 0x6188 0x10c 0x618c 0x10e 0x6270 0x0 0x6274 0x8 0x6278 0x28 0x627c 0x69 0x6280 0x8d 0x6284 0xa5 0x6288 0xc9 0x628c 0xd9 0x6470 0x0 0x6474 0x0 0x6478 0x0 0x647c 0x0 0x6480 0x0 0x6484 0x0 0x6488 0x0 0x648c 0x0 0x6570 0x0 0x6574 0x4 0x6578 0x1c 0x657c 0x21 0x6580 0x26 0x6584 0x2a 0x6588 0x2e 0x658c 0x30 0x6670 0x32 0x6674 0x36 0x6678 0x46 0x667c 0x58 0x6680 0x62 0x6684 0x6d 0x6688 0x75 0x668c 0x7d 0x67a0 0x0 0x67a4 0x0 0x67a8 0x2f 0x67b0 0x0 0x67b4 0x0 0x67b8 0x190 0x67d0 0x8 0x67dc 0x8 0x67e0 0x8 0x6800 0x0 0x6804 0x1 0x6808 0x2 0x680c 0x3 0x6810 0x4 0x6814 0x5 0x6818 0x6 0x681c 0x7 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xff 0x6b24 0x203 0x6b28 0x10a00 0x6b30 0x500 0x678c 0x18 0x6794 0x43>;
			linux,phandle = <0x1e1>;
			phandle = <0x1e1>;
		};

		arm,smmu-mdp@d00000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "MDSS";
			reg = <0xd00000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			qcom,no-smr-check;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x49 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4>;
			vdd-supply = <0x16>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0x4994cb2 0x14 0x7fd71687 0x14 0xa0359d10>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "mdp_ahb_clk", "mdp_axi_clk", "mmagic_mdss_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x16>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x70 0x6074 0x70 0x6170 0x52 0x6174 0x68 0x6270 0x0 0x6274 0x3e 0x6470 0x0 0x6474 0x8 0x6570 0x8 0x6574 0x13 0x6670 0x1e 0x6674 0x5c 0x67a0 0x0 0x67a4 0x0 0x67a8 0x1e 0x67b0 0x0 0x67b4 0x8 0x67b8 0xb8 0x67d0 0x10 0x67dc 0x8 0x67e0 0x10 0x6800 0x0 0x6804 0x1 0x6a00 0x6 0x6b00 0x3ff 0x678c 0x8 0x6794 0x24>;
			linux,phandle = <0x15>;
			phandle = <0x15>;
		};

		arm,smmu-rot@d20000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "ROT";
			reg = <0xd20000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x161 0x4 0x0 0x15c 0x4 0x0 0x15d 0x4 0x0 0x15e 0x4 0x0 0x15f 0x4>;
			vdd-supply = <0x16>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0xa30772c9 0x14 0xfed7c078 0x14 0xa0359d10>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "rot_ahb_clk", "rot_axi_clk", "mmagic_mdss_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x19>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0xc0 0x6074 0xc0 0x6078 0xc0 0x6170 0xae 0x6174 0xb6 0x6178 0xbe 0x6270 0x0 0x6274 0x52 0x6278 0xa6 0x6470 0x0 0x6474 0x2 0x6478 0x4 0x6570 0x4 0x6574 0xc 0x6578 0x15 0x6670 0x19 0x6674 0x42 0x6678 0x6c 0x67a0 0x0 0x67a4 0x0 0x67a8 0x12 0x67b0 0x0 0x67b4 0x4 0x67b8 0xac 0x67d0 0x10 0x67dc 0x8 0x67e0 0x10 0x6800 0x0 0x6804 0x2 0x6808 0x1 0x680c 0x2 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xf 0x6b24 0x204 0x6b28 0x10a00 0x6b30 0x500 0x678c 0xc 0x6794 0x44>;
			linux,phandle = <0x17>;
			phandle = <0x17>;
		};

		arm,smmu-cpp_fd@d60000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "CPP";
			reg = <0xd60000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			qcom,fatal-asf;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x108 0x4 0x0 0x107 0x4 0x0 0x10a 0x4 0x0 0x10b 0x4 0x0 0x10c 0x4>;
			vdd-supply = <0x44>;
			clocks = <0x14 0x3d15f2b0 0x14 0x5e94a822 0x14 0x3ad82d84 0x14 0xa6bb2f4a 0x14 0xa8b1c16b>;
			clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "cpp_ahb_clk", "cpp_axi_clk", "mmagic_camss_axi_clk";
			#clock-cells = <0x1>;
			qcom,bus-master-id = <0x6a>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0xa0 0x6074 0xa0 0x6078 0xa0 0x607c 0xa0 0x6080 0xa0 0x6084 0xa0 0x6170 0x8a 0x6174 0x8e 0x6178 0x92 0x617c 0x96 0x6180 0x9a 0x6184 0x9d 0x6270 0x0 0x6274 0x18 0x6278 0x24 0x627c 0x30 0x6280 0x3c 0x6284 0x54 0x6470 0x0 0x6474 0x0 0x6478 0x1 0x647c 0x2 0x6480 0x2 0x6484 0x2 0x6570 0x3 0x6574 0x12 0x6578 0x1a 0x657c 0x22 0x6580 0x2a 0x6584 0x39 0x6670 0x3b 0x6674 0x47 0x6678 0x4d 0x667c 0x53 0x6680 0x59 0x6684 0x65 0x67a0 0x0 0x67a4 0x0 0x67a8 0x16 0x67b0 0x0 0x67b4 0x3 0x67b8 0x1c3 0x67d0 0x10 0x67dc 0x8 0x67e0 0x10 0x6800 0x0 0x6804 0x1 0x6808 0x2 0x680c 0x3 0x6810 0x4 0x6814 0x5 0x6818 0x0 0x681c 0x0 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xff 0x6b24 0x204 0x6b28 0x10a00 0x6b30 0x500 0x678c 0x8 0x6794 0x2f>;
			linux,phandle = <0x1be>;
			phandle = <0x1be>;
		};

		arm,smmu-lpass_q6@1600000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			qcom,tz-device-id = "LPASS";
			reg = <0x1600000 0x20000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x194 0x4 0x0 0xe2 0x4 0x0 0x189 0x4 0x0 0x18a 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x89 0x4 0x0 0xe0 0x4 0x0 0xe1 0x4 0x0 0x136 0x4>;
			vdd-supply = <0x1de>;
			clocks = <0x39 0xc76f702f>;
			clock-names = "lpass_q6_smmu_clocks";
			#clock-cells = <0x1>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x67a0 0x0 0x67a4 0x0 0x67a8 0x20 0x67b0 0x0 0x67b4 0x8 0x67b8 0xc8 0x67d0 0x4 0x67dc 0x8 0x67e0 0x8 0x6a00 0x6 0x6b00 0x3ff 0x6b18 0xffff 0x6b24 0x202 0x6b28 0x10a00 0x6b30 0x500 0x6784 0x0 0x678c 0x10>;
			linux,phandle = <0x19a>;
			phandle = <0x19a>;
		};

		arm,smmu-anoc0@1640000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x1640000 0x10000>;
			#iommu-cells = <0x0>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x16a 0x4 0x0 0x163 0x4 0x0 0x164 0x4 0x0 0x165 0x4 0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4>;
			vdd-supply = <0x48>;
			clocks = <0x39 0x3cac4a6c 0x39 0x47a06ce4>;
			clock-names = "smmu_aggre0_axi_clk", "smmu_aggre0_ahb_clk";
			#clock-cells = <0x1>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x8 0x6074 0x30 0x6078 0x40 0x6170 0x0 0x6174 0x3 0x6178 0x5 0x6270 0x0 0x6274 0x0 0x6278 0x0 0x6470 0x0 0x6474 0x2 0x6478 0x4 0x6570 0x6 0x6574 0x12 0x6578 0x1c 0x6670 0x26 0x6674 0x30 0x6678 0x40 0x67a0 0x0 0x67a4 0x58 0x67a8 0x60 0x67b0 0x0 0x67b4 0x6 0x67b8 0x86 0x67d0 0x0 0x67dc 0x4 0x67e0 0x4 0x6800 0x0 0x6804 0x1 0x6808 0x2 0x680c 0x0 0x6a00 0x6 0x6b00 0x3ff 0x6d30 0x41bd 0x6784 0x0 0x678c 0x10>;
			linux,phandle = <0x12f>;
			phandle = <0x12f>;
		};

		arm,smmu-anoc1@1660000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x1660000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x173 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x1af 0x4>;
			clocks = <0x39 0x49abba8>;
			clock-names = "smmu_aggre1_noc_clk";
			#clock-cells = <0x1>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x6 0x6074 0x8 0x6078 0xb 0x607c 0x4b 0x6170 0x0 0x6174 0x1 0x6178 0x2 0x617c 0x5 0x6270 0x0 0x6274 0x0 0x6278 0x0 0x627c 0x0 0x6470 0x0 0x6474 0x2 0x6478 0x2 0x647c 0x4 0x6570 0x4 0x6574 0x6 0x6578 0x7 0x657c 0xd 0x6670 0xe 0x6674 0x12 0x6678 0x15 0x667c 0x1f 0x67a0 0x0 0x67a4 0x4a 0x67a8 0x50 0x67b0 0x0 0x67b4 0x4 0x67b8 0x2c 0x67d0 0x0 0x67dc 0x4 0x67e0 0x8 0x6800 0x2 0x6804 0x2 0x6808 0x0 0x680c 0x0 0x6810 0x3 0x6814 0x3 0x6818 0x1 0x681c 0x0 0x6a00 0x6 0x6b00 0x3ff 0x6d30 0x41bd>;
		};

		arm,smmu-anoc2@1680000 {
			status = "ok";
			compatible = "qcom,smmu-v2";
			reg = <0x1680000 0x20000>;
			#iommu-cells = <0x1>;
			qcom,register-save;
			qcom,skip-init;
			#global-interrupts = <0x1>;
			interrupts = <0x0 0x17d 0x4 0x0 0x175 0x4 0x0 0x176 0x4 0x0 0x177 0x4 0x0 0x178 0x4 0x0 0x179 0x4 0x0 0x17a 0x4 0x0 0x1ce 0x4 0x0 0x1cf 0x4 0x0 0x1d0 0x4 0x0 0x1d1 0x4 0x0 0x1d2 0x4 0x0 0x1d3 0x4>;
			clocks = <0x39 0xaa681404>;
			clock-names = "smmu_aggre2_noc_clk";
			#clock-cells = <0x1>;
			attach-impl-defs = <0x6000 0x70 0x6060 0x1055 0x6070 0x13 0x6074 0x1b 0x6078 0x1f 0x607c 0x55 0x6080 0x58 0x6084 0x78 0x6088 0x80 0x6170 0x0 0x6174 0x0 0x6178 0x0 0x617c 0xe 0x6180 0xf 0x6184 0x10 0x6188 0x11 0x6270 0x0 0x6274 0x0 0x6278 0x0 0x627c 0x0 0x6280 0x0 0x6284 0x0 0x6288 0x0 0x6470 0x0 0x6474 0x2 0x6478 0x2 0x647c 0x6 0x6480 0x6 0x6484 0x8 0x6488 0x8 0x6570 0xc 0x6574 0xe 0x6578 0x16 0x657c 0x1a 0x6580 0x1d 0x6584 0x21 0x6588 0x23 0x6670 0x27 0x6674 0x2f 0x6678 0x3f 0x667c 0x47 0x6680 0x4c 0x6684 0x54 0x6688 0x58 0x67a0 0x0 0x67a4 0x8d 0x67a8 0xa0 0x67b0 0x0 0x67b4 0xc 0x67b8 0x78 0x67d0 0x0 0x67dc 0x4 0x67e0 0x8 0x6800 0x0 0x6804 0x0 0x6808 0x1 0x680c 0x1 0x6810 0x0 0x6814 0x0 0x6818 0x1 0x681c 0x1 0x6820 0x3 0x6824 0x2 0x6828 0x5 0x682c 0x4 0x6830 0x6 0x6834 0x6 0x6838 0x0 0x683c 0x0 0x6a00 0x6 0x6b00 0x3ff 0x6d30 0x41bd 0x678c 0xa 0x6794 0x1a>;
		};

		qcom,vidc@c00000 {
			compatible = "qcom,msm-vidc";
			status = "ok";
			reg = <0xc00000 0xff000>;
			interrupts = <0x0 0x11f 0x4>;
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,reg-presets = <0x80010 0xffffffff 0x80018 0x1556 0x8001c 0x1556>;
			qcom,qdss-presets = <0x8180000 0x2000 0x8182000 0x2000 0x8184000 0x2000 0x8186000 0x2000 0x8188000 0x2000 0x818a000 0x2000 0x818c000 0x2000 0x818e000 0x2000>;
			qcom,max-hw-load = <0x271c80>;
			qcom,firmware-name = "venus";
			qcom,imem-size = <0x80000>;
			qcom,never-unload-fw;
			qcom,sw-power-collapse;
			qcom,max-secure-instances = <0x5>;
			qcom,load-freq-tbl = <0xed4e0 0x1efe9200 0x55555555 0x77880 0x14a9b6ab 0x55555555 0x3bc40 0x8f0d180 0x55555555 0x1a5e0 0x47868c0 0x55555555 0x1da9c0 0x1efe9200 0xffffffff 0xed4e0 0x14a9b6ab 0xffffffff 0x77880 0x8f0d180 0xffffffff 0x3bc40 0x47868c0 0xffffffff>;
			qcom,dcvs-tbl = <0xed4e0 0xed4e0 0x1305240 0x3f00000c 0x77880 0x77880 0xed4e0 0x3f00000c 0x3bc40 0x3bc40 0x77880 0x3f00000c 0xca800 0x77880 0xed4e0 0x4000004>;
			qcom,dcvs-limit = <0x7e90 0x1e 0x3840 0x1e>;
			qcom,imem-ab-tbl = <0x47868c0 0x16e360 0x8f0d180 0x16e360 0x14a9b6ab 0x2625a0 0x1efe9200 0x5b8d80>;
			mmagic-venus-supply = <0x43>;
			venus-supply = <0x153>;
			venus-core0-supply = <0x1df>;
			venus-core1-supply = <0x1e0>;
			clock-names = "smmu_ahb_clk", "smmu_axi_clk", "mmagic_video_axi", "core_clk", "iface_clk", "bus_clk", "maxi_clk", "core0_clk", "core1_clk";
			clocks = <0x14 0x2d738e2c 0x14 0xe2b5b887 0x14 0x7b9219c3 0x14 0x7e876ec3 0x14 0x90775cfb 0x14 0xe6c16dba 0x14 0x97749db6 0x14 0xb6f63e6c 0x14 0x26c29cb4>;
			qcom,clock-configs = <0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x1 0x1>;
			qcom,pm-qos-latency-us = <0x1f5>;

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-slave = <0x254>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x1 0x1>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "msm-vidc-ddr";
				qcom,bus-range-kbps = <0x3e8 0x33b260>;
			};

			venus_bus_vmem {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-vmem";
				qcom,bus-master = <0x44>;
				qcom,bus-slave = <0x2c6>;
				qcom,bus-governor = "msm-vidc-vmem+";
				qcom,bus-range-kbps = <0x3e8 0x6764c0>;
			};

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-slave = <0x200>;
				qcom,bus-governor = "performance";
				qcom,bus-range-kbps = <0x1 0x1>;
			};

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x1e1 0x0 0x1e1 0x1 0x1e1 0xa 0x1e1 0x7 0x1e1 0xe 0x1e1 0xf 0x1e1 0x8 0x1e1 0x9 0x1e1 0xb 0x1e1 0xc 0x1e1 0xd 0x1e1 0x10 0x1e1 0x11 0x1e1 0x21 0x1e1 0x28 0x1e1 0x29 0x1e1 0x2b 0x1e1 0x2c 0x1e1 0x2d 0x1e1 0x31>;
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x8f800000>;
			};

			firmware_cb {
				compatible = "qcom,msm-vidc,context-bank";
				qcom,fw-context-bank;
				iommus = <0x1e1 0x180 0x1e1 0x186>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x1e1 0x100 0x1e1 0x102 0x1e1 0x109 0x1e1 0x10a 0x1e1 0x10b 0x1e1 0x10e 0x1e1 0x126 0x1e1 0x129 0x1e1 0x12b>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x1e1 0x104 0x1e1 0x10c 0x1e1 0x110 0x1e1 0x12c>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x1e1 0x105 0x1e1 0x107 0x1e1 0x108 0x1e1 0x10d 0x1e1 0x10f 0x1e1 0x125 0x1e1 0x128 0x1e1 0x12d 0x1e1 0x140>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,vmem@880000 {
			compatible = "qcom,msm-vmem";
			interrupts = <0x0 0x1ad 0x4>;
			reg = <0x880000 0x800 0x6800000 0x80000>;
			reg-names = "reg-base", "mem-base";
			vdd-supply = <0x43>;
			clocks = <0x14 0xab6223ff 0x14 0x15ef32db>;
			clock-names = "ahb", "maxi";
			qcom,msm-bus,name = "vmem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2c4 0x0 0x0 0x1 0x2c4 0x1f4 0x320>;
			qcom,bank-size = <0x20000>;
		};

		tmc@3028000 {
			compatible = "arm,coresight-tmc";
			reg = <0x3028000 0x1000 0x3084000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			interrupts = <0x0 0x10e 0x0>;
			interrupt-names = "byte-cntr-irq";
			qcom,memory-size = <0x400000>;
			qcom,tmc-flush-powerdown;
			qcom,sg-enable;
			qcom,force-reg-dump;
			coresight-id = <0x0>;
			coresight-name = "coresight-tmc-etr";
			coresight-nr-inports = <0x1>;
			coresight-ctis = <0x1e2 0x1e3>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e4>;
			phandle = <0x1e4>;
		};

		tpiu@3020000 {
			compatible = "arm,coresight-tpiu";
			reg = <0x3020000 0x1000>;
			reg-names = "tpiu-base";
			coresight-id = <0x1>;
			coresight-name = "coresight-tpiu";
			coresight-nr-inports = <0x1>;
			vdd-supply = <0x11a>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0xec>;
			qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
			qcom,nidntsw;
			qcom,nidnt-swduart;
			qcom,nidnt-swdtrc;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e5>;
			phandle = <0x1e5>;
		};

		replicator@3026000 {
			compatible = "qcom,coresight-replicator";
			reg = <0x3026000 0x1000>;
			reg-names = "replicator-base";
			coresight-id = <0x2>;
			coresight-name = "coresight-replicator";
			coresight-nr-inports = <0x1>;
			coresight-outports = <0x0 0x1>;
			coresight-child-list = <0x1e4 0x1e5>;
			coresight-child-ports = <0x0 0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e6>;
			phandle = <0x1e6>;
		};

		tmc@3027000 {
			compatible = "arm,coresight-tmc";
			reg = <0x3027000 0x1000>;
			reg-names = "tmc-base";
			coresight-id = <0x3>;
			coresight-name = "coresight-tmc-etf";
			coresight-nr-inports = <0x1>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e6>;
			coresight-child-ports = <0x0>;
			coresight-default-sink;
			coresight-ctis = <0x1e2 0x1e3>;
			qcom,tmc-flush-powerdown;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e7>;
			phandle = <0x1e7>;
		};

		funnel@3025000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3025000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x4>;
			coresight-name = "coresight-funnel-merg";
			coresight-nr-inports = <0x2>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e7>;
			coresight-child-ports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e8>;
			phandle = <0x1e8>;
		};

		funnel@3021000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3021000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x5>;
			coresight-name = "coresight-funnel-in0";
			coresight-nr-inports = <0x8>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e8>;
			coresight-child-ports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x4a>;
			phandle = <0x4a>;
		};

		funnel@3022000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3022000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x6>;
			coresight-name = "coresight-funnel-in1";
			coresight-nr-inports = <0x8>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e8>;
			coresight-child-ports = <0x1>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x49>;
			phandle = <0x49>;
		};

		funnel@3023000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3023000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x7>;
			coresight-name = "coresight-funnel-in2";
			coresight-nr-inports = <0x8>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e8>;
			coresight-child-ports = <0x2>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1ee>;
			phandle = <0x1ee>;
		};

		funnel@3bc0000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3bc0000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x8>;
			coresight-name = "coresight-funnel-apss-merge";
			coresight-nr-inports = <0x4>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x49>;
			coresight-child-ports = <0x6>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e9>;
			phandle = <0x1e9>;
		};

		funnel@39b0000 {
			compatible = "arm,coresight-funnel";
			reg = <0x39b0000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0x9>;
			coresight-name = "coresight-funnel-apss0";
			coresight-nr-inports = <0x2>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e9>;
			coresight-child-ports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1ec>;
			phandle = <0x1ec>;
		};

		funnel@3bb0000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3bb0000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0xa>;
			coresight-name = "coresight-funnel-apss1";
			coresight-nr-inports = <0x2>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e9>;
			coresight-child-ports = <0x1>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1ed>;
			phandle = <0x1ed>;
		};

		funnel@3184000 {
			compatible = "arm,coresight-funnel";
			reg = <0x3184000 0x1000>;
			reg-names = "funnel-base";
			coresight-id = <0xb>;
			coresight-name = "coresight-funnel-mmss";
			coresight-nr-inports = <0x8>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x1>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpda@3003000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x3003000 0x1000>;
			reg-names = "tpda-base";
			coresight-id = <0xd>;
			coresight-name = "coresight-tpda";
			coresight-nr-inports = <0x20>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x3>;
			qcom,tpda-atid = <0x41>;
			qcom,bc-elem-size = <0x3 0x20 0x6 0x20>;
			qcom,tc-elem-size = <0x3 0x20 0x6 0x20>;
			qcom,dsb-elem-size = <0x3 0x20 0x6 0x20 0x7 0x20>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x20 0x6 0x40>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1ea>;
			phandle = <0x1ea>;
		};

		tpda@39e0000 {
			compatible = "qcom,coresight-tpda";
			reg = <0x39e0000 0x1000>;
			reg-names = "tpda-base";
			coresight-id = <0xe>;
			coresight-name = "coresight-tpda-apss";
			coresight-nr-inports = <0x20>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1e9>;
			coresight-child-ports = <0x2>;
			qcom,tpda-atid = <0x42>;
			qcom,bc-elem-size = <0x0 0x20 0x1 0x20>;
			qcom,tc-elem-size = <0x0 0x20>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1eb>;
			phandle = <0x1eb>;
		};

		tpdm@3038000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x3038000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0xf>;
			coresight-name = "coresight-tpdm-vsense";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@3054000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x3054000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x10>;
			coresight-name = "coresight-tpdm-dcc";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x1>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@304c000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x304c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x11>;
			coresight-name = "coresight-tpdm-prng";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x2>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@3185000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x3185000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x12>;
			coresight-name = "coresight-tpdm-dsat";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x3>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@3050000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x3050000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x13>;
			coresight-name = "coresight-tpdm-pimem";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x6>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@3004000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x3004000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x14>;
			coresight-name = "coresight-tpdm-hwevents";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ea>;
			coresight-child-ports = <0x7>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		tpdm@38e0000 {
			compatible = "qcom,coresight-tpdm";
			reg = <0x38e0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-id = <0x15>;
			coresight-name = "coresight-tpdm-m4m";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1eb>;
			coresight-child-ports = <0x0>;
			qcom,clk-enable;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		stm@3002000 {
			compatible = "arm,coresight-stm";
			reg = <0x3002000 0x1000 0x8280000 0x180000>;
			reg-names = "stm-base", "stm-data-base";
			coresight-id = <0x17>;
			coresight-name = "coresight-stm";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x7>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		etm@3840000 {
			compatible = "arm,coresight-etmv4";
			reg = <0x3840000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x18>;
			coresight-name = "coresight-etm0";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ec>;
			coresight-child-ports = <0x0>;
			coresight-etm-cpu = <0xc>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		etm@3940000 {
			compatible = "arm,coresight-etmv4";
			reg = <0x3940000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x19>;
			coresight-name = "coresight-etm1";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ec>;
			coresight-child-ports = <0x1>;
			coresight-etm-cpu = <0xd>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		etm@3a40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0x3a40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x1a>;
			coresight-name = "coresight-etm2";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ed>;
			coresight-child-ports = <0x0>;
			coresight-etm-cpu = <0xe>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		etm@3b40000 {
			compatible = "arm,coresight-etmv4";
			reg = <0x3b40000 0x1000>;
			reg-names = "etm-base";
			coresight-id = <0x1b>;
			coresight-name = "coresight-etm3";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ed>;
			coresight-child-ports = <0x1>;
			coresight-etm-cpu = <0xf>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-id = <0x1c>;
			coresight-name = "coresight-audio-etm0";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x2>;
			qcom,inst-id = <0x5>;
		};

		rpm_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-id = <0x1d>;
			coresight-name = "coresight-rpm-etm0";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x4a>;
			coresight-child-ports = <0x0>;
			qcom,inst-id = <0x4>;
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-id = <0x1e>;
			coresight-name = "coresight-modem-etm0";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x1ee>;
			coresight-child-ports = <0x0>;
			qcom,inst-id = <0x2>;
		};

		csr@3001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x3001000 0x1000>;
			reg-names = "csr-base";
			coresight-id = <0x1f>;
			coresight-name = "coresight-csr";
			coresight-nr-inports = <0x0>;
			qcom,blk-size = <0x1>;
		};

		cti@3010000 {
			compatible = "arm,coresight-cti";
			reg = <0x3010000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x20>;
			coresight-name = "coresight-cti0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e2>;
			phandle = <0x1e2>;
		};

		cti@3011000 {
			compatible = "arm,coresight-cti";
			reg = <0x3011000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x21>;
			coresight-name = "coresight-cti1";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3012000 {
			compatible = "arm,coresight-cti";
			reg = <0x3012000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x22>;
			coresight-name = "coresight-cti2";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3013000 {
			compatible = "arm,coresight-cti";
			reg = <0x3013000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x23>;
			coresight-name = "coresight-cti3";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3014000 {
			compatible = "arm,coresight-cti";
			reg = <0x3014000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x24>;
			coresight-name = "coresight-cti4";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3015000 {
			compatible = "arm,coresight-cti";
			reg = <0x3015000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x25>;
			coresight-name = "coresight-cti5";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3016000 {
			compatible = "arm,coresight-cti";
			reg = <0x3016000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x26>;
			coresight-name = "coresight-cti6";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			qcom,cti-gpio-trigout = <0x2>;
			pinctrl-names = "cti-trigout-pctrl";
			pinctrl-0 = <0x1ef>;
		};

		cti@3017000 {
			compatible = "arm,coresight-cti";
			reg = <0x3017000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x27>;
			coresight-name = "coresight-cti7";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3018000 {
			compatible = "arm,coresight-cti";
			reg = <0x3018000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x28>;
			coresight-name = "coresight-cti8";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			linux,phandle = <0x1e3>;
			phandle = <0x1e3>;
		};

		cti@3019000 {
			compatible = "arm,coresight-cti";
			reg = <0x3019000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x29>;
			coresight-name = "coresight-cti9";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@301a000 {
			compatible = "arm,coresight-cti";
			reg = <0x301a000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2a>;
			coresight-name = "coresight-cti10";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@301b000 {
			compatible = "arm,coresight-cti";
			reg = <0x301b000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2b>;
			coresight-name = "coresight-cti11";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@301c000 {
			compatible = "arm,coresight-cti";
			reg = <0x301c000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2c>;
			coresight-name = "coresight-cti12";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@301d000 {
			compatible = "arm,coresight-cti";
			reg = <0x301d000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2d>;
			coresight-name = "coresight-cti13";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@301e000 {
			compatible = "arm,coresight-cti";
			reg = <0x301e000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2e>;
			coresight-name = "coresight-cti14";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3820000 {
			compatible = "arm,coresight-cti";
			reg = <0x3820000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x2f>;
			coresight-name = "coresight-cti-cpu0";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xc>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3920000 {
			compatible = "arm,coresight-cti";
			reg = <0x3920000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x30>;
			coresight-name = "coresight-cti-cpu1";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xd>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3a20000 {
			compatible = "arm,coresight-cti";
			reg = <0x3a20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x31>;
			coresight-name = "coresight-cti-cpu2";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xe>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3b20000 {
			compatible = "arm,coresight-cti";
			reg = <0x3b20000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x32>;
			coresight-name = "coresight-cti-cpu3";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xf>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@38a0000 {
			compatible = "arm,coresight-cti";
			reg = <0x38a0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x33>;
			coresight-name = "coresight-cti-pmu-cpu0";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xc>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@39a0000 {
			compatible = "arm,coresight-cti";
			reg = <0x39a0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x34>;
			coresight-name = "coresight-cti-pmu-cpu1";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xd>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3aa0000 {
			compatible = "arm,coresight-cti";
			reg = <0x3aa0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x35>;
			coresight-name = "coresight-cti-pmu-cpu2";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xe>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3ba0000 {
			compatible = "arm,coresight-cti";
			reg = <0x3ba0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x36>;
			coresight-name = "coresight-cti-pmu-cpu3";
			coresight-nr-inports = <0x0>;
			coresight-cti-cpu = <0xf>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@38b0000 {
			compatible = "arm,coresight-cti";
			reg = <0x38b0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x37>;
			coresight-name = "coresight-cti-l2pmu-cluster0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3ab0000 {
			compatible = "arm,coresight-cti";
			reg = <0x3ab0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x38>;
			coresight-name = "coresight-cti-l2pmu-cluster1";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3ad0000 {
			compatible = "arm,coresight-cti";
			reg = <0x3ad0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x39>;
			coresight-name = "coresight-cti-l3";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@39c0000 {
			compatible = "arm,coresight-cti";
			reg = <0x39c0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x3a>;
			coresight-name = "coresight-cti-lm-cluster0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@39d0000 {
			compatible = "arm,coresight-cti";
			reg = <0x39d0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x3b>;
			coresight-name = "coresight-cti-lm-cluster1";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@38d0000 {
			compatible = "arm,coresight-cti";
			reg = <0x38d0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x3c>;
			coresight-name = "coresight-cti-m4m";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@39f0000 {
			compatible = "arm,coresight-cti";
			reg = <0x39f0000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x3d>;
			coresight-name = "coresight-cti-tpda-apss";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3180000 {
			compatible = "arm,coresight-cti";
			reg = <0x3180000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x40>;
			coresight-name = "coresight-cti-venus-cpu0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3044000 {
			compatible = "arm,coresight-cti";
			reg = <0x3044000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x41>;
			coresight-name = "coresight-cti-audio-cpu0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3048000 {
			compatible = "arm,coresight-cti";
			reg = <0x3048000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x42>;
			coresight-name = "coresight-cti-rpm-cpu0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		cti@3040000 {
			compatible = "arm,coresight-cti";
			reg = <0x3040000 0x1000>;
			reg-names = "cti-base";
			coresight-id = <0x43>;
			coresight-name = "coresight-cti-modem-cpu0";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
		};

		hwevent@98200c0 {
			compatible = "qcom,coresight-hwevent";
			reg = <0x98200c0 0x100 0x828018 0x80 0x8b5260 0x80 0x90137c 0x4 0x7ab160 0x80 0x358000 0x40 0x359000 0x40 0x600058 0x80 0x608058 0x80 0x610058 0x80 0x7ab360 0x80 0x7ab760 0x80 0x7abf60 0x80>;
			reg-names = "hmss-mux", "mmss-mux", "dsa-stm", "mdss-mdp", "phss-hwev", "gcc-eve1", "gcc-eve2", "pcie0-hwev", "pcie1-hwev", "pcie2-hwev", "tcsr-mux", "mss-mux0", "mss-mux1";
			coresight-id = <0x46>;
			coresight-name = "coresight-hwevent";
			coresight-nr-inports = <0x0>;
			clocks = <0x39 0x1492202a 0x39 0xdd121669 0x14 0xea30b0e7>;
			clock-names = "core_clk", "core_a_clk", "core_mmss_clk";
			qcom,hwevent-clks = "core_mmss_clk";
		};

		fuse@7602c {
			compatible = "arm,coresight-fuse-v3";
			reg = <0x7602c 0xc 0x76014 0x4>;
			reg-names = "fuse-base", "qpdi-fuse-base";
			coresight-id = <0x47>;
			coresight-name = "coresight-fuse";
			coresight-nr-inports = <0x0>;
		};

		qpdi@7a1000 {
			compatible = "qcom,coresight-qpdi";
			reg = <0x7a1000 0x4>;
			reg-names = "qpdi-base";
			coresight-id = <0x48>;
			coresight-name = "coresight-qpdi";
			coresight-nr-inports = <0x0>;
			vdd-supply = <0x11a>;
			qcom,vdd-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-current-level = <0xc8 0xc3500>;
			vdd-io-supply = <0xec>;
			qcom,vdd-io-voltage-level = <0x2d0370 0x2d0370>;
			qcom,vdd-io-current-level = <0xc8 0x55f0>;
		};

		l2-pmu {
			compatible = "qcom,qcom-l2cache-pmu";
			interrupts = <0x0 0x0 0x1 0x0 0x8 0x1>;
			qcom,cpu-affinity = <0x0 0x2>;
		};

		jtagmm@3840000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x3840000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			qcom,coresight-jtagmm-cpu = <0xc>;
		};

		jtagmm@3940000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x3940000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			qcom,coresight-jtagmm-cpu = <0xd>;
		};

		jtagmm@3a40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x3a40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			qcom,coresight-jtagmm-cpu = <0xe>;
		};

		jtagmm@3b40000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x3b40000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x39 0x1492202a 0x39 0xdd121669>;
			clock-names = "core_clk", "core_a_clk";
			qcom,coresight-jtagmm-cpu = <0xf>;
		};

		qcom,ipa@680000 {
			compatible = "qcom,ipa";
			reg = <0x680000 0x4effc 0x684000 0x26934>;
			reg-names = "ipa-base", "bam-base";
			interrupts = <0x0 0x14d 0x0 0x0 0x1b0 0x0>;
			interrupt-names = "ipa-irq", "bam-irq";
			qcom,ipa-hw-ver = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,ipa-bam-remote-mode;
			qcom,modem-cfg-emb-pipe-flt;
			clocks = <0x39 0xfa685cda>;
			clock-names = "core_clk";
			qcom,use-dma-zone;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x5a 0x200 0x13880 0x9c400 0x5a 0x249 0x13880 0x9c400 0x5a 0x200 0x324b0 0xea600 0x5a 0x249 0x324b0 0xea600>;
			qcom,bus-vector-names = "MIN", "SVS", "PERF";
		};

		qcom,m4m-hwmon@6530000 {
			compatible = "qcom,m4m-hwmon";
			reg = <0x6530000 0x160>;
			interrupts = <0x0 0x13 0x4>;
			qcom,counter-event-sel = <0x4 0x8000 0x5 0x4000>;
			qcom,target-dev = <0xf6>;
		};

		tsens@4ad000 {
			compatible = "qcom,msm8996-tsens";
			reg = <0x4ac000 0x2000 0x75230 0x1000>;
			reg-names = "tsens_physical", "tsens_eeprom_physical";
			interrupts = <0x0 0xb8 0x0 0x0 0x1ae 0x0>;
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			qcom,client-id = <0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14>;
			qcom,sensor-id = <0x1 0x6 0x7 0x0 0x2 0x3 0x4 0x5>;
			qcom,sensors = <0x8>;
			qcom,slope = <0xb55 0xb1e 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
		};

		pinctrl@01010000 {
			compatible = "qcom,msm8996-pinctrl";
			reg = <0x1010000 0x300000>;
			interrupts = <0x0 0xd0 0x0>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			linux,phandle = <0x2d>;
			phandle = <0x2d>;

			uart_console_active {
				linux,phandle = <0xd1>;
				phandle = <0xd1>;

				mux {
					pins = "gpio4", "gpio5";
					function = "blsp_uart8";
				};

				config {
					pins = "gpio4", "gpio5";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			uart_console_deactive {
				linux,phandle = <0xd2>;
				phandle = <0xd2>;

				mux {
					pins = "gpio4", "gpio5";
					function = "gpio";
				};

				config {
					pins = "gpio4", "gpio5";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart2_active {
				linux,phandle = <0xf2>;
				phandle = <0xf2>;

				mux {
					pins = "gpio41", "gpio42", "gpio43", "gpio44";
					function = "blsp_uart2";
				};

				config {
					pins = "gpio41", "gpio42", "gpio43", "gpio44";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart2_sleep {
				linux,phandle = <0xf1>;
				phandle = <0xf1>;

				mux {
					pins = "gpio41", "gpio42", "gpio43", "gpio44";
					function = "gpio";
				};

				config {
					pins = "gpio41", "gpio42", "gpio43", "gpio44";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart3_active {
				linux,phandle = <0xc7>;
				phandle = <0xc7>;

				mux {
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
					function = "blsp_uart3";
				};

				config {
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart3_sleep {
				linux,phandle = <0xc6>;
				phandle = <0xc6>;

				mux {
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
					function = "gpio";
				};

				config {
					pins = "gpio45", "gpio46", "gpio47", "gpio48";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart6_active {
				linux,phandle = <0xca>;
				phandle = <0xca>;

				mux {
					pins = "gpio25", "gpio26", "gpio27", "gpio28";
					function = "blsp_uart6";
				};

				config {
					pins = "gpio25", "gpio26", "gpio27", "gpio28";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			blsp1_uart6_sleep {
				linux,phandle = <0xc9>;
				phandle = <0xc9>;

				mux {
					pins = "gpio25", "gpio26", "gpio27", "gpio28";
					function = "gpio";
				};

				config {
					pins = "gpio25", "gpio26", "gpio27", "gpio28";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			pmx_mdss {

				mdss_dsi_active {
					linux,phandle = <0x25>;
					phandle = <0x25>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					pmx_mdss {
						pins = "gpio8";
						drive-strength = <0x8>;
						bias-disable = <0x0>;
					};
				};

				mdss_dsi_suspend {
					linux,phandle = <0x29>;
					phandle = <0x29>;

					mux {
						pins = "gpio8";
						function = "gpio";
					};

					config {
						pins = "gpio8";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			mdss_te_active {
				linux,phandle = <0x26>;
				phandle = <0x26>;

				mux {
					pins = "gpio10";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio10";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_te_suspend {
				linux,phandle = <0x2a>;
				phandle = <0x2a>;

				mux {
					pins = "gpio10";
					function = "mdp_vsync";
				};

				config {
					pins = "gpio10";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_exits_active {
				linux,phandle = <0x27>;
				phandle = <0x27>;

				mux {
					pins = "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio33";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_exits_suspend {
				linux,phandle = <0x2b>;
				phandle = <0x2b>;

				mux {
					pins = "gpio33";
					function = "gpio";
				};

				config {
					pins = "gpio33";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_err_active {
				linux,phandle = <0x28>;
				phandle = <0x28>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_err_suspend {
				linux,phandle = <0x2c>;
				phandle = <0x2c>;

				mux {
					pins = "gpio24";
					function = "gpio";
				};

				config {
					pins = "gpio24";
					drive-strength = <0x2>;
					bias-pull-down;
				};
			};

			mdss_disp_bkl_active {
			};

			mdss_disp_bkl_suspend {
			};

			mdss_hdmi_hpd_active {
				linux,phandle = <0x31>;
				phandle = <0x31>;
			};

			mdss_hdmi_hpd_suspend {
				linux,phandle = <0x36>;
				phandle = <0x36>;
			};

			mdss_hdmi_ddc_active {
				linux,phandle = <0x34>;
				phandle = <0x34>;
			};

			mdss_hdmi_ddc_suspend {
				linux,phandle = <0x32>;
				phandle = <0x32>;
			};

			mdss_hdmi_cec_active {
				linux,phandle = <0x35>;
				phandle = <0x35>;
			};

			mdss_hdmi_cec_suspend {
				linux,phandle = <0x33>;
				phandle = <0x33>;
			};

			usb_hub_reset_active {

				usb_hub_reset_active {
					pins = "gpio103";
					drive-strength = <0x8>;
					bias-pull-up;
					output-high;
				};
			};

			usb_hub_reset_suspend {

				usb_hub_reset_suspend {
					pins = "gpio103";
					drive-strength = <0x2>;
					bias-disable = <0x0>;
				};
			};

			sdc1_clk_on {
				linux,phandle = <0x112>;
				phandle = <0x112>;
			};

			sdc1_clk_off {
				linux,phandle = <0x116>;
				phandle = <0x116>;
			};

			sdc1_cmd_on {
				linux,phandle = <0x113>;
				phandle = <0x113>;
			};

			sdc1_cmd_off {
				linux,phandle = <0x117>;
				phandle = <0x117>;
			};

			sdc1_data_on {
				linux,phandle = <0x114>;
				phandle = <0x114>;
			};

			sdc1_data_off {
				linux,phandle = <0x118>;
				phandle = <0x118>;
			};

			sdc1_rclk_on {
				linux,phandle = <0x115>;
				phandle = <0x115>;
			};

			sdc1_rclk_off {
				linux,phandle = <0x119>;
				phandle = <0x119>;
			};

			sdc2_clk_on {
				linux,phandle = <0x11b>;
				phandle = <0x11b>;
			};

			sdc2_clk_off {
				linux,phandle = <0x11f>;
				phandle = <0x11f>;
			};

			sdc2_cmd_on {
				linux,phandle = <0x11c>;
				phandle = <0x11c>;
			};

			sdc2_cmd_off {
				linux,phandle = <0x120>;
				phandle = <0x120>;
			};

			sdc2_data_on {
				linux,phandle = <0x11d>;
				phandle = <0x11d>;
			};

			sdc2_data_off {
				linux,phandle = <0x121>;
				phandle = <0x121>;
			};

			sdc2_cd_on {
				linux,phandle = <0x11e>;
				phandle = <0x11e>;
			};

			sdc2_cd_off {
				linux,phandle = <0x122>;
				phandle = <0x122>;
			};

			oneplus_fastchg {

				fastchg_active {
					linux,phandle = <0xdd>;
					phandle = <0xdd>;

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				fastchg_suspend {
					linux,phandle = <0xe2>;
					phandle = <0xe2>;

					mux {
						pins = "gpio119";
						function = "gpio";
					};

					config {
						pins = "gpio119";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				usb_sw_active {
					linux,phandle = <0xde>;
					phandle = <0xde>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				ap_clk_suspend {
					linux,phandle = <0xe3>;
					phandle = <0xe3>;

					mux {
						pins = "gpio75";
						function = "gpio";
					};

					config {
						pins = "gpio75";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				ap_clk_active {
					linux,phandle = <0xdf>;
					phandle = <0xdf>;

					mux {
						pins = "gpio75";
						function = "gpio";
					};

					config {
						pins = "gpio75";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				ap_data_suspend {
					linux,phandle = <0xe4>;
					phandle = <0xe4>;

					mux {
						pins = "gpio74";
						function = "gpio";
					};

					config {
						pins = "gpio74";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				ap_data_active {
					linux,phandle = <0xe0>;
					phandle = <0xe0>;

					mux {
						pins = "gpio74";
						function = "gpio";
					};

					config {
						pins = "gpio74";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				usb_sw_suspend {
					linux,phandle = <0xe1>;
					phandle = <0xe1>;

					mux {
						pins = "gpio135";
						function = "gpio";
					};

					config {
						pins = "gpio135";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			ts_mux {

				ts_active {
					linux,phandle = <0xd8>;
					phandle = <0xd8>;

					mux {
						pins = "gpio89", "gpio125", "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio89", "gpio125", "gpio49";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				ts_suspend {
					linux,phandle = <0xd9>;
					phandle = <0xd9>;

					mux {
						pins = "gpio89", "gpio125", "gpio49";
						function = "gpio";
					};

					config {
						pins = "gpio89", "gpio125", "gpio49";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			nfc_spi_irq_active {

				mux {
					pins = "gpio34";
					function = "gpio";
				};

				config {
					pins = "gpio34";
					drive-strength = <0x10>;
					bias-pull-up;
				};
			};

			nfc_spi_irq_suspend {

				mux {
					pins = "gpio34";
					function = "gpio";
				};

				config {
					pins = "gpio34";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			tri_state_key_mux {

				tri_state_key_active {
					linux,phandle = <0x1f5>;
					phandle = <0x1f5>;

					mux {
						pins = "gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				tri_state_key_suspend {
					linux,phandle = <0x1f6>;
					phandle = <0x1f6>;

					mux {
						pins = "gpio77";
						function = "gpio";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			i2c_12 {

				i2c_12_active {
					linux,phandle = <0xd4>;
					phandle = <0xd4>;

					mux {
						pins = "gpio87", "gpio88";
						function = "blsp_i2c12";
					};

					config {
						pins = "gpio87", "gpio88";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_12_sleep {
					linux,phandle = <0xd5>;
					phandle = <0xd5>;

					mux {
						pins = "gpio87", "gpio88";
						function = "blsp_i2c12";
					};

					config {
						pins = "gpio87", "gpio88";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			i2c_6 {

				i2c_6_active {
					linux,phandle = <0xdb>;
					phandle = <0xdb>;

					mux {
						pins = "gpio27", "gpio28";
						function = "blsp_i2c6";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_6_sleep {
					linux,phandle = <0xdc>;
					phandle = <0xdc>;

					mux {
						pins = "gpio27", "gpio28";
						function = "blsp_i2c6";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			i2c_7 {

				i2c_7_active {
					linux,phandle = <0xe5>;
					phandle = <0xe5>;

					mux {
						pins = "gpio55", "gpio56";
						function = "blsp_i2c7";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_7_sleep {
					linux,phandle = <0xe6>;
					phandle = <0xe6>;

					mux {
						pins = "gpio55", "gpio56";
						function = "blsp_i2c7";
					};

					config {
						pins = "gpio55", "gpio56";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			tk_mux {

				tk_active {
					linux,phandle = <0xed>;
					phandle = <0xed>;

					mux {
						pins = "gpio14", "gpio76", "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio76", "gpio132";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};

				tk_suspend {
					linux,phandle = <0xee>;
					phandle = <0xee>;

					mux {
						pins = "gpio14", "gpio76", "gpio132";
						function = "gpio";
					};

					config {
						pins = "gpio14", "gpio76", "gpio132";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					linux,phandle = <0xe8>;
					phandle = <0xe8>;

					mux {
						pins = "gpio47", "gpio48";
						function = "blsp_i2c3";
					};

					config {
						pins = "gpio47", "gpio48";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				i2c_3_sleep {
					linux,phandle = <0xe9>;
					phandle = <0xe9>;

					mux {
						pins = "gpio47", "gpio48";
						function = "blsp_i2c3";
					};

					config {
						pins = "gpio47", "gpio48";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			i2c_8 {

				i2c_8_active {
					linux,phandle = <0xea>;
					phandle = <0xea>;

					mux {
						pins = "gpio6", "gpio7";
						function = "blsp_i2c8";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x10>;
						bias-disable;
					};
				};

				i2c_8_sleep {
					linux,phandle = <0xeb>;
					phandle = <0xeb>;

					mux {
						pins = "gpio6", "gpio7";
						function = "blsp_i2c8";
					};

					config {
						pins = "gpio6", "gpio7";
						drive-strength = <0x10>;
						bias-pull-up;
					};
				};
			};

			pmx_rd_nfc_int {

				active {

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};

				suspend {

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};
			};

			pmx_nfc_reset {

				active {

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};

				suspend {

					mux {
						pins = "gpio12";
						function = "gpio";
					};

					config {
						pins = "gpio12";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			spi_0 {

				spi_0_active {
					linux,phandle = <0x15f>;
					phandle = <0x15f>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "blsp_spi1";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};

				spi_0_sleep {
					linux,phandle = <0x161>;
					phandle = <0x161>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "blsp_spi1";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};
			};

			spi_0_cs {

				spi_0_cs_active {
					linux,phandle = <0x160>;
					phandle = <0x160>;

					mux {
						pins = "gpio90";
						function = "blsp1_spi";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x6>;
						bias-pull-up;
					};
				};

				spi_0_cs_sleep {
					linux,phandle = <0x162>;
					phandle = <0x162>;

					mux {
						pins = "gpio90";
						function = "gpio";
					};

					config {
						pins = "gpio90";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			spi_9 {

				spi_9_active {
					linux,phandle = <0xcb>;
					phandle = <0xcb>;

					mux {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						function = "blsp_spi9";
					};

					config {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				spi_9_sleep {
					linux,phandle = <0xcc>;
					phandle = <0xcc>;

					mux {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						function = "blsp_spi9";
					};

					config {
						pins = "gpio49", "gpio50", "gpio51", "gpio52";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			spi_10 {

				spi_10_active {
					linux,phandle = <0xcd>;
					phandle = <0xcd>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "blsp_spi10";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				spi_10_sleep {
					linux,phandle = <0xce>;
					phandle = <0xce>;

					mux {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						function = "blsp_spi10";
					};

					config {
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			spi_12 {

				spi_12_active {
					linux,phandle = <0xcf>;
					phandle = <0xcf>;

					mux {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						function = "blsp_spi12";
					};

					config {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				spi_12_sleep {
					linux,phandle = <0xd0>;
					phandle = <0xd0>;

					mux {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						function = "blsp_spi12";
					};

					config {
						pins = "gpio85", "gpio86", "gpio87", "gpio88";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					linux,phandle = <0x128>;
					phandle = <0x128>;

					mux {
						pins = "gpio36";
						function = "pci_e0";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_perst_default {
					linux,phandle = <0x129>;
					phandle = <0x129>;

					mux {
						pins = "gpio35";
						function = "gpio";
					};

					config {
						pins = "gpio35";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie0_wake_default {
					linux,phandle = <0x12a>;
					phandle = <0x12a>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				pcie0_clkreq_sleep {
					linux,phandle = <0x12b>;
					phandle = <0x12b>;

					mux {
						pins = "gpio36";
						function = "gpio";
					};

					config {
						pins = "gpio36";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				pcie0_wake_sleep {
					linux,phandle = <0x12c>;
					phandle = <0x12c>;

					mux {
						pins = "gpio37";
						function = "gpio";
					};

					config {
						pins = "gpio37";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					linux,phandle = <0x131>;
					phandle = <0x131>;
				};

				pcie1_perst_default {
					linux,phandle = <0x132>;
					phandle = <0x132>;
				};

				pcie1_wake_default {
					linux,phandle = <0x133>;
					phandle = <0x133>;
				};

				pcie1_clkreq_sleep {
					linux,phandle = <0x134>;
					phandle = <0x134>;
				};

				pcie1_wake_sleep {
					linux,phandle = <0x135>;
					phandle = <0x135>;
				};
			};

			pcie2 {

				pcie2_clkreq_default {
					linux,phandle = <0x138>;
					phandle = <0x138>;
				};

				pcie2_perst_default {
					linux,phandle = <0x139>;
					phandle = <0x139>;
				};

				pcie2_wake_default {
					linux,phandle = <0x13a>;
					phandle = <0x13a>;

					mux {
						pins = "gpio116";
						function = "gpio";
					};

					config {
						pins = "gpio116";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pcie2_clkreq_sleep {
					linux,phandle = <0x13b>;
					phandle = <0x13b>;
				};

				pcie2_wake_sleep {
					linux,phandle = <0x13c>;
					phandle = <0x13c>;
				};
			};

			wcd9xxx_intr {

				wcd_intr_default {
					linux,phandle = <0x104>;
					phandle = <0x104>;

					mux {
						pins = "gpio54";
						function = "gpio";
					};

					config {
						pins = "gpio54";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};
			};

			cdc_reset_ctrl {

				cdc_reset_sleep {
					linux,phandle = <0x10c>;
					phandle = <0x10c>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x10>;
						bias-disable;
						output-low;
					};
				};

				cdc_reset_active {
					linux,phandle = <0x10b>;
					phandle = <0x10b>;

					mux {
						pins = "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio64";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm {

				pri_aux_pcm_sleep {
					linux,phandle = <0x19e>;
					phandle = <0x19e>;

					mux {
						pins = "gpio65", "gpio66";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio65", "gpio66";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pri_aux_pcm_active {
					linux,phandle = <0x19b>;
					phandle = <0x19b>;

					mux {
						pins = "gpio65", "gpio66";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio65", "gpio66";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep {
					linux,phandle = <0x19f>;
					phandle = <0x19f>;

					mux {
						pins = "gpio67";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pri_aux_pcm_din_active {
					linux,phandle = <0x19c>;
					phandle = <0x19c>;

					mux {
						pins = "gpio67";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio67";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_sleep {
					linux,phandle = <0x1a0>;
					phandle = <0x1a0>;

					mux {
						pins = "gpio68";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				pri_aux_pcm_dout_active {
					linux,phandle = <0x19d>;
					phandle = <0x19d>;

					mux {
						pins = "gpio68";
						function = "pri_mi2s";
					};

					config {
						pins = "gpio68";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			spkr_i2s_clk_pin {

				spkr_i2s_clk_sleep {
					linux,phandle = <0x105>;
					phandle = <0x105>;

					mux {
						pins = "gpio69";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio69";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				spkr_i2s_clk_active {
					linux,phandle = <0x106>;
					phandle = <0x106>;

					mux {
						pins = "gpio69";
						function = "spkr_i2s";
					};

					config {
						pins = "gpio69";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			cnss_pins {

				cnss_default {
					linux,phandle = <0x157>;
					phandle = <0x157>;

					mux {
						pins = "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio46";
						drive-strength = <0x10>;
						bias-pull-down;
					};
				};
			};

			quat_mi2s {

				quat_mi2s_sleep {
					linux,phandle = <0x1a4>;
					phandle = <0x1a4>;

					mux {
						pins = "gpio58", "gpio59";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio58", "gpio59";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_mi2s_active {
					linux,phandle = <0x1a1>;
					phandle = <0x1a1>;

					mux {
						pins = "gpio58", "gpio59";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio58", "gpio59";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_mi2s_mclk {

				quat_mi2s_mclk_sleep {

					mux {
						pins = "gpio57";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_mi2s_mclk_active {

					mux {
						pins = "gpio57";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio57";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd0 {

				quat_mi2s_sd0_sleep {
					linux,phandle = <0x1a5>;
					phandle = <0x1a5>;

					mux {
						pins = "gpio60";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_mi2s_sd0_active {
					linux,phandle = <0x1a2>;
					phandle = <0x1a2>;

					mux {
						pins = "gpio60";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_mi2s_sd1 {

				quat_mi2s_sd1_sleep {
					linux,phandle = <0x1a6>;
					phandle = <0x1a6>;

					mux {
						pins = "gpio61";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_mi2s_sd1_active {
					linux,phandle = <0x1a3>;
					phandle = <0x1a3>;

					mux {
						pins = "gpio61";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_tdm {

				tert_tdm_sleep {

					mux {
						pins = "gpio75", "gpio76";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio75", "gpio76";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				tert_tdm_active {

					mux {
						pins = "gpio75", "gpio76";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio75", "gpio76";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep {

					mux {
						pins = "gpio77";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				tert_tdm_din_active {

					mux {
						pins = "gpio77";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio77";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_sleep {

					mux {
						pins = "gpio78";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				tert_tdm_dout_active {

					mux {
						pins = "gpio78";
						function = "ter_mi2s";
					};

					config {
						pins = "gpio78";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_tdm {

				quat_tdm_sleep {

					mux {
						pins = "gpio58", "gpio59";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio58", "gpio59";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_tdm_active {

					mux {
						pins = "gpio58", "gpio59";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio58", "gpio59";
						drive-strength = <0x8>;
						bias-disable;
						output-high;
					};
				};
			};

			quat_tdm_din {

				quat_tdm_din_sleep {

					mux {
						pins = "gpio60";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_tdm_din_active {

					mux {
						pins = "gpio60";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio60";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			quat_tdm_dout {

				quat_tdm_dout_sleep {

					mux {
						pins = "gpio61";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				quat_tdm_dout_active {

					mux {
						pins = "gpio61";
						function = "qua_mi2s";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			cci0_active {
				linux,phandle = <0x1c3>;
				phandle = <0x1c3>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				linux,phandle = <0x1c5>;
				phandle = <0x1c5>;

				mux {
					pins = "gpio17", "gpio18";
					function = "cci_i2c";
				};

				config {
					pins = "gpio17", "gpio18";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				linux,phandle = <0x1c4>;
				phandle = <0x1c4>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				linux,phandle = <0x1c6>;
				phandle = <0x1c6>;

				mux {
					pins = "gpio19", "gpio20";
					function = "cci_i2c";
				};

				config {
					pins = "gpio19", "gpio20";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {
				linux,phandle = <0x1cf>;
				phandle = <0x1cf>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				linux,phandle = <0x1d1>;
				phandle = <0x1d1>;

				mux {
					pins = "gpio13";
					function = "cam_mclk";
				};

				config {
					pins = "gpio13";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_active {
				linux,phandle = <0x1d0>;
				phandle = <0x1d0>;

				mux {
					pins = "gpio30", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio30", "gpio39";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear_suspend {
				linux,phandle = <0x1d2>;
				phandle = <0x1d2>;

				mux {
					pins = "gpio30", "gpio39";
					function = "gpio";
				};

				config {
					pins = "gpio30", "gpio39";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_csi0_sensor_active {

				cam_rear_active_cfg {
					pins = "gpio25", "gpio26";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_csi0_sensor_suspend {

				cam_rear_suspend_cfg {
					pins = "gpio25", "gpio26";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_csi2_sensor_active {

				cam_rear_active_cfg {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_csi1_sensor_active {
			};

			cam_csi1_sensor_suspend {
			};

			cam_csi2_sensor_suspend {

				cam_rear_suspend_cfg {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_active {

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {

				mux {
					pins = "gpio14";
					function = "cam_mclk";
				};

				config {
					pins = "gpio14";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear2_active {

				mux {
					pins = "gpio63", "gpio62";
					function = "gpio";
				};

				config {
					pins = "gpio63", "gpio62";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear2_sus {

				cam_sensor_rear2_suspend {

					mux {
						pins = "gpio63", "gpio62";
						function = "gpio";
					};

					config {
						pins = "gpio63", "gpio62";
						bias-disable;
						drive-strength = <0x2>;
					};
				};
			};

			cam_sensor_mclk2_active {
				linux,phandle = <0x1d5>;
				phandle = <0x1d5>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				linux,phandle = <0x1d7>;
				phandle = <0x1d7>;

				mux {
					pins = "gpio15";
					function = "cam_mclk";
				};

				config {
					pins = "gpio15";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_active {
				linux,phandle = <0x1d6>;
				phandle = <0x1d6>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front_suspend {
				linux,phandle = <0x1d8>;
				phandle = <0x1d8>;

				mux {
					pins = "gpio23";
					function = "gpio";
				};

				config {
					pins = "gpio23";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			seta_1 {

				mux {
					pins = "gpio27";
					function = "gpio";
				};

				config {
					pins = "gpio27";
					function = "qdss_tracectl_a";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_2 {

				mux {
					pins = "gpio28";
					function = "qdss_tracectl_a";
				};

				config {
					pins = "gpio28";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_3 {

				mux {
					pins = "gpio53";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio53";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_4 {

				mux {
					pins = "gpio54";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio54";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_5 {

				mux {
					pins = "gpio63";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio63";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_6 {

				mux {
					pins = "gpio64";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio64";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_7 {

				mux {
					pins = "gpio65";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio65";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_8 {

				mux {
					pins = "gpio66";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio66";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_9 {

				mux {
					pins = "gpio67";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio67";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_10 {

				mux {
					pins = "gpio74";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio74";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_11 {

				mux {
					pins = "gpio75";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio75";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_12 {

				mux {
					pins = "gpio76";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio76";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_13 {

				mux {
					pins = "gpio77";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio77";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_14 {

				mux {
					pins = "gpio85";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio85";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_15 {

				mux {
					pins = "gpio86";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio86";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_16 {

				mux {
					pins = "gpio87";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio87";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_17 {

				mux {
					pins = "gpio89";
					function = "qdss_tracedata_a";
				};

				config {
					pins = "gpio89";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			seta_18 {

				mux {
				};

				config {
				};
			};

			setb_1 {

				mux {
					pins = "gpio13";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio13";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_2 {

				mux {
					pins = "gpio14";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio14";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_3 {

				mux {
					pins = "gpio15";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio15";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_4 {

				mux {
					pins = "gpio16";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio16";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_5 {

				mux {
					pins = "gpio17";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio17";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_6 {

				mux {
					pins = "gpio18";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio18";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_7 {

				mux {
					pins = "gpio19";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio19";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_8 {

				mux {
					pins = "gpio21";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio21";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_9 {

				mux {
					pins = "gpio22";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio22";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_10 {

				mux {
					pins = "gpio23";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio23";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_11 {

				mux {
					pins = "gpio26";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio26";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_12 {

				mux {
					pins = "gpio29";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio29";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_13 {

				mux {
					pins = "gpio57";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio57";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_14 {

				mux {
					pins = "gpio58";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio58";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_15 {

				mux {
					pins = "gpio91";
					function = "qdss_traceclk_b";
				};

				config {
					pins = "gpio91";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_16 {

				mux {
					pins = "gpio92";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio92";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_17 {

				mux {
					pins = "gpio93";
					function = "qdss_tracedata_b";
				};

				config {
					pins = "gpio93";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			setb_18 {

				mux {
					pins = "gpio94";
					function = "qdss_tracectl_b";
				};

				config {
					pins = "gpio94";
					drive-strength = <0x10>;
					bias-disable;
				};
			};

			trigout_a {
				linux,phandle = <0x1ef>;
				phandle = <0x1ef>;

				mux {
					pins = "gpio25";
					function = "qdss_cti_trig_out_a";
				};

				config {
					pins = "gpio25";
					drive-strength = <0x2>;
					bias-disable;
				};
			};

			tsif0_signals_active {
				linux,phandle = <0x107>;
				phandle = <0x107>;

				tsif1_clk {
					pins = "gpio89";
					function = "tsif1_clk";
				};

				tsif1_en {
				};

				tsif1_data {
					pins = "gpio91";
					function = "tsif1_data";
				};

				signals_cfg {
					pins = "gpio89", "gpio91";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif0_sync_active {
				linux,phandle = <0x108>;
				phandle = <0x108>;

				tsif1_sync {
					pins = "gpio39";
					function = "tsif1_sync";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif1_signals_active {
				linux,phandle = <0x109>;
				phandle = <0x109>;

				tsif2_clk {
					pins = "gpio93";
					function = "tsif2_clk";
				};

				tsif2_en {
					pins = "gpio94";
					function = "tsif2_en";
				};

				tsif2_data {
					pins = "gpio95";
					function = "tsif2_data";
				};

				signals_cfg {
					pins = "gpio93", "gpio94", "gpio95";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			tsif1_sync_active {
				linux,phandle = <0x10a>;
				phandle = <0x10a>;

				tsif2_sync {
					pins = "gpio96";
					function = "tsif2_sync";
					drive_strength = <0x2>;
					bias-pull-down;
				};
			};

			pmx_gpio_switch {

				pmx_gpio_switch_pin_active {
					linux,phandle = <0x1f7>;
					phandle = <0x1f7>;

					mux {
						pins = "gpio97", "gpio98", "gpio100", "gpio115", "gpio127", "gpio133", "gpio136";
						function = "gpio";
					};

					config {
						pins = "gpio97", "gpio98", "gpio100", "gpio115", "gpio127", "gpio133", "gpio136";
						drive-strength = <0x6>;
						bias-pull-up;
						output-high;
					};
				};

				pmx_gpio_switch_pin_suspend {
					linux,phandle = <0x1f8>;
					phandle = <0x1f8>;

					mux {
						pins = "gpio97", "gpio98", "gpio100", "gpio115", "gpio127", "gpio133", "gpio136";
						function = "gpio";
					};

					config {
						pins = "gpio97", "gpio98", "gpio100", "gpio115", "gpio127", "gpio133", "gpio136";
						drive-strength = <0x6>;
						bias-disable;
						output-high;
					};
				};
			};
		};

		qcom,camera-flash {
			cell-index = <0x0>;
			compatible = "qcom,camera-flash";
			qcom,flash-source = <0x1f0 0x1f1>;
			qcom,torch-source = <0x1f2 0x1f3>;
			qcom,switch-source = <0x1f4>;
			linux,phandle = <0x1c9>;
			phandle = <0x1c9>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x2>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0xa>;
			};
		};

		dsi_panel_pwr_supply_amoled {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-max-voltage = <0x1b7740>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "lab";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
			};

			qcom,panel-supply-entry@2 {
				reg = <0x2>;
				qcom,supply-name = "ibb";
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-disable-load = <0x64>;
				qcom,supply-post-on-sleep = <0x14>;
			};

			qcom,panel-supply-entry@3 {
				reg = <0x3>;
				qcom,supply-name = "oled-vdda";
				qcom,supply-min-voltage = <0x2dc6c0>;
				qcom,supply-max-voltage = <0x2dc6c0>;
				qcom,supply-enable-load = <0xd13a8>;
				qcom,supply-disable-load = <0x0>;
				qcom,supply-post-on-sleep = <0x0>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			linux,phandle = <0x1b>;
			phandle = <0x1b>;

			qcom,panel-supply-entry@0 {
				reg = <0x0>;
				qcom,supply-name = "vddio";
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x50>;
			};

			qcom,panel-supply-entry@1 {
				reg = <0x1>;
				qcom,supply-name = "oled-vdda";
				qcom,supply-min-voltage = <0x20ce70>;
				qcom,supply-max-voltage = <0x20ce70>;
				qcom,supply-enable-load = <0xf230>;
				qcom,supply-disable-load = <0x0>;
			};
		};

		tri_state_key {
			compatible = "oneplus,tri-state-key";
			interrupt-parent = <0x2d>;
			tristate,gpio_key2 = <0xef 0x4 0x0>;
			tristate,gpio_key1 = <0xef 0x6 0x0>;
			tristate,gpio_key3 = <0xef 0x5 0x0>;
			#pinctrl-names = "pmx_tri_state_key_active", "pmx_tri_state_key_suspend";
			#pinctrl-0 = <0x1f5>;
			#pinctrl-1 = <0x1f6>;
		};

		fpc_fpc1020 {
			compatible = "fpc,fpc1020";
			interrupt-parent = <0x2d>;
			fpc,reset-gpio = <0x2d 0x56 0x0>;
			fpc,irq-gpio = <0x2d 0x5f 0x0>;
			fpc,gpio_id0 = <0x2d 0x19 0x0>;
			fpc,gpio_id1 = <0x2d 0x8f 0x0>;
			fpc,gpio_1V8_EN = <0x2d 0xe 0x0>;
			#vcc_spi-supply = <0xec>;
			#vdd_ana-supply = <0xec>;
			#vdd_io-supply = <0xd7>;
			#pinctrl-names = "pmx_tri_state_key_active", "pmx_tri_state_key_suspend";
			#pinctrl-0 = <0x1f5>;
			#pinctrl-1 = <0x1f6>;
		};

		gen-vkeys {
			compatible = "qcom,gen-vkeys";
			label = "synaptics_dsx";
			qcom,disp-maxx = <0x63f>;
			qcom,disp-maxy = <0x9ff>;
			qcom,panel-maxx = <0x63f>;
			qcom,panel-maxy = <0xa8f>;
			qcom,key-codes = <0x9e 0x8b 0x66 0xd9>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			input-name = "gpio-keys";

			vol_up {
				label = "volume_up";
				gpios = <0xef 0x3 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x73>;
				debounce-interval = <0xf>;
			};

			vol_down {
				label = "volume_down";
				gpios = <0xef 0x2 0x1>;
				linux,input-type = <0x1>;
				linux,code = <0x72>;
				debounce-interval = <0xf>;
			};

			hallsensor_key {
				label = "hallsensor_key";
				gpios = <0x2d 0x7c 0x1>;
				interrupt-parent = <0x2d>;
				interrupts = <0x7c 0x0>;
				linux,input-type = <0x5>;
				linux,code = <0x0>;
				gpio-key,wakeup;
				debounce-interval = <0xf>;
			};
		};

		gpio_switch {
			compatible = "oneplus,gpio_switch";
			gpios = <0x2d 0x61 0x0 0x2d 0x62 0x0 0x2d 0x64 0x0 0x2d 0x73 0x0 0x2d 0x7f 0x0 0x2d 0x85 0x0 0x2d 0x88 0x0>;
			pinctrl-names = "gpio_switch_pin_active", "gpio_switch_pin_suspend";
			pinctrl-0 = <0x1f7>;
			pinctrl-1 = <0x1f8>;
		};
	};

	chosen {
		bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1";
	};

	aliases {
		sdhc1 = "/soc/sdhci@7464900";
		sdhc2 = "/soc/sdhci@74A4900";
		smd7 = "/soc/qcom,smdtty/qcom,smdtty-data1";
		smd8 = "/soc/qcom,smdtty/qcom,smdtty-data4";
		smd11 = "/soc/qcom,smdtty/qcom,smdtty-data11";
		smd21 = "/soc/qcom,smdtty/qcom,smdtty-data21";
		smd36 = "/soc/qcom,smdtty/smdtty-loopback";
		pci-domain0 = "/soc/qcom,pcie@00600000";
		i2c3 = "/soc/i2c@7577000";
		i2c6 = "/soc/i2c@757a000";
		i2c7 = "/soc/i2c@75b5000";
		i2c8 = "/soc/i2c@75b6000";
		i2c12 = "/soc/i2c@75ba000";
		spi0 = "/soc/spi@7575000";
		spi9 = "/soc/spi@75B7000";
		spi10 = "/soc/spi@75B8000";
		spi12 = "/soc/spi@75BA000";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		removed_regions@85800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x85800000 0x0 0x3000000>;
		};

		peripheral_region@8ea00000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x8ea00000 0x0 0x2b00000>;
			linux,phandle = <0x150>;
			phandle = <0x150>;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x100000>;
			size = <0x0 0x400000>;
			linux,phandle = <0x10>;
			phandle = <0x10>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			linux,phandle = <0x11>;
			phandle = <0x11>;
		};

		secure_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x200000>;
			size = <0x0 0x5c00000>;
			linux,phandle = <0x12>;
			phandle = <0x12>;
		};

		modem_region@88800000 {
			compatible = "removed-dma-pool";
			no-map;
			reg = <0x0 0x88800000 0x0 0x6200000>;
			linux,phandle = <0x15c>;
			phandle = <0x15c>;
		};

		dfps_data_mem@83400000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x83400000 0x0 0x1000>;
			label = "dfps_data_mem";
			linux,phandle = <0x37>;
			phandle = <0x37>;
		};

		cont_splash_mem@83401000 {
			reg = <0x0 0x83401000 0x0 0x23ff000>;
			label = "cont_splash_mem";
			linux,phandle = <0x18>;
			phandle = <0x18>;
		};

		ramoops_mem@ac000000 {
			reg = <0x0 0xac000000 0x0 0x200000>;
			label = "ramoops_mem";
			linux,phandle = <0x1ad>;
			phandle = <0x1ad>;
		};

		param_mem@ac200000 {
			reg = <0x0 0xac200000 0x0 0x100000>;
			label = "param_mem";
		};

		bootloader_log_mem@ac300000 {
			reg = <0x0 0xac300000 0x0 0x100000>;
			label = "bootloader_log_mem";
			linux,phandle = <0x1ae>;
			phandle = <0x1ae>;
		};

		mtp_mem@ac400000 {
			reg = <0x0 0xac400000 0x0 0x100000>;
			label = "mtp_mem";
		};

		cont_splash_mem_hdmi@b1c00000 {
			reg = <0x0 0xb1c00000 0x0 0x23ff000>;
			label = "cont_splash_mem_hdmi";
			linux,phandle = <0x19>;
			phandle = <0x19>;
		};
	};

	bt_qca6174 {
		compatible = "qca,qca6174";
		qca,bt-reset-gpio = <0xef 0x13 0x0>;
		qca,bt-vdd-core-supply = <0x156>;
		qca,bt-vdd-pa-supply = <0x154>;
		qca,bt-vdd-io-supply = <0xd7>;
		qca,bt-vdd-xtal-supply = <0x155>;
		qca,bt-chip-pwd-voltage-level = <0x13d620 0x13d620>;
		qca,bt-vdd-io-voltage-level = <0x1b7740 0x1b7740>;
		qca,bt-vdd-xtal-voltage-level = <0x1b7740 0x1b7740>;
	};

	qcom,battery-data {
		qcom,batt-id-range-pct = <0xf>;
		linux,phandle = <0x14c>;
		phandle = <0x14c>;

		qcom,itech-3000mah {
			qcom,max-voltage-uv = <0x41eb00>;
			qcom,v-cutoff-uv = <0x33e140>;
			qcom,chg-term-ua = <0x186a0>;
			qcom,batt-id-kohm = <0x64>;
			qcom,battery-type = "itech_3000mah";
			qcom,chg-rslow-comp-c1 = <0x429ac8>;
			qcom,chg-rslow-comp-c2 = <0x835ce8>;
			qcom,chg-rslow-comp-thr = <0xbe>;
			qcom,chg-rs-to-rslow = <0xb9ca8>;
			qcom,fastchg-current-ma = <0x7d0>;
			qcom,fg-cc-cv-threshold-mv = <0x10f4>;
			qcom,checksum = <0xb7c>;
			qcom,fg-profile-data = <0xf0836b7d 0x6681ec77 0x4383e35a 0x7c81338d 0xe181ec98 0x7bb5f8bb 0x5b12e283 0x4a7c6380 0xcf755083 0xfd5a8382 0xe68e1282 0xb69a1abe 0xbecb550e 0x960be05a 0xce6e71fd 0x2a317e47 0xcf400000 0xdb450f32 0xaf310000 0x0 0x0 0xe36a6069 0x9e6d4783 0x137c2370 0xb748f80 0xdb751768 0xba75bfb3 0x215b69b5 0x6ca0710c 0x2800ff36 0xf0113003 0xe>;
		};
	};
};
