verilog xil_defaultlib --include "../../../../mo6-digitaal-pong.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_peddels_hoogte_0/sim/design_1_peddels_hoogte_0.v" \
"../../../bd/design_1/ip/design_1_peddels_hoogte_1/sim/design_1_peddels_hoogte_1.v" \
"../../../bd/design_1/ip/design_1_peddels_hoogte_2/sim/design_1_peddels_hoogte_2.v" \
"../../../bd/design_1/ip/design_1_peddels_hoogte_3/sim/design_1_peddels_hoogte_3.v" \
"../../../bd/design_1/ip/design_1_peddels_hoogte_4/sim/design_1_peddels_hoogte_4.v" \
"../../../bd/design_1/ip/design_1_scherm_hoogte_0/sim/design_1_scherm_hoogte_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
