#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 18 16:46:19 2019
# Process ID: 6508
# Current directory: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11680 C:\Users\plane\Documents\ETSIT\DSED\PROYECTO\dsed_audio\dsed_audio.xpr
# Log file: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/vivado.log
# Journal file: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 872.656 ; gain = 143.996
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jan 18 16:51:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Fri Jan 18 16:51:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1769.777 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1769.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1840.855 ; gain = 914.934
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 18 16:59:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Jan 18 17:10:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Fri Jan 18 17:10:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2538.332 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2538.332 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.855 ; gain = 31.965
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 18 17:13:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/controlador.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: controlador
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2568.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/controlador.vhd:46]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'U_interface' of component 'audio_interface' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/controlador.vhd:85]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/generador_en_salida_clk_micro/generador_en_salida_clk_micro.srcs/sources_1/new/en_4_cycles.vhd:35' bound to instance 'ENA_4_CYCLES' of component 'en_4_cycles' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:96]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/generador_en_salida_clk_micro/generador_en_salida_clk_micro.srcs/sources_1/new/en_4_cycles.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (1#1) [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/generador_en_salida_clk_micro/generador_en_salida_clk_micro.srcs/sources_1/new/en_4_cycles.vhd:43]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:37' bound to instance 'FSMD_MICRO' of component 'FSMD_microphone' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:103]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:46]
WARNING: [Synth 8-614] signal 'aux_sample_out_next' is read in the process but is not in the sensitivity list [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:73]
WARNING: [Synth 8-614] signal 'fin_cycle_next' is read in the process but is not in the sensitivity list [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:46]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/pwm.vhd:37' bound to instance 'PWM_U' of component 'pwm' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:112]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/pwm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/pwm.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'clk_12Mhz' declared at 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/.Xil/Vivado-6508-LAPTOP-5517OUSU/realtime/clk_12Mhz_stub.vhdl:5' bound to instance 'U_clk12Mhz' of component 'clk_12Mhz' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/controlador.vhd:100]
INFO: [Synth 8-638] synthesizing module 'clk_12Mhz' [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/.Xil/Vivado-6508-LAPTOP-5517OUSU/realtime/clk_12Mhz_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'controlador' (5#1) [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/controlador.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2568.988 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2568.988 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2568.988 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.dcp' for cell 'U_clk12Mhz'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_board.xdc] for cell 'U_clk12Mhz/inst'
Finished Parsing XDC File [c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_board.xdc] for cell 'U_clk12Mhz/inst'
Parsing XDC File [c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.xdc] for cell 'U_clk12Mhz/inst'
Finished Parsing XDC File [c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.xdc] for cell 'U_clk12Mhz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/constrs_1/imports/LABORATORIO/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/constrs_1/imports/LABORATORIO/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.246 ; gain = 77.258
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.246 ; gain = 77.258
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz_clk_12Mhz_clk_wiz [clk_12mhz_clk_12mhz_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz [clk_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_filter [control_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_mux [ram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized9\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized9\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized10\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized10\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized11\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized11\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized12\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized12\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized13\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized13\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized14\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized14\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized15\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized15\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized16\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized16\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized17\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized17\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized18\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized18\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized0\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized0\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized19\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized19\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized20\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized20\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized21\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized21\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized22\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized22\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized23\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized23\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized24\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized24\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized25\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized25\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized26\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized26\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized27\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized27\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized28\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized28\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized1\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized1\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized29\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized29\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized30\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized30\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized31\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized31\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized32\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized32\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized33\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized33\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized34\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized34\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized35\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized35\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized36\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized36\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized37\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized37\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized38\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized38\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized2\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized2\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized39\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized39\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized40\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized40\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized41\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized41\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized42\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized42\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized43\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized43\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized44\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized44\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized45\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized45\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized46\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized46\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized47\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized47\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized48\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized48\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized3\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized3\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized49\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized49\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized50\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized50\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized51\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized51\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized52\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized52\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized53\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized53\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized54\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized54\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized55\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized55\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized56\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized56\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized57\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized57\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized58\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized58\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized4\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized4\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized59\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized59\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized60\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized60\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized61\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized61\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized62\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized62\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized5\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized5\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized6\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized6\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized7\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized7\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized8\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized8\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth [ram_blk_mem_gen_v8_4_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1 [ram_blk_mem_gen_v8_4_1_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_system [controller_system_default]
Compiling architecture behavioral of entity xil_defaultlib.bit_converter [bit_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_global_tb
Built simulation snapshot audio_global_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2646.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 2646.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2653.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_global_tb_behav -key {Behavioral:sim_1:Functional:audio_global_tb} -tclbatch {audio_global_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source audio_global_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_global_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2653.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_global_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_global_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz_clk_12Mhz_clk_wiz [clk_12mhz_clk_12mhz_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz [clk_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_filter [control_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_mux [ram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized9\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized9\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized10\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized10\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized11\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized11\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized12\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized12\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized13\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized13\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized14\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized14\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized15\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized15\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized16\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized16\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized17\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized17\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized18\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized18\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized0\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized0\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized19\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized19\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized20\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized20\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized21\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized21\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized22\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized22\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized23\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized23\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized24\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized24\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized25\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized25\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized26\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized26\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized27\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized27\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized28\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized28\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized1\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized1\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized29\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized29\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized30\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized30\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized31\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized31\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized32\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized32\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized33\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized33\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized34\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized34\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized35\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized35\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized36\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized36\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized37\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized37\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized38\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized38\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized2\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized2\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized39\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized39\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized40\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized40\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized41\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized41\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized42\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized42\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized43\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized43\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized44\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized44\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized45\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized45\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized46\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized46\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized47\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized47\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized48\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized48\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized3\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized3\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized49\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized49\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized50\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized50\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized51\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized51\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized52\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized52\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized53\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized53\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized54\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized54\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized55\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized55\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized56\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized56\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized57\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized57\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized58\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized58\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized4\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized4\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized59\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized59\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized60\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized60\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized61\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized61\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized62\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized62\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized5\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized5\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized6\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized6\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized7\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized7\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized8\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized8\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth [ram_blk_mem_gen_v8_4_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1 [ram_blk_mem_gen_v8_4_1_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_system [controller_system_default]
Compiling architecture behavioral of entity xil_defaultlib.bit_converter [bit_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_global_tb
Built simulation snapshot audio_global_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2653.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2653.723 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2653.723 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2653.723 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 2653.723 ; gain = 0.000
set_property top dsed_audio [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri Jan 18 17:52:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/synth_1/runme.log
[Fri Jan 18 17:52:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 2800.152 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 2800.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Jan 18 17:56:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7684A
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.runs/impl_1/dsed_audio.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2871.484 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.package_dsed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=49.8...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz_clk_12Mhz_clk_wiz [clk_12mhz_clk_12mhz_clk_wiz_defa...]
Compiling architecture structure of entity xil_defaultlib.clk_12Mhz [clk_12mhz_default]
Compiling architecture behavioral of entity xil_defaultlib.en_4_cycles [en_4_cycles_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMD_microphone [fsmd_microphone_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_interface [audio_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.data_path [data_path_default]
Compiling architecture behavioral of entity xil_defaultlib.control_filter [control_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.fir_filter [fir_filter_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_mux [ram_blk_mem_gen_mux_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,ram_extensio...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_wrapper [ram_blk_mem_gen_prim_wrapper_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_prim_width [ram_blk_mem_gen_prim_width_defau...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized9\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized9\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized10\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized10\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized11\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized11\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized12\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized12\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized13\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized13\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized14\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized14\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized15\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized15\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized16\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized16\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized17\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized17\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized18\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized18\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized0\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized0\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized19\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized19\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized20\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized20\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized21\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized21\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized22\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized22\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized23\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized23\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized24\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized24\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized25\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized25\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized26\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized26\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized27\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized27\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized28\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized28\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized1\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized1\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized29\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized29\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized30\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized30\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized31\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized31\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized32\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized32\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized33\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized33\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized34\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized34\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized35\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized35\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized36\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized36\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized37\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized37\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized38\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized38\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized2\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized2\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized39\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized39\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized40\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized40\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized41\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized41\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized42\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized42\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized43\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized43\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized44\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized44\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized45\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized45\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized46\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized46\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized47\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized47\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized48\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized48\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized3\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized3\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized49\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized49\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized50\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized50\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized51\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized51\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized52\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized52\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized53\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized53\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized54\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized54\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized55\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized55\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized56\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized56\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized57\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized57\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized58\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized58\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized4\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized4\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized59\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized59\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized60\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized60\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized61\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized61\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized62\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized62\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized5\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized5\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized6\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized6\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized7\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized7\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_wrapper__parameterized8\ [\RAM_blk_mem_gen_prim_wrapper__p...]
Compiling architecture structure of entity xil_defaultlib.\RAM_blk_mem_gen_prim_width__parameterized8\ [\RAM_blk_mem_gen_prim_width__par...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_generic_cstr [ram_blk_mem_gen_generic_cstr_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_top [ram_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1_synth [ram_blk_mem_gen_v8_4_1_synth_def...]
Compiling architecture structure of entity xil_defaultlib.RAM_blk_mem_gen_v8_4_1 [ram_blk_mem_gen_v8_4_1_default]
Compiling architecture structure of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.controller_system [controller_system_default]
Compiling architecture behavioral of entity xil_defaultlib.bit_converter [bit_converter_default]
Compiling architecture behavioral of entity xil_defaultlib.dsed_audio [dsed_audio_default]
Compiling architecture behavioral of entity xil_defaultlib.audio_global_tb
Built simulation snapshot audio_global_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2906.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2906.477 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2906.477 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_global_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj audio_global_tb_vlog.prj"
"xvhdl --incr --relax -prj audio_global_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 28dc6fcce0d949889b154566cea1c7f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_global_tb_behav xil_defaultlib.audio_global_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:114]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/plane/Documents/ETSIT/DSED/PROYECTO/dsed_audio/dsed_audio.srcs/sources_1/imports/BLOQUE1/interfaz_microfono/interfaz_microfono.srcs/sources_1/new/FSMD_microphone.vhd:167]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.477 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
