

================================================================
== Vivado HLS Report for 'ModuleCompute_do_gen'
================================================================
* Date:           Thu Mar 25 13:23:35 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       20|       20|        20|          -|          -|  inf |    no    |
        | + Loop 1.1  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    139|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|      78|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      78|    217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ModuleCompute_macibs_U126  |ModuleCompute_macibs  | i0 + i1 * i1 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |g2_fu_152_p2           |     *    |      0|  0|  42|           8|           8|
    |grp_fu_183_p2          |     *    |      0|  0|  42|           8|           8|
    |i_fu_136_p2            |     +    |      0|  0|  13|           4|           1|
    |ap_block_state5        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln70_fu_130_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln74_fu_158_p2    |   icmp   |      0|  0|  13|          16|          16|
    |res_fu_142_p2          |    or    |      0|  0|   8|           8|           8|
    |select_ln74_fu_177_p3  |  select  |      0|  0|   8|           1|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 139|          50|          55|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |add_0_i_reg_96  |   9|          2|    8|         16|
    |ap_NS_fsm       |  33|          6|    1|          6|
    |e_blk_n         |   9|          2|    1|          2|
    |i_0_i_reg_107   |   9|          2|    4|          8|
    |rc_V_reg_83     |   9|          2|    8|         16|
    |s_blk_n         |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  78|         16|   23|         50|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_0_i_reg_96     |   8|   0|    8|          0|
    |add_1_reg_224      |   7|   0|    8|          1|
    |add_ln99_reg_201   |  16|   0|   16|          0|
    |ap_CS_fsm          |   6|   0|    6|          0|
    |i_0_i_reg_107      |   4|   0|    4|          0|
    |i_reg_209          |   4|   0|    4|          0|
    |icmp_ln74_reg_219  |   1|   0|    1|          0|
    |rc_V_reg_83        |   8|   0|    8|          0|
    |res_reg_214        |   8|   0|    8|          0|
    |val_V_3_reg_196    |   8|   0|    8|          0|
    |val_V_reg_191      |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  78|   0|   79|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------+-----+-----+------------+-----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | ModuleCompute::do_gen | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | ModuleCompute::do_gen | return value |
|e_dout     |  in |    8|   ap_fifo  |           e           |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |           e           |    pointer   |
|e_read     | out |    1|   ap_fifo  |           e           |    pointer   |
|s_din      | out |    8|   ap_fifo  |           s           |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |           s           |    pointer   |
|s_write    | out |    1|   ap_fifo  |           s           |    pointer   |
+-----------+-----+-----+------------+-----------------------+--------------+

