Flow report for uart_sdram
Fri Jan 22 00:02:00 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Fri Jan 22 00:02:00 2021           ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                      ; uart_sdram                                      ;
; Top-level Entity Name              ; uart_sdram                                      ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE22F17I7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 729 / 22,320 ( 3 % )                            ;
;     Total combinational functions  ; 675 / 22,320 ( 3 % )                            ;
;     Dedicated logic registers      ; 488 / 22,320 ( 2 % )                            ;
; Total registers                    ; 488                                             ;
; Total pins                         ; 43 / 154 ( 28 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768 / 608,256 ( 5 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/22/2021 00:01:15 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart_sdram          ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                               ;
+--------------------------------------+------------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                    ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 1097022140183.161124487518288            ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_ctrl  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_init  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_top   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_read  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_a_ref ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_sdram_write ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                       ; --            ; --          ; tb_uart_sdram  ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; tb_sdram_top                             ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                              ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim (Verilog)                       ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                          ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_ctrl/tb_sdram_ctrl.v     ; --            ; --          ; tb_sdram_ctrl  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_ctrl/sdram_model_plus.v  ; --            ; --          ; tb_sdram_ctrl  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_init/tb_sdram_init.v     ; --            ; --          ; tb_sdram_init  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_init/sdram_model_plus.v  ; --            ; --          ; tb_sdram_init  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_top/sdram_model_plus.v   ; --            ; --          ; tb_sdram_top   ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_top/tb_sdram_top.v       ; --            ; --          ; tb_sdram_top   ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_read/tb_sdram_read.v     ; --            ; --          ; tb_sdram_read  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_read/sdram_model_plus.v  ; --            ; --          ; tb_sdram_read  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_a_ref/tb_sdram_a_ref.v   ; --            ; --          ; tb_sdram_a_ref ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_a_ref/sdram_model_plus.v ; --            ; --          ; tb_sdram_a_ref ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_write/tb_sdram_write.v   ; --            ; --          ; tb_sdram_write ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_sdram_write/sdram_model_plus.v ; --            ; --          ; tb_sdram_write ;
; EDA_TEST_BENCH_FILE                  ; ../sim/tb_uart_sdram.v                   ; --            ; --          ; tb_uart_sdram  ;
; EDA_TEST_BENCH_FILE                  ; ../sim/sdram_model_plus.v                ; --            ; --          ; tb_uart_sdram  ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_ctrl                            ; --            ; --          ; tb_sdram_ctrl  ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_init                            ; --            ; --          ; tb_sdram_init  ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_top                             ; --            ; --          ; tb_sdram_top   ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_read                            ; --            ; --          ; tb_sdram_read  ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_a_ref                           ; --            ; --          ; tb_sdram_a_ref ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_sdram_write                           ; --            ; --          ; tb_sdram_write ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb_uart_sdram                            ; --            ; --          ; tb_uart_sdram  ;
; EDA_TEST_BENCH_NAME                  ; tb_uart_sdram                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_init                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_a_ref                           ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_write                           ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_read                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_ctrl                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; tb_sdram_top                             ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_ctrl  ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_init  ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_top   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_read  ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_a_ref ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_sdram_write ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 1 us                                     ; --            ; --          ; tb_uart_sdram  ;
; EDA_TIME_SCALE                       ; 1 ps                                     ; --            ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP                     ; Off                                      ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP               ; 100                                      ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; -40                                      ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/fifo_data/fifo_data_inst.v       ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/fifo_data/fifo_data_bb.v         ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/clk_gen/clk_gen_inst.v           ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/clk_gen/clk_gen_bb.v             ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/clk_gen/clk_gen.ppf              ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/read_fifo/read_fifo_inst.v       ; --            ; --          ; --             ;
; MISC_FILE                            ; ip_core/read_fifo/read_fifo_bb.v         ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                        ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS       ; Half Signal Swing                        ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                               ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS      ; Half Vccio                               ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)   ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)   ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)   ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                      ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW    ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                             ; --            ; --          ; --             ;
; USE_SIGNALTAP_FILE                   ; output_files/stp/stp1.stp                ; --            ; --          ; --             ;
+--------------------------------------+------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:13     ; 1.0                     ; 4840 MB             ; 00:00:25                           ;
; Fitter                    ; 00:00:09     ; 1.1                     ; 5692 MB             ; 00:00:12                           ;
; Assembler                 ; 00:00:07     ; 1.0                     ; 4683 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.1                     ; 4805 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4658 MB             ; 00:00:02                           ;
; Total                     ; 00:00:36     ; --                      ; --                  ; 00:00:42                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter                    ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler                 ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-8E6RLG3I  ; Windows 10 ; 10.0       ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram
quartus_fit --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram
quartus_asm --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram
quartus_sta uart_sdram -c uart_sdram
quartus_eda --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram



