# Verilog-simple-code

1 ) Half adder (Three modeling style) 
2) Full adder (Three modeling style)
