module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);
    //out_and 4 input AND gate
    always@(*) begin
        out_and = (in[3] & in[2] & in[1] & in[0]);
        out_or  = (in[3] | in[2] | in[1] | in[0]);
        out_xor = (in[3] ^ in[2] ^ in[1] ^ in[0]);
    end

endmodule