<def f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2575' ll='2578' type='bool llvm::ISD::isZEXTLoad(const llvm::SDNode * N)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='2574'>/// Returns true if the specified node is a ZEXTLOAD.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='9198' u='c' c='_ZL21tryToFoldExtOfExtloadRN4llvm12SelectionDAGERN12_GLOBAL__N_111DAGCombinerERKNS_14TargetLoweringENS_3EVTEbPNS_6SDNodeENS_7SDValueENS_3ISD11LoadExtTypeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10322' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitSIGN_EXTEND_INREGEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3017' u='c' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7247' u='c' c='_ZL14isZeroExtendedPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='7328' u='c' c='_ZL21SkipExtensionForVMULLPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='1411' u='c' c='_ZN12_GLOBAL__N_122BitPermutationSelector12getValueBitsEN4llvm7SDValueEj'/>
