
Iot-Weather-Monitoring_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e18  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .userconfig   00000000  08040960  08040960  00020100  2**0
                  CONTENTS
  3 .storage      00000000  08043008  08043008  00020100  2**0
                  CONTENTS
  4 .rodata       000005a8  08006fa8  08006fa8  00016fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08007550  08007550  00020100  2**0
                  CONTENTS
  6 .ARM          00000008  08007550  08007550  00017550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08007558  08007558  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000008  08007558  08007558  00017558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000008  08007560  08007560  00017560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         00000100  20000000  08007568  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000188  20000100  08007668  00020100  2**2
                  ALLOC
 12 ._user_heap_stack 00017000  20000288  08007668  00020288  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013f5f  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000033ba  00000000  00000000  0003408f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001150  00000000  00000000  00037450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000fc8  00000000  00000000  000385a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002d6f8  00000000  00000000  00039568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c417  00000000  00000000  00066c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00110744  00000000  00000000  00083077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  001937bb  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005480  00000000  00000000  0019380c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000100 	.word	0x20000100
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f90 	.word	0x08006f90

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000104 	.word	0x20000104
 80001cc:	08006f90 	.word	0x08006f90

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9bf 	b.w	8000640 <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b974 	b.w	8000640 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9d08      	ldr	r5, [sp, #32]
 8000376:	4604      	mov	r4, r0
 8000378:	468e      	mov	lr, r1
 800037a:	2b00      	cmp	r3, #0
 800037c:	d14d      	bne.n	800041a <__udivmoddi4+0xaa>
 800037e:	428a      	cmp	r2, r1
 8000380:	4694      	mov	ip, r2
 8000382:	d969      	bls.n	8000458 <__udivmoddi4+0xe8>
 8000384:	fab2 f282 	clz	r2, r2
 8000388:	b152      	cbz	r2, 80003a0 <__udivmoddi4+0x30>
 800038a:	fa01 f302 	lsl.w	r3, r1, r2
 800038e:	f1c2 0120 	rsb	r1, r2, #32
 8000392:	fa20 f101 	lsr.w	r1, r0, r1
 8000396:	fa0c fc02 	lsl.w	ip, ip, r2
 800039a:	ea41 0e03 	orr.w	lr, r1, r3
 800039e:	4094      	lsls	r4, r2
 80003a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003a4:	0c21      	lsrs	r1, r4, #16
 80003a6:	fbbe f6f8 	udiv	r6, lr, r8
 80003aa:	fa1f f78c 	uxth.w	r7, ip
 80003ae:	fb08 e316 	mls	r3, r8, r6, lr
 80003b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003b6:	fb06 f107 	mul.w	r1, r6, r7
 80003ba:	4299      	cmp	r1, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x64>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003c6:	f080 811f 	bcs.w	8000608 <__udivmoddi4+0x298>
 80003ca:	4299      	cmp	r1, r3
 80003cc:	f240 811c 	bls.w	8000608 <__udivmoddi4+0x298>
 80003d0:	3e02      	subs	r6, #2
 80003d2:	4463      	add	r3, ip
 80003d4:	1a5b      	subs	r3, r3, r1
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003dc:	fb08 3310 	mls	r3, r8, r0, r3
 80003e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003e4:	fb00 f707 	mul.w	r7, r0, r7
 80003e8:	42a7      	cmp	r7, r4
 80003ea:	d90a      	bls.n	8000402 <__udivmoddi4+0x92>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f4:	f080 810a 	bcs.w	800060c <__udivmoddi4+0x29c>
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	f240 8107 	bls.w	800060c <__udivmoddi4+0x29c>
 80003fe:	4464      	add	r4, ip
 8000400:	3802      	subs	r0, #2
 8000402:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000406:	1be4      	subs	r4, r4, r7
 8000408:	2600      	movs	r6, #0
 800040a:	b11d      	cbz	r5, 8000414 <__udivmoddi4+0xa4>
 800040c:	40d4      	lsrs	r4, r2
 800040e:	2300      	movs	r3, #0
 8000410:	e9c5 4300 	strd	r4, r3, [r5]
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	428b      	cmp	r3, r1
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0xc2>
 800041e:	2d00      	cmp	r5, #0
 8000420:	f000 80ef 	beq.w	8000602 <__udivmoddi4+0x292>
 8000424:	2600      	movs	r6, #0
 8000426:	e9c5 0100 	strd	r0, r1, [r5]
 800042a:	4630      	mov	r0, r6
 800042c:	4631      	mov	r1, r6
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	fab3 f683 	clz	r6, r3
 8000436:	2e00      	cmp	r6, #0
 8000438:	d14a      	bne.n	80004d0 <__udivmoddi4+0x160>
 800043a:	428b      	cmp	r3, r1
 800043c:	d302      	bcc.n	8000444 <__udivmoddi4+0xd4>
 800043e:	4282      	cmp	r2, r0
 8000440:	f200 80f9 	bhi.w	8000636 <__udivmoddi4+0x2c6>
 8000444:	1a84      	subs	r4, r0, r2
 8000446:	eb61 0303 	sbc.w	r3, r1, r3
 800044a:	2001      	movs	r0, #1
 800044c:	469e      	mov	lr, r3
 800044e:	2d00      	cmp	r5, #0
 8000450:	d0e0      	beq.n	8000414 <__udivmoddi4+0xa4>
 8000452:	e9c5 4e00 	strd	r4, lr, [r5]
 8000456:	e7dd      	b.n	8000414 <__udivmoddi4+0xa4>
 8000458:	b902      	cbnz	r2, 800045c <__udivmoddi4+0xec>
 800045a:	deff      	udf	#255	; 0xff
 800045c:	fab2 f282 	clz	r2, r2
 8000460:	2a00      	cmp	r2, #0
 8000462:	f040 8092 	bne.w	800058a <__udivmoddi4+0x21a>
 8000466:	eba1 010c 	sub.w	r1, r1, ip
 800046a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800046e:	fa1f fe8c 	uxth.w	lr, ip
 8000472:	2601      	movs	r6, #1
 8000474:	0c20      	lsrs	r0, r4, #16
 8000476:	fbb1 f3f7 	udiv	r3, r1, r7
 800047a:	fb07 1113 	mls	r1, r7, r3, r1
 800047e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000482:	fb0e f003 	mul.w	r0, lr, r3
 8000486:	4288      	cmp	r0, r1
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x12c>
 800048a:	eb1c 0101 	adds.w	r1, ip, r1
 800048e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x12a>
 8000494:	4288      	cmp	r0, r1
 8000496:	f200 80cb 	bhi.w	8000630 <__udivmoddi4+0x2c0>
 800049a:	4643      	mov	r3, r8
 800049c:	1a09      	subs	r1, r1, r0
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004a4:	fb07 1110 	mls	r1, r7, r0, r1
 80004a8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ac:	fb0e fe00 	mul.w	lr, lr, r0
 80004b0:	45a6      	cmp	lr, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x156>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004bc:	d202      	bcs.n	80004c4 <__udivmoddi4+0x154>
 80004be:	45a6      	cmp	lr, r4
 80004c0:	f200 80bb 	bhi.w	800063a <__udivmoddi4+0x2ca>
 80004c4:	4608      	mov	r0, r1
 80004c6:	eba4 040e 	sub.w	r4, r4, lr
 80004ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ce:	e79c      	b.n	800040a <__udivmoddi4+0x9a>
 80004d0:	f1c6 0720 	rsb	r7, r6, #32
 80004d4:	40b3      	lsls	r3, r6
 80004d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004da:	ea4c 0c03 	orr.w	ip, ip, r3
 80004de:	fa20 f407 	lsr.w	r4, r0, r7
 80004e2:	fa01 f306 	lsl.w	r3, r1, r6
 80004e6:	431c      	orrs	r4, r3
 80004e8:	40f9      	lsrs	r1, r7
 80004ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ee:	fa00 f306 	lsl.w	r3, r0, r6
 80004f2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004f6:	0c20      	lsrs	r0, r4, #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fb09 1118 	mls	r1, r9, r8, r1
 8000500:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000504:	fb08 f00e 	mul.w	r0, r8, lr
 8000508:	4288      	cmp	r0, r1
 800050a:	fa02 f206 	lsl.w	r2, r2, r6
 800050e:	d90b      	bls.n	8000528 <__udivmoddi4+0x1b8>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f108 3aff 	add.w	sl, r8, #4294967295
 8000518:	f080 8088 	bcs.w	800062c <__udivmoddi4+0x2bc>
 800051c:	4288      	cmp	r0, r1
 800051e:	f240 8085 	bls.w	800062c <__udivmoddi4+0x2bc>
 8000522:	f1a8 0802 	sub.w	r8, r8, #2
 8000526:	4461      	add	r1, ip
 8000528:	1a09      	subs	r1, r1, r0
 800052a:	b2a4      	uxth	r4, r4
 800052c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000530:	fb09 1110 	mls	r1, r9, r0, r1
 8000534:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000538:	fb00 fe0e 	mul.w	lr, r0, lr
 800053c:	458e      	cmp	lr, r1
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x1e2>
 8000540:	eb1c 0101 	adds.w	r1, ip, r1
 8000544:	f100 34ff 	add.w	r4, r0, #4294967295
 8000548:	d26c      	bcs.n	8000624 <__udivmoddi4+0x2b4>
 800054a:	458e      	cmp	lr, r1
 800054c:	d96a      	bls.n	8000624 <__udivmoddi4+0x2b4>
 800054e:	3802      	subs	r0, #2
 8000550:	4461      	add	r1, ip
 8000552:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000556:	fba0 9402 	umull	r9, r4, r0, r2
 800055a:	eba1 010e 	sub.w	r1, r1, lr
 800055e:	42a1      	cmp	r1, r4
 8000560:	46c8      	mov	r8, r9
 8000562:	46a6      	mov	lr, r4
 8000564:	d356      	bcc.n	8000614 <__udivmoddi4+0x2a4>
 8000566:	d053      	beq.n	8000610 <__udivmoddi4+0x2a0>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x212>
 800056a:	ebb3 0208 	subs.w	r2, r3, r8
 800056e:	eb61 010e 	sbc.w	r1, r1, lr
 8000572:	fa01 f707 	lsl.w	r7, r1, r7
 8000576:	fa22 f306 	lsr.w	r3, r2, r6
 800057a:	40f1      	lsrs	r1, r6
 800057c:	431f      	orrs	r7, r3
 800057e:	e9c5 7100 	strd	r7, r1, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	40d8      	lsrs	r0, r3
 8000590:	fa0c fc02 	lsl.w	ip, ip, r2
 8000594:	fa21 f303 	lsr.w	r3, r1, r3
 8000598:	4091      	lsls	r1, r2
 800059a:	4301      	orrs	r1, r0
 800059c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005a0:	fa1f fe8c 	uxth.w	lr, ip
 80005a4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005a8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ac:	0c0b      	lsrs	r3, r1, #16
 80005ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005b2:	fb00 f60e 	mul.w	r6, r0, lr
 80005b6:	429e      	cmp	r6, r3
 80005b8:	fa04 f402 	lsl.w	r4, r4, r2
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x260>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005c6:	d22f      	bcs.n	8000628 <__udivmoddi4+0x2b8>
 80005c8:	429e      	cmp	r6, r3
 80005ca:	d92d      	bls.n	8000628 <__udivmoddi4+0x2b8>
 80005cc:	3802      	subs	r0, #2
 80005ce:	4463      	add	r3, ip
 80005d0:	1b9b      	subs	r3, r3, r6
 80005d2:	b289      	uxth	r1, r1
 80005d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005d8:	fb07 3316 	mls	r3, r7, r6, r3
 80005dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005e0:	fb06 f30e 	mul.w	r3, r6, lr
 80005e4:	428b      	cmp	r3, r1
 80005e6:	d908      	bls.n	80005fa <__udivmoddi4+0x28a>
 80005e8:	eb1c 0101 	adds.w	r1, ip, r1
 80005ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80005f0:	d216      	bcs.n	8000620 <__udivmoddi4+0x2b0>
 80005f2:	428b      	cmp	r3, r1
 80005f4:	d914      	bls.n	8000620 <__udivmoddi4+0x2b0>
 80005f6:	3e02      	subs	r6, #2
 80005f8:	4461      	add	r1, ip
 80005fa:	1ac9      	subs	r1, r1, r3
 80005fc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000600:	e738      	b.n	8000474 <__udivmoddi4+0x104>
 8000602:	462e      	mov	r6, r5
 8000604:	4628      	mov	r0, r5
 8000606:	e705      	b.n	8000414 <__udivmoddi4+0xa4>
 8000608:	4606      	mov	r6, r0
 800060a:	e6e3      	b.n	80003d4 <__udivmoddi4+0x64>
 800060c:	4618      	mov	r0, r3
 800060e:	e6f8      	b.n	8000402 <__udivmoddi4+0x92>
 8000610:	454b      	cmp	r3, r9
 8000612:	d2a9      	bcs.n	8000568 <__udivmoddi4+0x1f8>
 8000614:	ebb9 0802 	subs.w	r8, r9, r2
 8000618:	eb64 0e0c 	sbc.w	lr, r4, ip
 800061c:	3801      	subs	r0, #1
 800061e:	e7a3      	b.n	8000568 <__udivmoddi4+0x1f8>
 8000620:	4646      	mov	r6, r8
 8000622:	e7ea      	b.n	80005fa <__udivmoddi4+0x28a>
 8000624:	4620      	mov	r0, r4
 8000626:	e794      	b.n	8000552 <__udivmoddi4+0x1e2>
 8000628:	4640      	mov	r0, r8
 800062a:	e7d1      	b.n	80005d0 <__udivmoddi4+0x260>
 800062c:	46d0      	mov	r8, sl
 800062e:	e77b      	b.n	8000528 <__udivmoddi4+0x1b8>
 8000630:	3b02      	subs	r3, #2
 8000632:	4461      	add	r1, ip
 8000634:	e732      	b.n	800049c <__udivmoddi4+0x12c>
 8000636:	4630      	mov	r0, r6
 8000638:	e709      	b.n	800044e <__udivmoddi4+0xde>
 800063a:	4464      	add	r4, ip
 800063c:	3802      	subs	r0, #2
 800063e:	e742      	b.n	80004c6 <__udivmoddi4+0x156>

08000640 <__aeabi_idiv0>:
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop

08000644 <AplusAPP_Init>:
void _FlashWriteAppUserConfig(void);
void _InitUserConfig(void);


/** PUBLIC FUNCTION IMPLEMENTATIONS *******************************************/
void AplusAPP_Init(void) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	// Initialize the debug log
	Debug_InitLog();
 800064a:	f000 f91f 	bl	800088c <Debug_InitLog>
	printf("Debug log initialized\r\n");
 800064e:	4819      	ldr	r0, [pc, #100]	; (80006b4 <AplusAPP_Init+0x70>)
 8000650:	f004 fd18 	bl	8005084 <puts>

	// Capture reset cause
	/*ResetCause_t reset_cause =*/ Get_Reset_Cause();
 8000654:	f000 f84a 	bl	80006ec <Get_Reset_Cause>

	// Initialize the watchdog timer
	Watchdog_Init();
 8000658:	f000 fa8c 	bl	8000b74 <Watchdog_Init>
	printf("Watchdog initialized\r\n");
 800065c:	4816      	ldr	r0, [pc, #88]	; (80006b8 <AplusAPP_Init+0x74>)
 800065e:	f004 fd11 	bl	8005084 <puts>

	// Initialize the RTC.
	Timestamp_Init();
 8000662:	f000 f9e9 	bl	8000a38 <Timestamp_Init>
	printf("RTC initialized\r\n");
 8000666:	4815      	ldr	r0, [pc, #84]	; (80006bc <AplusAPP_Init+0x78>)
 8000668:	f004 fd0c 	bl	8005084 <puts>

	uint32_t new_timestamp = 1680554930;
 800066c:	4b14      	ldr	r3, [pc, #80]	; (80006c0 <AplusAPP_Init+0x7c>)
 800066e:	607b      	str	r3, [r7, #4]
	Timestamp_SetTimestamp(new_timestamp);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f000 fa0b 	bl	8000a8c <Timestamp_SetTimestamp>

	// Initialize flash - where user configuration is stored
	Flash_Init();
 8000676:	f000 f935 	bl	80008e4 <Flash_Init>
	printf("Flash initialized\r\n");
 800067a:	4812      	ldr	r0, [pc, #72]	; (80006c4 <AplusAPP_Init+0x80>)
 800067c:	f004 fd02 	bl	8005084 <puts>

	// Read user configuration from flash
	_FlashReadAppUserConfig();
 8000680:	f000 f89e 	bl	80007c0 <_FlashReadAppUserConfig>
	printf("User configuration retrieved\r\n");
 8000684:	4810      	ldr	r0, [pc, #64]	; (80006c8 <AplusAPP_Init+0x84>)
 8000686:	f004 fcfd 	bl	8005084 <puts>
 800068a:	4b10      	ldr	r3, [pc, #64]	; (80006cc <AplusAPP_Init+0x88>)
 800068c:	685b      	ldr	r3, [r3, #4]

	 // Set current time from the last timestamp stored in flash.
	uint32_t timestamp;
	memcpy(&timestamp, &g_stUserConfig.au8Timestamp[0], 4);
 800068e:	603b      	str	r3, [r7, #0]
	if(timestamp>0) {
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d003      	beq.n	800069e <AplusAPP_Init+0x5a>
		Timestamp_SetTimestamp(timestamp);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	4618      	mov	r0, r3
 800069a:	f000 f9f7 	bl	8000a8c <Timestamp_SetTimestamp>
	}
	printf("Timestamp Initalized\r\n");
 800069e:	480c      	ldr	r0, [pc, #48]	; (80006d0 <AplusAPP_Init+0x8c>)
 80006a0:	f004 fcf0 	bl	8005084 <puts>



	printf("Application init complete\r\n");
 80006a4:	480b      	ldr	r0, [pc, #44]	; (80006d4 <AplusAPP_Init+0x90>)
 80006a6:	f004 fced 	bl	8005084 <puts>
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	08006fa8 	.word	0x08006fa8
 80006b8:	08006fc0 	.word	0x08006fc0
 80006bc:	08006fd8 	.word	0x08006fd8
 80006c0:	642b3bb2 	.word	0x642b3bb2
 80006c4:	08006fec 	.word	0x08006fec
 80006c8:	08007000 	.word	0x08007000
 80006cc:	2000011c 	.word	0x2000011c
 80006d0:	08007020 	.word	0x08007020
 80006d4:	08007038 	.word	0x08007038

080006d8 <AplusAPP_Entry>:

void AplusAPP_Entry(void) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	printf("Entering main state machine\r\n");
 80006dc:	4802      	ldr	r0, [pc, #8]	; (80006e8 <AplusAPP_Entry+0x10>)
 80006de:	f004 fcd1 	bl	8005084 <puts>

	while(1) {
		// Feed the watchdog every time through this callback - if not, the device will reset after 8 seconds
		Watchdog_Feed();
 80006e2:	f000 fa61 	bl	8000ba8 <Watchdog_Feed>
 80006e6:	e7fc      	b.n	80006e2 <AplusAPP_Entry+0xa>
 80006e8:	08007054 	.word	0x08007054

080006ec <Get_Reset_Cause>:


	}
}

ResetCause_t Get_Reset_Cause(void) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
    ResetCause_t cause;

    if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST)) {
 80006f2:	4b2b      	ldr	r3, [pc, #172]	; (80007a0 <Get_Reset_Cause+0xb4>)
 80006f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	da05      	bge.n	8000708 <Get_Reset_Cause+0x1c>
        cause = RESET_CAUSE_LOW_POWER_RESET;
 80006fc:	2301      	movs	r3, #1
 80006fe:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Low Power Reset\r\n");
 8000700:	4828      	ldr	r0, [pc, #160]	; (80007a4 <Get_Reset_Cause+0xb8>)
 8000702:	f004 fcbf 	bl	8005084 <puts>
 8000706:	e045      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST)) {
 8000708:	4b25      	ldr	r3, [pc, #148]	; (80007a0 <Get_Reset_Cause+0xb4>)
 800070a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800070e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000712:	2b00      	cmp	r3, #0
 8000714:	d005      	beq.n	8000722 <Get_Reset_Cause+0x36>
        cause = RESET_CAUSE_WINDOW_WATCHDOG_RESET;
 8000716:	2302      	movs	r3, #2
 8000718:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Window Watchdog Reset\r\n");
 800071a:	4823      	ldr	r0, [pc, #140]	; (80007a8 <Get_Reset_Cause+0xbc>)
 800071c:	f004 fcb2 	bl	8005084 <puts>
 8000720:	e038      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) {
 8000722:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <Get_Reset_Cause+0xb4>)
 8000724:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000728:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800072c:	2b00      	cmp	r3, #0
 800072e:	d005      	beq.n	800073c <Get_Reset_Cause+0x50>
        cause = RESET_CAUSE_INDEPENDENT_WATCHDOG_RESET;
 8000730:	2303      	movs	r3, #3
 8000732:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Independent Watchdog Reset\r\n");
 8000734:	481d      	ldr	r0, [pc, #116]	; (80007ac <Get_Reset_Cause+0xc0>)
 8000736:	f004 fca5 	bl	8005084 <puts>
 800073a:	e02b      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)) {
 800073c:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <Get_Reset_Cause+0xb4>)
 800073e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000746:	2b00      	cmp	r3, #0
 8000748:	d005      	beq.n	8000756 <Get_Reset_Cause+0x6a>
        cause = RESET_CAUSE_SOFTWARE_RESET;
 800074a:	2304      	movs	r3, #4
 800074c:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Software Reset\r\n");
 800074e:	4818      	ldr	r0, [pc, #96]	; (80007b0 <Get_Reset_Cause+0xc4>)
 8000750:	f004 fc98 	bl	8005084 <puts>
 8000754:	e01e      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST)) {
 8000756:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <Get_Reset_Cause+0xb4>)
 8000758:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800075c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000760:	2b00      	cmp	r3, #0
 8000762:	d005      	beq.n	8000770 <Get_Reset_Cause+0x84>
        cause = RESET_CAUSE_EXTERNAL_RESET_PIN_RESET;
 8000764:	2306      	movs	r3, #6
 8000766:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: External Reset Pin Reset\r\n");
 8000768:	4812      	ldr	r0, [pc, #72]	; (80007b4 <Get_Reset_Cause+0xc8>)
 800076a:	f004 fc8b 	bl	8005084 <puts>
 800076e:	e011      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST)) {
 8000770:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <Get_Reset_Cause+0xb4>)
 8000772:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000776:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d005      	beq.n	800078a <Get_Reset_Cause+0x9e>
        cause = RESET_CAUSE_BROWN_OUT_RESET;
 800077e:	2307      	movs	r3, #7
 8000780:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Brown Out Reset\r\n");
 8000782:	480d      	ldr	r0, [pc, #52]	; (80007b8 <Get_Reset_Cause+0xcc>)
 8000784:	f004 fc7e 	bl	8005084 <puts>
 8000788:	e004      	b.n	8000794 <Get_Reset_Cause+0xa8>
    } else {
        cause = RESET_CAUSE_UNKNOWN;
 800078a:	2300      	movs	r3, #0
 800078c:	71fb      	strb	r3, [r7, #7]
        printf("Reset Cause: Unknown\r\n");
 800078e:	480b      	ldr	r0, [pc, #44]	; (80007bc <Get_Reset_Cause+0xd0>)
 8000790:	f004 fc78 	bl	8005084 <puts>
    }

    return cause;
 8000794:	79fb      	ldrb	r3, [r7, #7]
}
 8000796:	4618      	mov	r0, r3
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000
 80007a4:	08007074 	.word	0x08007074
 80007a8:	08007094 	.word	0x08007094
 80007ac:	080070b8 	.word	0x080070b8
 80007b0:	080070e4 	.word	0x080070e4
 80007b4:	08007104 	.word	0x08007104
 80007b8:	0800712c 	.word	0x0800712c
 80007bc:	0800714c 	.word	0x0800714c

080007c0 <_FlashReadAppUserConfig>:

void _FlashReadAppUserConfig(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	Flash_ReadFlash(USER_CONFIG_SPACE_ORIGIN, (char*)&g_stUserConfig, sizeof(AplusUserConfig));
 80007c4:	2208      	movs	r2, #8
 80007c6:	4908      	ldr	r1, [pc, #32]	; (80007e8 <_FlashReadAppUserConfig+0x28>)
 80007c8:	4808      	ldr	r0, [pc, #32]	; (80007ec <_FlashReadAppUserConfig+0x2c>)
 80007ca:	f000 f892 	bl	80008f2 <Flash_ReadFlash>

	if(g_stUserConfig.u16InitCode!=USER_CONFIG_INIT_CODE) {
 80007ce:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <_FlashReadAppUserConfig+0x28>)
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	f645 225a 	movw	r2, #23130	; 0x5a5a
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d004      	beq.n	80007e4 <_FlashReadAppUserConfig+0x24>
		printf("Init User Config\r\n");
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <_FlashReadAppUserConfig+0x30>)
 80007dc:	f004 fc52 	bl	8005084 <puts>
		_InitUserConfig();
 80007e0:	f000 f82e 	bl	8000840 <_InitUserConfig>
	}
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	2000011c 	.word	0x2000011c
 80007ec:	08040960 	.word	0x08040960
 80007f0:	08007164 	.word	0x08007164

080007f4 <_FlashWriteAppUserConfig>:

void _FlashWriteAppUserConfig(void) {
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
	// Set timestamp
	uint32_t timestamp;
	Timestamp_GetTimestamp(&timestamp);
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f983 	bl	8000b08 <Timestamp_GetTimestamp>
 8000802:	687b      	ldr	r3, [r7, #4]
	memcpy(&g_stUserConfig.au8Timestamp[0], &timestamp, 4);
 8000804:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <_FlashWriteAppUserConfig+0x3c>)
 8000806:	6053      	str	r3, [r2, #4]

	printf("Erase Flash\r\n");
 8000808:	480a      	ldr	r0, [pc, #40]	; (8000834 <_FlashWriteAppUserConfig+0x40>)
 800080a:	f004 fc3b 	bl	8005084 <puts>
	Flash_EraseFlash(USER_CONFIG_SPACE_ORIGIN, USER_CONFIG_SPACE_SIZE_BYTES);
 800080e:	f242 0148 	movw	r1, #8264	; 0x2048
 8000812:	4809      	ldr	r0, [pc, #36]	; (8000838 <_FlashWriteAppUserConfig+0x44>)
 8000814:	f000 f89c 	bl	8000950 <Flash_EraseFlash>

	printf("Write Flash\r\n");
 8000818:	4808      	ldr	r0, [pc, #32]	; (800083c <_FlashWriteAppUserConfig+0x48>)
 800081a:	f004 fc33 	bl	8005084 <puts>
	Flash_WriteFlash(USER_CONFIG_SPACE_ORIGIN, (char*)&g_stUserConfig, sizeof(AplusUserConfig));
 800081e:	2208      	movs	r2, #8
 8000820:	4903      	ldr	r1, [pc, #12]	; (8000830 <_FlashWriteAppUserConfig+0x3c>)
 8000822:	4805      	ldr	r0, [pc, #20]	; (8000838 <_FlashWriteAppUserConfig+0x44>)
 8000824:	f000 f8c4 	bl	80009b0 <Flash_WriteFlash>
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	2000011c 	.word	0x2000011c
 8000834:	08007178 	.word	0x08007178
 8000838:	08040960 	.word	0x08040960
 800083c:	08007188 	.word	0x08007188

08000840 <_InitUserConfig>:

void _InitUserConfig(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
	memset(&g_stUserConfig, 0, sizeof(AplusUserConfig));
 8000844:	2208      	movs	r2, #8
 8000846:	2100      	movs	r1, #0
 8000848:	4806      	ldr	r0, [pc, #24]	; (8000864 <_InitUserConfig+0x24>)
 800084a:	f004 f853 	bl	80048f4 <memset>

	g_stUserConfig.u16InitCode = USER_CONFIG_INIT_CODE;
 800084e:	4b05      	ldr	r3, [pc, #20]	; (8000864 <_InitUserConfig+0x24>)
 8000850:	f645 225a 	movw	r2, #23130	; 0x5a5a
 8000854:	801a      	strh	r2, [r3, #0]
	g_stUserConfig.u16CfgSize  = sizeof(AplusUserConfig);
 8000856:	4b03      	ldr	r3, [pc, #12]	; (8000864 <_InitUserConfig+0x24>)
 8000858:	2208      	movs	r2, #8
 800085a:	805a      	strh	r2, [r3, #2]

	_FlashWriteAppUserConfig();
 800085c:	f7ff ffca 	bl	80007f4 <_FlashWriteAppUserConfig>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2000011c 	.word	0x2000011c

08000868 <__io_putchar>:

/** VARIABLES *****************************************************************/


/** LOCAL (PRIVATE) STRUCTURES AND ENUMERATIONS *******************************/
PUTCHAR_PROTOTYPE {
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hDiscoUart, (uint8_t *)&ch, 1, 0xFFFF);
 8000870:	1d39      	adds	r1, r7, #4
 8000872:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000876:	2201      	movs	r2, #1
 8000878:	4803      	ldr	r0, [pc, #12]	; (8000888 <__io_putchar+0x20>)
 800087a:	f003 f9ba 	bl	8003bf2 <HAL_UART_Transmit>

  return ch;
 800087e:	687b      	ldr	r3, [r7, #4]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200001c8 	.word	0x200001c8

0800088c <Debug_InitLog>:

/** LOCAL (PRIVATE) FUNCTION PROTOTYPES ***************************************/


/** PUBLIC FUNCTION IMPLEMENTATIONS *******************************************/
void Debug_InitLog() {
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	/* Initialize all configured peripherals */
	  hDiscoUart.Instance = DISCOVERY_COM1;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <Debug_InitLog+0x50>)
 8000892:	4a13      	ldr	r2, [pc, #76]	; (80008e0 <Debug_InitLog+0x54>)
 8000894:	601a      	str	r2, [r3, #0]
	  hDiscoUart.Init.BaudRate = 115200;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <Debug_InitLog+0x50>)
 8000898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800089c:	605a      	str	r2, [r3, #4]
	  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <Debug_InitLog+0x50>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
	  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 80008a4:	4b0d      	ldr	r3, [pc, #52]	; (80008dc <Debug_InitLog+0x50>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	60da      	str	r2, [r3, #12]
	  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 80008aa:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <Debug_InitLog+0x50>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	611a      	str	r2, [r3, #16]
	  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	; (80008dc <Debug_InitLog+0x50>)
 80008b2:	220c      	movs	r2, #12
 80008b4:	615a      	str	r2, [r3, #20]
	  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b6:	4b09      	ldr	r3, [pc, #36]	; (80008dc <Debug_InitLog+0x50>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
	  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <Debug_InitLog+0x50>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
	  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	; (80008dc <Debug_InitLog+0x50>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
	  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008c8:	4b04      	ldr	r3, [pc, #16]	; (80008dc <Debug_InitLog+0x50>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	625a      	str	r2, [r3, #36]	; 0x24

	  BSP_COM_Init(COM1, &hDiscoUart);
 80008ce:	4903      	ldr	r1, [pc, #12]	; (80008dc <Debug_InitLog+0x50>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f000 fb55 	bl	8000f80 <BSP_COM_Init>
}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	200001c8 	.word	0x200001c8
 80008e0:	40013800 	.word	0x40013800

080008e4 <Flash_Init>:

/** LOCAL (PRIVATE) FUNCTION PROTOTYPES ***************************************/


/** PUBLIC FUNCTION IMPLEMENTATIONS *******************************************/
void Flash_Init(void) {
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <Flash_ReadFlash>:

void Flash_ReadFlash(uint32_t byteAddress, char *buffer, uint32_t size) {
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b088      	sub	sp, #32
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	60f8      	str	r0, [r7, #12]
 80008fa:	60b9      	str	r1, [r7, #8]
 80008fc:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint64_t data;

    for (i = 0; i < size; i += 8) {
 80008fe:	2300      	movs	r3, #0
 8000900:	61fb      	str	r3, [r7, #28]
 8000902:	e01b      	b.n	800093c <Flash_ReadFlash+0x4a>
        // Read 8 bytes (double word) from the flash memory
        data = *(__IO uint64_t *)(byteAddress + i);
 8000904:	68fa      	ldr	r2, [r7, #12]
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	4413      	add	r3, r2
 800090a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800090e:	e9c7 2304 	strd	r2, r3, [r7, #16]

        // Copy the data to the buffer
        memcpy(&buffer[i], &data, (i + 8 <= size) ? 8 : (size - i));
 8000912:	68ba      	ldr	r2, [r7, #8]
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	18d0      	adds	r0, r2, r3
 8000918:	69fb      	ldr	r3, [r7, #28]
 800091a:	3308      	adds	r3, #8
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	429a      	cmp	r2, r3
 8000920:	d203      	bcs.n	800092a <Flash_ReadFlash+0x38>
 8000922:	687a      	ldr	r2, [r7, #4]
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	1ad3      	subs	r3, r2, r3
 8000928:	e000      	b.n	800092c <Flash_ReadFlash+0x3a>
 800092a:	2308      	movs	r3, #8
 800092c:	f107 0110 	add.w	r1, r7, #16
 8000930:	461a      	mov	r2, r3
 8000932:	f003 ffd1 	bl	80048d8 <memcpy>
    for (i = 0; i < size; i += 8) {
 8000936:	69fb      	ldr	r3, [r7, #28]
 8000938:	3308      	adds	r3, #8
 800093a:	61fb      	str	r3, [r7, #28]
 800093c:	69fa      	ldr	r2, [r7, #28]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	429a      	cmp	r2, r3
 8000942:	d3df      	bcc.n	8000904 <Flash_ReadFlash+0x12>
    }
}
 8000944:	bf00      	nop
 8000946:	bf00      	nop
 8000948:	3720      	adds	r7, #32
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <Flash_EraseFlash>:


void Flash_EraseFlash(uint32_t byteAddress, uint32_t size) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
	uint32_t pageError = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef eraseInitStruct;

	// Calculate the start page number
	uint32_t startPage = (byteAddress - FLASH_BASE) / FLASH_PAGE_SIZE;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000964:	0adb      	lsrs	r3, r3, #11
 8000966:	61fb      	str	r3, [r7, #28]

	// Unlock the Flash memory
	HAL_FLASH_Unlock();
 8000968:	f000 fd84 	bl	8001474 <HAL_FLASH_Unlock>

	// Clear any existing error flags
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800096c:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <Flash_EraseFlash+0x5c>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <Flash_EraseFlash+0x5c>)
 8000972:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000976:	6193      	str	r3, [r2, #24]
 8000978:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <Flash_EraseFlash+0x5c>)
 800097a:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 800097e:	611a      	str	r2, [r3, #16]

	eraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000980:	2300      	movs	r3, #0
 8000982:	60bb      	str	r3, [r7, #8]
	eraseInitStruct.Page = startPage;
 8000984:	69fb      	ldr	r3, [r7, #28]
 8000986:	613b      	str	r3, [r7, #16]
	eraseInitStruct.NbPages = (size/FLASH_PAGE_SIZE);
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	0adb      	lsrs	r3, r3, #11
 800098c:	617b      	str	r3, [r7, #20]

	if (HAL_FLASHEx_Erase(&eraseInitStruct, &pageError) != HAL_OK) {
 800098e:	f107 0218 	add.w	r2, r7, #24
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	4611      	mov	r1, r2
 8000998:	4618      	mov	r0, r3
 800099a:	f000 fe4f 	bl	800163c <HAL_FLASHEx_Erase>
		// Handle erase error
	}

	// Lock the Flash memory
	HAL_FLASH_Lock();
 800099e:	f000 fd8b 	bl	80014b8 <HAL_FLASH_Lock>
}
 80009a2:	bf00      	nop
 80009a4:	3720      	adds	r7, #32
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40022000 	.word	0x40022000

080009b0 <Flash_WriteFlash>:

void Flash_WriteFlash(uint32_t byteAddress, char *buffer, uint32_t size) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
    uint32_t i;
    uint64_t data;

    // Unlock the Flash memory
    HAL_FLASH_Unlock();
 80009bc:	f000 fd5a 	bl	8001474 <HAL_FLASH_Unlock>

    // Clear any existing error flags
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <Flash_WriteFlash+0x84>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a1b      	ldr	r2, [pc, #108]	; (8000a34 <Flash_WriteFlash+0x84>)
 80009c6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b19      	ldr	r3, [pc, #100]	; (8000a34 <Flash_WriteFlash+0x84>)
 80009ce:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 80009d2:	611a      	str	r2, [r3, #16]

    for (i = 0; i < size; i += 8) {
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
 80009d8:	e022      	b.n	8000a20 <Flash_WriteFlash+0x70>
        // Zero the data variable to ensure proper padding
        data = 0;
 80009da:	f04f 0200 	mov.w	r2, #0
 80009de:	f04f 0300 	mov.w	r3, #0
 80009e2:	e9c7 2304 	strd	r2, r3, [r7, #16]

        // Read up to 8 bytes from the buffer
        memcpy(&data, &buffer[i], (i + 8 <= size) ? 8 : (size - i));
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	18d1      	adds	r1, r2, r3
 80009ec:	69fb      	ldr	r3, [r7, #28]
 80009ee:	3308      	adds	r3, #8
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d203      	bcs.n	80009fe <Flash_WriteFlash+0x4e>
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	1ad3      	subs	r3, r2, r3
 80009fc:	e000      	b.n	8000a00 <Flash_WriteFlash+0x50>
 80009fe:	2308      	movs	r3, #8
 8000a00:	f107 0010 	add.w	r0, r7, #16
 8000a04:	461a      	mov	r2, r3
 8000a06:	f003 ff67 	bl	80048d8 <memcpy>

        // Write the double word to the flash memory
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, byteAddress + i, data) != HAL_OK) {
 8000a0a:	68fa      	ldr	r2, [r7, #12]
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	18d1      	adds	r1, r2, r3
 8000a10:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000a14:	2000      	movs	r0, #0
 8000a16:	f000 fcc1 	bl	800139c <HAL_FLASH_Program>
    for (i = 0; i < size; i += 8) {
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3308      	adds	r3, #8
 8000a1e:	61fb      	str	r3, [r7, #28]
 8000a20:	69fa      	ldr	r2, [r7, #28]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d3d8      	bcc.n	80009da <Flash_WriteFlash+0x2a>
            // Handle write error
        }
    }

    // Lock the Flash memory
    HAL_FLASH_Lock();
 8000a28:	f000 fd46 	bl	80014b8 <HAL_FLASH_Lock>
}
 8000a2c:	bf00      	nop
 8000a2e:	3720      	adds	r7, #32
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40022000 	.word	0x40022000

08000a38 <Timestamp_Init>:

/** LOCAL (PRIVATE) FUNCTION PROTOTYPES ***************************************/


/** PUBLIC FUNCTION IMPLEMENTATIONS *******************************************/
void Timestamp_Init(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	// Enable the RTC Clock
	__HAL_RCC_RTC_ENABLE();
 8000a3c:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <Timestamp_Init+0x48>)
 8000a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000a42:	4a0f      	ldr	r2, [pc, #60]	; (8000a80 <Timestamp_Init+0x48>)
 8000a44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	// Configure the RTC
	hrtc.Instance = RTC;
 8000a4c:	4b0d      	ldr	r3, [pc, #52]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a4e:	4a0e      	ldr	r2, [pc, #56]	; (8000a88 <Timestamp_Init+0x50>)
 8000a50:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a52:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a5a:	227f      	movs	r2, #127	; 0x7f
 8000a5c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8000a5e:	4b09      	ldr	r3, [pc, #36]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a60:	22ff      	movs	r2, #255	; 0xff
 8000a62:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a64:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a6a:	4b06      	ldr	r3, [pc, #24]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a70:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]

	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8000a76:	4803      	ldr	r0, [pc, #12]	; (8000a84 <Timestamp_Init+0x4c>)
 8000a78:	f002 fc20 	bl	80032bc <HAL_RTC_Init>
		/* Initialization Error */
	}
}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	40021000 	.word	0x40021000
 8000a84:	20000124 	.word	0x20000124
 8000a88:	40002800 	.word	0x40002800

08000a8c <Timestamp_SetTimestamp>:

bool Timestamp_SetTimestamp(uint32_t timestamp) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	; 0x28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef date;
	RTC_TimeTypeDef time;
	struct tm *tm;

	// Convert the epoch timestamp to tm struct
	tm = localtime((time_t *)&timestamp);
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	4618      	mov	r0, r3
 8000a98:	f003 fdfc 	bl	8004694 <localtime>
 8000a9c:	6278      	str	r0, [r7, #36]	; 0x24

	// Populate the date and time structs
	date.Year = tm->tm_year - 100;
 8000a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa0:	695b      	ldr	r3, [r3, #20]
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	3b64      	subs	r3, #100	; 0x64
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	date.Month = tm->tm_mon + 1;
 8000aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aae:	691b      	ldr	r3, [r3, #16]
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	date.Date = tm->tm_mday;
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	68db      	ldr	r3, [r3, #12]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	time.Hours = tm->tm_hour;
 8000ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	733b      	strb	r3, [r7, #12]
	time.Minutes = tm->tm_min;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	737b      	strb	r3, [r7, #13]
	time.Seconds = tm->tm_sec;
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	73bb      	strb	r3, [r7, #14]

	// Set the RTC date and time
	HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000adc:	f107 0320 	add.w	r3, r7, #32
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4807      	ldr	r0, [pc, #28]	; (8000b04 <Timestamp_SetTimestamp+0x78>)
 8000ae6:	f002 fd67 	bl	80035b8 <HAL_RTC_SetDate>
	HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	2200      	movs	r2, #0
 8000af0:	4619      	mov	r1, r3
 8000af2:	4804      	ldr	r0, [pc, #16]	; (8000b04 <Timestamp_SetTimestamp+0x78>)
 8000af4:	f002 fc67 	bl	80033c6 <HAL_RTC_SetTime>

	return true;
 8000af8:	2301      	movs	r3, #1
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3728      	adds	r7, #40	; 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000124 	.word	0x20000124

08000b08 <Timestamp_GetTimestamp>:

void Timestamp_GetTimestamp(uint32_t *timestamp) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b092      	sub	sp, #72	; 0x48
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef date;
	RTC_TimeTypeDef time;
	struct tm tm;

	// Read the current date and time from RTC
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000b10:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000b14:	2200      	movs	r2, #0
 8000b16:	4619      	mov	r1, r3
 8000b18:	4815      	ldr	r0, [pc, #84]	; (8000b70 <Timestamp_GetTimestamp+0x68>)
 8000b1a:	f002 fdd4 	bl	80036c6 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000b1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b22:	2200      	movs	r2, #0
 8000b24:	4619      	mov	r1, r3
 8000b26:	4812      	ldr	r0, [pc, #72]	; (8000b70 <Timestamp_GetTimestamp+0x68>)
 8000b28:	f002 fcea 	bl	8003500 <HAL_RTC_GetTime>

	// Populate the tm struct
	tm.tm_year = date.Year + 100;  // Years since 1900
 8000b2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b30:	3364      	adds	r3, #100	; 0x64
 8000b32:	623b      	str	r3, [r7, #32]
	tm.tm_mon = date.Month - 1;
 8000b34:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000b38:	3b01      	subs	r3, #1
 8000b3a:	61fb      	str	r3, [r7, #28]
	tm.tm_mday = date.Date;
 8000b3c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000b40:	61bb      	str	r3, [r7, #24]
	tm.tm_hour = time.Hours;
 8000b42:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000b46:	617b      	str	r3, [r7, #20]
	tm.tm_min = time.Minutes;
 8000b48:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000b4c:	613b      	str	r3, [r7, #16]
	tm.tm_sec = time.Seconds;
 8000b4e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000b52:	60fb      	str	r3, [r7, #12]

	*timestamp = mktime(&tm);
 8000b54:	f107 030c 	add.w	r3, r7, #12
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f003 ffab 	bl	8004ab4 <mktime>
 8000b5e:	4602      	mov	r2, r0
 8000b60:	460b      	mov	r3, r1
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	601a      	str	r2, [r3, #0]
}
 8000b66:	bf00      	nop
 8000b68:	3748      	adds	r7, #72	; 0x48
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000124 	.word	0x20000124

08000b74 <Watchdog_Init>:
/** LOCAL (PRIVATE) FUNCTION PROTOTYPES ***************************************/


/** PUBLIC FUNCTION IMPLEMENTATIONS *******************************************/

void Watchdog_Init(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	hiwdg.Instance = IWDG;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <Watchdog_Init+0x2c>)
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <Watchdog_Init+0x30>)
 8000b7c:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = WATCHDOG_PRESCALER;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <Watchdog_Init+0x2c>)
 8000b80:	2206      	movs	r2, #6
 8000b82:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = WATCHDOG_RELOAD;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <Watchdog_Init+0x2c>)
 8000b86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b8a:	609a      	str	r2, [r3, #8]
	hiwdg.Init.Window = IWDG_WINDOW_DISABLE;
 8000b8c:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <Watchdog_Init+0x2c>)
 8000b8e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000b92:	60da      	str	r2, [r3, #12]


	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 8000b94:	4802      	ldr	r0, [pc, #8]	; (8000ba0 <Watchdog_Init+0x2c>)
 8000b96:	f001 f857 	bl	8001c48 <HAL_IWDG_Init>
		/* Initialization Error */
	}
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	20000148 	.word	0x20000148
 8000ba4:	40003000 	.word	0x40003000

08000ba8 <Watchdog_Feed>:


void Watchdog_Feed(void) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8000bac:	4802      	ldr	r0, [pc, #8]	; (8000bb8 <Watchdog_Feed+0x10>)
 8000bae:	f001 f89a 	bl	8001ce6 <HAL_IWDG_Refresh>
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20000148 	.word	0x20000148

08000bbc <system_init>:

static void SystemClock_Config(void);
static void RTCClock_Config(void);
static void Timer_Config(void);

void system_init(void) {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bc0:	f000 fa4a 	bl	8001058 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000bc4:	f000 f806 	bl	8000bd4 <SystemClock_Config>

	/* Configure the rtc clock */
	RTCClock_Config();
 8000bc8:	f000 f83e 	bl	8000c48 <RTCClock_Config>

	Timer_Config();
 8000bcc:	f000 f87a 	bl	8000cc4 <Timer_Config>
}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <SystemClock_Config>:
  *            PLL_Q                          = 4
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b096      	sub	sp, #88	; 0x58
 8000bd8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000bda:	2310      	movs	r3, #16
 8000bdc:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000bde:	2301      	movs	r3, #1
 8000be0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000be2:	2360      	movs	r3, #96	; 0x60
 8000be4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bea:	2302      	movs	r3, #2
 8000bec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000bee:	2301      	movs	r3, #1
 8000bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000bf6:	2328      	movs	r3, #40	; 0x28
 8000bf8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 8000bfe:	2307      	movs	r3, #7
 8000c00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c02:	2304      	movs	r3, #4
 8000c04:	63fb      	str	r3, [r7, #60]	; 0x3c
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c06:	463b      	mov	r3, r7
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 f89b 	bl	8001d44 <HAL_RCC_OscConfig>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d000      	beq.n	8000c16 <SystemClock_Config+0x42>
  {
    /* Initialization Error */
    while(1);
 8000c14:	e7fe      	b.n	8000c14 <SystemClock_Config+0x40>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000c16:	230f      	movs	r3, #15
 8000c18:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	657b      	str	r3, [r7, #84]	; 0x54
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c2a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c2e:	2104      	movs	r1, #4
 8000c30:	4618      	mov	r0, r3
 8000c32:	f001 fc63 	bl	80024fc <HAL_RCC_ClockConfig>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d000      	beq.n	8000c3e <SystemClock_Config+0x6a>
  {
    /* Initialization Error */
    while(1);
 8000c3c:	e7fe      	b.n	8000c3c <SystemClock_Config+0x68>
  }
}
 8000c3e:	bf00      	nop
 8000c40:	3758      	adds	r7, #88	; 0x58
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <RTCClock_Config>:

static void RTCClock_Config(void) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b0b4      	sub	sp, #208	; 0xd0
 8000c4c:	af00      	add	r7, sp, #0
	// Enable the Power Clock and enable access to the RTC domain
	__HAL_RCC_PWR_CLK_ENABLE();
 8000c4e:	4b1c      	ldr	r3, [pc, #112]	; (8000cc0 <RTCClock_Config+0x78>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c52:	4a1b      	ldr	r2, [pc, #108]	; (8000cc0 <RTCClock_Config+0x78>)
 8000c54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c58:	6593      	str	r3, [r2, #88]	; 0x58
 8000c5a:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <RTCClock_Config+0x78>)
 8000c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c62:	603b      	str	r3, [r7, #0]
 8000c64:	683b      	ldr	r3, [r7, #0]
	HAL_PWR_EnableBkUpAccess();
 8000c66:	f001 f84f 	bl	8001d08 <HAL_PWR_EnableBkUpAccess>

	// Enable the LSE (Low-Speed External) or LSI (Low-Speed Internal) oscillator
	// If your board has an external 32.768 kHz crystal, use LSE
	// Otherwise, use LSI
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000c6e:	2244      	movs	r2, #68	; 0x44
 8000c70:	2100      	movs	r1, #0
 8000c72:	4618      	mov	r0, r3
 8000c74:	f003 fe3e 	bl	80048f4 <memset>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE;
 8000c78:	2304      	movs	r3, #4
 8000c7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c8a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f001 f858 	bl	8001d44 <HAL_RCC_OscConfig>
		/* Initialization Error */
	}

	// Configure the RTC clock source
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	2288      	movs	r2, #136	; 0x88
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f003 fe2a 	bl	80048f4 <memset>
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ca4:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000ca6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000caa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 fe47 	bl	8002944 <HAL_RCCEx_PeriphCLKConfig>
		/* Initialization Error */
	}
}
 8000cb6:	bf00      	nop
 8000cb8:	37d0      	adds	r7, #208	; 0xd0
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40021000 	.word	0x40021000

08000cc4 <Timer_Config>:
static void Timer_Config(void) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	4603      	mov	r3, r0
 8000cda:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000cdc:	88fb      	ldrh	r3, [r7, #6]
 8000cde:	2b02      	cmp	r3, #2
 8000ce0:	d102      	bne.n	8000ce8 <HAL_GPIO_EXTI_Callback+0x16>
  {
    case (GPIO_PIN_1):
    {
      SPI_WIFI_ISR();
 8000ce2:	f000 f817 	bl	8000d14 <SPI_WIFI_ISR>
      break;
 8000ce6:	e000      	b.n	8000cea <HAL_GPIO_EXTI_Callback+0x18>
    }
    default:
    {
      break;
 8000ce8:	bf00      	nop
    }
  }
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
	...

08000cf4 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000cf8:	4802      	ldr	r0, [pc, #8]	; (8000d04 <SPI3_IRQHandler+0x10>)
 8000cfa:	f002 fe03 	bl	8003904 <HAL_SPI_IRQHandler>
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000158 	.word	0x20000158

08000d08 <stm_start_init>:
#include "stm_start.h"

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void stm_start_init(void) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	system_init();
 8000d0c:	f7ff ff56 	bl	8000bbc <system_init>
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8000d18:	4b05      	ldr	r3, [pc, #20]	; (8000d30 <SPI_WIFI_ISR+0x1c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d102      	bne.n	8000d26 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8000d20:	4b03      	ldr	r3, [pc, #12]	; (8000d30 <SPI_WIFI_ISR+0x1c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
   }
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	200001bc 	.word	0x200001bc

08000d34 <main>:


/* Private functions ---------------------------------------------------------*/


int main(void) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0

	/* Initializes MCU, drivers and middleware */
	stm_start_init();
 8000d38:	f7ff ffe6 	bl	8000d08 <stm_start_init>

	// Initialize specific functionality
	AplusAPP_Init();
 8000d3c:	f7ff fc82 	bl	8000644 <AplusAPP_Init>

	// Main processing loop
	AplusAPP_Entry();
 8000d40:	f7ff fcca 	bl	80006d8 <AplusAPP_Entry>
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <HardFault_Handler+0x4>

08000d5e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <MemManage_Handler+0x4>

08000d64 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <BusFault_Handler+0x4>

08000d6a <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000d6e:	e7fe      	b.n	8000d6e <UsageFault_Handler+0x4>

08000d70 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000d9e:	f000 f9b7 	bl	8001110 <HAL_IncTick>
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000daa:	2002      	movs	r0, #2
 8000dac:	f000 ff34 	bl	8001c18 <HAL_GPIO_EXTI_IRQHandler>
}
 8000db0:	bf00      	nop
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
	return 1;
 8000db8:	2301      	movs	r3, #1
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <_kill>:

int _kill(int pid, int sig)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000dce:	f003 fc37 	bl	8004640 <__errno>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2216      	movs	r2, #22
 8000dd6:	601a      	str	r2, [r3, #0]
	return -1;
 8000dd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <_exit>:

void _exit (int status)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000dec:	f04f 31ff 	mov.w	r1, #4294967295
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f7ff ffe7 	bl	8000dc4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000df6:	e7fe      	b.n	8000df6 <_exit+0x12>

08000df8 <_read>:
}

int _read (int file, char *ptr, int len)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
	/* The I/O library uses an internal buffer */
	/* It asks for 1024 characters even if only getc() is used. */
	/* If we use a for(;;) loop on the number of characters requested, */
	/* the user is forced to enter the exact number requested, even if only one is needed. */
	/* So here we return only 1 character even if requested length is > 1 */
	*ptr = __io_getchar();
 8000e04:	f3af 8000 	nop.w
 8000e08:	4603      	mov	r3, r0
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	701a      	strb	r2, [r3, #0]

	return 1;
 8000e10:	2301      	movs	r3, #1
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <_write>:

int _write(int file, char *ptr, int len)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b086      	sub	sp, #24
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	60f8      	str	r0, [r7, #12]
 8000e22:	60b9      	str	r1, [r7, #8]
 8000e24:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
 8000e2a:	e009      	b.n	8000e40 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	60ba      	str	r2, [r7, #8]
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fd17 	bl	8000868 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	697a      	ldr	r2, [r7, #20]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	dbf1      	blt.n	8000e2c <_write+0x12>
	}
	return len;
 8000e48:	687b      	ldr	r3, [r7, #4]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3718      	adds	r7, #24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000e5c:	4b11      	ldr	r3, [pc, #68]	; (8000ea4 <_sbrk+0x50>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d102      	bne.n	8000e6a <_sbrk+0x16>
		heap_end = &end;
 8000e64:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <_sbrk+0x50>)
 8000e66:	4a10      	ldr	r2, [pc, #64]	; (8000ea8 <_sbrk+0x54>)
 8000e68:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000e6a:	4b0e      	ldr	r3, [pc, #56]	; (8000ea4 <_sbrk+0x50>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <_sbrk+0x50>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	466a      	mov	r2, sp
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d907      	bls.n	8000e8e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000e7e:	f003 fbdf 	bl	8004640 <__errno>
 8000e82:	4603      	mov	r3, r0
 8000e84:	220c      	movs	r2, #12
 8000e86:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000e88:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8c:	e006      	b.n	8000e9c <_sbrk+0x48>
	}

	heap_end += incr;
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <_sbrk+0x50>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	4a03      	ldr	r2, [pc, #12]	; (8000ea4 <_sbrk+0x50>)
 8000e98:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	200001c4 	.word	0x200001c4
 8000ea8:	20000288 	.word	0x20000288

08000eac <_close>:

int _close(int file)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	return -1;
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ed4:	605a      	str	r2, [r3, #4]
	return 0;
 8000ed6:	2300      	movs	r3, #0
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <_isatty>:

int _isatty(int file)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	return 1;
 8000eec:	2301      	movs	r3, #1
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b085      	sub	sp, #20
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
	return 0;
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f18:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <SystemInit+0x64>)
 8000f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f1e:	4a16      	ldr	r2, [pc, #88]	; (8000f78 <SystemInit+0x64>)
 8000f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f28:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <SystemInit+0x68>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a13      	ldr	r2, [pc, #76]	; (8000f7c <SystemInit+0x68>)
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <SystemInit+0x68>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000f3a:	4b10      	ldr	r3, [pc, #64]	; (8000f7c <SystemInit+0x68>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a0f      	ldr	r2, [pc, #60]	; (8000f7c <SystemInit+0x68>)
 8000f40:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f44:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f48:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <SystemInit+0x68>)
 8000f4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f50:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f52:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <SystemInit+0x68>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a09      	ldr	r2, [pc, #36]	; (8000f7c <SystemInit+0x68>)
 8000f58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f5c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <SystemInit+0x68>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <SystemInit+0x64>)
 8000f66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000ed00 	.word	0xe000ed00
 8000f7c:	40021000 	.word	0x40021000

08000f80 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08a      	sub	sp, #40	; 0x28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d10b      	bne.n	8000faa <BSP_COM_Init+0x2a>
 8000f92:	4b2d      	ldr	r3, [pc, #180]	; (8001048 <BSP_COM_Init+0xc8>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f96:	4a2c      	ldr	r2, [pc, #176]	; (8001048 <BSP_COM_Init+0xc8>)
 8000f98:	f043 0302 	orr.w	r3, r3, #2
 8000f9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa2:	f003 0302 	and.w	r3, r3, #2
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10b      	bne.n	8000fc8 <BSP_COM_Init+0x48>
 8000fb0:	4b25      	ldr	r3, [pc, #148]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb4:	4a24      	ldr	r2, [pc, #144]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fb6:	f043 0302 	orr.w	r3, r3, #2
 8000fba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fbc:	4b22      	ldr	r3, [pc, #136]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d10b      	bne.n	8000fe6 <BSP_COM_Init+0x66>
 8000fce:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd2:	4a1d      	ldr	r2, [pc, #116]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fd8:	6613      	str	r3, [r2, #96]	; 0x60
 8000fda:	4b1b      	ldr	r3, [pc, #108]	; (8001048 <BSP_COM_Init+0xc8>)
 8000fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 8000fe6:	2340      	movs	r3, #64	; 0x40
 8000fe8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	4a13      	ldr	r2, [pc, #76]	; (800104c <BSP_COM_Init+0xcc>)
 8000ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001002:	f107 0214 	add.w	r2, r7, #20
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f000 fc5b 	bl	80018c4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001012:	2302      	movs	r3, #2
 8001014:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 8001016:	2307      	movs	r3, #7
 8001018:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <BSP_COM_Init+0xd0>)
 800101e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001022:	f107 0214 	add.w	r2, r7, #20
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f000 fc4b 	bl	80018c4 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	4a08      	ldr	r2, [pc, #32]	; (8001054 <BSP_COM_Init+0xd4>)
 8001032:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 800103a:	6838      	ldr	r0, [r7, #0]
 800103c:	f002 fd81 	bl	8003b42 <HAL_UART_Init>
}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	; 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40021000 	.word	0x40021000
 800104c:	2000000c 	.word	0x2000000c
 8001050:	20000010 	.word	0x20000010
 8001054:	20000008 	.word	0x20000008

08001058 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001062:	2003      	movs	r0, #3
 8001064:	f000 f926 	bl	80012b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001068:	200f      	movs	r0, #15
 800106a:	f000 f815 	bl	8001098 <HAL_InitTick>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	71fb      	strb	r3, [r7, #7]
 8001078:	e001      	b.n	800107e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107a:	f000 f805 	bl	8001088 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800107e:	79fb      	ldrb	r3, [r7, #7]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
	...

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80010a4:	4b17      	ldr	r3, [pc, #92]	; (8001104 <HAL_InitTick+0x6c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d023      	beq.n	80010f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80010ac:	4b16      	ldr	r3, [pc, #88]	; (8001108 <HAL_InitTick+0x70>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b14      	ldr	r3, [pc, #80]	; (8001104 <HAL_InitTick+0x6c>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80010be:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f91d 	bl	8001302 <HAL_SYSTICK_Config>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d10f      	bne.n	80010ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2b0f      	cmp	r3, #15
 80010d2:	d809      	bhi.n	80010e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d4:	2200      	movs	r2, #0
 80010d6:	6879      	ldr	r1, [r7, #4]
 80010d8:	f04f 30ff 	mov.w	r0, #4294967295
 80010dc:	f000 f8f5 	bl	80012ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010e0:	4a0a      	ldr	r2, [pc, #40]	; (800110c <HAL_InitTick+0x74>)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6013      	str	r3, [r2, #0]
 80010e6:	e007      	b.n	80010f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	73fb      	strb	r3, [r7, #15]
 80010ec:	e004      	b.n	80010f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
 80010f2:	e001      	b.n	80010f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000018 	.word	0x20000018
 8001108:	20000004 	.word	0x20000004
 800110c:	20000014 	.word	0x20000014

08001110 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_IncTick+0x20>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	461a      	mov	r2, r3
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_IncTick+0x24>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4413      	add	r3, r2
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <HAL_IncTick+0x24>)
 8001122:	6013      	str	r3, [r2, #0]
}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000018 	.word	0x20000018
 8001134:	2000024c 	.word	0x2000024c

08001138 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  return uwTick;
 800113c:	4b03      	ldr	r3, [pc, #12]	; (800114c <HAL_GetTick+0x14>)
 800113e:	681b      	ldr	r3, [r3, #0]
}
 8001140:	4618      	mov	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	2000024c 	.word	0x2000024c

08001150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001160:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <__NVIC_SetPriorityGrouping+0x44>)
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001166:	68ba      	ldr	r2, [r7, #8]
 8001168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800116c:	4013      	ands	r3, r2
 800116e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800117c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001182:	4a04      	ldr	r2, [pc, #16]	; (8001194 <__NVIC_SetPriorityGrouping+0x44>)
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	60d3      	str	r3, [r2, #12]
}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800119c:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <__NVIC_GetPriorityGrouping+0x18>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	0a1b      	lsrs	r3, r3, #8
 80011a2:	f003 0307 	and.w	r3, r3, #7
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	6039      	str	r1, [r7, #0]
 80011be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	db0a      	blt.n	80011de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	490c      	ldr	r1, [pc, #48]	; (8001200 <__NVIC_SetPriority+0x4c>)
 80011ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d2:	0112      	lsls	r2, r2, #4
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	440b      	add	r3, r1
 80011d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011dc:	e00a      	b.n	80011f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	b2da      	uxtb	r2, r3
 80011e2:	4908      	ldr	r1, [pc, #32]	; (8001204 <__NVIC_SetPriority+0x50>)
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	3b04      	subs	r3, #4
 80011ec:	0112      	lsls	r2, r2, #4
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	440b      	add	r3, r1
 80011f2:	761a      	strb	r2, [r3, #24]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000e100 	.word	0xe000e100
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001208:	b480      	push	{r7}
 800120a:	b089      	sub	sp, #36	; 0x24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	f1c3 0307 	rsb	r3, r3, #7
 8001222:	2b04      	cmp	r3, #4
 8001224:	bf28      	it	cs
 8001226:	2304      	movcs	r3, #4
 8001228:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	3304      	adds	r3, #4
 800122e:	2b06      	cmp	r3, #6
 8001230:	d902      	bls.n	8001238 <NVIC_EncodePriority+0x30>
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3b03      	subs	r3, #3
 8001236:	e000      	b.n	800123a <NVIC_EncodePriority+0x32>
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800123c:	f04f 32ff 	mov.w	r2, #4294967295
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43da      	mvns	r2, r3
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	401a      	ands	r2, r3
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001250:	f04f 31ff 	mov.w	r1, #4294967295
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	fa01 f303 	lsl.w	r3, r1, r3
 800125a:	43d9      	mvns	r1, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001260:	4313      	orrs	r3, r2
         );
}
 8001262:	4618      	mov	r0, r3
 8001264:	3724      	adds	r7, #36	; 0x24
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3b01      	subs	r3, #1
 800127c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001280:	d301      	bcc.n	8001286 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001282:	2301      	movs	r3, #1
 8001284:	e00f      	b.n	80012a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <SysTick_Config+0x40>)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3b01      	subs	r3, #1
 800128c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800128e:	210f      	movs	r1, #15
 8001290:	f04f 30ff 	mov.w	r0, #4294967295
 8001294:	f7ff ff8e 	bl	80011b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001298:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <SysTick_Config+0x40>)
 800129a:	2200      	movs	r2, #0
 800129c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129e:	4b04      	ldr	r3, [pc, #16]	; (80012b0 <SysTick_Config+0x40>)
 80012a0:	2207      	movs	r2, #7
 80012a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	e000e010 	.word	0xe000e010

080012b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff ff47 	bl	8001150 <__NVIC_SetPriorityGrouping>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b086      	sub	sp, #24
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	4603      	mov	r3, r0
 80012d2:	60b9      	str	r1, [r7, #8]
 80012d4:	607a      	str	r2, [r7, #4]
 80012d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012d8:	2300      	movs	r3, #0
 80012da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012dc:	f7ff ff5c 	bl	8001198 <__NVIC_GetPriorityGrouping>
 80012e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	68b9      	ldr	r1, [r7, #8]
 80012e6:	6978      	ldr	r0, [r7, #20]
 80012e8:	f7ff ff8e 	bl	8001208 <NVIC_EncodePriority>
 80012ec:	4602      	mov	r2, r0
 80012ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012f2:	4611      	mov	r1, r2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff5d 	bl	80011b4 <__NVIC_SetPriority>
}
 80012fa:	bf00      	nop
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffb0 	bl	8001270 <SysTick_Config>
 8001310:	4603      	mov	r3, r0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b084      	sub	sp, #16
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001322:	2300      	movs	r3, #0
 8001324:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d005      	beq.n	800133e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2204      	movs	r2, #4
 8001336:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	73fb      	strb	r3, [r7, #15]
 800133c:	e029      	b.n	8001392 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f022 020e 	bic.w	r2, r2, #14
 800134c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f022 0201 	bic.w	r2, r2, #1
 800135c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	f003 021c 	and.w	r2, r3, #28
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	2101      	movs	r1, #1
 800136c:	fa01 f202 	lsl.w	r2, r1, r2
 8001370:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2201      	movs	r2, #1
 8001376:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	4798      	blx	r3
    }
  }
  return status;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80013ae:	4b2f      	ldr	r3, [pc, #188]	; (800146c <HAL_FLASH_Program+0xd0>)
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d101      	bne.n	80013ba <HAL_FLASH_Program+0x1e>
 80013b6:	2302      	movs	r3, #2
 80013b8:	e053      	b.n	8001462 <HAL_FLASH_Program+0xc6>
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <HAL_FLASH_Program+0xd0>)
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013c0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013c4:	f000 f888 	bl	80014d8 <FLASH_WaitForLastOperation>
 80013c8:	4603      	mov	r3, r0
 80013ca:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d143      	bne.n	800145a <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80013d2:	4b26      	ldr	r3, [pc, #152]	; (800146c <HAL_FLASH_Program+0xd0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80013d8:	4b25      	ldr	r3, [pc, #148]	; (8001470 <HAL_FLASH_Program+0xd4>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d009      	beq.n	80013f8 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80013e4:	4b22      	ldr	r3, [pc, #136]	; (8001470 <HAL_FLASH_Program+0xd4>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a21      	ldr	r2, [pc, #132]	; (8001470 <HAL_FLASH_Program+0xd4>)
 80013ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80013ee:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <HAL_FLASH_Program+0xd0>)
 80013f2:	2202      	movs	r2, #2
 80013f4:	771a      	strb	r2, [r3, #28]
 80013f6:	e002      	b.n	80013fe <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80013f8:	4b1c      	ldr	r3, [pc, #112]	; (800146c <HAL_FLASH_Program+0xd0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d107      	bne.n	8001414 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001404:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001408:	68b8      	ldr	r0, [r7, #8]
 800140a:	f000 f8bb 	bl	8001584 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800140e:	2301      	movs	r3, #1
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	e010      	b.n	8001436 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d002      	beq.n	8001420 <HAL_FLASH_Program+0x84>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d10a      	bne.n	8001436 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	4619      	mov	r1, r3
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f000 f8d3 	bl	80015d0 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2b02      	cmp	r3, #2
 800142e:	d102      	bne.n	8001436 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001430:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001434:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001436:	f24c 3050 	movw	r0, #50000	; 0xc350
 800143a:	f000 f84d 	bl	80014d8 <FLASH_WaitForLastOperation>
 800143e:	4603      	mov	r3, r0
 8001440:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <HAL_FLASH_Program+0xd4>)
 800144a:	695a      	ldr	r2, [r3, #20]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	43db      	mvns	r3, r3
 8001450:	4907      	ldr	r1, [pc, #28]	; (8001470 <HAL_FLASH_Program+0xd4>)
 8001452:	4013      	ands	r3, r2
 8001454:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001456:	f000 f9eb 	bl	8001830 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800145a:	4b04      	ldr	r3, [pc, #16]	; (800146c <HAL_FLASH_Program+0xd0>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]

  return status;
 8001460:	7dfb      	ldrb	r3, [r7, #23]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	2000001c 	.word	0x2000001c
 8001470:	40022000 	.word	0x40022000

08001474 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800147a:	2300      	movs	r3, #0
 800147c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800147e:	4b0b      	ldr	r3, [pc, #44]	; (80014ac <HAL_FLASH_Unlock+0x38>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	2b00      	cmp	r3, #0
 8001484:	da0b      	bge.n	800149e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <HAL_FLASH_Unlock+0x38>)
 8001488:	4a09      	ldr	r2, [pc, #36]	; (80014b0 <HAL_FLASH_Unlock+0x3c>)
 800148a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800148c:	4b07      	ldr	r3, [pc, #28]	; (80014ac <HAL_FLASH_Unlock+0x38>)
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <HAL_FLASH_Unlock+0x40>)
 8001490:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001492:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_FLASH_Unlock+0x38>)
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	2b00      	cmp	r3, #0
 8001498:	da01      	bge.n	800149e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800149e:	79fb      	ldrb	r3, [r7, #7]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	40022000 	.word	0x40022000
 80014b0:	45670123 	.word	0x45670123
 80014b4:	cdef89ab 	.word	0xcdef89ab

080014b8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <HAL_FLASH_Lock+0x1c>)
 80014be:	695b      	ldr	r3, [r3, #20]
 80014c0:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <HAL_FLASH_Lock+0x1c>)
 80014c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80014c6:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	40022000 	.word	0x40022000

080014d8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 80014e0:	f7ff fe2a 	bl	8001138 <HAL_GetTick>
 80014e4:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80014e6:	e00d      	b.n	8001504 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ee:	d009      	beq.n	8001504 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 80014f0:	f7ff fe22 	bl	8001138 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d801      	bhi.n	8001504 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e037      	b.n	8001574 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001504:	4b1d      	ldr	r3, [pc, #116]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1eb      	bne.n	80014e8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 8001512:	691a      	ldr	r2, [r3, #16]
 8001514:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001518:	4013      	ands	r3, r2
 800151a:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d01e      	beq.n	8001560 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001522:	4b17      	ldr	r3, [pc, #92]	; (8001580 <FLASH_WaitForLastOperation+0xa8>)
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	4313      	orrs	r3, r2
 800152a:	4a15      	ldr	r2, [pc, #84]	; (8001580 <FLASH_WaitForLastOperation+0xa8>)
 800152c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001534:	2b00      	cmp	r3, #0
 8001536:	d007      	beq.n	8001548 <FLASH_WaitForLastOperation+0x70>
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 800153a:	699a      	ldr	r2, [r3, #24]
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001542:	490e      	ldr	r1, [pc, #56]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 8001544:	4313      	orrs	r3, r2
 8001546:	618b      	str	r3, [r1, #24]
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d004      	beq.n	800155c <FLASH_WaitForLastOperation+0x84>
 8001552:	4a0a      	ldr	r2, [pc, #40]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800155a:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e009      	b.n	8001574 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001560:	4b06      	ldr	r3, [pc, #24]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d002      	beq.n	8001572 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <FLASH_WaitForLastOperation+0xa4>)
 800156e:	2201      	movs	r2, #1
 8001570:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001572:	2300      	movs	r3, #0
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40022000 	.word	0x40022000
 8001580:	2000001c 	.word	0x2000001c

08001584 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001590:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <FLASH_Program_DoubleWord+0x48>)
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	4a0d      	ldr	r2, [pc, #52]	; (80015cc <FLASH_Program_DoubleWord+0x48>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	683a      	ldr	r2, [r7, #0]
 80015a0:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80015a2:	f3bf 8f6f 	isb	sy
}
 80015a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 80015a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	000a      	movs	r2, r1
 80015b6:	2300      	movs	r3, #0
 80015b8:	68f9      	ldr	r1, [r7, #12]
 80015ba:	3104      	adds	r1, #4
 80015bc:	4613      	mov	r3, r2
 80015be:	600b      	str	r3, [r1, #0]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40022000 	.word	0x40022000

080015d0 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	; 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80015da:	2340      	movs	r3, #64	; 0x40
 80015dc:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80015e6:	4b14      	ldr	r3, [pc, #80]	; (8001638 <FLASH_Program_Fast+0x68>)
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	4a13      	ldr	r2, [pc, #76]	; (8001638 <FLASH_Program_Fast+0x68>)
 80015ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80015f2:	f3ef 8310 	mrs	r3, PRIMASK
 80015f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80015f8:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80015fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80015fc:	b672      	cpsid	i
}
 80015fe:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	3304      	adds	r3, #4
 800160c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	3304      	adds	r3, #4
 8001612:	617b      	str	r3, [r7, #20]
    row_index--;
 8001614:	7ffb      	ldrb	r3, [r7, #31]
 8001616:	3b01      	subs	r3, #1
 8001618:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800161a:	7ffb      	ldrb	r3, [r7, #31]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1ef      	bne.n	8001600 <FLASH_Program_Fast+0x30>
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	f383 8810 	msr	PRIMASK, r3
}
 800162a:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800162c:	bf00      	nop
 800162e:	3724      	adds	r7, #36	; 0x24
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	40022000 	.word	0x40022000

0800163c <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001646:	4b49      	ldr	r3, [pc, #292]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d101      	bne.n	8001652 <HAL_FLASHEx_Erase+0x16>
 800164e:	2302      	movs	r3, #2
 8001650:	e087      	b.n	8001762 <HAL_FLASHEx_Erase+0x126>
 8001652:	4b46      	ldr	r3, [pc, #280]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 8001654:	2201      	movs	r2, #1
 8001656:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001658:	f24c 3050 	movw	r0, #50000	; 0xc350
 800165c:	f7ff ff3c 	bl	80014d8 <FLASH_WaitForLastOperation>
 8001660:	4603      	mov	r3, r0
 8001662:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001664:	7bfb      	ldrb	r3, [r7, #15]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d177      	bne.n	800175a <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800166a:	4b40      	ldr	r3, [pc, #256]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 800166c:	2200      	movs	r2, #0
 800166e:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001670:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001678:	2b00      	cmp	r3, #0
 800167a:	d013      	beq.n	80016a4 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800167c:	4b3c      	ldr	r3, [pc, #240]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001684:	2b00      	cmp	r3, #0
 8001686:	d009      	beq.n	800169c <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001688:	4b39      	ldr	r3, [pc, #228]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a38      	ldr	r2, [pc, #224]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 800168e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001692:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001694:	4b35      	ldr	r3, [pc, #212]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 8001696:	2203      	movs	r2, #3
 8001698:	771a      	strb	r2, [r3, #28]
 800169a:	e016      	b.n	80016ca <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800169c:	4b33      	ldr	r3, [pc, #204]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 800169e:	2201      	movs	r2, #1
 80016a0:	771a      	strb	r2, [r3, #28]
 80016a2:	e012      	b.n	80016ca <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80016a4:	4b32      	ldr	r3, [pc, #200]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d009      	beq.n	80016c4 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 80016b0:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a2e      	ldr	r2, [pc, #184]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 80016b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80016ba:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80016bc:	4b2b      	ldr	r3, [pc, #172]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 80016be:	2202      	movs	r2, #2
 80016c0:	771a      	strb	r2, [r3, #28]
 80016c2:	e002      	b.n	80016ca <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80016c4:	4b29      	ldr	r3, [pc, #164]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d113      	bne.n	80016fa <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 f84c 	bl	8001774 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80016dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80016e0:	f7ff fefa 	bl	80014d8 <FLASH_WaitForLastOperation>
 80016e4:	4603      	mov	r3, r0
 80016e6:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80016e8:	4b21      	ldr	r3, [pc, #132]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 80016ea:	695b      	ldr	r3, [r3, #20]
 80016ec:	4a20      	ldr	r2, [pc, #128]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 80016ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80016f2:	f023 0304 	bic.w	r3, r3, #4
 80016f6:	6153      	str	r3, [r2, #20]
 80016f8:	e02d      	b.n	8001756 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001700:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	e01d      	b.n	8001746 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	4619      	mov	r1, r3
 8001710:	68b8      	ldr	r0, [r7, #8]
 8001712:	f000 f857 	bl	80017c4 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001716:	f24c 3050 	movw	r0, #50000	; 0xc350
 800171a:	f7ff fedd 	bl	80014d8 <FLASH_WaitForLastOperation>
 800171e:	4603      	mov	r3, r0
 8001720:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001722:	4b13      	ldr	r3, [pc, #76]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 8001724:	695b      	ldr	r3, [r3, #20]
 8001726:	4a12      	ldr	r2, [pc, #72]	; (8001770 <HAL_FLASHEx_Erase+0x134>)
 8001728:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800172c:	f023 0302 	bic.w	r3, r3, #2
 8001730:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	601a      	str	r2, [r3, #0]
          break;
 800173e:	e00a      	b.n	8001756 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	3301      	adds	r3, #1
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	4413      	add	r3, r2
 8001750:	68ba      	ldr	r2, [r7, #8]
 8001752:	429a      	cmp	r2, r3
 8001754:	d3d9      	bcc.n	800170a <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001756:	f000 f86b 	bl	8001830 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800175a:	4b04      	ldr	r3, [pc, #16]	; (800176c <HAL_FLASHEx_Erase+0x130>)
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]

  return status;
 8001760:	7bfb      	ldrb	r3, [r7, #15]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	2000001c 	.word	0x2000001c
 8001770:	40022000 	.word	0x40022000

08001774 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	2b00      	cmp	r3, #0
 8001784:	d005      	beq.n	8001792 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8001786:	4b0e      	ldr	r3, [pc, #56]	; (80017c0 <FLASH_MassErase+0x4c>)
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	4a0d      	ldr	r2, [pc, #52]	; (80017c0 <FLASH_MassErase+0x4c>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f003 0302 	and.w	r3, r3, #2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d005      	beq.n	80017a8 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800179c:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <FLASH_MassErase+0x4c>)
 800179e:	695b      	ldr	r3, [r3, #20]
 80017a0:	4a07      	ldr	r2, [pc, #28]	; (80017c0 <FLASH_MassErase+0x4c>)
 80017a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017a6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80017a8:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <FLASH_MassErase+0x4c>)
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	4a04      	ldr	r2, [pc, #16]	; (80017c0 <FLASH_MassErase+0x4c>)
 80017ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017b2:	6153      	str	r3, [r2, #20]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	40022000 	.word	0x40022000

080017c4 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d006      	beq.n	80017e6 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 80017d8:	4b14      	ldr	r3, [pc, #80]	; (800182c <FLASH_PageErase+0x68>)
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	4a13      	ldr	r2, [pc, #76]	; (800182c <FLASH_PageErase+0x68>)
 80017de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80017e2:	6153      	str	r3, [r2, #20]
 80017e4:	e005      	b.n	80017f2 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <FLASH_PageErase+0x68>)
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	4a10      	ldr	r2, [pc, #64]	; (800182c <FLASH_PageErase+0x68>)
 80017ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017f0:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <FLASH_PageErase+0x68>)
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8001802:	490a      	ldr	r1, [pc, #40]	; (800182c <FLASH_PageErase+0x68>)
 8001804:	4313      	orrs	r3, r2
 8001806:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <FLASH_PageErase+0x68>)
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	4a07      	ldr	r2, [pc, #28]	; (800182c <FLASH_PageErase+0x68>)
 800180e:	f043 0302 	orr.w	r3, r3, #2
 8001812:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <FLASH_PageErase+0x68>)
 8001816:	695b      	ldr	r3, [r3, #20]
 8001818:	4a04      	ldr	r2, [pc, #16]	; (800182c <FLASH_PageErase+0x68>)
 800181a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800181e:	6153      	str	r3, [r2, #20]
}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	40022000 	.word	0x40022000

08001830 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001836:	4b21      	ldr	r3, [pc, #132]	; (80018bc <FLASH_FlushCaches+0x8c>)
 8001838:	7f1b      	ldrb	r3, [r3, #28]
 800183a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d002      	beq.n	8001848 <FLASH_FlushCaches+0x18>
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b03      	cmp	r3, #3
 8001846:	d117      	bne.n	8001878 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001848:	4b1d      	ldr	r3, [pc, #116]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a1c      	ldr	r2, [pc, #112]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800184e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001852:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001854:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a19      	ldr	r2, [pc, #100]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800185a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a16      	ldr	r2, [pc, #88]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001866:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800186a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800186c:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a13      	ldr	r2, [pc, #76]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001872:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001876:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d002      	beq.n	8001884 <FLASH_FlushCaches+0x54>
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	2b03      	cmp	r3, #3
 8001882:	d111      	bne.n	80018a8 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a0d      	ldr	r2, [pc, #52]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800188a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800188e:	6013      	str	r3, [r2, #0]
 8001890:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <FLASH_FlushCaches+0x90>)
 8001896:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800189a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <FLASH_FlushCaches+0x90>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a07      	ldr	r2, [pc, #28]	; (80018c0 <FLASH_FlushCaches+0x90>)
 80018a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018a6:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80018a8:	4b04      	ldr	r3, [pc, #16]	; (80018bc <FLASH_FlushCaches+0x8c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	771a      	strb	r2, [r3, #28]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	2000001c 	.word	0x2000001c
 80018c0:	40022000 	.word	0x40022000

080018c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b087      	sub	sp, #28
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ce:	2300      	movs	r3, #0
 80018d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018d2:	e17f      	b.n	8001bd4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	2101      	movs	r1, #1
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	fa01 f303 	lsl.w	r3, r1, r3
 80018e0:	4013      	ands	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 8171 	beq.w	8001bce <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d005      	beq.n	8001904 <HAL_GPIO_Init+0x40>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f003 0303 	and.w	r3, r3, #3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d130      	bne.n	8001966 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	2203      	movs	r2, #3
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	68da      	ldr	r2, [r3, #12]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	fa02 f303 	lsl.w	r3, r2, r3
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4313      	orrs	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800193a:	2201      	movs	r2, #1
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	43db      	mvns	r3, r3
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	4013      	ands	r3, r2
 8001948:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	091b      	lsrs	r3, r3, #4
 8001950:	f003 0201 	and.w	r2, r3, #1
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	4313      	orrs	r3, r2
 800195e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f003 0303 	and.w	r3, r3, #3
 800196e:	2b03      	cmp	r3, #3
 8001970:	d118      	bne.n	80019a4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001978:	2201      	movs	r2, #1
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	08db      	lsrs	r3, r3, #3
 800198e:	f003 0201 	and.w	r2, r3, #1
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	4313      	orrs	r3, r2
 800199c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d017      	beq.n	80019e0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0303 	and.w	r3, r3, #3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d123      	bne.n	8001a34 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	08da      	lsrs	r2, r3, #3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3208      	adds	r2, #8
 80019f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	f003 0307 	and.w	r3, r3, #7
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	220f      	movs	r2, #15
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	691a      	ldr	r2, [r3, #16]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	6939      	ldr	r1, [r7, #16]
 8001a30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0203 	and.w	r2, r3, #3
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 80ac 	beq.w	8001bce <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a76:	4b5f      	ldr	r3, [pc, #380]	; (8001bf4 <HAL_GPIO_Init+0x330>)
 8001a78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a7a:	4a5e      	ldr	r2, [pc, #376]	; (8001bf4 <HAL_GPIO_Init+0x330>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6613      	str	r3, [r2, #96]	; 0x60
 8001a82:	4b5c      	ldr	r3, [pc, #368]	; (8001bf4 <HAL_GPIO_Init+0x330>)
 8001a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a8e:	4a5a      	ldr	r2, [pc, #360]	; (8001bf8 <HAL_GPIO_Init+0x334>)
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	089b      	lsrs	r3, r3, #2
 8001a94:	3302      	adds	r3, #2
 8001a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f003 0303 	and.w	r3, r3, #3
 8001aa2:	009b      	lsls	r3, r3, #2
 8001aa4:	220f      	movs	r2, #15
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43db      	mvns	r3, r3
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ab8:	d025      	beq.n	8001b06 <HAL_GPIO_Init+0x242>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a4f      	ldr	r2, [pc, #316]	; (8001bfc <HAL_GPIO_Init+0x338>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d01f      	beq.n	8001b02 <HAL_GPIO_Init+0x23e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a4e      	ldr	r2, [pc, #312]	; (8001c00 <HAL_GPIO_Init+0x33c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d019      	beq.n	8001afe <HAL_GPIO_Init+0x23a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a4d      	ldr	r2, [pc, #308]	; (8001c04 <HAL_GPIO_Init+0x340>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d013      	beq.n	8001afa <HAL_GPIO_Init+0x236>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a4c      	ldr	r2, [pc, #304]	; (8001c08 <HAL_GPIO_Init+0x344>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00d      	beq.n	8001af6 <HAL_GPIO_Init+0x232>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4a4b      	ldr	r2, [pc, #300]	; (8001c0c <HAL_GPIO_Init+0x348>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d007      	beq.n	8001af2 <HAL_GPIO_Init+0x22e>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a4a      	ldr	r2, [pc, #296]	; (8001c10 <HAL_GPIO_Init+0x34c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d101      	bne.n	8001aee <HAL_GPIO_Init+0x22a>
 8001aea:	2306      	movs	r3, #6
 8001aec:	e00c      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001aee:	2307      	movs	r3, #7
 8001af0:	e00a      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001af2:	2305      	movs	r3, #5
 8001af4:	e008      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001af6:	2304      	movs	r3, #4
 8001af8:	e006      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001afa:	2303      	movs	r3, #3
 8001afc:	e004      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001afe:	2302      	movs	r3, #2
 8001b00:	e002      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001b02:	2301      	movs	r3, #1
 8001b04:	e000      	b.n	8001b08 <HAL_GPIO_Init+0x244>
 8001b06:	2300      	movs	r3, #0
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	f002 0203 	and.w	r2, r2, #3
 8001b0e:	0092      	lsls	r2, r2, #2
 8001b10:	4093      	lsls	r3, r2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b18:	4937      	ldr	r1, [pc, #220]	; (8001bf8 <HAL_GPIO_Init+0x334>)
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	089b      	lsrs	r3, r3, #2
 8001b1e:	3302      	adds	r3, #2
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b26:	4b3b      	ldr	r3, [pc, #236]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4013      	ands	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b4a:	4a32      	ldr	r2, [pc, #200]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b50:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b74:	4a27      	ldr	r2, [pc, #156]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b7a:	4b26      	ldr	r3, [pc, #152]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	43db      	mvns	r3, r3
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4013      	ands	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b9e:	4a1d      	ldr	r2, [pc, #116]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	43db      	mvns	r3, r3
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bc8:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <HAL_GPIO_Init+0x350>)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa22 f303 	lsr.w	r3, r2, r3
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f47f ae78 	bne.w	80018d4 <HAL_GPIO_Init+0x10>
  }
}
 8001be4:	bf00      	nop
 8001be6:	bf00      	nop
 8001be8:	371c      	adds	r7, #28
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	40010000 	.word	0x40010000
 8001bfc:	48000400 	.word	0x48000400
 8001c00:	48000800 	.word	0x48000800
 8001c04:	48000c00 	.word	0x48000c00
 8001c08:	48001000 	.word	0x48001000
 8001c0c:	48001400 	.word	0x48001400
 8001c10:	48001800 	.word	0x48001800
 8001c14:	40010400 	.word	0x40010400

08001c18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c22:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c24:	695a      	ldr	r2, [r3, #20]
 8001c26:	88fb      	ldrh	r3, [r7, #6]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d006      	beq.n	8001c3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c2e:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c30:	88fb      	ldrh	r3, [r7, #6]
 8001c32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c34:	88fb      	ldrh	r3, [r7, #6]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff f84b 	bl	8000cd2 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40010400 	.word	0x40010400

08001c48 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e041      	b.n	8001cde <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001c62:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f245 5255 	movw	r2, #21845	; 0x5555
 8001c6c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	6852      	ldr	r2, [r2, #4]
 8001c76:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6892      	ldr	r2, [r2, #8]
 8001c80:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001c82:	f7ff fa59 	bl	8001138 <HAL_GetTick>
 8001c86:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001c88:	e00f      	b.n	8001caa <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001c8a:	f7ff fa55 	bl	8001138 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b31      	cmp	r3, #49	; 0x31
 8001c96:	d908      	bls.n	8001caa <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e019      	b.n	8001cde <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1e8      	bne.n	8001c8a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	691a      	ldr	r2, [r3, #16]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d005      	beq.n	8001cd2 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68d2      	ldr	r2, [r2, #12]
 8001cce:	611a      	str	r2, [r3, #16]
 8001cd0:	e004      	b.n	8001cdc <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3710      	adds	r7, #16
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001cf6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
	...

08001d08 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d16:	6013      	str	r3, [r2, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40007000 	.word	0x40007000

08001d28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d2c:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40007000 	.word	0x40007000

08001d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e3ca      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d56:	4b97      	ldr	r3, [pc, #604]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 030c 	and.w	r3, r3, #12
 8001d5e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d60:	4b94      	ldr	r3, [pc, #592]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	f003 0303 	and.w	r3, r3, #3
 8001d68:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0310 	and.w	r3, r3, #16
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80e4 	beq.w	8001f40 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d007      	beq.n	8001d8e <HAL_RCC_OscConfig+0x4a>
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	2b0c      	cmp	r3, #12
 8001d82:	f040 808b 	bne.w	8001e9c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	f040 8087 	bne.w	8001e9c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d8e:	4b89      	ldr	r3, [pc, #548]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <HAL_RCC_OscConfig+0x62>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e3a2      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a1a      	ldr	r2, [r3, #32]
 8001daa:	4b82      	ldr	r3, [pc, #520]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f003 0308 	and.w	r3, r3, #8
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d004      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x7c>
 8001db6:	4b7f      	ldr	r3, [pc, #508]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dbe:	e005      	b.n	8001dcc <HAL_RCC_OscConfig+0x88>
 8001dc0:	4b7c      	ldr	r3, [pc, #496]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001dc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dc6:	091b      	lsrs	r3, r3, #4
 8001dc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d223      	bcs.n	8001e18 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f000 fd55 	bl	8002884 <RCC_SetFlashLatencyFromMSIRange>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e383      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001de4:	4b73      	ldr	r3, [pc, #460]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a72      	ldr	r2, [pc, #456]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001dea:	f043 0308 	orr.w	r3, r3, #8
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	4b70      	ldr	r3, [pc, #448]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	496d      	ldr	r1, [pc, #436]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e02:	4b6c      	ldr	r3, [pc, #432]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	021b      	lsls	r3, r3, #8
 8001e10:	4968      	ldr	r1, [pc, #416]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	604b      	str	r3, [r1, #4]
 8001e16:	e025      	b.n	8001e64 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e18:	4b66      	ldr	r3, [pc, #408]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a65      	ldr	r2, [pc, #404]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e1e:	f043 0308 	orr.w	r3, r3, #8
 8001e22:	6013      	str	r3, [r2, #0]
 8001e24:	4b63      	ldr	r3, [pc, #396]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4960      	ldr	r1, [pc, #384]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e36:	4b5f      	ldr	r3, [pc, #380]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	021b      	lsls	r3, r3, #8
 8001e44:	495b      	ldr	r1, [pc, #364]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d109      	bne.n	8001e64 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a1b      	ldr	r3, [r3, #32]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fd15 	bl	8002884 <RCC_SetFlashLatencyFromMSIRange>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e343      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e64:	f000 fc4a 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	4b52      	ldr	r3, [pc, #328]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	091b      	lsrs	r3, r3, #4
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	4950      	ldr	r1, [pc, #320]	; (8001fb8 <HAL_RCC_OscConfig+0x274>)
 8001e76:	5ccb      	ldrb	r3, [r1, r3]
 8001e78:	f003 031f 	and.w	r3, r3, #31
 8001e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e80:	4a4e      	ldr	r2, [pc, #312]	; (8001fbc <HAL_RCC_OscConfig+0x278>)
 8001e82:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e84:	4b4e      	ldr	r3, [pc, #312]	; (8001fc0 <HAL_RCC_OscConfig+0x27c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff f905 	bl	8001098 <HAL_InitTick>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e92:	7bfb      	ldrb	r3, [r7, #15]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d052      	beq.n	8001f3e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	e327      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d032      	beq.n	8001f0a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ea4:	4b43      	ldr	r3, [pc, #268]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a42      	ldr	r2, [pc, #264]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001eaa:	f043 0301 	orr.w	r3, r3, #1
 8001eae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001eb0:	f7ff f942 	bl	8001138 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eb8:	f7ff f93e 	bl	8001138 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e310      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eca:	4b3a      	ldr	r3, [pc, #232]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ed6:	4b37      	ldr	r3, [pc, #220]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a36      	ldr	r2, [pc, #216]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001edc:	f043 0308 	orr.w	r3, r3, #8
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	4b34      	ldr	r3, [pc, #208]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	4931      	ldr	r1, [pc, #196]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ef4:	4b2f      	ldr	r3, [pc, #188]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69db      	ldr	r3, [r3, #28]
 8001f00:	021b      	lsls	r3, r3, #8
 8001f02:	492c      	ldr	r1, [pc, #176]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
 8001f08:	e01a      	b.n	8001f40 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f0a:	4b2a      	ldr	r3, [pc, #168]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a29      	ldr	r2, [pc, #164]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f10:	f023 0301 	bic.w	r3, r3, #1
 8001f14:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f16:	f7ff f90f 	bl	8001138 <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f1e:	f7ff f90b 	bl	8001138 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e2dd      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f30:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f0      	bne.n	8001f1e <HAL_RCC_OscConfig+0x1da>
 8001f3c:	e000      	b.n	8001f40 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f3e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d074      	beq.n	8002036 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	2b08      	cmp	r3, #8
 8001f50:	d005      	beq.n	8001f5e <HAL_RCC_OscConfig+0x21a>
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	2b0c      	cmp	r3, #12
 8001f56:	d10e      	bne.n	8001f76 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	2b03      	cmp	r3, #3
 8001f5c:	d10b      	bne.n	8001f76 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d064      	beq.n	8002034 <HAL_RCC_OscConfig+0x2f0>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d160      	bne.n	8002034 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e2ba      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f7e:	d106      	bne.n	8001f8e <HAL_RCC_OscConfig+0x24a>
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	e026      	b.n	8001fdc <HAL_RCC_OscConfig+0x298>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f96:	d115      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x280>
 8001f98:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a05      	ldr	r2, [pc, #20]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001f9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa2:	6013      	str	r3, [r2, #0]
 8001fa4:	4b03      	ldr	r3, [pc, #12]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a02      	ldr	r2, [pc, #8]	; (8001fb4 <HAL_RCC_OscConfig+0x270>)
 8001faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fae:	6013      	str	r3, [r2, #0]
 8001fb0:	e014      	b.n	8001fdc <HAL_RCC_OscConfig+0x298>
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	080071a4 	.word	0x080071a4
 8001fbc:	20000004 	.word	0x20000004
 8001fc0:	20000014 	.word	0x20000014
 8001fc4:	4ba0      	ldr	r3, [pc, #640]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a9f      	ldr	r2, [pc, #636]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8001fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fce:	6013      	str	r3, [r2, #0]
 8001fd0:	4b9d      	ldr	r3, [pc, #628]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a9c      	ldr	r2, [pc, #624]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8001fd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d013      	beq.n	800200c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe4:	f7ff f8a8 	bl	8001138 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fec:	f7ff f8a4 	bl	8001138 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b64      	cmp	r3, #100	; 0x64
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e276      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ffe:	4b92      	ldr	r3, [pc, #584]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0x2a8>
 800200a:	e014      	b.n	8002036 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800200c:	f7ff f894 	bl	8001138 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002014:	f7ff f890 	bl	8001138 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b64      	cmp	r3, #100	; 0x64
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e262      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002026:	4b88      	ldr	r3, [pc, #544]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x2d0>
 8002032:	e000      	b.n	8002036 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d060      	beq.n	8002104 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	2b04      	cmp	r3, #4
 8002046:	d005      	beq.n	8002054 <HAL_RCC_OscConfig+0x310>
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	2b0c      	cmp	r3, #12
 800204c:	d119      	bne.n	8002082 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	2b02      	cmp	r3, #2
 8002052:	d116      	bne.n	8002082 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002054:	4b7c      	ldr	r3, [pc, #496]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800205c:	2b00      	cmp	r3, #0
 800205e:	d005      	beq.n	800206c <HAL_RCC_OscConfig+0x328>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d101      	bne.n	800206c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e23f      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800206c:	4b76      	ldr	r3, [pc, #472]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	691b      	ldr	r3, [r3, #16]
 8002078:	061b      	lsls	r3, r3, #24
 800207a:	4973      	ldr	r1, [pc, #460]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002080:	e040      	b.n	8002104 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d023      	beq.n	80020d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800208a:	4b6f      	ldr	r3, [pc, #444]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a6e      	ldr	r2, [pc, #440]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002094:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002096:	f7ff f84f 	bl	8001138 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800209e:	f7ff f84b 	bl	8001138 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e21d      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020b0:	4b65      	ldr	r3, [pc, #404]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020bc:	4b62      	ldr	r3, [pc, #392]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	061b      	lsls	r3, r3, #24
 80020ca:	495f      	ldr	r1, [pc, #380]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	604b      	str	r3, [r1, #4]
 80020d0:	e018      	b.n	8002104 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020d2:	4b5d      	ldr	r3, [pc, #372]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a5c      	ldr	r2, [pc, #368]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020de:	f7ff f82b 	bl	8001138 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e6:	f7ff f827 	bl	8001138 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e1f9      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020f8:	4b53      	ldr	r3, [pc, #332]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f0      	bne.n	80020e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0308 	and.w	r3, r3, #8
 800210c:	2b00      	cmp	r3, #0
 800210e:	d03c      	beq.n	800218a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d01c      	beq.n	8002152 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002118:	4b4b      	ldr	r3, [pc, #300]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800211a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800211e:	4a4a      	ldr	r2, [pc, #296]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002128:	f7ff f806 	bl	8001138 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002130:	f7ff f802 	bl	8001138 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e1d4      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002142:	4b41      	ldr	r3, [pc, #260]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002144:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0ef      	beq.n	8002130 <HAL_RCC_OscConfig+0x3ec>
 8002150:	e01b      	b.n	800218a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002152:	4b3d      	ldr	r3, [pc, #244]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002154:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002158:	4a3b      	ldr	r2, [pc, #236]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800215a:	f023 0301 	bic.w	r3, r3, #1
 800215e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002162:	f7fe ffe9 	bl	8001138 <HAL_GetTick>
 8002166:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002168:	e008      	b.n	800217c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800216a:	f7fe ffe5 	bl	8001138 <HAL_GetTick>
 800216e:	4602      	mov	r2, r0
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	2b02      	cmp	r3, #2
 8002176:	d901      	bls.n	800217c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002178:	2303      	movs	r3, #3
 800217a:	e1b7      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800217c:	4b32      	ldr	r3, [pc, #200]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800217e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1ef      	bne.n	800216a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 80a6 	beq.w	80022e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002198:	2300      	movs	r3, #0
 800219a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800219c:	4b2a      	ldr	r3, [pc, #168]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800219e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d10d      	bne.n	80021c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a8:	4b27      	ldr	r3, [pc, #156]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80021aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ac:	4a26      	ldr	r2, [pc, #152]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80021ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b2:	6593      	str	r3, [r2, #88]	; 0x58
 80021b4:	4b24      	ldr	r3, [pc, #144]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 80021b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021bc:	60bb      	str	r3, [r7, #8]
 80021be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c0:	2301      	movs	r3, #1
 80021c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021c4:	4b21      	ldr	r3, [pc, #132]	; (800224c <HAL_RCC_OscConfig+0x508>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d118      	bne.n	8002202 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021d0:	4b1e      	ldr	r3, [pc, #120]	; (800224c <HAL_RCC_OscConfig+0x508>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a1d      	ldr	r2, [pc, #116]	; (800224c <HAL_RCC_OscConfig+0x508>)
 80021d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021dc:	f7fe ffac 	bl	8001138 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e4:	f7fe ffa8 	bl	8001138 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e17a      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021f6:	4b15      	ldr	r3, [pc, #84]	; (800224c <HAL_RCC_OscConfig+0x508>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d108      	bne.n	800221c <HAL_RCC_OscConfig+0x4d8>
 800220a:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800220c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002210:	4a0d      	ldr	r2, [pc, #52]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800221a:	e029      	b.n	8002270 <HAL_RCC_OscConfig+0x52c>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	2b05      	cmp	r3, #5
 8002222:	d115      	bne.n	8002250 <HAL_RCC_OscConfig+0x50c>
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800222a:	4a07      	ldr	r2, [pc, #28]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800222c:	f043 0304 	orr.w	r3, r3, #4
 8002230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002234:	4b04      	ldr	r3, [pc, #16]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 8002236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800223a:	4a03      	ldr	r2, [pc, #12]	; (8002248 <HAL_RCC_OscConfig+0x504>)
 800223c:	f043 0301 	orr.w	r3, r3, #1
 8002240:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002244:	e014      	b.n	8002270 <HAL_RCC_OscConfig+0x52c>
 8002246:	bf00      	nop
 8002248:	40021000 	.word	0x40021000
 800224c:	40007000 	.word	0x40007000
 8002250:	4b9c      	ldr	r3, [pc, #624]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002252:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002256:	4a9b      	ldr	r2, [pc, #620]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002258:	f023 0301 	bic.w	r3, r3, #1
 800225c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002260:	4b98      	ldr	r3, [pc, #608]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002266:	4a97      	ldr	r2, [pc, #604]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002268:	f023 0304 	bic.w	r3, r3, #4
 800226c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d016      	beq.n	80022a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002278:	f7fe ff5e 	bl	8001138 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800227e:	e00a      	b.n	8002296 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002280:	f7fe ff5a 	bl	8001138 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	f241 3288 	movw	r2, #5000	; 0x1388
 800228e:	4293      	cmp	r3, r2
 8002290:	d901      	bls.n	8002296 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e12a      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002296:	4b8b      	ldr	r3, [pc, #556]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ed      	beq.n	8002280 <HAL_RCC_OscConfig+0x53c>
 80022a4:	e015      	b.n	80022d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a6:	f7fe ff47 	bl	8001138 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022ac:	e00a      	b.n	80022c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ae:	f7fe ff43 	bl	8001138 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022bc:	4293      	cmp	r3, r2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e113      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022c4:	4b7f      	ldr	r3, [pc, #508]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80022c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1ed      	bne.n	80022ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022d2:	7ffb      	ldrb	r3, [r7, #31]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d105      	bne.n	80022e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d8:	4b7a      	ldr	r3, [pc, #488]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80022da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022dc:	4a79      	ldr	r2, [pc, #484]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80022de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f000 80fe 	beq.w	80024ea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	f040 80d0 	bne.w	8002498 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022f8:	4b72      	ldr	r3, [pc, #456]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f003 0203 	and.w	r2, r3, #3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002308:	429a      	cmp	r2, r3
 800230a:	d130      	bne.n	800236e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002316:	3b01      	subs	r3, #1
 8002318:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800231a:	429a      	cmp	r2, r3
 800231c:	d127      	bne.n	800236e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002328:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800232a:	429a      	cmp	r2, r3
 800232c:	d11f      	bne.n	800236e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002338:	2a07      	cmp	r2, #7
 800233a:	bf14      	ite	ne
 800233c:	2201      	movne	r2, #1
 800233e:	2200      	moveq	r2, #0
 8002340:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002342:	4293      	cmp	r3, r2
 8002344:	d113      	bne.n	800236e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002350:	085b      	lsrs	r3, r3, #1
 8002352:	3b01      	subs	r3, #1
 8002354:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d109      	bne.n	800236e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	085b      	lsrs	r3, r3, #1
 8002366:	3b01      	subs	r3, #1
 8002368:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800236a:	429a      	cmp	r2, r3
 800236c:	d06e      	beq.n	800244c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	2b0c      	cmp	r3, #12
 8002372:	d069      	beq.n	8002448 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002374:	4b53      	ldr	r3, [pc, #332]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d105      	bne.n	800238c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002380:	4b50      	ldr	r3, [pc, #320]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d001      	beq.n	8002390 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e0ad      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002390:	4b4c      	ldr	r3, [pc, #304]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a4b      	ldr	r2, [pc, #300]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800239a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800239c:	f7fe fecc 	bl	8001138 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a4:	f7fe fec8 	bl	8001138 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e09a      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023b6:	4b43      	ldr	r3, [pc, #268]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c2:	4b40      	ldr	r3, [pc, #256]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	4b40      	ldr	r3, [pc, #256]	; (80024c8 <HAL_RCC_OscConfig+0x784>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80023d2:	3a01      	subs	r2, #1
 80023d4:	0112      	lsls	r2, r2, #4
 80023d6:	4311      	orrs	r1, r2
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023dc:	0212      	lsls	r2, r2, #8
 80023de:	4311      	orrs	r1, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023e4:	0852      	lsrs	r2, r2, #1
 80023e6:	3a01      	subs	r2, #1
 80023e8:	0552      	lsls	r2, r2, #21
 80023ea:	4311      	orrs	r1, r2
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023f0:	0852      	lsrs	r2, r2, #1
 80023f2:	3a01      	subs	r2, #1
 80023f4:	0652      	lsls	r2, r2, #25
 80023f6:	4311      	orrs	r1, r2
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023fc:	0912      	lsrs	r2, r2, #4
 80023fe:	0452      	lsls	r2, r2, #17
 8002400:	430a      	orrs	r2, r1
 8002402:	4930      	ldr	r1, [pc, #192]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002404:	4313      	orrs	r3, r2
 8002406:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002408:	4b2e      	ldr	r3, [pc, #184]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a2d      	ldr	r2, [pc, #180]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800240e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002412:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002414:	4b2b      	ldr	r3, [pc, #172]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	4a2a      	ldr	r2, [pc, #168]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800241a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800241e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002420:	f7fe fe8a 	bl	8001138 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002428:	f7fe fe86 	bl	8001138 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e058      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800243a:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002446:	e050      	b.n	80024ea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e04f      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244c:	4b1d      	ldr	r3, [pc, #116]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d148      	bne.n	80024ea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002458:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a19      	ldr	r2, [pc, #100]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800245e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002462:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002464:	4b17      	ldr	r3, [pc, #92]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4a16      	ldr	r2, [pc, #88]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800246a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800246e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002470:	f7fe fe62 	bl	8001138 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002478:	f7fe fe5e 	bl	8001138 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e030      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x734>
 8002496:	e028      	b.n	80024ea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d023      	beq.n	80024e6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249e:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a08      	ldr	r2, [pc, #32]	; (80024c4 <HAL_RCC_OscConfig+0x780>)
 80024a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024aa:	f7fe fe45 	bl	8001138 <HAL_GetTick>
 80024ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024b0:	e00c      	b.n	80024cc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b2:	f7fe fe41 	bl	8001138 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d905      	bls.n	80024cc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e013      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
 80024c4:	40021000 	.word	0x40021000
 80024c8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024cc:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <HAL_RCC_OscConfig+0x7b0>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ec      	bne.n	80024b2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <HAL_RCC_OscConfig+0x7b0>)
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	4905      	ldr	r1, [pc, #20]	; (80024f4 <HAL_RCC_OscConfig+0x7b0>)
 80024de:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <HAL_RCC_OscConfig+0x7b4>)
 80024e0:	4013      	ands	r3, r2
 80024e2:	60cb      	str	r3, [r1, #12]
 80024e4:	e001      	b.n	80024ea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3720      	adds	r7, #32
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40021000 	.word	0x40021000
 80024f8:	feeefffc 	.word	0xfeeefffc

080024fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e0e7      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002510:	4b75      	ldr	r3, [pc, #468]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	683a      	ldr	r2, [r7, #0]
 800251a:	429a      	cmp	r2, r3
 800251c:	d910      	bls.n	8002540 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251e:	4b72      	ldr	r3, [pc, #456]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f023 0207 	bic.w	r2, r3, #7
 8002526:	4970      	ldr	r1, [pc, #448]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	4313      	orrs	r3, r2
 800252c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800252e:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0307 	and.w	r3, r3, #7
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	429a      	cmp	r2, r3
 800253a:	d001      	beq.n	8002540 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0cf      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d010      	beq.n	800256e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	4b66      	ldr	r3, [pc, #408]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002558:	429a      	cmp	r2, r3
 800255a:	d908      	bls.n	800256e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800255c:	4b63      	ldr	r3, [pc, #396]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	4960      	ldr	r1, [pc, #384]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800256a:	4313      	orrs	r3, r2
 800256c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b00      	cmp	r3, #0
 8002578:	d04c      	beq.n	8002614 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002582:	4b5a      	ldr	r3, [pc, #360]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d121      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e0a6      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d107      	bne.n	80025aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800259a:	4b54      	ldr	r3, [pc, #336]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d115      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e09a      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d107      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80025b2:	4b4e      	ldr	r3, [pc, #312]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d109      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e08e      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025c2:	4b4a      	ldr	r3, [pc, #296]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e086      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025d2:	4b46      	ldr	r3, [pc, #280]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f023 0203 	bic.w	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	4943      	ldr	r1, [pc, #268]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025e4:	f7fe fda8 	bl	8001138 <HAL_GetTick>
 80025e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ea:	e00a      	b.n	8002602 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ec:	f7fe fda4 	bl	8001138 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e06e      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002602:	4b3a      	ldr	r3, [pc, #232]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 020c 	and.w	r2, r3, #12
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	429a      	cmp	r2, r3
 8002612:	d1eb      	bne.n	80025ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d010      	beq.n	8002642 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	4b31      	ldr	r3, [pc, #196]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800262c:	429a      	cmp	r2, r3
 800262e:	d208      	bcs.n	8002642 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002630:	4b2e      	ldr	r3, [pc, #184]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	492b      	ldr	r1, [pc, #172]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800263e:	4313      	orrs	r3, r2
 8002640:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002642:	4b29      	ldr	r3, [pc, #164]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	429a      	cmp	r2, r3
 800264e:	d210      	bcs.n	8002672 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002650:	4b25      	ldr	r3, [pc, #148]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f023 0207 	bic.w	r2, r3, #7
 8002658:	4923      	ldr	r1, [pc, #140]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	4313      	orrs	r3, r2
 800265e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002660:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <HAL_RCC_ClockConfig+0x1ec>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d001      	beq.n	8002672 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e036      	b.n	80026e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b00      	cmp	r3, #0
 800267c:	d008      	beq.n	8002690 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800267e:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	4918      	ldr	r1, [pc, #96]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800268c:	4313      	orrs	r3, r2
 800268e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d009      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800269c:	4b13      	ldr	r3, [pc, #76]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	4910      	ldr	r1, [pc, #64]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026b0:	f000 f824 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <HAL_RCC_ClockConfig+0x1f0>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	091b      	lsrs	r3, r3, #4
 80026bc:	f003 030f 	and.w	r3, r3, #15
 80026c0:	490b      	ldr	r1, [pc, #44]	; (80026f0 <HAL_RCC_ClockConfig+0x1f4>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
 80026cc:	4a09      	ldr	r2, [pc, #36]	; (80026f4 <HAL_RCC_ClockConfig+0x1f8>)
 80026ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <HAL_RCC_ClockConfig+0x1fc>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe fcdf 	bl	8001098 <HAL_InitTick>
 80026da:	4603      	mov	r3, r0
 80026dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80026de:	7afb      	ldrb	r3, [r7, #11]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40022000 	.word	0x40022000
 80026ec:	40021000 	.word	0x40021000
 80026f0:	080071a4 	.word	0x080071a4
 80026f4:	20000004 	.word	0x20000004
 80026f8:	20000014 	.word	0x20000014

080026fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	; 0x24
 8002700:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002702:	2300      	movs	r3, #0
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	2300      	movs	r3, #0
 8002708:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270a:	4b3e      	ldr	r3, [pc, #248]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
 8002712:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002714:	4b3b      	ldr	r3, [pc, #236]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_GetSysClockFreq+0x34>
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	2b0c      	cmp	r3, #12
 8002728:	d121      	bne.n	800276e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d11e      	bne.n	800276e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002730:	4b34      	ldr	r3, [pc, #208]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0308 	and.w	r3, r3, #8
 8002738:	2b00      	cmp	r3, #0
 800273a:	d107      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800273c:	4b31      	ldr	r3, [pc, #196]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 800273e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002742:	0a1b      	lsrs	r3, r3, #8
 8002744:	f003 030f 	and.w	r3, r3, #15
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	e005      	b.n	8002758 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800274c:	4b2d      	ldr	r3, [pc, #180]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002758:	4a2b      	ldr	r2, [pc, #172]	; (8002808 <HAL_RCC_GetSysClockFreq+0x10c>)
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002760:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d10d      	bne.n	8002784 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800276c:	e00a      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	2b04      	cmp	r3, #4
 8002772:	d102      	bne.n	800277a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002774:	4b25      	ldr	r3, [pc, #148]	; (800280c <HAL_RCC_GetSysClockFreq+0x110>)
 8002776:	61bb      	str	r3, [r7, #24]
 8002778:	e004      	b.n	8002784 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	2b08      	cmp	r3, #8
 800277e:	d101      	bne.n	8002784 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002780:	4b23      	ldr	r3, [pc, #140]	; (8002810 <HAL_RCC_GetSysClockFreq+0x114>)
 8002782:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	2b0c      	cmp	r3, #12
 8002788:	d134      	bne.n	80027f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800278a:	4b1e      	ldr	r3, [pc, #120]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2b02      	cmp	r3, #2
 8002798:	d003      	beq.n	80027a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2b03      	cmp	r3, #3
 800279e:	d003      	beq.n	80027a8 <HAL_RCC_GetSysClockFreq+0xac>
 80027a0:	e005      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80027a2:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_RCC_GetSysClockFreq+0x110>)
 80027a4:	617b      	str	r3, [r7, #20]
      break;
 80027a6:	e005      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80027a8:	4b19      	ldr	r3, [pc, #100]	; (8002810 <HAL_RCC_GetSysClockFreq+0x114>)
 80027aa:	617b      	str	r3, [r7, #20]
      break;
 80027ac:	e002      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	617b      	str	r3, [r7, #20]
      break;
 80027b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	091b      	lsrs	r3, r3, #4
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	3301      	adds	r3, #1
 80027c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027c2:	4b10      	ldr	r3, [pc, #64]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	0a1b      	lsrs	r3, r3, #8
 80027c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	fb03 f202 	mul.w	r2, r3, r2
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027da:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <HAL_RCC_GetSysClockFreq+0x108>)
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	0e5b      	lsrs	r3, r3, #25
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	3301      	adds	r3, #1
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027f4:	69bb      	ldr	r3, [r7, #24]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3724      	adds	r7, #36	; 0x24
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
 8002808:	080071bc 	.word	0x080071bc
 800280c:	00f42400 	.word	0x00f42400
 8002810:	007a1200 	.word	0x007a1200

08002814 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <HAL_RCC_GetHCLKFreq+0x14>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20000004 	.word	0x20000004

0800282c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002830:	f7ff fff0 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002834:	4602      	mov	r2, r0
 8002836:	4b06      	ldr	r3, [pc, #24]	; (8002850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	0a1b      	lsrs	r3, r3, #8
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	4904      	ldr	r1, [pc, #16]	; (8002854 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002842:	5ccb      	ldrb	r3, [r1, r3]
 8002844:	f003 031f 	and.w	r3, r3, #31
 8002848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800284c:	4618      	mov	r0, r3
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40021000 	.word	0x40021000
 8002854:	080071b4 	.word	0x080071b4

08002858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800285c:	f7ff ffda 	bl	8002814 <HAL_RCC_GetHCLKFreq>
 8002860:	4602      	mov	r2, r0
 8002862:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	0adb      	lsrs	r3, r3, #11
 8002868:	f003 0307 	and.w	r3, r3, #7
 800286c:	4904      	ldr	r1, [pc, #16]	; (8002880 <HAL_RCC_GetPCLK2Freq+0x28>)
 800286e:	5ccb      	ldrb	r3, [r1, r3]
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002878:	4618      	mov	r0, r3
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021000 	.word	0x40021000
 8002880:	080071b4 	.word	0x080071b4

08002884 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800288c:	2300      	movs	r3, #0
 800288e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002890:	4b2a      	ldr	r3, [pc, #168]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d003      	beq.n	80028a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800289c:	f7ff fa44 	bl	8001d28 <HAL_PWREx_GetVoltageRange>
 80028a0:	6178      	str	r0, [r7, #20]
 80028a2:	e014      	b.n	80028ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80028a4:	4b25      	ldr	r3, [pc, #148]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a8:	4a24      	ldr	r2, [pc, #144]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ae:	6593      	str	r3, [r2, #88]	; 0x58
 80028b0:	4b22      	ldr	r3, [pc, #136]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b8:	60fb      	str	r3, [r7, #12]
 80028ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028bc:	f7ff fa34 	bl	8001d28 <HAL_PWREx_GetVoltageRange>
 80028c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028c2:	4b1e      	ldr	r3, [pc, #120]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028c6:	4a1d      	ldr	r2, [pc, #116]	; (800293c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028d4:	d10b      	bne.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b80      	cmp	r3, #128	; 0x80
 80028da:	d919      	bls.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2ba0      	cmp	r3, #160	; 0xa0
 80028e0:	d902      	bls.n	80028e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028e2:	2302      	movs	r3, #2
 80028e4:	613b      	str	r3, [r7, #16]
 80028e6:	e013      	b.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028e8:	2301      	movs	r3, #1
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	e010      	b.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b80      	cmp	r3, #128	; 0x80
 80028f2:	d902      	bls.n	80028fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028f4:	2303      	movs	r3, #3
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	e00a      	b.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b80      	cmp	r3, #128	; 0x80
 80028fe:	d102      	bne.n	8002906 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002900:	2302      	movs	r3, #2
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	e004      	b.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b70      	cmp	r3, #112	; 0x70
 800290a:	d101      	bne.n	8002910 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800290c:	2301      	movs	r3, #1
 800290e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002910:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f023 0207 	bic.w	r2, r3, #7
 8002918:	4909      	ldr	r1, [pc, #36]	; (8002940 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4313      	orrs	r3, r2
 800291e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002920:	4b07      	ldr	r3, [pc, #28]	; (8002940 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	429a      	cmp	r2, r3
 800292c:	d001      	beq.n	8002932 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e000      	b.n	8002934 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	40021000 	.word	0x40021000
 8002940:	40022000 	.word	0x40022000

08002944 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800294c:	2300      	movs	r3, #0
 800294e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002950:	2300      	movs	r3, #0
 8002952:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800295c:	2b00      	cmp	r3, #0
 800295e:	d041      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002964:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002968:	d02a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800296a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800296e:	d824      	bhi.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002970:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002974:	d008      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002976:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800297a:	d81e      	bhi.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00a      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002980:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002984:	d010      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002986:	e018      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002988:	4b86      	ldr	r3, [pc, #536]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	4a85      	ldr	r2, [pc, #532]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002992:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002994:	e015      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3304      	adds	r3, #4
 800299a:	2100      	movs	r1, #0
 800299c:	4618      	mov	r0, r3
 800299e:	f000 fabb 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 80029a2:	4603      	mov	r3, r0
 80029a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029a6:	e00c      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	3320      	adds	r3, #32
 80029ac:	2100      	movs	r1, #0
 80029ae:	4618      	mov	r0, r3
 80029b0:	f000 fba6 	bl	8003100 <RCCEx_PLLSAI2_Config>
 80029b4:	4603      	mov	r3, r0
 80029b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029b8:	e003      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	74fb      	strb	r3, [r7, #19]
      break;
 80029be:	e000      	b.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029c2:	7cfb      	ldrb	r3, [r7, #19]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10b      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029c8:	4b76      	ldr	r3, [pc, #472]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80029d6:	4973      	ldr	r1, [pc, #460]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80029de:	e001      	b.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029e0:	7cfb      	ldrb	r3, [r7, #19]
 80029e2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d041      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029f4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029f8:	d02a      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029fa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029fe:	d824      	bhi.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a04:	d008      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002a06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002a0a:	d81e      	bhi.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002a10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a14:	d010      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002a16:	e018      	b.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a18:	4b62      	ldr	r3, [pc, #392]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	4a61      	ldr	r2, [pc, #388]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a22:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a24:	e015      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3304      	adds	r3, #4
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 fa73 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 8002a32:	4603      	mov	r3, r0
 8002a34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a36:	e00c      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3320      	adds	r3, #32
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fb5e 	bl	8003100 <RCCEx_PLLSAI2_Config>
 8002a44:	4603      	mov	r3, r0
 8002a46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a48:	e003      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	74fb      	strb	r3, [r7, #19]
      break;
 8002a4e:	e000      	b.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a52:	7cfb      	ldrb	r3, [r7, #19]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d10b      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a58:	4b52      	ldr	r3, [pc, #328]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a66:	494f      	ldr	r1, [pc, #316]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a6e:	e001      	b.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a70:	7cfb      	ldrb	r3, [r7, #19]
 8002a72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80a0 	beq.w	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a82:	2300      	movs	r3, #0
 8002a84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a86:	4b47      	ldr	r3, [pc, #284]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a96:	2300      	movs	r3, #0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d00d      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a9c:	4b41      	ldr	r3, [pc, #260]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa0:	4a40      	ldr	r2, [pc, #256]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8002aa8:	4b3e      	ldr	r3, [pc, #248]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ab8:	4b3b      	ldr	r3, [pc, #236]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a3a      	ldr	r2, [pc, #232]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ac4:	f7fe fb38 	bl	8001138 <HAL_GetTick>
 8002ac8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002aca:	e009      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002acc:	f7fe fb34 	bl	8001138 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d902      	bls.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	74fb      	strb	r3, [r7, #19]
        break;
 8002ade:	e005      	b.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ae0:	4b31      	ldr	r3, [pc, #196]	; (8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0ef      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002aec:	7cfb      	ldrb	r3, [r7, #19]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d15c      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002af2:	4b2c      	ldr	r3, [pc, #176]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002afc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d01f      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d019      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b10:	4b24      	ldr	r3, [pc, #144]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b1c:	4b21      	ldr	r3, [pc, #132]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b22:	4a20      	ldr	r2, [pc, #128]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b32:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b3c:	4a19      	ldr	r2, [pc, #100]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d016      	beq.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe faf3 	bl	8001138 <HAL_GetTick>
 8002b52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b54:	e00b      	b.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b56:	f7fe faef 	bl	8001138 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d902      	bls.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	74fb      	strb	r3, [r7, #19]
            break;
 8002b6c:	e006      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ec      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b7c:	7cfb      	ldrb	r3, [r7, #19]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d10c      	bne.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b82:	4b08      	ldr	r3, [pc, #32]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b92:	4904      	ldr	r1, [pc, #16]	; (8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b9a:	e009      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b9c:	7cfb      	ldrb	r3, [r7, #19]
 8002b9e:	74bb      	strb	r3, [r7, #18]
 8002ba0:	e006      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ba2:	bf00      	nop
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bac:	7cfb      	ldrb	r3, [r7, #19]
 8002bae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bb0:	7c7b      	ldrb	r3, [r7, #17]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d105      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb6:	4b9e      	ldr	r3, [pc, #632]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bba:	4a9d      	ldr	r2, [pc, #628]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bc0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bce:	4b98      	ldr	r3, [pc, #608]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd4:	f023 0203 	bic.w	r2, r3, #3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bdc:	4994      	ldr	r1, [pc, #592]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00a      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bf0:	4b8f      	ldr	r3, [pc, #572]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf6:	f023 020c 	bic.w	r2, r3, #12
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfe:	498c      	ldr	r1, [pc, #560]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c12:	4b87      	ldr	r3, [pc, #540]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	4983      	ldr	r1, [pc, #524]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0308 	and.w	r3, r3, #8
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c34:	4b7e      	ldr	r3, [pc, #504]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	497b      	ldr	r1, [pc, #492]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0310 	and.w	r3, r3, #16
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c56:	4b76      	ldr	r3, [pc, #472]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c64:	4972      	ldr	r1, [pc, #456]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0320 	and.w	r3, r3, #32
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c78:	4b6d      	ldr	r3, [pc, #436]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c86:	496a      	ldr	r1, [pc, #424]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c9a:	4b65      	ldr	r3, [pc, #404]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca8:	4961      	ldr	r1, [pc, #388]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002cbc:	4b5c      	ldr	r3, [pc, #368]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cca:	4959      	ldr	r1, [pc, #356]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cde:	4b54      	ldr	r3, [pc, #336]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cec:	4950      	ldr	r1, [pc, #320]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00a      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d00:	4b4b      	ldr	r3, [pc, #300]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0e:	4948      	ldr	r1, [pc, #288]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00a      	beq.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d22:	4b43      	ldr	r3, [pc, #268]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d30:	493f      	ldr	r1, [pc, #252]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d028      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d44:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d52:	4937      	ldr	r1, [pc, #220]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d62:	d106      	bne.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d64:	4b32      	ldr	r3, [pc, #200]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4a31      	ldr	r2, [pc, #196]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d6e:	60d3      	str	r3, [r2, #12]
 8002d70:	e011      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d7a:	d10c      	bne.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3304      	adds	r3, #4
 8002d80:	2101      	movs	r1, #1
 8002d82:	4618      	mov	r0, r3
 8002d84:	f000 f8c8 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d92:	7cfb      	ldrb	r3, [r7, #19]
 8002d94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d028      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002da2:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db0:	491f      	ldr	r1, [pc, #124]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dc0:	d106      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dc2:	4b1b      	ldr	r3, [pc, #108]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	4a1a      	ldr	r2, [pc, #104]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dcc:	60d3      	str	r3, [r2, #12]
 8002dce:	e011      	b.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dd8:	d10c      	bne.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	3304      	adds	r3, #4
 8002dde:	2101      	movs	r1, #1
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 f899 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dea:	7cfb      	ldrb	r3, [r7, #19]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002df0:	7cfb      	ldrb	r3, [r7, #19]
 8002df2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d02b      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e0e:	4908      	ldr	r1, [pc, #32]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e1e:	d109      	bne.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e20:	4b03      	ldr	r3, [pc, #12]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4a02      	ldr	r2, [pc, #8]	; (8002e30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e2a:	60d3      	str	r3, [r2, #12]
 8002e2c:	e014      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e3c:	d10c      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	3304      	adds	r3, #4
 8002e42:	2101      	movs	r1, #1
 8002e44:	4618      	mov	r0, r3
 8002e46:	f000 f867 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e54:	7cfb      	ldrb	r3, [r7, #19]
 8002e56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d02f      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e64:	4b2b      	ldr	r3, [pc, #172]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e72:	4928      	ldr	r1, [pc, #160]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e82:	d10d      	bne.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3304      	adds	r3, #4
 8002e88:	2102      	movs	r1, #2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 f844 	bl	8002f18 <RCCEx_PLLSAI1_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e94:	7cfb      	ldrb	r3, [r7, #19]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d014      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e9a:	7cfb      	ldrb	r3, [r7, #19]
 8002e9c:	74bb      	strb	r3, [r7, #18]
 8002e9e:	e011      	b.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ea4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ea8:	d10c      	bne.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3320      	adds	r3, #32
 8002eae:	2102      	movs	r1, #2
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f000 f925 	bl	8003100 <RCCEx_PLLSAI2_Config>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002eba:	7cfb      	ldrb	r3, [r7, #19]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d001      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ec0:	7cfb      	ldrb	r3, [r7, #19]
 8002ec2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00a      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002ed0:	4b10      	ldr	r3, [pc, #64]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ed6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ede:	490d      	ldr	r1, [pc, #52]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00b      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ef2:	4b08      	ldr	r3, [pc, #32]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ef8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f02:	4904      	ldr	r1, [pc, #16]	; (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3718      	adds	r7, #24
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40021000 	.word	0x40021000

08002f18 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f26:	4b75      	ldr	r3, [pc, #468]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d018      	beq.n	8002f64 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f32:	4b72      	ldr	r3, [pc, #456]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0203 	and.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d10d      	bne.n	8002f5e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
       ||
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d009      	beq.n	8002f5e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f4a:	4b6c      	ldr	r3, [pc, #432]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	091b      	lsrs	r3, r3, #4
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	1c5a      	adds	r2, r3, #1
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
       ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d047      	beq.n	8002fee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	73fb      	strb	r3, [r7, #15]
 8002f62:	e044      	b.n	8002fee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d018      	beq.n	8002f9e <RCCEx_PLLSAI1_Config+0x86>
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d825      	bhi.n	8002fbc <RCCEx_PLLSAI1_Config+0xa4>
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d002      	beq.n	8002f7a <RCCEx_PLLSAI1_Config+0x62>
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d009      	beq.n	8002f8c <RCCEx_PLLSAI1_Config+0x74>
 8002f78:	e020      	b.n	8002fbc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f7a:	4b60      	ldr	r3, [pc, #384]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d11d      	bne.n	8002fc2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f8a:	e01a      	b.n	8002fc2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f8c:	4b5b      	ldr	r3, [pc, #364]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d116      	bne.n	8002fc6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f9c:	e013      	b.n	8002fc6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f9e:	4b57      	ldr	r3, [pc, #348]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10f      	bne.n	8002fca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002faa:	4b54      	ldr	r3, [pc, #336]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d109      	bne.n	8002fca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002fba:	e006      	b.n	8002fca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc0:	e004      	b.n	8002fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fc2:	bf00      	nop
 8002fc4:	e002      	b.n	8002fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fc6:	bf00      	nop
 8002fc8:	e000      	b.n	8002fcc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fca:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10d      	bne.n	8002fee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fd2:	4b4a      	ldr	r3, [pc, #296]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6819      	ldr	r1, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	430b      	orrs	r3, r1
 8002fe8:	4944      	ldr	r1, [pc, #272]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d17d      	bne.n	80030f0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ff4:	4b41      	ldr	r3, [pc, #260]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a40      	ldr	r2, [pc, #256]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ffa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ffe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003000:	f7fe f89a 	bl	8001138 <HAL_GetTick>
 8003004:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003006:	e009      	b.n	800301c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003008:	f7fe f896 	bl	8001138 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d902      	bls.n	800301c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	73fb      	strb	r3, [r7, #15]
        break;
 800301a:	e005      	b.n	8003028 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800301c:	4b37      	ldr	r3, [pc, #220]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1ef      	bne.n	8003008 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003028:	7bfb      	ldrb	r3, [r7, #15]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d160      	bne.n	80030f0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d111      	bne.n	8003058 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003034:	4b31      	ldr	r3, [pc, #196]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800303c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6892      	ldr	r2, [r2, #8]
 8003044:	0211      	lsls	r1, r2, #8
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	68d2      	ldr	r2, [r2, #12]
 800304a:	0912      	lsrs	r2, r2, #4
 800304c:	0452      	lsls	r2, r2, #17
 800304e:	430a      	orrs	r2, r1
 8003050:	492a      	ldr	r1, [pc, #168]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003052:	4313      	orrs	r3, r2
 8003054:	610b      	str	r3, [r1, #16]
 8003056:	e027      	b.n	80030a8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d112      	bne.n	8003084 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800305e:	4b27      	ldr	r3, [pc, #156]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003060:	691b      	ldr	r3, [r3, #16]
 8003062:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003066:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6892      	ldr	r2, [r2, #8]
 800306e:	0211      	lsls	r1, r2, #8
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6912      	ldr	r2, [r2, #16]
 8003074:	0852      	lsrs	r2, r2, #1
 8003076:	3a01      	subs	r2, #1
 8003078:	0552      	lsls	r2, r2, #21
 800307a:	430a      	orrs	r2, r1
 800307c:	491f      	ldr	r1, [pc, #124]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800307e:	4313      	orrs	r3, r2
 8003080:	610b      	str	r3, [r1, #16]
 8003082:	e011      	b.n	80030a8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003084:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800308c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6892      	ldr	r2, [r2, #8]
 8003094:	0211      	lsls	r1, r2, #8
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6952      	ldr	r2, [r2, #20]
 800309a:	0852      	lsrs	r2, r2, #1
 800309c:	3a01      	subs	r2, #1
 800309e:	0652      	lsls	r2, r2, #25
 80030a0:	430a      	orrs	r2, r1
 80030a2:	4916      	ldr	r1, [pc, #88]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030a8:	4b14      	ldr	r3, [pc, #80]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a13      	ldr	r2, [pc, #76]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b4:	f7fe f840 	bl	8001138 <HAL_GetTick>
 80030b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030ba:	e009      	b.n	80030d0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030bc:	f7fe f83c 	bl	8001138 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d902      	bls.n	80030d0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	73fb      	strb	r3, [r7, #15]
          break;
 80030ce:	e005      	b.n	80030dc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030d0:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0ef      	beq.n	80030bc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80030dc:	7bfb      	ldrb	r3, [r7, #15]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030e2:	4b06      	ldr	r3, [pc, #24]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030e4:	691a      	ldr	r2, [r3, #16]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	4904      	ldr	r1, [pc, #16]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000

08003100 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800310e:	4b6a      	ldr	r3, [pc, #424]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d018      	beq.n	800314c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800311a:	4b67      	ldr	r3, [pc, #412]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f003 0203 	and.w	r2, r3, #3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	429a      	cmp	r2, r3
 8003128:	d10d      	bne.n	8003146 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
       ||
 800312e:	2b00      	cmp	r3, #0
 8003130:	d009      	beq.n	8003146 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003132:	4b61      	ldr	r3, [pc, #388]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	091b      	lsrs	r3, r3, #4
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	1c5a      	adds	r2, r3, #1
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
       ||
 8003142:	429a      	cmp	r2, r3
 8003144:	d047      	beq.n	80031d6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	73fb      	strb	r3, [r7, #15]
 800314a:	e044      	b.n	80031d6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b03      	cmp	r3, #3
 8003152:	d018      	beq.n	8003186 <RCCEx_PLLSAI2_Config+0x86>
 8003154:	2b03      	cmp	r3, #3
 8003156:	d825      	bhi.n	80031a4 <RCCEx_PLLSAI2_Config+0xa4>
 8003158:	2b01      	cmp	r3, #1
 800315a:	d002      	beq.n	8003162 <RCCEx_PLLSAI2_Config+0x62>
 800315c:	2b02      	cmp	r3, #2
 800315e:	d009      	beq.n	8003174 <RCCEx_PLLSAI2_Config+0x74>
 8003160:	e020      	b.n	80031a4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003162:	4b55      	ldr	r3, [pc, #340]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d11d      	bne.n	80031aa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003172:	e01a      	b.n	80031aa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003174:	4b50      	ldr	r3, [pc, #320]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800317c:	2b00      	cmp	r3, #0
 800317e:	d116      	bne.n	80031ae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003184:	e013      	b.n	80031ae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003186:	4b4c      	ldr	r3, [pc, #304]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10f      	bne.n	80031b2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003192:	4b49      	ldr	r3, [pc, #292]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d109      	bne.n	80031b2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031a2:	e006      	b.n	80031b2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	73fb      	strb	r3, [r7, #15]
      break;
 80031a8:	e004      	b.n	80031b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031aa:	bf00      	nop
 80031ac:	e002      	b.n	80031b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031ae:	bf00      	nop
 80031b0:	e000      	b.n	80031b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80031b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10d      	bne.n	80031d6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031ba:	4b3f      	ldr	r3, [pc, #252]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6819      	ldr	r1, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	430b      	orrs	r3, r1
 80031d0:	4939      	ldr	r1, [pc, #228]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031d6:	7bfb      	ldrb	r3, [r7, #15]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d167      	bne.n	80032ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80031dc:	4b36      	ldr	r3, [pc, #216]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a35      	ldr	r2, [pc, #212]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031e8:	f7fd ffa6 	bl	8001138 <HAL_GetTick>
 80031ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031ee:	e009      	b.n	8003204 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031f0:	f7fd ffa2 	bl	8001138 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d902      	bls.n	8003204 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	73fb      	strb	r3, [r7, #15]
        break;
 8003202:	e005      	b.n	8003210 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003204:	4b2c      	ldr	r3, [pc, #176]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1ef      	bne.n	80031f0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003210:	7bfb      	ldrb	r3, [r7, #15]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d14a      	bne.n	80032ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d111      	bne.n	8003240 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800321c:	4b26      	ldr	r3, [pc, #152]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003224:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6892      	ldr	r2, [r2, #8]
 800322c:	0211      	lsls	r1, r2, #8
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	68d2      	ldr	r2, [r2, #12]
 8003232:	0912      	lsrs	r2, r2, #4
 8003234:	0452      	lsls	r2, r2, #17
 8003236:	430a      	orrs	r2, r1
 8003238:	491f      	ldr	r1, [pc, #124]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800323a:	4313      	orrs	r3, r2
 800323c:	614b      	str	r3, [r1, #20]
 800323e:	e011      	b.n	8003264 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003240:	4b1d      	ldr	r3, [pc, #116]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003248:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6892      	ldr	r2, [r2, #8]
 8003250:	0211      	lsls	r1, r2, #8
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	6912      	ldr	r2, [r2, #16]
 8003256:	0852      	lsrs	r2, r2, #1
 8003258:	3a01      	subs	r2, #1
 800325a:	0652      	lsls	r2, r2, #25
 800325c:	430a      	orrs	r2, r1
 800325e:	4916      	ldr	r1, [pc, #88]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003260:	4313      	orrs	r3, r2
 8003262:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003264:	4b14      	ldr	r3, [pc, #80]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a13      	ldr	r2, [pc, #76]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800326a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800326e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003270:	f7fd ff62 	bl	8001138 <HAL_GetTick>
 8003274:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003276:	e009      	b.n	800328c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003278:	f7fd ff5e 	bl	8001138 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b02      	cmp	r3, #2
 8003284:	d902      	bls.n	800328c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	73fb      	strb	r3, [r7, #15]
          break;
 800328a:	e005      	b.n	8003298 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800328c:	4b0a      	ldr	r3, [pc, #40]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0ef      	beq.n	8003278 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003298:	7bfb      	ldrb	r3, [r7, #15]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800329e:	4b06      	ldr	r3, [pc, #24]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	4904      	ldr	r1, [pc, #16]	; (80032b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3710      	adds	r7, #16
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40021000 	.word	0x40021000

080032bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d06c      	beq.n	80033a8 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f865 	bl	80033b2 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	22ca      	movs	r2, #202	; 0xca
 80032f6:	625a      	str	r2, [r3, #36]	; 0x24
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2253      	movs	r2, #83	; 0x53
 80032fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 fa53 	bl	80037ac <RTC_EnterInitMode>
 8003306:	4603      	mov	r3, r0
 8003308:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d14b      	bne.n	80033a8 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800331e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003322:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6899      	ldr	r1, [r3, #8]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68d2      	ldr	r2, [r2, #12]
 800334a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6919      	ldr	r1, [r3, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	041a      	lsls	r2, r3, #16
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	430a      	orrs	r2, r1
 800335e:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 fa57 	bl	8003814 <RTC_ExitInitMode>
 8003366:	4603      	mov	r3, r0
 8003368:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800336a:	7bfb      	ldrb	r3, [r7, #15]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d11b      	bne.n	80033a8 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0203 	bic.w	r2, r2, #3
 800337e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	431a      	orrs	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	22ff      	movs	r2, #255	; 0xff
 800339e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <HAL_RTC_MspInit>:
  * @brief  Initialize the RTC MSP.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_MspInit could be implemented in the user file
   */
}
 80033ba:	bf00      	nop
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80033c6:	b590      	push	{r4, r7, lr}
 80033c8:	b087      	sub	sp, #28
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	60f8      	str	r0, [r7, #12]
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_RTC_SetTime+0x1a>
 80033dc:	2302      	movs	r3, #2
 80033de:	e08b      	b.n	80034f8 <HAL_RTC_SetTime+0x132>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	22ca      	movs	r2, #202	; 0xca
 80033f6:	625a      	str	r2, [r3, #36]	; 0x24
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2253      	movs	r2, #83	; 0x53
 80033fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 f9d3 	bl	80037ac <RTC_EnterInitMode>
 8003406:	4603      	mov	r3, r0
 8003408:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800340a:	7cfb      	ldrb	r3, [r7, #19]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d163      	bne.n	80034d8 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d126      	bne.n	8003464 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d102      	bne.n	800342a <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	2200      	movs	r2, #0
 8003428:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	4618      	mov	r0, r3
 8003430:	f000 fa2e 	bl	8003890 <RTC_ByteToBcd2>
 8003434:	4603      	mov	r3, r0
 8003436:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	785b      	ldrb	r3, [r3, #1]
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fa27 	bl	8003890 <RTC_ByteToBcd2>
 8003442:	4603      	mov	r3, r0
 8003444:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003446:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	789b      	ldrb	r3, [r3, #2]
 800344c:	4618      	mov	r0, r3
 800344e:	f000 fa1f 	bl	8003890 <RTC_ByteToBcd2>
 8003452:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003454:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	78db      	ldrb	r3, [r3, #3]
 800345c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800345e:	4313      	orrs	r3, r2
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	e018      	b.n	8003496 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2200      	movs	r2, #0
 8003476:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	785b      	ldrb	r3, [r3, #1]
 8003482:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003484:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800348a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	78db      	ldrb	r3, [r3, #3]
 8003490:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80034a0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80034a4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034b4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6899      	ldr	r1, [r3, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	431a      	orrs	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f9a0 	bl	8003814 <RTC_ExitInitMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	22ff      	movs	r2, #255	; 0xff
 80034de:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80034e0:	7cfb      	ldrb	r3, [r7, #19]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d103      	bne.n	80034ee <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80034f6:	7cfb      	ldrb	r3, [r7, #19]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	371c      	adds	r7, #28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd90      	pop	{r4, r7, pc}

08003500 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800352e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003532:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	0c1b      	lsrs	r3, r3, #16
 8003538:	b2db      	uxtb	r3, r3
 800353a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800353e:	b2da      	uxtb	r2, r3
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	b2db      	uxtb	r3, r3
 800354a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800354e:	b2da      	uxtb	r2, r3
 8003550:	68bb      	ldr	r3, [r7, #8]
 8003552:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	b2db      	uxtb	r3, r3
 8003558:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800355c:	b2da      	uxtb	r2, r3
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	0d9b      	lsrs	r3, r3, #22
 8003566:	b2db      	uxtb	r3, r3
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	b2da      	uxtb	r2, r3
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d11a      	bne.n	80035ae <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f000 f9a7 	bl	80038d0 <RTC_Bcd2ToByte>
 8003582:	4603      	mov	r3, r0
 8003584:	461a      	mov	r2, r3
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	785b      	ldrb	r3, [r3, #1]
 800358e:	4618      	mov	r0, r3
 8003590:	f000 f99e 	bl	80038d0 <RTC_Bcd2ToByte>
 8003594:	4603      	mov	r3, r0
 8003596:	461a      	mov	r2, r3
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	789b      	ldrb	r3, [r3, #2]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 f995 	bl	80038d0 <RTC_Bcd2ToByte>
 80035a6:	4603      	mov	r3, r0
 80035a8:	461a      	mov	r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80035b8:	b590      	push	{r4, r7, lr}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d101      	bne.n	80035d2 <HAL_RTC_SetDate+0x1a>
 80035ce:	2302      	movs	r3, #2
 80035d0:	e075      	b.n	80036be <HAL_RTC_SetDate+0x106>
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2201      	movs	r2, #1
 80035d6:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2202      	movs	r2, #2
 80035de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d10e      	bne.n	8003606 <HAL_RTC_SetDate+0x4e>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	785b      	ldrb	r3, [r3, #1]
 80035ec:	f003 0310 	and.w	r3, r3, #16
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d008      	beq.n	8003606 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	785b      	ldrb	r3, [r3, #1]
 80035f8:	f023 0310 	bic.w	r3, r3, #16
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	330a      	adds	r3, #10
 8003600:	b2da      	uxtb	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d11c      	bne.n	8003646 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	78db      	ldrb	r3, [r3, #3]
 8003610:	4618      	mov	r0, r3
 8003612:	f000 f93d 	bl	8003890 <RTC_ByteToBcd2>
 8003616:	4603      	mov	r3, r0
 8003618:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	785b      	ldrb	r3, [r3, #1]
 800361e:	4618      	mov	r0, r3
 8003620:	f000 f936 	bl	8003890 <RTC_ByteToBcd2>
 8003624:	4603      	mov	r3, r0
 8003626:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003628:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	789b      	ldrb	r3, [r3, #2]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f92e 	bl	8003890 <RTC_ByteToBcd2>
 8003634:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003636:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	781b      	ldrb	r3, [r3, #0]
 800363e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
 8003644:	e00e      	b.n	8003664 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	78db      	ldrb	r3, [r3, #3]
 800364a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	785b      	ldrb	r3, [r3, #1]
 8003650:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003652:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003658:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003660:	4313      	orrs	r3, r2
 8003662:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	22ca      	movs	r2, #202	; 0xca
 800366a:	625a      	str	r2, [r3, #36]	; 0x24
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2253      	movs	r2, #83	; 0x53
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 f899 	bl	80037ac <RTC_EnterInitMode>
 800367a:	4603      	mov	r3, r0
 800367c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800367e:	7cfb      	ldrb	r3, [r7, #19]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d10c      	bne.n	800369e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800368e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003692:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 f8bd 	bl	8003814 <RTC_ExitInitMode>
 800369a:	4603      	mov	r3, r0
 800369c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	22ff      	movs	r2, #255	; 0xff
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80036a6:	7cfb      	ldrb	r3, [r7, #19]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d103      	bne.n	80036b4 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80036bc:	7cfb      	ldrb	r3, [r7, #19]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	371c      	adds	r7, #28
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd90      	pop	{r4, r7, pc}

080036c6 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b086      	sub	sp, #24
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80036dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80036e0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	0c1b      	lsrs	r3, r3, #16
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	0a1b      	lsrs	r3, r3, #8
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003704:	b2da      	uxtb	r2, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	0b5b      	lsrs	r3, r3, #13
 800370e:	b2db      	uxtb	r3, r3
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	b2da      	uxtb	r2, r3
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d11a      	bne.n	8003756 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	78db      	ldrb	r3, [r3, #3]
 8003724:	4618      	mov	r0, r3
 8003726:	f000 f8d3 	bl	80038d0 <RTC_Bcd2ToByte>
 800372a:	4603      	mov	r3, r0
 800372c:	461a      	mov	r2, r3
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	785b      	ldrb	r3, [r3, #1]
 8003736:	4618      	mov	r0, r3
 8003738:	f000 f8ca 	bl	80038d0 <RTC_Bcd2ToByte>
 800373c:	4603      	mov	r3, r0
 800373e:	461a      	mov	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	789b      	ldrb	r3, [r3, #2]
 8003748:	4618      	mov	r0, r3
 800374a:	f000 f8c1 	bl	80038d0 <RTC_Bcd2ToByte>
 800374e:	4603      	mov	r3, r0
 8003750:	461a      	mov	r2, r3
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003776:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003778:	f7fd fcde 	bl	8001138 <HAL_GetTick>
 800377c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800377e:	e009      	b.n	8003794 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003780:	f7fd fcda 	bl	8001138 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800378e:	d901      	bls.n	8003794 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e007      	b.n	80037a4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f003 0320 	and.w	r3, r3, #32
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0ee      	beq.n	8003780 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d120      	bne.n	8003808 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f04f 32ff 	mov.w	r2, #4294967295
 80037ce:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80037d0:	f7fd fcb2 	bl	8001138 <HAL_GetTick>
 80037d4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80037d6:	e00d      	b.n	80037f4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80037d8:	f7fd fcae 	bl	8001138 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037e6:	d905      	bls.n	80037f4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2203      	movs	r2, #3
 80037f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d102      	bne.n	8003808 <RTC_EnterInitMode+0x5c>
 8003802:	7bfb      	ldrb	r3, [r7, #15]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d1e7      	bne.n	80037d8 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8003808:	7bfb      	ldrb	r3, [r7, #15]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8003820:	4b1a      	ldr	r3, [pc, #104]	; (800388c <RTC_ExitInitMode+0x78>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4a19      	ldr	r2, [pc, #100]	; (800388c <RTC_ExitInitMode+0x78>)
 8003826:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800382a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800382c:	4b17      	ldr	r3, [pc, #92]	; (800388c <RTC_ExitInitMode+0x78>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0320 	and.w	r3, r3, #32
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10c      	bne.n	8003852 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff ff91 	bl	8003760 <HAL_RTC_WaitForSynchro>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d01e      	beq.n	8003882 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2203      	movs	r2, #3
 8003848:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	73fb      	strb	r3, [r7, #15]
 8003850:	e017      	b.n	8003882 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003852:	4b0e      	ldr	r3, [pc, #56]	; (800388c <RTC_ExitInitMode+0x78>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	4a0d      	ldr	r2, [pc, #52]	; (800388c <RTC_ExitInitMode+0x78>)
 8003858:	f023 0320 	bic.w	r3, r3, #32
 800385c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ff7e 	bl	8003760 <HAL_RTC_WaitForSynchro>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d005      	beq.n	8003876 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2203      	movs	r2, #3
 800386e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003876:	4b05      	ldr	r3, [pc, #20]	; (800388c <RTC_ExitInitMode+0x78>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	4a04      	ldr	r2, [pc, #16]	; (800388c <RTC_ExitInitMode+0x78>)
 800387c:	f043 0320 	orr.w	r3, r3, #32
 8003880:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40002800 	.word	0x40002800

08003890 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80038a2:	e005      	b.n	80038b0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3301      	adds	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80038aa:	7afb      	ldrb	r3, [r7, #11]
 80038ac:	3b0a      	subs	r3, #10
 80038ae:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80038b0:	7afb      	ldrb	r3, [r7, #11]
 80038b2:	2b09      	cmp	r3, #9
 80038b4:	d8f6      	bhi.n	80038a4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	011b      	lsls	r3, r3, #4
 80038bc:	b2da      	uxtb	r2, r3
 80038be:	7afb      	ldrb	r3, [r7, #11]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	b2db      	uxtb	r3, r3
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3714      	adds	r7, #20
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b085      	sub	sp, #20
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80038da:	79fb      	ldrb	r3, [r7, #7]
 80038dc:	091b      	lsrs	r3, r3, #4
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	461a      	mov	r2, r3
 80038e2:	0092      	lsls	r2, r2, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	f003 030f 	and.w	r3, r3, #15
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	4413      	add	r3, r2
 80038f6:	b2db      	uxtb	r3, r3
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	099b      	lsrs	r3, r3, #6
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10f      	bne.n	8003948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	099b      	lsrs	r3, r3, #6
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d004      	beq.n	8003948 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
    return;
 8003946:	e0d7      	b.n	8003af8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	085b      	lsrs	r3, r3, #1
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00a      	beq.n	800396a <HAL_SPI_IRQHandler+0x66>
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	09db      	lsrs	r3, r3, #7
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d004      	beq.n	800396a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	4798      	blx	r3
    return;
 8003968:	e0c6      	b.n	8003af8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	095b      	lsrs	r3, r3, #5
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10c      	bne.n	8003990 <HAL_SPI_IRQHandler+0x8c>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	099b      	lsrs	r3, r3, #6
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d106      	bne.n	8003990 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	0a1b      	lsrs	r3, r3, #8
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 80b4 	beq.w	8003af8 <HAL_SPI_IRQHandler+0x1f4>
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	095b      	lsrs	r3, r3, #5
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 80ad 	beq.w	8003af8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	099b      	lsrs	r3, r3, #6
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d023      	beq.n	80039f2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b03      	cmp	r3, #3
 80039b4:	d011      	beq.n	80039da <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ba:	f043 0204 	orr.w	r2, r3, #4
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	617b      	str	r3, [r7, #20]
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	e00b      	b.n	80039f2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039da:	2300      	movs	r3, #0
 80039dc:	613b      	str	r3, [r7, #16]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	613b      	str	r3, [r7, #16]
 80039ee:	693b      	ldr	r3, [r7, #16]
        return;
 80039f0:	e082      	b.n	8003af8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	095b      	lsrs	r3, r3, #5
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d014      	beq.n	8003a28 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a02:	f043 0201 	orr.w	r2, r3, #1
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	0a1b      	lsrs	r3, r3, #8
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00c      	beq.n	8003a4e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a38:	f043 0208 	orr.w	r2, r3, #8
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003a40:	2300      	movs	r3, #0
 8003a42:	60bb      	str	r3, [r7, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	60bb      	str	r3, [r7, #8]
 8003a4c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d04f      	beq.n	8003af6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a64:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d104      	bne.n	8003a82 <HAL_SPI_IRQHandler+0x17e>
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d034      	beq.n	8003aec <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0203 	bic.w	r2, r2, #3
 8003a90:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d011      	beq.n	8003abe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a9e:	4a18      	ldr	r2, [pc, #96]	; (8003b00 <HAL_SPI_IRQHandler+0x1fc>)
 8003aa0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fd fc37 	bl	800131a <HAL_DMA_Abort_IT>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d005      	beq.n	8003abe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d016      	beq.n	8003af4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aca:	4a0d      	ldr	r2, [pc, #52]	; (8003b00 <HAL_SPI_IRQHandler+0x1fc>)
 8003acc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f7fd fc21 	bl	800131a <HAL_DMA_Abort_IT>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00a      	beq.n	8003af4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003aea:	e003      	b.n	8003af4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f000 f809 	bl	8003b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003af2:	e000      	b.n	8003af6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003af4:	bf00      	nop
    return;
 8003af6:	bf00      	nop
  }
}
 8003af8:	3720      	adds	r7, #32
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	08003b19 	.word	0x08003b19

08003b04 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003b0c:	bf00      	nop
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b24:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003b34:	68f8      	ldr	r0, [r7, #12]
 8003b36:	f7ff ffe5 	bl	8003b04 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b3a:	bf00      	nop
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}

08003b42 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b42:	b580      	push	{r7, lr}
 8003b44:	b082      	sub	sp, #8
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e040      	b.n	8003bd6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d106      	bne.n	8003b6a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f83a 	bl	8003bde <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2224      	movs	r2, #36	; 0x24
 8003b6e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0201 	bic.w	r2, r2, #1
 8003b7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f8cb 	bl	8003d1c <UART_SetConfig>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e022      	b.n	8003bd6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fb77 	bl	800428c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bac:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bbc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0201 	orr.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fbfe 	bl	80043d0 <UART_CheckIdleState>
 8003bd4:	4603      	mov	r3, r0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3708      	adds	r7, #8
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b08a      	sub	sp, #40	; 0x28
 8003bf6:	af02      	add	r7, sp, #8
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	60b9      	str	r1, [r7, #8]
 8003bfc:	603b      	str	r3, [r7, #0]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c06:	2b20      	cmp	r3, #32
 8003c08:	f040 8082 	bne.w	8003d10 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_UART_Transmit+0x26>
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e07a      	b.n	8003d12 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_UART_Transmit+0x38>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e073      	b.n	8003d12 <HAL_UART_Transmit+0x120>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2221      	movs	r2, #33	; 0x21
 8003c3e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c40:	f7fd fa7a 	bl	8001138 <HAL_GetTick>
 8003c44:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	88fa      	ldrh	r2, [r7, #6]
 8003c4a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	88fa      	ldrh	r2, [r7, #6]
 8003c52:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c5e:	d108      	bne.n	8003c72 <HAL_UART_Transmit+0x80>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d104      	bne.n	8003c72 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	e003      	b.n	8003c7a <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003c82:	e02d      	b.n	8003ce0 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 fbe7 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e039      	b.n	8003d12 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10b      	bne.n	8003cbc <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	881a      	ldrh	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb0:	b292      	uxth	r2, r2
 8003cb2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	61bb      	str	r3, [r7, #24]
 8003cba:	e008      	b.n	8003cce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	781a      	ldrb	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	b292      	uxth	r2, r2
 8003cc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b29a      	uxth	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1cb      	bne.n	8003c84 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	2140      	movs	r1, #64	; 0x40
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 fbb3 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e005      	b.n	8003d12 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2220      	movs	r2, #32
 8003d0a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e000      	b.n	8003d12 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
	...

08003d1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d20:	b08a      	sub	sp, #40	; 0x28
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d26:	2300      	movs	r3, #0
 8003d28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	691b      	ldr	r3, [r3, #16]
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	69db      	ldr	r3, [r3, #28]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	4ba4      	ldr	r3, [pc, #656]	; (8003fdc <UART_SetConfig+0x2c0>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	6812      	ldr	r2, [r2, #0]
 8003d52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003d54:	430b      	orrs	r3, r1
 8003d56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a99      	ldr	r2, [pc, #612]	; (8003fe0 <UART_SetConfig+0x2c4>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d004      	beq.n	8003d88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d84:	4313      	orrs	r3, r2
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a90      	ldr	r2, [pc, #576]	; (8003fe4 <UART_SetConfig+0x2c8>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d126      	bne.n	8003df4 <UART_SetConfig+0xd8>
 8003da6:	4b90      	ldr	r3, [pc, #576]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d81b      	bhi.n	8003dec <UART_SetConfig+0xd0>
 8003db4:	a201      	add	r2, pc, #4	; (adr r2, 8003dbc <UART_SetConfig+0xa0>)
 8003db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dba:	bf00      	nop
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003ddd 	.word	0x08003ddd
 8003dc4:	08003dd5 	.word	0x08003dd5
 8003dc8:	08003de5 	.word	0x08003de5
 8003dcc:	2301      	movs	r3, #1
 8003dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dd2:	e116      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dda:	e112      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003ddc:	2304      	movs	r3, #4
 8003dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003de2:	e10e      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003de4:	2308      	movs	r3, #8
 8003de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003dea:	e10a      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003dec:	2310      	movs	r3, #16
 8003dee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003df2:	e106      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a7c      	ldr	r2, [pc, #496]	; (8003fec <UART_SetConfig+0x2d0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d138      	bne.n	8003e70 <UART_SetConfig+0x154>
 8003dfe:	4b7a      	ldr	r3, [pc, #488]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e04:	f003 030c 	and.w	r3, r3, #12
 8003e08:	2b0c      	cmp	r3, #12
 8003e0a:	d82d      	bhi.n	8003e68 <UART_SetConfig+0x14c>
 8003e0c:	a201      	add	r2, pc, #4	; (adr r2, 8003e14 <UART_SetConfig+0xf8>)
 8003e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e12:	bf00      	nop
 8003e14:	08003e49 	.word	0x08003e49
 8003e18:	08003e69 	.word	0x08003e69
 8003e1c:	08003e69 	.word	0x08003e69
 8003e20:	08003e69 	.word	0x08003e69
 8003e24:	08003e59 	.word	0x08003e59
 8003e28:	08003e69 	.word	0x08003e69
 8003e2c:	08003e69 	.word	0x08003e69
 8003e30:	08003e69 	.word	0x08003e69
 8003e34:	08003e51 	.word	0x08003e51
 8003e38:	08003e69 	.word	0x08003e69
 8003e3c:	08003e69 	.word	0x08003e69
 8003e40:	08003e69 	.word	0x08003e69
 8003e44:	08003e61 	.word	0x08003e61
 8003e48:	2300      	movs	r3, #0
 8003e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e4e:	e0d8      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003e50:	2302      	movs	r3, #2
 8003e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e56:	e0d4      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003e58:	2304      	movs	r3, #4
 8003e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e5e:	e0d0      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003e60:	2308      	movs	r3, #8
 8003e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e66:	e0cc      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003e68:	2310      	movs	r3, #16
 8003e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e6e:	e0c8      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a5e      	ldr	r2, [pc, #376]	; (8003ff0 <UART_SetConfig+0x2d4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d125      	bne.n	8003ec6 <UART_SetConfig+0x1aa>
 8003e7a:	4b5b      	ldr	r3, [pc, #364]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e80:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003e84:	2b30      	cmp	r3, #48	; 0x30
 8003e86:	d016      	beq.n	8003eb6 <UART_SetConfig+0x19a>
 8003e88:	2b30      	cmp	r3, #48	; 0x30
 8003e8a:	d818      	bhi.n	8003ebe <UART_SetConfig+0x1a2>
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d00a      	beq.n	8003ea6 <UART_SetConfig+0x18a>
 8003e90:	2b20      	cmp	r3, #32
 8003e92:	d814      	bhi.n	8003ebe <UART_SetConfig+0x1a2>
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <UART_SetConfig+0x182>
 8003e98:	2b10      	cmp	r3, #16
 8003e9a:	d008      	beq.n	8003eae <UART_SetConfig+0x192>
 8003e9c:	e00f      	b.n	8003ebe <UART_SetConfig+0x1a2>
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ea4:	e0ad      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003ea6:	2302      	movs	r3, #2
 8003ea8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eac:	e0a9      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003eae:	2304      	movs	r3, #4
 8003eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003eb4:	e0a5      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003eb6:	2308      	movs	r3, #8
 8003eb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ebc:	e0a1      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003ebe:	2310      	movs	r3, #16
 8003ec0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ec4:	e09d      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a4a      	ldr	r2, [pc, #296]	; (8003ff4 <UART_SetConfig+0x2d8>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d125      	bne.n	8003f1c <UART_SetConfig+0x200>
 8003ed0:	4b45      	ldr	r3, [pc, #276]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003eda:	2bc0      	cmp	r3, #192	; 0xc0
 8003edc:	d016      	beq.n	8003f0c <UART_SetConfig+0x1f0>
 8003ede:	2bc0      	cmp	r3, #192	; 0xc0
 8003ee0:	d818      	bhi.n	8003f14 <UART_SetConfig+0x1f8>
 8003ee2:	2b80      	cmp	r3, #128	; 0x80
 8003ee4:	d00a      	beq.n	8003efc <UART_SetConfig+0x1e0>
 8003ee6:	2b80      	cmp	r3, #128	; 0x80
 8003ee8:	d814      	bhi.n	8003f14 <UART_SetConfig+0x1f8>
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <UART_SetConfig+0x1d8>
 8003eee:	2b40      	cmp	r3, #64	; 0x40
 8003ef0:	d008      	beq.n	8003f04 <UART_SetConfig+0x1e8>
 8003ef2:	e00f      	b.n	8003f14 <UART_SetConfig+0x1f8>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003efa:	e082      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003efc:	2302      	movs	r3, #2
 8003efe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f02:	e07e      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f04:	2304      	movs	r3, #4
 8003f06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f0a:	e07a      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f0c:	2308      	movs	r3, #8
 8003f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f12:	e076      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f14:	2310      	movs	r3, #16
 8003f16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f1a:	e072      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a35      	ldr	r2, [pc, #212]	; (8003ff8 <UART_SetConfig+0x2dc>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d12a      	bne.n	8003f7c <UART_SetConfig+0x260>
 8003f26:	4b30      	ldr	r3, [pc, #192]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f34:	d01a      	beq.n	8003f6c <UART_SetConfig+0x250>
 8003f36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f3a:	d81b      	bhi.n	8003f74 <UART_SetConfig+0x258>
 8003f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f40:	d00c      	beq.n	8003f5c <UART_SetConfig+0x240>
 8003f42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f46:	d815      	bhi.n	8003f74 <UART_SetConfig+0x258>
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <UART_SetConfig+0x238>
 8003f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f50:	d008      	beq.n	8003f64 <UART_SetConfig+0x248>
 8003f52:	e00f      	b.n	8003f74 <UART_SetConfig+0x258>
 8003f54:	2300      	movs	r3, #0
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f5a:	e052      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f62:	e04e      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f64:	2304      	movs	r3, #4
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f6a:	e04a      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f6c:	2308      	movs	r3, #8
 8003f6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f72:	e046      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f74:	2310      	movs	r3, #16
 8003f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003f7a:	e042      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a17      	ldr	r2, [pc, #92]	; (8003fe0 <UART_SetConfig+0x2c4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d13a      	bne.n	8003ffc <UART_SetConfig+0x2e0>
 8003f86:	4b18      	ldr	r3, [pc, #96]	; (8003fe8 <UART_SetConfig+0x2cc>)
 8003f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f8c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003f90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f94:	d01a      	beq.n	8003fcc <UART_SetConfig+0x2b0>
 8003f96:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003f9a:	d81b      	bhi.n	8003fd4 <UART_SetConfig+0x2b8>
 8003f9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa0:	d00c      	beq.n	8003fbc <UART_SetConfig+0x2a0>
 8003fa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa6:	d815      	bhi.n	8003fd4 <UART_SetConfig+0x2b8>
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <UART_SetConfig+0x298>
 8003fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb0:	d008      	beq.n	8003fc4 <UART_SetConfig+0x2a8>
 8003fb2:	e00f      	b.n	8003fd4 <UART_SetConfig+0x2b8>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fba:	e022      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003fbc:	2302      	movs	r3, #2
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fc2:	e01e      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003fc4:	2304      	movs	r3, #4
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fca:	e01a      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003fcc:	2308      	movs	r3, #8
 8003fce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fd2:	e016      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003fd4:	2310      	movs	r3, #16
 8003fd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003fda:	e012      	b.n	8004002 <UART_SetConfig+0x2e6>
 8003fdc:	efff69f3 	.word	0xefff69f3
 8003fe0:	40008000 	.word	0x40008000
 8003fe4:	40013800 	.word	0x40013800
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40004400 	.word	0x40004400
 8003ff0:	40004800 	.word	0x40004800
 8003ff4:	40004c00 	.word	0x40004c00
 8003ff8:	40005000 	.word	0x40005000
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a9f      	ldr	r2, [pc, #636]	; (8004284 <UART_SetConfig+0x568>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d17a      	bne.n	8004102 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800400c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004010:	2b08      	cmp	r3, #8
 8004012:	d824      	bhi.n	800405e <UART_SetConfig+0x342>
 8004014:	a201      	add	r2, pc, #4	; (adr r2, 800401c <UART_SetConfig+0x300>)
 8004016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401a:	bf00      	nop
 800401c:	08004041 	.word	0x08004041
 8004020:	0800405f 	.word	0x0800405f
 8004024:	08004049 	.word	0x08004049
 8004028:	0800405f 	.word	0x0800405f
 800402c:	0800404f 	.word	0x0800404f
 8004030:	0800405f 	.word	0x0800405f
 8004034:	0800405f 	.word	0x0800405f
 8004038:	0800405f 	.word	0x0800405f
 800403c:	08004057 	.word	0x08004057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004040:	f7fe fbf4 	bl	800282c <HAL_RCC_GetPCLK1Freq>
 8004044:	61f8      	str	r0, [r7, #28]
        break;
 8004046:	e010      	b.n	800406a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004048:	4b8f      	ldr	r3, [pc, #572]	; (8004288 <UART_SetConfig+0x56c>)
 800404a:	61fb      	str	r3, [r7, #28]
        break;
 800404c:	e00d      	b.n	800406a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800404e:	f7fe fb55 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 8004052:	61f8      	str	r0, [r7, #28]
        break;
 8004054:	e009      	b.n	800406a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800405a:	61fb      	str	r3, [r7, #28]
        break;
 800405c:	e005      	b.n	800406a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004068:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80fb 	beq.w	8004268 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4413      	add	r3, r2
 800407c:	69fa      	ldr	r2, [r7, #28]
 800407e:	429a      	cmp	r2, r3
 8004080:	d305      	bcc.n	800408e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004088:	69fa      	ldr	r2, [r7, #28]
 800408a:	429a      	cmp	r2, r3
 800408c:	d903      	bls.n	8004096 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004094:	e0e8      	b.n	8004268 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	2200      	movs	r2, #0
 800409a:	461c      	mov	r4, r3
 800409c:	4615      	mov	r5, r2
 800409e:	f04f 0200 	mov.w	r2, #0
 80040a2:	f04f 0300 	mov.w	r3, #0
 80040a6:	022b      	lsls	r3, r5, #8
 80040a8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80040ac:	0222      	lsls	r2, r4, #8
 80040ae:	68f9      	ldr	r1, [r7, #12]
 80040b0:	6849      	ldr	r1, [r1, #4]
 80040b2:	0849      	lsrs	r1, r1, #1
 80040b4:	2000      	movs	r0, #0
 80040b6:	4688      	mov	r8, r1
 80040b8:	4681      	mov	r9, r0
 80040ba:	eb12 0a08 	adds.w	sl, r2, r8
 80040be:	eb43 0b09 	adc.w	fp, r3, r9
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	603b      	str	r3, [r7, #0]
 80040ca:	607a      	str	r2, [r7, #4]
 80040cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040d0:	4650      	mov	r0, sl
 80040d2:	4659      	mov	r1, fp
 80040d4:	f7fc f934 	bl	8000340 <__aeabi_uldivmod>
 80040d8:	4602      	mov	r2, r0
 80040da:	460b      	mov	r3, r1
 80040dc:	4613      	mov	r3, r2
 80040de:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80040e6:	d308      	bcc.n	80040fa <UART_SetConfig+0x3de>
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040ee:	d204      	bcs.n	80040fa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	60da      	str	r2, [r3, #12]
 80040f8:	e0b6      	b.n	8004268 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004100:	e0b2      	b.n	8004268 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	69db      	ldr	r3, [r3, #28]
 8004106:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800410a:	d15e      	bne.n	80041ca <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800410c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004110:	2b08      	cmp	r3, #8
 8004112:	d828      	bhi.n	8004166 <UART_SetConfig+0x44a>
 8004114:	a201      	add	r2, pc, #4	; (adr r2, 800411c <UART_SetConfig+0x400>)
 8004116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411a:	bf00      	nop
 800411c:	08004141 	.word	0x08004141
 8004120:	08004149 	.word	0x08004149
 8004124:	08004151 	.word	0x08004151
 8004128:	08004167 	.word	0x08004167
 800412c:	08004157 	.word	0x08004157
 8004130:	08004167 	.word	0x08004167
 8004134:	08004167 	.word	0x08004167
 8004138:	08004167 	.word	0x08004167
 800413c:	0800415f 	.word	0x0800415f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004140:	f7fe fb74 	bl	800282c <HAL_RCC_GetPCLK1Freq>
 8004144:	61f8      	str	r0, [r7, #28]
        break;
 8004146:	e014      	b.n	8004172 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004148:	f7fe fb86 	bl	8002858 <HAL_RCC_GetPCLK2Freq>
 800414c:	61f8      	str	r0, [r7, #28]
        break;
 800414e:	e010      	b.n	8004172 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004150:	4b4d      	ldr	r3, [pc, #308]	; (8004288 <UART_SetConfig+0x56c>)
 8004152:	61fb      	str	r3, [r7, #28]
        break;
 8004154:	e00d      	b.n	8004172 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004156:	f7fe fad1 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 800415a:	61f8      	str	r0, [r7, #28]
        break;
 800415c:	e009      	b.n	8004172 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800415e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004162:	61fb      	str	r3, [r7, #28]
        break;
 8004164:	e005      	b.n	8004172 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004166:	2300      	movs	r3, #0
 8004168:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004170:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d077      	beq.n	8004268 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	005a      	lsls	r2, r3, #1
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	085b      	lsrs	r3, r3, #1
 8004182:	441a      	add	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	fbb2 f3f3 	udiv	r3, r2, r3
 800418c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	2b0f      	cmp	r3, #15
 8004192:	d916      	bls.n	80041c2 <UART_SetConfig+0x4a6>
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419a:	d212      	bcs.n	80041c2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	f023 030f 	bic.w	r3, r3, #15
 80041a4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	8afb      	ldrh	r3, [r7, #22]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	8afa      	ldrh	r2, [r7, #22]
 80041be:	60da      	str	r2, [r3, #12]
 80041c0:	e052      	b.n	8004268 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80041c8:	e04e      	b.n	8004268 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d827      	bhi.n	8004222 <UART_SetConfig+0x506>
 80041d2:	a201      	add	r2, pc, #4	; (adr r2, 80041d8 <UART_SetConfig+0x4bc>)
 80041d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d8:	080041fd 	.word	0x080041fd
 80041dc:	08004205 	.word	0x08004205
 80041e0:	0800420d 	.word	0x0800420d
 80041e4:	08004223 	.word	0x08004223
 80041e8:	08004213 	.word	0x08004213
 80041ec:	08004223 	.word	0x08004223
 80041f0:	08004223 	.word	0x08004223
 80041f4:	08004223 	.word	0x08004223
 80041f8:	0800421b 	.word	0x0800421b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041fc:	f7fe fb16 	bl	800282c <HAL_RCC_GetPCLK1Freq>
 8004200:	61f8      	str	r0, [r7, #28]
        break;
 8004202:	e014      	b.n	800422e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004204:	f7fe fb28 	bl	8002858 <HAL_RCC_GetPCLK2Freq>
 8004208:	61f8      	str	r0, [r7, #28]
        break;
 800420a:	e010      	b.n	800422e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800420c:	4b1e      	ldr	r3, [pc, #120]	; (8004288 <UART_SetConfig+0x56c>)
 800420e:	61fb      	str	r3, [r7, #28]
        break;
 8004210:	e00d      	b.n	800422e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004212:	f7fe fa73 	bl	80026fc <HAL_RCC_GetSysClockFreq>
 8004216:	61f8      	str	r0, [r7, #28]
        break;
 8004218:	e009      	b.n	800422e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800421a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800421e:	61fb      	str	r3, [r7, #28]
        break;
 8004220:	e005      	b.n	800422e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800422c:	bf00      	nop
    }

    if (pclk != 0U)
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d019      	beq.n	8004268 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	085a      	lsrs	r2, r3, #1
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	441a      	add	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	fbb2 f3f3 	udiv	r3, r2, r3
 8004246:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	2b0f      	cmp	r3, #15
 800424c:	d909      	bls.n	8004262 <UART_SetConfig+0x546>
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004254:	d205      	bcs.n	8004262 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60da      	str	r2, [r3, #12]
 8004260:	e002      	b.n	8004268 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004274:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004278:	4618      	mov	r0, r3
 800427a:	3728      	adds	r7, #40	; 0x28
 800427c:	46bd      	mov	sp, r7
 800427e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004282:	bf00      	nop
 8004284:	40008000 	.word	0x40008000
 8004288:	00f42400 	.word	0x00f42400

0800428c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00a      	beq.n	80042b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d00a      	beq.n	80042d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042dc:	f003 0304 	and.w	r3, r3, #4
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00a      	beq.n	80042fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00a      	beq.n	800431c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	430a      	orrs	r2, r1
 800431a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004320:	f003 0310 	and.w	r3, r3, #16
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00a      	beq.n	800433e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	f003 0320 	and.w	r3, r3, #32
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00a      	beq.n	8004360 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004368:	2b00      	cmp	r3, #0
 800436a:	d01a      	beq.n	80043a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800438a:	d10a      	bne.n	80043a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	430a      	orrs	r2, r1
 80043a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	605a      	str	r2, [r3, #4]
  }
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043e0:	f7fc feaa 	bl	8001138 <HAL_GetTick>
 80043e4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0308 	and.w	r3, r3, #8
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d10e      	bne.n	8004412 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 f82d 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e023      	b.n	800445a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0304 	and.w	r3, r3, #4
 800441c:	2b04      	cmp	r3, #4
 800441e:	d10e      	bne.n	800443e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004420:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004424:	9300      	str	r3, [sp, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 f817 	bl	8004462 <UART_WaitOnFlagUntilTimeout>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e00d      	b.n	800445a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2220      	movs	r2, #32
 8004442:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2220      	movs	r2, #32
 8004448:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004458:	2300      	movs	r3, #0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b09c      	sub	sp, #112	; 0x70
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	60b9      	str	r1, [r7, #8]
 800446c:	603b      	str	r3, [r7, #0]
 800446e:	4613      	mov	r3, r2
 8004470:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004472:	e0a5      	b.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	f000 80a1 	beq.w	80045c0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447e:	f7fc fe5b 	bl	8001138 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <UART_WaitOnFlagUntilTimeout+0x32>
 800448e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004490:	2b00      	cmp	r3, #0
 8004492:	d13e      	bne.n	8004512 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800449c:	e853 3f00 	ldrex	r3, [r3]
 80044a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80044a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044a8:	667b      	str	r3, [r7, #100]	; 0x64
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044b4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044ba:	e841 2300 	strex	r3, r2, [r1]
 80044be:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80044c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1e6      	bne.n	8004494 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3308      	adds	r3, #8
 80044cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044d0:	e853 3f00 	ldrex	r3, [r3]
 80044d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	663b      	str	r3, [r7, #96]	; 0x60
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	3308      	adds	r3, #8
 80044e4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80044e6:	64ba      	str	r2, [r7, #72]	; 0x48
 80044e8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80044ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ee:	e841 2300 	strex	r3, r2, [r1]
 80044f2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80044f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1e5      	bne.n	80044c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2220      	movs	r2, #32
 8004504:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e067      	b.n	80045e2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	d04f      	beq.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800452a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800452e:	d147      	bne.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004538:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004542:	e853 3f00 	ldrex	r3, [r3]
 8004546:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800454e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	461a      	mov	r2, r3
 8004556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004558:	637b      	str	r3, [r7, #52]	; 0x34
 800455a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800455e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004560:	e841 2300 	strex	r3, r2, [r1]
 8004564:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e6      	bne.n	800453a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3308      	adds	r3, #8
 8004572:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	e853 3f00 	ldrex	r3, [r3]
 800457a:	613b      	str	r3, [r7, #16]
   return(result);
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	f023 0301 	bic.w	r3, r3, #1
 8004582:	66bb      	str	r3, [r7, #104]	; 0x68
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	3308      	adds	r3, #8
 800458a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800458c:	623a      	str	r2, [r7, #32]
 800458e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004590:	69f9      	ldr	r1, [r7, #28]
 8004592:	6a3a      	ldr	r2, [r7, #32]
 8004594:	e841 2300 	strex	r3, r2, [r1]
 8004598:	61bb      	str	r3, [r7, #24]
   return(result);
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1e5      	bne.n	800456c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2220      	movs	r2, #32
 80045aa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e010      	b.n	80045e2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	69da      	ldr	r2, [r3, #28]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4013      	ands	r3, r2
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	bf0c      	ite	eq
 80045d0:	2301      	moveq	r3, #1
 80045d2:	2300      	movne	r3, #0
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	429a      	cmp	r2, r3
 80045dc:	f43f af4a 	beq.w	8004474 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3770      	adds	r7, #112	; 0x70
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
	...

080045ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80045ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004624 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80045f0:	f7fc fc90 	bl	8000f14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80045f4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80045f6:	e003      	b.n	8004600 <LoopCopyDataInit>

080045f8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80045fa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80045fc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80045fe:	3104      	adds	r1, #4

08004600 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004600:	480a      	ldr	r0, [pc, #40]	; (800462c <LoopForever+0xa>)
	ldr	r3, =_edata
 8004602:	4b0b      	ldr	r3, [pc, #44]	; (8004630 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004604:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004606:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004608:	d3f6      	bcc.n	80045f8 <CopyDataInit>
	ldr	r2, =_sbss
 800460a:	4a0a      	ldr	r2, [pc, #40]	; (8004634 <LoopForever+0x12>)
	b	LoopFillZerobss
 800460c:	e002      	b.n	8004614 <LoopFillZerobss>

0800460e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800460e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004610:	f842 3b04 	str.w	r3, [r2], #4

08004614 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004614:	4b08      	ldr	r3, [pc, #32]	; (8004638 <LoopForever+0x16>)
	cmp	r2, r3
 8004616:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004618:	d3f9      	bcc.n	800460e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800461a:	f000 f817 	bl	800464c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800461e:	f7fc fb89 	bl	8000d34 <main>

08004622 <LoopForever>:

LoopForever:
    b LoopForever
 8004622:	e7fe      	b.n	8004622 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004624:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004628:	08007568 	.word	0x08007568
	ldr	r0, =_sdata
 800462c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004630:	20000100 	.word	0x20000100
	ldr	r2, =_sbss
 8004634:	20000100 	.word	0x20000100
	ldr	r3, = _ebss
 8004638:	20000288 	.word	0x20000288

0800463c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800463c:	e7fe      	b.n	800463c <ADC1_2_IRQHandler>
	...

08004640 <__errno>:
 8004640:	4b01      	ldr	r3, [pc, #4]	; (8004648 <__errno+0x8>)
 8004642:	6818      	ldr	r0, [r3, #0]
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	2000003c 	.word	0x2000003c

0800464c <__libc_init_array>:
 800464c:	b570      	push	{r4, r5, r6, lr}
 800464e:	4d0d      	ldr	r5, [pc, #52]	; (8004684 <__libc_init_array+0x38>)
 8004650:	4c0d      	ldr	r4, [pc, #52]	; (8004688 <__libc_init_array+0x3c>)
 8004652:	1b64      	subs	r4, r4, r5
 8004654:	10a4      	asrs	r4, r4, #2
 8004656:	2600      	movs	r6, #0
 8004658:	42a6      	cmp	r6, r4
 800465a:	d109      	bne.n	8004670 <__libc_init_array+0x24>
 800465c:	4d0b      	ldr	r5, [pc, #44]	; (800468c <__libc_init_array+0x40>)
 800465e:	4c0c      	ldr	r4, [pc, #48]	; (8004690 <__libc_init_array+0x44>)
 8004660:	f002 fc96 	bl	8006f90 <_init>
 8004664:	1b64      	subs	r4, r4, r5
 8004666:	10a4      	asrs	r4, r4, #2
 8004668:	2600      	movs	r6, #0
 800466a:	42a6      	cmp	r6, r4
 800466c:	d105      	bne.n	800467a <__libc_init_array+0x2e>
 800466e:	bd70      	pop	{r4, r5, r6, pc}
 8004670:	f855 3b04 	ldr.w	r3, [r5], #4
 8004674:	4798      	blx	r3
 8004676:	3601      	adds	r6, #1
 8004678:	e7ee      	b.n	8004658 <__libc_init_array+0xc>
 800467a:	f855 3b04 	ldr.w	r3, [r5], #4
 800467e:	4798      	blx	r3
 8004680:	3601      	adds	r6, #1
 8004682:	e7f2      	b.n	800466a <__libc_init_array+0x1e>
 8004684:	08007558 	.word	0x08007558
 8004688:	08007558 	.word	0x08007558
 800468c:	08007558 	.word	0x08007558
 8004690:	0800755c 	.word	0x0800755c

08004694 <localtime>:
 8004694:	b538      	push	{r3, r4, r5, lr}
 8004696:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <localtime+0x30>)
 8004698:	681d      	ldr	r5, [r3, #0]
 800469a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800469c:	4604      	mov	r4, r0
 800469e:	b953      	cbnz	r3, 80046b6 <localtime+0x22>
 80046a0:	2024      	movs	r0, #36	; 0x24
 80046a2:	f000 f909 	bl	80048b8 <malloc>
 80046a6:	4602      	mov	r2, r0
 80046a8:	63e8      	str	r0, [r5, #60]	; 0x3c
 80046aa:	b920      	cbnz	r0, 80046b6 <localtime+0x22>
 80046ac:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <localtime+0x34>)
 80046ae:	4807      	ldr	r0, [pc, #28]	; (80046cc <localtime+0x38>)
 80046b0:	2132      	movs	r1, #50	; 0x32
 80046b2:	f001 f80f 	bl	80056d4 <__assert_func>
 80046b6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 80046b8:	4620      	mov	r0, r4
 80046ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046be:	f000 b807 	b.w	80046d0 <localtime_r>
 80046c2:	bf00      	nop
 80046c4:	2000003c 	.word	0x2000003c
 80046c8:	080071f0 	.word	0x080071f0
 80046cc:	08007207 	.word	0x08007207

080046d0 <localtime_r>:
 80046d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80046d4:	4680      	mov	r8, r0
 80046d6:	9101      	str	r1, [sp, #4]
 80046d8:	f001 fa3c 	bl	8005b54 <__gettzinfo>
 80046dc:	9901      	ldr	r1, [sp, #4]
 80046de:	4605      	mov	r5, r0
 80046e0:	4640      	mov	r0, r8
 80046e2:	f001 fa3b 	bl	8005b5c <gmtime_r>
 80046e6:	6943      	ldr	r3, [r0, #20]
 80046e8:	0799      	lsls	r1, r3, #30
 80046ea:	4604      	mov	r4, r0
 80046ec:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 80046f0:	d105      	bne.n	80046fe <localtime_r+0x2e>
 80046f2:	2264      	movs	r2, #100	; 0x64
 80046f4:	fb97 f3f2 	sdiv	r3, r7, r2
 80046f8:	fb02 7313 	mls	r3, r2, r3, r7
 80046fc:	bb73      	cbnz	r3, 800475c <localtime_r+0x8c>
 80046fe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004702:	fb97 f6f3 	sdiv	r6, r7, r3
 8004706:	fb03 7616 	mls	r6, r3, r6, r7
 800470a:	fab6 f386 	clz	r3, r6
 800470e:	095b      	lsrs	r3, r3, #5
 8004710:	4e67      	ldr	r6, [pc, #412]	; (80048b0 <localtime_r+0x1e0>)
 8004712:	2230      	movs	r2, #48	; 0x30
 8004714:	fb02 6603 	mla	r6, r2, r3, r6
 8004718:	f000 fd8a 	bl	8005230 <__tz_lock>
 800471c:	f000 fd94 	bl	8005248 <_tzset_unlocked>
 8004720:	4b64      	ldr	r3, [pc, #400]	; (80048b4 <localtime_r+0x1e4>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	b34b      	cbz	r3, 800477a <localtime_r+0xaa>
 8004726:	686b      	ldr	r3, [r5, #4]
 8004728:	42bb      	cmp	r3, r7
 800472a:	d119      	bne.n	8004760 <localtime_r+0x90>
 800472c:	682f      	ldr	r7, [r5, #0]
 800472e:	e9d8 2300 	ldrd	r2, r3, [r8]
 8004732:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8004736:	b9df      	cbnz	r7, 8004770 <localtime_r+0xa0>
 8004738:	4282      	cmp	r2, r0
 800473a:	eb73 0101 	sbcs.w	r1, r3, r1
 800473e:	da23      	bge.n	8004788 <localtime_r+0xb8>
 8004740:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8004744:	4282      	cmp	r2, r0
 8004746:	eb73 0701 	sbcs.w	r7, r3, r1
 800474a:	bfb4      	ite	lt
 800474c:	2701      	movlt	r7, #1
 800474e:	2700      	movge	r7, #0
 8004750:	4282      	cmp	r2, r0
 8004752:	418b      	sbcs	r3, r1
 8004754:	6227      	str	r7, [r4, #32]
 8004756:	db19      	blt.n	800478c <localtime_r+0xbc>
 8004758:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800475a:	e018      	b.n	800478e <localtime_r+0xbe>
 800475c:	2301      	movs	r3, #1
 800475e:	e7d7      	b.n	8004710 <localtime_r+0x40>
 8004760:	4638      	mov	r0, r7
 8004762:	f000 fcbb 	bl	80050dc <__tzcalc_limits>
 8004766:	2800      	cmp	r0, #0
 8004768:	d1e0      	bne.n	800472c <localtime_r+0x5c>
 800476a:	f04f 33ff 	mov.w	r3, #4294967295
 800476e:	e004      	b.n	800477a <localtime_r+0xaa>
 8004770:	4282      	cmp	r2, r0
 8004772:	eb73 0101 	sbcs.w	r1, r3, r1
 8004776:	da02      	bge.n	800477e <localtime_r+0xae>
 8004778:	2300      	movs	r3, #0
 800477a:	6223      	str	r3, [r4, #32]
 800477c:	e7ec      	b.n	8004758 <localtime_r+0x88>
 800477e:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8004782:	4282      	cmp	r2, r0
 8004784:	418b      	sbcs	r3, r1
 8004786:	daf7      	bge.n	8004778 <localtime_r+0xa8>
 8004788:	2301      	movs	r3, #1
 800478a:	6223      	str	r3, [r4, #32]
 800478c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800478e:	6861      	ldr	r1, [r4, #4]
 8004790:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8004794:	203c      	movs	r0, #60	; 0x3c
 8004796:	fb93 f5f2 	sdiv	r5, r3, r2
 800479a:	fb02 3315 	mls	r3, r2, r5, r3
 800479e:	fb93 f2f0 	sdiv	r2, r3, r0
 80047a2:	fb00 3012 	mls	r0, r0, r2, r3
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	1a89      	subs	r1, r1, r2
 80047aa:	68a2      	ldr	r2, [r4, #8]
 80047ac:	6061      	str	r1, [r4, #4]
 80047ae:	1a1b      	subs	r3, r3, r0
 80047b0:	1b52      	subs	r2, r2, r5
 80047b2:	2b3b      	cmp	r3, #59	; 0x3b
 80047b4:	6023      	str	r3, [r4, #0]
 80047b6:	60a2      	str	r2, [r4, #8]
 80047b8:	dd35      	ble.n	8004826 <localtime_r+0x156>
 80047ba:	3101      	adds	r1, #1
 80047bc:	6061      	str	r1, [r4, #4]
 80047be:	3b3c      	subs	r3, #60	; 0x3c
 80047c0:	6023      	str	r3, [r4, #0]
 80047c2:	6863      	ldr	r3, [r4, #4]
 80047c4:	2b3b      	cmp	r3, #59	; 0x3b
 80047c6:	dd34      	ble.n	8004832 <localtime_r+0x162>
 80047c8:	3201      	adds	r2, #1
 80047ca:	60a2      	str	r2, [r4, #8]
 80047cc:	3b3c      	subs	r3, #60	; 0x3c
 80047ce:	6063      	str	r3, [r4, #4]
 80047d0:	68a3      	ldr	r3, [r4, #8]
 80047d2:	2b17      	cmp	r3, #23
 80047d4:	dd33      	ble.n	800483e <localtime_r+0x16e>
 80047d6:	69e2      	ldr	r2, [r4, #28]
 80047d8:	3201      	adds	r2, #1
 80047da:	61e2      	str	r2, [r4, #28]
 80047dc:	69a2      	ldr	r2, [r4, #24]
 80047de:	3201      	adds	r2, #1
 80047e0:	2a06      	cmp	r2, #6
 80047e2:	bfc8      	it	gt
 80047e4:	2200      	movgt	r2, #0
 80047e6:	61a2      	str	r2, [r4, #24]
 80047e8:	68e2      	ldr	r2, [r4, #12]
 80047ea:	3b18      	subs	r3, #24
 80047ec:	3201      	adds	r2, #1
 80047ee:	60a3      	str	r3, [r4, #8]
 80047f0:	6923      	ldr	r3, [r4, #16]
 80047f2:	60e2      	str	r2, [r4, #12]
 80047f4:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 80047f8:	428a      	cmp	r2, r1
 80047fa:	dd0e      	ble.n	800481a <localtime_r+0x14a>
 80047fc:	2b0b      	cmp	r3, #11
 80047fe:	eba2 0201 	sub.w	r2, r2, r1
 8004802:	60e2      	str	r2, [r4, #12]
 8004804:	f103 0201 	add.w	r2, r3, #1
 8004808:	bf09      	itett	eq
 800480a:	6963      	ldreq	r3, [r4, #20]
 800480c:	6122      	strne	r2, [r4, #16]
 800480e:	2200      	moveq	r2, #0
 8004810:	3301      	addeq	r3, #1
 8004812:	bf02      	ittt	eq
 8004814:	6122      	streq	r2, [r4, #16]
 8004816:	6163      	streq	r3, [r4, #20]
 8004818:	61e2      	streq	r2, [r4, #28]
 800481a:	f000 fd0f 	bl	800523c <__tz_unlock>
 800481e:	4620      	mov	r0, r4
 8004820:	b002      	add	sp, #8
 8004822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004826:	2b00      	cmp	r3, #0
 8004828:	dacb      	bge.n	80047c2 <localtime_r+0xf2>
 800482a:	3901      	subs	r1, #1
 800482c:	6061      	str	r1, [r4, #4]
 800482e:	333c      	adds	r3, #60	; 0x3c
 8004830:	e7c6      	b.n	80047c0 <localtime_r+0xf0>
 8004832:	2b00      	cmp	r3, #0
 8004834:	dacc      	bge.n	80047d0 <localtime_r+0x100>
 8004836:	3a01      	subs	r2, #1
 8004838:	60a2      	str	r2, [r4, #8]
 800483a:	333c      	adds	r3, #60	; 0x3c
 800483c:	e7c7      	b.n	80047ce <localtime_r+0xfe>
 800483e:	2b00      	cmp	r3, #0
 8004840:	daeb      	bge.n	800481a <localtime_r+0x14a>
 8004842:	69e2      	ldr	r2, [r4, #28]
 8004844:	3a01      	subs	r2, #1
 8004846:	61e2      	str	r2, [r4, #28]
 8004848:	69a2      	ldr	r2, [r4, #24]
 800484a:	3a01      	subs	r2, #1
 800484c:	bf48      	it	mi
 800484e:	2206      	movmi	r2, #6
 8004850:	61a2      	str	r2, [r4, #24]
 8004852:	68e2      	ldr	r2, [r4, #12]
 8004854:	3318      	adds	r3, #24
 8004856:	3a01      	subs	r2, #1
 8004858:	60e2      	str	r2, [r4, #12]
 800485a:	60a3      	str	r3, [r4, #8]
 800485c:	2a00      	cmp	r2, #0
 800485e:	d1dc      	bne.n	800481a <localtime_r+0x14a>
 8004860:	6923      	ldr	r3, [r4, #16]
 8004862:	3b01      	subs	r3, #1
 8004864:	d405      	bmi.n	8004872 <localtime_r+0x1a2>
 8004866:	6123      	str	r3, [r4, #16]
 8004868:	6923      	ldr	r3, [r4, #16]
 800486a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800486e:	60e3      	str	r3, [r4, #12]
 8004870:	e7d3      	b.n	800481a <localtime_r+0x14a>
 8004872:	230b      	movs	r3, #11
 8004874:	6123      	str	r3, [r4, #16]
 8004876:	6963      	ldr	r3, [r4, #20]
 8004878:	1e5a      	subs	r2, r3, #1
 800487a:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800487e:	6162      	str	r2, [r4, #20]
 8004880:	079a      	lsls	r2, r3, #30
 8004882:	d105      	bne.n	8004890 <localtime_r+0x1c0>
 8004884:	2164      	movs	r1, #100	; 0x64
 8004886:	fb93 f2f1 	sdiv	r2, r3, r1
 800488a:	fb01 3212 	mls	r2, r1, r2, r3
 800488e:	b962      	cbnz	r2, 80048aa <localtime_r+0x1da>
 8004890:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004894:	fb93 f1f2 	sdiv	r1, r3, r2
 8004898:	fb02 3311 	mls	r3, r2, r1, r3
 800489c:	fab3 f383 	clz	r3, r3
 80048a0:	095b      	lsrs	r3, r3, #5
 80048a2:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80048a6:	61e3      	str	r3, [r4, #28]
 80048a8:	e7de      	b.n	8004868 <localtime_r+0x198>
 80048aa:	2301      	movs	r3, #1
 80048ac:	e7f9      	b.n	80048a2 <localtime_r+0x1d2>
 80048ae:	bf00      	nop
 80048b0:	080072c4 	.word	0x080072c4
 80048b4:	20000274 	.word	0x20000274

080048b8 <malloc>:
 80048b8:	4b02      	ldr	r3, [pc, #8]	; (80048c4 <malloc+0xc>)
 80048ba:	4601      	mov	r1, r0
 80048bc:	6818      	ldr	r0, [r3, #0]
 80048be:	f000 baff 	b.w	8004ec0 <_malloc_r>
 80048c2:	bf00      	nop
 80048c4:	2000003c 	.word	0x2000003c

080048c8 <free>:
 80048c8:	4b02      	ldr	r3, [pc, #8]	; (80048d4 <free+0xc>)
 80048ca:	4601      	mov	r1, r0
 80048cc:	6818      	ldr	r0, [r3, #0]
 80048ce:	f000 ba8b 	b.w	8004de8 <_free_r>
 80048d2:	bf00      	nop
 80048d4:	2000003c 	.word	0x2000003c

080048d8 <memcpy>:
 80048d8:	440a      	add	r2, r1
 80048da:	4291      	cmp	r1, r2
 80048dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80048e0:	d100      	bne.n	80048e4 <memcpy+0xc>
 80048e2:	4770      	bx	lr
 80048e4:	b510      	push	{r4, lr}
 80048e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048ee:	4291      	cmp	r1, r2
 80048f0:	d1f9      	bne.n	80048e6 <memcpy+0xe>
 80048f2:	bd10      	pop	{r4, pc}

080048f4 <memset>:
 80048f4:	4402      	add	r2, r0
 80048f6:	4603      	mov	r3, r0
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d100      	bne.n	80048fe <memset+0xa>
 80048fc:	4770      	bx	lr
 80048fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004902:	e7f9      	b.n	80048f8 <memset+0x4>

08004904 <validate_structure>:
 8004904:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004906:	6801      	ldr	r1, [r0, #0]
 8004908:	293b      	cmp	r1, #59	; 0x3b
 800490a:	4604      	mov	r4, r0
 800490c:	d911      	bls.n	8004932 <validate_structure+0x2e>
 800490e:	223c      	movs	r2, #60	; 0x3c
 8004910:	4668      	mov	r0, sp
 8004912:	f000 fefd 	bl	8005710 <div>
 8004916:	9a01      	ldr	r2, [sp, #4]
 8004918:	6863      	ldr	r3, [r4, #4]
 800491a:	9900      	ldr	r1, [sp, #0]
 800491c:	2a00      	cmp	r2, #0
 800491e:	440b      	add	r3, r1
 8004920:	6063      	str	r3, [r4, #4]
 8004922:	bfbb      	ittet	lt
 8004924:	323c      	addlt	r2, #60	; 0x3c
 8004926:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800492a:	6022      	strge	r2, [r4, #0]
 800492c:	6022      	strlt	r2, [r4, #0]
 800492e:	bfb8      	it	lt
 8004930:	6063      	strlt	r3, [r4, #4]
 8004932:	6861      	ldr	r1, [r4, #4]
 8004934:	293b      	cmp	r1, #59	; 0x3b
 8004936:	d911      	bls.n	800495c <validate_structure+0x58>
 8004938:	223c      	movs	r2, #60	; 0x3c
 800493a:	4668      	mov	r0, sp
 800493c:	f000 fee8 	bl	8005710 <div>
 8004940:	9a01      	ldr	r2, [sp, #4]
 8004942:	68a3      	ldr	r3, [r4, #8]
 8004944:	9900      	ldr	r1, [sp, #0]
 8004946:	2a00      	cmp	r2, #0
 8004948:	440b      	add	r3, r1
 800494a:	60a3      	str	r3, [r4, #8]
 800494c:	bfbb      	ittet	lt
 800494e:	323c      	addlt	r2, #60	; 0x3c
 8004950:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8004954:	6062      	strge	r2, [r4, #4]
 8004956:	6062      	strlt	r2, [r4, #4]
 8004958:	bfb8      	it	lt
 800495a:	60a3      	strlt	r3, [r4, #8]
 800495c:	68a1      	ldr	r1, [r4, #8]
 800495e:	2917      	cmp	r1, #23
 8004960:	d911      	bls.n	8004986 <validate_structure+0x82>
 8004962:	2218      	movs	r2, #24
 8004964:	4668      	mov	r0, sp
 8004966:	f000 fed3 	bl	8005710 <div>
 800496a:	9a01      	ldr	r2, [sp, #4]
 800496c:	68e3      	ldr	r3, [r4, #12]
 800496e:	9900      	ldr	r1, [sp, #0]
 8004970:	2a00      	cmp	r2, #0
 8004972:	440b      	add	r3, r1
 8004974:	60e3      	str	r3, [r4, #12]
 8004976:	bfbb      	ittet	lt
 8004978:	3218      	addlt	r2, #24
 800497a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800497e:	60a2      	strge	r2, [r4, #8]
 8004980:	60a2      	strlt	r2, [r4, #8]
 8004982:	bfb8      	it	lt
 8004984:	60e3      	strlt	r3, [r4, #12]
 8004986:	6921      	ldr	r1, [r4, #16]
 8004988:	290b      	cmp	r1, #11
 800498a:	d911      	bls.n	80049b0 <validate_structure+0xac>
 800498c:	220c      	movs	r2, #12
 800498e:	4668      	mov	r0, sp
 8004990:	f000 febe 	bl	8005710 <div>
 8004994:	9a01      	ldr	r2, [sp, #4]
 8004996:	6963      	ldr	r3, [r4, #20]
 8004998:	9900      	ldr	r1, [sp, #0]
 800499a:	2a00      	cmp	r2, #0
 800499c:	440b      	add	r3, r1
 800499e:	6163      	str	r3, [r4, #20]
 80049a0:	bfbb      	ittet	lt
 80049a2:	320c      	addlt	r2, #12
 80049a4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80049a8:	6122      	strge	r2, [r4, #16]
 80049aa:	6122      	strlt	r2, [r4, #16]
 80049ac:	bfb8      	it	lt
 80049ae:	6163      	strlt	r3, [r4, #20]
 80049b0:	6963      	ldr	r3, [r4, #20]
 80049b2:	0798      	lsls	r0, r3, #30
 80049b4:	d120      	bne.n	80049f8 <validate_structure+0xf4>
 80049b6:	2164      	movs	r1, #100	; 0x64
 80049b8:	fb93 f2f1 	sdiv	r2, r3, r1
 80049bc:	fb01 3212 	mls	r2, r1, r2, r3
 80049c0:	b9e2      	cbnz	r2, 80049fc <validate_structure+0xf8>
 80049c2:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80049c6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80049ca:	fb93 f1f2 	sdiv	r1, r3, r2
 80049ce:	fb02 3311 	mls	r3, r2, r1, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	bf14      	ite	ne
 80049d6:	231c      	movne	r3, #28
 80049d8:	231d      	moveq	r3, #29
 80049da:	68e2      	ldr	r2, [r4, #12]
 80049dc:	2a00      	cmp	r2, #0
 80049de:	dc0f      	bgt.n	8004a00 <validate_structure+0xfc>
 80049e0:	4f33      	ldr	r7, [pc, #204]	; (8004ab0 <validate_structure+0x1ac>)
 80049e2:	260b      	movs	r6, #11
 80049e4:	2064      	movs	r0, #100	; 0x64
 80049e6:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80049ea:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80049ee:	f1bc 0f00 	cmp.w	ip, #0
 80049f2:	dd31      	ble.n	8004a58 <validate_structure+0x154>
 80049f4:	b003      	add	sp, #12
 80049f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f8:	231c      	movs	r3, #28
 80049fa:	e7ee      	b.n	80049da <validate_structure+0xd6>
 80049fc:	231d      	movs	r3, #29
 80049fe:	e7ec      	b.n	80049da <validate_structure+0xd6>
 8004a00:	4e2b      	ldr	r6, [pc, #172]	; (8004ab0 <validate_structure+0x1ac>)
 8004a02:	2700      	movs	r7, #0
 8004a04:	2064      	movs	r0, #100	; 0x64
 8004a06:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8004a0a:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8004a0e:	2a01      	cmp	r2, #1
 8004a10:	bf14      	ite	ne
 8004a12:	f856 c022 	ldrne.w	ip, [r6, r2, lsl #2]
 8004a16:	469c      	moveq	ip, r3
 8004a18:	4561      	cmp	r1, ip
 8004a1a:	ddeb      	ble.n	80049f4 <validate_structure+0xf0>
 8004a1c:	3201      	adds	r2, #1
 8004a1e:	eba1 010c 	sub.w	r1, r1, ip
 8004a22:	2a0c      	cmp	r2, #12
 8004a24:	60e1      	str	r1, [r4, #12]
 8004a26:	6122      	str	r2, [r4, #16]
 8004a28:	d1ef      	bne.n	8004a0a <validate_structure+0x106>
 8004a2a:	6963      	ldr	r3, [r4, #20]
 8004a2c:	1c5a      	adds	r2, r3, #1
 8004a2e:	0791      	lsls	r1, r2, #30
 8004a30:	e9c4 7204 	strd	r7, r2, [r4, #16]
 8004a34:	d137      	bne.n	8004aa6 <validate_structure+0x1a2>
 8004a36:	fb92 f1f0 	sdiv	r1, r2, r0
 8004a3a:	fb00 2211 	mls	r2, r0, r1, r2
 8004a3e:	2a00      	cmp	r2, #0
 8004a40:	d133      	bne.n	8004aaa <validate_structure+0x1a6>
 8004a42:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8004a46:	fb93 f2f5 	sdiv	r2, r3, r5
 8004a4a:	fb05 3312 	mls	r3, r5, r2, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	bf14      	ite	ne
 8004a52:	231c      	movne	r3, #28
 8004a54:	231d      	moveq	r3, #29
 8004a56:	e7d8      	b.n	8004a0a <validate_structure+0x106>
 8004a58:	6921      	ldr	r1, [r4, #16]
 8004a5a:	3901      	subs	r1, #1
 8004a5c:	6121      	str	r1, [r4, #16]
 8004a5e:	3101      	adds	r1, #1
 8004a60:	d114      	bne.n	8004a8c <validate_structure+0x188>
 8004a62:	6963      	ldr	r3, [r4, #20]
 8004a64:	1e5a      	subs	r2, r3, #1
 8004a66:	0791      	lsls	r1, r2, #30
 8004a68:	e9c4 6204 	strd	r6, r2, [r4, #16]
 8004a6c:	d117      	bne.n	8004a9e <validate_structure+0x19a>
 8004a6e:	fb92 f1f0 	sdiv	r1, r2, r0
 8004a72:	fb00 2211 	mls	r2, r0, r1, r2
 8004a76:	b9a2      	cbnz	r2, 8004aa2 <validate_structure+0x19e>
 8004a78:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8004a7c:	fb93 f2f5 	sdiv	r2, r3, r5
 8004a80:	fb05 3312 	mls	r3, r5, r2, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	bf14      	ite	ne
 8004a88:	231c      	movne	r3, #28
 8004a8a:	231d      	moveq	r3, #29
 8004a8c:	6922      	ldr	r2, [r4, #16]
 8004a8e:	2a01      	cmp	r2, #1
 8004a90:	bf14      	ite	ne
 8004a92:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 8004a96:	461a      	moveq	r2, r3
 8004a98:	4462      	add	r2, ip
 8004a9a:	60e2      	str	r2, [r4, #12]
 8004a9c:	e7a5      	b.n	80049ea <validate_structure+0xe6>
 8004a9e:	231c      	movs	r3, #28
 8004aa0:	e7f4      	b.n	8004a8c <validate_structure+0x188>
 8004aa2:	231d      	movs	r3, #29
 8004aa4:	e7f2      	b.n	8004a8c <validate_structure+0x188>
 8004aa6:	231c      	movs	r3, #28
 8004aa8:	e7af      	b.n	8004a0a <validate_structure+0x106>
 8004aaa:	231d      	movs	r3, #29
 8004aac:	e7ad      	b.n	8004a0a <validate_structure+0x106>
 8004aae:	bf00      	nop
 8004ab0:	08007264 	.word	0x08007264

08004ab4 <mktime>:
 8004ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab8:	b085      	sub	sp, #20
 8004aba:	4607      	mov	r7, r0
 8004abc:	f001 f84a 	bl	8005b54 <__gettzinfo>
 8004ac0:	4681      	mov	r9, r0
 8004ac2:	4638      	mov	r0, r7
 8004ac4:	f7ff ff1e 	bl	8004904 <validate_structure>
 8004ac8:	e9d7 4000 	ldrd	r4, r0, [r7]
 8004acc:	233c      	movs	r3, #60	; 0x3c
 8004ace:	fb03 4400 	mla	r4, r3, r0, r4
 8004ad2:	68b8      	ldr	r0, [r7, #8]
 8004ad4:	4abc      	ldr	r2, [pc, #752]	; (8004dc8 <mktime+0x314>)
 8004ad6:	697e      	ldr	r6, [r7, #20]
 8004ad8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004adc:	fb03 4400 	mla	r4, r3, r0, r4
 8004ae0:	e9d7 5303 	ldrd	r5, r3, [r7, #12]
 8004ae4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004ae8:	3d01      	subs	r5, #1
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	4415      	add	r5, r2
 8004aee:	dd11      	ble.n	8004b14 <mktime+0x60>
 8004af0:	07b1      	lsls	r1, r6, #30
 8004af2:	d10f      	bne.n	8004b14 <mktime+0x60>
 8004af4:	2264      	movs	r2, #100	; 0x64
 8004af6:	fb96 f3f2 	sdiv	r3, r6, r2
 8004afa:	fb02 6313 	mls	r3, r2, r3, r6
 8004afe:	b943      	cbnz	r3, 8004b12 <mktime+0x5e>
 8004b00:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8004b04:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004b08:	fb93 f1f2 	sdiv	r1, r3, r2
 8004b0c:	fb02 3311 	mls	r3, r2, r1, r3
 8004b10:	b903      	cbnz	r3, 8004b14 <mktime+0x60>
 8004b12:	3501      	adds	r5, #1
 8004b14:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8004b18:	3310      	adds	r3, #16
 8004b1a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	61fd      	str	r5, [r7, #28]
 8004b22:	f200 815d 	bhi.w	8004de0 <mktime+0x32c>
 8004b26:	2e46      	cmp	r6, #70	; 0x46
 8004b28:	dd71      	ble.n	8004c0e <mktime+0x15a>
 8004b2a:	2346      	movs	r3, #70	; 0x46
 8004b2c:	f240 1c6d 	movw	ip, #365	; 0x16d
 8004b30:	2164      	movs	r1, #100	; 0x64
 8004b32:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004b36:	079a      	lsls	r2, r3, #30
 8004b38:	d163      	bne.n	8004c02 <mktime+0x14e>
 8004b3a:	fb93 f2f1 	sdiv	r2, r3, r1
 8004b3e:	fb01 3212 	mls	r2, r1, r2, r3
 8004b42:	2a00      	cmp	r2, #0
 8004b44:	d160      	bne.n	8004c08 <mktime+0x154>
 8004b46:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8004b4a:	fb92 fef0 	sdiv	lr, r2, r0
 8004b4e:	fb00 221e 	mls	r2, r0, lr, r2
 8004b52:	2a00      	cmp	r2, #0
 8004b54:	bf14      	ite	ne
 8004b56:	4662      	movne	r2, ip
 8004b58:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	429e      	cmp	r6, r3
 8004b60:	4415      	add	r5, r2
 8004b62:	d1e8      	bne.n	8004b36 <mktime+0x82>
 8004b64:	4b99      	ldr	r3, [pc, #612]	; (8004dcc <mktime+0x318>)
 8004b66:	ea4f 78e4 	mov.w	r8, r4, asr #31
 8004b6a:	fbc5 4803 	smlal	r4, r8, r5, r3
 8004b6e:	f000 fb5f 	bl	8005230 <__tz_lock>
 8004b72:	f000 fb69 	bl	8005248 <_tzset_unlocked>
 8004b76:	4b96      	ldr	r3, [pc, #600]	; (8004dd0 <mktime+0x31c>)
 8004b78:	f8d3 b000 	ldr.w	fp, [r3]
 8004b7c:	f1bb 0f00 	cmp.w	fp, #0
 8004b80:	d039      	beq.n	8004bf6 <mktime+0x142>
 8004b82:	f8d7 b020 	ldr.w	fp, [r7, #32]
 8004b86:	6978      	ldr	r0, [r7, #20]
 8004b88:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004b8c:	f1bb 0f01 	cmp.w	fp, #1
 8004b90:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8004b94:	46da      	mov	sl, fp
 8004b96:	bfa8      	it	ge
 8004b98:	f04f 0a01 	movge.w	sl, #1
 8004b9c:	4283      	cmp	r3, r0
 8004b9e:	d178      	bne.n	8004c92 <mktime+0x1de>
 8004ba0:	e9d9 3208 	ldrd	r3, r2, [r9, #32]
 8004ba4:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8004ba8:	f8d9 e04c 	ldr.w	lr, [r9, #76]	; 0x4c
 8004bac:	1a5b      	subs	r3, r3, r1
 8004bae:	9302      	str	r3, [sp, #8]
 8004bb0:	eb62 73e1 	sbc.w	r3, r2, r1, asr #31
 8004bb4:	9303      	str	r3, [sp, #12]
 8004bb6:	f8d9 2028 	ldr.w	r2, [r9, #40]	; 0x28
 8004bba:	f8d9 3048 	ldr.w	r3, [r9, #72]	; 0x48
 8004bbe:	9301      	str	r3, [sp, #4]
 8004bc0:	ebb3 0c02 	subs.w	ip, r3, r2
 8004bc4:	eb6e 70e2 	sbc.w	r0, lr, r2, asr #31
 8004bc8:	4564      	cmp	r4, ip
 8004bca:	eb78 0300 	sbcs.w	r3, r8, r0
 8004bce:	da66      	bge.n	8004c9e <mktime+0x1ea>
 8004bd0:	f8d9 3000 	ldr.w	r3, [r9]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d06f      	beq.n	8004cb8 <mktime+0x204>
 8004bd8:	9b02      	ldr	r3, [sp, #8]
 8004bda:	429c      	cmp	r4, r3
 8004bdc:	9b03      	ldr	r3, [sp, #12]
 8004bde:	eb78 0303 	sbcs.w	r3, r8, r3
 8004be2:	db03      	blt.n	8004bec <mktime+0x138>
 8004be4:	4564      	cmp	r4, ip
 8004be6:	eb78 0300 	sbcs.w	r3, r8, r0
 8004bea:	db6b      	blt.n	8004cc4 <mktime+0x210>
 8004bec:	f1bb 0f00 	cmp.w	fp, #0
 8004bf0:	f04f 0b00 	mov.w	fp, #0
 8004bf4:	da6b      	bge.n	8004cce <mktime+0x21a>
 8004bf6:	f8d9 1028 	ldr.w	r1, [r9, #40]	; 0x28
 8004bfa:	190c      	adds	r4, r1, r4
 8004bfc:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8004c00:	e0a9      	b.n	8004d56 <mktime+0x2a2>
 8004c02:	f240 126d 	movw	r2, #365	; 0x16d
 8004c06:	e7a9      	b.n	8004b5c <mktime+0xa8>
 8004c08:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8004c0c:	e7a6      	b.n	8004b5c <mktime+0xa8>
 8004c0e:	d0a9      	beq.n	8004b64 <mktime+0xb0>
 8004c10:	2345      	movs	r3, #69	; 0x45
 8004c12:	f240 1c6d 	movw	ip, #365	; 0x16d
 8004c16:	2164      	movs	r1, #100	; 0x64
 8004c18:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8004c1c:	e012      	b.n	8004c44 <mktime+0x190>
 8004c1e:	bb62      	cbnz	r2, 8004c7a <mktime+0x1c6>
 8004c20:	fb93 f2f1 	sdiv	r2, r3, r1
 8004c24:	fb01 3212 	mls	r2, r1, r2, r3
 8004c28:	bb52      	cbnz	r2, 8004c80 <mktime+0x1cc>
 8004c2a:	f203 726c 	addw	r2, r3, #1900	; 0x76c
 8004c2e:	fb92 fef0 	sdiv	lr, r2, r0
 8004c32:	fb00 221e 	mls	r2, r0, lr, r2
 8004c36:	2a00      	cmp	r2, #0
 8004c38:	bf14      	ite	ne
 8004c3a:	4662      	movne	r2, ip
 8004c3c:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8004c40:	1aad      	subs	r5, r5, r2
 8004c42:	3b01      	subs	r3, #1
 8004c44:	429e      	cmp	r6, r3
 8004c46:	f003 0203 	and.w	r2, r3, #3
 8004c4a:	dbe8      	blt.n	8004c1e <mktime+0x16a>
 8004c4c:	b9da      	cbnz	r2, 8004c86 <mktime+0x1d2>
 8004c4e:	2264      	movs	r2, #100	; 0x64
 8004c50:	fb96 f3f2 	sdiv	r3, r6, r2
 8004c54:	fb02 6313 	mls	r3, r2, r3, r6
 8004c58:	b9c3      	cbnz	r3, 8004c8c <mktime+0x1d8>
 8004c5a:	f206 736c 	addw	r3, r6, #1900	; 0x76c
 8004c5e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004c62:	fb93 f1f2 	sdiv	r1, r3, r2
 8004c66:	fb02 3311 	mls	r3, r2, r1, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f240 136d 	movw	r3, #365	; 0x16d
 8004c70:	bf08      	it	eq
 8004c72:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 8004c76:	1aed      	subs	r5, r5, r3
 8004c78:	e774      	b.n	8004b64 <mktime+0xb0>
 8004c7a:	f240 126d 	movw	r2, #365	; 0x16d
 8004c7e:	e7df      	b.n	8004c40 <mktime+0x18c>
 8004c80:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8004c84:	e7dc      	b.n	8004c40 <mktime+0x18c>
 8004c86:	f240 136d 	movw	r3, #365	; 0x16d
 8004c8a:	e7f4      	b.n	8004c76 <mktime+0x1c2>
 8004c8c:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8004c90:	e7f1      	b.n	8004c76 <mktime+0x1c2>
 8004c92:	f000 fa23 	bl	80050dc <__tzcalc_limits>
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d182      	bne.n	8004ba0 <mktime+0xec>
 8004c9a:	46d3      	mov	fp, sl
 8004c9c:	e050      	b.n	8004d40 <mktime+0x28c>
 8004c9e:	9b01      	ldr	r3, [sp, #4]
 8004ca0:	1a5b      	subs	r3, r3, r1
 8004ca2:	9301      	str	r3, [sp, #4]
 8004ca4:	ea4f 73e1 	mov.w	r3, r1, asr #31
 8004ca8:	eb6e 0e03 	sbc.w	lr, lr, r3
 8004cac:	9b01      	ldr	r3, [sp, #4]
 8004cae:	429c      	cmp	r4, r3
 8004cb0:	eb78 030e 	sbcs.w	r3, r8, lr
 8004cb4:	dbf1      	blt.n	8004c9a <mktime+0x1e6>
 8004cb6:	e78b      	b.n	8004bd0 <mktime+0x11c>
 8004cb8:	9b02      	ldr	r3, [sp, #8]
 8004cba:	429c      	cmp	r4, r3
 8004cbc:	9b03      	ldr	r3, [sp, #12]
 8004cbe:	eb78 0303 	sbcs.w	r3, r8, r3
 8004cc2:	db8f      	blt.n	8004be4 <mktime+0x130>
 8004cc4:	f1bb 0f00 	cmp.w	fp, #0
 8004cc8:	db3e      	blt.n	8004d48 <mktime+0x294>
 8004cca:	f04f 0b01 	mov.w	fp, #1
 8004cce:	ea8a 0a0b 	eor.w	sl, sl, fp
 8004cd2:	f1ba 0f01 	cmp.w	sl, #1
 8004cd6:	d133      	bne.n	8004d40 <mktime+0x28c>
 8004cd8:	f1bb 0f00 	cmp.w	fp, #0
 8004cdc:	d04e      	beq.n	8004d7c <mktime+0x2c8>
 8004cde:	1a52      	subs	r2, r2, r1
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	1914      	adds	r4, r2, r4
 8004cea:	603b      	str	r3, [r7, #0]
 8004cec:	4638      	mov	r0, r7
 8004cee:	eb48 78e2 	adc.w	r8, r8, r2, asr #31
 8004cf2:	f7ff fe07 	bl	8004904 <validate_structure>
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	ebb2 020a 	subs.w	r2, r2, sl
 8004cfc:	d020      	beq.n	8004d40 <mktime+0x28c>
 8004cfe:	2a01      	cmp	r2, #1
 8004d00:	dc3e      	bgt.n	8004d80 <mktime+0x2cc>
 8004d02:	1c90      	adds	r0, r2, #2
 8004d04:	bfd8      	it	le
 8004d06:	2201      	movle	r2, #1
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	18d3      	adds	r3, r2, r3
 8004d0c:	4415      	add	r5, r2
 8004d0e:	d540      	bpl.n	8004d92 <mktime+0x2de>
 8004d10:	1e73      	subs	r3, r6, #1
 8004d12:	0799      	lsls	r1, r3, #30
 8004d14:	d137      	bne.n	8004d86 <mktime+0x2d2>
 8004d16:	2264      	movs	r2, #100	; 0x64
 8004d18:	fb93 f1f2 	sdiv	r1, r3, r2
 8004d1c:	fb02 3311 	mls	r3, r2, r1, r3
 8004d20:	bba3      	cbnz	r3, 8004d8c <mktime+0x2d8>
 8004d22:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004d26:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8004d2a:	fb96 f2f3 	sdiv	r2, r6, r3
 8004d2e:	fb03 6612 	mls	r6, r3, r2, r6
 8004d32:	2e00      	cmp	r6, #0
 8004d34:	f240 136d 	movw	r3, #365	; 0x16d
 8004d38:	bf18      	it	ne
 8004d3a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8004d3e:	61fb      	str	r3, [r7, #28]
 8004d40:	f1bb 0f01 	cmp.w	fp, #1
 8004d44:	f47f af57 	bne.w	8004bf6 <mktime+0x142>
 8004d48:	f8d9 1050 	ldr.w	r1, [r9, #80]	; 0x50
 8004d4c:	190c      	adds	r4, r1, r4
 8004d4e:	eb48 78e1 	adc.w	r8, r8, r1, asr #31
 8004d52:	f04f 0b01 	mov.w	fp, #1
 8004d56:	f000 fa71 	bl	800523c <__tz_unlock>
 8004d5a:	3504      	adds	r5, #4
 8004d5c:	2307      	movs	r3, #7
 8004d5e:	fb95 f3f3 	sdiv	r3, r5, r3
 8004d62:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004d66:	1aed      	subs	r5, r5, r3
 8004d68:	bf48      	it	mi
 8004d6a:	3507      	addmi	r5, #7
 8004d6c:	f8c7 b020 	str.w	fp, [r7, #32]
 8004d70:	61bd      	str	r5, [r7, #24]
 8004d72:	4620      	mov	r0, r4
 8004d74:	4641      	mov	r1, r8
 8004d76:	b005      	add	sp, #20
 8004d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d7c:	1a8a      	subs	r2, r1, r2
 8004d7e:	e7af      	b.n	8004ce0 <mktime+0x22c>
 8004d80:	f04f 32ff 	mov.w	r2, #4294967295
 8004d84:	e7c0      	b.n	8004d08 <mktime+0x254>
 8004d86:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8004d8a:	e7d8      	b.n	8004d3e <mktime+0x28a>
 8004d8c:	f240 136d 	movw	r3, #365	; 0x16d
 8004d90:	e7d5      	b.n	8004d3e <mktime+0x28a>
 8004d92:	07b2      	lsls	r2, r6, #30
 8004d94:	d11e      	bne.n	8004dd4 <mktime+0x320>
 8004d96:	2164      	movs	r1, #100	; 0x64
 8004d98:	fb96 f2f1 	sdiv	r2, r6, r1
 8004d9c:	fb01 6212 	mls	r2, r1, r2, r6
 8004da0:	b9da      	cbnz	r2, 8004dda <mktime+0x326>
 8004da2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004da6:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 8004daa:	fb96 f1f2 	sdiv	r1, r6, r2
 8004dae:	fb02 6611 	mls	r6, r2, r1, r6
 8004db2:	2e00      	cmp	r6, #0
 8004db4:	f240 126d 	movw	r2, #365	; 0x16d
 8004db8:	bf08      	it	eq
 8004dba:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	bfa8      	it	ge
 8004dc2:	1a9b      	subge	r3, r3, r2
 8004dc4:	e7bb      	b.n	8004d3e <mktime+0x28a>
 8004dc6:	bf00      	nop
 8004dc8:	08007294 	.word	0x08007294
 8004dcc:	00015180 	.word	0x00015180
 8004dd0:	20000274 	.word	0x20000274
 8004dd4:	f240 126d 	movw	r2, #365	; 0x16d
 8004dd8:	e7f1      	b.n	8004dbe <mktime+0x30a>
 8004dda:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8004dde:	e7ee      	b.n	8004dbe <mktime+0x30a>
 8004de0:	f04f 34ff 	mov.w	r4, #4294967295
 8004de4:	46a0      	mov	r8, r4
 8004de6:	e7c4      	b.n	8004d72 <mktime+0x2be>

08004de8 <_free_r>:
 8004de8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004dea:	2900      	cmp	r1, #0
 8004dec:	d044      	beq.n	8004e78 <_free_r+0x90>
 8004dee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004df2:	9001      	str	r0, [sp, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f1a1 0404 	sub.w	r4, r1, #4
 8004dfa:	bfb8      	it	lt
 8004dfc:	18e4      	addlt	r4, r4, r3
 8004dfe:	f000 ffc3 	bl	8005d88 <__malloc_lock>
 8004e02:	4a1e      	ldr	r2, [pc, #120]	; (8004e7c <_free_r+0x94>)
 8004e04:	9801      	ldr	r0, [sp, #4]
 8004e06:	6813      	ldr	r3, [r2, #0]
 8004e08:	b933      	cbnz	r3, 8004e18 <_free_r+0x30>
 8004e0a:	6063      	str	r3, [r4, #4]
 8004e0c:	6014      	str	r4, [r2, #0]
 8004e0e:	b003      	add	sp, #12
 8004e10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e14:	f000 bfbe 	b.w	8005d94 <__malloc_unlock>
 8004e18:	42a3      	cmp	r3, r4
 8004e1a:	d908      	bls.n	8004e2e <_free_r+0x46>
 8004e1c:	6825      	ldr	r5, [r4, #0]
 8004e1e:	1961      	adds	r1, r4, r5
 8004e20:	428b      	cmp	r3, r1
 8004e22:	bf01      	itttt	eq
 8004e24:	6819      	ldreq	r1, [r3, #0]
 8004e26:	685b      	ldreq	r3, [r3, #4]
 8004e28:	1949      	addeq	r1, r1, r5
 8004e2a:	6021      	streq	r1, [r4, #0]
 8004e2c:	e7ed      	b.n	8004e0a <_free_r+0x22>
 8004e2e:	461a      	mov	r2, r3
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	b10b      	cbz	r3, 8004e38 <_free_r+0x50>
 8004e34:	42a3      	cmp	r3, r4
 8004e36:	d9fa      	bls.n	8004e2e <_free_r+0x46>
 8004e38:	6811      	ldr	r1, [r2, #0]
 8004e3a:	1855      	adds	r5, r2, r1
 8004e3c:	42a5      	cmp	r5, r4
 8004e3e:	d10b      	bne.n	8004e58 <_free_r+0x70>
 8004e40:	6824      	ldr	r4, [r4, #0]
 8004e42:	4421      	add	r1, r4
 8004e44:	1854      	adds	r4, r2, r1
 8004e46:	42a3      	cmp	r3, r4
 8004e48:	6011      	str	r1, [r2, #0]
 8004e4a:	d1e0      	bne.n	8004e0e <_free_r+0x26>
 8004e4c:	681c      	ldr	r4, [r3, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	6053      	str	r3, [r2, #4]
 8004e52:	4421      	add	r1, r4
 8004e54:	6011      	str	r1, [r2, #0]
 8004e56:	e7da      	b.n	8004e0e <_free_r+0x26>
 8004e58:	d902      	bls.n	8004e60 <_free_r+0x78>
 8004e5a:	230c      	movs	r3, #12
 8004e5c:	6003      	str	r3, [r0, #0]
 8004e5e:	e7d6      	b.n	8004e0e <_free_r+0x26>
 8004e60:	6825      	ldr	r5, [r4, #0]
 8004e62:	1961      	adds	r1, r4, r5
 8004e64:	428b      	cmp	r3, r1
 8004e66:	bf04      	itt	eq
 8004e68:	6819      	ldreq	r1, [r3, #0]
 8004e6a:	685b      	ldreq	r3, [r3, #4]
 8004e6c:	6063      	str	r3, [r4, #4]
 8004e6e:	bf04      	itt	eq
 8004e70:	1949      	addeq	r1, r1, r5
 8004e72:	6021      	streq	r1, [r4, #0]
 8004e74:	6054      	str	r4, [r2, #4]
 8004e76:	e7ca      	b.n	8004e0e <_free_r+0x26>
 8004e78:	b003      	add	sp, #12
 8004e7a:	bd30      	pop	{r4, r5, pc}
 8004e7c:	20000250 	.word	0x20000250

08004e80 <sbrk_aligned>:
 8004e80:	b570      	push	{r4, r5, r6, lr}
 8004e82:	4e0e      	ldr	r6, [pc, #56]	; (8004ebc <sbrk_aligned+0x3c>)
 8004e84:	460c      	mov	r4, r1
 8004e86:	6831      	ldr	r1, [r6, #0]
 8004e88:	4605      	mov	r5, r0
 8004e8a:	b911      	cbnz	r1, 8004e92 <sbrk_aligned+0x12>
 8004e8c:	f000 f902 	bl	8005094 <_sbrk_r>
 8004e90:	6030      	str	r0, [r6, #0]
 8004e92:	4621      	mov	r1, r4
 8004e94:	4628      	mov	r0, r5
 8004e96:	f000 f8fd 	bl	8005094 <_sbrk_r>
 8004e9a:	1c43      	adds	r3, r0, #1
 8004e9c:	d00a      	beq.n	8004eb4 <sbrk_aligned+0x34>
 8004e9e:	1cc4      	adds	r4, r0, #3
 8004ea0:	f024 0403 	bic.w	r4, r4, #3
 8004ea4:	42a0      	cmp	r0, r4
 8004ea6:	d007      	beq.n	8004eb8 <sbrk_aligned+0x38>
 8004ea8:	1a21      	subs	r1, r4, r0
 8004eaa:	4628      	mov	r0, r5
 8004eac:	f000 f8f2 	bl	8005094 <_sbrk_r>
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	d101      	bne.n	8004eb8 <sbrk_aligned+0x38>
 8004eb4:	f04f 34ff 	mov.w	r4, #4294967295
 8004eb8:	4620      	mov	r0, r4
 8004eba:	bd70      	pop	{r4, r5, r6, pc}
 8004ebc:	20000254 	.word	0x20000254

08004ec0 <_malloc_r>:
 8004ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ec4:	1ccd      	adds	r5, r1, #3
 8004ec6:	f025 0503 	bic.w	r5, r5, #3
 8004eca:	3508      	adds	r5, #8
 8004ecc:	2d0c      	cmp	r5, #12
 8004ece:	bf38      	it	cc
 8004ed0:	250c      	movcc	r5, #12
 8004ed2:	2d00      	cmp	r5, #0
 8004ed4:	4607      	mov	r7, r0
 8004ed6:	db01      	blt.n	8004edc <_malloc_r+0x1c>
 8004ed8:	42a9      	cmp	r1, r5
 8004eda:	d905      	bls.n	8004ee8 <_malloc_r+0x28>
 8004edc:	230c      	movs	r3, #12
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	2600      	movs	r6, #0
 8004ee2:	4630      	mov	r0, r6
 8004ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ee8:	4e2e      	ldr	r6, [pc, #184]	; (8004fa4 <_malloc_r+0xe4>)
 8004eea:	f000 ff4d 	bl	8005d88 <__malloc_lock>
 8004eee:	6833      	ldr	r3, [r6, #0]
 8004ef0:	461c      	mov	r4, r3
 8004ef2:	bb34      	cbnz	r4, 8004f42 <_malloc_r+0x82>
 8004ef4:	4629      	mov	r1, r5
 8004ef6:	4638      	mov	r0, r7
 8004ef8:	f7ff ffc2 	bl	8004e80 <sbrk_aligned>
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	4604      	mov	r4, r0
 8004f00:	d14d      	bne.n	8004f9e <_malloc_r+0xde>
 8004f02:	6834      	ldr	r4, [r6, #0]
 8004f04:	4626      	mov	r6, r4
 8004f06:	2e00      	cmp	r6, #0
 8004f08:	d140      	bne.n	8004f8c <_malloc_r+0xcc>
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	4631      	mov	r1, r6
 8004f0e:	4638      	mov	r0, r7
 8004f10:	eb04 0803 	add.w	r8, r4, r3
 8004f14:	f000 f8be 	bl	8005094 <_sbrk_r>
 8004f18:	4580      	cmp	r8, r0
 8004f1a:	d13a      	bne.n	8004f92 <_malloc_r+0xd2>
 8004f1c:	6821      	ldr	r1, [r4, #0]
 8004f1e:	3503      	adds	r5, #3
 8004f20:	1a6d      	subs	r5, r5, r1
 8004f22:	f025 0503 	bic.w	r5, r5, #3
 8004f26:	3508      	adds	r5, #8
 8004f28:	2d0c      	cmp	r5, #12
 8004f2a:	bf38      	it	cc
 8004f2c:	250c      	movcc	r5, #12
 8004f2e:	4629      	mov	r1, r5
 8004f30:	4638      	mov	r0, r7
 8004f32:	f7ff ffa5 	bl	8004e80 <sbrk_aligned>
 8004f36:	3001      	adds	r0, #1
 8004f38:	d02b      	beq.n	8004f92 <_malloc_r+0xd2>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	442b      	add	r3, r5
 8004f3e:	6023      	str	r3, [r4, #0]
 8004f40:	e00e      	b.n	8004f60 <_malloc_r+0xa0>
 8004f42:	6822      	ldr	r2, [r4, #0]
 8004f44:	1b52      	subs	r2, r2, r5
 8004f46:	d41e      	bmi.n	8004f86 <_malloc_r+0xc6>
 8004f48:	2a0b      	cmp	r2, #11
 8004f4a:	d916      	bls.n	8004f7a <_malloc_r+0xba>
 8004f4c:	1961      	adds	r1, r4, r5
 8004f4e:	42a3      	cmp	r3, r4
 8004f50:	6025      	str	r5, [r4, #0]
 8004f52:	bf18      	it	ne
 8004f54:	6059      	strne	r1, [r3, #4]
 8004f56:	6863      	ldr	r3, [r4, #4]
 8004f58:	bf08      	it	eq
 8004f5a:	6031      	streq	r1, [r6, #0]
 8004f5c:	5162      	str	r2, [r4, r5]
 8004f5e:	604b      	str	r3, [r1, #4]
 8004f60:	4638      	mov	r0, r7
 8004f62:	f104 060b 	add.w	r6, r4, #11
 8004f66:	f000 ff15 	bl	8005d94 <__malloc_unlock>
 8004f6a:	f026 0607 	bic.w	r6, r6, #7
 8004f6e:	1d23      	adds	r3, r4, #4
 8004f70:	1af2      	subs	r2, r6, r3
 8004f72:	d0b6      	beq.n	8004ee2 <_malloc_r+0x22>
 8004f74:	1b9b      	subs	r3, r3, r6
 8004f76:	50a3      	str	r3, [r4, r2]
 8004f78:	e7b3      	b.n	8004ee2 <_malloc_r+0x22>
 8004f7a:	6862      	ldr	r2, [r4, #4]
 8004f7c:	42a3      	cmp	r3, r4
 8004f7e:	bf0c      	ite	eq
 8004f80:	6032      	streq	r2, [r6, #0]
 8004f82:	605a      	strne	r2, [r3, #4]
 8004f84:	e7ec      	b.n	8004f60 <_malloc_r+0xa0>
 8004f86:	4623      	mov	r3, r4
 8004f88:	6864      	ldr	r4, [r4, #4]
 8004f8a:	e7b2      	b.n	8004ef2 <_malloc_r+0x32>
 8004f8c:	4634      	mov	r4, r6
 8004f8e:	6876      	ldr	r6, [r6, #4]
 8004f90:	e7b9      	b.n	8004f06 <_malloc_r+0x46>
 8004f92:	230c      	movs	r3, #12
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4638      	mov	r0, r7
 8004f98:	f000 fefc 	bl	8005d94 <__malloc_unlock>
 8004f9c:	e7a1      	b.n	8004ee2 <_malloc_r+0x22>
 8004f9e:	6025      	str	r5, [r4, #0]
 8004fa0:	e7de      	b.n	8004f60 <_malloc_r+0xa0>
 8004fa2:	bf00      	nop
 8004fa4:	20000250 	.word	0x20000250

08004fa8 <_puts_r>:
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	460e      	mov	r6, r1
 8004fac:	4605      	mov	r5, r0
 8004fae:	b118      	cbz	r0, 8004fb8 <_puts_r+0x10>
 8004fb0:	6983      	ldr	r3, [r0, #24]
 8004fb2:	b90b      	cbnz	r3, 8004fb8 <_puts_r+0x10>
 8004fb4:	f000 fcda 	bl	800596c <__sinit>
 8004fb8:	69ab      	ldr	r3, [r5, #24]
 8004fba:	68ac      	ldr	r4, [r5, #8]
 8004fbc:	b913      	cbnz	r3, 8004fc4 <_puts_r+0x1c>
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 fcd4 	bl	800596c <__sinit>
 8004fc4:	4b2c      	ldr	r3, [pc, #176]	; (8005078 <_puts_r+0xd0>)
 8004fc6:	429c      	cmp	r4, r3
 8004fc8:	d120      	bne.n	800500c <_puts_r+0x64>
 8004fca:	686c      	ldr	r4, [r5, #4]
 8004fcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fce:	07db      	lsls	r3, r3, #31
 8004fd0:	d405      	bmi.n	8004fde <_puts_r+0x36>
 8004fd2:	89a3      	ldrh	r3, [r4, #12]
 8004fd4:	0598      	lsls	r0, r3, #22
 8004fd6:	d402      	bmi.n	8004fde <_puts_r+0x36>
 8004fd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fda:	f000 fe6d 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	0719      	lsls	r1, r3, #28
 8004fe2:	d51d      	bpl.n	8005020 <_puts_r+0x78>
 8004fe4:	6923      	ldr	r3, [r4, #16]
 8004fe6:	b1db      	cbz	r3, 8005020 <_puts_r+0x78>
 8004fe8:	3e01      	subs	r6, #1
 8004fea:	68a3      	ldr	r3, [r4, #8]
 8004fec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004ff0:	3b01      	subs	r3, #1
 8004ff2:	60a3      	str	r3, [r4, #8]
 8004ff4:	bb39      	cbnz	r1, 8005046 <_puts_r+0x9e>
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	da38      	bge.n	800506c <_puts_r+0xc4>
 8004ffa:	4622      	mov	r2, r4
 8004ffc:	210a      	movs	r1, #10
 8004ffe:	4628      	mov	r0, r5
 8005000:	f000 faa8 	bl	8005554 <__swbuf_r>
 8005004:	3001      	adds	r0, #1
 8005006:	d011      	beq.n	800502c <_puts_r+0x84>
 8005008:	250a      	movs	r5, #10
 800500a:	e011      	b.n	8005030 <_puts_r+0x88>
 800500c:	4b1b      	ldr	r3, [pc, #108]	; (800507c <_puts_r+0xd4>)
 800500e:	429c      	cmp	r4, r3
 8005010:	d101      	bne.n	8005016 <_puts_r+0x6e>
 8005012:	68ac      	ldr	r4, [r5, #8]
 8005014:	e7da      	b.n	8004fcc <_puts_r+0x24>
 8005016:	4b1a      	ldr	r3, [pc, #104]	; (8005080 <_puts_r+0xd8>)
 8005018:	429c      	cmp	r4, r3
 800501a:	bf08      	it	eq
 800501c:	68ec      	ldreq	r4, [r5, #12]
 800501e:	e7d5      	b.n	8004fcc <_puts_r+0x24>
 8005020:	4621      	mov	r1, r4
 8005022:	4628      	mov	r0, r5
 8005024:	f000 fae8 	bl	80055f8 <__swsetup_r>
 8005028:	2800      	cmp	r0, #0
 800502a:	d0dd      	beq.n	8004fe8 <_puts_r+0x40>
 800502c:	f04f 35ff 	mov.w	r5, #4294967295
 8005030:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005032:	07da      	lsls	r2, r3, #31
 8005034:	d405      	bmi.n	8005042 <_puts_r+0x9a>
 8005036:	89a3      	ldrh	r3, [r4, #12]
 8005038:	059b      	lsls	r3, r3, #22
 800503a:	d402      	bmi.n	8005042 <_puts_r+0x9a>
 800503c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800503e:	f000 fe3d 	bl	8005cbc <__retarget_lock_release_recursive>
 8005042:	4628      	mov	r0, r5
 8005044:	bd70      	pop	{r4, r5, r6, pc}
 8005046:	2b00      	cmp	r3, #0
 8005048:	da04      	bge.n	8005054 <_puts_r+0xac>
 800504a:	69a2      	ldr	r2, [r4, #24]
 800504c:	429a      	cmp	r2, r3
 800504e:	dc06      	bgt.n	800505e <_puts_r+0xb6>
 8005050:	290a      	cmp	r1, #10
 8005052:	d004      	beq.n	800505e <_puts_r+0xb6>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	6022      	str	r2, [r4, #0]
 800505a:	7019      	strb	r1, [r3, #0]
 800505c:	e7c5      	b.n	8004fea <_puts_r+0x42>
 800505e:	4622      	mov	r2, r4
 8005060:	4628      	mov	r0, r5
 8005062:	f000 fa77 	bl	8005554 <__swbuf_r>
 8005066:	3001      	adds	r0, #1
 8005068:	d1bf      	bne.n	8004fea <_puts_r+0x42>
 800506a:	e7df      	b.n	800502c <_puts_r+0x84>
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	250a      	movs	r5, #10
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	6022      	str	r2, [r4, #0]
 8005074:	701d      	strb	r5, [r3, #0]
 8005076:	e7db      	b.n	8005030 <_puts_r+0x88>
 8005078:	080073bc 	.word	0x080073bc
 800507c:	080073dc 	.word	0x080073dc
 8005080:	0800739c 	.word	0x0800739c

08005084 <puts>:
 8005084:	4b02      	ldr	r3, [pc, #8]	; (8005090 <puts+0xc>)
 8005086:	4601      	mov	r1, r0
 8005088:	6818      	ldr	r0, [r3, #0]
 800508a:	f7ff bf8d 	b.w	8004fa8 <_puts_r>
 800508e:	bf00      	nop
 8005090:	2000003c 	.word	0x2000003c

08005094 <_sbrk_r>:
 8005094:	b538      	push	{r3, r4, r5, lr}
 8005096:	4d06      	ldr	r5, [pc, #24]	; (80050b0 <_sbrk_r+0x1c>)
 8005098:	2300      	movs	r3, #0
 800509a:	4604      	mov	r4, r0
 800509c:	4608      	mov	r0, r1
 800509e:	602b      	str	r3, [r5, #0]
 80050a0:	f7fb fed8 	bl	8000e54 <_sbrk>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d102      	bne.n	80050ae <_sbrk_r+0x1a>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	b103      	cbz	r3, 80050ae <_sbrk_r+0x1a>
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	bd38      	pop	{r3, r4, r5, pc}
 80050b0:	20000284 	.word	0x20000284

080050b4 <strncmp>:
 80050b4:	b510      	push	{r4, lr}
 80050b6:	b17a      	cbz	r2, 80050d8 <strncmp+0x24>
 80050b8:	4603      	mov	r3, r0
 80050ba:	3901      	subs	r1, #1
 80050bc:	1884      	adds	r4, r0, r2
 80050be:	f813 0b01 	ldrb.w	r0, [r3], #1
 80050c2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80050c6:	4290      	cmp	r0, r2
 80050c8:	d101      	bne.n	80050ce <strncmp+0x1a>
 80050ca:	42a3      	cmp	r3, r4
 80050cc:	d101      	bne.n	80050d2 <strncmp+0x1e>
 80050ce:	1a80      	subs	r0, r0, r2
 80050d0:	bd10      	pop	{r4, pc}
 80050d2:	2800      	cmp	r0, #0
 80050d4:	d1f3      	bne.n	80050be <strncmp+0xa>
 80050d6:	e7fa      	b.n	80050ce <strncmp+0x1a>
 80050d8:	4610      	mov	r0, r2
 80050da:	e7f9      	b.n	80050d0 <strncmp+0x1c>

080050dc <__tzcalc_limits>:
 80050dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e0:	4605      	mov	r5, r0
 80050e2:	f000 fd37 	bl	8005b54 <__gettzinfo>
 80050e6:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80050ea:	429d      	cmp	r5, r3
 80050ec:	f340 8099 	ble.w	8005222 <__tzcalc_limits+0x146>
 80050f0:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 80050f4:	18ac      	adds	r4, r5, r2
 80050f6:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 80050fa:	f240 126d 	movw	r2, #365	; 0x16d
 80050fe:	10a4      	asrs	r4, r4, #2
 8005100:	fb02 4403 	mla	r4, r2, r3, r4
 8005104:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8005108:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800510c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005110:	441c      	add	r4, r3
 8005112:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8005116:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800511a:	fb95 fcf3 	sdiv	ip, r5, r3
 800511e:	fb03 5c1c 	mls	ip, r3, ip, r5
 8005122:	186a      	adds	r2, r5, r1
 8005124:	fabc f68c 	clz	r6, ip
 8005128:	fbb2 f2f3 	udiv	r2, r2, r3
 800512c:	f005 0303 	and.w	r3, r5, #3
 8005130:	4414      	add	r4, r2
 8005132:	2264      	movs	r2, #100	; 0x64
 8005134:	6045      	str	r5, [r0, #4]
 8005136:	fb95 f7f2 	sdiv	r7, r5, r2
 800513a:	0976      	lsrs	r6, r6, #5
 800513c:	fb02 5717 	mls	r7, r2, r7, r5
 8005140:	4601      	mov	r1, r0
 8005142:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8005146:	9300      	str	r3, [sp, #0]
 8005148:	f04f 0a07 	mov.w	sl, #7
 800514c:	7a0d      	ldrb	r5, [r1, #8]
 800514e:	694b      	ldr	r3, [r1, #20]
 8005150:	2d4a      	cmp	r5, #74	; 0x4a
 8005152:	d12d      	bne.n	80051b0 <__tzcalc_limits+0xd4>
 8005154:	9a00      	ldr	r2, [sp, #0]
 8005156:	eb04 0e03 	add.w	lr, r4, r3
 800515a:	b902      	cbnz	r2, 800515e <__tzcalc_limits+0x82>
 800515c:	b917      	cbnz	r7, 8005164 <__tzcalc_limits+0x88>
 800515e:	f1bc 0f00 	cmp.w	ip, #0
 8005162:	d123      	bne.n	80051ac <__tzcalc_limits+0xd0>
 8005164:	2b3b      	cmp	r3, #59	; 0x3b
 8005166:	bfd4      	ite	le
 8005168:	2300      	movle	r3, #0
 800516a:	2301      	movgt	r3, #1
 800516c:	4473      	add	r3, lr
 800516e:	3b01      	subs	r3, #1
 8005170:	698d      	ldr	r5, [r1, #24]
 8005172:	4a2d      	ldr	r2, [pc, #180]	; (8005228 <__tzcalc_limits+0x14c>)
 8005174:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 8005178:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800517c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800517e:	18ed      	adds	r5, r5, r3
 8005180:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 8005184:	e9c1 5308 	strd	r5, r3, [r1, #32]
 8005188:	3128      	adds	r1, #40	; 0x28
 800518a:	458b      	cmp	fp, r1
 800518c:	d1de      	bne.n	800514c <__tzcalc_limits+0x70>
 800518e:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 8005192:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 8005196:	428c      	cmp	r4, r1
 8005198:	eb72 0303 	sbcs.w	r3, r2, r3
 800519c:	bfb4      	ite	lt
 800519e:	2301      	movlt	r3, #1
 80051a0:	2300      	movge	r3, #0
 80051a2:	6003      	str	r3, [r0, #0]
 80051a4:	2001      	movs	r0, #1
 80051a6:	b003      	add	sp, #12
 80051a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ac:	2300      	movs	r3, #0
 80051ae:	e7dd      	b.n	800516c <__tzcalc_limits+0x90>
 80051b0:	2d44      	cmp	r5, #68	; 0x44
 80051b2:	d101      	bne.n	80051b8 <__tzcalc_limits+0xdc>
 80051b4:	4423      	add	r3, r4
 80051b6:	e7db      	b.n	8005170 <__tzcalc_limits+0x94>
 80051b8:	9a00      	ldr	r2, [sp, #0]
 80051ba:	bb62      	cbnz	r2, 8005216 <__tzcalc_limits+0x13a>
 80051bc:	2f00      	cmp	r7, #0
 80051be:	bf0c      	ite	eq
 80051c0:	4635      	moveq	r5, r6
 80051c2:	2501      	movne	r5, #1
 80051c4:	68ca      	ldr	r2, [r1, #12]
 80051c6:	9201      	str	r2, [sp, #4]
 80051c8:	4a18      	ldr	r2, [pc, #96]	; (800522c <__tzcalc_limits+0x150>)
 80051ca:	f04f 0930 	mov.w	r9, #48	; 0x30
 80051ce:	fb09 2505 	mla	r5, r9, r5, r2
 80051d2:	46a6      	mov	lr, r4
 80051d4:	f04f 0800 	mov.w	r8, #0
 80051d8:	3d04      	subs	r5, #4
 80051da:	9a01      	ldr	r2, [sp, #4]
 80051dc:	f108 0801 	add.w	r8, r8, #1
 80051e0:	4542      	cmp	r2, r8
 80051e2:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 80051e6:	dc18      	bgt.n	800521a <__tzcalc_limits+0x13e>
 80051e8:	f10e 0504 	add.w	r5, lr, #4
 80051ec:	fb95 f8fa 	sdiv	r8, r5, sl
 80051f0:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 80051f4:	eba5 0808 	sub.w	r8, r5, r8
 80051f8:	ebb3 0808 	subs.w	r8, r3, r8
 80051fc:	690b      	ldr	r3, [r1, #16]
 80051fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8005202:	bf48      	it	mi
 8005204:	f108 0807 	addmi.w	r8, r8, #7
 8005208:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800520c:	4443      	add	r3, r8
 800520e:	454b      	cmp	r3, r9
 8005210:	da05      	bge.n	800521e <__tzcalc_limits+0x142>
 8005212:	4473      	add	r3, lr
 8005214:	e7ac      	b.n	8005170 <__tzcalc_limits+0x94>
 8005216:	4635      	mov	r5, r6
 8005218:	e7d4      	b.n	80051c4 <__tzcalc_limits+0xe8>
 800521a:	44ce      	add	lr, r9
 800521c:	e7dd      	b.n	80051da <__tzcalc_limits+0xfe>
 800521e:	3b07      	subs	r3, #7
 8005220:	e7f5      	b.n	800520e <__tzcalc_limits+0x132>
 8005222:	2000      	movs	r0, #0
 8005224:	e7bf      	b.n	80051a6 <__tzcalc_limits+0xca>
 8005226:	bf00      	nop
 8005228:	00015180 	.word	0x00015180
 800522c:	080072c4 	.word	0x080072c4

08005230 <__tz_lock>:
 8005230:	4801      	ldr	r0, [pc, #4]	; (8005238 <__tz_lock+0x8>)
 8005232:	f000 bd40 	b.w	8005cb6 <__retarget_lock_acquire>
 8005236:	bf00      	nop
 8005238:	20000280 	.word	0x20000280

0800523c <__tz_unlock>:
 800523c:	4801      	ldr	r0, [pc, #4]	; (8005244 <__tz_unlock+0x8>)
 800523e:	f000 bd3c 	b.w	8005cba <__retarget_lock_release>
 8005242:	bf00      	nop
 8005244:	20000280 	.word	0x20000280

08005248 <_tzset_unlocked>:
 8005248:	4b01      	ldr	r3, [pc, #4]	; (8005250 <_tzset_unlocked+0x8>)
 800524a:	6818      	ldr	r0, [r3, #0]
 800524c:	f000 b802 	b.w	8005254 <_tzset_unlocked_r>
 8005250:	2000003c 	.word	0x2000003c

08005254 <_tzset_unlocked_r>:
 8005254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005258:	b08d      	sub	sp, #52	; 0x34
 800525a:	4607      	mov	r7, r0
 800525c:	f000 fc7a 	bl	8005b54 <__gettzinfo>
 8005260:	49b0      	ldr	r1, [pc, #704]	; (8005524 <_tzset_unlocked_r+0x2d0>)
 8005262:	4eb1      	ldr	r6, [pc, #708]	; (8005528 <_tzset_unlocked_r+0x2d4>)
 8005264:	4605      	mov	r5, r0
 8005266:	4638      	mov	r0, r7
 8005268:	f000 fc6c 	bl	8005b44 <_getenv_r>
 800526c:	4604      	mov	r4, r0
 800526e:	b970      	cbnz	r0, 800528e <_tzset_unlocked_r+0x3a>
 8005270:	4bae      	ldr	r3, [pc, #696]	; (800552c <_tzset_unlocked_r+0x2d8>)
 8005272:	4aaf      	ldr	r2, [pc, #700]	; (8005530 <_tzset_unlocked_r+0x2dc>)
 8005274:	6018      	str	r0, [r3, #0]
 8005276:	4baf      	ldr	r3, [pc, #700]	; (8005534 <_tzset_unlocked_r+0x2e0>)
 8005278:	6018      	str	r0, [r3, #0]
 800527a:	4baf      	ldr	r3, [pc, #700]	; (8005538 <_tzset_unlocked_r+0x2e4>)
 800527c:	6830      	ldr	r0, [r6, #0]
 800527e:	e9c3 2200 	strd	r2, r2, [r3]
 8005282:	f7ff fb21 	bl	80048c8 <free>
 8005286:	6034      	str	r4, [r6, #0]
 8005288:	b00d      	add	sp, #52	; 0x34
 800528a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800528e:	6831      	ldr	r1, [r6, #0]
 8005290:	2900      	cmp	r1, #0
 8005292:	d162      	bne.n	800535a <_tzset_unlocked_r+0x106>
 8005294:	6830      	ldr	r0, [r6, #0]
 8005296:	f7ff fb17 	bl	80048c8 <free>
 800529a:	4620      	mov	r0, r4
 800529c:	f7fa ff98 	bl	80001d0 <strlen>
 80052a0:	1c41      	adds	r1, r0, #1
 80052a2:	4638      	mov	r0, r7
 80052a4:	f7ff fe0c 	bl	8004ec0 <_malloc_r>
 80052a8:	6030      	str	r0, [r6, #0]
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d15a      	bne.n	8005364 <_tzset_unlocked_r+0x110>
 80052ae:	7823      	ldrb	r3, [r4, #0]
 80052b0:	4aa2      	ldr	r2, [pc, #648]	; (800553c <_tzset_unlocked_r+0x2e8>)
 80052b2:	49a3      	ldr	r1, [pc, #652]	; (8005540 <_tzset_unlocked_r+0x2ec>)
 80052b4:	2b3a      	cmp	r3, #58	; 0x3a
 80052b6:	bf08      	it	eq
 80052b8:	3401      	addeq	r4, #1
 80052ba:	ae0a      	add	r6, sp, #40	; 0x28
 80052bc:	4633      	mov	r3, r6
 80052be:	4620      	mov	r0, r4
 80052c0:	f001 f85c 	bl	800637c <siscanf>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	dddf      	ble.n	8005288 <_tzset_unlocked_r+0x34>
 80052c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052ca:	18e7      	adds	r7, r4, r3
 80052cc:	5ce3      	ldrb	r3, [r4, r3]
 80052ce:	2b2d      	cmp	r3, #45	; 0x2d
 80052d0:	d14c      	bne.n	800536c <_tzset_unlocked_r+0x118>
 80052d2:	3701      	adds	r7, #1
 80052d4:	f04f 38ff 	mov.w	r8, #4294967295
 80052d8:	f10d 0a20 	add.w	sl, sp, #32
 80052dc:	f10d 0b1e 	add.w	fp, sp, #30
 80052e0:	2400      	movs	r4, #0
 80052e2:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80052e6:	4997      	ldr	r1, [pc, #604]	; (8005544 <_tzset_unlocked_r+0x2f0>)
 80052e8:	9603      	str	r6, [sp, #12]
 80052ea:	f8cd b000 	str.w	fp, [sp]
 80052ee:	4633      	mov	r3, r6
 80052f0:	aa07      	add	r2, sp, #28
 80052f2:	4638      	mov	r0, r7
 80052f4:	f8ad 401e 	strh.w	r4, [sp, #30]
 80052f8:	f8ad 4020 	strh.w	r4, [sp, #32]
 80052fc:	f001 f83e 	bl	800637c <siscanf>
 8005300:	42a0      	cmp	r0, r4
 8005302:	ddc1      	ble.n	8005288 <_tzset_unlocked_r+0x34>
 8005304:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8005308:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800530c:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8005550 <_tzset_unlocked_r+0x2fc>
 8005310:	213c      	movs	r1, #60	; 0x3c
 8005312:	fb01 3302 	mla	r3, r1, r2, r3
 8005316:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800531a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800531e:	fb01 3302 	mla	r3, r1, r2, r3
 8005322:	fb08 f303 	mul.w	r3, r8, r3
 8005326:	f8df 8210 	ldr.w	r8, [pc, #528]	; 8005538 <_tzset_unlocked_r+0x2e4>
 800532a:	62ab      	str	r3, [r5, #40]	; 0x28
 800532c:	4b83      	ldr	r3, [pc, #524]	; (800553c <_tzset_unlocked_r+0x2e8>)
 800532e:	f8c8 3000 	str.w	r3, [r8]
 8005332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005334:	4982      	ldr	r1, [pc, #520]	; (8005540 <_tzset_unlocked_r+0x2ec>)
 8005336:	441f      	add	r7, r3
 8005338:	464a      	mov	r2, r9
 800533a:	4633      	mov	r3, r6
 800533c:	4638      	mov	r0, r7
 800533e:	f001 f81d 	bl	800637c <siscanf>
 8005342:	42a0      	cmp	r0, r4
 8005344:	dc18      	bgt.n	8005378 <_tzset_unlocked_r+0x124>
 8005346:	f8d8 3000 	ldr.w	r3, [r8]
 800534a:	f8c8 3004 	str.w	r3, [r8, #4]
 800534e:	4b77      	ldr	r3, [pc, #476]	; (800552c <_tzset_unlocked_r+0x2d8>)
 8005350:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	4b77      	ldr	r3, [pc, #476]	; (8005534 <_tzset_unlocked_r+0x2e0>)
 8005356:	601c      	str	r4, [r3, #0]
 8005358:	e796      	b.n	8005288 <_tzset_unlocked_r+0x34>
 800535a:	f7fa ff41 	bl	80001e0 <strcmp>
 800535e:	2800      	cmp	r0, #0
 8005360:	d198      	bne.n	8005294 <_tzset_unlocked_r+0x40>
 8005362:	e791      	b.n	8005288 <_tzset_unlocked_r+0x34>
 8005364:	4621      	mov	r1, r4
 8005366:	f001 f87a 	bl	800645e <strcpy>
 800536a:	e7a0      	b.n	80052ae <_tzset_unlocked_r+0x5a>
 800536c:	2b2b      	cmp	r3, #43	; 0x2b
 800536e:	bf08      	it	eq
 8005370:	3701      	addeq	r7, #1
 8005372:	f04f 0801 	mov.w	r8, #1
 8005376:	e7af      	b.n	80052d8 <_tzset_unlocked_r+0x84>
 8005378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800537a:	f8c8 9004 	str.w	r9, [r8, #4]
 800537e:	18fc      	adds	r4, r7, r3
 8005380:	5cfb      	ldrb	r3, [r7, r3]
 8005382:	2b2d      	cmp	r3, #45	; 0x2d
 8005384:	f040 808b 	bne.w	800549e <_tzset_unlocked_r+0x24a>
 8005388:	3401      	adds	r4, #1
 800538a:	f04f 37ff 	mov.w	r7, #4294967295
 800538e:	2300      	movs	r3, #0
 8005390:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005394:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005398:	f8ad 3020 	strh.w	r3, [sp, #32]
 800539c:	930a      	str	r3, [sp, #40]	; 0x28
 800539e:	e9cd a602 	strd	sl, r6, [sp, #8]
 80053a2:	e9cd b600 	strd	fp, r6, [sp]
 80053a6:	4967      	ldr	r1, [pc, #412]	; (8005544 <_tzset_unlocked_r+0x2f0>)
 80053a8:	4633      	mov	r3, r6
 80053aa:	aa07      	add	r2, sp, #28
 80053ac:	4620      	mov	r0, r4
 80053ae:	f000 ffe5 	bl	800637c <siscanf>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	dc78      	bgt.n	80054a8 <_tzset_unlocked_r+0x254>
 80053b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80053b8:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 80053bc:	652b      	str	r3, [r5, #80]	; 0x50
 80053be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80053c0:	462f      	mov	r7, r5
 80053c2:	441c      	add	r4, r3
 80053c4:	f04f 0900 	mov.w	r9, #0
 80053c8:	7823      	ldrb	r3, [r4, #0]
 80053ca:	2b2c      	cmp	r3, #44	; 0x2c
 80053cc:	bf08      	it	eq
 80053ce:	3401      	addeq	r4, #1
 80053d0:	f894 8000 	ldrb.w	r8, [r4]
 80053d4:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 80053d8:	d178      	bne.n	80054cc <_tzset_unlocked_r+0x278>
 80053da:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 80053de:	e9cd 6301 	strd	r6, r3, [sp, #4]
 80053e2:	ab09      	add	r3, sp, #36	; 0x24
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	4958      	ldr	r1, [pc, #352]	; (8005548 <_tzset_unlocked_r+0x2f4>)
 80053e8:	9603      	str	r6, [sp, #12]
 80053ea:	4633      	mov	r3, r6
 80053ec:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80053f0:	4620      	mov	r0, r4
 80053f2:	f000 ffc3 	bl	800637c <siscanf>
 80053f6:	2803      	cmp	r0, #3
 80053f8:	f47f af46 	bne.w	8005288 <_tzset_unlocked_r+0x34>
 80053fc:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8005400:	1e4b      	subs	r3, r1, #1
 8005402:	2b0b      	cmp	r3, #11
 8005404:	f63f af40 	bhi.w	8005288 <_tzset_unlocked_r+0x34>
 8005408:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800540c:	1e53      	subs	r3, r2, #1
 800540e:	2b04      	cmp	r3, #4
 8005410:	f63f af3a 	bhi.w	8005288 <_tzset_unlocked_r+0x34>
 8005414:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8005418:	2b06      	cmp	r3, #6
 800541a:	f63f af35 	bhi.w	8005288 <_tzset_unlocked_r+0x34>
 800541e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8005422:	f887 8008 	strb.w	r8, [r7, #8]
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800542a:	eb04 0803 	add.w	r8, r4, r3
 800542e:	2302      	movs	r3, #2
 8005430:	f8ad 301c 	strh.w	r3, [sp, #28]
 8005434:	2300      	movs	r3, #0
 8005436:	f8ad 301e 	strh.w	r3, [sp, #30]
 800543a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800543e:	930a      	str	r3, [sp, #40]	; 0x28
 8005440:	f898 3000 	ldrb.w	r3, [r8]
 8005444:	2b2f      	cmp	r3, #47	; 0x2f
 8005446:	d109      	bne.n	800545c <_tzset_unlocked_r+0x208>
 8005448:	e9cd a602 	strd	sl, r6, [sp, #8]
 800544c:	e9cd b600 	strd	fp, r6, [sp]
 8005450:	493e      	ldr	r1, [pc, #248]	; (800554c <_tzset_unlocked_r+0x2f8>)
 8005452:	4633      	mov	r3, r6
 8005454:	aa07      	add	r2, sp, #28
 8005456:	4640      	mov	r0, r8
 8005458:	f000 ff90 	bl	800637c <siscanf>
 800545c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8005460:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8005464:	213c      	movs	r1, #60	; 0x3c
 8005466:	fb01 3302 	mla	r3, r1, r2, r3
 800546a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800546e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005472:	fb01 3302 	mla	r3, r1, r2, r3
 8005476:	61bb      	str	r3, [r7, #24]
 8005478:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800547a:	3728      	adds	r7, #40	; 0x28
 800547c:	4444      	add	r4, r8
 800547e:	f1b9 0f00 	cmp.w	r9, #0
 8005482:	d020      	beq.n	80054c6 <_tzset_unlocked_r+0x272>
 8005484:	6868      	ldr	r0, [r5, #4]
 8005486:	f7ff fe29 	bl	80050dc <__tzcalc_limits>
 800548a:	4b28      	ldr	r3, [pc, #160]	; (800552c <_tzset_unlocked_r+0x2d8>)
 800548c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800548e:	601a      	str	r2, [r3, #0]
 8005490:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	4a27      	ldr	r2, [pc, #156]	; (8005534 <_tzset_unlocked_r+0x2e0>)
 8005496:	bf18      	it	ne
 8005498:	2301      	movne	r3, #1
 800549a:	6013      	str	r3, [r2, #0]
 800549c:	e6f4      	b.n	8005288 <_tzset_unlocked_r+0x34>
 800549e:	2b2b      	cmp	r3, #43	; 0x2b
 80054a0:	bf08      	it	eq
 80054a2:	3401      	addeq	r4, #1
 80054a4:	2701      	movs	r7, #1
 80054a6:	e772      	b.n	800538e <_tzset_unlocked_r+0x13a>
 80054a8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80054ac:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80054b0:	213c      	movs	r1, #60	; 0x3c
 80054b2:	fb01 3302 	mla	r3, r1, r2, r3
 80054b6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80054ba:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80054be:	fb01 3302 	mla	r3, r1, r2, r3
 80054c2:	437b      	muls	r3, r7
 80054c4:	e77a      	b.n	80053bc <_tzset_unlocked_r+0x168>
 80054c6:	f04f 0901 	mov.w	r9, #1
 80054ca:	e77d      	b.n	80053c8 <_tzset_unlocked_r+0x174>
 80054cc:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 80054d0:	bf06      	itte	eq
 80054d2:	3401      	addeq	r4, #1
 80054d4:	4643      	moveq	r3, r8
 80054d6:	2344      	movne	r3, #68	; 0x44
 80054d8:	220a      	movs	r2, #10
 80054da:	a90b      	add	r1, sp, #44	; 0x2c
 80054dc:	4620      	mov	r0, r4
 80054de:	9305      	str	r3, [sp, #20]
 80054e0:	f001 f83a 	bl	8006558 <strtoul>
 80054e4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80054e8:	9b05      	ldr	r3, [sp, #20]
 80054ea:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80054ee:	45a0      	cmp	r8, r4
 80054f0:	d114      	bne.n	800551c <_tzset_unlocked_r+0x2c8>
 80054f2:	234d      	movs	r3, #77	; 0x4d
 80054f4:	f1b9 0f00 	cmp.w	r9, #0
 80054f8:	d107      	bne.n	800550a <_tzset_unlocked_r+0x2b6>
 80054fa:	722b      	strb	r3, [r5, #8]
 80054fc:	2103      	movs	r1, #3
 80054fe:	2302      	movs	r3, #2
 8005500:	e9c5 1303 	strd	r1, r3, [r5, #12]
 8005504:	f8c5 9014 	str.w	r9, [r5, #20]
 8005508:	e791      	b.n	800542e <_tzset_unlocked_r+0x1da>
 800550a:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800550e:	220b      	movs	r2, #11
 8005510:	2301      	movs	r3, #1
 8005512:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 8005516:	2300      	movs	r3, #0
 8005518:	63eb      	str	r3, [r5, #60]	; 0x3c
 800551a:	e788      	b.n	800542e <_tzset_unlocked_r+0x1da>
 800551c:	b280      	uxth	r0, r0
 800551e:	723b      	strb	r3, [r7, #8]
 8005520:	6178      	str	r0, [r7, #20]
 8005522:	e784      	b.n	800542e <_tzset_unlocked_r+0x1da>
 8005524:	08007324 	.word	0x08007324
 8005528:	20000270 	.word	0x20000270
 800552c:	20000278 	.word	0x20000278
 8005530:	08007327 	.word	0x08007327
 8005534:	20000274 	.word	0x20000274
 8005538:	200000a0 	.word	0x200000a0
 800553c:	20000263 	.word	0x20000263
 8005540:	0800732b 	.word	0x0800732b
 8005544:	0800734e 	.word	0x0800734e
 8005548:	0800733a 	.word	0x0800733a
 800554c:	0800734d 	.word	0x0800734d
 8005550:	20000258 	.word	0x20000258

08005554 <__swbuf_r>:
 8005554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005556:	460e      	mov	r6, r1
 8005558:	4614      	mov	r4, r2
 800555a:	4605      	mov	r5, r0
 800555c:	b118      	cbz	r0, 8005566 <__swbuf_r+0x12>
 800555e:	6983      	ldr	r3, [r0, #24]
 8005560:	b90b      	cbnz	r3, 8005566 <__swbuf_r+0x12>
 8005562:	f000 fa03 	bl	800596c <__sinit>
 8005566:	4b21      	ldr	r3, [pc, #132]	; (80055ec <__swbuf_r+0x98>)
 8005568:	429c      	cmp	r4, r3
 800556a:	d12b      	bne.n	80055c4 <__swbuf_r+0x70>
 800556c:	686c      	ldr	r4, [r5, #4]
 800556e:	69a3      	ldr	r3, [r4, #24]
 8005570:	60a3      	str	r3, [r4, #8]
 8005572:	89a3      	ldrh	r3, [r4, #12]
 8005574:	071a      	lsls	r2, r3, #28
 8005576:	d52f      	bpl.n	80055d8 <__swbuf_r+0x84>
 8005578:	6923      	ldr	r3, [r4, #16]
 800557a:	b36b      	cbz	r3, 80055d8 <__swbuf_r+0x84>
 800557c:	6923      	ldr	r3, [r4, #16]
 800557e:	6820      	ldr	r0, [r4, #0]
 8005580:	1ac0      	subs	r0, r0, r3
 8005582:	6963      	ldr	r3, [r4, #20]
 8005584:	b2f6      	uxtb	r6, r6
 8005586:	4283      	cmp	r3, r0
 8005588:	4637      	mov	r7, r6
 800558a:	dc04      	bgt.n	8005596 <__swbuf_r+0x42>
 800558c:	4621      	mov	r1, r4
 800558e:	4628      	mov	r0, r5
 8005590:	f000 f958 	bl	8005844 <_fflush_r>
 8005594:	bb30      	cbnz	r0, 80055e4 <__swbuf_r+0x90>
 8005596:	68a3      	ldr	r3, [r4, #8]
 8005598:	3b01      	subs	r3, #1
 800559a:	60a3      	str	r3, [r4, #8]
 800559c:	6823      	ldr	r3, [r4, #0]
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	6022      	str	r2, [r4, #0]
 80055a2:	701e      	strb	r6, [r3, #0]
 80055a4:	6963      	ldr	r3, [r4, #20]
 80055a6:	3001      	adds	r0, #1
 80055a8:	4283      	cmp	r3, r0
 80055aa:	d004      	beq.n	80055b6 <__swbuf_r+0x62>
 80055ac:	89a3      	ldrh	r3, [r4, #12]
 80055ae:	07db      	lsls	r3, r3, #31
 80055b0:	d506      	bpl.n	80055c0 <__swbuf_r+0x6c>
 80055b2:	2e0a      	cmp	r6, #10
 80055b4:	d104      	bne.n	80055c0 <__swbuf_r+0x6c>
 80055b6:	4621      	mov	r1, r4
 80055b8:	4628      	mov	r0, r5
 80055ba:	f000 f943 	bl	8005844 <_fflush_r>
 80055be:	b988      	cbnz	r0, 80055e4 <__swbuf_r+0x90>
 80055c0:	4638      	mov	r0, r7
 80055c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055c4:	4b0a      	ldr	r3, [pc, #40]	; (80055f0 <__swbuf_r+0x9c>)
 80055c6:	429c      	cmp	r4, r3
 80055c8:	d101      	bne.n	80055ce <__swbuf_r+0x7a>
 80055ca:	68ac      	ldr	r4, [r5, #8]
 80055cc:	e7cf      	b.n	800556e <__swbuf_r+0x1a>
 80055ce:	4b09      	ldr	r3, [pc, #36]	; (80055f4 <__swbuf_r+0xa0>)
 80055d0:	429c      	cmp	r4, r3
 80055d2:	bf08      	it	eq
 80055d4:	68ec      	ldreq	r4, [r5, #12]
 80055d6:	e7ca      	b.n	800556e <__swbuf_r+0x1a>
 80055d8:	4621      	mov	r1, r4
 80055da:	4628      	mov	r0, r5
 80055dc:	f000 f80c 	bl	80055f8 <__swsetup_r>
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d0cb      	beq.n	800557c <__swbuf_r+0x28>
 80055e4:	f04f 37ff 	mov.w	r7, #4294967295
 80055e8:	e7ea      	b.n	80055c0 <__swbuf_r+0x6c>
 80055ea:	bf00      	nop
 80055ec:	080073bc 	.word	0x080073bc
 80055f0:	080073dc 	.word	0x080073dc
 80055f4:	0800739c 	.word	0x0800739c

080055f8 <__swsetup_r>:
 80055f8:	4b32      	ldr	r3, [pc, #200]	; (80056c4 <__swsetup_r+0xcc>)
 80055fa:	b570      	push	{r4, r5, r6, lr}
 80055fc:	681d      	ldr	r5, [r3, #0]
 80055fe:	4606      	mov	r6, r0
 8005600:	460c      	mov	r4, r1
 8005602:	b125      	cbz	r5, 800560e <__swsetup_r+0x16>
 8005604:	69ab      	ldr	r3, [r5, #24]
 8005606:	b913      	cbnz	r3, 800560e <__swsetup_r+0x16>
 8005608:	4628      	mov	r0, r5
 800560a:	f000 f9af 	bl	800596c <__sinit>
 800560e:	4b2e      	ldr	r3, [pc, #184]	; (80056c8 <__swsetup_r+0xd0>)
 8005610:	429c      	cmp	r4, r3
 8005612:	d10f      	bne.n	8005634 <__swsetup_r+0x3c>
 8005614:	686c      	ldr	r4, [r5, #4]
 8005616:	89a3      	ldrh	r3, [r4, #12]
 8005618:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800561c:	0719      	lsls	r1, r3, #28
 800561e:	d42c      	bmi.n	800567a <__swsetup_r+0x82>
 8005620:	06dd      	lsls	r5, r3, #27
 8005622:	d411      	bmi.n	8005648 <__swsetup_r+0x50>
 8005624:	2309      	movs	r3, #9
 8005626:	6033      	str	r3, [r6, #0]
 8005628:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800562c:	81a3      	strh	r3, [r4, #12]
 800562e:	f04f 30ff 	mov.w	r0, #4294967295
 8005632:	e03e      	b.n	80056b2 <__swsetup_r+0xba>
 8005634:	4b25      	ldr	r3, [pc, #148]	; (80056cc <__swsetup_r+0xd4>)
 8005636:	429c      	cmp	r4, r3
 8005638:	d101      	bne.n	800563e <__swsetup_r+0x46>
 800563a:	68ac      	ldr	r4, [r5, #8]
 800563c:	e7eb      	b.n	8005616 <__swsetup_r+0x1e>
 800563e:	4b24      	ldr	r3, [pc, #144]	; (80056d0 <__swsetup_r+0xd8>)
 8005640:	429c      	cmp	r4, r3
 8005642:	bf08      	it	eq
 8005644:	68ec      	ldreq	r4, [r5, #12]
 8005646:	e7e6      	b.n	8005616 <__swsetup_r+0x1e>
 8005648:	0758      	lsls	r0, r3, #29
 800564a:	d512      	bpl.n	8005672 <__swsetup_r+0x7a>
 800564c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800564e:	b141      	cbz	r1, 8005662 <__swsetup_r+0x6a>
 8005650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005654:	4299      	cmp	r1, r3
 8005656:	d002      	beq.n	800565e <__swsetup_r+0x66>
 8005658:	4630      	mov	r0, r6
 800565a:	f7ff fbc5 	bl	8004de8 <_free_r>
 800565e:	2300      	movs	r3, #0
 8005660:	6363      	str	r3, [r4, #52]	; 0x34
 8005662:	89a3      	ldrh	r3, [r4, #12]
 8005664:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005668:	81a3      	strh	r3, [r4, #12]
 800566a:	2300      	movs	r3, #0
 800566c:	6063      	str	r3, [r4, #4]
 800566e:	6923      	ldr	r3, [r4, #16]
 8005670:	6023      	str	r3, [r4, #0]
 8005672:	89a3      	ldrh	r3, [r4, #12]
 8005674:	f043 0308 	orr.w	r3, r3, #8
 8005678:	81a3      	strh	r3, [r4, #12]
 800567a:	6923      	ldr	r3, [r4, #16]
 800567c:	b94b      	cbnz	r3, 8005692 <__swsetup_r+0x9a>
 800567e:	89a3      	ldrh	r3, [r4, #12]
 8005680:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005688:	d003      	beq.n	8005692 <__swsetup_r+0x9a>
 800568a:	4621      	mov	r1, r4
 800568c:	4630      	mov	r0, r6
 800568e:	f000 fb3b 	bl	8005d08 <__smakebuf_r>
 8005692:	89a0      	ldrh	r0, [r4, #12]
 8005694:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005698:	f010 0301 	ands.w	r3, r0, #1
 800569c:	d00a      	beq.n	80056b4 <__swsetup_r+0xbc>
 800569e:	2300      	movs	r3, #0
 80056a0:	60a3      	str	r3, [r4, #8]
 80056a2:	6963      	ldr	r3, [r4, #20]
 80056a4:	425b      	negs	r3, r3
 80056a6:	61a3      	str	r3, [r4, #24]
 80056a8:	6923      	ldr	r3, [r4, #16]
 80056aa:	b943      	cbnz	r3, 80056be <__swsetup_r+0xc6>
 80056ac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80056b0:	d1ba      	bne.n	8005628 <__swsetup_r+0x30>
 80056b2:	bd70      	pop	{r4, r5, r6, pc}
 80056b4:	0781      	lsls	r1, r0, #30
 80056b6:	bf58      	it	pl
 80056b8:	6963      	ldrpl	r3, [r4, #20]
 80056ba:	60a3      	str	r3, [r4, #8]
 80056bc:	e7f4      	b.n	80056a8 <__swsetup_r+0xb0>
 80056be:	2000      	movs	r0, #0
 80056c0:	e7f7      	b.n	80056b2 <__swsetup_r+0xba>
 80056c2:	bf00      	nop
 80056c4:	2000003c 	.word	0x2000003c
 80056c8:	080073bc 	.word	0x080073bc
 80056cc:	080073dc 	.word	0x080073dc
 80056d0:	0800739c 	.word	0x0800739c

080056d4 <__assert_func>:
 80056d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056d6:	4614      	mov	r4, r2
 80056d8:	461a      	mov	r2, r3
 80056da:	4b09      	ldr	r3, [pc, #36]	; (8005700 <__assert_func+0x2c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4605      	mov	r5, r0
 80056e0:	68d8      	ldr	r0, [r3, #12]
 80056e2:	b14c      	cbz	r4, 80056f8 <__assert_func+0x24>
 80056e4:	4b07      	ldr	r3, [pc, #28]	; (8005704 <__assert_func+0x30>)
 80056e6:	9100      	str	r1, [sp, #0]
 80056e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056ec:	4906      	ldr	r1, [pc, #24]	; (8005708 <__assert_func+0x34>)
 80056ee:	462b      	mov	r3, r5
 80056f0:	f000 f9ba 	bl	8005a68 <fiprintf>
 80056f4:	f000 ff4c 	bl	8006590 <abort>
 80056f8:	4b04      	ldr	r3, [pc, #16]	; (800570c <__assert_func+0x38>)
 80056fa:	461c      	mov	r4, r3
 80056fc:	e7f3      	b.n	80056e6 <__assert_func+0x12>
 80056fe:	bf00      	nop
 8005700:	2000003c 	.word	0x2000003c
 8005704:	08007360 	.word	0x08007360
 8005708:	0800736d 	.word	0x0800736d
 800570c:	0800739b 	.word	0x0800739b

08005710 <div>:
 8005710:	2900      	cmp	r1, #0
 8005712:	b510      	push	{r4, lr}
 8005714:	fb91 f4f2 	sdiv	r4, r1, r2
 8005718:	fb02 1314 	mls	r3, r2, r4, r1
 800571c:	db06      	blt.n	800572c <div+0x1c>
 800571e:	2b00      	cmp	r3, #0
 8005720:	da01      	bge.n	8005726 <div+0x16>
 8005722:	3401      	adds	r4, #1
 8005724:	1a9b      	subs	r3, r3, r2
 8005726:	e9c0 4300 	strd	r4, r3, [r0]
 800572a:	bd10      	pop	{r4, pc}
 800572c:	2b00      	cmp	r3, #0
 800572e:	bfc4      	itt	gt
 8005730:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8005734:	189b      	addgt	r3, r3, r2
 8005736:	e7f6      	b.n	8005726 <div+0x16>

08005738 <__sflush_r>:
 8005738:	898a      	ldrh	r2, [r1, #12]
 800573a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800573e:	4605      	mov	r5, r0
 8005740:	0710      	lsls	r0, r2, #28
 8005742:	460c      	mov	r4, r1
 8005744:	d458      	bmi.n	80057f8 <__sflush_r+0xc0>
 8005746:	684b      	ldr	r3, [r1, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	dc05      	bgt.n	8005758 <__sflush_r+0x20>
 800574c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800574e:	2b00      	cmp	r3, #0
 8005750:	dc02      	bgt.n	8005758 <__sflush_r+0x20>
 8005752:	2000      	movs	r0, #0
 8005754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800575a:	2e00      	cmp	r6, #0
 800575c:	d0f9      	beq.n	8005752 <__sflush_r+0x1a>
 800575e:	2300      	movs	r3, #0
 8005760:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005764:	682f      	ldr	r7, [r5, #0]
 8005766:	602b      	str	r3, [r5, #0]
 8005768:	d032      	beq.n	80057d0 <__sflush_r+0x98>
 800576a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	075a      	lsls	r2, r3, #29
 8005770:	d505      	bpl.n	800577e <__sflush_r+0x46>
 8005772:	6863      	ldr	r3, [r4, #4]
 8005774:	1ac0      	subs	r0, r0, r3
 8005776:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005778:	b10b      	cbz	r3, 800577e <__sflush_r+0x46>
 800577a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800577c:	1ac0      	subs	r0, r0, r3
 800577e:	2300      	movs	r3, #0
 8005780:	4602      	mov	r2, r0
 8005782:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005784:	6a21      	ldr	r1, [r4, #32]
 8005786:	4628      	mov	r0, r5
 8005788:	47b0      	blx	r6
 800578a:	1c43      	adds	r3, r0, #1
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	d106      	bne.n	800579e <__sflush_r+0x66>
 8005790:	6829      	ldr	r1, [r5, #0]
 8005792:	291d      	cmp	r1, #29
 8005794:	d82c      	bhi.n	80057f0 <__sflush_r+0xb8>
 8005796:	4a2a      	ldr	r2, [pc, #168]	; (8005840 <__sflush_r+0x108>)
 8005798:	40ca      	lsrs	r2, r1
 800579a:	07d6      	lsls	r6, r2, #31
 800579c:	d528      	bpl.n	80057f0 <__sflush_r+0xb8>
 800579e:	2200      	movs	r2, #0
 80057a0:	6062      	str	r2, [r4, #4]
 80057a2:	04d9      	lsls	r1, r3, #19
 80057a4:	6922      	ldr	r2, [r4, #16]
 80057a6:	6022      	str	r2, [r4, #0]
 80057a8:	d504      	bpl.n	80057b4 <__sflush_r+0x7c>
 80057aa:	1c42      	adds	r2, r0, #1
 80057ac:	d101      	bne.n	80057b2 <__sflush_r+0x7a>
 80057ae:	682b      	ldr	r3, [r5, #0]
 80057b0:	b903      	cbnz	r3, 80057b4 <__sflush_r+0x7c>
 80057b2:	6560      	str	r0, [r4, #84]	; 0x54
 80057b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057b6:	602f      	str	r7, [r5, #0]
 80057b8:	2900      	cmp	r1, #0
 80057ba:	d0ca      	beq.n	8005752 <__sflush_r+0x1a>
 80057bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057c0:	4299      	cmp	r1, r3
 80057c2:	d002      	beq.n	80057ca <__sflush_r+0x92>
 80057c4:	4628      	mov	r0, r5
 80057c6:	f7ff fb0f 	bl	8004de8 <_free_r>
 80057ca:	2000      	movs	r0, #0
 80057cc:	6360      	str	r0, [r4, #52]	; 0x34
 80057ce:	e7c1      	b.n	8005754 <__sflush_r+0x1c>
 80057d0:	6a21      	ldr	r1, [r4, #32]
 80057d2:	2301      	movs	r3, #1
 80057d4:	4628      	mov	r0, r5
 80057d6:	47b0      	blx	r6
 80057d8:	1c41      	adds	r1, r0, #1
 80057da:	d1c7      	bne.n	800576c <__sflush_r+0x34>
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d0c4      	beq.n	800576c <__sflush_r+0x34>
 80057e2:	2b1d      	cmp	r3, #29
 80057e4:	d001      	beq.n	80057ea <__sflush_r+0xb2>
 80057e6:	2b16      	cmp	r3, #22
 80057e8:	d101      	bne.n	80057ee <__sflush_r+0xb6>
 80057ea:	602f      	str	r7, [r5, #0]
 80057ec:	e7b1      	b.n	8005752 <__sflush_r+0x1a>
 80057ee:	89a3      	ldrh	r3, [r4, #12]
 80057f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057f4:	81a3      	strh	r3, [r4, #12]
 80057f6:	e7ad      	b.n	8005754 <__sflush_r+0x1c>
 80057f8:	690f      	ldr	r7, [r1, #16]
 80057fa:	2f00      	cmp	r7, #0
 80057fc:	d0a9      	beq.n	8005752 <__sflush_r+0x1a>
 80057fe:	0793      	lsls	r3, r2, #30
 8005800:	680e      	ldr	r6, [r1, #0]
 8005802:	bf08      	it	eq
 8005804:	694b      	ldreq	r3, [r1, #20]
 8005806:	600f      	str	r7, [r1, #0]
 8005808:	bf18      	it	ne
 800580a:	2300      	movne	r3, #0
 800580c:	eba6 0807 	sub.w	r8, r6, r7
 8005810:	608b      	str	r3, [r1, #8]
 8005812:	f1b8 0f00 	cmp.w	r8, #0
 8005816:	dd9c      	ble.n	8005752 <__sflush_r+0x1a>
 8005818:	6a21      	ldr	r1, [r4, #32]
 800581a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800581c:	4643      	mov	r3, r8
 800581e:	463a      	mov	r2, r7
 8005820:	4628      	mov	r0, r5
 8005822:	47b0      	blx	r6
 8005824:	2800      	cmp	r0, #0
 8005826:	dc06      	bgt.n	8005836 <__sflush_r+0xfe>
 8005828:	89a3      	ldrh	r3, [r4, #12]
 800582a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800582e:	81a3      	strh	r3, [r4, #12]
 8005830:	f04f 30ff 	mov.w	r0, #4294967295
 8005834:	e78e      	b.n	8005754 <__sflush_r+0x1c>
 8005836:	4407      	add	r7, r0
 8005838:	eba8 0800 	sub.w	r8, r8, r0
 800583c:	e7e9      	b.n	8005812 <__sflush_r+0xda>
 800583e:	bf00      	nop
 8005840:	20400001 	.word	0x20400001

08005844 <_fflush_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	690b      	ldr	r3, [r1, #16]
 8005848:	4605      	mov	r5, r0
 800584a:	460c      	mov	r4, r1
 800584c:	b913      	cbnz	r3, 8005854 <_fflush_r+0x10>
 800584e:	2500      	movs	r5, #0
 8005850:	4628      	mov	r0, r5
 8005852:	bd38      	pop	{r3, r4, r5, pc}
 8005854:	b118      	cbz	r0, 800585e <_fflush_r+0x1a>
 8005856:	6983      	ldr	r3, [r0, #24]
 8005858:	b90b      	cbnz	r3, 800585e <_fflush_r+0x1a>
 800585a:	f000 f887 	bl	800596c <__sinit>
 800585e:	4b14      	ldr	r3, [pc, #80]	; (80058b0 <_fflush_r+0x6c>)
 8005860:	429c      	cmp	r4, r3
 8005862:	d11b      	bne.n	800589c <_fflush_r+0x58>
 8005864:	686c      	ldr	r4, [r5, #4]
 8005866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d0ef      	beq.n	800584e <_fflush_r+0xa>
 800586e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005870:	07d0      	lsls	r0, r2, #31
 8005872:	d404      	bmi.n	800587e <_fflush_r+0x3a>
 8005874:	0599      	lsls	r1, r3, #22
 8005876:	d402      	bmi.n	800587e <_fflush_r+0x3a>
 8005878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800587a:	f000 fa1d 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 800587e:	4628      	mov	r0, r5
 8005880:	4621      	mov	r1, r4
 8005882:	f7ff ff59 	bl	8005738 <__sflush_r>
 8005886:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005888:	07da      	lsls	r2, r3, #31
 800588a:	4605      	mov	r5, r0
 800588c:	d4e0      	bmi.n	8005850 <_fflush_r+0xc>
 800588e:	89a3      	ldrh	r3, [r4, #12]
 8005890:	059b      	lsls	r3, r3, #22
 8005892:	d4dd      	bmi.n	8005850 <_fflush_r+0xc>
 8005894:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005896:	f000 fa11 	bl	8005cbc <__retarget_lock_release_recursive>
 800589a:	e7d9      	b.n	8005850 <_fflush_r+0xc>
 800589c:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <_fflush_r+0x70>)
 800589e:	429c      	cmp	r4, r3
 80058a0:	d101      	bne.n	80058a6 <_fflush_r+0x62>
 80058a2:	68ac      	ldr	r4, [r5, #8]
 80058a4:	e7df      	b.n	8005866 <_fflush_r+0x22>
 80058a6:	4b04      	ldr	r3, [pc, #16]	; (80058b8 <_fflush_r+0x74>)
 80058a8:	429c      	cmp	r4, r3
 80058aa:	bf08      	it	eq
 80058ac:	68ec      	ldreq	r4, [r5, #12]
 80058ae:	e7da      	b.n	8005866 <_fflush_r+0x22>
 80058b0:	080073bc 	.word	0x080073bc
 80058b4:	080073dc 	.word	0x080073dc
 80058b8:	0800739c 	.word	0x0800739c

080058bc <std>:
 80058bc:	2300      	movs	r3, #0
 80058be:	b510      	push	{r4, lr}
 80058c0:	4604      	mov	r4, r0
 80058c2:	e9c0 3300 	strd	r3, r3, [r0]
 80058c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80058ca:	6083      	str	r3, [r0, #8]
 80058cc:	8181      	strh	r1, [r0, #12]
 80058ce:	6643      	str	r3, [r0, #100]	; 0x64
 80058d0:	81c2      	strh	r2, [r0, #14]
 80058d2:	6183      	str	r3, [r0, #24]
 80058d4:	4619      	mov	r1, r3
 80058d6:	2208      	movs	r2, #8
 80058d8:	305c      	adds	r0, #92	; 0x5c
 80058da:	f7ff f80b 	bl	80048f4 <memset>
 80058de:	4b05      	ldr	r3, [pc, #20]	; (80058f4 <std+0x38>)
 80058e0:	6263      	str	r3, [r4, #36]	; 0x24
 80058e2:	4b05      	ldr	r3, [pc, #20]	; (80058f8 <std+0x3c>)
 80058e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80058e6:	4b05      	ldr	r3, [pc, #20]	; (80058fc <std+0x40>)
 80058e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80058ea:	4b05      	ldr	r3, [pc, #20]	; (8005900 <std+0x44>)
 80058ec:	6224      	str	r4, [r4, #32]
 80058ee:	6323      	str	r3, [r4, #48]	; 0x30
 80058f0:	bd10      	pop	{r4, pc}
 80058f2:	bf00      	nop
 80058f4:	080063d5 	.word	0x080063d5
 80058f8:	080063fb 	.word	0x080063fb
 80058fc:	08006433 	.word	0x08006433
 8005900:	08006457 	.word	0x08006457

08005904 <_cleanup_r>:
 8005904:	4901      	ldr	r1, [pc, #4]	; (800590c <_cleanup_r+0x8>)
 8005906:	f000 b8c1 	b.w	8005a8c <_fwalk_reent>
 800590a:	bf00      	nop
 800590c:	08005845 	.word	0x08005845

08005910 <__sfmoreglue>:
 8005910:	b570      	push	{r4, r5, r6, lr}
 8005912:	2268      	movs	r2, #104	; 0x68
 8005914:	1e4d      	subs	r5, r1, #1
 8005916:	4355      	muls	r5, r2
 8005918:	460e      	mov	r6, r1
 800591a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800591e:	f7ff facf 	bl	8004ec0 <_malloc_r>
 8005922:	4604      	mov	r4, r0
 8005924:	b140      	cbz	r0, 8005938 <__sfmoreglue+0x28>
 8005926:	2100      	movs	r1, #0
 8005928:	e9c0 1600 	strd	r1, r6, [r0]
 800592c:	300c      	adds	r0, #12
 800592e:	60a0      	str	r0, [r4, #8]
 8005930:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005934:	f7fe ffde 	bl	80048f4 <memset>
 8005938:	4620      	mov	r0, r4
 800593a:	bd70      	pop	{r4, r5, r6, pc}

0800593c <__sfp_lock_acquire>:
 800593c:	4801      	ldr	r0, [pc, #4]	; (8005944 <__sfp_lock_acquire+0x8>)
 800593e:	f000 b9bb 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 8005942:	bf00      	nop
 8005944:	2000027e 	.word	0x2000027e

08005948 <__sfp_lock_release>:
 8005948:	4801      	ldr	r0, [pc, #4]	; (8005950 <__sfp_lock_release+0x8>)
 800594a:	f000 b9b7 	b.w	8005cbc <__retarget_lock_release_recursive>
 800594e:	bf00      	nop
 8005950:	2000027e 	.word	0x2000027e

08005954 <__sinit_lock_acquire>:
 8005954:	4801      	ldr	r0, [pc, #4]	; (800595c <__sinit_lock_acquire+0x8>)
 8005956:	f000 b9af 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 800595a:	bf00      	nop
 800595c:	2000027f 	.word	0x2000027f

08005960 <__sinit_lock_release>:
 8005960:	4801      	ldr	r0, [pc, #4]	; (8005968 <__sinit_lock_release+0x8>)
 8005962:	f000 b9ab 	b.w	8005cbc <__retarget_lock_release_recursive>
 8005966:	bf00      	nop
 8005968:	2000027f 	.word	0x2000027f

0800596c <__sinit>:
 800596c:	b510      	push	{r4, lr}
 800596e:	4604      	mov	r4, r0
 8005970:	f7ff fff0 	bl	8005954 <__sinit_lock_acquire>
 8005974:	69a3      	ldr	r3, [r4, #24]
 8005976:	b11b      	cbz	r3, 8005980 <__sinit+0x14>
 8005978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800597c:	f7ff bff0 	b.w	8005960 <__sinit_lock_release>
 8005980:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005984:	6523      	str	r3, [r4, #80]	; 0x50
 8005986:	4b13      	ldr	r3, [pc, #76]	; (80059d4 <__sinit+0x68>)
 8005988:	4a13      	ldr	r2, [pc, #76]	; (80059d8 <__sinit+0x6c>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	62a2      	str	r2, [r4, #40]	; 0x28
 800598e:	42a3      	cmp	r3, r4
 8005990:	bf04      	itt	eq
 8005992:	2301      	moveq	r3, #1
 8005994:	61a3      	streq	r3, [r4, #24]
 8005996:	4620      	mov	r0, r4
 8005998:	f000 f820 	bl	80059dc <__sfp>
 800599c:	6060      	str	r0, [r4, #4]
 800599e:	4620      	mov	r0, r4
 80059a0:	f000 f81c 	bl	80059dc <__sfp>
 80059a4:	60a0      	str	r0, [r4, #8]
 80059a6:	4620      	mov	r0, r4
 80059a8:	f000 f818 	bl	80059dc <__sfp>
 80059ac:	2200      	movs	r2, #0
 80059ae:	60e0      	str	r0, [r4, #12]
 80059b0:	2104      	movs	r1, #4
 80059b2:	6860      	ldr	r0, [r4, #4]
 80059b4:	f7ff ff82 	bl	80058bc <std>
 80059b8:	68a0      	ldr	r0, [r4, #8]
 80059ba:	2201      	movs	r2, #1
 80059bc:	2109      	movs	r1, #9
 80059be:	f7ff ff7d 	bl	80058bc <std>
 80059c2:	68e0      	ldr	r0, [r4, #12]
 80059c4:	2202      	movs	r2, #2
 80059c6:	2112      	movs	r1, #18
 80059c8:	f7ff ff78 	bl	80058bc <std>
 80059cc:	2301      	movs	r3, #1
 80059ce:	61a3      	str	r3, [r4, #24]
 80059d0:	e7d2      	b.n	8005978 <__sinit+0xc>
 80059d2:	bf00      	nop
 80059d4:	080071ec 	.word	0x080071ec
 80059d8:	08005905 	.word	0x08005905

080059dc <__sfp>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	4607      	mov	r7, r0
 80059e0:	f7ff ffac 	bl	800593c <__sfp_lock_acquire>
 80059e4:	4b1e      	ldr	r3, [pc, #120]	; (8005a60 <__sfp+0x84>)
 80059e6:	681e      	ldr	r6, [r3, #0]
 80059e8:	69b3      	ldr	r3, [r6, #24]
 80059ea:	b913      	cbnz	r3, 80059f2 <__sfp+0x16>
 80059ec:	4630      	mov	r0, r6
 80059ee:	f7ff ffbd 	bl	800596c <__sinit>
 80059f2:	3648      	adds	r6, #72	; 0x48
 80059f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80059f8:	3b01      	subs	r3, #1
 80059fa:	d503      	bpl.n	8005a04 <__sfp+0x28>
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	b30b      	cbz	r3, 8005a44 <__sfp+0x68>
 8005a00:	6836      	ldr	r6, [r6, #0]
 8005a02:	e7f7      	b.n	80059f4 <__sfp+0x18>
 8005a04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005a08:	b9d5      	cbnz	r5, 8005a40 <__sfp+0x64>
 8005a0a:	4b16      	ldr	r3, [pc, #88]	; (8005a64 <__sfp+0x88>)
 8005a0c:	60e3      	str	r3, [r4, #12]
 8005a0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a12:	6665      	str	r5, [r4, #100]	; 0x64
 8005a14:	f000 f94e 	bl	8005cb4 <__retarget_lock_init_recursive>
 8005a18:	f7ff ff96 	bl	8005948 <__sfp_lock_release>
 8005a1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005a20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005a24:	6025      	str	r5, [r4, #0]
 8005a26:	61a5      	str	r5, [r4, #24]
 8005a28:	2208      	movs	r2, #8
 8005a2a:	4629      	mov	r1, r5
 8005a2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005a30:	f7fe ff60 	bl	80048f4 <memset>
 8005a34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005a38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a40:	3468      	adds	r4, #104	; 0x68
 8005a42:	e7d9      	b.n	80059f8 <__sfp+0x1c>
 8005a44:	2104      	movs	r1, #4
 8005a46:	4638      	mov	r0, r7
 8005a48:	f7ff ff62 	bl	8005910 <__sfmoreglue>
 8005a4c:	4604      	mov	r4, r0
 8005a4e:	6030      	str	r0, [r6, #0]
 8005a50:	2800      	cmp	r0, #0
 8005a52:	d1d5      	bne.n	8005a00 <__sfp+0x24>
 8005a54:	f7ff ff78 	bl	8005948 <__sfp_lock_release>
 8005a58:	230c      	movs	r3, #12
 8005a5a:	603b      	str	r3, [r7, #0]
 8005a5c:	e7ee      	b.n	8005a3c <__sfp+0x60>
 8005a5e:	bf00      	nop
 8005a60:	080071ec 	.word	0x080071ec
 8005a64:	ffff0001 	.word	0xffff0001

08005a68 <fiprintf>:
 8005a68:	b40e      	push	{r1, r2, r3}
 8005a6a:	b503      	push	{r0, r1, lr}
 8005a6c:	4601      	mov	r1, r0
 8005a6e:	ab03      	add	r3, sp, #12
 8005a70:	4805      	ldr	r0, [pc, #20]	; (8005a88 <fiprintf+0x20>)
 8005a72:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a76:	6800      	ldr	r0, [r0, #0]
 8005a78:	9301      	str	r3, [sp, #4]
 8005a7a:	f000 f9bb 	bl	8005df4 <_vfiprintf_r>
 8005a7e:	b002      	add	sp, #8
 8005a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a84:	b003      	add	sp, #12
 8005a86:	4770      	bx	lr
 8005a88:	2000003c 	.word	0x2000003c

08005a8c <_fwalk_reent>:
 8005a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a90:	4606      	mov	r6, r0
 8005a92:	4688      	mov	r8, r1
 8005a94:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005a98:	2700      	movs	r7, #0
 8005a9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a9e:	f1b9 0901 	subs.w	r9, r9, #1
 8005aa2:	d505      	bpl.n	8005ab0 <_fwalk_reent+0x24>
 8005aa4:	6824      	ldr	r4, [r4, #0]
 8005aa6:	2c00      	cmp	r4, #0
 8005aa8:	d1f7      	bne.n	8005a9a <_fwalk_reent+0xe>
 8005aaa:	4638      	mov	r0, r7
 8005aac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ab0:	89ab      	ldrh	r3, [r5, #12]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d907      	bls.n	8005ac6 <_fwalk_reent+0x3a>
 8005ab6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005aba:	3301      	adds	r3, #1
 8005abc:	d003      	beq.n	8005ac6 <_fwalk_reent+0x3a>
 8005abe:	4629      	mov	r1, r5
 8005ac0:	4630      	mov	r0, r6
 8005ac2:	47c0      	blx	r8
 8005ac4:	4307      	orrs	r7, r0
 8005ac6:	3568      	adds	r5, #104	; 0x68
 8005ac8:	e7e9      	b.n	8005a9e <_fwalk_reent+0x12>
	...

08005acc <_findenv_r>:
 8005acc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad0:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8005b40 <_findenv_r+0x74>
 8005ad4:	4607      	mov	r7, r0
 8005ad6:	4689      	mov	r9, r1
 8005ad8:	4616      	mov	r6, r2
 8005ada:	f000 fd71 	bl	80065c0 <__env_lock>
 8005ade:	f8da 4000 	ldr.w	r4, [sl]
 8005ae2:	b134      	cbz	r4, 8005af2 <_findenv_r+0x26>
 8005ae4:	464b      	mov	r3, r9
 8005ae6:	4698      	mov	r8, r3
 8005ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005aec:	b13a      	cbz	r2, 8005afe <_findenv_r+0x32>
 8005aee:	2a3d      	cmp	r2, #61	; 0x3d
 8005af0:	d1f9      	bne.n	8005ae6 <_findenv_r+0x1a>
 8005af2:	4638      	mov	r0, r7
 8005af4:	f000 fd6a 	bl	80065cc <__env_unlock>
 8005af8:	2000      	movs	r0, #0
 8005afa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005afe:	eba8 0809 	sub.w	r8, r8, r9
 8005b02:	46a3      	mov	fp, r4
 8005b04:	f854 0b04 	ldr.w	r0, [r4], #4
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	d0f2      	beq.n	8005af2 <_findenv_r+0x26>
 8005b0c:	4642      	mov	r2, r8
 8005b0e:	4649      	mov	r1, r9
 8005b10:	f7ff fad0 	bl	80050b4 <strncmp>
 8005b14:	2800      	cmp	r0, #0
 8005b16:	d1f4      	bne.n	8005b02 <_findenv_r+0x36>
 8005b18:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005b1c:	eb03 0508 	add.w	r5, r3, r8
 8005b20:	f813 3008 	ldrb.w	r3, [r3, r8]
 8005b24:	2b3d      	cmp	r3, #61	; 0x3d
 8005b26:	d1ec      	bne.n	8005b02 <_findenv_r+0x36>
 8005b28:	f8da 3000 	ldr.w	r3, [sl]
 8005b2c:	ebab 0303 	sub.w	r3, fp, r3
 8005b30:	109b      	asrs	r3, r3, #2
 8005b32:	4638      	mov	r0, r7
 8005b34:	6033      	str	r3, [r6, #0]
 8005b36:	f000 fd49 	bl	80065cc <__env_unlock>
 8005b3a:	1c68      	adds	r0, r5, #1
 8005b3c:	e7dd      	b.n	8005afa <_findenv_r+0x2e>
 8005b3e:	bf00      	nop
 8005b40:	20000000 	.word	0x20000000

08005b44 <_getenv_r>:
 8005b44:	b507      	push	{r0, r1, r2, lr}
 8005b46:	aa01      	add	r2, sp, #4
 8005b48:	f7ff ffc0 	bl	8005acc <_findenv_r>
 8005b4c:	b003      	add	sp, #12
 8005b4e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005b54 <__gettzinfo>:
 8005b54:	4800      	ldr	r0, [pc, #0]	; (8005b58 <__gettzinfo+0x4>)
 8005b56:	4770      	bx	lr
 8005b58:	200000a8 	.word	0x200000a8

08005b5c <gmtime_r>:
 8005b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b60:	e9d0 6700 	ldrd	r6, r7, [r0]
 8005b64:	460c      	mov	r4, r1
 8005b66:	4a4f      	ldr	r2, [pc, #316]	; (8005ca4 <gmtime_r+0x148>)
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4630      	mov	r0, r6
 8005b6c:	4639      	mov	r1, r7
 8005b6e:	f7fa fb97 	bl	80002a0 <__aeabi_ldivmod>
 8005b72:	4639      	mov	r1, r7
 8005b74:	4605      	mov	r5, r0
 8005b76:	4a4b      	ldr	r2, [pc, #300]	; (8005ca4 <gmtime_r+0x148>)
 8005b78:	4630      	mov	r0, r6
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	f7fa fb90 	bl	80002a0 <__aeabi_ldivmod>
 8005b80:	2a00      	cmp	r2, #0
 8005b82:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8005b86:	bfb7      	itett	lt
 8005b88:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8005b8c:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 8005b90:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 8005b94:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 8005b98:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8005b9c:	fbb2 f1f0 	udiv	r1, r2, r0
 8005ba0:	fb00 2211 	mls	r2, r0, r1, r2
 8005ba4:	203c      	movs	r0, #60	; 0x3c
 8005ba6:	60a1      	str	r1, [r4, #8]
 8005ba8:	fbb2 f1f0 	udiv	r1, r2, r0
 8005bac:	fb00 2211 	mls	r2, r0, r1, r2
 8005bb0:	6061      	str	r1, [r4, #4]
 8005bb2:	6022      	str	r2, [r4, #0]
 8005bb4:	2107      	movs	r1, #7
 8005bb6:	1cda      	adds	r2, r3, #3
 8005bb8:	fb92 f1f1 	sdiv	r1, r2, r1
 8005bbc:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005bc0:	1a52      	subs	r2, r2, r1
 8005bc2:	bf48      	it	mi
 8005bc4:	3207      	addmi	r2, #7
 8005bc6:	4d38      	ldr	r5, [pc, #224]	; (8005ca8 <gmtime_r+0x14c>)
 8005bc8:	4838      	ldr	r0, [pc, #224]	; (8005cac <gmtime_r+0x150>)
 8005bca:	61a2      	str	r2, [r4, #24]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	bfb7      	itett	lt
 8005bd0:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 8005bd4:	fb93 f5f5 	sdivge	r5, r3, r5
 8005bd8:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 8005bdc:	fb92 f5f5 	sdivlt	r5, r2, r5
 8005be0:	fb00 3005 	mla	r0, r0, r5, r3
 8005be4:	f648 62ac 	movw	r2, #36524	; 0x8eac
 8005be8:	fbb0 f2f2 	udiv	r2, r0, r2
 8005bec:	4402      	add	r2, r0
 8005bee:	f240 53b4 	movw	r3, #1460	; 0x5b4
 8005bf2:	fbb0 f1f3 	udiv	r1, r0, r3
 8005bf6:	1a52      	subs	r2, r2, r1
 8005bf8:	f240 1c6d 	movw	ip, #365	; 0x16d
 8005bfc:	492c      	ldr	r1, [pc, #176]	; (8005cb0 <gmtime_r+0x154>)
 8005bfe:	fbb0 f1f1 	udiv	r1, r0, r1
 8005c02:	2764      	movs	r7, #100	; 0x64
 8005c04:	1a52      	subs	r2, r2, r1
 8005c06:	fbb2 f1fc 	udiv	r1, r2, ip
 8005c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c0e:	fbb1 f6f7 	udiv	r6, r1, r7
 8005c12:	1af3      	subs	r3, r6, r3
 8005c14:	4403      	add	r3, r0
 8005c16:	fb0c 3311 	mls	r3, ip, r1, r3
 8005c1a:	2299      	movs	r2, #153	; 0x99
 8005c1c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 8005c20:	f10e 0e02 	add.w	lr, lr, #2
 8005c24:	f103 0c01 	add.w	ip, r3, #1
 8005c28:	fbbe f0f2 	udiv	r0, lr, r2
 8005c2c:	4342      	muls	r2, r0
 8005c2e:	3202      	adds	r2, #2
 8005c30:	f04f 0805 	mov.w	r8, #5
 8005c34:	fbb2 f2f8 	udiv	r2, r2, r8
 8005c38:	ebac 0c02 	sub.w	ip, ip, r2
 8005c3c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 8005c40:	4596      	cmp	lr, r2
 8005c42:	bf94      	ite	ls
 8005c44:	2202      	movls	r2, #2
 8005c46:	f06f 0209 	mvnhi.w	r2, #9
 8005c4a:	4410      	add	r0, r2
 8005c4c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005c50:	fb02 1505 	mla	r5, r2, r5, r1
 8005c54:	2801      	cmp	r0, #1
 8005c56:	bf98      	it	ls
 8005c58:	3501      	addls	r5, #1
 8005c5a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8005c5e:	d30d      	bcc.n	8005c7c <gmtime_r+0x120>
 8005c60:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8005c64:	61e3      	str	r3, [r4, #28]
 8005c66:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e9c4 0504 	strd	r0, r5, [r4, #16]
 8005c70:	f8c4 c00c 	str.w	ip, [r4, #12]
 8005c74:	6223      	str	r3, [r4, #32]
 8005c76:	4620      	mov	r0, r4
 8005c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c7c:	078a      	lsls	r2, r1, #30
 8005c7e:	d102      	bne.n	8005c86 <gmtime_r+0x12a>
 8005c80:	fb07 1616 	mls	r6, r7, r6, r1
 8005c84:	b95e      	cbnz	r6, 8005c9e <gmtime_r+0x142>
 8005c86:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005c8a:	fbb1 f6f2 	udiv	r6, r1, r2
 8005c8e:	fb02 1216 	mls	r2, r2, r6, r1
 8005c92:	fab2 f282 	clz	r2, r2
 8005c96:	0952      	lsrs	r2, r2, #5
 8005c98:	333b      	adds	r3, #59	; 0x3b
 8005c9a:	4413      	add	r3, r2
 8005c9c:	e7e2      	b.n	8005c64 <gmtime_r+0x108>
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	e7fa      	b.n	8005c98 <gmtime_r+0x13c>
 8005ca2:	bf00      	nop
 8005ca4:	00015180 	.word	0x00015180
 8005ca8:	00023ab1 	.word	0x00023ab1
 8005cac:	fffdc54f 	.word	0xfffdc54f
 8005cb0:	00023ab0 	.word	0x00023ab0

08005cb4 <__retarget_lock_init_recursive>:
 8005cb4:	4770      	bx	lr

08005cb6 <__retarget_lock_acquire>:
 8005cb6:	4770      	bx	lr

08005cb8 <__retarget_lock_acquire_recursive>:
 8005cb8:	4770      	bx	lr

08005cba <__retarget_lock_release>:
 8005cba:	4770      	bx	lr

08005cbc <__retarget_lock_release_recursive>:
 8005cbc:	4770      	bx	lr

08005cbe <__swhatbuf_r>:
 8005cbe:	b570      	push	{r4, r5, r6, lr}
 8005cc0:	460e      	mov	r6, r1
 8005cc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc6:	2900      	cmp	r1, #0
 8005cc8:	b096      	sub	sp, #88	; 0x58
 8005cca:	4614      	mov	r4, r2
 8005ccc:	461d      	mov	r5, r3
 8005cce:	da08      	bge.n	8005ce2 <__swhatbuf_r+0x24>
 8005cd0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	602a      	str	r2, [r5, #0]
 8005cd8:	061a      	lsls	r2, r3, #24
 8005cda:	d410      	bmi.n	8005cfe <__swhatbuf_r+0x40>
 8005cdc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ce0:	e00e      	b.n	8005d00 <__swhatbuf_r+0x42>
 8005ce2:	466a      	mov	r2, sp
 8005ce4:	f000 fc78 	bl	80065d8 <_fstat_r>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	dbf1      	blt.n	8005cd0 <__swhatbuf_r+0x12>
 8005cec:	9a01      	ldr	r2, [sp, #4]
 8005cee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005cf2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005cf6:	425a      	negs	r2, r3
 8005cf8:	415a      	adcs	r2, r3
 8005cfa:	602a      	str	r2, [r5, #0]
 8005cfc:	e7ee      	b.n	8005cdc <__swhatbuf_r+0x1e>
 8005cfe:	2340      	movs	r3, #64	; 0x40
 8005d00:	2000      	movs	r0, #0
 8005d02:	6023      	str	r3, [r4, #0]
 8005d04:	b016      	add	sp, #88	; 0x58
 8005d06:	bd70      	pop	{r4, r5, r6, pc}

08005d08 <__smakebuf_r>:
 8005d08:	898b      	ldrh	r3, [r1, #12]
 8005d0a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005d0c:	079d      	lsls	r5, r3, #30
 8005d0e:	4606      	mov	r6, r0
 8005d10:	460c      	mov	r4, r1
 8005d12:	d507      	bpl.n	8005d24 <__smakebuf_r+0x1c>
 8005d14:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d18:	6023      	str	r3, [r4, #0]
 8005d1a:	6123      	str	r3, [r4, #16]
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	6163      	str	r3, [r4, #20]
 8005d20:	b002      	add	sp, #8
 8005d22:	bd70      	pop	{r4, r5, r6, pc}
 8005d24:	ab01      	add	r3, sp, #4
 8005d26:	466a      	mov	r2, sp
 8005d28:	f7ff ffc9 	bl	8005cbe <__swhatbuf_r>
 8005d2c:	9900      	ldr	r1, [sp, #0]
 8005d2e:	4605      	mov	r5, r0
 8005d30:	4630      	mov	r0, r6
 8005d32:	f7ff f8c5 	bl	8004ec0 <_malloc_r>
 8005d36:	b948      	cbnz	r0, 8005d4c <__smakebuf_r+0x44>
 8005d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d3c:	059a      	lsls	r2, r3, #22
 8005d3e:	d4ef      	bmi.n	8005d20 <__smakebuf_r+0x18>
 8005d40:	f023 0303 	bic.w	r3, r3, #3
 8005d44:	f043 0302 	orr.w	r3, r3, #2
 8005d48:	81a3      	strh	r3, [r4, #12]
 8005d4a:	e7e3      	b.n	8005d14 <__smakebuf_r+0xc>
 8005d4c:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <__smakebuf_r+0x7c>)
 8005d4e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d50:	89a3      	ldrh	r3, [r4, #12]
 8005d52:	6020      	str	r0, [r4, #0]
 8005d54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d58:	81a3      	strh	r3, [r4, #12]
 8005d5a:	9b00      	ldr	r3, [sp, #0]
 8005d5c:	6163      	str	r3, [r4, #20]
 8005d5e:	9b01      	ldr	r3, [sp, #4]
 8005d60:	6120      	str	r0, [r4, #16]
 8005d62:	b15b      	cbz	r3, 8005d7c <__smakebuf_r+0x74>
 8005d64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d68:	4630      	mov	r0, r6
 8005d6a:	f000 fc47 	bl	80065fc <_isatty_r>
 8005d6e:	b128      	cbz	r0, 8005d7c <__smakebuf_r+0x74>
 8005d70:	89a3      	ldrh	r3, [r4, #12]
 8005d72:	f023 0303 	bic.w	r3, r3, #3
 8005d76:	f043 0301 	orr.w	r3, r3, #1
 8005d7a:	81a3      	strh	r3, [r4, #12]
 8005d7c:	89a0      	ldrh	r0, [r4, #12]
 8005d7e:	4305      	orrs	r5, r0
 8005d80:	81a5      	strh	r5, [r4, #12]
 8005d82:	e7cd      	b.n	8005d20 <__smakebuf_r+0x18>
 8005d84:	08005905 	.word	0x08005905

08005d88 <__malloc_lock>:
 8005d88:	4801      	ldr	r0, [pc, #4]	; (8005d90 <__malloc_lock+0x8>)
 8005d8a:	f7ff bf95 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 8005d8e:	bf00      	nop
 8005d90:	2000027d 	.word	0x2000027d

08005d94 <__malloc_unlock>:
 8005d94:	4801      	ldr	r0, [pc, #4]	; (8005d9c <__malloc_unlock+0x8>)
 8005d96:	f7ff bf91 	b.w	8005cbc <__retarget_lock_release_recursive>
 8005d9a:	bf00      	nop
 8005d9c:	2000027d 	.word	0x2000027d

08005da0 <__sfputc_r>:
 8005da0:	6893      	ldr	r3, [r2, #8]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	b410      	push	{r4}
 8005da8:	6093      	str	r3, [r2, #8]
 8005daa:	da08      	bge.n	8005dbe <__sfputc_r+0x1e>
 8005dac:	6994      	ldr	r4, [r2, #24]
 8005dae:	42a3      	cmp	r3, r4
 8005db0:	db01      	blt.n	8005db6 <__sfputc_r+0x16>
 8005db2:	290a      	cmp	r1, #10
 8005db4:	d103      	bne.n	8005dbe <__sfputc_r+0x1e>
 8005db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dba:	f7ff bbcb 	b.w	8005554 <__swbuf_r>
 8005dbe:	6813      	ldr	r3, [r2, #0]
 8005dc0:	1c58      	adds	r0, r3, #1
 8005dc2:	6010      	str	r0, [r2, #0]
 8005dc4:	7019      	strb	r1, [r3, #0]
 8005dc6:	4608      	mov	r0, r1
 8005dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <__sfputs_r>:
 8005dce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	460f      	mov	r7, r1
 8005dd4:	4614      	mov	r4, r2
 8005dd6:	18d5      	adds	r5, r2, r3
 8005dd8:	42ac      	cmp	r4, r5
 8005dda:	d101      	bne.n	8005de0 <__sfputs_r+0x12>
 8005ddc:	2000      	movs	r0, #0
 8005dde:	e007      	b.n	8005df0 <__sfputs_r+0x22>
 8005de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005de4:	463a      	mov	r2, r7
 8005de6:	4630      	mov	r0, r6
 8005de8:	f7ff ffda 	bl	8005da0 <__sfputc_r>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d1f3      	bne.n	8005dd8 <__sfputs_r+0xa>
 8005df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005df4 <_vfiprintf_r>:
 8005df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df8:	460d      	mov	r5, r1
 8005dfa:	b09d      	sub	sp, #116	; 0x74
 8005dfc:	4614      	mov	r4, r2
 8005dfe:	4698      	mov	r8, r3
 8005e00:	4606      	mov	r6, r0
 8005e02:	b118      	cbz	r0, 8005e0c <_vfiprintf_r+0x18>
 8005e04:	6983      	ldr	r3, [r0, #24]
 8005e06:	b90b      	cbnz	r3, 8005e0c <_vfiprintf_r+0x18>
 8005e08:	f7ff fdb0 	bl	800596c <__sinit>
 8005e0c:	4b89      	ldr	r3, [pc, #548]	; (8006034 <_vfiprintf_r+0x240>)
 8005e0e:	429d      	cmp	r5, r3
 8005e10:	d11b      	bne.n	8005e4a <_vfiprintf_r+0x56>
 8005e12:	6875      	ldr	r5, [r6, #4]
 8005e14:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e16:	07d9      	lsls	r1, r3, #31
 8005e18:	d405      	bmi.n	8005e26 <_vfiprintf_r+0x32>
 8005e1a:	89ab      	ldrh	r3, [r5, #12]
 8005e1c:	059a      	lsls	r2, r3, #22
 8005e1e:	d402      	bmi.n	8005e26 <_vfiprintf_r+0x32>
 8005e20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e22:	f7ff ff49 	bl	8005cb8 <__retarget_lock_acquire_recursive>
 8005e26:	89ab      	ldrh	r3, [r5, #12]
 8005e28:	071b      	lsls	r3, r3, #28
 8005e2a:	d501      	bpl.n	8005e30 <_vfiprintf_r+0x3c>
 8005e2c:	692b      	ldr	r3, [r5, #16]
 8005e2e:	b9eb      	cbnz	r3, 8005e6c <_vfiprintf_r+0x78>
 8005e30:	4629      	mov	r1, r5
 8005e32:	4630      	mov	r0, r6
 8005e34:	f7ff fbe0 	bl	80055f8 <__swsetup_r>
 8005e38:	b1c0      	cbz	r0, 8005e6c <_vfiprintf_r+0x78>
 8005e3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e3c:	07dc      	lsls	r4, r3, #31
 8005e3e:	d50e      	bpl.n	8005e5e <_vfiprintf_r+0x6a>
 8005e40:	f04f 30ff 	mov.w	r0, #4294967295
 8005e44:	b01d      	add	sp, #116	; 0x74
 8005e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e4a:	4b7b      	ldr	r3, [pc, #492]	; (8006038 <_vfiprintf_r+0x244>)
 8005e4c:	429d      	cmp	r5, r3
 8005e4e:	d101      	bne.n	8005e54 <_vfiprintf_r+0x60>
 8005e50:	68b5      	ldr	r5, [r6, #8]
 8005e52:	e7df      	b.n	8005e14 <_vfiprintf_r+0x20>
 8005e54:	4b79      	ldr	r3, [pc, #484]	; (800603c <_vfiprintf_r+0x248>)
 8005e56:	429d      	cmp	r5, r3
 8005e58:	bf08      	it	eq
 8005e5a:	68f5      	ldreq	r5, [r6, #12]
 8005e5c:	e7da      	b.n	8005e14 <_vfiprintf_r+0x20>
 8005e5e:	89ab      	ldrh	r3, [r5, #12]
 8005e60:	0598      	lsls	r0, r3, #22
 8005e62:	d4ed      	bmi.n	8005e40 <_vfiprintf_r+0x4c>
 8005e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e66:	f7ff ff29 	bl	8005cbc <__retarget_lock_release_recursive>
 8005e6a:	e7e9      	b.n	8005e40 <_vfiprintf_r+0x4c>
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e70:	2320      	movs	r3, #32
 8005e72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e76:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e7a:	2330      	movs	r3, #48	; 0x30
 8005e7c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006040 <_vfiprintf_r+0x24c>
 8005e80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e84:	f04f 0901 	mov.w	r9, #1
 8005e88:	4623      	mov	r3, r4
 8005e8a:	469a      	mov	sl, r3
 8005e8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e90:	b10a      	cbz	r2, 8005e96 <_vfiprintf_r+0xa2>
 8005e92:	2a25      	cmp	r2, #37	; 0x25
 8005e94:	d1f9      	bne.n	8005e8a <_vfiprintf_r+0x96>
 8005e96:	ebba 0b04 	subs.w	fp, sl, r4
 8005e9a:	d00b      	beq.n	8005eb4 <_vfiprintf_r+0xc0>
 8005e9c:	465b      	mov	r3, fp
 8005e9e:	4622      	mov	r2, r4
 8005ea0:	4629      	mov	r1, r5
 8005ea2:	4630      	mov	r0, r6
 8005ea4:	f7ff ff93 	bl	8005dce <__sfputs_r>
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	f000 80aa 	beq.w	8006002 <_vfiprintf_r+0x20e>
 8005eae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005eb0:	445a      	add	r2, fp
 8005eb2:	9209      	str	r2, [sp, #36]	; 0x24
 8005eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 80a2 	beq.w	8006002 <_vfiprintf_r+0x20e>
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ec8:	f10a 0a01 	add.w	sl, sl, #1
 8005ecc:	9304      	str	r3, [sp, #16]
 8005ece:	9307      	str	r3, [sp, #28]
 8005ed0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ed4:	931a      	str	r3, [sp, #104]	; 0x68
 8005ed6:	4654      	mov	r4, sl
 8005ed8:	2205      	movs	r2, #5
 8005eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ede:	4858      	ldr	r0, [pc, #352]	; (8006040 <_vfiprintf_r+0x24c>)
 8005ee0:	f7fa f98e 	bl	8000200 <memchr>
 8005ee4:	9a04      	ldr	r2, [sp, #16]
 8005ee6:	b9d8      	cbnz	r0, 8005f20 <_vfiprintf_r+0x12c>
 8005ee8:	06d1      	lsls	r1, r2, #27
 8005eea:	bf44      	itt	mi
 8005eec:	2320      	movmi	r3, #32
 8005eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ef2:	0713      	lsls	r3, r2, #28
 8005ef4:	bf44      	itt	mi
 8005ef6:	232b      	movmi	r3, #43	; 0x2b
 8005ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005efc:	f89a 3000 	ldrb.w	r3, [sl]
 8005f00:	2b2a      	cmp	r3, #42	; 0x2a
 8005f02:	d015      	beq.n	8005f30 <_vfiprintf_r+0x13c>
 8005f04:	9a07      	ldr	r2, [sp, #28]
 8005f06:	4654      	mov	r4, sl
 8005f08:	2000      	movs	r0, #0
 8005f0a:	f04f 0c0a 	mov.w	ip, #10
 8005f0e:	4621      	mov	r1, r4
 8005f10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f14:	3b30      	subs	r3, #48	; 0x30
 8005f16:	2b09      	cmp	r3, #9
 8005f18:	d94e      	bls.n	8005fb8 <_vfiprintf_r+0x1c4>
 8005f1a:	b1b0      	cbz	r0, 8005f4a <_vfiprintf_r+0x156>
 8005f1c:	9207      	str	r2, [sp, #28]
 8005f1e:	e014      	b.n	8005f4a <_vfiprintf_r+0x156>
 8005f20:	eba0 0308 	sub.w	r3, r0, r8
 8005f24:	fa09 f303 	lsl.w	r3, r9, r3
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	9304      	str	r3, [sp, #16]
 8005f2c:	46a2      	mov	sl, r4
 8005f2e:	e7d2      	b.n	8005ed6 <_vfiprintf_r+0xe2>
 8005f30:	9b03      	ldr	r3, [sp, #12]
 8005f32:	1d19      	adds	r1, r3, #4
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	9103      	str	r1, [sp, #12]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	bfbb      	ittet	lt
 8005f3c:	425b      	neglt	r3, r3
 8005f3e:	f042 0202 	orrlt.w	r2, r2, #2
 8005f42:	9307      	strge	r3, [sp, #28]
 8005f44:	9307      	strlt	r3, [sp, #28]
 8005f46:	bfb8      	it	lt
 8005f48:	9204      	strlt	r2, [sp, #16]
 8005f4a:	7823      	ldrb	r3, [r4, #0]
 8005f4c:	2b2e      	cmp	r3, #46	; 0x2e
 8005f4e:	d10c      	bne.n	8005f6a <_vfiprintf_r+0x176>
 8005f50:	7863      	ldrb	r3, [r4, #1]
 8005f52:	2b2a      	cmp	r3, #42	; 0x2a
 8005f54:	d135      	bne.n	8005fc2 <_vfiprintf_r+0x1ce>
 8005f56:	9b03      	ldr	r3, [sp, #12]
 8005f58:	1d1a      	adds	r2, r3, #4
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	9203      	str	r2, [sp, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	bfb8      	it	lt
 8005f62:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f66:	3402      	adds	r4, #2
 8005f68:	9305      	str	r3, [sp, #20]
 8005f6a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006050 <_vfiprintf_r+0x25c>
 8005f6e:	7821      	ldrb	r1, [r4, #0]
 8005f70:	2203      	movs	r2, #3
 8005f72:	4650      	mov	r0, sl
 8005f74:	f7fa f944 	bl	8000200 <memchr>
 8005f78:	b140      	cbz	r0, 8005f8c <_vfiprintf_r+0x198>
 8005f7a:	2340      	movs	r3, #64	; 0x40
 8005f7c:	eba0 000a 	sub.w	r0, r0, sl
 8005f80:	fa03 f000 	lsl.w	r0, r3, r0
 8005f84:	9b04      	ldr	r3, [sp, #16]
 8005f86:	4303      	orrs	r3, r0
 8005f88:	3401      	adds	r4, #1
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f90:	482c      	ldr	r0, [pc, #176]	; (8006044 <_vfiprintf_r+0x250>)
 8005f92:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f96:	2206      	movs	r2, #6
 8005f98:	f7fa f932 	bl	8000200 <memchr>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d03f      	beq.n	8006020 <_vfiprintf_r+0x22c>
 8005fa0:	4b29      	ldr	r3, [pc, #164]	; (8006048 <_vfiprintf_r+0x254>)
 8005fa2:	bb1b      	cbnz	r3, 8005fec <_vfiprintf_r+0x1f8>
 8005fa4:	9b03      	ldr	r3, [sp, #12]
 8005fa6:	3307      	adds	r3, #7
 8005fa8:	f023 0307 	bic.w	r3, r3, #7
 8005fac:	3308      	adds	r3, #8
 8005fae:	9303      	str	r3, [sp, #12]
 8005fb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fb2:	443b      	add	r3, r7
 8005fb4:	9309      	str	r3, [sp, #36]	; 0x24
 8005fb6:	e767      	b.n	8005e88 <_vfiprintf_r+0x94>
 8005fb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fbc:	460c      	mov	r4, r1
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	e7a5      	b.n	8005f0e <_vfiprintf_r+0x11a>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	3401      	adds	r4, #1
 8005fc6:	9305      	str	r3, [sp, #20]
 8005fc8:	4619      	mov	r1, r3
 8005fca:	f04f 0c0a 	mov.w	ip, #10
 8005fce:	4620      	mov	r0, r4
 8005fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fd4:	3a30      	subs	r2, #48	; 0x30
 8005fd6:	2a09      	cmp	r2, #9
 8005fd8:	d903      	bls.n	8005fe2 <_vfiprintf_r+0x1ee>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0c5      	beq.n	8005f6a <_vfiprintf_r+0x176>
 8005fde:	9105      	str	r1, [sp, #20]
 8005fe0:	e7c3      	b.n	8005f6a <_vfiprintf_r+0x176>
 8005fe2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e7f0      	b.n	8005fce <_vfiprintf_r+0x1da>
 8005fec:	ab03      	add	r3, sp, #12
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	462a      	mov	r2, r5
 8005ff2:	4b16      	ldr	r3, [pc, #88]	; (800604c <_vfiprintf_r+0x258>)
 8005ff4:	a904      	add	r1, sp, #16
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	f3af 8000 	nop.w
 8005ffc:	4607      	mov	r7, r0
 8005ffe:	1c78      	adds	r0, r7, #1
 8006000:	d1d6      	bne.n	8005fb0 <_vfiprintf_r+0x1bc>
 8006002:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006004:	07d9      	lsls	r1, r3, #31
 8006006:	d405      	bmi.n	8006014 <_vfiprintf_r+0x220>
 8006008:	89ab      	ldrh	r3, [r5, #12]
 800600a:	059a      	lsls	r2, r3, #22
 800600c:	d402      	bmi.n	8006014 <_vfiprintf_r+0x220>
 800600e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006010:	f7ff fe54 	bl	8005cbc <__retarget_lock_release_recursive>
 8006014:	89ab      	ldrh	r3, [r5, #12]
 8006016:	065b      	lsls	r3, r3, #25
 8006018:	f53f af12 	bmi.w	8005e40 <_vfiprintf_r+0x4c>
 800601c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800601e:	e711      	b.n	8005e44 <_vfiprintf_r+0x50>
 8006020:	ab03      	add	r3, sp, #12
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	462a      	mov	r2, r5
 8006026:	4b09      	ldr	r3, [pc, #36]	; (800604c <_vfiprintf_r+0x258>)
 8006028:	a904      	add	r1, sp, #16
 800602a:	4630      	mov	r0, r6
 800602c:	f000 f880 	bl	8006130 <_printf_i>
 8006030:	e7e4      	b.n	8005ffc <_vfiprintf_r+0x208>
 8006032:	bf00      	nop
 8006034:	080073bc 	.word	0x080073bc
 8006038:	080073dc 	.word	0x080073dc
 800603c:	0800739c 	.word	0x0800739c
 8006040:	080073fc 	.word	0x080073fc
 8006044:	08007406 	.word	0x08007406
 8006048:	00000000 	.word	0x00000000
 800604c:	08005dcf 	.word	0x08005dcf
 8006050:	08007402 	.word	0x08007402

08006054 <_printf_common>:
 8006054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006058:	4616      	mov	r6, r2
 800605a:	4699      	mov	r9, r3
 800605c:	688a      	ldr	r2, [r1, #8]
 800605e:	690b      	ldr	r3, [r1, #16]
 8006060:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006064:	4293      	cmp	r3, r2
 8006066:	bfb8      	it	lt
 8006068:	4613      	movlt	r3, r2
 800606a:	6033      	str	r3, [r6, #0]
 800606c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006070:	4607      	mov	r7, r0
 8006072:	460c      	mov	r4, r1
 8006074:	b10a      	cbz	r2, 800607a <_printf_common+0x26>
 8006076:	3301      	adds	r3, #1
 8006078:	6033      	str	r3, [r6, #0]
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	0699      	lsls	r1, r3, #26
 800607e:	bf42      	ittt	mi
 8006080:	6833      	ldrmi	r3, [r6, #0]
 8006082:	3302      	addmi	r3, #2
 8006084:	6033      	strmi	r3, [r6, #0]
 8006086:	6825      	ldr	r5, [r4, #0]
 8006088:	f015 0506 	ands.w	r5, r5, #6
 800608c:	d106      	bne.n	800609c <_printf_common+0x48>
 800608e:	f104 0a19 	add.w	sl, r4, #25
 8006092:	68e3      	ldr	r3, [r4, #12]
 8006094:	6832      	ldr	r2, [r6, #0]
 8006096:	1a9b      	subs	r3, r3, r2
 8006098:	42ab      	cmp	r3, r5
 800609a:	dc26      	bgt.n	80060ea <_printf_common+0x96>
 800609c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060a0:	1e13      	subs	r3, r2, #0
 80060a2:	6822      	ldr	r2, [r4, #0]
 80060a4:	bf18      	it	ne
 80060a6:	2301      	movne	r3, #1
 80060a8:	0692      	lsls	r2, r2, #26
 80060aa:	d42b      	bmi.n	8006104 <_printf_common+0xb0>
 80060ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060b0:	4649      	mov	r1, r9
 80060b2:	4638      	mov	r0, r7
 80060b4:	47c0      	blx	r8
 80060b6:	3001      	adds	r0, #1
 80060b8:	d01e      	beq.n	80060f8 <_printf_common+0xa4>
 80060ba:	6823      	ldr	r3, [r4, #0]
 80060bc:	68e5      	ldr	r5, [r4, #12]
 80060be:	6832      	ldr	r2, [r6, #0]
 80060c0:	f003 0306 	and.w	r3, r3, #6
 80060c4:	2b04      	cmp	r3, #4
 80060c6:	bf08      	it	eq
 80060c8:	1aad      	subeq	r5, r5, r2
 80060ca:	68a3      	ldr	r3, [r4, #8]
 80060cc:	6922      	ldr	r2, [r4, #16]
 80060ce:	bf0c      	ite	eq
 80060d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060d4:	2500      	movne	r5, #0
 80060d6:	4293      	cmp	r3, r2
 80060d8:	bfc4      	itt	gt
 80060da:	1a9b      	subgt	r3, r3, r2
 80060dc:	18ed      	addgt	r5, r5, r3
 80060de:	2600      	movs	r6, #0
 80060e0:	341a      	adds	r4, #26
 80060e2:	42b5      	cmp	r5, r6
 80060e4:	d11a      	bne.n	800611c <_printf_common+0xc8>
 80060e6:	2000      	movs	r0, #0
 80060e8:	e008      	b.n	80060fc <_printf_common+0xa8>
 80060ea:	2301      	movs	r3, #1
 80060ec:	4652      	mov	r2, sl
 80060ee:	4649      	mov	r1, r9
 80060f0:	4638      	mov	r0, r7
 80060f2:	47c0      	blx	r8
 80060f4:	3001      	adds	r0, #1
 80060f6:	d103      	bne.n	8006100 <_printf_common+0xac>
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
 80060fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006100:	3501      	adds	r5, #1
 8006102:	e7c6      	b.n	8006092 <_printf_common+0x3e>
 8006104:	18e1      	adds	r1, r4, r3
 8006106:	1c5a      	adds	r2, r3, #1
 8006108:	2030      	movs	r0, #48	; 0x30
 800610a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800610e:	4422      	add	r2, r4
 8006110:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006114:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006118:	3302      	adds	r3, #2
 800611a:	e7c7      	b.n	80060ac <_printf_common+0x58>
 800611c:	2301      	movs	r3, #1
 800611e:	4622      	mov	r2, r4
 8006120:	4649      	mov	r1, r9
 8006122:	4638      	mov	r0, r7
 8006124:	47c0      	blx	r8
 8006126:	3001      	adds	r0, #1
 8006128:	d0e6      	beq.n	80060f8 <_printf_common+0xa4>
 800612a:	3601      	adds	r6, #1
 800612c:	e7d9      	b.n	80060e2 <_printf_common+0x8e>
	...

08006130 <_printf_i>:
 8006130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006134:	7e0f      	ldrb	r7, [r1, #24]
 8006136:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006138:	2f78      	cmp	r7, #120	; 0x78
 800613a:	4691      	mov	r9, r2
 800613c:	4680      	mov	r8, r0
 800613e:	460c      	mov	r4, r1
 8006140:	469a      	mov	sl, r3
 8006142:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006146:	d807      	bhi.n	8006158 <_printf_i+0x28>
 8006148:	2f62      	cmp	r7, #98	; 0x62
 800614a:	d80a      	bhi.n	8006162 <_printf_i+0x32>
 800614c:	2f00      	cmp	r7, #0
 800614e:	f000 80d8 	beq.w	8006302 <_printf_i+0x1d2>
 8006152:	2f58      	cmp	r7, #88	; 0x58
 8006154:	f000 80a3 	beq.w	800629e <_printf_i+0x16e>
 8006158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800615c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006160:	e03a      	b.n	80061d8 <_printf_i+0xa8>
 8006162:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006166:	2b15      	cmp	r3, #21
 8006168:	d8f6      	bhi.n	8006158 <_printf_i+0x28>
 800616a:	a101      	add	r1, pc, #4	; (adr r1, 8006170 <_printf_i+0x40>)
 800616c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006170:	080061c9 	.word	0x080061c9
 8006174:	080061dd 	.word	0x080061dd
 8006178:	08006159 	.word	0x08006159
 800617c:	08006159 	.word	0x08006159
 8006180:	08006159 	.word	0x08006159
 8006184:	08006159 	.word	0x08006159
 8006188:	080061dd 	.word	0x080061dd
 800618c:	08006159 	.word	0x08006159
 8006190:	08006159 	.word	0x08006159
 8006194:	08006159 	.word	0x08006159
 8006198:	08006159 	.word	0x08006159
 800619c:	080062e9 	.word	0x080062e9
 80061a0:	0800620d 	.word	0x0800620d
 80061a4:	080062cb 	.word	0x080062cb
 80061a8:	08006159 	.word	0x08006159
 80061ac:	08006159 	.word	0x08006159
 80061b0:	0800630b 	.word	0x0800630b
 80061b4:	08006159 	.word	0x08006159
 80061b8:	0800620d 	.word	0x0800620d
 80061bc:	08006159 	.word	0x08006159
 80061c0:	08006159 	.word	0x08006159
 80061c4:	080062d3 	.word	0x080062d3
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	1d1a      	adds	r2, r3, #4
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	602a      	str	r2, [r5, #0]
 80061d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061d8:	2301      	movs	r3, #1
 80061da:	e0a3      	b.n	8006324 <_printf_i+0x1f4>
 80061dc:	6820      	ldr	r0, [r4, #0]
 80061de:	6829      	ldr	r1, [r5, #0]
 80061e0:	0606      	lsls	r6, r0, #24
 80061e2:	f101 0304 	add.w	r3, r1, #4
 80061e6:	d50a      	bpl.n	80061fe <_printf_i+0xce>
 80061e8:	680e      	ldr	r6, [r1, #0]
 80061ea:	602b      	str	r3, [r5, #0]
 80061ec:	2e00      	cmp	r6, #0
 80061ee:	da03      	bge.n	80061f8 <_printf_i+0xc8>
 80061f0:	232d      	movs	r3, #45	; 0x2d
 80061f2:	4276      	negs	r6, r6
 80061f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061f8:	485e      	ldr	r0, [pc, #376]	; (8006374 <_printf_i+0x244>)
 80061fa:	230a      	movs	r3, #10
 80061fc:	e019      	b.n	8006232 <_printf_i+0x102>
 80061fe:	680e      	ldr	r6, [r1, #0]
 8006200:	602b      	str	r3, [r5, #0]
 8006202:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006206:	bf18      	it	ne
 8006208:	b236      	sxthne	r6, r6
 800620a:	e7ef      	b.n	80061ec <_printf_i+0xbc>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	6820      	ldr	r0, [r4, #0]
 8006210:	1d19      	adds	r1, r3, #4
 8006212:	6029      	str	r1, [r5, #0]
 8006214:	0601      	lsls	r1, r0, #24
 8006216:	d501      	bpl.n	800621c <_printf_i+0xec>
 8006218:	681e      	ldr	r6, [r3, #0]
 800621a:	e002      	b.n	8006222 <_printf_i+0xf2>
 800621c:	0646      	lsls	r6, r0, #25
 800621e:	d5fb      	bpl.n	8006218 <_printf_i+0xe8>
 8006220:	881e      	ldrh	r6, [r3, #0]
 8006222:	4854      	ldr	r0, [pc, #336]	; (8006374 <_printf_i+0x244>)
 8006224:	2f6f      	cmp	r7, #111	; 0x6f
 8006226:	bf0c      	ite	eq
 8006228:	2308      	moveq	r3, #8
 800622a:	230a      	movne	r3, #10
 800622c:	2100      	movs	r1, #0
 800622e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006232:	6865      	ldr	r5, [r4, #4]
 8006234:	60a5      	str	r5, [r4, #8]
 8006236:	2d00      	cmp	r5, #0
 8006238:	bfa2      	ittt	ge
 800623a:	6821      	ldrge	r1, [r4, #0]
 800623c:	f021 0104 	bicge.w	r1, r1, #4
 8006240:	6021      	strge	r1, [r4, #0]
 8006242:	b90e      	cbnz	r6, 8006248 <_printf_i+0x118>
 8006244:	2d00      	cmp	r5, #0
 8006246:	d04d      	beq.n	80062e4 <_printf_i+0x1b4>
 8006248:	4615      	mov	r5, r2
 800624a:	fbb6 f1f3 	udiv	r1, r6, r3
 800624e:	fb03 6711 	mls	r7, r3, r1, r6
 8006252:	5dc7      	ldrb	r7, [r0, r7]
 8006254:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006258:	4637      	mov	r7, r6
 800625a:	42bb      	cmp	r3, r7
 800625c:	460e      	mov	r6, r1
 800625e:	d9f4      	bls.n	800624a <_printf_i+0x11a>
 8006260:	2b08      	cmp	r3, #8
 8006262:	d10b      	bne.n	800627c <_printf_i+0x14c>
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	07de      	lsls	r6, r3, #31
 8006268:	d508      	bpl.n	800627c <_printf_i+0x14c>
 800626a:	6923      	ldr	r3, [r4, #16]
 800626c:	6861      	ldr	r1, [r4, #4]
 800626e:	4299      	cmp	r1, r3
 8006270:	bfde      	ittt	le
 8006272:	2330      	movle	r3, #48	; 0x30
 8006274:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006278:	f105 35ff 	addle.w	r5, r5, #4294967295
 800627c:	1b52      	subs	r2, r2, r5
 800627e:	6122      	str	r2, [r4, #16]
 8006280:	f8cd a000 	str.w	sl, [sp]
 8006284:	464b      	mov	r3, r9
 8006286:	aa03      	add	r2, sp, #12
 8006288:	4621      	mov	r1, r4
 800628a:	4640      	mov	r0, r8
 800628c:	f7ff fee2 	bl	8006054 <_printf_common>
 8006290:	3001      	adds	r0, #1
 8006292:	d14c      	bne.n	800632e <_printf_i+0x1fe>
 8006294:	f04f 30ff 	mov.w	r0, #4294967295
 8006298:	b004      	add	sp, #16
 800629a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800629e:	4835      	ldr	r0, [pc, #212]	; (8006374 <_printf_i+0x244>)
 80062a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80062a4:	6829      	ldr	r1, [r5, #0]
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	f851 6b04 	ldr.w	r6, [r1], #4
 80062ac:	6029      	str	r1, [r5, #0]
 80062ae:	061d      	lsls	r5, r3, #24
 80062b0:	d514      	bpl.n	80062dc <_printf_i+0x1ac>
 80062b2:	07df      	lsls	r7, r3, #31
 80062b4:	bf44      	itt	mi
 80062b6:	f043 0320 	orrmi.w	r3, r3, #32
 80062ba:	6023      	strmi	r3, [r4, #0]
 80062bc:	b91e      	cbnz	r6, 80062c6 <_printf_i+0x196>
 80062be:	6823      	ldr	r3, [r4, #0]
 80062c0:	f023 0320 	bic.w	r3, r3, #32
 80062c4:	6023      	str	r3, [r4, #0]
 80062c6:	2310      	movs	r3, #16
 80062c8:	e7b0      	b.n	800622c <_printf_i+0xfc>
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	f043 0320 	orr.w	r3, r3, #32
 80062d0:	6023      	str	r3, [r4, #0]
 80062d2:	2378      	movs	r3, #120	; 0x78
 80062d4:	4828      	ldr	r0, [pc, #160]	; (8006378 <_printf_i+0x248>)
 80062d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062da:	e7e3      	b.n	80062a4 <_printf_i+0x174>
 80062dc:	0659      	lsls	r1, r3, #25
 80062de:	bf48      	it	mi
 80062e0:	b2b6      	uxthmi	r6, r6
 80062e2:	e7e6      	b.n	80062b2 <_printf_i+0x182>
 80062e4:	4615      	mov	r5, r2
 80062e6:	e7bb      	b.n	8006260 <_printf_i+0x130>
 80062e8:	682b      	ldr	r3, [r5, #0]
 80062ea:	6826      	ldr	r6, [r4, #0]
 80062ec:	6961      	ldr	r1, [r4, #20]
 80062ee:	1d18      	adds	r0, r3, #4
 80062f0:	6028      	str	r0, [r5, #0]
 80062f2:	0635      	lsls	r5, r6, #24
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	d501      	bpl.n	80062fc <_printf_i+0x1cc>
 80062f8:	6019      	str	r1, [r3, #0]
 80062fa:	e002      	b.n	8006302 <_printf_i+0x1d2>
 80062fc:	0670      	lsls	r0, r6, #25
 80062fe:	d5fb      	bpl.n	80062f8 <_printf_i+0x1c8>
 8006300:	8019      	strh	r1, [r3, #0]
 8006302:	2300      	movs	r3, #0
 8006304:	6123      	str	r3, [r4, #16]
 8006306:	4615      	mov	r5, r2
 8006308:	e7ba      	b.n	8006280 <_printf_i+0x150>
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	1d1a      	adds	r2, r3, #4
 800630e:	602a      	str	r2, [r5, #0]
 8006310:	681d      	ldr	r5, [r3, #0]
 8006312:	6862      	ldr	r2, [r4, #4]
 8006314:	2100      	movs	r1, #0
 8006316:	4628      	mov	r0, r5
 8006318:	f7f9 ff72 	bl	8000200 <memchr>
 800631c:	b108      	cbz	r0, 8006322 <_printf_i+0x1f2>
 800631e:	1b40      	subs	r0, r0, r5
 8006320:	6060      	str	r0, [r4, #4]
 8006322:	6863      	ldr	r3, [r4, #4]
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	2300      	movs	r3, #0
 8006328:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800632c:	e7a8      	b.n	8006280 <_printf_i+0x150>
 800632e:	6923      	ldr	r3, [r4, #16]
 8006330:	462a      	mov	r2, r5
 8006332:	4649      	mov	r1, r9
 8006334:	4640      	mov	r0, r8
 8006336:	47d0      	blx	sl
 8006338:	3001      	adds	r0, #1
 800633a:	d0ab      	beq.n	8006294 <_printf_i+0x164>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	079b      	lsls	r3, r3, #30
 8006340:	d413      	bmi.n	800636a <_printf_i+0x23a>
 8006342:	68e0      	ldr	r0, [r4, #12]
 8006344:	9b03      	ldr	r3, [sp, #12]
 8006346:	4298      	cmp	r0, r3
 8006348:	bfb8      	it	lt
 800634a:	4618      	movlt	r0, r3
 800634c:	e7a4      	b.n	8006298 <_printf_i+0x168>
 800634e:	2301      	movs	r3, #1
 8006350:	4632      	mov	r2, r6
 8006352:	4649      	mov	r1, r9
 8006354:	4640      	mov	r0, r8
 8006356:	47d0      	blx	sl
 8006358:	3001      	adds	r0, #1
 800635a:	d09b      	beq.n	8006294 <_printf_i+0x164>
 800635c:	3501      	adds	r5, #1
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	9903      	ldr	r1, [sp, #12]
 8006362:	1a5b      	subs	r3, r3, r1
 8006364:	42ab      	cmp	r3, r5
 8006366:	dcf2      	bgt.n	800634e <_printf_i+0x21e>
 8006368:	e7eb      	b.n	8006342 <_printf_i+0x212>
 800636a:	2500      	movs	r5, #0
 800636c:	f104 0619 	add.w	r6, r4, #25
 8006370:	e7f5      	b.n	800635e <_printf_i+0x22e>
 8006372:	bf00      	nop
 8006374:	0800740d 	.word	0x0800740d
 8006378:	0800741e 	.word	0x0800741e

0800637c <siscanf>:
 800637c:	b40e      	push	{r1, r2, r3}
 800637e:	b510      	push	{r4, lr}
 8006380:	b09f      	sub	sp, #124	; 0x7c
 8006382:	ac21      	add	r4, sp, #132	; 0x84
 8006384:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006388:	f854 2b04 	ldr.w	r2, [r4], #4
 800638c:	9201      	str	r2, [sp, #4]
 800638e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006392:	9004      	str	r0, [sp, #16]
 8006394:	9008      	str	r0, [sp, #32]
 8006396:	f7f9 ff1b 	bl	80001d0 <strlen>
 800639a:	4b0c      	ldr	r3, [pc, #48]	; (80063cc <siscanf+0x50>)
 800639c:	9005      	str	r0, [sp, #20]
 800639e:	9009      	str	r0, [sp, #36]	; 0x24
 80063a0:	930d      	str	r3, [sp, #52]	; 0x34
 80063a2:	480b      	ldr	r0, [pc, #44]	; (80063d0 <siscanf+0x54>)
 80063a4:	9a01      	ldr	r2, [sp, #4]
 80063a6:	6800      	ldr	r0, [r0, #0]
 80063a8:	9403      	str	r4, [sp, #12]
 80063aa:	2300      	movs	r3, #0
 80063ac:	9311      	str	r3, [sp, #68]	; 0x44
 80063ae:	9316      	str	r3, [sp, #88]	; 0x58
 80063b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80063b4:	f8ad 301e 	strh.w	r3, [sp, #30]
 80063b8:	a904      	add	r1, sp, #16
 80063ba:	4623      	mov	r3, r4
 80063bc:	f000 f9ca 	bl	8006754 <__ssvfiscanf_r>
 80063c0:	b01f      	add	sp, #124	; 0x7c
 80063c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063c6:	b003      	add	sp, #12
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	080063f7 	.word	0x080063f7
 80063d0:	2000003c 	.word	0x2000003c

080063d4 <__sread>:
 80063d4:	b510      	push	{r4, lr}
 80063d6:	460c      	mov	r4, r1
 80063d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063dc:	f000 fc84 	bl	8006ce8 <_read_r>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	bfab      	itete	ge
 80063e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80063e6:	89a3      	ldrhlt	r3, [r4, #12]
 80063e8:	181b      	addge	r3, r3, r0
 80063ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80063ee:	bfac      	ite	ge
 80063f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80063f2:	81a3      	strhlt	r3, [r4, #12]
 80063f4:	bd10      	pop	{r4, pc}

080063f6 <__seofread>:
 80063f6:	2000      	movs	r0, #0
 80063f8:	4770      	bx	lr

080063fa <__swrite>:
 80063fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063fe:	461f      	mov	r7, r3
 8006400:	898b      	ldrh	r3, [r1, #12]
 8006402:	05db      	lsls	r3, r3, #23
 8006404:	4605      	mov	r5, r0
 8006406:	460c      	mov	r4, r1
 8006408:	4616      	mov	r6, r2
 800640a:	d505      	bpl.n	8006418 <__swrite+0x1e>
 800640c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006410:	2302      	movs	r3, #2
 8006412:	2200      	movs	r2, #0
 8006414:	f000 f902 	bl	800661c <_lseek_r>
 8006418:	89a3      	ldrh	r3, [r4, #12]
 800641a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800641e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006422:	81a3      	strh	r3, [r4, #12]
 8006424:	4632      	mov	r2, r6
 8006426:	463b      	mov	r3, r7
 8006428:	4628      	mov	r0, r5
 800642a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800642e:	f000 b89d 	b.w	800656c <_write_r>

08006432 <__sseek>:
 8006432:	b510      	push	{r4, lr}
 8006434:	460c      	mov	r4, r1
 8006436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800643a:	f000 f8ef 	bl	800661c <_lseek_r>
 800643e:	1c43      	adds	r3, r0, #1
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	bf15      	itete	ne
 8006444:	6560      	strne	r0, [r4, #84]	; 0x54
 8006446:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800644a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800644e:	81a3      	strheq	r3, [r4, #12]
 8006450:	bf18      	it	ne
 8006452:	81a3      	strhne	r3, [r4, #12]
 8006454:	bd10      	pop	{r4, pc}

08006456 <__sclose>:
 8006456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800645a:	f000 b8a1 	b.w	80065a0 <_close_r>

0800645e <strcpy>:
 800645e:	4603      	mov	r3, r0
 8006460:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006464:	f803 2b01 	strb.w	r2, [r3], #1
 8006468:	2a00      	cmp	r2, #0
 800646a:	d1f9      	bne.n	8006460 <strcpy+0x2>
 800646c:	4770      	bx	lr
	...

08006470 <_strtoul_l.constprop.0>:
 8006470:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006474:	4f36      	ldr	r7, [pc, #216]	; (8006550 <_strtoul_l.constprop.0+0xe0>)
 8006476:	4686      	mov	lr, r0
 8006478:	460d      	mov	r5, r1
 800647a:	4628      	mov	r0, r5
 800647c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006480:	5de6      	ldrb	r6, [r4, r7]
 8006482:	f016 0608 	ands.w	r6, r6, #8
 8006486:	d1f8      	bne.n	800647a <_strtoul_l.constprop.0+0xa>
 8006488:	2c2d      	cmp	r4, #45	; 0x2d
 800648a:	d12f      	bne.n	80064ec <_strtoul_l.constprop.0+0x7c>
 800648c:	782c      	ldrb	r4, [r5, #0]
 800648e:	2601      	movs	r6, #1
 8006490:	1c85      	adds	r5, r0, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d057      	beq.n	8006546 <_strtoul_l.constprop.0+0xd6>
 8006496:	2b10      	cmp	r3, #16
 8006498:	d109      	bne.n	80064ae <_strtoul_l.constprop.0+0x3e>
 800649a:	2c30      	cmp	r4, #48	; 0x30
 800649c:	d107      	bne.n	80064ae <_strtoul_l.constprop.0+0x3e>
 800649e:	7828      	ldrb	r0, [r5, #0]
 80064a0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80064a4:	2858      	cmp	r0, #88	; 0x58
 80064a6:	d149      	bne.n	800653c <_strtoul_l.constprop.0+0xcc>
 80064a8:	786c      	ldrb	r4, [r5, #1]
 80064aa:	2310      	movs	r3, #16
 80064ac:	3502      	adds	r5, #2
 80064ae:	f04f 38ff 	mov.w	r8, #4294967295
 80064b2:	2700      	movs	r7, #0
 80064b4:	fbb8 f8f3 	udiv	r8, r8, r3
 80064b8:	fb03 f908 	mul.w	r9, r3, r8
 80064bc:	ea6f 0909 	mvn.w	r9, r9
 80064c0:	4638      	mov	r0, r7
 80064c2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80064c6:	f1bc 0f09 	cmp.w	ip, #9
 80064ca:	d814      	bhi.n	80064f6 <_strtoul_l.constprop.0+0x86>
 80064cc:	4664      	mov	r4, ip
 80064ce:	42a3      	cmp	r3, r4
 80064d0:	dd22      	ble.n	8006518 <_strtoul_l.constprop.0+0xa8>
 80064d2:	2f00      	cmp	r7, #0
 80064d4:	db1d      	blt.n	8006512 <_strtoul_l.constprop.0+0xa2>
 80064d6:	4580      	cmp	r8, r0
 80064d8:	d31b      	bcc.n	8006512 <_strtoul_l.constprop.0+0xa2>
 80064da:	d101      	bne.n	80064e0 <_strtoul_l.constprop.0+0x70>
 80064dc:	45a1      	cmp	r9, r4
 80064de:	db18      	blt.n	8006512 <_strtoul_l.constprop.0+0xa2>
 80064e0:	fb00 4003 	mla	r0, r0, r3, r4
 80064e4:	2701      	movs	r7, #1
 80064e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064ea:	e7ea      	b.n	80064c2 <_strtoul_l.constprop.0+0x52>
 80064ec:	2c2b      	cmp	r4, #43	; 0x2b
 80064ee:	bf04      	itt	eq
 80064f0:	782c      	ldrbeq	r4, [r5, #0]
 80064f2:	1c85      	addeq	r5, r0, #2
 80064f4:	e7cd      	b.n	8006492 <_strtoul_l.constprop.0+0x22>
 80064f6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80064fa:	f1bc 0f19 	cmp.w	ip, #25
 80064fe:	d801      	bhi.n	8006504 <_strtoul_l.constprop.0+0x94>
 8006500:	3c37      	subs	r4, #55	; 0x37
 8006502:	e7e4      	b.n	80064ce <_strtoul_l.constprop.0+0x5e>
 8006504:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006508:	f1bc 0f19 	cmp.w	ip, #25
 800650c:	d804      	bhi.n	8006518 <_strtoul_l.constprop.0+0xa8>
 800650e:	3c57      	subs	r4, #87	; 0x57
 8006510:	e7dd      	b.n	80064ce <_strtoul_l.constprop.0+0x5e>
 8006512:	f04f 37ff 	mov.w	r7, #4294967295
 8006516:	e7e6      	b.n	80064e6 <_strtoul_l.constprop.0+0x76>
 8006518:	2f00      	cmp	r7, #0
 800651a:	da07      	bge.n	800652c <_strtoul_l.constprop.0+0xbc>
 800651c:	2322      	movs	r3, #34	; 0x22
 800651e:	f8ce 3000 	str.w	r3, [lr]
 8006522:	f04f 30ff 	mov.w	r0, #4294967295
 8006526:	b932      	cbnz	r2, 8006536 <_strtoul_l.constprop.0+0xc6>
 8006528:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800652c:	b106      	cbz	r6, 8006530 <_strtoul_l.constprop.0+0xc0>
 800652e:	4240      	negs	r0, r0
 8006530:	2a00      	cmp	r2, #0
 8006532:	d0f9      	beq.n	8006528 <_strtoul_l.constprop.0+0xb8>
 8006534:	b107      	cbz	r7, 8006538 <_strtoul_l.constprop.0+0xc8>
 8006536:	1e69      	subs	r1, r5, #1
 8006538:	6011      	str	r1, [r2, #0]
 800653a:	e7f5      	b.n	8006528 <_strtoul_l.constprop.0+0xb8>
 800653c:	2430      	movs	r4, #48	; 0x30
 800653e:	2b00      	cmp	r3, #0
 8006540:	d1b5      	bne.n	80064ae <_strtoul_l.constprop.0+0x3e>
 8006542:	2308      	movs	r3, #8
 8006544:	e7b3      	b.n	80064ae <_strtoul_l.constprop.0+0x3e>
 8006546:	2c30      	cmp	r4, #48	; 0x30
 8006548:	d0a9      	beq.n	800649e <_strtoul_l.constprop.0+0x2e>
 800654a:	230a      	movs	r3, #10
 800654c:	e7af      	b.n	80064ae <_strtoul_l.constprop.0+0x3e>
 800654e:	bf00      	nop
 8006550:	08007430 	.word	0x08007430

08006554 <_strtoul_r>:
 8006554:	f7ff bf8c 	b.w	8006470 <_strtoul_l.constprop.0>

08006558 <strtoul>:
 8006558:	4613      	mov	r3, r2
 800655a:	460a      	mov	r2, r1
 800655c:	4601      	mov	r1, r0
 800655e:	4802      	ldr	r0, [pc, #8]	; (8006568 <strtoul+0x10>)
 8006560:	6800      	ldr	r0, [r0, #0]
 8006562:	f7ff bf85 	b.w	8006470 <_strtoul_l.constprop.0>
 8006566:	bf00      	nop
 8006568:	2000003c 	.word	0x2000003c

0800656c <_write_r>:
 800656c:	b538      	push	{r3, r4, r5, lr}
 800656e:	4d07      	ldr	r5, [pc, #28]	; (800658c <_write_r+0x20>)
 8006570:	4604      	mov	r4, r0
 8006572:	4608      	mov	r0, r1
 8006574:	4611      	mov	r1, r2
 8006576:	2200      	movs	r2, #0
 8006578:	602a      	str	r2, [r5, #0]
 800657a:	461a      	mov	r2, r3
 800657c:	f7fa fc4d 	bl	8000e1a <_write>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_write_r+0x1e>
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	b103      	cbz	r3, 800658a <_write_r+0x1e>
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	20000284 	.word	0x20000284

08006590 <abort>:
 8006590:	b508      	push	{r3, lr}
 8006592:	2006      	movs	r0, #6
 8006594:	f000 fc1a 	bl	8006dcc <raise>
 8006598:	2001      	movs	r0, #1
 800659a:	f7fa fc23 	bl	8000de4 <_exit>
	...

080065a0 <_close_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d06      	ldr	r5, [pc, #24]	; (80065bc <_close_r+0x1c>)
 80065a4:	2300      	movs	r3, #0
 80065a6:	4604      	mov	r4, r0
 80065a8:	4608      	mov	r0, r1
 80065aa:	602b      	str	r3, [r5, #0]
 80065ac:	f7fa fc7e 	bl	8000eac <_close>
 80065b0:	1c43      	adds	r3, r0, #1
 80065b2:	d102      	bne.n	80065ba <_close_r+0x1a>
 80065b4:	682b      	ldr	r3, [r5, #0]
 80065b6:	b103      	cbz	r3, 80065ba <_close_r+0x1a>
 80065b8:	6023      	str	r3, [r4, #0]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	20000284 	.word	0x20000284

080065c0 <__env_lock>:
 80065c0:	4801      	ldr	r0, [pc, #4]	; (80065c8 <__env_lock+0x8>)
 80065c2:	f7ff bb79 	b.w	8005cb8 <__retarget_lock_acquire_recursive>
 80065c6:	bf00      	nop
 80065c8:	2000027c 	.word	0x2000027c

080065cc <__env_unlock>:
 80065cc:	4801      	ldr	r0, [pc, #4]	; (80065d4 <__env_unlock+0x8>)
 80065ce:	f7ff bb75 	b.w	8005cbc <__retarget_lock_release_recursive>
 80065d2:	bf00      	nop
 80065d4:	2000027c 	.word	0x2000027c

080065d8 <_fstat_r>:
 80065d8:	b538      	push	{r3, r4, r5, lr}
 80065da:	4d07      	ldr	r5, [pc, #28]	; (80065f8 <_fstat_r+0x20>)
 80065dc:	2300      	movs	r3, #0
 80065de:	4604      	mov	r4, r0
 80065e0:	4608      	mov	r0, r1
 80065e2:	4611      	mov	r1, r2
 80065e4:	602b      	str	r3, [r5, #0]
 80065e6:	f7fa fc6d 	bl	8000ec4 <_fstat>
 80065ea:	1c43      	adds	r3, r0, #1
 80065ec:	d102      	bne.n	80065f4 <_fstat_r+0x1c>
 80065ee:	682b      	ldr	r3, [r5, #0]
 80065f0:	b103      	cbz	r3, 80065f4 <_fstat_r+0x1c>
 80065f2:	6023      	str	r3, [r4, #0]
 80065f4:	bd38      	pop	{r3, r4, r5, pc}
 80065f6:	bf00      	nop
 80065f8:	20000284 	.word	0x20000284

080065fc <_isatty_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	; (8006618 <_isatty_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fa fc6c 	bl	8000ee4 <_isatty>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_isatty_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_isatty_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	20000284 	.word	0x20000284

0800661c <_lseek_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d07      	ldr	r5, [pc, #28]	; (800663c <_lseek_r+0x20>)
 8006620:	4604      	mov	r4, r0
 8006622:	4608      	mov	r0, r1
 8006624:	4611      	mov	r1, r2
 8006626:	2200      	movs	r2, #0
 8006628:	602a      	str	r2, [r5, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	f7fa fc65 	bl	8000efa <_lseek>
 8006630:	1c43      	adds	r3, r0, #1
 8006632:	d102      	bne.n	800663a <_lseek_r+0x1e>
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	b103      	cbz	r3, 800663a <_lseek_r+0x1e>
 8006638:	6023      	str	r3, [r4, #0]
 800663a:	bd38      	pop	{r3, r4, r5, pc}
 800663c:	20000284 	.word	0x20000284

08006640 <_realloc_r>:
 8006640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006644:	4680      	mov	r8, r0
 8006646:	4614      	mov	r4, r2
 8006648:	460e      	mov	r6, r1
 800664a:	b921      	cbnz	r1, 8006656 <_realloc_r+0x16>
 800664c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006650:	4611      	mov	r1, r2
 8006652:	f7fe bc35 	b.w	8004ec0 <_malloc_r>
 8006656:	b92a      	cbnz	r2, 8006664 <_realloc_r+0x24>
 8006658:	f7fe fbc6 	bl	8004de8 <_free_r>
 800665c:	4625      	mov	r5, r4
 800665e:	4628      	mov	r0, r5
 8006660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006664:	f000 fc8c 	bl	8006f80 <_malloc_usable_size_r>
 8006668:	4284      	cmp	r4, r0
 800666a:	4607      	mov	r7, r0
 800666c:	d802      	bhi.n	8006674 <_realloc_r+0x34>
 800666e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006672:	d812      	bhi.n	800669a <_realloc_r+0x5a>
 8006674:	4621      	mov	r1, r4
 8006676:	4640      	mov	r0, r8
 8006678:	f7fe fc22 	bl	8004ec0 <_malloc_r>
 800667c:	4605      	mov	r5, r0
 800667e:	2800      	cmp	r0, #0
 8006680:	d0ed      	beq.n	800665e <_realloc_r+0x1e>
 8006682:	42bc      	cmp	r4, r7
 8006684:	4622      	mov	r2, r4
 8006686:	4631      	mov	r1, r6
 8006688:	bf28      	it	cs
 800668a:	463a      	movcs	r2, r7
 800668c:	f7fe f924 	bl	80048d8 <memcpy>
 8006690:	4631      	mov	r1, r6
 8006692:	4640      	mov	r0, r8
 8006694:	f7fe fba8 	bl	8004de8 <_free_r>
 8006698:	e7e1      	b.n	800665e <_realloc_r+0x1e>
 800669a:	4635      	mov	r5, r6
 800669c:	e7df      	b.n	800665e <_realloc_r+0x1e>

0800669e <_sungetc_r>:
 800669e:	b538      	push	{r3, r4, r5, lr}
 80066a0:	1c4b      	adds	r3, r1, #1
 80066a2:	4614      	mov	r4, r2
 80066a4:	d103      	bne.n	80066ae <_sungetc_r+0x10>
 80066a6:	f04f 35ff 	mov.w	r5, #4294967295
 80066aa:	4628      	mov	r0, r5
 80066ac:	bd38      	pop	{r3, r4, r5, pc}
 80066ae:	8993      	ldrh	r3, [r2, #12]
 80066b0:	f023 0320 	bic.w	r3, r3, #32
 80066b4:	8193      	strh	r3, [r2, #12]
 80066b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80066b8:	6852      	ldr	r2, [r2, #4]
 80066ba:	b2cd      	uxtb	r5, r1
 80066bc:	b18b      	cbz	r3, 80066e2 <_sungetc_r+0x44>
 80066be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80066c0:	4293      	cmp	r3, r2
 80066c2:	dd08      	ble.n	80066d6 <_sungetc_r+0x38>
 80066c4:	6823      	ldr	r3, [r4, #0]
 80066c6:	1e5a      	subs	r2, r3, #1
 80066c8:	6022      	str	r2, [r4, #0]
 80066ca:	f803 5c01 	strb.w	r5, [r3, #-1]
 80066ce:	6863      	ldr	r3, [r4, #4]
 80066d0:	3301      	adds	r3, #1
 80066d2:	6063      	str	r3, [r4, #4]
 80066d4:	e7e9      	b.n	80066aa <_sungetc_r+0xc>
 80066d6:	4621      	mov	r1, r4
 80066d8:	f000 fc18 	bl	8006f0c <__submore>
 80066dc:	2800      	cmp	r0, #0
 80066de:	d0f1      	beq.n	80066c4 <_sungetc_r+0x26>
 80066e0:	e7e1      	b.n	80066a6 <_sungetc_r+0x8>
 80066e2:	6921      	ldr	r1, [r4, #16]
 80066e4:	6823      	ldr	r3, [r4, #0]
 80066e6:	b151      	cbz	r1, 80066fe <_sungetc_r+0x60>
 80066e8:	4299      	cmp	r1, r3
 80066ea:	d208      	bcs.n	80066fe <_sungetc_r+0x60>
 80066ec:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80066f0:	42a9      	cmp	r1, r5
 80066f2:	d104      	bne.n	80066fe <_sungetc_r+0x60>
 80066f4:	3b01      	subs	r3, #1
 80066f6:	3201      	adds	r2, #1
 80066f8:	6023      	str	r3, [r4, #0]
 80066fa:	6062      	str	r2, [r4, #4]
 80066fc:	e7d5      	b.n	80066aa <_sungetc_r+0xc>
 80066fe:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8006702:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006706:	6363      	str	r3, [r4, #52]	; 0x34
 8006708:	2303      	movs	r3, #3
 800670a:	63a3      	str	r3, [r4, #56]	; 0x38
 800670c:	4623      	mov	r3, r4
 800670e:	f803 5f46 	strb.w	r5, [r3, #70]!
 8006712:	6023      	str	r3, [r4, #0]
 8006714:	2301      	movs	r3, #1
 8006716:	e7dc      	b.n	80066d2 <_sungetc_r+0x34>

08006718 <__ssrefill_r>:
 8006718:	b510      	push	{r4, lr}
 800671a:	460c      	mov	r4, r1
 800671c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800671e:	b169      	cbz	r1, 800673c <__ssrefill_r+0x24>
 8006720:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006724:	4299      	cmp	r1, r3
 8006726:	d001      	beq.n	800672c <__ssrefill_r+0x14>
 8006728:	f7fe fb5e 	bl	8004de8 <_free_r>
 800672c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800672e:	6063      	str	r3, [r4, #4]
 8006730:	2000      	movs	r0, #0
 8006732:	6360      	str	r0, [r4, #52]	; 0x34
 8006734:	b113      	cbz	r3, 800673c <__ssrefill_r+0x24>
 8006736:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006738:	6023      	str	r3, [r4, #0]
 800673a:	bd10      	pop	{r4, pc}
 800673c:	6923      	ldr	r3, [r4, #16]
 800673e:	6023      	str	r3, [r4, #0]
 8006740:	2300      	movs	r3, #0
 8006742:	6063      	str	r3, [r4, #4]
 8006744:	89a3      	ldrh	r3, [r4, #12]
 8006746:	f043 0320 	orr.w	r3, r3, #32
 800674a:	81a3      	strh	r3, [r4, #12]
 800674c:	f04f 30ff 	mov.w	r0, #4294967295
 8006750:	e7f3      	b.n	800673a <__ssrefill_r+0x22>
	...

08006754 <__ssvfiscanf_r>:
 8006754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006758:	460c      	mov	r4, r1
 800675a:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800675e:	2100      	movs	r1, #0
 8006760:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8006764:	49a6      	ldr	r1, [pc, #664]	; (8006a00 <__ssvfiscanf_r+0x2ac>)
 8006766:	91a0      	str	r1, [sp, #640]	; 0x280
 8006768:	f10d 0804 	add.w	r8, sp, #4
 800676c:	49a5      	ldr	r1, [pc, #660]	; (8006a04 <__ssvfiscanf_r+0x2b0>)
 800676e:	4fa6      	ldr	r7, [pc, #664]	; (8006a08 <__ssvfiscanf_r+0x2b4>)
 8006770:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8006a0c <__ssvfiscanf_r+0x2b8>
 8006774:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8006778:	4606      	mov	r6, r0
 800677a:	91a1      	str	r1, [sp, #644]	; 0x284
 800677c:	9300      	str	r3, [sp, #0]
 800677e:	7813      	ldrb	r3, [r2, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 815a 	beq.w	8006a3a <__ssvfiscanf_r+0x2e6>
 8006786:	5dd9      	ldrb	r1, [r3, r7]
 8006788:	f011 0108 	ands.w	r1, r1, #8
 800678c:	f102 0501 	add.w	r5, r2, #1
 8006790:	d019      	beq.n	80067c6 <__ssvfiscanf_r+0x72>
 8006792:	6863      	ldr	r3, [r4, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	dd0f      	ble.n	80067b8 <__ssvfiscanf_r+0x64>
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	781a      	ldrb	r2, [r3, #0]
 800679c:	5cba      	ldrb	r2, [r7, r2]
 800679e:	0712      	lsls	r2, r2, #28
 80067a0:	d401      	bmi.n	80067a6 <__ssvfiscanf_r+0x52>
 80067a2:	462a      	mov	r2, r5
 80067a4:	e7eb      	b.n	800677e <__ssvfiscanf_r+0x2a>
 80067a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80067a8:	3201      	adds	r2, #1
 80067aa:	9245      	str	r2, [sp, #276]	; 0x114
 80067ac:	6862      	ldr	r2, [r4, #4]
 80067ae:	3301      	adds	r3, #1
 80067b0:	3a01      	subs	r2, #1
 80067b2:	6062      	str	r2, [r4, #4]
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	e7ec      	b.n	8006792 <__ssvfiscanf_r+0x3e>
 80067b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80067ba:	4621      	mov	r1, r4
 80067bc:	4630      	mov	r0, r6
 80067be:	4798      	blx	r3
 80067c0:	2800      	cmp	r0, #0
 80067c2:	d0e9      	beq.n	8006798 <__ssvfiscanf_r+0x44>
 80067c4:	e7ed      	b.n	80067a2 <__ssvfiscanf_r+0x4e>
 80067c6:	2b25      	cmp	r3, #37	; 0x25
 80067c8:	d012      	beq.n	80067f0 <__ssvfiscanf_r+0x9c>
 80067ca:	469a      	mov	sl, r3
 80067cc:	6863      	ldr	r3, [r4, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	f340 8091 	ble.w	80068f6 <__ssvfiscanf_r+0x1a2>
 80067d4:	6822      	ldr	r2, [r4, #0]
 80067d6:	7813      	ldrb	r3, [r2, #0]
 80067d8:	4553      	cmp	r3, sl
 80067da:	f040 812e 	bne.w	8006a3a <__ssvfiscanf_r+0x2e6>
 80067de:	6863      	ldr	r3, [r4, #4]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	6063      	str	r3, [r4, #4]
 80067e4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80067e6:	3201      	adds	r2, #1
 80067e8:	3301      	adds	r3, #1
 80067ea:	6022      	str	r2, [r4, #0]
 80067ec:	9345      	str	r3, [sp, #276]	; 0x114
 80067ee:	e7d8      	b.n	80067a2 <__ssvfiscanf_r+0x4e>
 80067f0:	9141      	str	r1, [sp, #260]	; 0x104
 80067f2:	9143      	str	r1, [sp, #268]	; 0x10c
 80067f4:	7853      	ldrb	r3, [r2, #1]
 80067f6:	2b2a      	cmp	r3, #42	; 0x2a
 80067f8:	bf02      	ittt	eq
 80067fa:	2310      	moveq	r3, #16
 80067fc:	1c95      	addeq	r5, r2, #2
 80067fe:	9341      	streq	r3, [sp, #260]	; 0x104
 8006800:	220a      	movs	r2, #10
 8006802:	46aa      	mov	sl, r5
 8006804:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006808:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800680c:	2b09      	cmp	r3, #9
 800680e:	d91d      	bls.n	800684c <__ssvfiscanf_r+0xf8>
 8006810:	487e      	ldr	r0, [pc, #504]	; (8006a0c <__ssvfiscanf_r+0x2b8>)
 8006812:	2203      	movs	r2, #3
 8006814:	f7f9 fcf4 	bl	8000200 <memchr>
 8006818:	b140      	cbz	r0, 800682c <__ssvfiscanf_r+0xd8>
 800681a:	2301      	movs	r3, #1
 800681c:	eba0 0009 	sub.w	r0, r0, r9
 8006820:	fa03 f000 	lsl.w	r0, r3, r0
 8006824:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006826:	4318      	orrs	r0, r3
 8006828:	9041      	str	r0, [sp, #260]	; 0x104
 800682a:	4655      	mov	r5, sl
 800682c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006830:	2b78      	cmp	r3, #120	; 0x78
 8006832:	d806      	bhi.n	8006842 <__ssvfiscanf_r+0xee>
 8006834:	2b57      	cmp	r3, #87	; 0x57
 8006836:	d810      	bhi.n	800685a <__ssvfiscanf_r+0x106>
 8006838:	2b25      	cmp	r3, #37	; 0x25
 800683a:	d0c6      	beq.n	80067ca <__ssvfiscanf_r+0x76>
 800683c:	d856      	bhi.n	80068ec <__ssvfiscanf_r+0x198>
 800683e:	2b00      	cmp	r3, #0
 8006840:	d064      	beq.n	800690c <__ssvfiscanf_r+0x1b8>
 8006842:	2303      	movs	r3, #3
 8006844:	9347      	str	r3, [sp, #284]	; 0x11c
 8006846:	230a      	movs	r3, #10
 8006848:	9342      	str	r3, [sp, #264]	; 0x108
 800684a:	e071      	b.n	8006930 <__ssvfiscanf_r+0x1dc>
 800684c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800684e:	fb02 1103 	mla	r1, r2, r3, r1
 8006852:	3930      	subs	r1, #48	; 0x30
 8006854:	9143      	str	r1, [sp, #268]	; 0x10c
 8006856:	4655      	mov	r5, sl
 8006858:	e7d3      	b.n	8006802 <__ssvfiscanf_r+0xae>
 800685a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800685e:	2a20      	cmp	r2, #32
 8006860:	d8ef      	bhi.n	8006842 <__ssvfiscanf_r+0xee>
 8006862:	a101      	add	r1, pc, #4	; (adr r1, 8006868 <__ssvfiscanf_r+0x114>)
 8006864:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006868:	0800691b 	.word	0x0800691b
 800686c:	08006843 	.word	0x08006843
 8006870:	08006843 	.word	0x08006843
 8006874:	08006979 	.word	0x08006979
 8006878:	08006843 	.word	0x08006843
 800687c:	08006843 	.word	0x08006843
 8006880:	08006843 	.word	0x08006843
 8006884:	08006843 	.word	0x08006843
 8006888:	08006843 	.word	0x08006843
 800688c:	08006843 	.word	0x08006843
 8006890:	08006843 	.word	0x08006843
 8006894:	0800698f 	.word	0x0800698f
 8006898:	08006965 	.word	0x08006965
 800689c:	080068f3 	.word	0x080068f3
 80068a0:	080068f3 	.word	0x080068f3
 80068a4:	080068f3 	.word	0x080068f3
 80068a8:	08006843 	.word	0x08006843
 80068ac:	08006969 	.word	0x08006969
 80068b0:	08006843 	.word	0x08006843
 80068b4:	08006843 	.word	0x08006843
 80068b8:	08006843 	.word	0x08006843
 80068bc:	08006843 	.word	0x08006843
 80068c0:	0800699f 	.word	0x0800699f
 80068c4:	08006971 	.word	0x08006971
 80068c8:	08006913 	.word	0x08006913
 80068cc:	08006843 	.word	0x08006843
 80068d0:	08006843 	.word	0x08006843
 80068d4:	0800699b 	.word	0x0800699b
 80068d8:	08006843 	.word	0x08006843
 80068dc:	08006965 	.word	0x08006965
 80068e0:	08006843 	.word	0x08006843
 80068e4:	08006843 	.word	0x08006843
 80068e8:	0800691b 	.word	0x0800691b
 80068ec:	3b45      	subs	r3, #69	; 0x45
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d8a7      	bhi.n	8006842 <__ssvfiscanf_r+0xee>
 80068f2:	2305      	movs	r3, #5
 80068f4:	e01b      	b.n	800692e <__ssvfiscanf_r+0x1da>
 80068f6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80068f8:	4621      	mov	r1, r4
 80068fa:	4630      	mov	r0, r6
 80068fc:	4798      	blx	r3
 80068fe:	2800      	cmp	r0, #0
 8006900:	f43f af68 	beq.w	80067d4 <__ssvfiscanf_r+0x80>
 8006904:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006906:	2800      	cmp	r0, #0
 8006908:	f040 808d 	bne.w	8006a26 <__ssvfiscanf_r+0x2d2>
 800690c:	f04f 30ff 	mov.w	r0, #4294967295
 8006910:	e08f      	b.n	8006a32 <__ssvfiscanf_r+0x2de>
 8006912:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8006914:	f042 0220 	orr.w	r2, r2, #32
 8006918:	9241      	str	r2, [sp, #260]	; 0x104
 800691a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800691c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006920:	9241      	str	r2, [sp, #260]	; 0x104
 8006922:	2210      	movs	r2, #16
 8006924:	2b6f      	cmp	r3, #111	; 0x6f
 8006926:	9242      	str	r2, [sp, #264]	; 0x108
 8006928:	bf34      	ite	cc
 800692a:	2303      	movcc	r3, #3
 800692c:	2304      	movcs	r3, #4
 800692e:	9347      	str	r3, [sp, #284]	; 0x11c
 8006930:	6863      	ldr	r3, [r4, #4]
 8006932:	2b00      	cmp	r3, #0
 8006934:	dd42      	ble.n	80069bc <__ssvfiscanf_r+0x268>
 8006936:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006938:	0659      	lsls	r1, r3, #25
 800693a:	d404      	bmi.n	8006946 <__ssvfiscanf_r+0x1f2>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	781a      	ldrb	r2, [r3, #0]
 8006940:	5cba      	ldrb	r2, [r7, r2]
 8006942:	0712      	lsls	r2, r2, #28
 8006944:	d441      	bmi.n	80069ca <__ssvfiscanf_r+0x276>
 8006946:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006948:	2b02      	cmp	r3, #2
 800694a:	dc50      	bgt.n	80069ee <__ssvfiscanf_r+0x29a>
 800694c:	466b      	mov	r3, sp
 800694e:	4622      	mov	r2, r4
 8006950:	a941      	add	r1, sp, #260	; 0x104
 8006952:	4630      	mov	r0, r6
 8006954:	f000 f876 	bl	8006a44 <_scanf_chars>
 8006958:	2801      	cmp	r0, #1
 800695a:	d06e      	beq.n	8006a3a <__ssvfiscanf_r+0x2e6>
 800695c:	2802      	cmp	r0, #2
 800695e:	f47f af20 	bne.w	80067a2 <__ssvfiscanf_r+0x4e>
 8006962:	e7cf      	b.n	8006904 <__ssvfiscanf_r+0x1b0>
 8006964:	220a      	movs	r2, #10
 8006966:	e7dd      	b.n	8006924 <__ssvfiscanf_r+0x1d0>
 8006968:	2300      	movs	r3, #0
 800696a:	9342      	str	r3, [sp, #264]	; 0x108
 800696c:	2303      	movs	r3, #3
 800696e:	e7de      	b.n	800692e <__ssvfiscanf_r+0x1da>
 8006970:	2308      	movs	r3, #8
 8006972:	9342      	str	r3, [sp, #264]	; 0x108
 8006974:	2304      	movs	r3, #4
 8006976:	e7da      	b.n	800692e <__ssvfiscanf_r+0x1da>
 8006978:	4629      	mov	r1, r5
 800697a:	4640      	mov	r0, r8
 800697c:	f000 f9c6 	bl	8006d0c <__sccl>
 8006980:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006986:	9341      	str	r3, [sp, #260]	; 0x104
 8006988:	4605      	mov	r5, r0
 800698a:	2301      	movs	r3, #1
 800698c:	e7cf      	b.n	800692e <__ssvfiscanf_r+0x1da>
 800698e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8006990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006994:	9341      	str	r3, [sp, #260]	; 0x104
 8006996:	2300      	movs	r3, #0
 8006998:	e7c9      	b.n	800692e <__ssvfiscanf_r+0x1da>
 800699a:	2302      	movs	r3, #2
 800699c:	e7c7      	b.n	800692e <__ssvfiscanf_r+0x1da>
 800699e:	9841      	ldr	r0, [sp, #260]	; 0x104
 80069a0:	06c3      	lsls	r3, r0, #27
 80069a2:	f53f aefe 	bmi.w	80067a2 <__ssvfiscanf_r+0x4e>
 80069a6:	9b00      	ldr	r3, [sp, #0]
 80069a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80069aa:	1d19      	adds	r1, r3, #4
 80069ac:	9100      	str	r1, [sp, #0]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f010 0f01 	tst.w	r0, #1
 80069b4:	bf14      	ite	ne
 80069b6:	801a      	strhne	r2, [r3, #0]
 80069b8:	601a      	streq	r2, [r3, #0]
 80069ba:	e6f2      	b.n	80067a2 <__ssvfiscanf_r+0x4e>
 80069bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80069be:	4621      	mov	r1, r4
 80069c0:	4630      	mov	r0, r6
 80069c2:	4798      	blx	r3
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d0b6      	beq.n	8006936 <__ssvfiscanf_r+0x1e2>
 80069c8:	e79c      	b.n	8006904 <__ssvfiscanf_r+0x1b0>
 80069ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80069cc:	3201      	adds	r2, #1
 80069ce:	9245      	str	r2, [sp, #276]	; 0x114
 80069d0:	6862      	ldr	r2, [r4, #4]
 80069d2:	3a01      	subs	r2, #1
 80069d4:	2a00      	cmp	r2, #0
 80069d6:	6062      	str	r2, [r4, #4]
 80069d8:	dd02      	ble.n	80069e0 <__ssvfiscanf_r+0x28c>
 80069da:	3301      	adds	r3, #1
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	e7ad      	b.n	800693c <__ssvfiscanf_r+0x1e8>
 80069e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80069e2:	4621      	mov	r1, r4
 80069e4:	4630      	mov	r0, r6
 80069e6:	4798      	blx	r3
 80069e8:	2800      	cmp	r0, #0
 80069ea:	d0a7      	beq.n	800693c <__ssvfiscanf_r+0x1e8>
 80069ec:	e78a      	b.n	8006904 <__ssvfiscanf_r+0x1b0>
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	dc0e      	bgt.n	8006a10 <__ssvfiscanf_r+0x2bc>
 80069f2:	466b      	mov	r3, sp
 80069f4:	4622      	mov	r2, r4
 80069f6:	a941      	add	r1, sp, #260	; 0x104
 80069f8:	4630      	mov	r0, r6
 80069fa:	f000 f87d 	bl	8006af8 <_scanf_i>
 80069fe:	e7ab      	b.n	8006958 <__ssvfiscanf_r+0x204>
 8006a00:	0800669f 	.word	0x0800669f
 8006a04:	08006719 	.word	0x08006719
 8006a08:	08007430 	.word	0x08007430
 8006a0c:	08007402 	.word	0x08007402
 8006a10:	4b0b      	ldr	r3, [pc, #44]	; (8006a40 <__ssvfiscanf_r+0x2ec>)
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f43f aec5 	beq.w	80067a2 <__ssvfiscanf_r+0x4e>
 8006a18:	466b      	mov	r3, sp
 8006a1a:	4622      	mov	r2, r4
 8006a1c:	a941      	add	r1, sp, #260	; 0x104
 8006a1e:	4630      	mov	r0, r6
 8006a20:	f3af 8000 	nop.w
 8006a24:	e798      	b.n	8006958 <__ssvfiscanf_r+0x204>
 8006a26:	89a3      	ldrh	r3, [r4, #12]
 8006a28:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006a2c:	bf18      	it	ne
 8006a2e:	f04f 30ff 	movne.w	r0, #4294967295
 8006a32:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8006a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a3a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8006a3c:	e7f9      	b.n	8006a32 <__ssvfiscanf_r+0x2de>
 8006a3e:	bf00      	nop
 8006a40:	00000000 	.word	0x00000000

08006a44 <_scanf_chars>:
 8006a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a48:	4615      	mov	r5, r2
 8006a4a:	688a      	ldr	r2, [r1, #8]
 8006a4c:	4680      	mov	r8, r0
 8006a4e:	460c      	mov	r4, r1
 8006a50:	b932      	cbnz	r2, 8006a60 <_scanf_chars+0x1c>
 8006a52:	698a      	ldr	r2, [r1, #24]
 8006a54:	2a00      	cmp	r2, #0
 8006a56:	bf0c      	ite	eq
 8006a58:	2201      	moveq	r2, #1
 8006a5a:	f04f 32ff 	movne.w	r2, #4294967295
 8006a5e:	608a      	str	r2, [r1, #8]
 8006a60:	6822      	ldr	r2, [r4, #0]
 8006a62:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8006af4 <_scanf_chars+0xb0>
 8006a66:	06d1      	lsls	r1, r2, #27
 8006a68:	bf5f      	itttt	pl
 8006a6a:	681a      	ldrpl	r2, [r3, #0]
 8006a6c:	1d11      	addpl	r1, r2, #4
 8006a6e:	6019      	strpl	r1, [r3, #0]
 8006a70:	6816      	ldrpl	r6, [r2, #0]
 8006a72:	2700      	movs	r7, #0
 8006a74:	69a0      	ldr	r0, [r4, #24]
 8006a76:	b188      	cbz	r0, 8006a9c <_scanf_chars+0x58>
 8006a78:	2801      	cmp	r0, #1
 8006a7a:	d107      	bne.n	8006a8c <_scanf_chars+0x48>
 8006a7c:	682a      	ldr	r2, [r5, #0]
 8006a7e:	7811      	ldrb	r1, [r2, #0]
 8006a80:	6962      	ldr	r2, [r4, #20]
 8006a82:	5c52      	ldrb	r2, [r2, r1]
 8006a84:	b952      	cbnz	r2, 8006a9c <_scanf_chars+0x58>
 8006a86:	2f00      	cmp	r7, #0
 8006a88:	d031      	beq.n	8006aee <_scanf_chars+0xaa>
 8006a8a:	e022      	b.n	8006ad2 <_scanf_chars+0x8e>
 8006a8c:	2802      	cmp	r0, #2
 8006a8e:	d120      	bne.n	8006ad2 <_scanf_chars+0x8e>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	f813 3009 	ldrb.w	r3, [r3, r9]
 8006a98:	071b      	lsls	r3, r3, #28
 8006a9a:	d41a      	bmi.n	8006ad2 <_scanf_chars+0x8e>
 8006a9c:	6823      	ldr	r3, [r4, #0]
 8006a9e:	06da      	lsls	r2, r3, #27
 8006aa0:	bf5e      	ittt	pl
 8006aa2:	682b      	ldrpl	r3, [r5, #0]
 8006aa4:	781b      	ldrbpl	r3, [r3, #0]
 8006aa6:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006aaa:	682a      	ldr	r2, [r5, #0]
 8006aac:	686b      	ldr	r3, [r5, #4]
 8006aae:	3201      	adds	r2, #1
 8006ab0:	602a      	str	r2, [r5, #0]
 8006ab2:	68a2      	ldr	r2, [r4, #8]
 8006ab4:	3b01      	subs	r3, #1
 8006ab6:	3a01      	subs	r2, #1
 8006ab8:	606b      	str	r3, [r5, #4]
 8006aba:	3701      	adds	r7, #1
 8006abc:	60a2      	str	r2, [r4, #8]
 8006abe:	b142      	cbz	r2, 8006ad2 <_scanf_chars+0x8e>
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	dcd7      	bgt.n	8006a74 <_scanf_chars+0x30>
 8006ac4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006ac8:	4629      	mov	r1, r5
 8006aca:	4640      	mov	r0, r8
 8006acc:	4798      	blx	r3
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	d0d0      	beq.n	8006a74 <_scanf_chars+0x30>
 8006ad2:	6823      	ldr	r3, [r4, #0]
 8006ad4:	f013 0310 	ands.w	r3, r3, #16
 8006ad8:	d105      	bne.n	8006ae6 <_scanf_chars+0xa2>
 8006ada:	68e2      	ldr	r2, [r4, #12]
 8006adc:	3201      	adds	r2, #1
 8006ade:	60e2      	str	r2, [r4, #12]
 8006ae0:	69a2      	ldr	r2, [r4, #24]
 8006ae2:	b102      	cbz	r2, 8006ae6 <_scanf_chars+0xa2>
 8006ae4:	7033      	strb	r3, [r6, #0]
 8006ae6:	6923      	ldr	r3, [r4, #16]
 8006ae8:	443b      	add	r3, r7
 8006aea:	6123      	str	r3, [r4, #16]
 8006aec:	2000      	movs	r0, #0
 8006aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006af2:	bf00      	nop
 8006af4:	08007430 	.word	0x08007430

08006af8 <_scanf_i>:
 8006af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	4698      	mov	r8, r3
 8006afe:	4b76      	ldr	r3, [pc, #472]	; (8006cd8 <_scanf_i+0x1e0>)
 8006b00:	460c      	mov	r4, r1
 8006b02:	4682      	mov	sl, r0
 8006b04:	4616      	mov	r6, r2
 8006b06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	ab03      	add	r3, sp, #12
 8006b0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006b12:	4b72      	ldr	r3, [pc, #456]	; (8006cdc <_scanf_i+0x1e4>)
 8006b14:	69a1      	ldr	r1, [r4, #24]
 8006b16:	4a72      	ldr	r2, [pc, #456]	; (8006ce0 <_scanf_i+0x1e8>)
 8006b18:	2903      	cmp	r1, #3
 8006b1a:	bf18      	it	ne
 8006b1c:	461a      	movne	r2, r3
 8006b1e:	68a3      	ldr	r3, [r4, #8]
 8006b20:	9201      	str	r2, [sp, #4]
 8006b22:	1e5a      	subs	r2, r3, #1
 8006b24:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006b28:	bf88      	it	hi
 8006b2a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006b2e:	4627      	mov	r7, r4
 8006b30:	bf82      	ittt	hi
 8006b32:	eb03 0905 	addhi.w	r9, r3, r5
 8006b36:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006b3a:	60a3      	strhi	r3, [r4, #8]
 8006b3c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006b40:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8006b44:	bf98      	it	ls
 8006b46:	f04f 0900 	movls.w	r9, #0
 8006b4a:	6023      	str	r3, [r4, #0]
 8006b4c:	463d      	mov	r5, r7
 8006b4e:	f04f 0b00 	mov.w	fp, #0
 8006b52:	6831      	ldr	r1, [r6, #0]
 8006b54:	ab03      	add	r3, sp, #12
 8006b56:	7809      	ldrb	r1, [r1, #0]
 8006b58:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	f7f9 fb4f 	bl	8000200 <memchr>
 8006b62:	b328      	cbz	r0, 8006bb0 <_scanf_i+0xb8>
 8006b64:	f1bb 0f01 	cmp.w	fp, #1
 8006b68:	d159      	bne.n	8006c1e <_scanf_i+0x126>
 8006b6a:	6862      	ldr	r2, [r4, #4]
 8006b6c:	b92a      	cbnz	r2, 8006b7a <_scanf_i+0x82>
 8006b6e:	6822      	ldr	r2, [r4, #0]
 8006b70:	2308      	movs	r3, #8
 8006b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b76:	6063      	str	r3, [r4, #4]
 8006b78:	6022      	str	r2, [r4, #0]
 8006b7a:	6822      	ldr	r2, [r4, #0]
 8006b7c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8006b80:	6022      	str	r2, [r4, #0]
 8006b82:	68a2      	ldr	r2, [r4, #8]
 8006b84:	1e51      	subs	r1, r2, #1
 8006b86:	60a1      	str	r1, [r4, #8]
 8006b88:	b192      	cbz	r2, 8006bb0 <_scanf_i+0xb8>
 8006b8a:	6832      	ldr	r2, [r6, #0]
 8006b8c:	1c51      	adds	r1, r2, #1
 8006b8e:	6031      	str	r1, [r6, #0]
 8006b90:	7812      	ldrb	r2, [r2, #0]
 8006b92:	f805 2b01 	strb.w	r2, [r5], #1
 8006b96:	6872      	ldr	r2, [r6, #4]
 8006b98:	3a01      	subs	r2, #1
 8006b9a:	2a00      	cmp	r2, #0
 8006b9c:	6072      	str	r2, [r6, #4]
 8006b9e:	dc07      	bgt.n	8006bb0 <_scanf_i+0xb8>
 8006ba0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8006ba4:	4631      	mov	r1, r6
 8006ba6:	4650      	mov	r0, sl
 8006ba8:	4790      	blx	r2
 8006baa:	2800      	cmp	r0, #0
 8006bac:	f040 8085 	bne.w	8006cba <_scanf_i+0x1c2>
 8006bb0:	f10b 0b01 	add.w	fp, fp, #1
 8006bb4:	f1bb 0f03 	cmp.w	fp, #3
 8006bb8:	d1cb      	bne.n	8006b52 <_scanf_i+0x5a>
 8006bba:	6863      	ldr	r3, [r4, #4]
 8006bbc:	b90b      	cbnz	r3, 8006bc2 <_scanf_i+0xca>
 8006bbe:	230a      	movs	r3, #10
 8006bc0:	6063      	str	r3, [r4, #4]
 8006bc2:	6863      	ldr	r3, [r4, #4]
 8006bc4:	4947      	ldr	r1, [pc, #284]	; (8006ce4 <_scanf_i+0x1ec>)
 8006bc6:	6960      	ldr	r0, [r4, #20]
 8006bc8:	1ac9      	subs	r1, r1, r3
 8006bca:	f000 f89f 	bl	8006d0c <__sccl>
 8006bce:	f04f 0b00 	mov.w	fp, #0
 8006bd2:	68a3      	ldr	r3, [r4, #8]
 8006bd4:	6822      	ldr	r2, [r4, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d03d      	beq.n	8006c56 <_scanf_i+0x15e>
 8006bda:	6831      	ldr	r1, [r6, #0]
 8006bdc:	6960      	ldr	r0, [r4, #20]
 8006bde:	f891 c000 	ldrb.w	ip, [r1]
 8006be2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006be6:	2800      	cmp	r0, #0
 8006be8:	d035      	beq.n	8006c56 <_scanf_i+0x15e>
 8006bea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8006bee:	d124      	bne.n	8006c3a <_scanf_i+0x142>
 8006bf0:	0510      	lsls	r0, r2, #20
 8006bf2:	d522      	bpl.n	8006c3a <_scanf_i+0x142>
 8006bf4:	f10b 0b01 	add.w	fp, fp, #1
 8006bf8:	f1b9 0f00 	cmp.w	r9, #0
 8006bfc:	d003      	beq.n	8006c06 <_scanf_i+0x10e>
 8006bfe:	3301      	adds	r3, #1
 8006c00:	f109 39ff 	add.w	r9, r9, #4294967295
 8006c04:	60a3      	str	r3, [r4, #8]
 8006c06:	6873      	ldr	r3, [r6, #4]
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	6073      	str	r3, [r6, #4]
 8006c0e:	dd1b      	ble.n	8006c48 <_scanf_i+0x150>
 8006c10:	6833      	ldr	r3, [r6, #0]
 8006c12:	3301      	adds	r3, #1
 8006c14:	6033      	str	r3, [r6, #0]
 8006c16:	68a3      	ldr	r3, [r4, #8]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	60a3      	str	r3, [r4, #8]
 8006c1c:	e7d9      	b.n	8006bd2 <_scanf_i+0xda>
 8006c1e:	f1bb 0f02 	cmp.w	fp, #2
 8006c22:	d1ae      	bne.n	8006b82 <_scanf_i+0x8a>
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8006c2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8006c2e:	d1bf      	bne.n	8006bb0 <_scanf_i+0xb8>
 8006c30:	2310      	movs	r3, #16
 8006c32:	6063      	str	r3, [r4, #4]
 8006c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c38:	e7a2      	b.n	8006b80 <_scanf_i+0x88>
 8006c3a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8006c3e:	6022      	str	r2, [r4, #0]
 8006c40:	780b      	ldrb	r3, [r1, #0]
 8006c42:	f805 3b01 	strb.w	r3, [r5], #1
 8006c46:	e7de      	b.n	8006c06 <_scanf_i+0x10e>
 8006c48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	4650      	mov	r0, sl
 8006c50:	4798      	blx	r3
 8006c52:	2800      	cmp	r0, #0
 8006c54:	d0df      	beq.n	8006c16 <_scanf_i+0x11e>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	05db      	lsls	r3, r3, #23
 8006c5a:	d50d      	bpl.n	8006c78 <_scanf_i+0x180>
 8006c5c:	42bd      	cmp	r5, r7
 8006c5e:	d909      	bls.n	8006c74 <_scanf_i+0x17c>
 8006c60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006c64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c68:	4632      	mov	r2, r6
 8006c6a:	4650      	mov	r0, sl
 8006c6c:	4798      	blx	r3
 8006c6e:	f105 39ff 	add.w	r9, r5, #4294967295
 8006c72:	464d      	mov	r5, r9
 8006c74:	42bd      	cmp	r5, r7
 8006c76:	d02d      	beq.n	8006cd4 <_scanf_i+0x1dc>
 8006c78:	6822      	ldr	r2, [r4, #0]
 8006c7a:	f012 0210 	ands.w	r2, r2, #16
 8006c7e:	d113      	bne.n	8006ca8 <_scanf_i+0x1b0>
 8006c80:	702a      	strb	r2, [r5, #0]
 8006c82:	6863      	ldr	r3, [r4, #4]
 8006c84:	9e01      	ldr	r6, [sp, #4]
 8006c86:	4639      	mov	r1, r7
 8006c88:	4650      	mov	r0, sl
 8006c8a:	47b0      	blx	r6
 8006c8c:	6821      	ldr	r1, [r4, #0]
 8006c8e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c92:	f011 0f20 	tst.w	r1, #32
 8006c96:	d013      	beq.n	8006cc0 <_scanf_i+0x1c8>
 8006c98:	1d1a      	adds	r2, r3, #4
 8006c9a:	f8c8 2000 	str.w	r2, [r8]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6018      	str	r0, [r3, #0]
 8006ca2:	68e3      	ldr	r3, [r4, #12]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	60e3      	str	r3, [r4, #12]
 8006ca8:	1bed      	subs	r5, r5, r7
 8006caa:	44ab      	add	fp, r5
 8006cac:	6925      	ldr	r5, [r4, #16]
 8006cae:	445d      	add	r5, fp
 8006cb0:	6125      	str	r5, [r4, #16]
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	b007      	add	sp, #28
 8006cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cba:	f04f 0b00 	mov.w	fp, #0
 8006cbe:	e7ca      	b.n	8006c56 <_scanf_i+0x15e>
 8006cc0:	1d1a      	adds	r2, r3, #4
 8006cc2:	f8c8 2000 	str.w	r2, [r8]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f011 0f01 	tst.w	r1, #1
 8006ccc:	bf14      	ite	ne
 8006cce:	8018      	strhne	r0, [r3, #0]
 8006cd0:	6018      	streq	r0, [r3, #0]
 8006cd2:	e7e6      	b.n	8006ca2 <_scanf_i+0x1aa>
 8006cd4:	2001      	movs	r0, #1
 8006cd6:	e7ed      	b.n	8006cb4 <_scanf_i+0x1bc>
 8006cd8:	08007198 	.word	0x08007198
 8006cdc:	08006555 	.word	0x08006555
 8006ce0:	08006f09 	.word	0x08006f09
 8006ce4:	08007549 	.word	0x08007549

08006ce8 <_read_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4d07      	ldr	r5, [pc, #28]	; (8006d08 <_read_r+0x20>)
 8006cec:	4604      	mov	r4, r0
 8006cee:	4608      	mov	r0, r1
 8006cf0:	4611      	mov	r1, r2
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	602a      	str	r2, [r5, #0]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f7fa f87e 	bl	8000df8 <_read>
 8006cfc:	1c43      	adds	r3, r0, #1
 8006cfe:	d102      	bne.n	8006d06 <_read_r+0x1e>
 8006d00:	682b      	ldr	r3, [r5, #0]
 8006d02:	b103      	cbz	r3, 8006d06 <_read_r+0x1e>
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	bd38      	pop	{r3, r4, r5, pc}
 8006d08:	20000284 	.word	0x20000284

08006d0c <__sccl>:
 8006d0c:	b570      	push	{r4, r5, r6, lr}
 8006d0e:	780b      	ldrb	r3, [r1, #0]
 8006d10:	4604      	mov	r4, r0
 8006d12:	2b5e      	cmp	r3, #94	; 0x5e
 8006d14:	bf0b      	itete	eq
 8006d16:	784b      	ldrbeq	r3, [r1, #1]
 8006d18:	1c48      	addne	r0, r1, #1
 8006d1a:	1c88      	addeq	r0, r1, #2
 8006d1c:	2200      	movne	r2, #0
 8006d1e:	bf08      	it	eq
 8006d20:	2201      	moveq	r2, #1
 8006d22:	1e61      	subs	r1, r4, #1
 8006d24:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8006d28:	f801 2f01 	strb.w	r2, [r1, #1]!
 8006d2c:	42a9      	cmp	r1, r5
 8006d2e:	d1fb      	bne.n	8006d28 <__sccl+0x1c>
 8006d30:	b90b      	cbnz	r3, 8006d36 <__sccl+0x2a>
 8006d32:	3801      	subs	r0, #1
 8006d34:	bd70      	pop	{r4, r5, r6, pc}
 8006d36:	f082 0201 	eor.w	r2, r2, #1
 8006d3a:	54e2      	strb	r2, [r4, r3]
 8006d3c:	4605      	mov	r5, r0
 8006d3e:	4628      	mov	r0, r5
 8006d40:	f810 1b01 	ldrb.w	r1, [r0], #1
 8006d44:	292d      	cmp	r1, #45	; 0x2d
 8006d46:	d006      	beq.n	8006d56 <__sccl+0x4a>
 8006d48:	295d      	cmp	r1, #93	; 0x5d
 8006d4a:	d0f3      	beq.n	8006d34 <__sccl+0x28>
 8006d4c:	b909      	cbnz	r1, 8006d52 <__sccl+0x46>
 8006d4e:	4628      	mov	r0, r5
 8006d50:	e7f0      	b.n	8006d34 <__sccl+0x28>
 8006d52:	460b      	mov	r3, r1
 8006d54:	e7f1      	b.n	8006d3a <__sccl+0x2e>
 8006d56:	786e      	ldrb	r6, [r5, #1]
 8006d58:	2e5d      	cmp	r6, #93	; 0x5d
 8006d5a:	d0fa      	beq.n	8006d52 <__sccl+0x46>
 8006d5c:	42b3      	cmp	r3, r6
 8006d5e:	dcf8      	bgt.n	8006d52 <__sccl+0x46>
 8006d60:	3502      	adds	r5, #2
 8006d62:	4619      	mov	r1, r3
 8006d64:	3101      	adds	r1, #1
 8006d66:	428e      	cmp	r6, r1
 8006d68:	5462      	strb	r2, [r4, r1]
 8006d6a:	dcfb      	bgt.n	8006d64 <__sccl+0x58>
 8006d6c:	1af1      	subs	r1, r6, r3
 8006d6e:	3901      	subs	r1, #1
 8006d70:	1c58      	adds	r0, r3, #1
 8006d72:	42b3      	cmp	r3, r6
 8006d74:	bfa8      	it	ge
 8006d76:	2100      	movge	r1, #0
 8006d78:	1843      	adds	r3, r0, r1
 8006d7a:	e7e0      	b.n	8006d3e <__sccl+0x32>

08006d7c <_raise_r>:
 8006d7c:	291f      	cmp	r1, #31
 8006d7e:	b538      	push	{r3, r4, r5, lr}
 8006d80:	4604      	mov	r4, r0
 8006d82:	460d      	mov	r5, r1
 8006d84:	d904      	bls.n	8006d90 <_raise_r+0x14>
 8006d86:	2316      	movs	r3, #22
 8006d88:	6003      	str	r3, [r0, #0]
 8006d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d8e:	bd38      	pop	{r3, r4, r5, pc}
 8006d90:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006d92:	b112      	cbz	r2, 8006d9a <_raise_r+0x1e>
 8006d94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d98:	b94b      	cbnz	r3, 8006dae <_raise_r+0x32>
 8006d9a:	4620      	mov	r0, r4
 8006d9c:	f000 f830 	bl	8006e00 <_getpid_r>
 8006da0:	462a      	mov	r2, r5
 8006da2:	4601      	mov	r1, r0
 8006da4:	4620      	mov	r0, r4
 8006da6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006daa:	f000 b817 	b.w	8006ddc <_kill_r>
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d00a      	beq.n	8006dc8 <_raise_r+0x4c>
 8006db2:	1c59      	adds	r1, r3, #1
 8006db4:	d103      	bne.n	8006dbe <_raise_r+0x42>
 8006db6:	2316      	movs	r3, #22
 8006db8:	6003      	str	r3, [r0, #0]
 8006dba:	2001      	movs	r0, #1
 8006dbc:	e7e7      	b.n	8006d8e <_raise_r+0x12>
 8006dbe:	2400      	movs	r4, #0
 8006dc0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	4798      	blx	r3
 8006dc8:	2000      	movs	r0, #0
 8006dca:	e7e0      	b.n	8006d8e <_raise_r+0x12>

08006dcc <raise>:
 8006dcc:	4b02      	ldr	r3, [pc, #8]	; (8006dd8 <raise+0xc>)
 8006dce:	4601      	mov	r1, r0
 8006dd0:	6818      	ldr	r0, [r3, #0]
 8006dd2:	f7ff bfd3 	b.w	8006d7c <_raise_r>
 8006dd6:	bf00      	nop
 8006dd8:	2000003c 	.word	0x2000003c

08006ddc <_kill_r>:
 8006ddc:	b538      	push	{r3, r4, r5, lr}
 8006dde:	4d07      	ldr	r5, [pc, #28]	; (8006dfc <_kill_r+0x20>)
 8006de0:	2300      	movs	r3, #0
 8006de2:	4604      	mov	r4, r0
 8006de4:	4608      	mov	r0, r1
 8006de6:	4611      	mov	r1, r2
 8006de8:	602b      	str	r3, [r5, #0]
 8006dea:	f7f9 ffeb 	bl	8000dc4 <_kill>
 8006dee:	1c43      	adds	r3, r0, #1
 8006df0:	d102      	bne.n	8006df8 <_kill_r+0x1c>
 8006df2:	682b      	ldr	r3, [r5, #0]
 8006df4:	b103      	cbz	r3, 8006df8 <_kill_r+0x1c>
 8006df6:	6023      	str	r3, [r4, #0]
 8006df8:	bd38      	pop	{r3, r4, r5, pc}
 8006dfa:	bf00      	nop
 8006dfc:	20000284 	.word	0x20000284

08006e00 <_getpid_r>:
 8006e00:	f7f9 bfd8 	b.w	8000db4 <_getpid>

08006e04 <_strtol_l.constprop.0>:
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e0a:	d001      	beq.n	8006e10 <_strtol_l.constprop.0+0xc>
 8006e0c:	2b24      	cmp	r3, #36	; 0x24
 8006e0e:	d906      	bls.n	8006e1e <_strtol_l.constprop.0+0x1a>
 8006e10:	f7fd fc16 	bl	8004640 <__errno>
 8006e14:	2316      	movs	r3, #22
 8006e16:	6003      	str	r3, [r0, #0]
 8006e18:	2000      	movs	r0, #0
 8006e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e1e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006f04 <_strtol_l.constprop.0+0x100>
 8006e22:	460d      	mov	r5, r1
 8006e24:	462e      	mov	r6, r5
 8006e26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e2a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006e2e:	f017 0708 	ands.w	r7, r7, #8
 8006e32:	d1f7      	bne.n	8006e24 <_strtol_l.constprop.0+0x20>
 8006e34:	2c2d      	cmp	r4, #45	; 0x2d
 8006e36:	d132      	bne.n	8006e9e <_strtol_l.constprop.0+0x9a>
 8006e38:	782c      	ldrb	r4, [r5, #0]
 8006e3a:	2701      	movs	r7, #1
 8006e3c:	1cb5      	adds	r5, r6, #2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d05b      	beq.n	8006efa <_strtol_l.constprop.0+0xf6>
 8006e42:	2b10      	cmp	r3, #16
 8006e44:	d109      	bne.n	8006e5a <_strtol_l.constprop.0+0x56>
 8006e46:	2c30      	cmp	r4, #48	; 0x30
 8006e48:	d107      	bne.n	8006e5a <_strtol_l.constprop.0+0x56>
 8006e4a:	782c      	ldrb	r4, [r5, #0]
 8006e4c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006e50:	2c58      	cmp	r4, #88	; 0x58
 8006e52:	d14d      	bne.n	8006ef0 <_strtol_l.constprop.0+0xec>
 8006e54:	786c      	ldrb	r4, [r5, #1]
 8006e56:	2310      	movs	r3, #16
 8006e58:	3502      	adds	r5, #2
 8006e5a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006e5e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e62:	f04f 0c00 	mov.w	ip, #0
 8006e66:	fbb8 f9f3 	udiv	r9, r8, r3
 8006e6a:	4666      	mov	r6, ip
 8006e6c:	fb03 8a19 	mls	sl, r3, r9, r8
 8006e70:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006e74:	f1be 0f09 	cmp.w	lr, #9
 8006e78:	d816      	bhi.n	8006ea8 <_strtol_l.constprop.0+0xa4>
 8006e7a:	4674      	mov	r4, lr
 8006e7c:	42a3      	cmp	r3, r4
 8006e7e:	dd24      	ble.n	8006eca <_strtol_l.constprop.0+0xc6>
 8006e80:	f1bc 0f00 	cmp.w	ip, #0
 8006e84:	db1e      	blt.n	8006ec4 <_strtol_l.constprop.0+0xc0>
 8006e86:	45b1      	cmp	r9, r6
 8006e88:	d31c      	bcc.n	8006ec4 <_strtol_l.constprop.0+0xc0>
 8006e8a:	d101      	bne.n	8006e90 <_strtol_l.constprop.0+0x8c>
 8006e8c:	45a2      	cmp	sl, r4
 8006e8e:	db19      	blt.n	8006ec4 <_strtol_l.constprop.0+0xc0>
 8006e90:	fb06 4603 	mla	r6, r6, r3, r4
 8006e94:	f04f 0c01 	mov.w	ip, #1
 8006e98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e9c:	e7e8      	b.n	8006e70 <_strtol_l.constprop.0+0x6c>
 8006e9e:	2c2b      	cmp	r4, #43	; 0x2b
 8006ea0:	bf04      	itt	eq
 8006ea2:	782c      	ldrbeq	r4, [r5, #0]
 8006ea4:	1cb5      	addeq	r5, r6, #2
 8006ea6:	e7ca      	b.n	8006e3e <_strtol_l.constprop.0+0x3a>
 8006ea8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006eac:	f1be 0f19 	cmp.w	lr, #25
 8006eb0:	d801      	bhi.n	8006eb6 <_strtol_l.constprop.0+0xb2>
 8006eb2:	3c37      	subs	r4, #55	; 0x37
 8006eb4:	e7e2      	b.n	8006e7c <_strtol_l.constprop.0+0x78>
 8006eb6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006eba:	f1be 0f19 	cmp.w	lr, #25
 8006ebe:	d804      	bhi.n	8006eca <_strtol_l.constprop.0+0xc6>
 8006ec0:	3c57      	subs	r4, #87	; 0x57
 8006ec2:	e7db      	b.n	8006e7c <_strtol_l.constprop.0+0x78>
 8006ec4:	f04f 3cff 	mov.w	ip, #4294967295
 8006ec8:	e7e6      	b.n	8006e98 <_strtol_l.constprop.0+0x94>
 8006eca:	f1bc 0f00 	cmp.w	ip, #0
 8006ece:	da05      	bge.n	8006edc <_strtol_l.constprop.0+0xd8>
 8006ed0:	2322      	movs	r3, #34	; 0x22
 8006ed2:	6003      	str	r3, [r0, #0]
 8006ed4:	4646      	mov	r6, r8
 8006ed6:	b942      	cbnz	r2, 8006eea <_strtol_l.constprop.0+0xe6>
 8006ed8:	4630      	mov	r0, r6
 8006eda:	e79e      	b.n	8006e1a <_strtol_l.constprop.0+0x16>
 8006edc:	b107      	cbz	r7, 8006ee0 <_strtol_l.constprop.0+0xdc>
 8006ede:	4276      	negs	r6, r6
 8006ee0:	2a00      	cmp	r2, #0
 8006ee2:	d0f9      	beq.n	8006ed8 <_strtol_l.constprop.0+0xd4>
 8006ee4:	f1bc 0f00 	cmp.w	ip, #0
 8006ee8:	d000      	beq.n	8006eec <_strtol_l.constprop.0+0xe8>
 8006eea:	1e69      	subs	r1, r5, #1
 8006eec:	6011      	str	r1, [r2, #0]
 8006eee:	e7f3      	b.n	8006ed8 <_strtol_l.constprop.0+0xd4>
 8006ef0:	2430      	movs	r4, #48	; 0x30
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1b1      	bne.n	8006e5a <_strtol_l.constprop.0+0x56>
 8006ef6:	2308      	movs	r3, #8
 8006ef8:	e7af      	b.n	8006e5a <_strtol_l.constprop.0+0x56>
 8006efa:	2c30      	cmp	r4, #48	; 0x30
 8006efc:	d0a5      	beq.n	8006e4a <_strtol_l.constprop.0+0x46>
 8006efe:	230a      	movs	r3, #10
 8006f00:	e7ab      	b.n	8006e5a <_strtol_l.constprop.0+0x56>
 8006f02:	bf00      	nop
 8006f04:	08007430 	.word	0x08007430

08006f08 <_strtol_r>:
 8006f08:	f7ff bf7c 	b.w	8006e04 <_strtol_l.constprop.0>

08006f0c <__submore>:
 8006f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f10:	460c      	mov	r4, r1
 8006f12:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006f14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f18:	4299      	cmp	r1, r3
 8006f1a:	d11d      	bne.n	8006f58 <__submore+0x4c>
 8006f1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006f20:	f7fd ffce 	bl	8004ec0 <_malloc_r>
 8006f24:	b918      	cbnz	r0, 8006f2e <__submore+0x22>
 8006f26:	f04f 30ff 	mov.w	r0, #4294967295
 8006f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f32:	63a3      	str	r3, [r4, #56]	; 0x38
 8006f34:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8006f38:	6360      	str	r0, [r4, #52]	; 0x34
 8006f3a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8006f3e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8006f42:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8006f46:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8006f4a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8006f4e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8006f52:	6020      	str	r0, [r4, #0]
 8006f54:	2000      	movs	r0, #0
 8006f56:	e7e8      	b.n	8006f2a <__submore+0x1e>
 8006f58:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8006f5a:	0077      	lsls	r7, r6, #1
 8006f5c:	463a      	mov	r2, r7
 8006f5e:	f7ff fb6f 	bl	8006640 <_realloc_r>
 8006f62:	4605      	mov	r5, r0
 8006f64:	2800      	cmp	r0, #0
 8006f66:	d0de      	beq.n	8006f26 <__submore+0x1a>
 8006f68:	eb00 0806 	add.w	r8, r0, r6
 8006f6c:	4601      	mov	r1, r0
 8006f6e:	4632      	mov	r2, r6
 8006f70:	4640      	mov	r0, r8
 8006f72:	f7fd fcb1 	bl	80048d8 <memcpy>
 8006f76:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8006f7a:	f8c4 8000 	str.w	r8, [r4]
 8006f7e:	e7e9      	b.n	8006f54 <__submore+0x48>

08006f80 <_malloc_usable_size_r>:
 8006f80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f84:	1f18      	subs	r0, r3, #4
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	bfbc      	itt	lt
 8006f8a:	580b      	ldrlt	r3, [r1, r0]
 8006f8c:	18c0      	addlt	r0, r0, r3
 8006f8e:	4770      	bx	lr

08006f90 <_init>:
 8006f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f92:	bf00      	nop
 8006f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f96:	bc08      	pop	{r3}
 8006f98:	469e      	mov	lr, r3
 8006f9a:	4770      	bx	lr

08006f9c <_fini>:
 8006f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f9e:	bf00      	nop
 8006fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fa2:	bc08      	pop	{r3}
 8006fa4:	469e      	mov	lr, r3
 8006fa6:	4770      	bx	lr
