Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec  1 18:38:34 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_receiver_control_sets_placed.rpt
| Design       : uart_receiver
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              21 |            8 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | baud_controller_rx_inst/Rx_sample_ENABLE      | receive_module_inst/receiver_baud_inst/SR[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                               |                                              |                1 |              2 |
|  clk_IBUF_BUFG | baud_controller_rx_inst/Rx_sample_ENABLE      |                                              |                1 |              3 |
|  clk_IBUF_BUFG | receive_module_inst/receiver_baud_inst/SR[0]  | reset_IBUF                                   |                1 |              4 |
|  clk_IBUF_BUFG | receive_module_inst/receiver_baud_inst/E[0]   | reset_IBUF                                   |                5 |              8 |
|  clk_IBUF_BUFG | receive_module_inst/receiver_stages_inst/E[0] | reset_IBUF                                   |                2 |              9 |
|  clk_IBUF_BUFG |                                               | reset_IBUF                                   |                7 |             20 |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+


