// Seed: 1964595868
module module_0 (
    input  wire id_0,
    output tri  id_1,
    output wire id_2,
    input  tri0 id_3
);
  wire id_5;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  logic id_1,
    input  wor   id_2,
    output logic id_3,
    output tri0  id_4
);
  always @(posedge id_0) id_4 = id_0;
  wire id_6, id_7;
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_2
  );
  always_ff if (-1) id_3 <= id_1;
  assign id_6 = id_6;
endmodule
