unsigned long F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nreturn F_2 ( V_4 , V_3 ) ;\r\n}\r\nstatic void F_3 ( unsigned int V_3 , unsigned long V_5 )\r\n{\r\nF_2 ( V_4 , V_3 ) = V_5 ;\r\n}\r\nstatic T_1 F_4 ( struct V_6 * V_7 ,\r\nstruct V_8 * V_9 ,\r\nchar * V_10 )\r\n{\r\nstruct V_3 * V_3 = F_5 ( V_7 , struct V_3 , V_7 ) ;\r\nreturn sprintf ( V_10 , L_1 ,\r\nF_1 ( NULL , V_3 -> V_7 . V_11 ) ) ;\r\n}\r\nstatic T_1 F_6 ( struct V_6 * V_7 ,\r\nstruct V_8 * V_9 ,\r\nconst char * V_10 ,\r\nT_2 V_12 )\r\n{\r\nstruct V_3 * V_3 = F_5 ( V_7 , struct V_3 , V_7 ) ;\r\nint V_13 = V_3 -> V_7 . V_11 , V_14 ;\r\nunsigned long V_15 ;\r\nT_1 V_16 ;\r\nif ( V_12 ) {\r\nV_16 = F_7 ( V_10 , 0 , & V_15 ) ;\r\nif ( V_16 )\r\nreturn V_16 ;\r\nif ( V_15 > V_17 )\r\nreturn - V_18 ;\r\nF_8 ( & V_19 ) ;\r\nF_9 (i, &cpu_topology[this_cpu].core_sibling)\r\nF_3 ( V_14 , V_15 ) ;\r\nF_10 ( & V_19 ) ;\r\n}\r\nreturn V_12 ;\r\n}\r\nstatic int F_11 ( void )\r\n{\r\nint V_14 ;\r\nstruct V_6 * V_3 ;\r\nF_12 (i) {\r\nV_3 = F_13 ( V_14 ) ;\r\nif ( ! V_3 ) {\r\nF_14 ( L_2 ,\r\nV_20 , V_14 ) ;\r\ncontinue;\r\n}\r\nF_15 ( V_3 , & V_21 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_16 ( struct V_22 * V_23 , int V_3 )\r\n{\r\nint V_16 = 1 ;\r\nT_4 V_24 ;\r\nif ( V_25 )\r\nreturn ! V_16 ;\r\nV_16 = F_17 ( V_23 ,\r\nL_3 ,\r\n& V_24 ) ;\r\nif ( ! V_16 ) {\r\nif ( ! V_26 ) {\r\nV_26 = F_18 ( F_19 () ,\r\nsizeof( * V_26 ) ,\r\nV_27 ) ;\r\nif ( ! V_26 ) {\r\nF_14 ( L_4 ) ;\r\nV_25 = true ;\r\nreturn ! V_16 ;\r\n}\r\n}\r\nV_28 = F_20 ( V_24 , V_28 ) ;\r\nV_26 [ V_3 ] = V_24 ;\r\nF_21 ( L_5 ,\r\nV_23 -> V_29 , V_26 [ V_3 ] ) ;\r\n} else {\r\nif ( V_26 ) {\r\nF_14 ( L_6 ,\r\nV_23 -> V_29 ) ;\r\nF_14 ( L_7 ) ;\r\n}\r\nV_25 = true ;\r\nF_22 ( V_26 ) ;\r\n}\r\nreturn ! V_16 ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nT_5 V_5 ;\r\nint V_3 ;\r\nif ( ! V_26 || V_25 )\r\nreturn;\r\nF_21 ( L_8 , V_28 ) ;\r\nF_8 ( & V_19 ) ;\r\nF_12 (cpu) {\r\nV_5 = ( V_26 [ V_3 ] << V_30 )\r\n/ V_28 ;\r\nF_3 ( V_3 , V_5 ) ;\r\nF_21 ( L_9 ,\r\nV_3 , F_1 ( NULL , V_3 ) ) ;\r\n}\r\nF_10 ( & V_19 ) ;\r\n}\r\nstatic int\r\nF_24 ( struct V_31 * V_32 ,\r\nunsigned long V_33 ,\r\nvoid * V_34 )\r\n{\r\nstruct V_35 * V_36 = V_34 ;\r\nint V_3 ;\r\nif ( V_25 || V_37 )\r\nreturn 0 ;\r\nswitch ( V_33 ) {\r\ncase V_38 :\r\nF_21 ( L_10 ,\r\nF_25 ( V_36 -> V_39 ) ,\r\nF_25 ( V_40 ) ) ;\r\nF_26 ( V_40 ,\r\nV_40 ,\r\nV_36 -> V_39 ) ;\r\nF_9 (cpu, policy->related_cpus) {\r\nV_26 [ V_3 ] = F_1 ( NULL , V_3 ) *\r\nV_36 -> V_41 . V_42 / 1000UL ;\r\nV_28 = F_20 ( V_26 [ V_3 ] , V_28 ) ;\r\n}\r\nif ( F_27 ( V_40 ) ) {\r\nF_23 () ;\r\nF_22 ( V_26 ) ;\r\nF_21 ( L_11 ) ;\r\nV_37 = true ;\r\nF_28 ( & V_43 ) ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_29 ( void )\r\n{\r\nif ( V_25 )\r\nreturn - V_18 ;\r\nif ( ! F_30 ( & V_40 , V_27 ) ) {\r\nF_14 ( L_12 ) ;\r\nreturn - V_44 ;\r\n}\r\nF_31 ( V_40 , V_45 ) ;\r\nreturn F_32 ( & V_46 ,\r\nV_47 ) ;\r\n}\r\nstatic void F_33 ( struct V_48 * V_49 )\r\n{\r\nF_34 ( & V_46 ,\r\nV_47 ) ;\r\n}\r\nstatic int T_3 F_35 ( void )\r\n{\r\nF_22 ( V_26 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_36 ( void )\r\n{\r\nconst struct V_50 * V_51 ;\r\nstruct V_22 * V_52 = NULL ;\r\nunsigned long V_53 = V_54 ;\r\nunsigned long V_55 = 0 ;\r\nunsigned long V_5 = 0 ;\r\nint V_3 = 0 ;\r\nV_56 = F_18 ( V_57 , sizeof( * V_56 ) ,\r\nV_58 ) ;\r\nV_52 = F_37 ( L_13 ) ;\r\nif ( ! V_52 ) {\r\nF_14 ( L_14 ) ;\r\nreturn;\r\n}\r\nF_12 (cpu) {\r\nconst T_4 * V_59 ;\r\nint V_60 ;\r\nV_52 = F_38 ( V_3 , NULL ) ;\r\nif ( ! V_52 ) {\r\nF_14 ( L_15 , V_3 ) ;\r\ncontinue;\r\n}\r\nif ( F_16 ( V_52 , V_3 ) ) {\r\nF_39 ( V_52 ) ;\r\ncontinue;\r\n}\r\nV_61 = false ;\r\nfor ( V_51 = V_62 ; V_51 -> V_63 ; V_51 ++ )\r\nif ( F_40 ( V_52 , V_51 -> V_63 ) )\r\nbreak;\r\nif ( V_51 -> V_63 == NULL )\r\ncontinue;\r\nV_59 = F_41 ( V_52 , L_16 , & V_60 ) ;\r\nif ( ! V_59 || V_60 != 4 ) {\r\nF_14 ( L_17 ,\r\nV_52 -> V_29 ) ;\r\ncontinue;\r\n}\r\nV_5 = ( ( F_42 ( V_59 ) ) >> 20 ) * V_51 -> V_64 ;\r\nif ( V_5 < V_53 )\r\nV_53 = V_5 ;\r\nif ( V_5 > V_55 )\r\nV_55 = V_5 ;\r\nV_24 ( V_3 ) = V_5 ;\r\n}\r\nif ( 4 * V_55 < ( 3 * ( V_55 + V_53 ) ) )\r\nV_65 = ( V_53 + V_55 )\r\n>> ( V_30 + 1 ) ;\r\nelse\r\nV_65 = ( ( V_55 / 3 )\r\n>> ( V_30 - 1 ) ) + 1 ;\r\nif ( V_61 && ! V_25 )\r\nF_23 () ;\r\n}\r\nstatic void F_43 ( unsigned int V_3 )\r\n{\r\nif ( ! V_24 ( V_3 ) || V_61 )\r\nreturn;\r\nF_3 ( V_3 , V_24 ( V_3 ) / V_65 ) ;\r\nF_44 ( L_18 ,\r\nV_3 , F_1 ( NULL , V_3 ) ) ;\r\n}\r\nstatic inline void F_36 ( void ) {}\r\nstatic inline void F_43 ( unsigned int V_66 ) {}\r\nconst struct V_67 * F_45 ( int V_3 )\r\n{\r\nreturn & V_68 [ V_3 ] . V_69 ;\r\n}\r\nconst struct V_67 * F_46 ( int V_3 )\r\n{\r\nreturn & V_68 [ V_3 ] . V_70 ;\r\n}\r\nstatic void F_47 ( unsigned int V_66 )\r\n{\r\nstruct V_71 * V_72 , * V_73 = & V_68 [ V_66 ] ;\r\nint V_3 ;\r\nF_12 (cpu) {\r\nV_72 = & V_68 [ V_3 ] ;\r\nif ( V_73 -> V_74 != V_72 -> V_74 )\r\ncontinue;\r\nF_48 ( V_66 , & V_72 -> V_69 ) ;\r\nif ( V_3 != V_66 )\r\nF_48 ( V_3 , & V_73 -> V_69 ) ;\r\nif ( V_73 -> V_75 != V_72 -> V_75 )\r\ncontinue;\r\nF_48 ( V_66 , & V_72 -> V_70 ) ;\r\nif ( V_3 != V_66 )\r\nF_48 ( V_3 , & V_73 -> V_70 ) ;\r\n}\r\nF_49 () ;\r\n}\r\nvoid F_50 ( unsigned int V_66 )\r\n{\r\nstruct V_71 * V_73 = & V_68 [ V_66 ] ;\r\nunsigned int V_76 ;\r\nif ( V_73 -> V_75 != - 1 )\r\nreturn;\r\nV_76 = F_51 () ;\r\nif ( ( V_76 & V_77 ) == V_78 ) {\r\nif ( V_76 & V_79 ) {\r\nV_73 -> V_80 = F_52 ( V_76 , 0 ) ;\r\nV_73 -> V_75 = F_52 ( V_76 , 1 ) ;\r\nV_73 -> V_74 = F_52 ( V_76 , 2 ) ;\r\n} else {\r\nV_73 -> V_80 = - 1 ;\r\nV_73 -> V_75 = F_52 ( V_76 , 0 ) ;\r\nV_73 -> V_74 = F_52 ( V_76 , 1 ) ;\r\n}\r\n} else {\r\nV_73 -> V_80 = - 1 ;\r\nV_73 -> V_75 = 0 ;\r\nV_73 -> V_74 = - 1 ;\r\n}\r\nF_47 ( V_66 ) ;\r\nF_43 ( V_66 ) ;\r\nF_44 ( L_19 ,\r\nV_66 , V_68 [ V_66 ] . V_80 ,\r\nV_68 [ V_66 ] . V_75 ,\r\nV_68 [ V_66 ] . V_74 , V_76 ) ;\r\n}\r\nstatic inline int F_53 ( void )\r\n{\r\nreturn V_81 | V_82 ;\r\n}\r\nvoid T_3 F_54 ( void )\r\n{\r\nunsigned int V_3 ;\r\nF_12 (cpu) {\r\nstruct V_71 * V_72 = & ( V_68 [ V_3 ] ) ;\r\nV_72 -> V_80 = - 1 ;\r\nV_72 -> V_75 = - 1 ;\r\nV_72 -> V_74 = - 1 ;\r\nF_55 ( & V_72 -> V_69 ) ;\r\nF_55 ( & V_72 -> V_70 ) ;\r\n}\r\nF_49 () ;\r\nF_36 () ;\r\nF_56 ( V_83 ) ;\r\n}
