<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › intel_msic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>intel_msic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for Intel MSIC</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011, Intel Corporation</span>
<span class="cm"> * Author: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/intel_msic.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;asm/intel_scu_ipc.h&gt;</span>

<span class="cp">#define MSIC_VENDOR(id)		((id &gt;&gt; 6) &amp; 3)</span>
<span class="cp">#define MSIC_VERSION(id)	(id &amp; 0x3f)</span>
<span class="cp">#define MSIC_MAJOR(id)		(&#39;A&#39; + ((id &gt;&gt; 3) &amp; 7))</span>
<span class="cp">#define MSIC_MINOR(id)		(id &amp; 7)</span>

<span class="cm">/*</span>
<span class="cm"> * MSIC interrupt tree is readable from SRAM at INTEL_MSIC_IRQ_PHYS_BASE.</span>
<span class="cm"> * Since IRQ block starts from address 0x002 we need to substract that from</span>
<span class="cm"> * the actual IRQ status register address.</span>
<span class="cm"> */</span>
<span class="cp">#define MSIC_IRQ_STATUS(x)	(INTEL_MSIC_IRQ_PHYS_BASE + ((x) - 2))</span>
<span class="cp">#define MSIC_IRQ_STATUS_ACCDET	MSIC_IRQ_STATUS(INTEL_MSIC_ACCDET)</span>

<span class="cm">/*</span>
<span class="cm"> * The SCU hardware has limitation of 16 bytes per read/write buffer on</span>
<span class="cm"> * Medfield.</span>
<span class="cm"> */</span>
<span class="cp">#define SCU_IPC_RWBUF_LIMIT	16</span>

<span class="cm">/**</span>
<span class="cm"> * struct intel_msic - an MSIC MFD instance</span>
<span class="cm"> * @pdev: pointer to the platform device</span>
<span class="cm"> * @vendor: vendor ID</span>
<span class="cm"> * @version: chip version</span>
<span class="cm"> * @irq_base: base address of the mapped MSIC SRAM interrupt tree</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">intel_msic</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span>		<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">vendor</span><span class="p">;</span>
	<span class="kt">unsigned</span>			<span class="n">version</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">irq_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_touch_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_adc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_battery_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_gpio_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_audio_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IRQ&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/*</span>
<span class="cm">	 * We will pass IRQ_BASE to the driver now but this can be removed</span>
<span class="cm">	 * when/if the driver starts to use intel_msic_irq_read().</span>
<span class="cm">	 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;IRQ_BASE&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">MSIC_IRQ_STATUS_ACCDET</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>		<span class="o">=</span> <span class="n">MSIC_IRQ_STATUS_ACCDET</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_hdmi_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_thermal_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_power_btn_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">msic_ocd_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Devices that are part of the MSIC and are available via firmware</span>
<span class="cm"> * populated SFI DEVS table.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">msic_devs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_TOUCH</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_touch&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_touch_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_touch_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_ADC</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_adc_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_adc_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_BATTERY</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_battery&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_battery_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_battery_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_GPIO</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_gpio_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_gpio_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_AUDIO</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_audio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_audio_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_audio_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_HDMI</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_hdmi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_hdmi_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_hdmi_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_THERMAL</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_thermal&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_thermal_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_thermal_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_POWER_BTN</span><span class="p">]</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_power_btn&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_power_btn_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_power_btn_resources</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_OCD</span><span class="p">]</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;msic_ocd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_resources</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_ocd_resources</span><span class="p">),</span>
		<span class="p">.</span><span class="n">resources</span>		<span class="o">=</span> <span class="n">msic_ocd_resources</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Other MSIC related devices which are not directly available via SFI DEVS</span>
<span class="cm"> * table. These can be pseudo devices, regulators etc. which are needed for</span>
<span class="cm"> * different purposes.</span>
<span class="cm"> *</span>
<span class="cm"> * These devices appear only after the MSIC driver itself is initialized so</span>
<span class="cm"> * we can guarantee that the SCU IPC interface is ready.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">msic_other_devs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Audio codec in the MSIC */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;sn95031&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_reg_read - read a single MSIC register</span>
<span class="cm"> * @reg: register to read</span>
<span class="cm"> * @val: register value is placed here</span>
<span class="cm"> *</span>
<span class="cm"> * Read a single register from MSIC. Returns %0 on success and negative</span>
<span class="cm"> * errno in case of failure.</span>
<span class="cm"> *</span>
<span class="cm"> * Function may sleep.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_reg_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_scu_ipc_ioread8</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_reg_read</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_reg_write - write a single MSIC register</span>
<span class="cm"> * @reg: register to write</span>
<span class="cm"> * @val: value to write to that register</span>
<span class="cm"> *</span>
<span class="cm"> * Write a single MSIC register. Returns 0 on success and negative</span>
<span class="cm"> * errno in case of failure.</span>
<span class="cm"> *</span>
<span class="cm"> * Function may sleep.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_reg_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_scu_ipc_iowrite8</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_reg_write</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_reg_update - update a single MSIC register</span>
<span class="cm"> * @reg: register to update</span>
<span class="cm"> * @val: value to write to the register</span>
<span class="cm"> * @mask: specifies which of the bits are updated (%0 = don&#39;t update,</span>
<span class="cm"> *        %1 = update)</span>
<span class="cm"> *</span>
<span class="cm"> * Perform an update to a register @reg. @mask is used to specify which</span>
<span class="cm"> * bits are updated. Returns %0 in case of success and negative errno in</span>
<span class="cm"> * case of failure.</span>
<span class="cm"> *</span>
<span class="cm"> * Function may sleep.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_reg_update</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">intel_scu_ipc_update_register</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_reg_update</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_bulk_read - read an array of registers</span>
<span class="cm"> * @reg: array of register addresses to read</span>
<span class="cm"> * @buf: array where the read values are placed</span>
<span class="cm"> * @count: number of registers to read</span>
<span class="cm"> *</span>
<span class="cm"> * Function reads @count registers from the MSIC using addresses passed in</span>
<span class="cm"> * @reg. Read values are placed in @buf. Reads are performed atomically</span>
<span class="cm"> * wrt. MSIC.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns %0 in case of success and negative errno in case of failure.</span>
<span class="cm"> *</span>
<span class="cm"> * Function may sleep.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_bulk_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">SCU_IPC_RWBUF_LIMIT</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">intel_scu_ipc_readv</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_bulk_read</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_bulk_write - write an array of values to the MSIC registers</span>
<span class="cm"> * @reg: array of registers to write</span>
<span class="cm"> * @buf: values to write to each register</span>
<span class="cm"> * @count: number of registers to write</span>
<span class="cm"> *</span>
<span class="cm"> * Function writes @count registers in @buf to MSIC. Writes are performed</span>
<span class="cm"> * atomically wrt MSIC. Returns %0 in case of success and negative errno in</span>
<span class="cm"> * case of failure.</span>
<span class="cm"> *</span>
<span class="cm"> * Function may sleep.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_bulk_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">SCU_IPC_RWBUF_LIMIT</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">intel_scu_ipc_writev</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_bulk_write</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * intel_msic_irq_read - read a register from an MSIC interrupt tree</span>
<span class="cm"> * @msic: MSIC instance</span>
<span class="cm"> * @reg: interrupt register (between %INTEL_MSIC_IRQLVL1 and</span>
<span class="cm"> *	 %INTEL_MSIC_RESETIRQ2)</span>
<span class="cm"> * @val: value of the register is placed here</span>
<span class="cm"> *</span>
<span class="cm"> * This function can be used by an MSIC subdevice interrupt handler to read</span>
<span class="cm"> * a register value from the MSIC interrupt tree. In this way subdevice</span>
<span class="cm"> * drivers don&#39;t have to map in the interrupt tree themselves but can just</span>
<span class="cm"> * call this function instead.</span>
<span class="cm"> *</span>
<span class="cm"> * Function doesn&#39;t sleep and is callable from interrupt context.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns %-EINVAL if @reg is outside of the allowed register region.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_msic_irq_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">INTEL_MSIC_IRQLVL1</span> <span class="o">||</span> <span class="n">reg</span> <span class="o">&gt;</span> <span class="n">INTEL_MSIC_RESETIRQ2</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">INTEL_MSIC_IRQLVL1</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">intel_msic_irq_read</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">intel_msic_init_devices</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_msic_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msic_devs</span><span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_GPIO</span><span class="p">];</span>

		<span class="n">cell</span><span class="o">-&gt;</span><span class="n">platform_data</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">;</span>
		<span class="n">cell</span><span class="o">-&gt;</span><span class="n">pdata_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_request_one</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">GPIOF_IN</span><span class="p">,</span> <span class="s">&quot;ocd_gpio&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to register OCD GPIO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_to_irq</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no IRQ number for OCD GPIO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">gpio_free</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Update the IRQ number for the OCD */</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">[</span><span class="n">INTEL_MSIC_BLOCK_OCD</span><span class="p">]</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_devs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msic_devs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				      <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msic_other_devs</span><span class="p">,</span>
			      <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">msic_other_devs</span><span class="p">),</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail:</span>
	<span class="n">mfd_remove_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="p">)</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">intel_msic_remove_devices</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_msic_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="n">mfd_remove_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="p">)</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">ocd</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">intel_msic_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_msic_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">id0</span><span class="p">,</span> <span class="n">id1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data passed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* First validate that we have an MSIC in place */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">intel_scu_ipc_ioread8</span><span class="p">(</span><span class="n">INTEL_MSIC_ID0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to identify the MSIC chip (ID0)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">intel_scu_ipc_ioread8</span><span class="p">(</span><span class="n">INTEL_MSIC_ID1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to identify the MSIC chip (ID1)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">MSIC_VENDOR</span><span class="p">(</span><span class="n">id0</span><span class="p">)</span> <span class="o">!=</span> <span class="n">MSIC_VENDOR</span><span class="p">(</span><span class="n">id1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid vendor ID: %x, %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id0</span><span class="p">,</span> <span class="n">id1</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">msic</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">MSIC_VENDOR</span><span class="p">(</span><span class="n">id0</span><span class="p">);</span>
	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">=</span> <span class="n">MSIC_VERSION</span><span class="p">(</span><span class="n">id0</span><span class="p">);</span>
	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Map in the MSIC interrupt tree area in SRAM. This is exposed to</span>
<span class="cm">	 * the clients via intel_msic_irq_read().</span>
<span class="cm">	 */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get SRAM iomem resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to map SRAM memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">msic</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">intel_msic_init_devices</span><span class="p">(</span><span class="n">msic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to initialize MSIC devices</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Intel MSIC version %c%d (vendor %#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">MSIC_MAJOR</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">),</span> <span class="n">MSIC_MINOR</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">),</span>
		 <span class="n">msic</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">intel_msic_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_msic</span> <span class="o">*</span><span class="n">msic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">intel_msic_remove_devices</span><span class="p">(</span><span class="n">msic</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">intel_msic_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">intel_msic_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">intel_msic_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;intel_msic&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">intel_msic_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Driver for Intel MSIC&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
