initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f3d0ae00000,66564
launching memcpy command : MemcpyHtoD,0x00007f3d0ae10600,66564
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9163
gpu_sim_insn = 7395
gpu_ipc =       0.8071
gpu_tot_sim_cycle = 9163
gpu_tot_sim_insn = 7395
gpu_tot_ipc =       0.8071
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0121
partiton_level_parallism_total  =       0.0121
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4388 GB/Sec
L2_BW_total  =       0.4388 GB/Sec
gpu_total_sim_rate=7395

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 21152
gpgpu_n_tot_w_icount = 661
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 420
gpgpu_n_l1cache_bkconflict = 13
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:12730	W0_Scoreboard:3254	W1:29	W2:26	W3:26	W4:26	W5:26	W6:26	W7:26	W8:26	W9:26	W10:26	W11:26	W12:26	W13:26	W14:26	W15:26	W16:267	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:661	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 441 
max_icnt2mem_latency = 49 
maxmrqlatency = 4 
max_icnt2sh_latency = 9 
averagemflatency = 435 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:47 	0 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	105 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5581      6037         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519         0      6040         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569         0      6035         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561         0      6038         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0      6045         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0      6043         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0      5471         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512         0      6032         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498         0      6031         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6036         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554         0      6033         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  1.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  3.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/21 = 3.095238
number of bytes read:
dram[0]:         0        32        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       128         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       288         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 2080
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:         0        32        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       128         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        96         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0       192         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       288         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        96         0        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 2080
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none          13        35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         13    none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         13    none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         13    none          32    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none          24    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         13    none          28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         13    none          28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         13    none          35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         13    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       436       441         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437         0       440         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440         0       437         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438         0       441         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0       439         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439         0         0       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0       439         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438         0       437         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438         0       436         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       438         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438         0       437         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40564 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.86e-05
n_activity=144 dram_eff=0.02778
bk0: 0a 40570i bk1: 1a 40548i bk2: 3a 40545i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 40570 
util_bw = 4 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 40519 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40564 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.92975e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40563 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001232
n_activity=169 dram_eff=0.02959
bk0: 4a 40545i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 40570 
util_bw = 5 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 40518 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40563 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000468326
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40564 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.86e-05
n_activity=144 dram_eff=0.02778
bk0: 3a 40542i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 40570 
util_bw = 4 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 40516 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40564 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000936653
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40563 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001232
n_activity=144 dram_eff=0.03472
bk0: 3a 40542i bk1: 0a 40570i bk2: 2a 40545i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 40570 
util_bw = 5 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 40512 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40563 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00138033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40570 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40570i bk1: 0a 40570i bk2: 0a 40570i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40570 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40570 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40570 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40564 n_act=1 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001232
n_activity=97 dram_eff=0.05155
bk0: 5a 40542i bk1: 0a 40570i bk2: 0a 40570i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 40570 
util_bw = 5 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 40537 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40564 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 5 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000912004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40568 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.465e-05
n_activity=72 dram_eff=0.01389
bk0: 0a 40570i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000025 
total_CMD = 40570 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 40547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40568 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40566 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.395e-05
n_activity=72 dram_eff=0.04167
bk0: 3a 40542i bk1: 0a 40570i bk2: 0a 40570i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000074 
total_CMD = 40570 
util_bw = 3 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 40539 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40566 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000936653
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40568 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.465e-05
n_activity=72 dram_eff=0.01389
bk0: 0a 40570i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000025 
total_CMD = 40570 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 40547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40568 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40563 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001479
n_activity=152 dram_eff=0.03947
bk0: 0a 40570i bk1: 0a 40570i bk2: 6a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 40570 
util_bw = 6 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 40542 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40563 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40570 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 40570i bk1: 0a 40570i bk2: 0a 40570i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 40570 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 40570 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40570 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40558 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=194 dram_eff=0.05155
bk0: 9a 40542i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 40570 
util_bw = 10 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 40510 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40558 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000887355
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40564 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.86e-05
n_activity=144 dram_eff=0.02778
bk0: 3a 40542i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 40570 
util_bw = 4 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 40516 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40564 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000936653
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40568 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.465e-05
n_activity=72 dram_eff=0.01389
bk0: 0a 40570i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000025 
total_CMD = 40570 
util_bw = 1 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 40547 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40568 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40564 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.86e-05
n_activity=144 dram_eff=0.02778
bk0: 3a 40542i bk1: 0a 40570i bk2: 1a 40548i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 40570 
util_bw = 4 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 40516 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40564 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000936653
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=40570 n_nop=40557 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002958
n_activity=133 dram_eff=0.09023
bk0: 12a 40533i bk1: 0a 40570i bk2: 0a 40570i bk3: 0a 40570i bk4: 0a 40570i bk5: 0a 40570i bk6: 0a 40570i bk7: 0a 40570i bk8: 0a 40570i bk9: 0a 40570i bk10: 0a 40570i bk11: 0a 40570i bk12: 0a 40570i bk13: 0a 40570i bk14: 0a 40570i bk15: 0a 40570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 40570 
util_bw = 12 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 40521 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 40570 
n_nop = 40557 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120779

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9163
Req_Network_injected_packets_per_cycle =       0.0121 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9163
Reply_Network_injected_packets_per_cycle =        0.0121
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.2523
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 7395 (inst/sec)
gpgpu_simulation_rate = 9163 (cycle/sec)
gpgpu_silicon_slowdown = 123540x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 9159
gpu_sim_insn = 14790
gpu_ipc =       1.6148
gpu_tot_sim_cycle = 18322
gpu_tot_sim_insn = 22185
gpu_tot_ipc =       1.2108
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0242
partiton_level_parallism_total  =       0.0182
partiton_level_parallism_util =       1.3620
partiton_level_parallism_util_total  =       1.2153
L2_BW  =       0.8780 GB/Sec
L2_BW_total  =       0.6584 GB/Sec
gpu_total_sim_rate=22185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 63456
gpgpu_n_tot_w_icount = 1983
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1260
gpgpu_n_l1cache_bkconflict = 39
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:37572	W0_Scoreboard:9556	W1:87	W2:78	W3:78	W4:78	W5:78	W6:78	W7:78	W8:78	W9:78	W10:78	W11:78	W12:78	W13:78	W14:78	W15:78	W16:801	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1983	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 445 
max_icnt2mem_latency = 49 
maxmrqlatency = 4 
max_icnt2sh_latency = 10 
averagemflatency = 356 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:149 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5581      6037         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561         0      6038         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0      5526      6045         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5498      6043         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5491      6032         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0      6036         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  5.000000  1.000000  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000      -nan  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000  3.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan  5.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  2.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 14.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/40 = 4.375000
number of bytes read:
dram[0]:         0       224       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        32        96        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0       224       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160        96        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       160        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        64       352         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       128        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       448        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       480       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 5600
Bmin_bank_accesses = 0!
chip skew: 640/64 = 10.00
number of bytes accessed:
dram[0]:         0       224       256         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160        32        96        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       192        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160         0       160         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       224        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0       224       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160        96        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       160        96         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        64       352         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       128        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       448        32        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       192        32         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       480       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 5600
min_bank_accesses = 0!
chip skew: 640/64 = 10.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none          14        28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        13        28        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         14        13        28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15    none          28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         14        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none          13        26    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        13        24        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none          13        28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         13        13        24    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          13        21    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        13        35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        13        35    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none          28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        13        28    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        13    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       436       441       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438         0       441         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       436         0       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0       437       439         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       436       439         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       436       445       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       238         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0       438       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436         0       238         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81110 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001849
n_activity=297 dram_eff=0.05051
bk0: 0a 81127i bk1: 7a 81105i bk2: 8a 81102i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 81127 
util_bw = 15 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 81065 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81110 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.46527e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81113 n_act=4 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=376 dram_eff=0.0266
bk0: 5a 81102i bk1: 1a 81105i bk2: 3a 81105i bk3: 1a 81105i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 81127 
util_bw = 10 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 81026 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81113 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 10 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000234201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81109 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001849
n_activity=318 dram_eff=0.04717
bk0: 6a 81099i bk1: 6a 81102i bk2: 3a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 81127 
util_bw = 15 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 81037 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81109 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000690276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81115 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=234 dram_eff=0.04274
bk0: 5a 81099i bk1: 0a 81127i bk2: 5a 81102i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 81127 
util_bw = 10 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 81064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81115 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000690276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81120 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.163e-05
n_activity=165 dram_eff=0.0303
bk0: 3a 81102i bk1: 2a 81102i bk2: 0a 81127i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000062 
total_CMD = 81127 
util_bw = 5 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 81072 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81120 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000062 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000468401
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.861e-05
n_activity=190 dram_eff=0.04211
bk0: 7a 81099i bk1: 1a 81105i bk2: 0a 81127i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 81127 
util_bw = 8 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 81069 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000456075
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81114 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001356
n_activity=246 dram_eff=0.04472
bk0: 0a 81127i bk1: 7a 81102i bk2: 4a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 81127 
util_bw = 11 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 81069 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81114 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000221874
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81111 n_act=4 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001479
n_activity=286 dram_eff=0.04196
bk0: 5a 81099i bk1: 3a 81105i bk2: 2a 81102i bk3: 2a 81102i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 81127 
util_bw = 12 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 81015 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81111 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 12 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000702602
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81117 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.861e-05
n_activity=237 dram_eff=0.03376
bk0: 0a 81127i bk1: 5a 81105i bk2: 3a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000099 
total_CMD = 81127 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 81075 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81117 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81110 n_act=3 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=393 dram_eff=0.03562
bk0: 1a 81105i bk1: 2a 81105i bk2: 11a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785714
Row_Buffer_Locality_read = 0.785714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 81127 
util_bw = 14 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 81047 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81110 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 14 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81119 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.396e-05
n_activity=169 dram_eff=0.0355
bk0: 0a 81127i bk1: 4a 81105i bk2: 2a 81102i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000074 
total_CMD = 81127 
util_bw = 6 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 81074 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81119 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000234201
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81107 n_act=3 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002095
n_activity=337 dram_eff=0.05045
bk0: 14a 81099i bk1: 1a 81105i bk2: 2a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823529
Row_Buffer_Locality_read = 0.823529
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 81127 
util_bw = 17 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 81038 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81107 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 17 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000443749
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81112 n_act=3 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001479
n_activity=258 dram_eff=0.04651
bk0: 5a 81099i bk1: 6a 81102i bk2: 1a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 81127 
util_bw = 12 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 81040 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81112 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 12 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000690276
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81124 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.465e-05
n_activity=93 dram_eff=0.02151
bk0: 0a 81127i bk1: 0a 81127i bk2: 2a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000025 
total_CMD = 81127 
util_bw = 2 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 81103 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81124 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81114 n_act=3 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=281 dram_eff=0.03559
bk0: 6a 81099i bk1: 2a 81102i bk2: 2a 81105i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 81127 
util_bw = 10 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 81042 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81114 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 10 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000160 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000702602
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=81127 n_nop=81105 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=276 dram_eff=0.07246
bk0: 15a 81090i bk1: 5a 81105i bk2: 0a 81127i bk3: 0a 81127i bk4: 0a 81127i bk5: 0a 81127i bk6: 0a 81127i bk7: 0a 81127i bk8: 0a 81127i bk9: 0a 81127i bk10: 0a 81127i bk11: 0a 81127i bk12: 0a 81127i bk13: 0a 81127i bk14: 0a 81127i bk15: 0a 81127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012820
Bank_Level_Parallism_Col = 1.013158
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013158 

BW Util details:
bwutil = 0.000247 
total_CMD = 81127 
util_bw = 20 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 81049 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 81127 
n_nop = 81105 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000603991

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 18322
Req_Network_injected_packets_per_cycle =       0.0182 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0109
Req_Bank_Level_Parallism =       1.2153
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 18322
Reply_Network_injected_packets_per_cycle =        0.0182
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.1906
Reply_Bank_Level_Parallism =       1.1137
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 22185 (inst/sec)
gpgpu_simulation_rate = 18322 (cycle/sec)
gpgpu_silicon_slowdown = 61783x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 9162
gpu_sim_insn = 22185
gpu_ipc =       2.4214
gpu_tot_sim_cycle = 27484
gpu_tot_sim_insn = 44370
gpu_tot_ipc =       1.6144
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0363
partiton_level_parallism_total  =       0.0242
partiton_level_parallism_util =       1.6734
partiton_level_parallism_util_total  =       1.4080
L2_BW  =       1.3166 GB/Sec
L2_BW_total  =       0.8778 GB/Sec
gpu_total_sim_rate=22185

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 126912
gpgpu_n_tot_w_icount = 3966
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2520
gpgpu_n_l1cache_bkconflict = 78
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24	W0_Idle:74559	W0_Scoreboard:18917	W1:174	W2:156	W3:156	W4:156	W5:156	W6:156	W7:156	W8:156	W9:156	W10:156	W11:156	W12:156	W13:156	W14:156	W15:156	W16:1602	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3966	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 445 
max_icnt2mem_latency = 49 
maxmrqlatency = 4 
max_icnt2sh_latency = 10 
averagemflatency = 341 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:290 	10 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	634 	29 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575         0      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519         0      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5554      6036      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485         0      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan 17.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  5.000000  9.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000 12.000000  3.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  5.000000  3.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  3.000000  4.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  3.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000 12.000000  2.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan 19.000000  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  6.000000 11.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000 13.000000  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 14.000000  8.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000 21.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  3.000000  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  4.000000  2.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 15.000000 13.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/58 = 5.706897
number of bytes read:
dram[0]:         0       544       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160       288        96       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       384        96        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160        96       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       128         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256        96         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32       384       128        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160       384        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       608        96        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32       192       352        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32       416        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       448       256        64        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       672        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        96        64        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       480       416         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 10592
Bmin_bank_accesses = 0!
chip skew: 960/256 = 3.75
number of bytes accessed:
dram[0]:         0       544       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       160       288        96       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       384        96        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       160        96       160        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        96       128         0        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256        96         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32       384       128        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       160       384        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0       608        96        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32       192       352        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32       416        64       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       448       256        64        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       160       672        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0        96        64        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       480       416         0        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 10592
min_bank_accesses = 0!
chip skew: 960/256 = 3.75
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none          15        28        50    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        14        28        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         14        15        28        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        13        28        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        15    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         14        13    none          42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         13        15        26        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        14        24        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none          14        28        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         13        15        25        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         13        14        28        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        14        35        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        14        35        65    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none          13        28        57    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        15        28        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15    none          57    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0       436       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438         0       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       436         0       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       439       438       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436         0       437         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121666 n_act=3 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002219
n_activity=498 dram_eff=0.05422
bk0: 0a 121696i bk1: 17a 121674i bk2: 8a 121671i bk3: 2a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 121696 
util_bw = 27 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 121597 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121666 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 27 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121670 n_act=4 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001808
n_activity=529 dram_eff=0.04159
bk0: 5a 121671i bk1: 9a 121674i bk2: 3a 121674i bk3: 5a 121674i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 121696 
util_bw = 22 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 121583 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121670 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 22 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000181 
Either_Row_CoL_Bus_Util = 0.000214 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000156127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121668 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=467 dram_eff=0.05139
bk0: 6a 121668i bk1: 12a 121671i bk2: 3a 121674i bk3: 3a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 121696 
util_bw = 24 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 121572 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121668 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00061629
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121678 n_act=4 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000115
n_activity=378 dram_eff=0.03704
bk0: 5a 121668i bk1: 3a 121668i bk2: 5a 121671i bk3: 1a 121674i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000115 
total_CMD = 121696 
util_bw = 14 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 121579 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121678 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 14 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000764199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121685 n_act=3 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.574e-05
n_activity=263 dram_eff=0.03042
bk0: 3a 121671i bk1: 4a 121671i bk2: 0a 121696i bk3: 1a 121674i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 121696 
util_bw = 8 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 121616 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121685 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000312253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121678 n_act=3 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001233
n_activity=309 dram_eff=0.04854
bk0: 8a 121668i bk1: 3a 121674i bk2: 0a 121696i bk3: 4a 121668i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000123 
total_CMD = 121696 
util_bw = 15 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 121603 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121678 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 15 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476597
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121673 n_act=4 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001561
n_activity=440 dram_eff=0.04318
bk0: 1a 121674i bk1: 12a 121671i bk2: 4a 121674i bk3: 2a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009259
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009259 

BW Util details:
bwutil = 0.000156 
total_CMD = 121696 
util_bw = 19 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 121584 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121673 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 19 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000156 
Either_Row_CoL_Bus_Util = 0.000189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000156127
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121667 n_act=4 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002054
n_activity=467 dram_eff=0.05353
bk0: 5a 121668i bk1: 12a 121674i bk2: 2a 121671i bk3: 6a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840000
Row_Buffer_Locality_read = 0.840000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000205 
total_CMD = 121696 
util_bw = 25 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 121571 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121667 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 25 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000238 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046838
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121669 n_act=3 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=471 dram_eff=0.05096
bk0: 0a 121696i bk1: 19a 121674i bk2: 3a 121674i bk3: 2a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 121696 
util_bw = 24 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 121603 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121669 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39548e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121671 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=517 dram_eff=0.04062
bk0: 1a 121674i bk1: 6a 121674i bk2: 11a 121674i bk3: 3a 121668i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 121696 
util_bw = 21 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 121581 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121671 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000172561
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121672 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001643
n_activity=407 dram_eff=0.04914
bk0: 1a 121674i bk1: 13a 121674i bk2: 2a 121671i bk3: 4a 121665i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 121696 
util_bw = 20 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 121576 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121672 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000353339
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121665 n_act=4 n_pre=0 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002219
n_activity=490 dram_eff=0.0551
bk0: 14a 121668i bk1: 8a 121674i bk2: 2a 121674i bk3: 3a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851852
Row_Buffer_Locality_read = 0.851852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 121696 
util_bw = 27 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 121572 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121665 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 27 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000369774
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121663 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002383
n_activity=490 dram_eff=0.05918
bk0: 5a 121668i bk1: 21a 121671i bk2: 1a 121674i bk3: 2a 121674i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 121696 
util_bw = 29 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 121570 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121663 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000460163
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121685 n_act=3 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.574e-05
n_activity=237 dram_eff=0.03376
bk0: 0a 121696i bk1: 3a 121668i bk2: 2a 121674i bk3: 3a 121671i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000066 
total_CMD = 121696 
util_bw = 8 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 121613 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121685 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 8 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000427294
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121674 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001479
n_activity=384 dram_eff=0.04688
bk0: 6a 121668i bk1: 4a 121671i bk2: 2a 121674i bk3: 6a 121662i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 121696 
util_bw = 18 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 121569 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121674 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000665593
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=121696 n_nop=121663 n_act=3 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=451 dram_eff=0.06652
bk0: 15a 121659i bk1: 13a 121674i bk2: 0a 121696i bk3: 2a 121674i bk4: 0a 121696i bk5: 0a 121696i bk6: 0a 121696i bk7: 0a 121696i bk8: 0a 121696i bk9: 0a 121696i bk10: 0a 121696i bk11: 0a 121696i bk12: 0a 121696i bk13: 0a 121696i bk14: 0a 121696i bk15: 0a 121696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009346
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009346 

BW Util details:
bwutil = 0.000247 
total_CMD = 121696 
util_bw = 30 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 121586 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 121696 
n_nop = 121663 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 30 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000402643

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 27484
Req_Network_injected_packets_per_cycle =       0.0242 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0127
Req_Bank_Level_Parallism =       1.4080
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 27484
Reply_Network_injected_packets_per_cycle =        0.0242
Reply_Network_conflicts_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle_util =       0.2433
Reply_Bank_Level_Parallism =       1.2759
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 22185 (inst/sec)
gpgpu_simulation_rate = 13742 (cycle/sec)
gpgpu_silicon_slowdown = 82375x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 9160
gpu_sim_insn = 29580
gpu_ipc =       3.2293
gpu_tot_sim_cycle = 36644
gpu_tot_sim_insn = 73950
gpu_tot_ipc =       2.0181
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0485
partiton_level_parallism_total  =       0.0303
partiton_level_parallism_util =       2.3492
partiton_level_parallism_util_total  =       1.6767
L2_BW  =       1.7558 GB/Sec
L2_BW_total  =       1.0973 GB/Sec
gpu_total_sim_rate=24650

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 211520
gpgpu_n_tot_w_icount = 6610
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 4200
gpgpu_n_l1cache_bkconflict = 130
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40	W0_Idle:123642	W0_Scoreboard:31318	W1:290	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:2670	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6610	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 445 
max_icnt2mem_latency = 51 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 334 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:490 	10 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1075 	32 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519         0      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485         0      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.000000 22.000000  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000 11.000000  3.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 12.000000 15.000000  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000  4.000000  5.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  9.000000  6.000000  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000  4.000000      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000 13.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 11.000000 14.000000  2.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000 24.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 10.000000  9.000000 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  9.000000 17.000000  4.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 18.000000 11.000000  2.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 25.000000  1.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 10.000000  3.000000  2.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  5.000000  2.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 16.000000 17.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/62 = 8.596774
number of bytes read:
dram[0]:       224       704       288       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384       352        96       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       480        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       128       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       288       192        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       512       128         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       416       128        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       352       448        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       256       768        96       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       320       288       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       288       544       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       576       352        64       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       800        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320        96        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       160        64       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512       544         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 17056
Bmin_bank_accesses = 0!
chip skew: 1376/576 = 2.39
number of bytes accessed:
dram[0]:       224       704       288       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384       352        96       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       384       480        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       576       128       160        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       288       192        32        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       512       128         0       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       416       128        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       352       448        64       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       256       768        96       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       320       288       384       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       288       544       128       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       576       352        64       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       800        32       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       320        96        64       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       160        64       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       512       544         0       192         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 17056
min_bank_accesses = 0!
chip skew: 1376/576 = 2.39
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         13        16        33        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         13        16        33        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         14        16        50        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         13        15        37        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         13        16        42        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         14        13    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         14        16        31        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         14        16        65        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         13        15        35        29    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         13        16        31        31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         14        15        50        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         14        15        50        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         14        16        57        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         13        16        42        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        16        39        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        16    none          35    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       436       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       436       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       436       234       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       439       438       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       234       437         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162209 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000265
n_activity=744 dram_eff=0.0578
bk0: 7a 162231i bk1: 22a 162234i bk2: 9a 162231i bk3: 5a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007194
Bank_Level_Parallism_Col = 1.007407
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007407 

BW Util details:
bwutil = 0.000265 
total_CMD = 162256 
util_bw = 43 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 162117 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162209 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240361
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162217 n_act=4 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002157
n_activity=720 dram_eff=0.04861
bk0: 12a 162231i bk1: 11a 162234i bk2: 3a 162234i bk3: 9a 162234i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000216 
total_CMD = 162256 
util_bw = 35 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 162130 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162217 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 35 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000240 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162214 n_act=4 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002342
n_activity=670 dram_eff=0.05672
bk0: 12a 162228i bk1: 15a 162231i bk2: 3a 162234i bk3: 8a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 162256 
util_bw = 38 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 162118 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162214 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 38 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000462233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162223 n_act=4 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001787
n_activity=611 dram_eff=0.04746
bk0: 18a 162228i bk1: 4a 162228i bk2: 5a 162231i bk3: 2a 162234i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862069
Row_Buffer_Locality_read = 0.862069
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000179 
total_CMD = 162256 
util_bw = 29 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 162124 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162223 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 29 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000573168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162234 n_act=4 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001109
n_activity=456 dram_eff=0.03947
bk0: 9a 162231i bk1: 6a 162231i bk2: 1a 162234i bk3: 2a 162234i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 162256 
util_bw = 18 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 162144 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162234 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 18 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000136 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000234198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162225 n_act=3 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=486 dram_eff=0.05761
bk0: 16a 162228i bk1: 4a 162234i bk2: 0a 162256i bk3: 8a 162225i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.892857
Row_Buffer_Locality_read = 0.892857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 162256 
util_bw = 28 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 162147 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162225 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 28 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00035746
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162226 n_act=4 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001602
n_activity=553 dram_eff=0.04702
bk0: 6a 162234i bk1: 13a 162231i bk2: 4a 162234i bk3: 3a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008403
Bank_Level_Parallism_Col = 1.008696
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008696 

BW Util details:
bwutil = 0.000160 
total_CMD = 162256 
util_bw = 26 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 162137 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162226 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 26 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162216 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002219
n_activity=634 dram_eff=0.05678
bk0: 11a 162225i bk1: 14a 162234i bk2: 2a 162231i bk3: 9a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 162256 
util_bw = 36 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 162117 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162216 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000351297
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162212 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=740 dram_eff=0.05405
bk0: 8a 162231i bk1: 24a 162234i bk2: 3a 162234i bk3: 5a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 162256 
util_bw = 40 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 162122 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162212 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162213 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002404
n_activity=744 dram_eff=0.05242
bk0: 10a 162225i bk1: 9a 162234i bk2: 12a 162234i bk3: 8a 162225i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 162256 
util_bw = 39 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 162111 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162213 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000160241
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162213 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002404
n_activity=624 dram_eff=0.0625
bk0: 9a 162228i bk1: 17a 162234i bk2: 4a 162228i bk3: 9a 162216i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.897436
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 162256 
util_bw = 39 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 162099 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162213 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000265 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000289666
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162214 n_act=4 n_pre=0 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002342
n_activity=672 dram_eff=0.05655
bk0: 18a 162228i bk1: 11a 162234i bk2: 2a 162234i bk3: 7a 162228i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 162256 
util_bw = 38 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 162118 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162214 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 38 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00027734
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162212 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002465
n_activity=629 dram_eff=0.06359
bk0: 8a 162228i bk1: 25a 162228i bk2: 1a 162234i bk3: 6a 162234i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 162256 
util_bw = 40 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 162116 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162212 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000345134
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162231 n_act=4 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001294
n_activity=439 dram_eff=0.04784
bk0: 10a 162225i bk1: 3a 162228i bk2: 2a 162234i bk3: 6a 162231i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000129 
total_CMD = 162256 
util_bw = 21 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 162129 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162231 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 21 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000129 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000351297
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162228 n_act=4 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001479
n_activity=470 dram_eff=0.05106
bk0: 6a 162228i bk1: 5a 162231i bk2: 2a 162234i bk3: 11a 162222i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000148 
total_CMD = 162256 
util_bw = 24 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 162123 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162228 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000499211
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=162256 n_nop=162214 n_act=3 n_pre=0 n_ref_event=0 n_req=39 n_rd=39 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002404
n_activity=614 dram_eff=0.06352
bk0: 16a 162219i bk1: 17a 162234i bk2: 0a 162256i bk3: 6a 162234i bk4: 0a 162256i bk5: 0a 162256i bk6: 0a 162256i bk7: 0a 162256i bk8: 0a 162256i bk9: 0a 162256i bk10: 0a 162256i bk11: 0a 162256i bk12: 0a 162256i bk13: 0a 162256i bk14: 0a 162256i bk15: 0a 162256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008403
Bank_Level_Parallism_Col = 1.008621
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008621 

BW Util details:
bwutil = 0.000240 
total_CMD = 162256 
util_bw = 39 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 162137 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 162256 
n_nop = 162214 
Read = 39 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 39 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000301992

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 36644
Req_Network_injected_packets_per_cycle =       0.0303 
Req_Network_conflicts_per_cycle =       0.0007
Req_Network_conflicts_per_cycle_util =       0.0363
Req_Bank_Level_Parallism =       1.6767
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 36644
Reply_Network_injected_packets_per_cycle =        0.0303
Reply_Network_conflicts_per_cycle =        0.0039
Reply_Network_conflicts_per_cycle_util =       0.1943
Reply_Bank_Level_Parallism =       1.4980
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 24650 (inst/sec)
gpgpu_simulation_rate = 12214 (cycle/sec)
gpgpu_silicon_slowdown = 92680x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 9157
gpu_sim_insn = 36975
gpu_ipc =       4.0379
gpu_tot_sim_cycle = 45801
gpu_tot_sim_insn = 110925
gpu_tot_ipc =       2.4219
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0606
partiton_level_parallism_total  =       0.0364
partiton_level_parallism_util =       2.8756
partiton_level_parallism_util_total  =       1.9474
L2_BW  =       2.1955 GB/Sec
L2_BW_total  =       1.3168 GB/Sec
gpu_total_sim_rate=36975

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 317280
gpgpu_n_tot_w_icount = 9915
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 6300
gpgpu_n_l1cache_bkconflict = 195
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60	W0_Idle:184852	W0_Scoreboard:46768	W1:435	W2:390	W3:390	W4:390	W5:390	W6:390	W7:390	W8:390	W9:390	W10:390	W11:390	W12:390	W13:390	W14:390	W15:390	W16:4005	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9915	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 445 
max_icnt2mem_latency = 52 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 330 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:733 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1623 	39 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 20.000000 22.000000 14.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 11.000000  5.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 23.000000 15.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 36.000000  4.000000 13.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 19.000000  6.000000  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 25.000000  4.000000  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 11.000000 13.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 27.000000 14.000000  6.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 22.000000 25.000000  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 25.000000  9.000000 18.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 20.000000 17.000000 13.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 27.000000 11.000000  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 15.000000 26.000000  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 25.000000  3.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 12.000000  6.000000  4.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 19.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/64 = 12.203125
number of bytes read:
dram[0]:       640       704       448       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       352       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       736       480       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       128       416        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       608       192       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       128        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       416       192        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       864       448       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704       800       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       800       288       576       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       640       544       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       864       352       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       480       832       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       800        96       192       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       384       192       128       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       576       608       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 24992
Bmin_bank_accesses = 0!
chip skew: 1952/1056 = 1.85
number of bytes accessed:
dram[0]:       640       704       448       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       352       160       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       736       480       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       128       416        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       608       192       256        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       800       128        96       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       352       416       192        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       864       448       192       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       704       800       128       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       800       288       576       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       640       544       416       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       864       352       192       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       480       832       128       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       800        96       192       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       384       192       128       352         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       576       608       256       192         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 24992
min_bank_accesses = 0!
chip skew: 1952/1056 = 1.85
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         14        16        35        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         14        16        34        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        16        40        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         15        15        36        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         14        16        30        28    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        13        47        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        16        33        30    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        16        56        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         14        15        41        31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         14        16        33        31    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         14        15        44        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         14        15        42        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         14        16        46        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         15        16        40        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        15        37        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        48        35    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       436       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       436       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       436       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       439       438       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       437         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202739 n_act=4 n_pre=0 n_ref_event=0 n_req=61 n_rd=61 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003008
n_activity=938 dram_eff=0.06503
bk0: 20a 202770i bk1: 22a 202782i bk2: 14a 202779i bk3: 5a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934426
Row_Buffer_Locality_read = 0.934426
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006024
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000301 
total_CMD = 202804 
util_bw = 61 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 202638 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202739 
Read = 61 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 61 
total_req = 61 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 61 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000216958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202755 n_act=4 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002219
n_activity=848 dram_eff=0.05307
bk0: 20a 202779i bk1: 11a 202782i bk2: 5a 202782i bk3: 9a 202782i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911111
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 202804 
util_bw = 45 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 202668 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202755 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 45 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000222 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.36865e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202745 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002712
n_activity=866 dram_eff=0.06351
bk0: 23a 202776i bk1: 15a 202779i bk2: 9a 202779i bk3: 8a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 202804 
util_bw = 55 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 202646 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202745 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000369815
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202745 n_act=4 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002712
n_activity=925 dram_eff=0.05946
bk0: 36a 202776i bk1: 4a 202776i bk2: 13a 202779i bk3: 2a 202782i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927273
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 202804 
util_bw = 55 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 202646 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202745 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 55 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000458571
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202765 n_act=4 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001726
n_activity=641 dram_eff=0.0546
bk0: 19a 202770i bk1: 6a 202779i bk2: 8a 202776i bk3: 2a 202782i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885714
Row_Buffer_Locality_read = 0.885714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 202804 
util_bw = 35 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 202660 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202765 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 35 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000212027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202760 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=665 dram_eff=0.06015
bk0: 25a 202776i bk1: 4a 202782i bk2: 3a 202782i bk3: 8a 202773i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 202804 
util_bw = 40 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 202661 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202760 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028599
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202767 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=665 dram_eff=0.04962
bk0: 11a 202782i bk1: 13a 202779i bk2: 6a 202782i bk3: 3a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007936
Bank_Level_Parallism_Col = 1.008197
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008197 

BW Util details:
bwutil = 0.000163 
total_CMD = 202804 
util_bw = 33 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 202678 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202767 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.36865e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202744 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002761
n_activity=839 dram_eff=0.06675
bk0: 27a 202755i bk1: 14a 202782i bk2: 6a 202779i bk3: 9a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 202804 
util_bw = 56 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 202627 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202744 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000330368
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202744 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002761
n_activity=915 dram_eff=0.0612
bk0: 22a 202779i bk1: 25a 202782i bk2: 4a 202782i bk3: 5a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 202804 
util_bw = 56 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 202654 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202744 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000276 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000138064
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202740 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002959
n_activity=962 dram_eff=0.06237
bk0: 25a 202764i bk1: 9a 202782i bk2: 18a 202782i bk3: 8a 202773i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 202804 
util_bw = 60 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 202629 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202740 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000316 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000152857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202741 n_act=4 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002909
n_activity=825 dram_eff=0.07152
bk0: 20a 202761i bk1: 17a 202782i bk2: 13a 202773i bk3: 9a 202764i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932203
Row_Buffer_Locality_read = 0.932203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 202804 
util_bw = 59 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 202609 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202741 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 59 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000300783
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202749 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002515
n_activity=840 dram_eff=0.06071
bk0: 27a 202776i bk1: 11a 202782i bk2: 6a 202782i bk3: 7a 202776i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 202804 
util_bw = 51 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 202653 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202749 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221889
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202749 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002515
n_activity=775 dram_eff=0.06581
bk0: 15a 202776i bk1: 26a 202776i bk2: 4a 202782i bk3: 6a 202782i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000251 
total_CMD = 202804 
util_bw = 51 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 202653 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202749 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000276129
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202760 n_act=4 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001972
n_activity=655 dram_eff=0.06107
bk0: 25a 202764i bk1: 3a 202776i bk2: 6a 202782i bk3: 6a 202779i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 202804 
util_bw = 40 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 202649 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202760 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 40 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000197 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000305714
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202767 n_act=4 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001627
n_activity=593 dram_eff=0.05565
bk0: 12a 202776i bk1: 6a 202779i bk2: 4a 202782i bk3: 11a 202770i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878788
Row_Buffer_Locality_read = 0.878788
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 202804 
util_bw = 33 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 202662 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202767 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 33 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000163 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0003994
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=202804 n_nop=202749 n_act=4 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002515
n_activity=738 dram_eff=0.06911
bk0: 18a 202767i bk1: 19a 202782i bk2: 8a 202767i bk3: 6a 202782i bk4: 0a 202804i bk5: 0a 202804i bk6: 0a 202804i bk7: 0a 202804i bk8: 0a 202804i bk9: 0a 202804i bk10: 0a 202804i bk11: 0a 202804i bk12: 0a 202804i bk13: 0a 202804i bk14: 0a 202804i bk15: 0a 202804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921569
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005952
Bank_Level_Parallism_Col = 1.006098
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006098 

BW Util details:
bwutil = 0.000251 
total_CMD = 202804 
util_bw = 51 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 202636 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 202804 
n_nop = 202749 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 51 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000251 
Either_Row_CoL_Bus_Util = 0.000271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000655806

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 45801
Req_Network_injected_packets_per_cycle =       0.0364 
Req_Network_conflicts_per_cycle =       0.0014
Req_Network_conflicts_per_cycle_util =       0.0760
Req_Bank_Level_Parallism =       1.9474
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 45801
Reply_Network_injected_packets_per_cycle =        0.0364
Reply_Network_conflicts_per_cycle =        0.0036
Reply_Network_conflicts_per_cycle_util =       0.1708
Reply_Bank_Level_Parallism =       1.7236
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36975 (inst/sec)
gpgpu_simulation_rate = 15267 (cycle/sec)
gpgpu_silicon_slowdown = 74146x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 9158
gpu_sim_insn = 44370
gpu_ipc =       4.8449
gpu_tot_sim_cycle = 54959
gpu_tot_sim_insn = 155295
gpu_tot_ipc =       2.8257
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0727
partiton_level_parallism_total  =       0.0424
partiton_level_parallism_util =       2.8340
partiton_level_parallism_util_total  =       2.1385
L2_BW  =       2.6343 GB/Sec
L2_BW_total  =       1.5364 GB/Sec
gpu_total_sim_rate=38823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 444192
gpgpu_n_tot_w_icount = 13881
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 8820
gpgpu_n_l1cache_bkconflict = 273
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:258193	W0_Scoreboard:65271	W1:609	W2:546	W3:546	W4:546	W5:546	W6:546	W7:546	W8:546	W9:546	W10:546	W11:546	W12:546	W13:546	W14:546	W15:546	W16:5607	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:13881	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 445 
max_icnt2mem_latency = 52 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 328 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1027 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2284 	44 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 30.000000 18.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 22.000000 16.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 28.000000 18.000000 17.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 41.000000 17.000000 22.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 17.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 14.000000  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 15.000000 19.000000  9.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 23.000000 11.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 26.000000 40.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 27.000000 22.000000 23.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 26.000000 23.000000 20.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 29.000000 20.000000 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 17.000000 36.000000  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000 13.000000 11.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 13.000000 18.000000  6.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 30.000000 16.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1075/64 = 16.796875
number of bytes read:
dram[0]:       800       960       576       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       704       512       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       576       544       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312       544       704        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       768       544       544        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       864       448       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       608       288        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       736       352       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832      1280       160       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       864       704       736       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       832       736       640       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928       640       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       544      1152       256       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       416       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       416       576       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608       960       512       192         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 34400
Bmin_bank_accesses = 0!
chip skew: 2624/1472 = 1.78
number of bytes accessed:
dram[0]:       800       960       576       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       704       512       256       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       896       576       544       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312       544       704        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       768       544       544        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       864       448       224       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       608       288        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056       736       352       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832      1280       160       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       864       704       736       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       832       736       640       288         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       928       640       320       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       544      1152       256       224         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       416       352       192         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       416       576       192       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608       960       512       192         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 34400
min_bank_accesses = 0!
chip skew: 2624/1472 = 1.78
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15        33        47    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         16        15        30        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        32        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        13        31        54    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        14        27        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        13        33        44    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        30        57    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        15        44        48    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        14        40        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        14        32        46    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        39        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        14        37        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15        38        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        14        35        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        14        33        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        35        50    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       436       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       436       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       439       438       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       437         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243273 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003205
n_activity=1134 dram_eff=0.06878
bk0: 25a 243318i bk1: 30a 243333i bk2: 18a 243330i bk3: 5a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005376
Bank_Level_Parallism_Col = 1.005494
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005494 

BW Util details:
bwutil = 0.000321 
total_CMD = 243355 
util_bw = 78 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 243169 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243273 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000180806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243293 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002383
n_activity=990 dram_eff=0.05859
bk0: 22a 243330i bk1: 16a 243323i bk2: 8a 243333i bk3: 12a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006211
Bank_Level_Parallism_Col = 1.006369
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006369 

BW Util details:
bwutil = 0.000238 
total_CMD = 243355 
util_bw = 58 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 243194 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243293 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102731
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243280 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002918
n_activity=1061 dram_eff=0.06692
bk0: 28a 243327i bk1: 18a 243330i bk2: 17a 243324i bk3: 8a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.943662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000292 
total_CMD = 243355 
util_bw = 71 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 243175 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243280 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000308192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243269 n_act=4 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000337
n_activity=1259 dram_eff=0.06513
bk0: 41a 243327i bk1: 17a 243327i bk2: 22a 243330i bk3: 2a 243333i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951219
Row_Buffer_Locality_read = 0.951219
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000337 
total_CMD = 243355 
util_bw = 82 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 243170 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243269 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 82 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000353 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000382158
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243291 n_act=4 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002466
n_activity=963 dram_eff=0.06231
bk0: 24a 243321i bk1: 17a 243330i bk2: 17a 243327i bk3: 2a 243333i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933333
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 243355 
util_bw = 60 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 243186 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243291 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 60 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000176697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243295 n_act=4 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002301
n_activity=853 dram_eff=0.06565
bk0: 27a 243327i bk1: 14a 243327i bk2: 7a 243330i bk3: 8a 243324i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 243355 
util_bw = 56 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 243187 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243295 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 56 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000230 
Either_Row_CoL_Bus_Util = 0.000247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000242444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243305 n_act=4 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000189
n_activity=831 dram_eff=0.05535
bk0: 15a 243330i bk1: 19a 243330i bk2: 9a 243333i bk3: 3a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007042
Bank_Level_Parallism_Col = 1.007246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007246 

BW Util details:
bwutil = 0.000189 
total_CMD = 243355 
util_bw = 46 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 243213 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243305 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 46 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000189 
Either_Row_CoL_Bus_Util = 0.000205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.80752e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243275 n_act=4 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003123
n_activity=1114 dram_eff=0.06822
bk0: 33a 243300i bk1: 23a 243330i bk2: 11a 243330i bk3: 9a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947368
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000312 
total_CMD = 243355 
util_bw = 76 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 243149 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243275 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 76 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275318
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243274 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003164
n_activity=1201 dram_eff=0.06411
bk0: 26a 243327i bk1: 40a 243330i bk2: 5a 243333i bk3: 6a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 243355 
util_bw = 77 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 243178 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243274 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000333 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000115058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243271 n_act=4 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003287
n_activity=1209 dram_eff=0.06617
bk0: 27a 243315i bk1: 22a 243324i bk2: 23a 243333i bk3: 8a 243324i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 243355 
util_bw = 80 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 243151 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243271 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 80 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243273 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003205
n_activity=1061 dram_eff=0.07352
bk0: 26a 243306i bk1: 23a 243333i bk2: 20a 243324i bk3: 9a 243315i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000321 
total_CMD = 243355 
util_bw = 78 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 243135 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243273 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254772
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243284 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002753
n_activity=1102 dram_eff=0.0608
bk0: 29a 243327i bk1: 20a 243333i bk2: 10a 243333i bk3: 8a 243327i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 243355 
util_bw = 67 
Wasted_Col = 100 
Wasted_Row = 0 
Idle = 243188 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243284 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000292 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000184915
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243283 n_act=4 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002794
n_activity=992 dram_eff=0.06855
bk0: 17a 243327i bk1: 36a 243318i bk2: 8a 243333i bk3: 7a 243333i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.941176
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 243355 
util_bw = 68 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 243178 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243283 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 68 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000279 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000250663
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243293 n_act=4 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002383
n_activity=890 dram_eff=0.06517
bk0: 28a 243315i bk1: 13a 243327i bk2: 11a 243333i bk3: 6a 243330i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931035
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 243355 
util_bw = 58 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 243182 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243293 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 58 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000254772
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243302 n_act=4 n_pre=0 n_ref_event=0 n_req=49 n_rd=49 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002014
n_activity=782 dram_eff=0.06266
bk0: 13a 243327i bk1: 18a 243321i bk2: 6a 243333i bk3: 12a 243321i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918367
Row_Buffer_Locality_read = 0.918367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 243355 
util_bw = 49 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 243188 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243302 
Read = 49 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 49 
total_req = 49 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 49 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000201 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000353393
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=243355 n_nop=243280 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002918
n_activity=960 dram_eff=0.07396
bk0: 19a 243318i bk1: 30a 243333i bk2: 16a 243318i bk3: 6a 243333i bk4: 0a 243355i bk5: 0a 243355i bk6: 0a 243355i bk7: 0a 243355i bk8: 0a 243355i bk9: 0a 243355i bk10: 0a 243355i bk11: 0a 243355i bk12: 0a 243355i bk13: 0a 243355i bk14: 0a 243355i bk15: 0a 243355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.943662
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005319
Bank_Level_Parallism_Col = 1.005435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005435 

BW Util details:
bwutil = 0.000292 
total_CMD = 243355 
util_bw = 71 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 243167 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 243355 
n_nop = 243280 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000546527

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 54959
Req_Network_injected_packets_per_cycle =       0.0424 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.0927
Req_Bank_Level_Parallism =       2.1385
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 54959
Reply_Network_injected_packets_per_cycle =        0.0424
Reply_Network_conflicts_per_cycle =        0.0034
Reply_Network_conflicts_per_cycle_util =       0.1512
Reply_Bank_Level_Parallism =       1.8844
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 38823 (inst/sec)
gpgpu_simulation_rate = 13739 (cycle/sec)
gpgpu_silicon_slowdown = 82393x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 9158
gpu_sim_insn = 51765
gpu_ipc =       5.6524
gpu_tot_sim_cycle = 64117
gpu_tot_sim_insn = 207060
gpu_tot_ipc =       3.2294
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0848
partiton_level_parallism_total  =       0.0485
partiton_level_parallism_util =       3.5000
partiton_level_parallism_util_total  =       2.3689
L2_BW  =       3.0734 GB/Sec
L2_BW_total  =       1.7559 GB/Sec
gpu_total_sim_rate=41412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 592256
gpgpu_n_tot_w_icount = 18508
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 11760
gpgpu_n_l1cache_bkconflict = 364
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:343663	W0_Scoreboard:86821	W1:812	W2:728	W3:728	W4:728	W5:728	W6:728	W7:728	W8:728	W9:728	W10:728	W11:728	W12:728	W13:728	W14:728	W15:728	W16:7476	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:18508	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 445 
max_icnt2mem_latency = 53 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 326 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1367 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3057 	48 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 41.000000 18.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 22.000000 25.000000  8.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 24.000000 17.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 41.000000 35.000000 22.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 31.000000 17.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 27.000000 33.000000  7.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 15.000000 30.000000  9.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 33.000000 42.000000 11.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 26.000000 64.000000  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 29.000000 44.000000 23.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 26.000000 29.000000 20.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 35.000000 10.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 17.000000 50.000000  8.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 29.000000 30.000000 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 13.000000 34.000000  6.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 19.000000 40.000000 16.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/64 = 22.109375
number of bytes read:
dram[0]:       800      1312       576       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       704       800       256       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       928       768       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312      1120       704       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       768       992       544       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       864      1056       224       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       960       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056      1344       352       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832      2048       160       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       928      1408       736       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       832       928       640       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024      1120       320       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       544      1600       256       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       928       960       352       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       416      1088       192       672         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608      1280       512       448         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 45280
Bmin_bank_accesses = 0!
chip skew: 3552/1984 = 1.79
number of bytes accessed:
dram[0]:       800      1312       576       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       704       800       256       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       928       768       544       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1312      1120       704       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       768       992       544       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       864      1056       224       448         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       480       960       288       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1056      1344       352       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       832      2048       160       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       928      1408       736       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       832       928       640       544         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024      1120       320       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       544      1600       256       416         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       928       960       352       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       416      1088       192       672         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       608      1280       512       448         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 45280
min_bank_accesses = 0!
chip skew: 3552/1984 = 1.79
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        15        33        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         16        15        32        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        32        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        15        31        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        15        27        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        14        33        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        30        49    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        15        44        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        15        40        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        15        32        45    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        39        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        15        38        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        15        39        41    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        15        36        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         15        15        33        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         15        15        35        43    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        437       436       440       436         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       439       438       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       437         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283805 n_act=4 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003452
n_activity=1306 dram_eff=0.07504
bk0: 25a 283870i bk1: 41a 283880i bk2: 18a 283882i bk3: 14a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959184
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004739
Bank_Level_Parallism_Col = 1.004831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004831 

BW Util details:
bwutil = 0.000345 
total_CMD = 283907 
util_bw = 98 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 283696 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283805 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 98 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015498
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283831 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002536
n_activity=1117 dram_eff=0.06446
bk0: 22a 283882i bk1: 25a 283858i bk2: 8a 283885i bk3: 17a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005208
Bank_Level_Parallism_Col = 1.005319
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005319 

BW Util details:
bwutil = 0.000254 
total_CMD = 283907 
util_bw = 72 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 283715 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283831 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000112713
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283818 n_act=4 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002994
n_activity=1217 dram_eff=0.06984
bk0: 29a 283879i bk1: 24a 283882i bk2: 17a 283876i bk3: 15a 283879i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952941
Row_Buffer_Locality_read = 0.952941
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000299 
total_CMD = 283907 
util_bw = 85 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 283710 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283818 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 85 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000264 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000264171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283797 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003734
n_activity=1548 dram_eff=0.06848
bk0: 41a 283879i bk1: 35a 283879i bk2: 22a 283882i bk3: 8a 283885i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 283907 
util_bw = 106 
Wasted_Col = 103 
Wasted_Row = 0 
Idle = 283698 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283797 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000327572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283826 n_act=4 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002712
n_activity=1175 dram_eff=0.06553
bk0: 24a 283873i bk1: 31a 283882i bk2: 17a 283879i bk3: 5a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948052
Row_Buffer_Locality_read = 0.948052
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 283907 
util_bw = 77 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 283718 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283826 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 77 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000271 
Either_Row_CoL_Bus_Util = 0.000285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000151458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283822 n_act=4 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002853
n_activity=1076 dram_eff=0.07528
bk0: 27a 283879i bk1: 33a 283865i bk2: 7a 283882i bk3: 14a 283876i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950617
Row_Buffer_Locality_read = 0.950617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000285 
total_CMD = 283907 
util_bw = 81 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 283700 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283822 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 81 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000218381
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283841 n_act=4 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=995 dram_eff=0.06231
bk0: 15a 283882i bk1: 30a 283873i bk2: 9a 283885i bk3: 8a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005988
Bank_Level_Parallism_Col = 1.006135
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006135 

BW Util details:
bwutil = 0.000218 
total_CMD = 283907 
util_bw = 62 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 283740 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283841 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 62 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.45347e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283800 n_act=4 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003628
n_activity=1400 dram_eff=0.07357
bk0: 33a 283852i bk1: 42a 283873i bk2: 11a 283882i bk3: 17a 283879i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.961165
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000363 
total_CMD = 283907 
util_bw = 103 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 283662 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283800 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 103 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00024656
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283796 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=107 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003769
n_activity=1535 dram_eff=0.06971
bk0: 26a 283879i bk1: 64a 283864i bk2: 5a 283885i bk3: 12a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.962617
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000377 
total_CMD = 283907 
util_bw = 107 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 283682 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283796 
Read = 107 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000133847
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283792 n_act=4 n_pre=0 n_ref_event=0 n_req=111 n_rd=111 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000391
n_activity=1483 dram_eff=0.07485
bk0: 29a 283867i bk1: 44a 283867i bk2: 23a 283885i bk3: 15a 283873i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963964
Row_Buffer_Locality_read = 0.963964
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000391 
total_CMD = 283907 
util_bw = 111 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 283660 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283792 
Read = 111 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 111 
total_req = 111 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 111 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137369
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283811 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000324
n_activity=1215 dram_eff=0.07572
bk0: 26a 283858i bk1: 29a 283885i bk2: 20a 283876i bk3: 17a 283864i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 283907 
util_bw = 92 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 283670 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283811 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000218381
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283811 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000324
n_activity=1374 dram_eff=0.06696
bk0: 32a 283873i bk1: 35a 283885i bk2: 10a 283885i bk3: 15a 283879i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000324 
total_CMD = 283907 
util_bw = 92 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 283709 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283811 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000338 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162025
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283815 n_act=4 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00031
n_activity=1227 dram_eff=0.07172
bk0: 17a 283879i bk1: 50a 283861i bk2: 8a 283885i bk3: 13a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000310 
total_CMD = 283907 
util_bw = 88 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 283698 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283815 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 88 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000225426
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283825 n_act=4 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002747
n_activity=1091 dram_eff=0.07149
bk0: 29a 283867i bk1: 30a 283870i bk2: 11a 283885i bk3: 8a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948718
Row_Buffer_Locality_read = 0.948718
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 283907 
util_bw = 78 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 283705 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283825 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 78 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000235993
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283829 n_act=4 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002606
n_activity=1016 dram_eff=0.07283
bk0: 13a 283879i bk1: 34a 283870i bk2: 6a 283885i bk3: 21a 283867i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000261 
total_CMD = 283907 
util_bw = 74 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 283706 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283829 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 74 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000261 
Either_Row_CoL_Bus_Util = 0.000275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000302916
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=283907 n_nop=283814 n_act=4 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003135
n_activity=1154 dram_eff=0.07712
bk0: 19a 283870i bk1: 40a 283885i bk2: 16a 283870i bk3: 14a 283882i bk4: 0a 283907i bk5: 0a 283907i bk6: 0a 283907i bk7: 0a 283907i bk8: 0a 283907i bk9: 0a 283907i bk10: 0a 283907i bk11: 0a 283907i bk12: 0a 283907i bk13: 0a 283907i bk14: 0a 283907i bk15: 0a 283907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955056
Row_Buffer_Locality_read = 0.955056
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004785
Bank_Level_Parallism_Col = 1.004878
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004878 

BW Util details:
bwutil = 0.000313 
total_CMD = 283907 
util_bw = 89 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 283698 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 283907 
n_nop = 283814 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 89 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000468463

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 64117
Req_Network_injected_packets_per_cycle =       0.0485 
Req_Network_conflicts_per_cycle =       0.0029
Req_Network_conflicts_per_cycle_util =       0.1441
Req_Bank_Level_Parallism =       2.3689
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 64117
Reply_Network_injected_packets_per_cycle =        0.0485
Reply_Network_conflicts_per_cycle =        0.0033
Reply_Network_conflicts_per_cycle_util =       0.1394
Reply_Bank_Level_Parallism =       2.0734
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 41412 (inst/sec)
gpgpu_simulation_rate = 12823 (cycle/sec)
gpgpu_silicon_slowdown = 88278x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 9157
gpu_sim_insn = 59160
gpu_ipc =       6.4606
gpu_tot_sim_cycle = 73274
gpu_tot_sim_insn = 266220
gpu_tot_ipc =       3.6332
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0970
partiton_level_parallism_total  =       0.0545
partiton_level_parallism_util =       3.5099
partiton_level_parallism_util_total  =       2.5534
L2_BW  =       3.5128 GB/Sec
L2_BW_total  =       1.9755 GB/Sec
gpu_total_sim_rate=44370

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 761472
gpgpu_n_tot_w_icount = 23796
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 15120
gpgpu_n_l1cache_bkconflict = 468
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144	W0_Idle:441328	W0_Scoreboard:111440	W1:1044	W2:936	W3:936	W4:936	W5:936	W6:936	W7:936	W8:936	W9:936	W10:936	W11:936	W12:936	W13:936	W14:936	W15:936	W16:9612	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23796	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 445 
max_icnt2mem_latency = 54 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 324 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1740 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	1788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3926 	67 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482         0      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030         0      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 41.000000 21.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 29.000000 10.000000 20.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 44.000000 28.000000 17.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 57.000000 40.000000 23.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 33.000000 34.000000 17.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 36.000000 39.000000  7.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 30.000000 39.000000  9.000000 13.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 44.000000 50.000000 13.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 34.000000 71.000000  5.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 47.000000 52.000000 23.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 38.000000 29.000000 20.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 53.000000 40.000000 11.000000 21.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 26.000000 53.000000  9.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 39.000000 34.000000 13.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 21.000000 36.000000  6.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 25.000000 41.000000 16.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1788/68 = 26.294117
number of bytes read:
dram[0]:      1024      1312       672       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024       928       320       640         0        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1408       896       544       672         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1824      1280       736       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1056      1088       544       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      1248       224       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       960      1248       288       416        32         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1408      1600       416       832         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1088      2272       160       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1504      1664       736       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1216       928       640       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1696      1280       352       672         0        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:       832      1696       288       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1248      1088       416       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       672      1152       192       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800      1312       512       768         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 57216
Bmin_bank_accesses = 0!
chip skew: 4608/2944 = 1.57
number of bytes accessed:
dram[0]:      1024      1312       672       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1024       928       320       640         0        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1408       896       544       672         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1824      1280       736       480         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1056      1088       544       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1152      1248       224       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       960      1248       288       416        32         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1408      1600       416       832         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1088      2272       160       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1504      1664       736       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1216       928       640       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1696      1280       352       672         0        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:       832      1696       288       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1248      1088       416       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       672      1152       192       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       800      1312       512       768         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 57216
min_bank_accesses = 0!
chip skew: 4608/2944 = 1.57
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        16        35        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        41        43    none          21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         15        16        39        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        16        35        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         14        16        32        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        36        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         14        16        40        41        36    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         15        16        46        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        16        51        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         14        16        36        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         14        15        45        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         15        16        46        35    none          13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         14        16        47        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        45        38    none          21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         14        16        39        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        39        35    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       239       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       437       441       234         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        438       436       437       437       234       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        436       439       438       437         0       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        438       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324331 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003668
n_activity=1514 dram_eff=0.0786
bk0: 32a 324417i bk1: 41a 324427i bk2: 21a 324429i bk3: 25a 324417i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004098
Bank_Level_Parallism_Col = 1.004167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004167 

BW Util details:
bwutil = 0.000367 
total_CMD = 324454 
util_bw = 119 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 324210 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324331 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324357 n_act=5 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002836
n_activity=1347 dram_eff=0.0683
bk0: 32a 324414i bk1: 29a 324405i bk2: 10a 324432i bk3: 20a 324429i bk4: 0a 324454i bk5: 1a 324432i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945652
Row_Buffer_Locality_read = 0.945652
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008065
Bank_Level_Parallism_Col = 1.008230
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008230 

BW Util details:
bwutil = 0.000284 
total_CMD = 324454 
util_bw = 92 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 324206 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324357 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 92 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000135612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324340 n_act=4 n_pre=0 n_ref_event=0 n_req=110 n_rd=110 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000339
n_activity=1511 dram_eff=0.0728
bk0: 44a 324420i bk1: 28a 324429i bk2: 17a 324423i bk3: 21a 324417i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 324454 
util_bw = 110 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 324217 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324340 
Read = 110 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 110 
total_req = 110 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 110 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00023424
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324315 n_act=4 n_pre=0 n_ref_event=0 n_req=135 n_rd=135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004161
n_activity=1878 dram_eff=0.07188
bk0: 57a 324417i bk1: 40a 324426i bk2: 23a 324429i bk3: 15a 324426i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970370
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000416 
total_CMD = 324454 
util_bw = 135 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 324201 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324315 
Read = 135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 135 
total_req = 135 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 135 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0002928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324358 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002836
n_activity=1374 dram_eff=0.06696
bk0: 33a 324420i bk1: 34a 324429i bk2: 17a 324426i bk3: 8a 324426i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 324454 
util_bw = 92 
Wasted_Col = 115 
Wasted_Row = 0 
Idle = 324247 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324358 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00013253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324348 n_act=4 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=1344 dram_eff=0.07589
bk0: 36a 324426i bk1: 39a 324412i bk2: 7a 324429i bk3: 20a 324420i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 324454 
util_bw = 102 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 324223 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324348 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 102 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00019109
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324357 n_act=5 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002836
n_activity=1323 dram_eff=0.06954
bk0: 30a 324411i bk1: 39a 324417i bk2: 9a 324432i bk3: 13a 324429i bk4: 1a 324432i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945652
Row_Buffer_Locality_read = 0.945652
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004167
Bank_Level_Parallism_Col = 1.004255
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004255 

BW Util details:
bwutil = 0.000284 
total_CMD = 324454 
util_bw = 92 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 324214 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324357 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 92 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.86272e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324317 n_act=4 n_pre=0 n_ref_event=0 n_req=133 n_rd=133 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004099
n_activity=1738 dram_eff=0.07652
bk0: 44a 324396i bk1: 50a 324417i bk2: 13a 324429i bk3: 26a 324421i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969925
Row_Buffer_Locality_read = 0.969925
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 324454 
util_bw = 133 
Wasted_Col = 153 
Wasted_Row = 0 
Idle = 324168 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324317 
Read = 133 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 133 
total_req = 133 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 133 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000215747
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324322 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003945
n_activity=1843 dram_eff=0.06945
bk0: 34a 324426i bk1: 71a 324411i bk2: 5a 324432i bk3: 18a 324426i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 324454 
util_bw = 128 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 324205 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324322 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00011712
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324306 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004438
n_activity=1870 dram_eff=0.07701
bk0: 47a 324405i bk1: 52a 324414i bk2: 23a 324432i bk3: 22a 324420i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000444 
total_CMD = 324454 
util_bw = 144 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 324165 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324306 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000135612
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324336 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=114 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003514
n_activity=1480 dram_eff=0.07703
bk0: 38a 324405i bk1: 29a 324432i bk2: 20a 324423i bk3: 27a 324399i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.964912
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000351 
total_CMD = 324454 
util_bw = 114 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 324183 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324336 
Read = 114 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000351 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000206501
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324323 n_act=5 n_pre=0 n_ref_event=0 n_req=126 n_rd=126 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003883
n_activity=1799 dram_eff=0.07004
bk0: 53a 324414i bk1: 40a 324432i bk2: 11a 324432i bk3: 21a 324426i bk4: 0a 324454i bk5: 1a 324432i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960317
Row_Buffer_Locality_read = 0.960317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015625
Bank_Level_Parallism_Col = 1.015936
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015936 

BW Util details:
bwutil = 0.000388 
total_CMD = 324454 
util_bw = 126 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 324198 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324323 
Read = 126 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 126 
total_req = 126 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 126 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000141777
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324344 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003267
n_activity=1484 dram_eff=0.07143
bk0: 26a 324426i bk1: 53a 324408i bk2: 9a 324432i bk3: 18a 324429i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000327 
total_CMD = 324454 
util_bw = 106 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 324227 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324344 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000197254
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324352 n_act=5 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000299
n_activity=1333 dram_eff=0.07277
bk0: 39a 324402i bk1: 34a 324417i bk2: 13a 324432i bk3: 10a 324426i bk4: 0a 324454i bk5: 1a 324432i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948454
Row_Buffer_Locality_read = 0.948454
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003891
Bank_Level_Parallism_Col = 1.003968
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003968 

BW Util details:
bwutil = 0.000299 
total_CMD = 324454 
util_bw = 97 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 324197 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324352 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 97 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221911
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324358 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002836
n_activity=1227 dram_eff=0.07498
bk0: 21a 324426i bk1: 36a 324417i bk2: 6a 324432i bk3: 29a 324414i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000284 
total_CMD = 324454 
util_bw = 92 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 324235 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324358 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000265 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000265061
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=324454 n_nop=324344 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003267
n_activity=1344 dram_eff=0.07887
bk0: 25a 324417i bk1: 41a 324432i bk2: 16a 324417i bk3: 24a 324420i bk4: 0a 324454i bk5: 0a 324454i bk6: 0a 324454i bk7: 0a 324454i bk8: 0a 324454i bk9: 0a 324454i bk10: 0a 324454i bk11: 0a 324454i bk12: 0a 324454i bk13: 0a 324454i bk14: 0a 324454i bk15: 0a 324454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004255
Bank_Level_Parallism_Col = 1.004329
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004329 

BW Util details:
bwutil = 0.000327 
total_CMD = 324454 
util_bw = 106 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 324219 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324454 
n_nop = 324344 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000409919

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 73274
Req_Network_injected_packets_per_cycle =       0.0545 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       0.1917
Req_Bank_Level_Parallism =       2.5534
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 73274
Reply_Network_injected_packets_per_cycle =        0.0545
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.1512
Reply_Bank_Level_Parallism =       2.2126
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 44370 (inst/sec)
gpgpu_simulation_rate = 12212 (cycle/sec)
gpgpu_silicon_slowdown = 92695x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 8972
gpu_sim_insn = 51429
gpu_ipc =       5.7322
gpu_tot_sim_cycle = 82246
gpu_tot_sim_insn = 317649
gpu_tot_ipc =       3.8622
gpu_tot_issued_cta = 43
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0866
partiton_level_parallism_total  =       0.0580
partiton_level_parallism_util =       3.9045
partiton_level_parallism_util_total  =       2.7058
L2_BW  =       3.1371 GB/Sec
L2_BW_total  =       2.1022 GB/Sec
gpu_total_sim_rate=45378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
661, 
gpgpu_n_tot_thrd_icount = 908864
gpgpu_n_tot_w_icount = 28402
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 18060
gpgpu_n_l1cache_bkconflict = 559
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:179	W0_Idle:526394	W0_Scoreboard:132876	W1:1247	W2:1118	W3:1118	W4:1118	W5:1118	W6:1118	W7:1118	W8:1118	W9:1118	W10:1118	W11:1118	W12:1118	W13:1118	W14:1118	W15:1118	W16:11460	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:28402	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 445 
max_icnt2mem_latency = 54 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 328 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2050 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4688 	81 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.000000 41.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.000000 29.000000 15.000000 20.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 62.000000 28.000000 25.000000 21.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 73.000000 40.000000 28.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 43.000000 34.000000 23.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 46.000000 39.000000 10.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 46.000000 39.000000 15.000000 13.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 59.000000 50.000000 22.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 44.000000 72.000000  9.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 66.000000 52.000000 30.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 52.000000 32.000000 28.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 74.000000 40.000000 18.000000 21.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 37.000000 53.000000 14.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 35.000000 21.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 29.000000 36.000000  8.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 31.000000 41.000000 21.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/71 = 29.549295
number of bytes read:
dram[0]:      1280      1312       960       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280       928       480       640        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1984       896       800       672        32         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2336      1280       896       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1376      1088       736       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1472      1248       320       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1472      1248       480       416        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      1600       704       832         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1408      2304       288       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2112      1664       960       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1664      1024       896       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2368      1280       576       672        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1184      1696       448       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1120       672       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       928      1152       256       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       992      1312       672       768         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 67136
Bmin_bank_accesses = 0!
chip skew: 5440/3264 = 1.67
number of bytes accessed:
dram[0]:      1280      1312       960       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1280       928       480       640        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1984       896       800       672        32         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2336      1280       896       512         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1376      1088       736       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1472      1248       320       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1472      1248       480       416        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1888      1600       704       832         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1408      2304       288       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2112      1664       960       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1664      1024       896       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2368      1280       576       672        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1184      1696       448       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1664      1120       672       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       928      1152       256       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       992      1312       672       768         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 67136
min_bank_accesses = 0!
chip skew: 5440/3264 = 1.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         15        16        36        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        43        43        50        21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        39        33        50    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         16        16        36        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        16        34        32    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         15        15        36        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         15        16        39        41        32    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        41        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        16        47        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         15        16        36        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        43        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        44        35        50        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         15        16        46        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        44        38    none          21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        38        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        38        36    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       240         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       436       445       439         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437         0       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364042 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003734
n_activity=1707 dram_eff=0.07967
bk0: 40a 364145i bk1: 41a 364155i bk2: 30a 364145i bk3: 25a 364145i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003663
Bank_Level_Parallism_Col = 1.003717
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003717 

BW Util details:
bwutil = 0.000373 
total_CMD = 364182 
util_bw = 136 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 363909 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364042 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145532
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364070 n_act=6 n_pre=0 n_ref_event=0 n_req=106 n_rd=106 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002911
n_activity=1532 dram_eff=0.06919
bk0: 40a 364142i bk1: 29a 364133i bk2: 15a 364160i bk3: 20a 364157i bk4: 1a 364160i bk5: 1a 364160i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943396
Row_Buffer_Locality_read = 0.943396
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014184
Bank_Level_Parallism_Col = 1.014493
Bank_Level_Parallism_Ready = 1.009434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014493 

BW Util details:
bwutil = 0.000291 
total_CMD = 364182 
util_bw = 106 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 363900 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364070 
Read = 106 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 106 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364040 n_act=5 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003762
n_activity=1781 dram_eff=0.07692
bk0: 62a 364140i bk1: 28a 364157i bk2: 25a 364142i bk3: 21a 364145i bk4: 1a 364160i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963504
Row_Buffer_Locality_read = 0.963504
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016778
Bank_Level_Parallism_Col = 1.017065
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017065 

BW Util details:
bwutil = 0.000376 
total_CMD = 364182 
util_bw = 137 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 363884 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364040 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 137 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208687
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364021 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004311
n_activity=2116 dram_eff=0.0742
bk0: 73a 364136i bk1: 40a 364154i bk2: 28a 364157i bk3: 16a 364154i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000431 
total_CMD = 364182 
util_bw = 157 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 363898 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364021 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000274588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364070 n_act=4 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002966
n_activity=1578 dram_eff=0.06844
bk0: 43a 364148i bk1: 34a 364157i bk2: 23a 364151i bk3: 8a 364154i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 364182 
util_bw = 108 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 363956 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364070 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 108 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000118073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364063 n_act=4 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003158
n_activity=1510 dram_eff=0.07616
bk0: 46a 364154i bk1: 39a 364140i bk2: 10a 364157i bk3: 20a 364148i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965217
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000316 
total_CMD = 364182 
util_bw = 115 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 363938 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364063 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 115 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170245
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364062 n_act=5 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003158
n_activity=1596 dram_eff=0.07206
bk0: 46a 364121i bk1: 39a 364145i bk2: 15a 364160i bk3: 13a 364157i bk4: 2a 364160i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003559
Bank_Level_Parallism_Col = 1.003623
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003623 

BW Util details:
bwutil = 0.000316 
total_CMD = 364182 
util_bw = 115 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 363901 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364062 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 115 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000330 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104343
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364021 n_act=4 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004311
n_activity=1966 dram_eff=0.07986
bk0: 59a 364115i bk1: 50a 364145i bk2: 22a 364154i bk3: 26a 364149i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974522
Row_Buffer_Locality_read = 0.974522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000431 
total_CMD = 364182 
util_bw = 157 
Wasted_Col = 165 
Wasted_Row = 0 
Idle = 363860 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364021 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 157 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000192212
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364035 n_act=4 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003927
n_activity=2039 dram_eff=0.07013
bk0: 44a 364154i bk1: 72a 364139i bk2: 9a 364160i bk3: 18a 364154i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972028
Row_Buffer_Locality_read = 0.972028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000393 
total_CMD = 364182 
util_bw = 143 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 363918 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364035 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 143 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104343
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364008 n_act=4 n_pre=0 n_ref_event=0 n_req=170 n_rd=170 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004668
n_activity=2175 dram_eff=0.07816
bk0: 66a 364127i bk1: 52a 364142i bk2: 30a 364160i bk3: 22a 364148i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976471
Row_Buffer_Locality_read = 0.976471
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000467 
total_CMD = 364182 
util_bw = 170 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 363861 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364008 
Read = 170 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 170 
total_req = 170 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 170 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000123565
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364039 n_act=4 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003817
n_activity=1773 dram_eff=0.0784
bk0: 52a 364133i bk1: 32a 364154i bk2: 28a 364142i bk3: 27a 364127i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971223
Row_Buffer_Locality_read = 0.971223
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 364182 
util_bw = 139 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 363871 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364039 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 139 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000189466
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364021 n_act=6 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004256
n_activity=2091 dram_eff=0.07413
bk0: 74a 364142i bk1: 40a 364160i bk2: 18a 364160i bk3: 21a 364154i bk4: 1a 364160i bk5: 1a 364160i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961290
Row_Buffer_Locality_read = 0.961290
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016340
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000426 
total_CMD = 364182 
util_bw = 155 
Wasted_Col = 151 
Wasted_Row = 0 
Idle = 363876 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364021 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 155 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012631
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364056 n_act=4 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000335
n_activity=1690 dram_eff=0.07219
bk0: 37a 364154i bk1: 53a 364136i bk2: 14a 364160i bk3: 18a 364157i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 0.967213
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000335 
total_CMD = 364182 
util_bw = 122 
Wasted_Col = 121 
Wasted_Row = 0 
Idle = 363939 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364056 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 122 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000175736
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364058 n_act=5 n_pre=0 n_ref_event=0 n_req=119 n_rd=119 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003268
n_activity=1555 dram_eff=0.07653
bk0: 52a 364124i bk1: 35a 364145i bk2: 21a 364157i bk3: 10a 364154i bk4: 0a 364182i bk5: 1a 364160i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957983
Row_Buffer_Locality_read = 0.957983
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003472
Bank_Level_Parallism_Col = 1.003534
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003534 

BW Util details:
bwutil = 0.000327 
total_CMD = 364182 
util_bw = 119 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 363894 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364058 
Read = 119 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 119 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000327 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000200449
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364076 n_act=4 n_pre=0 n_ref_event=0 n_req=102 n_rd=102 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002801
n_activity=1384 dram_eff=0.0737
bk0: 29a 364154i bk1: 36a 364145i bk2: 8a 364160i bk3: 29a 364142i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000280 
total_CMD = 364182 
util_bw = 102 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 363953 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364076 
Read = 102 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 102 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000280 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000236146
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=364182 n_nop=364061 n_act=4 n_pre=0 n_ref_event=0 n_req=117 n_rd=117 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003213
n_activity=1489 dram_eff=0.07858
bk0: 31a 364145i bk1: 41a 364160i bk2: 21a 364145i bk3: 24a 364148i bk4: 0a 364182i bk5: 0a 364182i bk6: 0a 364182i bk7: 0a 364182i bk8: 0a 364182i bk9: 0a 364182i bk10: 0a 364182i bk11: 0a 364182i bk12: 0a 364182i bk13: 0a 364182i bk14: 0a 364182i bk15: 0a 364182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965812
Row_Buffer_Locality_read = 0.965812
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004065
Bank_Level_Parallism_Col = 1.004132
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004132 

BW Util details:
bwutil = 0.000321 
total_CMD = 364182 
util_bw = 117 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 363936 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 364182 
n_nop = 364061 
Read = 117 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 117 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000365202

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 82246
Req_Network_injected_packets_per_cycle =       0.0580 
Req_Network_conflicts_per_cycle =       0.0051
Req_Network_conflicts_per_cycle_util =       0.2381
Req_Bank_Level_Parallism =       2.7058
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 82246
Reply_Network_injected_packets_per_cycle =        0.0580
Reply_Network_conflicts_per_cycle =        0.0038
Reply_Network_conflicts_per_cycle_util =       0.1548
Reply_Bank_Level_Parallism =       2.3386
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 45378 (inst/sec)
gpgpu_simulation_rate = 11749 (cycle/sec)
gpgpu_silicon_slowdown = 96348x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 8974
gpu_sim_insn = 44082
gpu_ipc =       4.9122
gpu_tot_sim_cycle = 91220
gpu_tot_sim_insn = 361731
gpu_tot_ipc =       3.9655
gpu_tot_issued_cta = 49
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0742
partiton_level_parallism_total  =       0.0596
partiton_level_parallism_util =       3.5238
partiton_level_parallism_util_total  =       2.7849
L2_BW  =       2.6883 GB/Sec
L2_BW_total  =       2.1599 GB/Sec
gpu_total_sim_rate=51675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1035200
gpgpu_n_tot_w_icount = 32350
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 20580
gpgpu_n_l1cache_bkconflict = 637
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209	W0_Idle:599321	W0_Scoreboard:151237	W1:1421	W2:1274	W3:1274	W4:1274	W5:1274	W6:1274	W7:1274	W8:1274	W9:1274	W10:1274	W11:1274	W12:1274	W13:1274	W14:1274	W15:1274	W16:13044	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:32350	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 325 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2314 	13 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3077 	2362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5348 	87 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 41.000000 47.000000 37.000000 25.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 41.000000 39.000000 19.000000 20.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 66.000000 43.000000 32.000000 23.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 76.000000 47.000000 30.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 45.000000 38.000000 29.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 44.000000 13.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 47.000000 46.000000 19.000000 13.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 56.000000 27.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 80.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 70.000000 60.000000 36.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 54.000000 44.000000 34.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 79.000000 54.000000 23.000000 21.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 64.000000 18.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 42.000000 27.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 31.000000 45.000000 10.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 46.000000 26.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2362/72 = 32.805557
number of bytes read:
dram[0]:      1312      1504      1184       800         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312      1248       608       640        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2112      1376      1024       736        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1504       960       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1440      1216       928       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1536      1408       416       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1504      1472       608       416        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      1792       864       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1472      2560       384       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2240      1920      1152       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1728      1408      1088       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2528      1728       736       672        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2048       576       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1792      1344       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       992      1440       320       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1472       832       800         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 75584
Bmin_bank_accesses = 0!
chip skew: 6016/3680 = 1.63
number of bytes accessed:
dram[0]:      1312      1504      1184       800         0        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312      1248       608       640        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2112      1376      1024       736        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1504       960       608         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1440      1216       928       256         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1536      1408       416       640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1504      1472       608       416        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2048      1792       864       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1472      2560       384       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2240      1920      1152       704         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1728      1408      1088       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2528      1728       736       672        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2048       576       576         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1792      1344       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       992      1440       320       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1472       832       800         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 75584
min_bank_accesses = 0!
chip skew: 6016/3680 = 1.63
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        34        34    none          43    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        15        40        46        35        21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        36        37        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        16        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        15        32        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        34        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        37        46        32    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        38        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        42        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        15        34        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        15        41        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        15        41        39        35        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        42        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        41        38    none          21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        15        35        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        39    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       234         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       436       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       236         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437         0       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403763 n_act=5 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003738
n_activity=1926 dram_eff=0.0784
bk0: 41a 403882i bk1: 47a 403892i bk2: 37a 403876i bk3: 25a 403882i bk4: 0a 403919i bk5: 1a 403897i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966887
Row_Buffer_Locality_read = 0.966887
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009554
Bank_Level_Parallism_Col = 1.009709
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009709 

BW Util details:
bwutil = 0.000374 
total_CMD = 403919 
util_bw = 151 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 403605 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403763 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 151 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000374 
Either_Row_CoL_Bus_Util = 0.000386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00013369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403791 n_act=6 n_pre=0 n_ref_event=0 n_req=122 n_rd=122 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000302
n_activity=1775 dram_eff=0.06873
bk0: 41a 403879i bk1: 39a 403870i bk2: 19a 403897i bk3: 20a 403894i bk4: 2a 403897i bk5: 1a 403897i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950820
Row_Buffer_Locality_read = 0.950820
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013423
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.008197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000302 
total_CMD = 403919 
util_bw = 122 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 403621 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403791 
Read = 122 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 122 
total_req = 122 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 122 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000108933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403748 n_act=5 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000411
n_activity=2080 dram_eff=0.07981
bk0: 66a 403874i bk1: 43a 403894i bk2: 32a 403876i bk3: 23a 403882i bk4: 2a 403897i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969880
Row_Buffer_Locality_read = 0.969880
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015015
Bank_Level_Parallism_Col = 1.015244
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015244 

BW Util details:
bwutil = 0.000411 
total_CMD = 403919 
util_bw = 166 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 403586 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403748 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 166 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000188157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403743 n_act=4 n_pre=0 n_ref_event=0 n_req=172 n_rd=172 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004258
n_activity=2334 dram_eff=0.07369
bk0: 76a 403870i bk1: 47a 403891i bk2: 30a 403894i bk3: 19a 403891i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000426 
total_CMD = 403919 
util_bw = 172 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 403617 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403743 
Read = 172 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 172 
total_req = 172 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 172 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000247574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403795 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002971
n_activity=1771 dram_eff=0.06776
bk0: 45a 403885i bk1: 38a 403894i bk2: 29a 403888i bk3: 8a 403891i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 403919 
util_bw = 120 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 403681 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403795 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000106457
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403790 n_act=4 n_pre=0 n_ref_event=0 n_req=125 n_rd=125 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003095
n_activity=1669 dram_eff=0.0749
bk0: 48a 403891i bk1: 44a 403877i bk2: 13a 403894i bk3: 20a 403885i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968000
Row_Buffer_Locality_read = 0.968000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 403919 
util_bw = 125 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 403665 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403790 
Read = 125 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 125 
total_req = 125 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 125 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000153496
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403787 n_act=5 n_pre=0 n_ref_event=0 n_req=127 n_rd=127 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=1752 dram_eff=0.07249
bk0: 47a 403858i bk1: 46a 403873i bk2: 19a 403897i bk3: 13a 403894i bk4: 2a 403897i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960630
Row_Buffer_Locality_read = 0.960630
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003311
Bank_Level_Parallism_Col = 1.003367
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003367 

BW Util details:
bwutil = 0.000314 
total_CMD = 403919 
util_bw = 127 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 403617 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403787 
Read = 127 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 127 
total_req = 127 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 127 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101506
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403741 n_act=4 n_pre=0 n_ref_event=0 n_req=174 n_rd=174 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004308
n_activity=2177 dram_eff=0.07993
bk0: 64a 403849i bk1: 56a 403879i bk2: 27a 403891i bk3: 27a 403886i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000431 
total_CMD = 403919 
util_bw = 174 
Wasted_Col = 171 
Wasted_Row = 0 
Idle = 403574 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403741 
Read = 174 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 174 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000173302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403759 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003862
n_activity=2227 dram_eff=0.07005
bk0: 46a 403891i bk1: 80a 403867i bk2: 12a 403897i bk3: 18a 403891i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000386 
total_CMD = 403919 
util_bw = 156 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 403633 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403759 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000101506
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403727 n_act=4 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004654
n_activity=2416 dram_eff=0.07781
bk0: 70a 403864i bk1: 60a 403870i bk2: 36a 403897i bk3: 22a 403885i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000465 
total_CMD = 403919 
util_bw = 188 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 403571 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403727 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 188 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000465 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118836
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403754 n_act=4 n_pre=0 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003986
n_activity=1995 dram_eff=0.0807
bk0: 54a 403870i bk1: 44a 403878i bk2: 34a 403879i bk3: 29a 403864i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975155
Row_Buffer_Locality_read = 0.975155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 403919 
util_bw = 161 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 403573 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403754 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 161 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000178254
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403733 n_act=6 n_pre=0 n_ref_event=0 n_req=180 n_rd=180 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004456
n_activity=2413 dram_eff=0.0746
bk0: 79a 403879i bk1: 54a 403897i bk2: 23a 403894i bk3: 21a 403891i bk4: 2a 403897i bk5: 1a 403897i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014970
Bank_Level_Parallism_Col = 1.015244
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015244 

BW Util details:
bwutil = 0.000446 
total_CMD = 403919 
util_bw = 180 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 403585 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403733 
Read = 180 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 180 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000113884
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403775 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003466
n_activity=1908 dram_eff=0.07338
bk0: 40a 403891i bk1: 64a 403864i bk2: 18a 403897i bk3: 18a 403894i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000347 
total_CMD = 403919 
util_bw = 140 
Wasted_Col = 130 
Wasted_Row = 0 
Idle = 403649 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403775 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000170826
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403778 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003367
n_activity=1780 dram_eff=0.0764
bk0: 56a 403858i bk1: 42a 403882i bk2: 27a 403891i bk3: 10a 403891i bk4: 0a 403919i bk5: 1a 403897i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003215
Bank_Level_Parallism_Col = 1.003268
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003268 

BW Util details:
bwutil = 0.000337 
total_CMD = 403919 
util_bw = 136 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 403608 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403778 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000180729
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403800 n_act=4 n_pre=0 n_ref_event=0 n_req=115 n_rd=115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002847
n_activity=1574 dram_eff=0.07306
bk0: 31a 403891i bk1: 45a 403882i bk2: 10a 403897i bk3: 29a 403879i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965217
Row_Buffer_Locality_read = 0.965217
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000285 
total_CMD = 403919 
util_bw = 115 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 403677 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403800 
Read = 115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 115 
total_req = 115 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 115 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212914
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=403919 n_nop=403786 n_act=4 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003194
n_activity=1651 dram_eff=0.07813
bk0: 32a 403882i bk1: 46a 403897i bk2: 26a 403882i bk3: 25a 403885i bk4: 0a 403919i bk5: 0a 403919i bk6: 0a 403919i bk7: 0a 403919i bk8: 0a 403919i bk9: 0a 403919i bk10: 0a 403919i bk11: 0a 403919i bk12: 0a 403919i bk13: 0a 403919i bk14: 0a 403919i bk15: 0a 403919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968992
Row_Buffer_Locality_read = 0.968992
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003876
Bank_Level_Parallism_Col = 1.003937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003937 

BW Util details:
bwutil = 0.000319 
total_CMD = 403919 
util_bw = 129 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 403661 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 403919 
n_nop = 403786 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 129 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000329274

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 91220
Req_Network_injected_packets_per_cycle =       0.0596 
Req_Network_conflicts_per_cycle =       0.0054
Req_Network_conflicts_per_cycle_util =       0.2504
Req_Bank_Level_Parallism =       2.7849
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 91220
Reply_Network_injected_packets_per_cycle =        0.0596
Reply_Network_conflicts_per_cycle =        0.0037
Reply_Network_conflicts_per_cycle_util =       0.1484
Reply_Bank_Level_Parallism =       2.4024
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 51675 (inst/sec)
gpgpu_simulation_rate = 13031 (cycle/sec)
gpgpu_silicon_slowdown = 86869x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
kernel_stream_id = 0
gpu_sim_cycle = 8969
gpu_sim_insn = 36735
gpu_ipc =       4.0958
gpu_tot_sim_cycle = 100189
gpu_tot_sim_insn = 398466
gpu_tot_ipc =       3.9771
gpu_tot_issued_cta = 54
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0619
partiton_level_parallism_total  =       0.0598
partiton_level_parallism_util =       2.9839
partiton_level_parallism_util_total  =       2.8022
L2_BW  =       2.2415 GB/Sec
L2_BW_total  =       2.1672 GB/Sec
gpu_total_sim_rate=49808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1140480
gpgpu_n_tot_w_icount = 35640
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 22680
gpgpu_n_l1cache_bkconflict = 702
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234	W0_Idle:660025	W0_Scoreboard:166535	W1:1566	W2:1404	W3:1404	W4:1404	W5:1404	W6:1404	W7:1404	W8:1404	W9:1404	W10:1404	W11:1404	W12:1404	W13:1404	W14:1404	W15:1404	W16:14364	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35640	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 323 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2531 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3414 	2580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5892 	98 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0      6039         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0      6038         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 42.000000 54.000000 37.000000 30.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 41.000000 48.000000 19.000000 26.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 66.000000 59.000000 32.000000 29.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 76.000000 55.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 45.000000 45.000000 29.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 52.000000 13.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 53.000000 19.000000 17.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 65.000000 62.000000 27.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 86.000000 12.000000 21.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 70.000000 69.000000 36.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 54.000000 54.000000 34.000000 34.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 79.000000 70.000000 23.000000 27.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 40.000000 72.000000 18.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 56.000000 49.000000 27.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 31.000000 56.000000 11.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 52.000000 26.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2580/74 = 34.864864
number of bytes read:
dram[0]:      1344      1728      1184       960         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312      1536       608       832        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2112      1888      1024       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1760       960       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1440      1440       928       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1536      1664       416       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1696       608       544        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2080      1984       864       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1472      2752       384       672         0        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2240      2208      1152       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1728      1728      1088      1088         0        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2528      2240       736       864        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304       576       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1792      1568       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       992      1792       352      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1664       832       960         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 82560
Bmin_bank_accesses = 0!
chip skew: 6464/4128 = 1.57
number of bytes accessed:
dram[0]:      1344      1728      1184       960         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312      1536       608       832        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2112      1888      1024       928        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2432      1760       960       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1440      1440       928       320         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1536      1664       416       768         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1536      1696       608       544        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2080      1984       864       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1472      2752       384       672         0        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2240      2208      1152       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1728      1728      1088      1088         0        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2528      2240       736       864        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1280      2304       576       800         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1792      1568       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:       992      1792       352      1024         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1024      1664       832       960         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 82560
min_bank_accesses = 0!
chip skew: 6464/4128 = 1.57
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        16        34        35    none          36    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        40        44        35        21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        15        36        39        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        15        37        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        16        32        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        34        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        15        37        44        32    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        38        39    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        42        40    none          50    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        34        43    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        16        41        34    none          50    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        41        38        35        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        42        40    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        41        38    none          21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        33        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        40    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       439         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       437       436       440         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437         0       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437       238         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443464 n_act=5 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003719
n_activity=2110 dram_eff=0.0782
bk0: 42a 443597i bk1: 54a 443607i bk2: 37a 443591i bk3: 30a 443597i bk4: 0a 443634i bk5: 2a 443612i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009146
Bank_Level_Parallism_Col = 1.009288
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009288 

BW Util details:
bwutil = 0.000372 
total_CMD = 443634 
util_bw = 165 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 443306 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443464 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 165 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000372 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000121722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443491 n_act=6 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=1959 dram_eff=0.06993
bk0: 41a 443594i bk1: 48a 443585i bk2: 19a 443612i bk3: 26a 443609i bk4: 2a 443612i bk5: 1a 443612i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956204
Row_Buffer_Locality_read = 0.956204
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012780
Bank_Level_Parallism_Col = 1.013029
Bank_Level_Parallism_Ready = 1.007299
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013029 

BW Util details:
bwutil = 0.000309 
total_CMD = 443634 
util_bw = 137 
Wasted_Col = 176 
Wasted_Row = 0 
Idle = 443321 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443491 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 137 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.91809e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443441 n_act=5 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004238
n_activity=2338 dram_eff=0.08041
bk0: 66a 443589i bk1: 59a 443609i bk2: 32a 443591i bk3: 29a 443597i bk4: 2a 443612i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973404
Row_Buffer_Locality_read = 0.973404
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014084
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.000424 
total_CMD = 443634 
util_bw = 188 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 443279 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443441 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 188 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000171312
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443444 n_act=4 n_pre=0 n_ref_event=0 n_req=186 n_rd=186 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004193
n_activity=2520 dram_eff=0.07381
bk0: 76a 443585i bk1: 55a 443606i bk2: 30a 443609i bk3: 25a 443600i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000419 
total_CMD = 443634 
util_bw = 186 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 443312 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443444 
Read = 186 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 186 
total_req = 186 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 186 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000227665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443501 n_act=4 n_pre=0 n_ref_event=0 n_req=129 n_rd=129 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002908
n_activity=1911 dram_eff=0.0675
bk0: 45a 443600i bk1: 45a 443609i bk2: 29a 443603i bk3: 10a 443606i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968992
Row_Buffer_Locality_read = 0.968992
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 443634 
util_bw = 129 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 443387 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443501 
Read = 129 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 129 
total_req = 129 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 129 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.69267e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443493 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=137 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003088
n_activity=1837 dram_eff=0.07458
bk0: 48a 443606i bk1: 52a 443592i bk2: 13a 443609i bk3: 24a 443600i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.970803
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000309 
total_CMD = 443634 
util_bw = 137 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 443368 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443493 
Read = 137 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139755
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443490 n_act=5 n_pre=0 n_ref_event=0 n_req=139 n_rd=139 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003133
n_activity=1925 dram_eff=0.07221
bk0: 48a 443573i bk1: 53a 443582i bk2: 19a 443612i bk3: 17a 443609i bk4: 2a 443612i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964029
Row_Buffer_Locality_read = 0.964029
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003125
Bank_Level_Parallism_Col = 1.003175
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003175 

BW Util details:
bwutil = 0.000313 
total_CMD = 443634 
util_bw = 139 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 443314 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443490 
Read = 139 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 139 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000313 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.46726e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443445 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000417
n_activity=2311 dram_eff=0.08005
bk0: 65a 443564i bk1: 62a 443585i bk2: 27a 443606i bk3: 31a 443601i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000417 
total_CMD = 443634 
util_bw = 185 
Wasted_Col = 180 
Wasted_Row = 0 
Idle = 443269 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443445 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443462 n_act=5 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003764
n_activity=2369 dram_eff=0.07049
bk0: 46a 443606i bk1: 86a 443573i bk2: 12a 443612i bk3: 21a 443606i bk4: 0a 443634i bk5: 2a 443609i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970060
Row_Buffer_Locality_read = 0.970060
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003030
Bank_Level_Parallism_Col = 1.003077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003077 

BW Util details:
bwutil = 0.000376 
total_CMD = 443634 
util_bw = 167 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 443304 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443462 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 167 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000376 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144263
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443430 n_act=4 n_pre=0 n_ref_event=0 n_req=200 n_rd=200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004508
n_activity=2565 dram_eff=0.07797
bk0: 70a 443579i bk1: 69a 443576i bk2: 36a 443612i bk3: 25a 443600i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000451 
total_CMD = 443634 
util_bw = 200 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 443265 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443430 
Read = 200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 200 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 200 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000119468
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443452 n_act=5 n_pre=0 n_ref_event=0 n_req=177 n_rd=177 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000399
n_activity=2188 dram_eff=0.0809
bk0: 54a 443585i bk1: 54a 443590i bk2: 34a 443594i bk3: 34a 443576i bk4: 0a 443634i bk5: 1a 443612i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971751
Row_Buffer_Locality_read = 0.971751
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000399 
total_CMD = 443634 
util_bw = 177 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 443244 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443452 
Read = 177 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 177 
total_req = 177 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 177 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000162296
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443426 n_act=6 n_pre=0 n_ref_event=0 n_req=202 n_rd=202 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004553
n_activity=2691 dram_eff=0.07507
bk0: 79a 443594i bk1: 70a 443612i bk2: 23a 443609i bk3: 27a 443603i bk4: 2a 443612i bk5: 1a 443612i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.970297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013928
Bank_Level_Parallism_Col = 1.014164
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014164 

BW Util details:
bwutil = 0.000455 
total_CMD = 443634 
util_bw = 202 
Wasted_Col = 157 
Wasted_Row = 0 
Idle = 443275 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443426 
Read = 202 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 202 
total_req = 202 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 202 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000103689
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443475 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003494
n_activity=2079 dram_eff=0.07456
bk0: 40a 443606i bk1: 72a 443574i bk2: 18a 443612i bk3: 25a 443606i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 443634 
util_bw = 155 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 443341 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443475 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155534
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443486 n_act=5 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003223
n_activity=1877 dram_eff=0.07619
bk0: 56a 443573i bk1: 49a 443597i bk2: 27a 443606i bk3: 10a 443606i bk4: 0a 443634i bk5: 1a 443612i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965035
Row_Buffer_Locality_read = 0.965035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003145
Bank_Level_Parallism_Col = 1.003195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003195 

BW Util details:
bwutil = 0.000322 
total_CMD = 443634 
util_bw = 143 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 443316 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443486 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 143 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000334 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00016455
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443500 n_act=4 n_pre=0 n_ref_event=0 n_req=130 n_rd=130 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000293
n_activity=1778 dram_eff=0.07312
bk0: 31a 443606i bk1: 56a 443597i bk2: 11a 443612i bk3: 32a 443594i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969231
Row_Buffer_Locality_read = 0.969231
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000293 
total_CMD = 443634 
util_bw = 130 
Wasted_Col = 127 
Wasted_Row = 0 
Idle = 443377 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443500 
Read = 130 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 130 
total_req = 130 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 130 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000193853
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=443634 n_nop=443490 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003156
n_activity=1802 dram_eff=0.07769
bk0: 32a 443597i bk1: 52a 443612i bk2: 26a 443597i bk3: 30a 443600i bk4: 0a 443634i bk5: 0a 443634i bk6: 0a 443634i bk7: 0a 443634i bk8: 0a 443634i bk9: 0a 443634i bk10: 0a 443634i bk11: 0a 443634i bk12: 0a 443634i bk13: 0a 443634i bk14: 0a 443634i bk15: 0a 443634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003717
Bank_Level_Parallism_Col = 1.003774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003774 

BW Util details:
bwutil = 0.000316 
total_CMD = 443634 
util_bw = 140 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 443365 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 443634 
n_nop = 443490 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000299797

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 100189
Req_Network_injected_packets_per_cycle =       0.0598 
Req_Network_conflicts_per_cycle =       0.0052
Req_Network_conflicts_per_cycle_util =       0.2436
Req_Bank_Level_Parallism =       2.8022
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0019

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 100189
Reply_Network_injected_packets_per_cycle =        0.0598
Reply_Network_conflicts_per_cycle =        0.0036
Reply_Network_conflicts_per_cycle_util =       0.1441
Reply_Bank_Level_Parallism =       2.4130
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 49808 (inst/sec)
gpgpu_simulation_rate = 12523 (cycle/sec)
gpgpu_silicon_slowdown = 90393x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 8965
gpu_sim_insn = 29388
gpu_ipc =       3.2781
gpu_tot_sim_cycle = 109154
gpu_tot_sim_insn = 427854
gpu_tot_ipc =       3.9197
gpu_tot_issued_cta = 58
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0495
partiton_level_parallism_total  =       0.0590
partiton_level_parallism_util =       3.3383
partiton_level_parallism_util_total  =       2.8336
L2_BW  =       1.7940 GB/Sec
L2_BW_total  =       2.1365 GB/Sec
gpu_total_sim_rate=47539

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1224704
gpgpu_n_tot_w_icount = 38272
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 24360
gpgpu_n_l1cache_bkconflict = 754
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:254	W0_Idle:708563	W0_Scoreboard:178765	W1:1682	W2:1508	W3:1508	W4:1508	W5:1508	W6:1508	W7:1508	W8:1508	W9:1508	W10:1508	W11:1508	W12:1508	W13:1508	W14:1508	W15:1508	W16:15420	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:38272	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 321 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2703 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3686 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6335 	99 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0      6039         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0      6038         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032         0      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033      6035         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 51.000000 55.000000 37.000000 34.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 43.000000 50.000000 19.000000 31.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 78.000000 61.000000 33.000000 31.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 77.000000 56.000000 32.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 57.000000 48.000000 30.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 50.000000 55.000000 13.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 51.000000 54.000000 19.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 70.000000 64.000000 27.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 53.000000 87.000000 12.000000 23.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 75.000000 71.000000 37.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 59.000000 56.000000 34.000000 36.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 86.000000 73.000000 23.000000 32.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 72.000000 18.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 61.000000 51.000000 27.000000 10.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 35.000000 59.000000 13.000000 35.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 33.000000 52.000000 26.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2752/75 = 36.693333
number of bytes read:
dram[0]:      1632      1760      1184      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1376      1600       608       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2496      1952      1056       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2464      1792      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1824      1536       960       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1600      1760       416       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1632      1728       608       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2240      2048       864      1120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      2784       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2400      2272      1184       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1888      1792      1088      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2752      2336       736      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2304       576       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1952      1632       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1120      1888       416      1120        32         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1056      1664       832      1024         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 88064
Bmin_bank_accesses = 0!
chip skew: 6944/4576 = 1.52
number of bytes accessed:
dram[0]:      1632      1760      1184      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1376      1600       608       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2496      1952      1056       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2464      1792      1024       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1824      1536       960       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1600      1760       416       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1632      1728       608       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2240      2048       864      1120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1696      2784       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2400      2272      1184       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1888      1792      1088      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2752      2336       736      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      2304       576       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1952      1632       864       320         0        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1120      1888       416      1120        32         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1056      1664       832      1024         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 88064
min_bank_accesses = 0!
chip skew: 6944/4576 = 1.52
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        17        35        34    none          36    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        42        41        35        21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        38        40        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        16        38        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         15        16        34        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        36        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        16        37        40        39    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        39        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         15        16        42        40    none          35    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        34        42    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         15        16        42        35    none          35    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        44        35        35        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        17        44        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        44        38    none          21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        33        37        43    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        39    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440       236         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       439         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       437       436       440       234         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437       234       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437       436         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483147 n_act=5 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003703
n_activity=2304 dram_eff=0.07769
bk0: 51a 483294i bk1: 55a 483304i bk2: 37a 483288i bk3: 34a 483294i bk4: 0a 483331i bk5: 2a 483309i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972067
Row_Buffer_Locality_read = 0.972067
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008772
Bank_Level_Parallism_Col = 1.008902
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008902 

BW Util details:
bwutil = 0.000370 
total_CMD = 483331 
util_bw = 179 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 482989 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483147 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 179 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483179 n_act=6 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003021
n_activity=2083 dram_eff=0.07009
bk0: 43a 483291i bk1: 50a 483282i bk2: 19a 483309i bk3: 31a 483303i bk4: 2a 483309i bk5: 1a 483309i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958904
Row_Buffer_Locality_read = 0.958904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012308
Bank_Level_Parallism_Col = 1.012539
Bank_Level_Parallism_Ready = 1.006849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012539 

BW Util details:
bwutil = 0.000302 
total_CMD = 483331 
util_bw = 146 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 483006 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483179 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 146 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.10349e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483121 n_act=5 n_pre=0 n_ref_event=0 n_req=205 n_rd=205 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004241
n_activity=2551 dram_eff=0.08036
bk0: 78a 483274i bk1: 61a 483306i bk2: 33a 483288i bk3: 31a 483294i bk4: 2a 483309i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013021
Bank_Level_Parallism_Col = 1.013193
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013193 

BW Util details:
bwutil = 0.000424 
total_CMD = 483331 
util_bw = 205 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 482947 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483121 
Read = 205 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 205 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 205 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000434 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000167587
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483133 n_act=4 n_pre=0 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004014
n_activity=2629 dram_eff=0.07379
bk0: 77a 483282i bk1: 56a 483303i bk2: 32a 483306i bk3: 29a 483291i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000401 
total_CMD = 483331 
util_bw = 194 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 482995 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483133 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 194 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000211035
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483180 n_act=4 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003041
n_activity=2163 dram_eff=0.06796
bk0: 57a 483297i bk1: 48a 483306i bk2: 30a 483300i bk3: 12a 483303i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972789
Row_Buffer_Locality_read = 0.972789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000304 
total_CMD = 483331 
util_bw = 147 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 483066 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483180 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 147 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.89659e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483182 n_act=4 n_pre=0 n_ref_event=0 n_req=145 n_rd=145 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003
n_activity=1981 dram_eff=0.0732
bk0: 50a 483303i bk1: 55a 483289i bk2: 13a 483306i bk3: 27a 483297i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000300 
total_CMD = 483331 
util_bw = 145 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 483057 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483182 
Read = 145 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 145 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000300 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000128276
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483179 n_act=5 n_pre=0 n_ref_event=0 n_req=147 n_rd=147 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003041
n_activity=2066 dram_eff=0.07115
bk0: 51a 483270i bk1: 54a 483279i bk2: 19a 483309i bk3: 21a 483306i bk4: 2a 483309i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965986
Row_Buffer_Locality_read = 0.965986
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003049
Bank_Level_Parallism_Col = 1.003096
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003096 

BW Util details:
bwutil = 0.000304 
total_CMD = 483331 
util_bw = 147 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 483003 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483179 
Read = 147 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 147 
total_req = 147 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 147 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000304 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.6897e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483131 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004055
n_activity=2462 dram_eff=0.07961
bk0: 70a 483261i bk1: 64a 483279i bk2: 27a 483303i bk3: 35a 483295i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000406 
total_CMD = 483331 
util_bw = 196 
Wasted_Col = 186 
Wasted_Row = 0 
Idle = 482949 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483131 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 196 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000406 
Either_Row_CoL_Bus_Util = 0.000414 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000155173
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483147 n_act=5 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003703
n_activity=2555 dram_eff=0.07006
bk0: 53a 483303i bk1: 87a 483270i bk2: 12a 483309i bk3: 23a 483303i bk4: 0a 483331i bk5: 4a 483306i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972067
Row_Buffer_Locality_read = 0.972067
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002924
Bank_Level_Parallism_Col = 1.002967
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002967 

BW Util details:
bwutil = 0.000370 
total_CMD = 483331 
util_bw = 179 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 482989 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483147 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 179 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000132414
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483117 n_act=4 n_pre=0 n_ref_event=0 n_req=210 n_rd=210 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004345
n_activity=2713 dram_eff=0.07741
bk0: 75a 483276i bk1: 71a 483273i bk2: 37a 483309i bk3: 27a 483297i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000434 
total_CMD = 483331 
util_bw = 210 
Wasted_Col = 169 
Wasted_Row = 0 
Idle = 482952 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483117 
Read = 210 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 210 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 210 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109656
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483139 n_act=5 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003869
n_activity=2331 dram_eff=0.08022
bk0: 59a 483282i bk1: 56a 483287i bk2: 34a 483291i bk3: 36a 483273i bk4: 0a 483331i bk5: 2a 483309i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973262
Row_Buffer_Locality_read = 0.973262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000387 
total_CMD = 483331 
util_bw = 187 
Wasted_Col = 213 
Wasted_Row = 0 
Idle = 482931 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483139 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 187 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000148966
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483108 n_act=6 n_pre=0 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000449
n_activity=2903 dram_eff=0.07475
bk0: 86a 483282i bk1: 73a 483309i bk2: 23a 483306i bk3: 32a 483300i bk4: 2a 483309i bk5: 1a 483309i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972350
Row_Buffer_Locality_read = 0.972350
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013055
Bank_Level_Parallism_Col = 1.013263
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013263 

BW Util details:
bwutil = 0.000449 
total_CMD = 483331 
util_bw = 217 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 482948 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483108 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 217 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000105518
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483163 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003393
n_activity=2233 dram_eff=0.07344
bk0: 44a 483303i bk1: 72a 483271i bk2: 18a 483309i bk3: 30a 483303i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000339 
total_CMD = 483331 
util_bw = 164 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 483029 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483163 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142759
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483176 n_act=5 n_pre=0 n_ref_event=0 n_req=150 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003103
n_activity=1979 dram_eff=0.0758
bk0: 61a 483270i bk1: 51a 483294i bk2: 27a 483303i bk3: 10a 483303i bk4: 0a 483331i bk5: 1a 483309i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003077
Bank_Level_Parallism_Col = 1.003125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003125 

BW Util details:
bwutil = 0.000310 
total_CMD = 483331 
util_bw = 150 
Wasted_Col = 175 
Wasted_Row = 0 
Idle = 483006 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483176 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 150 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000151035
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483183 n_act=5 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002959
n_activity=2015 dram_eff=0.07097
bk0: 35a 483303i bk1: 59a 483294i bk2: 13a 483309i bk3: 35a 483291i bk4: 1a 483309i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965035
Row_Buffer_Locality_read = 0.965035
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 483331 
util_bw = 143 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 483039 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483183 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 143 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000177932
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=483331 n_nop=483184 n_act=4 n_pre=0 n_ref_event=0 n_req=143 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002959
n_activity=1865 dram_eff=0.07668
bk0: 33a 483294i bk1: 52a 483309i bk2: 26a 483294i bk3: 32a 483297i bk4: 0a 483331i bk5: 0a 483331i bk6: 0a 483331i bk7: 0a 483331i bk8: 0a 483331i bk9: 0a 483331i bk10: 0a 483331i bk11: 0a 483331i bk12: 0a 483331i bk13: 0a 483331i bk14: 0a 483331i bk15: 0a 483331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972028
Row_Buffer_Locality_read = 0.972028
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003676
Bank_Level_Parallism_Col = 1.003731
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003731 

BW Util details:
bwutil = 0.000296 
total_CMD = 483331 
util_bw = 143 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 483059 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 483331 
n_nop = 483184 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 143 
total_req = 143 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 143 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000275174

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 109154
Req_Network_injected_packets_per_cycle =       0.0590 
Req_Network_conflicts_per_cycle =       0.0049
Req_Network_conflicts_per_cycle_util =       0.2372
Req_Bank_Level_Parallism =       2.8336
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 109154
Reply_Network_injected_packets_per_cycle =        0.0590
Reply_Network_conflicts_per_cycle =        0.0033
Reply_Network_conflicts_per_cycle_util =       0.1376
Reply_Bank_Level_Parallism =       2.4405
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 47539 (inst/sec)
gpgpu_simulation_rate = 12128 (cycle/sec)
gpgpu_silicon_slowdown = 93337x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 8966
gpu_sim_insn = 22041
gpu_ipc =       2.4583
gpu_tot_sim_cycle = 118120
gpu_tot_sim_insn = 449895
gpu_tot_ipc =       3.8088
gpu_tot_issued_cta = 61
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0371
partiton_level_parallism_total  =       0.0573
partiton_level_parallism_util =       2.5227
partiton_level_parallism_util_total  =       2.8166
L2_BW  =       1.3454 GB/Sec
L2_BW_total  =       2.0765 GB/Sec
gpu_total_sim_rate=44989

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1287872
gpgpu_n_tot_w_icount = 40246
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 25620
gpgpu_n_l1cache_bkconflict = 793
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:269	W0_Idle:744974	W0_Scoreboard:187940	W1:1769	W2:1586	W3:1586	W4:1586	W5:1586	W6:1586	W7:1586	W8:1586	W9:1586	W10:1586	W11:1586	W12:1586	W13:1586	W14:1586	W15:1586	W16:16212	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:40246	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 320 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2829 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3893 	2878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6664 	103 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028      6037         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0      6039         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040      6038         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0      6038         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032      6039      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033      6035         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 59.000000 55.000000 40.000000 34.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 44.000000 50.000000 24.000000 31.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 91.000000 61.000000 38.000000 31.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 79.000000 56.000000 39.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 69.000000 48.000000 32.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 52.000000 55.000000 15.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 52.000000 54.000000 20.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 75.000000 64.000000 29.000000 35.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 59.000000 87.000000 12.000000 23.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 79.000000 72.000000 38.000000 27.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 56.000000 36.000000 36.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 91.000000 73.000000 25.000000 32.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 47.000000 72.000000 20.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 67.000000 51.000000 31.000000 10.000000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 39.000000 59.000000 16.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 35.000000 52.000000 26.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2878/78 = 36.897434
number of bytes read:
dram[0]:      1888      1760      1280      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1600       768       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2912      1952      1216       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2528      1792      1248       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2208      1536      1024       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1760       480       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      1728       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2400      2048       928      1120        32         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1888      2784       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2528      2304      1216       864        32         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1152      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2912      2336       800      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1504      2304       640       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2144      1632       992       320        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1248      1888       512      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1120      1664       832      1056         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 92096
Bmin_bank_accesses = 0!
chip skew: 7168/4672 = 1.53
number of bytes accessed:
dram[0]:      1888      1760      1280      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1600       768       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2912      1952      1216       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2528      1792      1248       928         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2208      1536      1024       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1760       480       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      1728       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2400      2048       928      1120        32         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1888      2784       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2528      2304      1216       864        32         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1152      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2912      2336       800      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1504      2304       640       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2144      1632       992       320        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1248      1888       512      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1120      1664       832      1056         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 92096
min_bank_accesses = 0!
chip skew: 7168/4672 = 1.53
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        17        35        34    none          36    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        41        41        35        21    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        38        40        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        16        36        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        16        36        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        36        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        16        37        40        50    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        38        37        50    none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        42        40    none          35    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        35        42        50    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        16        42        35    none          35    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        44        35        35        13    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        17        45        37    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        42        38        50        21    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        36        37        35    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        39    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440       438         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       439         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       437       436       440       438         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437       436         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0       238         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522838 n_act=5 n_pre=0 n_ref_event=0 n_req=190 n_rd=190 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003633
n_activity=2468 dram_eff=0.07699
bk0: 59a 522996i bk1: 55a 523006i bk2: 40a 522990i bk3: 34a 522996i bk4: 0a 523033i bk5: 2a 523011i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008499
Bank_Level_Parallism_Col = 1.008621
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008621 

BW Util details:
bwutil = 0.000363 
total_CMD = 523033 
util_bw = 190 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 522680 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522838 
Read = 190 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 190 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000103244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522875 n_act=6 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002906
n_activity=2159 dram_eff=0.0704
bk0: 44a 522993i bk1: 50a 522984i bk2: 24a 523005i bk3: 31a 523005i bk4: 2a 523011i bk5: 1a 523011i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960526
Row_Buffer_Locality_read = 0.960526
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011869
Bank_Level_Parallism_Col = 1.012085
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012085 

BW Util details:
bwutil = 0.000291 
total_CMD = 523033 
util_bw = 152 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 522696 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522875 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 152 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.60366e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522805 n_act=5 n_pre=0 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004264
n_activity=2774 dram_eff=0.08039
bk0: 91a 522965i bk1: 61a 523008i bk2: 38a 522990i bk3: 31a 522996i bk4: 2a 523011i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977578
Row_Buffer_Locality_read = 0.977578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012107
Bank_Level_Parallism_Col = 1.012255
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012255 

BW Util details:
bwutil = 0.000426 
total_CMD = 523033 
util_bw = 223 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 522620 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522805 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 223 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000160602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522826 n_act=4 n_pre=0 n_ref_event=0 n_req=203 n_rd=203 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003881
n_activity=2739 dram_eff=0.07411
bk0: 79a 522984i bk1: 56a 523005i bk2: 39a 523008i bk3: 29a 522993i bk4: 0a 523033i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980296
Row_Buffer_Locality_read = 0.980296
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 523033 
util_bw = 203 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 522688 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522826 
Read = 203 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 203 
total_req = 203 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 203 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000195016
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522868 n_act=4 n_pre=0 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003078
n_activity=2363 dram_eff=0.06813
bk0: 69a 522999i bk1: 48a 523008i bk2: 32a 523002i bk3: 12a 523005i bk4: 0a 523033i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975155
Row_Buffer_Locality_read = 0.975155
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 523033 
util_bw = 161 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 522754 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522868 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 161 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.22128e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522880 n_act=4 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002849
n_activity=2032 dram_eff=0.07333
bk0: 52a 523005i bk1: 55a 522991i bk2: 15a 523008i bk3: 27a 522999i bk4: 0a 523033i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000285 
total_CMD = 523033 
util_bw = 149 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 522755 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522880 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 149 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000118539
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522879 n_act=5 n_pre=0 n_ref_event=0 n_req=149 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002849
n_activity=2108 dram_eff=0.07068
bk0: 52a 522972i bk1: 54a 522981i bk2: 20a 523011i bk3: 21a 523008i bk4: 2a 523011i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966443
Row_Buffer_Locality_read = 0.966443
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003030
Bank_Level_Parallism_Col = 1.003077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003077 

BW Util details:
bwutil = 0.000285 
total_CMD = 523033 
util_bw = 149 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 522703 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522879 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 149 
total_req = 149 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 149 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.03009e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522824 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00039
n_activity=2589 dram_eff=0.07879
bk0: 75a 522963i bk1: 64a 522981i bk2: 29a 523005i bk3: 35a 522997i bk4: 1a 523011i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000390 
total_CMD = 523033 
util_bw = 204 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 522621 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522824 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000390 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000143394
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522843 n_act=5 n_pre=0 n_ref_event=0 n_req=185 n_rd=185 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003537
n_activity=2647 dram_eff=0.06989
bk0: 59a 523005i bk1: 87a 522972i bk2: 12a 523011i bk3: 23a 523005i bk4: 0a 523033i bk5: 4a 523008i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002874
Bank_Level_Parallism_Col = 1.002916
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002916 

BW Util details:
bwutil = 0.000354 
total_CMD = 523033 
util_bw = 185 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 522685 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522843 
Read = 185 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 185 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000122363
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522811 n_act=5 n_pre=0 n_ref_event=0 n_req=217 n_rd=217 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004149
n_activity=2863 dram_eff=0.07579
bk0: 79a 522978i bk1: 72a 522975i bk2: 38a 523011i bk3: 27a 522999i bk4: 1a 523011i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976959
Row_Buffer_Locality_read = 0.976959
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000415 
total_CMD = 523033 
util_bw = 217 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 522625 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522811 
Read = 217 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 217 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000101332
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522834 n_act=5 n_pre=0 n_ref_event=0 n_req=194 n_rd=194 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003709
n_activity=2427 dram_eff=0.07993
bk0: 64a 522984i bk1: 56a 522989i bk2: 36a 522990i bk3: 36a 522975i bk4: 0a 523033i bk5: 2a 523011i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974227
Row_Buffer_Locality_read = 0.974227
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000371 
total_CMD = 523033 
util_bw = 194 
Wasted_Col = 216 
Wasted_Row = 0 
Idle = 522623 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522834 
Read = 194 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 194 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000137659
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522803 n_act=6 n_pre=0 n_ref_event=0 n_req=224 n_rd=224 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004283
n_activity=2983 dram_eff=0.07509
bk0: 91a 522978i bk1: 73a 523011i bk2: 25a 523008i bk3: 32a 523002i bk4: 2a 523011i bk5: 1a 523011i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012626
Bank_Level_Parallism_Col = 1.012820
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012820 

BW Util details:
bwutil = 0.000428 
total_CMD = 523033 
util_bw = 224 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 522637 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522803 
Read = 224 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 224 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.75082e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522860 n_act=4 n_pre=0 n_ref_event=0 n_req=169 n_rd=169 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003231
n_activity=2319 dram_eff=0.07288
bk0: 47a 523005i bk1: 72a 522973i bk2: 20a 523011i bk3: 30a 523005i bk4: 0a 523033i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976331
Row_Buffer_Locality_read = 0.976331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000323 
total_CMD = 523033 
util_bw = 169 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 522726 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522860 
Read = 169 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 169 
total_req = 169 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 169 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000131923
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522866 n_act=6 n_pre=0 n_ref_event=0 n_req=161 n_rd=161 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003078
n_activity=2135 dram_eff=0.07541
bk0: 67a 522972i bk1: 51a 522996i bk2: 31a 523005i bk3: 10a 523005i bk4: 1a 523011i bk5: 1a 523011i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962733
Row_Buffer_Locality_read = 0.962733
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008427
Bank_Level_Parallism_Col = 1.008571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008571 

BW Util details:
bwutil = 0.000308 
total_CMD = 523033 
util_bw = 161 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 522677 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522866 
Read = 161 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 161 
total_req = 161 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 161 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139571
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522877 n_act=5 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002887
n_activity=2144 dram_eff=0.07043
bk0: 39a 523005i bk1: 59a 522996i bk2: 16a 523011i bk3: 35a 522993i bk4: 2a 523011i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966887
Row_Buffer_Locality_read = 0.966887
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000289 
total_CMD = 523033 
util_bw = 151 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 522733 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522877 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 151 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164426
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=523033 n_nop=522883 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=146 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002791
n_activity=1909 dram_eff=0.07648
bk0: 35a 522996i bk1: 52a 523011i bk2: 26a 522996i bk3: 33a 522999i bk4: 0a 523033i bk5: 0a 523033i bk6: 0a 523033i bk7: 0a 523033i bk8: 0a 523033i bk9: 0a 523033i bk10: 0a 523033i bk11: 0a 523033i bk12: 0a 523033i bk13: 0a 523033i bk14: 0a 523033i bk15: 0a 523033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003636
Bank_Level_Parallism_Col = 1.003690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003690 

BW Util details:
bwutil = 0.000279 
total_CMD = 523033 
util_bw = 146 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 522758 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 523033 
n_nop = 522883 
Read = 146 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000279 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000254286

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 118120
Req_Network_injected_packets_per_cycle =       0.0573 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.2292
Req_Bank_Level_Parallism =       2.8166
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 118120
Reply_Network_injected_packets_per_cycle =        0.0573
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.1366
Reply_Bank_Level_Parallism =       2.4269
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 44989 (inst/sec)
gpgpu_simulation_rate = 11812 (cycle/sec)
gpgpu_silicon_slowdown = 95834x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 8968
gpu_sim_insn = 14694
gpu_ipc =       1.6385
gpu_tot_sim_cycle = 127088
gpu_tot_sim_insn = 464589
gpu_tot_ipc =       3.6556
gpu_tot_issued_cta = 63
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0248
partiton_level_parallism_total  =       0.0550
partiton_level_parallism_util =       1.7344
partiton_level_parallism_util_total  =       2.7618
L2_BW  =       0.8967 GB/Sec
L2_BW_total  =       1.9932 GB/Sec
gpu_total_sim_rate=46458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1329984
gpgpu_n_tot_w_icount = 41562
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26460
gpgpu_n_l1cache_bkconflict = 819
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279	W0_Idle:769257	W0_Scoreboard:194057	W1:1827	W2:1638	W3:1638	W4:1638	W5:1638	W6:1638	W7:1638	W8:1638	W9:1638	W10:1638	W11:1638	W12:1638	W13:1638	W14:1638	W15:1638	W16:16740	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:41562	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 319 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2909 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4035 	2958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6884 	105 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028      6037         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0      6039         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040      6038         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0      6038         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032      6039      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033      6035         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 56.000000 43.000000 34.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 44.000000 51.000000 28.000000 31.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 92.000000 66.000000 40.000000 31.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 80.000000 56.000000 43.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 72.000000 48.000000 32.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 52.000000 59.000000 16.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 52.000000 60.000000 20.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 76.000000 69.000000 30.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 88.000000 12.000000 23.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 80.000000 75.000000 38.000000 27.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 56.000000 38.000000 36.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 92.000000 75.000000 26.000000 32.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 76.000000 21.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 68.000000 52.000000 33.000000 10.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 60.000000 18.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 36.000000 52.000000 26.000000 36.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2958/79 = 37.443039
number of bytes read:
dram[0]:      1920      1792      1376      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1632       896       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2944      2112      1280       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2560      1792      1376       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      1536      1024       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1888       512       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      1920       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2432      2208       960      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2816       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      2400      1216       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1216      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2944      2400       832      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2432       672       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2176      1664      1056       320        64        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920       576      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1152      1664       832      1152         0        32         0         0         0         0         0         0         0         0         0         0 
total bytes read: 94656
Bmin_bank_accesses = 0!
chip skew: 7392/4832 = 1.53
number of bytes accessed:
dram[0]:      1920      1792      1376      1088         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1632       896       992        64        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2944      2112      1280       992        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2560      1792      1376       992         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      1536      1024       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1888       512       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      1920       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2432      2208       960      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2816       384       736         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      2400      1216       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1216      1152         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2944      2400       832      1024        64        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2432       672       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2176      1664      1056       320        64        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920       576      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1152      1664       832      1152         0        32         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 94656
min_bank_accesses = 0!
chip skew: 7392/4832 = 1.53
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        17        34        35    none          36    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        16        39        41        35        35    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        37        41        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        16        35        35    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        16        36        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        16        37        40        54    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        38        38        35    none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        42        41    none          35    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        35        42        35    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        16        41        35    none          35    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        43        35        35        28    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        44        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        41        39        35        35    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        36        37        35    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        38    none          43    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440       438       238         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       439         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       437       436       440       438         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437       436         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438         0       436         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562542 n_act=5 n_pre=0 n_ref_event=0 n_req=195 n_rd=195 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003465
n_activity=2557 dram_eff=0.07626
bk0: 60a 562705i bk1: 56a 562715i bk2: 43a 562699i bk3: 34a 562705i bk4: 0a 562742i bk5: 2a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008380
Bank_Level_Parallism_Col = 1.008499
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008499 

BW Util details:
bwutil = 0.000347 
total_CMD = 562742 
util_bw = 195 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 562384 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562542 
Read = 195 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 195 
total_req = 195 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 195 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.59587e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562579 n_act=6 n_pre=0 n_ref_event=0 n_req=157 n_rd=157 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000279
n_activity=2231 dram_eff=0.07037
bk0: 44a 562702i bk1: 51a 562693i bk2: 28a 562714i bk3: 31a 562714i bk4: 2a 562720i bk5: 1a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961783
Row_Buffer_Locality_read = 0.961783
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011696
Bank_Level_Parallism_Col = 1.011905
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011905 

BW Util details:
bwutil = 0.000279 
total_CMD = 562742 
util_bw = 157 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 562400 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562579 
Read = 157 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 157 
total_req = 157 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 157 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000279 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.99656e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562506 n_act=5 n_pre=0 n_ref_event=0 n_req=231 n_rd=231 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004105
n_activity=2910 dram_eff=0.07938
bk0: 92a 562674i bk1: 66a 562717i bk2: 40a 562699i bk3: 31a 562705i bk4: 2a 562720i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978355
Row_Buffer_Locality_read = 0.978355
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011876
Bank_Level_Parallism_Col = 1.012019
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012019 

BW Util details:
bwutil = 0.000410 
total_CMD = 562742 
util_bw = 231 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 562321 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562506 
Read = 231 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 231 
total_req = 231 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 231 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000419 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149269
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562528 n_act=4 n_pre=0 n_ref_event=0 n_req=210 n_rd=210 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003732
n_activity=2838 dram_eff=0.074
bk0: 80a 562693i bk1: 56a 562714i bk2: 43a 562717i bk3: 31a 562702i bk4: 0a 562742i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.980952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000373 
total_CMD = 562742 
util_bw = 210 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 562390 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562528 
Read = 210 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 210 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 210 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000373 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000181255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562574 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002914
n_activity=2426 dram_eff=0.0676
bk0: 72a 562708i bk1: 48a 562717i bk2: 32a 562711i bk3: 12a 562714i bk4: 0a 562742i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 562742 
util_bw = 164 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 562460 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562574 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.64116e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562584 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=154 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002737
n_activity=2104 dram_eff=0.07319
bk0: 52a 562714i bk1: 59a 562700i bk2: 16a 562717i bk3: 27a 562708i bk4: 0a 562742i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 562742 
util_bw = 154 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 562459 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562584 
Read = 154 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000110175
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562582 n_act=5 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002754
n_activity=2200 dram_eff=0.07045
bk0: 52a 562681i bk1: 60a 562690i bk2: 20a 562720i bk3: 21a 562717i bk4: 2a 562720i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002976
Bank_Level_Parallism_Col = 1.003021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003021 

BW Util details:
bwutil = 0.000275 
total_CMD = 562742 
util_bw = 155 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 562406 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562582 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 155 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.46346e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562525 n_act=5 n_pre=0 n_ref_event=0 n_req=212 n_rd=212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003767
n_activity=2728 dram_eff=0.07771
bk0: 76a 562672i bk1: 69a 562690i bk2: 30a 562714i bk3: 35a 562706i bk4: 2a 562720i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976415
Row_Buffer_Locality_read = 0.976415
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000377 
total_CMD = 562742 
util_bw = 212 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 562322 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562525 
Read = 212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 212 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000133276
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562550 n_act=5 n_pre=0 n_ref_event=0 n_req=187 n_rd=187 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003323
n_activity=2689 dram_eff=0.06954
bk0: 60a 562714i bk1: 88a 562681i bk2: 12a 562720i bk3: 23a 562714i bk4: 0a 562742i bk5: 4a 562717i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973262
Row_Buffer_Locality_read = 0.973262
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002857
Bank_Level_Parallism_Col = 1.002899
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002899 

BW Util details:
bwutil = 0.000332 
total_CMD = 562742 
util_bw = 187 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 562392 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562550 
Read = 187 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 187 
total_req = 187 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 187 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000332 
Either_Row_CoL_Bus_Util = 0.000341 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113729
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562515 n_act=5 n_pre=0 n_ref_event=0 n_req=222 n_rd=222 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003945
n_activity=2965 dram_eff=0.07487
bk0: 80a 562687i bk1: 75a 562684i bk2: 38a 562720i bk3: 27a 562708i bk4: 2a 562720i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977477
Row_Buffer_Locality_read = 0.977477
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000394 
total_CMD = 562742 
util_bw = 222 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 562329 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562515 
Read = 222 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 222 
total_req = 222 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 222 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000403 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.41817e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562541 n_act=5 n_pre=0 n_ref_event=0 n_req=196 n_rd=196 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003483
n_activity=2452 dram_eff=0.07993
bk0: 64a 562693i bk1: 56a 562698i bk2: 38a 562696i bk3: 36a 562684i bk4: 0a 562742i bk5: 2a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974490
Row_Buffer_Locality_read = 0.974490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000348 
total_CMD = 562742 
util_bw = 196 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 562327 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562541 
Read = 196 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 196 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127945
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562508 n_act=6 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004052
n_activity=3050 dram_eff=0.07475
bk0: 92a 562687i bk1: 75a 562720i bk2: 26a 562717i bk3: 32a 562711i bk4: 2a 562720i bk5: 1a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012500
Bank_Level_Parallism_Col = 1.012690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012690 

BW Util details:
bwutil = 0.000405 
total_CMD = 562742 
util_bw = 228 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 562342 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562508 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 228 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.06277e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562563 n_act=4 n_pre=0 n_ref_event=0 n_req=175 n_rd=175 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000311
n_activity=2425 dram_eff=0.07216
bk0: 48a 562714i bk1: 76a 562682i bk2: 21a 562720i bk3: 30a 562714i bk4: 0a 562742i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977143
Row_Buffer_Locality_read = 0.977143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000311 
total_CMD = 562742 
util_bw = 175 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 562429 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562563 
Read = 175 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 175 
total_req = 175 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 175 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000311 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000122614
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562570 n_act=6 n_pre=0 n_ref_event=0 n_req=166 n_rd=166 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000295
n_activity=2206 dram_eff=0.07525
bk0: 68a 562681i bk1: 52a 562705i bk2: 33a 562714i bk3: 10a 562714i bk4: 2a 562720i bk5: 1a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963855
Row_Buffer_Locality_read = 0.963855
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008310
Bank_Level_Parallism_Col = 1.008451
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008451 

BW Util details:
bwutil = 0.000295 
total_CMD = 562742 
util_bw = 166 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 562381 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562570 
Read = 166 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 166 
total_req = 166 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 166 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000129722
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562582 n_act=5 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002754
n_activity=2220 dram_eff=0.06982
bk0: 40a 562714i bk1: 60a 562705i bk2: 18a 562720i bk3: 35a 562702i bk4: 2a 562720i bk5: 0a 562742i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000275 
total_CMD = 562742 
util_bw = 155 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 562438 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562582 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 155 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000152823
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=562742 n_nop=562586 n_act=5 n_pre=0 n_ref_event=0 n_req=151 n_rd=151 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002683
n_activity=2020 dram_eff=0.07475
bk0: 36a 562705i bk1: 52a 562720i bk2: 26a 562705i bk3: 36a 562708i bk4: 0a 562742i bk5: 1a 562720i bk6: 0a 562742i bk7: 0a 562742i bk8: 0a 562742i bk9: 0a 562742i bk10: 0a 562742i bk11: 0a 562742i bk12: 0a 562742i bk13: 0a 562742i bk14: 0a 562742i bk15: 0a 562742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966887
Row_Buffer_Locality_read = 0.966887
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006644
Bank_Level_Parallism_Col = 1.006757
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006757 

BW Util details:
bwutil = 0.000268 
total_CMD = 562742 
util_bw = 151 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 562441 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 562742 
n_nop = 562586 
Read = 151 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 151 
total_req = 151 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 151 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000236343

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 127088
Req_Network_injected_packets_per_cycle =       0.0550 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.2196
Req_Bank_Level_Parallism =       2.7618
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 127088
Reply_Network_injected_packets_per_cycle =        0.0550
Reply_Network_conflicts_per_cycle =        0.0031
Reply_Network_conflicts_per_cycle_util =       0.1333
Reply_Bank_Level_Parallism =       2.3834
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 46458 (inst/sec)
gpgpu_simulation_rate = 12708 (cycle/sec)
gpgpu_silicon_slowdown = 89077x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f3d29000000
-local mem base_addr = 0x00007f3d27000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15-ctx_0x55953fa72040.traceg.xz
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 8963
gpu_sim_insn = 7347
gpu_ipc =       0.8197
gpu_tot_sim_cycle = 136051
gpu_tot_sim_insn = 471936
gpu_tot_ipc =       3.4688
gpu_tot_issued_cta = 64
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0124
partiton_level_parallism_total  =       0.0522
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.6879
L2_BW  =       0.4486 GB/Sec
L2_BW_total  =       1.8915 GB/Sec
gpu_total_sim_rate=42903

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1319, 
gpgpu_n_tot_thrd_icount = 1351040
gpgpu_n_tot_w_icount = 42220
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 26880
gpgpu_n_l1cache_bkconflict = 832
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:284	W0_Idle:781387	W0_Scoreboard:197113	W1:1856	W2:1664	W3:1664	W4:1664	W5:1664	W6:1664	W7:1664	W8:1664	W9:1664	W10:1664	W11:1664	W12:1664	W13:1664	W14:1664	W15:1664	W16:17004	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42220	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 445 
max_icnt2mem_latency = 57 
maxmrqlatency = 5 
max_icnt2sh_latency = 10 
averagemflatency = 318 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2944 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4111 	2993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6995 	105 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5485      5581      6037      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5519      5569      6040      6482      6037      6031         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5569      5533      6035      6035      6039         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5561      5569      6038      6034         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5513      5575      6483      6040         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5505      5519      6032      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5581      5526      6045      6031      6028         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5533      5485      6035      6028      6037         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5540      5498      6043      6041         0      6039         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5542      5491      5471      6040      6038         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5581      5491      6032      6040         0      6038         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5512      5505      6032      6030      6040      6029         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5498      5533      6031      6031         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5505      5554      6036      6032      6039      6030         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5554      5561      6033      6033      6035         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5485      5485      6032      6035         0      6035         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 60.000000 56.000000 43.000000 37.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 44.000000 52.000000 28.000000 32.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 92.000000 68.000000 40.000000 32.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 80.000000 56.000000 43.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 72.000000 48.000000 33.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 52.000000 60.000000 16.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 52.000000 64.000000 20.000000 21.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 76.000000 72.000000 30.000000 36.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 88.000000 12.000000 24.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 80.000000 76.000000 38.000000 27.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 56.000000 38.000000 38.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 92.000000 76.000000 26.000000 32.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 80.000000 21.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 68.000000 52.000000 33.000000 10.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 60.000000 18.000000 35.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 36.000000 52.000000 26.000000 37.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2993/79 = 37.886074
number of bytes read:
dram[0]:      1920      1792      1376      1184         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1664       896      1024        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2944      2176      1280      1024        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2560      1792      1376      1088         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      1536      1056       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1920       512       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      2048       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2432      2304       960      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2816       384       768         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      2432      1216       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1216      1216         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2944      2432       832      1024        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2560       672       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2176      1664      1056       320        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920       576      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1152      1664       832      1184         0        64         0         0         0         0         0         0         0         0         0         0 
total bytes read: 95776
Bmin_bank_accesses = 0!
chip skew: 7488/4896 = 1.53
number of bytes accessed:
dram[0]:      1920      1792      1376      1184         0        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1408      1664       896      1024        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2944      2176      1280      1024        64         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2560      1792      1376      1088         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2304      1536      1056       384         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1664      1920       512       864         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1664      2048       640       672        64         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2432      2304       960      1152        64         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2816       384       768         0       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:      2560      2432      1216       864        64         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2048      1792      1216      1216         0        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2944      2432       832      1024        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2560       672       960         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      2176      1664      1056       320        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1280      1920       576      1120        64         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1152      1664       832      1184         0        64         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 95776
min_bank_accesses = 0!
chip skew: 7488/4896 = 1.53
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         16        17        34        35    none          36    none      none      none      none      none      none      none      none      none      none  
dram[1]:         15        17        39        41        35        35    none      none      none      none      none      none      none      none      none      none  
dram[2]:         16        16        37        41        35    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         17        16        35        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         16        16        35        34    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         16        15        35        36    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         16        16        37        40        54    none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         16        16        38        38        35    none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         16        16        42        41    none          35    none      none      none      none      none      none      none      none      none      none  
dram[9]:         16        16        35        42        35    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         16        16        41        35    none          35    none      none      none      none      none      none      none      none      none      none  
dram[11]:         16        16        43        35        35        32    none      none      none      none      none      none      none      none      none      none  
dram[12]:         16        16        44        38    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         16        16        41        39        35        35    none      none      none      none      none      none      none      none      none      none  
dram[14]:         16        16        36        37        35    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         16        16        35        39    none          35    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        438       440       441       439         0       436         0         0         0         0         0         0         0         0         0         0
dram[1]:        438       436       440       437       437       439         0         0         0         0         0         0         0         0         0         0
dram[2]:        440       437       438       441       443         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        438       440       441       439         0       239         0         0         0         0         0         0         0         0         0         0
dram[4]:        438       438       438       438       242         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        438       437       437       438         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        436       437       439       438       436         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        439       436       438       440       438       238         0         0         0         0         0         0         0         0         0         0
dram[8]:        437       436       439       443         0       439         0         0         0         0         0         0         0         0         0         0
dram[9]:        438       437       436       440       438         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        436       438       445       439         0       439         0         0         0         0         0         0         0         0         0         0
dram[11]:        439       436       440       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[12]:        438       437       436       437         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        437       439       438       437       438       438         0         0         0         0         0         0         0         0         0         0
dram[14]:        439       437       437       437       436         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        438       436       441       438       238       436         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602228 n_act=5 n_pre=0 n_ref_event=0 n_req=198 n_rd=198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003287
n_activity=2601 dram_eff=0.07612
bk0: 60a 602394i bk1: 56a 602404i bk2: 43a 602388i bk3: 37a 602394i bk4: 0a 602431i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974747
Row_Buffer_Locality_read = 0.974747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008310
Bank_Level_Parallism_Col = 1.008427
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008427 

BW Util details:
bwutil = 0.000329 
total_CMD = 602431 
util_bw = 198 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 602070 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602228 
Read = 198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 198 
total_req = 198 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 198 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.96368e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602265 n_act=6 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002656
n_activity=2294 dram_eff=0.06975
bk0: 44a 602391i bk1: 52a 602382i bk2: 28a 602403i bk3: 32a 602403i bk4: 2a 602409i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962500
Row_Buffer_Locality_read = 0.962500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011594
Bank_Level_Parallism_Col = 1.011799
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011799 

BW Util details:
bwutil = 0.000266 
total_CMD = 602431 
util_bw = 160 
Wasted_Col = 185 
Wasted_Row = 0 
Idle = 602086 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602265 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 160 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.46974e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602192 n_act=5 n_pre=0 n_ref_event=0 n_req=234 n_rd=234 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003884
n_activity=2973 dram_eff=0.07871
bk0: 92a 602363i bk1: 68a 602406i bk2: 40a 602388i bk3: 32a 602394i bk4: 2a 602409i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978632
Row_Buffer_Locality_read = 0.978632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011792
Bank_Level_Parallism_Col = 1.011933
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011933 

BW Util details:
bwutil = 0.000388 
total_CMD = 602431 
util_bw = 234 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 602007 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602192 
Read = 234 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 234 
total_req = 234 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 234 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602214 n_act=4 n_pre=0 n_ref_event=0 n_req=213 n_rd=213 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003536
n_activity=2884 dram_eff=0.07386
bk0: 80a 602382i bk1: 56a 602403i bk2: 43a 602406i bk3: 34a 602391i bk4: 0a 602431i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981221
Row_Buffer_Locality_read = 0.981221
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000354 
total_CMD = 602431 
util_bw = 213 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 602076 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602214 
Read = 213 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 213 
total_req = 213 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 213 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000169314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602262 n_act=4 n_pre=0 n_ref_event=0 n_req=165 n_rd=165 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002739
n_activity=2447 dram_eff=0.06743
bk0: 72a 602397i bk1: 48a 602406i bk2: 33a 602400i bk3: 12a 602403i bk4: 0a 602431i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975758
Row_Buffer_Locality_read = 0.975758
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 602431 
util_bw = 165 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 602148 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602262 
Read = 165 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 165 
total_req = 165 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 165 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000274 
Either_Row_CoL_Bus_Util = 0.000281 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.13775e-05
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602272 n_act=4 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002573
n_activity=2125 dram_eff=0.07294
bk0: 52a 602403i bk1: 60a 602389i bk2: 16a 602406i bk3: 27a 602397i bk4: 0a 602431i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974194
Row_Buffer_Locality_read = 0.974194
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 602431 
util_bw = 155 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 602147 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602272 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 155 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000264 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102916
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602267 n_act=5 n_pre=0 n_ref_event=0 n_req=159 n_rd=159 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002639
n_activity=2284 dram_eff=0.06961
bk0: 52a 602370i bk1: 64a 602379i bk2: 20a 602409i bk3: 21a 602406i bk4: 2a 602409i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968553
Row_Buffer_Locality_read = 0.968553
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002941
Bank_Level_Parallism_Col = 1.002985
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002985 

BW Util details:
bwutil = 0.000264 
total_CMD = 602431 
util_bw = 159 
Wasted_Col = 181 
Wasted_Row = 0 
Idle = 602091 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602267 
Read = 159 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 159 
total_req = 159 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 159 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.97175e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602210 n_act=5 n_pre=0 n_ref_event=0 n_req=216 n_rd=216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003585
n_activity=2795 dram_eff=0.07728
bk0: 76a 602361i bk1: 72a 602379i bk2: 30a 602403i bk3: 36a 602395i bk4: 2a 602409i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976852
Row_Buffer_Locality_read = 0.976852
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000359 
total_CMD = 602431 
util_bw = 216 
Wasted_Col = 208 
Wasted_Row = 0 
Idle = 602007 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602210 
Read = 216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 216 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 216 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000367 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602238 n_act=5 n_pre=0 n_ref_event=0 n_req=188 n_rd=188 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003121
n_activity=2710 dram_eff=0.06937
bk0: 60a 602403i bk1: 88a 602370i bk2: 12a 602409i bk3: 24a 602403i bk4: 0a 602431i bk5: 4a 602406i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973404
Row_Buffer_Locality_read = 0.973404
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.002849
Bank_Level_Parallism_Col = 1.002890
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.002890 

BW Util details:
bwutil = 0.000312 
total_CMD = 602431 
util_bw = 188 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 602080 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602238 
Read = 188 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 188 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 188 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000312 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000106236
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602203 n_act=5 n_pre=0 n_ref_event=0 n_req=223 n_rd=223 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003702
n_activity=2986 dram_eff=0.07468
bk0: 80a 602376i bk1: 76a 602373i bk2: 38a 602409i bk3: 27a 602397i bk4: 2a 602409i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977578
Row_Buffer_Locality_read = 0.977578
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000370 
total_CMD = 602431 
util_bw = 223 
Wasted_Col = 191 
Wasted_Row = 0 
Idle = 602017 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602203 
Read = 223 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 223 
total_req = 223 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 223 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000370 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.79769e-05
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602228 n_act=5 n_pre=0 n_ref_event=0 n_req=198 n_rd=198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003287
n_activity=2477 dram_eff=0.07994
bk0: 64a 602382i bk1: 56a 602387i bk2: 38a 602385i bk3: 38a 602373i bk4: 0a 602431i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974747
Row_Buffer_Locality_read = 0.974747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000329 
total_CMD = 602431 
util_bw = 198 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 602014 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602228 
Read = 198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 198 
total_req = 198 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 198 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000119516
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602195 n_act=6 n_pre=0 n_ref_event=0 n_req=230 n_rd=230 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003818
n_activity=3092 dram_eff=0.07439
bk0: 92a 602376i bk1: 76a 602409i bk2: 26a 602406i bk3: 32a 602400i bk4: 2a 602409i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973913
Row_Buffer_Locality_read = 0.973913
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012438
Bank_Level_Parallism_Col = 1.012626
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012626 

BW Util details:
bwutil = 0.000382 
total_CMD = 602431 
util_bw = 230 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 602029 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602195 
Read = 230 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 230 
total_req = 230 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 230 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.4657e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602248 n_act=4 n_pre=0 n_ref_event=0 n_req=179 n_rd=179 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002971
n_activity=2475 dram_eff=0.07232
bk0: 48a 602403i bk1: 80a 602371i bk2: 21a 602409i bk3: 30a 602403i bk4: 0a 602431i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977654
Row_Buffer_Locality_read = 0.977654
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000297 
total_CMD = 602431 
util_bw = 179 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 602114 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602248 
Read = 179 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 179 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 179 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000114536
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602258 n_act=6 n_pre=0 n_ref_event=0 n_req=167 n_rd=167 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002772
n_activity=2227 dram_eff=0.07499
bk0: 68a 602370i bk1: 52a 602394i bk2: 33a 602403i bk3: 10a 602403i bk4: 2a 602409i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964072
Row_Buffer_Locality_read = 0.964072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008287
Bank_Level_Parallism_Col = 1.008427
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008427 

BW Util details:
bwutil = 0.000277 
total_CMD = 602431 
util_bw = 167 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 602069 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602258 
Read = 167 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 167 
total_req = 167 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 167 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000277 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000121176
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602271 n_act=5 n_pre=0 n_ref_event=0 n_req=155 n_rd=155 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002573
n_activity=2220 dram_eff=0.06982
bk0: 40a 602403i bk1: 60a 602394i bk2: 18a 602409i bk3: 35a 602391i bk4: 2a 602409i bk5: 0a 602431i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000257 
total_CMD = 602431 
util_bw = 155 
Wasted_Col = 149 
Wasted_Row = 0 
Idle = 602127 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602271 
Read = 155 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 155 
total_req = 155 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 155 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000142755
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=602431 n_nop=602273 n_act=5 n_pre=0 n_ref_event=0 n_req=153 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=2062 dram_eff=0.0742
bk0: 36a 602394i bk1: 52a 602409i bk2: 26a 602394i bk3: 37a 602397i bk4: 0a 602431i bk5: 2a 602409i bk6: 0a 602431i bk7: 0a 602431i bk8: 0a 602431i bk9: 0a 602431i bk10: 0a 602431i bk11: 0a 602431i bk12: 0a 602431i bk13: 0a 602431i bk14: 0a 602431i bk15: 0a 602431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967320
Row_Buffer_Locality_read = 0.967320
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006601
Bank_Level_Parallism_Col = 1.006711
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006711 

BW Util details:
bwutil = 0.000254 
total_CMD = 602431 
util_bw = 153 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 602128 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 602431 
n_nop = 602273 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 153 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000220772

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 136051
Req_Network_injected_packets_per_cycle =       0.0522 
Req_Network_conflicts_per_cycle =       0.0041
Req_Network_conflicts_per_cycle_util =       0.2104
Req_Bank_Level_Parallism =       2.6879
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 136051
Reply_Network_injected_packets_per_cycle =        0.0522
Reply_Network_conflicts_per_cycle =        0.0029
Reply_Network_conflicts_per_cycle_util =       0.1284
Reply_Bank_Level_Parallism =       2.3330
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 42903 (inst/sec)
gpgpu_simulation_rate = 12368 (cycle/sec)
gpgpu_silicon_slowdown = 91526x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

