

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:53:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2  |     2048|     2048|         3|          2|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|      58|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      58|    197|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_150_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln45_fu_124_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln46_fu_187_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln47_fu_181_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln45_fu_118_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln46_fu_136_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln45_1_fu_161_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln45_fu_142_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  93|          53|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    6|         12|
    |i_fu_50                               |   9|          2|    6|         12|
    |indvar_flatten_fu_54                  |   9|          2|   11|         22|
    |j_1_fu_46                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23|   51|        103|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln45_1_reg_249           |   6|   0|    6|          0|
    |add_ln47_reg_254             |  10|   0|   10|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_50                      |   6|   0|    6|          0|
    |i_load_reg_233               |   6|   0|    6|          0|
    |icmp_ln45_reg_229            |   1|   0|    1|          0|
    |icmp_ln46_reg_238            |   1|   0|    1|          0|
    |indvar_flatten_fu_54         |  11|   0|   11|          0|
    |j_1_fu_46                    |   6|   0|    6|          0|
    |select_ln45_reg_243          |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  58|   0|   58|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2|  return value|
|data_address0    |  out|   10|   ap_memory|                                           data|         array|
|data_ce0         |  out|    1|   ap_memory|                                           data|         array|
|data_we0         |  out|    1|   ap_memory|                                           data|         array|
|data_d0          |  out|   32|   ap_memory|                                           data|         array|
|data_s_address0  |  out|   10|   ap_memory|                                         data_s|         array|
|data_s_ce0       |  out|    1|   ap_memory|                                         data_s|         array|
|data_s_we0       |  out|    1|   ap_memory|                                         data_s|         array|
|data_s_d0        |  out|   32|   ap_memory|                                         data_s|         array|
|cov_address0     |  out|   10|   ap_memory|                                            cov|         array|
|cov_ce0          |  out|    1|   ap_memory|                                            cov|         array|
|cov_we0          |  out|    1|   ap_memory|                                            cov|         array|
|cov_d0           |  out|   32|   ap_memory|                                            cov|         array|
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+

