git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-05.git f:/verilog_sva_gh_scraper/data/full_repos/255488164
git clone --depth 1 --no-tags https://github.com/rbarzic/issues-openroad.git f:/verilog_sva_gh_scraper/data/full_repos/248769815
git clone --depth 1 --no-tags https://github.com/vincentgosselin1/countervar_v1.git f:/verilog_sva_gh_scraper/data/full_repos/249537137
git clone --depth 1 --no-tags https://github.com/EazyReal/Computer-Organization-2020.git f:/verilog_sva_gh_scraper/data/full_repos/249949066
git clone --depth 1 --no-tags https://github.com/AlexisMundu-zz/Arqui_Practica_2.git f:/verilog_sva_gh_scraper/data/full_repos/250132843
git clone --depth 1 --no-tags https://github.com/andreilaur98/Verilog---ALU.git f:/verilog_sva_gh_scraper/data/full_repos/248228382
git clone --depth 1 --no-tags https://github.com/Mikilf/Lorenzo_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/249696086
git clone --depth 1 --no-tags https://github.com/RomainQuidet/pong-8bitworkshop.git f:/verilog_sva_gh_scraper/data/full_repos/251034119
git clone --depth 1 --no-tags https://github.com/ValMystletainn/coin_charger.git f:/verilog_sva_gh_scraper/data/full_repos/251239163
git clone --depth 1 --no-tags https://github.com/bjrjk/ElectronicClock.git f:/verilog_sva_gh_scraper/data/full_repos/250949385
git clone --depth 1 --no-tags https://github.com/ib173/Verilog_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/248046692
git clone --depth 1 --no-tags https://github.com/bdiaz29/Alarm-clock-.git f:/verilog_sva_gh_scraper/data/full_repos/247574468
git clone --depth 1 --no-tags https://github.com/skyMei-J/counter_7_segment_display.git f:/verilog_sva_gh_scraper/data/full_repos/247671019
git clone --depth 1 --no-tags https://github.com/SaiKrishna1207/Datapath-MIPS-uPowerISA.git f:/verilog_sva_gh_scraper/data/full_repos/247499635
git clone --depth 1 --no-tags https://github.com/artemisveizi/PUnC.git f:/verilog_sva_gh_scraper/data/full_repos/247768159
git clone --depth 1 --no-tags https://github.com/john777100/Smith-Waterman-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/249644840
git clone --depth 1 --no-tags https://github.com/hoser21/ee435-project3.git f:/verilog_sva_gh_scraper/data/full_repos/250405639
git clone --depth 1 --no-tags https://github.com/liamhough/phase2.git f:/verilog_sva_gh_scraper/data/full_repos/250710776
git clone --depth 1 --no-tags https://github.com/aje1018/school.git f:/verilog_sva_gh_scraper/data/full_repos/254171198
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo15.git f:/verilog_sva_gh_scraper/data/full_repos/251156869
git clone --depth 1 --no-tags https://github.com/MaltsevAN/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/253571358
git clone --depth 1 --no-tags https://github.com/Joong-Sunny/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/253665287
git clone --depth 1 --no-tags https://github.com/zonghan0904/2020_Spring_DC.git f:/verilog_sva_gh_scraper/data/full_repos/255048076
git clone --depth 1 --no-tags https://github.com/BholaYadav/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/247805442
git clone --depth 1 --no-tags https://github.com/shivmant/uec2_projekt.git f:/verilog_sva_gh_scraper/data/full_repos/252554348
git clone --depth 1 --no-tags https://github.com/M4RDER/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/251615871
git clone --depth 1 --no-tags https://github.com/sillyTig3r94/ECE5440-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/253142233
git clone --depth 1 --no-tags https://github.com/PatrickPPK/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/253133781
git clone --depth 1 --no-tags https://github.com/WebNikita/PLIS.git f:/verilog_sva_gh_scraper/data/full_repos/250920530
git clone --depth 1 --no-tags https://github.com/Lewazzup/Plis.git f:/verilog_sva_gh_scraper/data/full_repos/250921848
git clone --depth 1 --no-tags https://github.com/Tony-Tsoi/EEC181_Chess.git f:/verilog_sva_gh_scraper/data/full_repos/251414343
git clone --depth 1 --no-tags https://github.com/andylin23865/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/256114004
git clone --depth 1 --no-tags https://github.com/liou05202798/Logic_Design_final.git f:/verilog_sva_gh_scraper/data/full_repos/248900393
git clone --depth 1 --no-tags https://github.com/cassianodaniel/ALU--Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/248408176
git clone --depth 1 --no-tags https://github.com/razzzu/Hierarchical-Digital-Design-Methodology-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/247571087
git clone --depth 1 --no-tags https://github.com/mrbilandi/CrossCorrelation.git f:/verilog_sva_gh_scraper/data/full_repos/247470858
git clone --depth 1 --no-tags https://github.com/canaan-chen/I2C-IP-design.git f:/verilog_sva_gh_scraper/data/full_repos/247875478
git clone --depth 1 --no-tags https://github.com/ArslanaWu/CS207-dd.git f:/verilog_sva_gh_scraper/data/full_repos/256246027
git clone --depth 1 --no-tags https://github.com/souvicksaha95/16-bit-Adder-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/255655924
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04.git f:/verilog_sva_gh_scraper/data/full_repos/249055102
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-2.git f:/verilog_sva_gh_scraper/data/full_repos/250408937
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab04-grupo-1.git f:/verilog_sva_gh_scraper/data/full_repos/250398123
git clone --depth 1 --no-tags https://github.com/Hameon4/2-to-4-Binary-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/255006788
git clone --depth 1 --no-tags https://github.com/duskwuff/nexys2-term.git f:/verilog_sva_gh_scraper/data/full_repos/255268601
git clone --depth 1 --no-tags https://github.com/Songchun-Li/5-Stage-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/254242853
git clone --depth 1 --no-tags https://github.com/tangtracy/ece385_lab9.git f:/verilog_sva_gh_scraper/data/full_repos/254977387
git clone --depth 1 --no-tags https://github.com/jesw003/cs161l.git f:/verilog_sva_gh_scraper/data/full_repos/255298094
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05.git f:/verilog_sva_gh_scraper/data/full_repos/255512186
git clone --depth 1 --no-tags https://github.com/khodid/2020HDL.git f:/verilog_sva_gh_scraper/data/full_repos/252255107
git clone --depth 1 --no-tags https://github.com/malakmsah/caesar_cipher_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/252502031
git clone --depth 1 --no-tags https://github.com/vetka-koluchaya/plisLaba1.git f:/verilog_sva_gh_scraper/data/full_repos/251631731
git clone --depth 1 --no-tags https://github.com/foool/practise-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/253683578
git clone --depth 1 --no-tags https://github.com/labscript-suite/opalkellyxem3001.git f:/verilog_sva_gh_scraper/data/full_repos/253142533
git clone --depth 1 --no-tags https://github.com/Tyreyn/Zegar-czasu-rzeczywistego.git f:/verilog_sva_gh_scraper/data/full_repos/256469615
git clone --depth 1 --no-tags https://github.com/salidotir/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/256554184
git clone --depth 1 --no-tags https://github.com/souvicksaha95/Four-bit-up-counter-in-Verilog---FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/256103370
git clone --depth 1 --no-tags https://github.com/shihatakeyama/bcd_sequential.git f:/verilog_sva_gh_scraper/data/full_repos/256162201
git clone --depth 1 --no-tags https://github.com/chiranjeev-singhal/spartan3e-vga.git f:/verilog_sva_gh_scraper/data/full_repos/247985783
git clone --depth 1 --no-tags https://github.com/john777100/MEMC-Compress.git f:/verilog_sva_gh_scraper/data/full_repos/249650169
git clone --depth 1 --no-tags https://github.com/natxsglez/PRACTICA_3_FSD.git f:/verilog_sva_gh_scraper/data/full_repos/254409405
git clone --depth 1 --no-tags https://github.com/voldemoriarty/HPS-to-FPGA-data-sharing-Cyclone-V.git f:/verilog_sva_gh_scraper/data/full_repos/254106696
git clone --depth 1 --no-tags https://github.com/alexdowns46/3rdYrSystemProjectVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/255629862
git clone --depth 1 --no-tags https://github.com/cGandom/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/247444948
git clone --depth 1 --no-tags https://github.com/CalvinL15/Digital-Systems-Design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/247332463
git clone --depth 1 --no-tags https://github.com/danco14/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/254772538
git clone --depth 1 --no-tags https://github.com/gaochaousc/EE-599_-gaoc-_-4458723430-.git f:/verilog_sva_gh_scraper/data/full_repos/248666107
git clone --depth 1 --no-tags https://github.com/kahuuchino/my-test-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/247950384
git clone --depth 1 --no-tags https://github.com/worldinmyfist/MIPS32-2-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/248485638
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Flexible-Architecture-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/248419596
git clone --depth 1 --no-tags https://github.com/palindali/SoC-Design-Automation-Toolkit.git f:/verilog_sva_gh_scraper/data/full_repos/252261740
git clone --depth 1 --no-tags https://github.com/dariomtz/Simons-says-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/252564552
git clone --depth 1 --no-tags https://github.com/alex-ruddell/vhdl-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/252373321
git clone --depth 1 --no-tags https://github.com/ricardodf/Practica2_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/250587405
git clone --depth 1 --no-tags https://github.com/somenewacc/FPGA_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/251342125
git clone --depth 1 --no-tags https://github.com/piotrkoziar/AGH-FPGA-labs.git f:/verilog_sva_gh_scraper/data/full_repos/253004948
git clone --depth 1 --no-tags https://github.com/odmb/odmb_ucsb_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/252068492
git clone --depth 1 --no-tags https://github.com/lycly1234/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/253013578
git clone --depth 1 --no-tags https://github.com/mattdibiase5/ece583_final.git f:/verilog_sva_gh_scraper/data/full_repos/255689500
git clone --depth 1 --no-tags https://github.com/fan-deng2000/JTAG.git f:/verilog_sva_gh_scraper/data/full_repos/255224604
git clone --depth 1 --no-tags https://github.com/SteveLRojas/PSG.git f:/verilog_sva_gh_scraper/data/full_repos/256392942
git clone --depth 1 --no-tags https://github.com/Pasam/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/256547836
git clone --depth 1 --no-tags https://github.com/filipksiezyc/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/256509205
git clone --depth 1 --no-tags https://github.com/caleb-sb/Prac4_EEE4120F.git f:/verilog_sva_gh_scraper/data/full_repos/253270732
git clone --depth 1 --no-tags https://github.com/sandwichdoge/FPGA_Ex.git f:/verilog_sva_gh_scraper/data/full_repos/255147138
git clone --depth 1 --no-tags https://github.com/DarioAle/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/247561064
git clone --depth 1 --no-tags https://github.com/kamiyaowl-sandbox/ws2812b_vumeter.git f:/verilog_sva_gh_scraper/data/full_repos/247322962
git clone --depth 1 --no-tags https://github.com/agustincampeny/IEE2753-2020-agustincampeny.git f:/verilog_sva_gh_scraper/data/full_repos/248115399
git clone --depth 1 --no-tags https://github.com/IlyaKK/Altera.git f:/verilog_sva_gh_scraper/data/full_repos/248783944
git clone --depth 1 --no-tags https://github.com/skyMei-J/news_ticker.git f:/verilog_sva_gh_scraper/data/full_repos/247676876
git clone --depth 1 --no-tags https://github.com/Istomin20/laba1.git f:/verilog_sva_gh_scraper/data/full_repos/251634540
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/lab02-bcs2sseg-grupo-01.git f:/verilog_sva_gh_scraper/data/full_repos/251660185
git clone --depth 1 --no-tags https://github.com/BankaGoroshka/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/251574411
git clone --depth 1 --no-tags https://github.com/Hameon4/Multiplier_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/252791312
git clone --depth 1 --no-tags https://github.com/SidB16/SoftwareEngineeringPrinciples.git f:/verilog_sva_gh_scraper/data/full_repos/250255931
git clone --depth 1 --no-tags https://github.com/Artemis-Hunt/SoundDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/250437911
git clone --depth 1 --no-tags https://github.com/DylanEtris/CPE480_P3.git f:/verilog_sva_gh_scraper/data/full_repos/249824032
git clone --depth 1 --no-tags https://github.com/ChakradarReddy/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/250783651
git clone --depth 1 --no-tags https://github.com/gugaguga24678/wav_test.git f:/verilog_sva_gh_scraper/data/full_repos/254103511
git clone --depth 1 --no-tags https://github.com/oabaig/FPGA-Memory-Game-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/254639462
git clone --depth 1 --no-tags https://github.com/vincetrien-ngo/ECE178-FPGAEthernetComm.git f:/verilog_sva_gh_scraper/data/full_repos/254775930
