<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>WishboneShell: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.2 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="hierarchy.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>host Member List</h1>  </div>
</div>
<div class="contents">
This is the complete list of members for <a class="el" href="classhost.html">host</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="class_w_b___master.html#a883ee145cfc360116ddfbfe518234623">A_i</a></td><td><a class="el" href="class_w_b___master.html">WB_Master</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#aefc8fbbb040bbf5be3b8707cbc06407f">A_o</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>A_r</b> (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a3c9b665283b7d3dadda52d2fb34c0ee9">ack_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>AddrWidth</b> (defined in <a class="el" href="class_cpu_interface.html">CpuInterface</a>)</td><td><a class="el" href="class_cpu_interface.html">CpuInterface</a></td><td><code> [Generic]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a1d799e02c5fe92b15dd00fc19484b417">adr_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a3b569a6acedd6dca477cbbfe6703cf2d">Clk</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a9ac0acddc451a2a55dd6aa227747f37f">clk_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#ab777bc60007a63e7afd44c6da4278eb9">CPU</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Component Instantiation]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a22b8a9f2b1158c507169d592c9861b48">CpuA_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a7eaba592d781e91c46578b370c7af899">CpuCs_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a63c181423180c53a9ff03848638e6a3a">CpuD_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a67fff02008196903e01c52268a987bcf">CpuD_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#ac101790ee431bc5a149dd2500c098cfc">CpuRd_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#ad5c33d14a45e7752cfb9148cc684b3a9">CpuWr_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>cs_wb_cycle</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>cti_o</b> (defined in <a class="el" href="classhost.html">host</a>)</td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a5a46f484ff9a7eeae41feba011969069">cyc_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>cyc_o_s</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#af3ce2a1cc8ff79046ca772cff20271dc">D_i</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#a017b2c310f000e0e55ae5a1f7cc07798">D_o</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>D_r</b> (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a53970f3d79797e74269d3324c689eac3">dat_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a0863bfa79b26d14af680c3c10633dd1b">dat_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>dat_o_s</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>DataWidth</b> (defined in <a class="el" href="class_cpu_interface.html">CpuInterface</a>)</td><td><a class="el" href="class_cpu_interface.html">CpuInterface</a></td><td><code> [Generic]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>def_pkg</b> (defined in <a class="el" href="classhost.html">host</a>)</td><td><a class="el" href="classhost.html">host</a></td><td><code> [Package]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#aa2c74a5652003da84a9bc77818ffba61">Err</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#ac25c1764e630c8af7edd74da872b61b0">err_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>ieee</b> (defined in <a class="el" href="classhost.html">host</a>)</td><td><a class="el" href="classhost.html">host</a></td><td><code> [Library]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>nx_cyc_o</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>nx_stb_o</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>nx_wb_cycle</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>nx_we_o</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>ProcCpuSync1</b>(Clk) (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>ProcCpuSync2</b>(Clk, Rst) (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#ad9c805c742522db71e59dd967978891e">RD_Ack</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>rd_D</b> (defined in <a class="el" href="class_w_b___master.html">WB_Master</a>)</td><td><a class="el" href="class_w_b___master.html">WB_Master</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#aae0dca9226437e75818476fa288042b4">Rd_o</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>Rd_r</b> (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>rd_strb</b> (defined in <a class="el" href="class_w_b___master.html">WB_Master</a>)</td><td><a class="el" href="class_w_b___master.html">WB_Master</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a0cd3e8139e5ee226531794b25a7a726a">Rst</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a96376dbed064b3d031b2b20f8a6ec7dd">rst_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#ab617c4ce3e625de30c6b6687ba12f719">rty_i</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a1947f0b1c93e6673ca4f72d07453a0dc">stb_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>std_logic_1164</b> (defined in <a class="el" href="classhost.html">host</a>)</td><td><a class="el" href="classhost.html">host</a></td><td><code> [Package]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#aa59c27d5954e38116146d53beeda89f6">wb_cycle_output_logic</a>(nx_wb_cycle)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a70ad5a52f0103c0a0ff6be5377ba9107">wb_cycle_output_reg</a>(clk_i, rst_i)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a4d0ee6dcc11ea47d2debff65b8462c52">wb_cycle_state_logic</a>(cs_wb_cycle, wr_strb, rd_strb, ack_i, err_i)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a257192ee4fc362a8c518a640e69eeadb">wb_cycle_state_reg</a>(clk_i, rst_i)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a5a4f5de42b96466bff783179bfa8474f">wb_cycle_typ</a></td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Type]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#a62d9749ac428289972e283c1959b86a9">WB_Master</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Component Instantiation]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a8a9bd23477c112dcac90f9eb585bfb39">wb_sample_address</a>(clk_i, rst_i)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_w_b___master_1_1_r_t_l.html#a3998c4c9177a704ef7716c133513cdfc">wb_set_dat_o</a>(clk_i, rst_i)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Process]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost.html#a6a951cb2b06286891021ce0922274434">we_o</a></td><td><a class="el" href="classhost.html">host</a></td><td><code> [Port]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>we_o_s</b> (defined in <a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_w_b___master_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>work</b> (defined in <a class="el" href="classhost.html">host</a>)</td><td><a class="el" href="classhost.html">host</a></td><td><code> [Library]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#afe8db98969c01fd1616a9a1fe5ba2244">WR_Ack</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>wr_D</b> (defined in <a class="el" href="class_w_b___master.html">WB_Master</a>)</td><td><a class="el" href="class_w_b___master.html">WB_Master</a></td><td><code> [Port]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classhost_1_1_r_t_l.html#ae8877e43633e9b460138414cb74aba22">Wr_o</a></td><td><a class="el" href="classhost_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>Wr_r</b> (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>Wr_rr</b> (defined in <a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a>)</td><td><a class="el" href="class_cpu_interface_1_1_r_t_l.html">RTL</a></td><td><code> [Signal]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>wr_strb</b> (defined in <a class="el" href="class_w_b___master.html">WB_Master</a>)</td><td><a class="el" href="class_w_b___master.html">WB_Master</a></td><td><code> [Port]</code></td></tr>
</table></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Mar 16 2011 11:45:31 for WishboneShell by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.2 </small></address>
</body>
</html>
