# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do pt2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:21 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 22:49:21 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:21 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:49:21 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_BEN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_BEN.sv 
# -- Compiling module reg_BEN
# 
# Top level modules:
# 	reg_BEN
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/MUX4to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:22 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/MUX4to1.sv 
# -- Compiling module MUX4to1
# 
# Top level modules:
# 	MUX4to1
# End time: 22:49:22 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/MUX2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/MUX2to1.sv 
# -- Compiling module MUX2to1
# 
# Top level modules:
# 	MUX2to1
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 22:49:23 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:23 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 22:49:24 on Oct 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2 {C:/intelFPGA_lite/18.0/385/385lab6/pt2/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:49:24 on Oct 07,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.0/385/385lab6/pt2" C:/intelFPGA_lite/18.0/385/385lab6/pt2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:49:24 on Oct 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:49:24 on Oct 07,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.MUX4to1
# Loading work.reg_16
# Loading work.MUX2to1
# Loading work.reg_file
# Loading work.ALU
# Loading work.NZP
# Loading work.reg_BEN
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 ns
add wave -position insertpoint  \
sim:/testbench/aaaaa/my_slc/S
add wave -position insertpoint  \
sim:/testbench/aaaaa/my_slc/MAR
add wave -position insertpoint  \
sim:/testbench/aaaaa/my_slc/MDR
add wave -position insertpoint  \
sim:/testbench/aaaaa/my_slc/IR
add wave -position insertpoint  \
sim:/testbench/aaaaa/my_slc/PC
restart -f
run 5000ns
add wave -position 25  sim:/SLC3_2::R3
restart -f
run 5000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position 26  sim:/SLC3_2::R0

restart -f
run 5000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 23:10:51 on Oct 07,2018, Elapsed time: 0:21:27
# Errors: 0, Warnings: 0
