$date
	Thu May 29 12:22:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_up_down_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ up $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ up $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
0#
0"
b0 !
$end
#5
1"
#10
0"
#12
1#
#15
b1 !
b1 %
1"
#20
0"
#25
b10 !
b10 %
1"
#30
0"
#35
b11 !
b11 %
1"
#40
0"
#45
b100 !
b100 %
1"
#50
0"
#55
b101 !
b101 %
1"
#60
0"
#65
b110 !
b110 %
1"
#70
0"
#75
b111 !
b111 %
1"
#80
0"
#85
b1000 !
b1000 %
1"
#90
0"
#95
b1001 !
b1001 %
1"
#100
0"
#105
b1000 !
b1000 %
0$
1"
#110
0"
#115
b111 !
b111 %
1"
#120
0"
#125
b110 !
b110 %
1"
#130
0"
#135
b101 !
b101 %
1"
#140
0"
#145
b100 !
b100 %
1"
#150
0"
#155
b11 !
b11 %
1"
#160
0"
#165
b10 !
b10 %
1"
#170
0"
#175
b1 !
b1 %
1"
#180
0"
#185
b0 !
b0 %
1"
#190
0"
#195
b1111 !
b1111 %
1"
#200
0"
#205
b1110 !
b1110 %
1"
