
TP_FreeRTOS_CROCE_MONNIER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005814  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080059e4  080059e4  000069e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a78  08005a78  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005a78  08005a78  00006a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a80  08005a80  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a80  08005a80  00006a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a84  08005a84  00006a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005a88  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000419c  2000006c  08005af4  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004208  08005af4  00007208  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee3c  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000295b  00000000  00000000  00015ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  00018838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b9  00000000  00000000  00019510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000283c5  00000000  00000000  00019ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f944  00000000  00000000  0004228e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f21bb  00000000  00000000  00051bd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143d8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039b4  00000000  00000000  00143dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00147784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080059cc 	.word	0x080059cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080059cc 	.word	0x080059cc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <vApplicationGetIdleTaskMemory+0x30>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2280      	movs	r2, #128	@ 0x80
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	2000008c 	.word	0x2000008c
 800060c:	200000e0 	.word	0x200000e0

08000610 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000610:	b5b0      	push	{r4, r5, r7, lr}
 8000612:	b088      	sub	sp, #32
 8000614:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000616:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <MX_FREERTOS_Init+0x30>)
 8000618:	1d3c      	adds	r4, r7, #4
 800061a:	461d      	mov	r5, r3
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000620:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2100      	movs	r1, #0
 800062c:	4618      	mov	r0, r3
 800062e:	f003 f846 	bl	80036be <osThreadCreate>
 8000632:	4603      	mov	r3, r0
 8000634:	4a03      	ldr	r2, [pc, #12]	@ (8000644 <MX_FREERTOS_Init+0x34>)
 8000636:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000638:	bf00      	nop
 800063a:	3720      	adds	r7, #32
 800063c:	46bd      	mov	sp, r7
 800063e:	bdb0      	pop	{r4, r5, r7, pc}
 8000640:	080059f0 	.word	0x080059f0
 8000644:	20000088 	.word	0x20000088

08000648 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000650:	2001      	movs	r0, #1
 8000652:	f003 f880 	bl	8003756 <osDelay>
 8000656:	e7fb      	b.n	8000650 <StartDefaultTask+0x8>

08000658 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b090      	sub	sp, #64	@ 0x40
 800065c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	605a      	str	r2, [r3, #4]
 8000668:	609a      	str	r2, [r3, #8]
 800066a:	60da      	str	r2, [r3, #12]
 800066c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800066e:	4bae      	ldr	r3, [pc, #696]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4aad      	ldr	r2, [pc, #692]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000674:	f043 0310 	orr.w	r3, r3, #16
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4bab      	ldr	r3, [pc, #684]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0310 	and.w	r3, r3, #16
 8000682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000686:	4ba8      	ldr	r3, [pc, #672]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	4aa7      	ldr	r2, [pc, #668]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800068c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000690:	6313      	str	r3, [r2, #48]	@ 0x30
 8000692:	4ba5      	ldr	r3, [pc, #660]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
 800069c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800069e:	4ba2      	ldr	r3, [pc, #648]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4aa1      	ldr	r2, [pc, #644]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006a4:	f043 0302 	orr.w	r3, r3, #2
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b9f      	ldr	r3, [pc, #636]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0302 	and.w	r3, r3, #2
 80006b2:	623b      	str	r3, [r7, #32]
 80006b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006b6:	4b9c      	ldr	r3, [pc, #624]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	4a9b      	ldr	r2, [pc, #620]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006bc:	f043 0308 	orr.w	r3, r3, #8
 80006c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c2:	4b99      	ldr	r3, [pc, #612]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	f003 0308 	and.w	r3, r3, #8
 80006ca:	61fb      	str	r3, [r7, #28]
 80006cc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ce:	4b96      	ldr	r3, [pc, #600]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a95      	ldr	r2, [pc, #596]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b93      	ldr	r3, [pc, #588]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0304 	and.w	r3, r3, #4
 80006e2:	61bb      	str	r3, [r7, #24]
 80006e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b90      	ldr	r3, [pc, #576]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a8f      	ldr	r2, [pc, #572]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b8d      	ldr	r3, [pc, #564]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0301 	and.w	r3, r3, #1
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80006fe:	4b8a      	ldr	r3, [pc, #552]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	4a89      	ldr	r2, [pc, #548]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000704:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000708:	6313      	str	r3, [r2, #48]	@ 0x30
 800070a:	4b87      	ldr	r3, [pc, #540]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000716:	4b84      	ldr	r3, [pc, #528]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a83      	ldr	r2, [pc, #524]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800071c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
 8000722:	4b81      	ldr	r3, [pc, #516]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800072e:	4b7e      	ldr	r3, [pc, #504]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a7d      	ldr	r2, [pc, #500]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000734:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b7b      	ldr	r3, [pc, #492]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000746:	4b78      	ldr	r3, [pc, #480]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a77      	ldr	r2, [pc, #476]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800074c:	f043 0320 	orr.w	r3, r3, #32
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b75      	ldr	r3, [pc, #468]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0320 	and.w	r3, r3, #32
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	4b72      	ldr	r3, [pc, #456]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a71      	ldr	r2, [pc, #452]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b6f      	ldr	r3, [pc, #444]	@ (8000928 <MX_GPIO_Init+0x2d0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	2120      	movs	r1, #32
 800077a:	486c      	ldr	r0, [pc, #432]	@ (800092c <MX_GPIO_Init+0x2d4>)
 800077c:	f001 f97c 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000780:	2200      	movs	r2, #0
 8000782:	f241 010c 	movw	r1, #4108	@ 0x100c
 8000786:	486a      	ldr	r0, [pc, #424]	@ (8000930 <MX_GPIO_Init+0x2d8>)
 8000788:	f001 f976 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2108      	movs	r1, #8
 8000790:	4868      	ldr	r0, [pc, #416]	@ (8000934 <MX_GPIO_Init+0x2dc>)
 8000792:	f001 f971 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000796:	2201      	movs	r2, #1
 8000798:	2102      	movs	r1, #2
 800079a:	4865      	ldr	r0, [pc, #404]	@ (8000930 <MX_GPIO_Init+0x2d8>)
 800079c:	f001 f96c 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007a6:	4864      	ldr	r0, [pc, #400]	@ (8000938 <MX_GPIO_Init+0x2e0>)
 80007a8:	f001 f966 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	21c8      	movs	r1, #200	@ 0xc8
 80007b0:	4862      	ldr	r0, [pc, #392]	@ (800093c <MX_GPIO_Init+0x2e4>)
 80007b2:	f001 f961 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_B0_Pin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80007b6:	2310      	movs	r3, #16
 80007b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c2:	2300      	movs	r3, #0
 80007c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80007c6:	230e      	movs	r3, #14
 80007c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80007ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007ce:	4619      	mov	r1, r3
 80007d0:	485b      	ldr	r0, [pc, #364]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 80007d2:	f000 ffa5 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80007d6:	2308      	movs	r3, #8
 80007d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007da:	2300      	movs	r3, #0
 80007dc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80007e6:	4619      	mov	r1, r3
 80007e8:	4855      	ldr	r0, [pc, #340]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 80007ea:	f000 ff99 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80007ee:	2304      	movs	r3, #4
 80007f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f2:	2302      	movs	r3, #2
 80007f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f6:	2300      	movs	r3, #0
 80007f8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007fe:	2309      	movs	r3, #9
 8000800:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000802:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000806:	4619      	mov	r1, r3
 8000808:	484d      	ldr	r0, [pc, #308]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 800080a:	f000 ff89 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800080e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8000812:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000814:	2302      	movs	r3, #2
 8000816:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081c:	2303      	movs	r3, #3
 800081e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000820:	230b      	movs	r3, #11
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000824:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000828:	4619      	mov	r1, r3
 800082a:	4844      	ldr	r0, [pc, #272]	@ (800093c <MX_GPIO_Init+0x2e4>)
 800082c:	f000 ff78 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_NBL1_Pin FMC_NBL0_Pin FMC_D5_Pin FMC_D6_Pin
                           FMC_D8_Pin FMC_D11_Pin FMC_D4_Pin FMC_D7_Pin
                           FMC_D9_Pin FMC_D12_Pin FMC_D10_Pin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000830:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000834:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000836:	2302      	movs	r3, #2
 8000838:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083e:	2303      	movs	r3, #3
 8000840:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000842:	230c      	movs	r3, #12
 8000844:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000846:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800084a:	4619      	mov	r1, r3
 800084c:	483c      	ldr	r0, [pc, #240]	@ (8000940 <MX_GPIO_Init+0x2e8>)
 800084e:	f000 ff67 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000852:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000858:	2312      	movs	r3, #18
 800085a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	2300      	movs	r3, #0
 8000862:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000864:	2304      	movs	r3, #4
 8000866:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000868:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800086c:	4619      	mov	r1, r3
 800086e:	4835      	ldr	r0, [pc, #212]	@ (8000944 <MX_GPIO_Init+0x2ec>)
 8000870:	f000 ff56 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000874:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8000878:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	2302      	movs	r3, #2
 800087c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000882:	2303      	movs	r3, #3
 8000884:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000886:	230a      	movs	r3, #10
 8000888:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800088a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800088e:	4619      	mov	r1, r3
 8000890:	482c      	ldr	r0, [pc, #176]	@ (8000944 <MX_GPIO_Init+0x2ec>)
 8000892:	f000 ff45 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000896:	2310      	movs	r3, #16
 8000898:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80008a6:	2302      	movs	r3, #2
 80008a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ae:	4619      	mov	r1, r3
 80008b0:	4824      	ldr	r0, [pc, #144]	@ (8000944 <MX_GPIO_Init+0x2ec>)
 80008b2:	f000 ff35 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80008b6:	2380      	movs	r3, #128	@ 0x80
 80008b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ba:	2302      	movs	r3, #2
 80008bc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80008c6:	2308      	movs	r3, #8
 80008c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008ce:	4619      	mov	r1, r3
 80008d0:	4816      	ldr	r0, [pc, #88]	@ (800092c <MX_GPIO_Init+0x2d4>)
 80008d2:	f000 ff25 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80008d6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80008da:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008dc:	2302      	movs	r3, #2
 80008de:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e4:	2303      	movs	r3, #3
 80008e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80008e8:	230c      	movs	r3, #12
 80008ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008f0:	4619      	mov	r1, r3
 80008f2:	4815      	ldr	r0, [pc, #84]	@ (8000948 <MX_GPIO_Init+0x2f0>)
 80008f4:	f000 ff14 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80008f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fe:	2302      	movs	r3, #2
 8000900:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800090a:	2301      	movs	r3, #1
 800090c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000912:	4619      	mov	r1, r3
 8000914:	480d      	ldr	r0, [pc, #52]	@ (800094c <MX_GPIO_Init+0x2f4>)
 8000916:	f000 ff03 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D6_Pin DCMI_D7_Pin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 800091a:	2360      	movs	r3, #96	@ 0x60
 800091c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	2302      	movs	r3, #2
 8000920:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	e014      	b.n	8000950 <MX_GPIO_Init+0x2f8>
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800
 800092c:	40020c00 	.word	0x40020c00
 8000930:	40022000 	.word	0x40022000
 8000934:	40022800 	.word	0x40022800
 8000938:	40021c00 	.word	0x40021c00
 800093c:	40021800 	.word	0x40021800
 8000940:	40021000 	.word	0x40021000
 8000944:	40020400 	.word	0x40020400
 8000948:	40020800 	.word	0x40020800
 800094c:	40020000 	.word	0x40020000
 8000950:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000956:	230d      	movs	r3, #13
 8000958:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800095a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800095e:	4619      	mov	r1, r3
 8000960:	48bc      	ldr	r0, [pc, #752]	@ (8000c54 <MX_GPIO_Init+0x5fc>)
 8000962:	f000 fedd 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000966:	2340      	movs	r3, #64	@ 0x40
 8000968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000972:	2303      	movs	r3, #3
 8000974:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000976:	230a      	movs	r3, #10
 8000978:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800097e:	4619      	mov	r1, r3
 8000980:	48b5      	ldr	r0, [pc, #724]	@ (8000c58 <MX_GPIO_Init+0x600>)
 8000982:	f000 fecd 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNCAS_Pin FMC_SDCLK_Pin FMC_A11_Pin FMC_A10_Pin
                           FMC_BA1_Pin FMC_BA0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000986:	f248 1333 	movw	r3, #33075	@ 0x8133
 800098a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098c:	2302      	movs	r3, #2
 800098e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000994:	2303      	movs	r3, #3
 8000996:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000998:	230c      	movs	r3, #12
 800099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800099c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009a0:	4619      	mov	r1, r3
 80009a2:	48ae      	ldr	r0, [pc, #696]	@ (8000c5c <MX_GPIO_Init+0x604>)
 80009a4:	f000 febc 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_B1_Pin LCD_B2_Pin LCD_B3_Pin LCD_G4_Pin
                           LCD_G1_Pin LCD_G3_Pin LCD_G0_Pin LCD_G2_Pin
                           LCD_R7_Pin LCD_R5_Pin LCD_R6_Pin LCD_R4_Pin
                           LCD_R3_Pin LCD_R1_Pin LCD_R2_Pin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80009a8:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80009ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ae:	2302      	movs	r3, #2
 80009b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	2300      	movs	r3, #0
 80009b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80009ba:	230e      	movs	r3, #14
 80009bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80009be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009c2:	4619      	mov	r1, r3
 80009c4:	48a6      	ldr	r0, [pc, #664]	@ (8000c60 <MX_GPIO_Init+0x608>)
 80009c6:	f000 feab 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80009ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d0:	2300      	movs	r3, #0
 80009d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009dc:	4619      	mov	r1, r3
 80009de:	48a0      	ldr	r0, [pc, #640]	@ (8000c60 <MX_GPIO_Init+0x608>)
 80009e0:	f000 fe9e 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80009e4:	2340      	movs	r3, #64	@ 0x40
 80009e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009e8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80009f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009f6:	4619      	mov	r1, r3
 80009f8:	489a      	ldr	r0, [pc, #616]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 80009fa:	f000 fe91 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_D2_Pin FMC_D3_Pin FMC_D1_Pin FMC_D15_Pin
                           FMC_D0_Pin FMC_D14_Pin FMC_D13_Pin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80009fe:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a04:	2302      	movs	r3, #2
 8000a06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a0c:	2303      	movs	r3, #3
 8000a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a10:	230c      	movs	r3, #12
 8000a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4892      	ldr	r0, [pc, #584]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000a1c:	f000 fe80 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000a20:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a26:	2302      	movs	r3, #2
 8000a28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a32:	230a      	movs	r3, #10
 8000a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	488a      	ldr	r0, [pc, #552]	@ (8000c68 <MX_GPIO_Init+0x610>)
 8000a3e:	f000 fe6f 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000a42:	23f0      	movs	r3, #240	@ 0xf0
 8000a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a46:	2302      	movs	r3, #2
 8000a48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a52:	230a      	movs	r3, #10
 8000a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4883      	ldr	r0, [pc, #524]	@ (8000c6c <MX_GPIO_Init+0x614>)
 8000a5e:	f000 fe5f 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DE_Pin LCD_B7_Pin LCD_B6_Pin LCD_B5_Pin
                           LCD_G6_Pin LCD_G7_Pin LCD_G5_Pin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000a62:	23f7      	movs	r3, #247	@ 0xf7
 8000a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a66:	2302      	movs	r3, #2
 8000a68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a72:	230e      	movs	r3, #14
 8000a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000a76:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	487c      	ldr	r0, [pc, #496]	@ (8000c70 <MX_GPIO_Init+0x618>)
 8000a7e:	f000 fe4f 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_B4_Pin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000a82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a94:	2309      	movs	r3, #9
 8000a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	486f      	ldr	r0, [pc, #444]	@ (8000c5c <MX_GPIO_Init+0x604>)
 8000aa0:	f000 fe3e 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000aa4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000ab6:	230a      	movs	r3, #10
 8000ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4866      	ldr	r0, [pc, #408]	@ (8000c5c <MX_GPIO_Init+0x604>)
 8000ac2:	f000 fe2d 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ac6:	2320      	movs	r3, #32
 8000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ada:	4619      	mov	r1, r3
 8000adc:	4861      	ldr	r0, [pc, #388]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000ade:	f000 fe1f 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_D5_Pin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000ae2:	2308      	movs	r3, #8
 8000ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000af2:	230d      	movs	r3, #13
 8000af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000afa:	4619      	mov	r1, r3
 8000afc:	4859      	ldr	r0, [pc, #356]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000afe:	f000 fe0f 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LD2_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LD2_Pin|LCD_DISP_Pin;
 8000b02:	f241 030e 	movw	r3, #4110	@ 0x100e
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b14:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4854      	ldr	r0, [pc, #336]	@ (8000c6c <MX_GPIO_Init+0x614>)
 8000b1c:	f000 fe00 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000b20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b26:	2300      	movs	r3, #0
 8000b28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000b2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b32:	4619      	mov	r1, r3
 8000b34:	484f      	ldr	r0, [pc, #316]	@ (8000c74 <MX_GPIO_Init+0x61c>)
 8000b36:	f000 fdf3 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_A0_Pin FMC_A1_Pin FMC_A2_Pin FMC_A3_Pin
                           FMC_A4_Pin FMC_A5_Pin FMC_A6_Pin FMC_A9_Pin
                           FMC_A7_Pin FMC_A8_Pin FMC_SDNRAS_Pin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000b3a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000b3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b40:	2302      	movs	r3, #2
 8000b42:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b44:	2300      	movs	r3, #0
 8000b46:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b4c:	230c      	movs	r3, #12
 8000b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b54:	4619      	mov	r1, r3
 8000b56:	4848      	ldr	r0, [pc, #288]	@ (8000c78 <MX_GPIO_Init+0x620>)
 8000b58:	f000 fde2 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_HSYNC_Pin LCD_VSYNC_Pin LCD_R0_Pin LCD_CLK_Pin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000b5c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8000b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b6e:	230e      	movs	r3, #14
 8000b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b76:	4619      	mov	r1, r3
 8000b78:	483c      	ldr	r0, [pc, #240]	@ (8000c6c <MX_GPIO_Init+0x614>)
 8000b7a:	f000 fdd1 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000b7e:	2308      	movs	r3, #8
 8000b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000b92:	4619      	mov	r1, r3
 8000b94:	4836      	ldr	r0, [pc, #216]	@ (8000c70 <MX_GPIO_Init+0x618>)
 8000b96:	f000 fdc3 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000bac:	230d      	movs	r3, #13
 8000bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4829      	ldr	r0, [pc, #164]	@ (8000c5c <MX_GPIO_Init+0x604>)
 8000bb8:	f000 fdb2 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000bbc:	2310      	movs	r3, #16
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4825      	ldr	r0, [pc, #148]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000bd0:	f000 fda6 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000bd4:	2304      	movs	r3, #4
 8000bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000be4:	230c      	movs	r3, #12
 8000be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000be8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000bec:	4619      	mov	r1, r3
 8000bee:	481d      	ldr	r0, [pc, #116]	@ (8000c64 <MX_GPIO_Init+0x60c>)
 8000bf0:	f000 fd96 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000bf4:	f248 0304 	movw	r3, #32772	@ 0x8004
 8000bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c06:	4619      	mov	r1, r3
 8000c08:	481c      	ldr	r0, [pc, #112]	@ (8000c7c <MX_GPIO_Init+0x624>)
 8000c0a:	f000 fd89 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000c0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	2301      	movs	r3, #1
 8000c16:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c24:	4619      	mov	r1, r3
 8000c26:	4815      	ldr	r0, [pc, #84]	@ (8000c7c <MX_GPIO_Init+0x624>)
 8000c28:	f000 fd7a 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D4_Pin DCMI_D3_Pin DCMI_D0_Pin DCMI_D2_Pin
                           DCMI_D1_Pin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000c2c:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8000c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c32:	2302      	movs	r3, #2
 8000c34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c3e:	230d      	movs	r3, #13
 8000c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c46:	4619      	mov	r1, r3
 8000c48:	480c      	ldr	r0, [pc, #48]	@ (8000c7c <MX_GPIO_Init+0x624>)
 8000c4a:	f000 fd69 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e016      	b.n	8000c80 <MX_GPIO_Init+0x628>
 8000c52:	bf00      	nop
 8000c54:	40021000 	.word	0x40021000
 8000c58:	40020400 	.word	0x40020400
 8000c5c:	40021800 	.word	0x40021800
 8000c60:	40022400 	.word	0x40022400
 8000c64:	40020c00 	.word	0x40020c00
 8000c68:	40020000 	.word	0x40020000
 8000c6c:	40022000 	.word	0x40022000
 8000c70:	40022800 	.word	0x40022800
 8000c74:	40020800 	.word	0x40020800
 8000c78:	40021400 	.word	0x40021400
 8000c7c:	40021c00 	.word	0x40021c00
 8000c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000c92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000c96:	4619      	mov	r1, r3
 8000c98:	48a4      	ldr	r0, [pc, #656]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000c9a:	f000 fd41 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000c9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000cac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	489e      	ldr	r0, [pc, #632]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000cb4:	f000 fd34 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000cb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4896      	ldr	r0, [pc, #600]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000cd6:	f000 fd23 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000cda:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ce0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000cee:	4619      	mov	r1, r3
 8000cf0:	488e      	ldr	r0, [pc, #568]	@ (8000f2c <MX_GPIO_Init+0x8d4>)
 8000cf2:	f000 fd15 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000cf6:	23c0      	movs	r3, #192	@ 0xc0
 8000cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000d06:	2308      	movs	r3, #8
 8000d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4888      	ldr	r0, [pc, #544]	@ (8000f34 <MX_GPIO_Init+0x8dc>)
 8000d12:	f000 fd05 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000d16:	2310      	movs	r3, #16
 8000d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d22:	2303      	movs	r3, #3
 8000d24:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d26:	230a      	movs	r3, #10
 8000d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000d2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4881      	ldr	r0, [pc, #516]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000d32:	f000 fcf5 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : FMC_SDNME_Pin FMC_SDNE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000d36:	2328      	movs	r3, #40	@ 0x28
 8000d38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d46:	230c      	movs	r3, #12
 8000d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4879      	ldr	r0, [pc, #484]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000d52:	f000 fce5 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000d56:	23c8      	movs	r3, #200	@ 0xc8
 8000d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2300      	movs	r3, #0
 8000d64:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4873      	ldr	r0, [pc, #460]	@ (8000f3c <MX_GPIO_Init+0x8e4>)
 8000d6e:	f000 fcd7 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000d72:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d84:	4619      	mov	r1, r3
 8000d86:	486e      	ldr	r0, [pc, #440]	@ (8000f40 <MX_GPIO_Init+0x8e8>)
 8000d88:	f000 fcca 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : FMC_SDCKE0_Pin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000d8c:	2308      	movs	r3, #8
 8000d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d9c:	230c      	movs	r3, #12
 8000d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000da4:	4619      	mov	r1, r3
 8000da6:	4863      	ldr	r0, [pc, #396]	@ (8000f34 <MX_GPIO_Init+0x8dc>)
 8000da8:	f000 fcba 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000dac:	2305      	movs	r3, #5
 8000dae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000dbc:	230a      	movs	r3, #10
 8000dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	485b      	ldr	r0, [pc, #364]	@ (8000f34 <MX_GPIO_Init+0x8dc>)
 8000dc8:	f000 fcaa 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000dcc:	2332      	movs	r3, #50	@ 0x32
 8000dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ddc:	230b      	movs	r3, #11
 8000dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000de4:	4619      	mov	r1, r3
 8000de6:	4853      	ldr	r0, [pc, #332]	@ (8000f34 <MX_GPIO_Init+0x8dc>)
 8000de8:	f000 fc9a 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dec:	2304      	movs	r3, #4
 8000dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dfc:	2309      	movs	r3, #9
 8000dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e04:	4619      	mov	r1, r3
 8000e06:	484f      	ldr	r0, [pc, #316]	@ (8000f44 <MX_GPIO_Init+0x8ec>)
 8000e08:	f000 fc8a 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000e0c:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e1e:	2309      	movs	r3, #9
 8000e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e26:	4619      	mov	r1, r3
 8000e28:	4847      	ldr	r0, [pc, #284]	@ (8000f48 <MX_GPIO_Init+0x8f0>)
 8000e2a:	f000 fc79 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000e2e:	2304      	movs	r3, #4
 8000e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e32:	2300      	movs	r3, #0
 8000e34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e3e:	4619      	mov	r1, r3
 8000e40:	483e      	ldr	r0, [pc, #248]	@ (8000f3c <MX_GPIO_Init+0x8e4>)
 8000e42:	f000 fc6d 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e46:	2386      	movs	r3, #134	@ 0x86
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e52:	2303      	movs	r3, #3
 8000e54:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e56:	230b      	movs	r3, #11
 8000e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4833      	ldr	r0, [pc, #204]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000e62:	f000 fc5d 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_A0_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000e66:	2301      	movs	r3, #1
 8000e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e76:	4619      	mov	r1, r3
 8000e78:	482d      	ldr	r0, [pc, #180]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000e7a:	f000 fc51 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_HSYNC_Pin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000e7e:	2350      	movs	r3, #80	@ 0x50
 8000e80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000e8e:	230d      	movs	r3, #13
 8000e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e92:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e96:	4619      	mov	r1, r3
 8000e98:	4825      	ldr	r0, [pc, #148]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000e9a:	f000 fc41 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000e9e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ea4:	2312      	movs	r3, #18
 8000ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eac:	2303      	movs	r3, #3
 8000eae:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000eb0:	2304      	movs	r3, #4
 8000eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000eb4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eb8:	4619      	mov	r1, r3
 8000eba:	481f      	ldr	r0, [pc, #124]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000ebc:	f000 fc30 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000ec0:	2328      	movs	r3, #40	@ 0x28
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000ed0:	230a      	movs	r3, #10
 8000ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4815      	ldr	r0, [pc, #84]	@ (8000f30 <MX_GPIO_Init+0x8d8>)
 8000edc:	f000 fc20 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000ee0:	2340      	movs	r3, #64	@ 0x40
 8000ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	2300      	movs	r3, #0
 8000eee:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000ef0:	2309      	movs	r3, #9
 8000ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000ef4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ef8:	4619      	mov	r1, r3
 8000efa:	480f      	ldr	r0, [pc, #60]	@ (8000f38 <MX_GPIO_Init+0x8e0>)
 8000efc:	f000 fc10 	bl	8001720 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000f00:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f12:	2305      	movs	r3, #5
 8000f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4809      	ldr	r0, [pc, #36]	@ (8000f44 <MX_GPIO_Init+0x8ec>)
 8000f1e:	f000 fbff 	bl	8001720 <HAL_GPIO_Init>

}
 8000f22:	bf00      	nop
 8000f24:	3740      	adds	r7, #64	@ 0x40
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40022000 	.word	0x40022000
 8000f30:	40020000 	.word	0x40020000
 8000f34:	40020800 	.word	0x40020800
 8000f38:	40021c00 	.word	0x40021c00
 8000f3c:	40021800 	.word	0x40021800
 8000f40:	40021400 	.word	0x40021400
 8000f44:	40020400 	.word	0x40020400
 8000f48:	40020c00 	.word	0x40020c00

08000f4c <__io_putchar>:
#define DELAY_1 1000
#define DELAY_2 1500

void TaskCode2(void* p);

int __io_putchar(int ch) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f54:	1d39      	adds	r1, r7, #4
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	4803      	ldr	r0, [pc, #12]	@ (8000f6c <__io_putchar+0x20>)
 8000f5e:	f001 fed7 	bl	8002d10 <HAL_UART_Transmit>
return ch;
 8000f62:	687b      	ldr	r3, [r7, #4]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	200002e4 	.word	0x200002e4

08000f70 <CodeLedONOFF>:
		vTaskDelay(duree);
	}
}
*/

void CodeLedONOFF(void* p){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

	int duree = (int) p;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	60fb      	str	r3, [r7, #12]
	//char* s = pcTaskGetName(xTaskGetCurrentTaskHandle());
	while(1){
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f7c:	2102      	movs	r1, #2
 8000f7e:	4806      	ldr	r0, [pc, #24]	@ (8000f98 <CodeLedONOFF+0x28>)
 8000f80:	f000 fd93 	bl	8001aaa <HAL_GPIO_TogglePin>
		printf("ON OFF \n\r");
 8000f84:	4805      	ldr	r0, [pc, #20]	@ (8000f9c <CodeLedONOFF+0x2c>)
 8000f86:	f003 feb5 	bl	8004cf4 <iprintf>
		vTaskDelay(duree);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f002 fe49 	bl	8003c24 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000f92:	bf00      	nop
 8000f94:	e7f2      	b.n	8000f7c <CodeLedONOFF+0xc>
 8000f96:	bf00      	nop
 8000f98:	40022000 	.word	0x40022000
 8000f9c:	08005a0c 	.word	0x08005a0c

08000fa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	//xTaskCreate(TaskCode1);

	BaseType_t xReturned;
	TaskHandle_t xHandle1 = NULL;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
	TaskHandle_t xHandle2 = NULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	60fb      	str	r3, [r7, #12]


	xReturned = xTaskCreate(
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	9301      	str	r3, [sp, #4]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fbe:	490a      	ldr	r1, [pc, #40]	@ (8000fe8 <main+0x48>)
 8000fc0:	480a      	ldr	r0, [pc, #40]	@ (8000fec <main+0x4c>)
 8000fc2:	f002 fcf6 	bl	80039b2 <xTaskCreate>
 8000fc6:	60b8      	str	r0, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc8:	f000 fa67 	bl	800149a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fcc:	f000 f810 	bl	8000ff0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd0:	f7ff fb42 	bl	8000658 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000fd4:	f000 f986 	bl	80012e4 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */

  MX_FREERTOS_Init();
 8000fd8:	f7ff fb1a 	bl	8000610 <MX_FREERTOS_Init>
  vTaskStartScheduler();
 8000fdc:	f002 fe5a 	bl	8003c94 <vTaskStartScheduler>

  /* Start scheduler */
  osKernelStart();
 8000fe0:	f002 fb66 	bl	80036b0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <main+0x44>
 8000fe8:	08005a18 	.word	0x08005a18
 8000fec:	08000f71 	.word	0x08000f71

08000ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b094      	sub	sp, #80	@ 0x50
 8000ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff6:	f107 0320 	add.w	r3, r7, #32
 8000ffa:	2230      	movs	r2, #48	@ 0x30
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f003 fecd 	bl	8004d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001014:	4b2b      	ldr	r3, [pc, #172]	@ (80010c4 <SystemClock_Config+0xd4>)
 8001016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001018:	4a2a      	ldr	r2, [pc, #168]	@ (80010c4 <SystemClock_Config+0xd4>)
 800101a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001020:	4b28      	ldr	r3, [pc, #160]	@ (80010c4 <SystemClock_Config+0xd4>)
 8001022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001024:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001028:	60bb      	str	r3, [r7, #8]
 800102a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <SystemClock_Config+0xd8>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a25      	ldr	r2, [pc, #148]	@ (80010c8 <SystemClock_Config+0xd8>)
 8001032:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <SystemClock_Config+0xd8>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001044:	2301      	movs	r3, #1
 8001046:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001048:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800104c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104e:	2302      	movs	r3, #2
 8001050:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001052:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001058:	2319      	movs	r3, #25
 800105a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 800105c:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8001060:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001062:	2302      	movs	r3, #2
 8001064:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001066:	2302      	movs	r3, #2
 8001068:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106a:	f107 0320 	add.w	r3, r7, #32
 800106e:	4618      	mov	r0, r3
 8001070:	f000 fd86 	bl	8001b80 <HAL_RCC_OscConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800107a:	f000 f827 	bl	80010cc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800107e:	f000 fd2f 	bl	8001ae0 <HAL_PWREx_EnableOverDrive>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001088:	f000 f820 	bl	80010cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108c:	230f      	movs	r3, #15
 800108e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001090:	2302      	movs	r3, #2
 8001092:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001094:	2300      	movs	r3, #0
 8001096:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001098:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800109c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800109e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	2107      	movs	r1, #7
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 f80c 	bl	80020c8 <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0xca>
  {
    Error_Handler();
 80010b6:	f000 f809 	bl	80010cc <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3750      	adds	r7, #80	@ 0x50
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40007000 	.word	0x40007000

080010cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d0:	b672      	cpsid	i
}
 80010d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <Error_Handler+0x8>

080010d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <HAL_MspInit+0x4c>)
 80010e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e2:	4a10      	ldr	r2, [pc, #64]	@ (8001124 <HAL_MspInit+0x4c>)
 80010e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <HAL_MspInit+0x4c>)
 80010ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <HAL_MspInit+0x4c>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_MspInit+0x4c>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001100:	6453      	str	r3, [r2, #68]	@ 0x44
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <HAL_MspInit+0x4c>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	210f      	movs	r1, #15
 8001112:	f06f 0001 	mvn.w	r0, #1
 8001116:	f000 fada 	bl	80016ce <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40023800 	.word	0x40023800

08001128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <NMI_Handler+0x4>

08001130 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <HardFault_Handler+0x4>

08001138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <MemManage_Handler+0x4>

08001140 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <BusFault_Handler+0x4>

08001148 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <UsageFault_Handler+0x4>

08001150 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001162:	f000 f9d7 	bl	8001514 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001166:	f003 f89b 	bl	80042a0 <xTaskGetSchedulerState>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	d001      	beq.n	8001174 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001170:	f003 fac2 	bl	80046f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}

08001178 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
 8001188:	e00a      	b.n	80011a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800118a:	f3af 8000 	nop.w
 800118e:	4601      	mov	r1, r0
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	60ba      	str	r2, [r7, #8]
 8001196:	b2ca      	uxtb	r2, r1
 8001198:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	3301      	adds	r3, #1
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dbf0      	blt.n	800118a <_read+0x12>
  }

  return len;
 80011a8:	687b      	ldr	r3, [r7, #4]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b086      	sub	sp, #24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	e009      	b.n	80011d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1c5a      	adds	r2, r3, #1
 80011c8:	60ba      	str	r2, [r7, #8]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff febd 	bl	8000f4c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbf1      	blt.n	80011c4 <_write+0x12>
  }
  return len;
 80011e0:	687b      	ldr	r3, [r7, #4]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_close>:

int _close(int file)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001212:	605a      	str	r2, [r3, #4]
  return 0;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_isatty>:

int _isatty(int file)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
	...

08001254 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800125c:	4a14      	ldr	r2, [pc, #80]	@ (80012b0 <_sbrk+0x5c>)
 800125e:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <_sbrk+0x60>)
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001268:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001270:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <_sbrk+0x64>)
 8001272:	4a12      	ldr	r2, [pc, #72]	@ (80012bc <_sbrk+0x68>)
 8001274:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001276:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	429a      	cmp	r2, r3
 8001282:	d207      	bcs.n	8001294 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001284:	f003 fdda 	bl	8004e3c <__errno>
 8001288:	4603      	mov	r3, r0
 800128a:	220c      	movs	r2, #12
 800128c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001292:	e009      	b.n	80012a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001294:	4b08      	ldr	r3, [pc, #32]	@ (80012b8 <_sbrk+0x64>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	4a05      	ldr	r2, [pc, #20]	@ (80012b8 <_sbrk+0x64>)
 80012a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20050000 	.word	0x20050000
 80012b4:	00000400 	.word	0x00000400
 80012b8:	200002e0 	.word	0x200002e0
 80012bc:	20004208 	.word	0x20004208

080012c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <SystemInit+0x20>)
 80012c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ca:	4a05      	ldr	r2, [pc, #20]	@ (80012e0 <SystemInit+0x20>)
 80012cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_USART1_UART_Init+0x58>)
 80012ea:	4a15      	ldr	r2, [pc, #84]	@ (8001340 <MX_USART1_UART_Init+0x5c>)
 80012ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <MX_USART1_UART_Init+0x58>)
 80012f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_USART1_UART_Init+0x58>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_USART1_UART_Init+0x58>)
 80012fe:	2200      	movs	r2, #0
 8001300:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_USART1_UART_Init+0x58>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001308:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_USART1_UART_Init+0x58>)
 800130a:	220c      	movs	r2, #12
 800130c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130e:	4b0b      	ldr	r3, [pc, #44]	@ (800133c <MX_USART1_UART_Init+0x58>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001314:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_USART1_UART_Init+0x58>)
 8001316:	2200      	movs	r2, #0
 8001318:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800131a:	4b08      	ldr	r3, [pc, #32]	@ (800133c <MX_USART1_UART_Init+0x58>)
 800131c:	2200      	movs	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001320:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_USART1_UART_Init+0x58>)
 8001322:	2200      	movs	r2, #0
 8001324:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001326:	4805      	ldr	r0, [pc, #20]	@ (800133c <MX_USART1_UART_Init+0x58>)
 8001328:	f001 fca4 	bl	8002c74 <HAL_UART_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001332:	f7ff fecb 	bl	80010cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200002e4 	.word	0x200002e4
 8001340:	40011000 	.word	0x40011000

08001344 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b0ac      	sub	sp, #176	@ 0xb0
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	2284      	movs	r2, #132	@ 0x84
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f003 fd1a 	bl	8004d9e <memset>
  if(uartHandle->Instance==USART1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a32      	ldr	r2, [pc, #200]	@ (8001438 <HAL_UART_MspInit+0xf4>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d15c      	bne.n	800142e <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001374:	2340      	movs	r3, #64	@ 0x40
 8001376:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001378:	2300      	movs	r3, #0
 800137a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137c:	f107 0318 	add.w	r3, r7, #24
 8001380:	4618      	mov	r0, r3
 8001382:	f001 f887 	bl	8002494 <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800138c:	f7ff fe9e 	bl	80010cc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001390:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <HAL_UART_MspInit+0xf8>)
 8001392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001394:	4a29      	ldr	r2, [pc, #164]	@ (800143c <HAL_UART_MspInit+0xf8>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6453      	str	r3, [r2, #68]	@ 0x44
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <HAL_UART_MspInit+0xf8>)
 800139e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	617b      	str	r3, [r7, #20]
 80013a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a8:	4b24      	ldr	r3, [pc, #144]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ac:	4a23      	ldr	r2, [pc, #140]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013ae:	f043 0302 	orr.w	r3, r3, #2
 80013b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80013b4:	4b21      	ldr	r3, [pc, #132]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c0:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c4:	4a1d      	ldr	r2, [pc, #116]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013c6:	f043 0301 	orr.w	r3, r3, #1
 80013ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80013cc:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <HAL_UART_MspInit+0xf8>)
 80013ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d0:	f003 0301 	and.w	r3, r3, #1
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013f0:	2307      	movs	r3, #7
 80013f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80013f6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013fa:	4619      	mov	r1, r3
 80013fc:	4810      	ldr	r0, [pc, #64]	@ (8001440 <HAL_UART_MspInit+0xfc>)
 80013fe:	f000 f98f 	bl	8001720 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001402:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001406:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800141c:	2307      	movs	r3, #7
 800141e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001426:	4619      	mov	r1, r3
 8001428:	4806      	ldr	r0, [pc, #24]	@ (8001444 <HAL_UART_MspInit+0x100>)
 800142a:	f000 f979 	bl	8001720 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800142e:	bf00      	nop
 8001430:	37b0      	adds	r7, #176	@ 0xb0
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40011000 	.word	0x40011000
 800143c:	40023800 	.word	0x40023800
 8001440:	40020400 	.word	0x40020400
 8001444:	40020000 	.word	0x40020000

08001448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001448:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001480 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800144c:	f7ff ff38 	bl	80012c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001450:	480c      	ldr	r0, [pc, #48]	@ (8001484 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001452:	490d      	ldr	r1, [pc, #52]	@ (8001488 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001458:	e002      	b.n	8001460 <LoopCopyDataInit>

0800145a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800145c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145e:	3304      	adds	r3, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001464:	d3f9      	bcc.n	800145a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001466:	4a0a      	ldr	r2, [pc, #40]	@ (8001490 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001468:	4c0a      	ldr	r4, [pc, #40]	@ (8001494 <LoopFillZerobss+0x22>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800146c:	e001      	b.n	8001472 <LoopFillZerobss>

0800146e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001470:	3204      	adds	r2, #4

08001472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001474:	d3fb      	bcc.n	800146e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001476:	f003 fce7 	bl	8004e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800147a:	f7ff fd91 	bl	8000fa0 <main>
  bx  lr    
 800147e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001480:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001488:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800148c:	08005a88 	.word	0x08005a88
  ldr r2, =_sbss
 8001490:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001494:	20004208 	.word	0x20004208

08001498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001498:	e7fe      	b.n	8001498 <ADC_IRQHandler>

0800149a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800149e:	2003      	movs	r0, #3
 80014a0:	f000 f90a 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014a4:	200f      	movs	r0, #15
 80014a6:	f000 f805 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014aa:	f7ff fe15 	bl	80010d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	@ (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 f917 	bl	8001706 <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014f0:	f000 f8ed 	bl	80016ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	@ (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000000 	.word	0x20000000
 800150c:	20000008 	.word	0x20000008
 8001510:	20000004 	.word	0x20000004

08001514 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_IncTick+0x20>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <HAL_IncTick+0x24>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a04      	ldr	r2, [pc, #16]	@ (8001538 <HAL_IncTick+0x24>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000008 	.word	0x20000008
 8001538:	2000036c 	.word	0x2000036c

0800153c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return uwTick;
 8001540:	4b03      	ldr	r3, [pc, #12]	@ (8001550 <HAL_GetTick+0x14>)
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	2000036c 	.word	0x2000036c

08001554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 800157e:	4313      	orrs	r3, r2
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00
 8001598:	05fa0000 	.word	0x05fa0000

0800159c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	@ (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	@ (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	@ 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0307 	rsb	r3, r3, #7
 8001626:	2b04      	cmp	r3, #4
 8001628:	bf28      	it	cs
 800162a:	2304      	movcs	r3, #4
 800162c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3304      	adds	r3, #4
 8001632:	2b06      	cmp	r3, #6
 8001634:	d902      	bls.n	800163c <NVIC_EncodePriority+0x30>
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3b03      	subs	r3, #3
 800163a:	e000      	b.n	800163e <NVIC_EncodePriority+0x32>
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	43da      	mvns	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	401a      	ands	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001654:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa01 f303 	lsl.w	r3, r1, r3
 800165e:	43d9      	mvns	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	4313      	orrs	r3, r2
         );
}
 8001666:	4618      	mov	r0, r3
 8001668:	3724      	adds	r7, #36	@ 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001684:	d301      	bcc.n	800168a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001686:	2301      	movs	r3, #1
 8001688:	e00f      	b.n	80016aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <SysTick_Config+0x40>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3b01      	subs	r3, #1
 8001690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001692:	210f      	movs	r1, #15
 8001694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001698:	f7ff ff8e 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <SysTick_Config+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <SysTick_Config+0x40>)
 80016a4:	2207      	movs	r2, #7
 80016a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	e000e010 	.word	0xe000e010

080016b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff47 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
 80016da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e0:	f7ff ff5c 	bl	800159c <__NVIC_GetPriorityGrouping>
 80016e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	6978      	ldr	r0, [r7, #20]
 80016ec:	f7ff ff8e 	bl	800160c <NVIC_EncodePriority>
 80016f0:	4602      	mov	r2, r0
 80016f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff5d 	bl	80015b8 <__NVIC_SetPriority>
}
 80016fe:	bf00      	nop
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ffb0 	bl	8001674 <SysTick_Config>
 8001714:	4603      	mov	r3, r0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001720:	b480      	push	{r7}
 8001722:	b089      	sub	sp, #36	@ 0x24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800172a:	2300      	movs	r3, #0
 800172c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
 800173e:	e175      	b.n	8001a2c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001740:	2201      	movs	r2, #1
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	4013      	ands	r3, r2
 8001752:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	429a      	cmp	r2, r3
 800175a:	f040 8164 	bne.w	8001a26 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	685b      	ldr	r3, [r3, #4]
 8001762:	f003 0303 	and.w	r3, r3, #3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d005      	beq.n	8001776 <HAL_GPIO_Init+0x56>
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f003 0303 	and.w	r3, r3, #3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d130      	bne.n	80017d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	2203      	movs	r2, #3
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	68da      	ldr	r2, [r3, #12]
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	005b      	lsls	r3, r3, #1
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ac:	2201      	movs	r2, #1
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	091b      	lsrs	r3, r3, #4
 80017c2:	f003 0201 	and.w	r2, r3, #1
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 0303 	and.w	r3, r3, #3
 80017e0:	2b03      	cmp	r3, #3
 80017e2:	d017      	beq.n	8001814 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	2203      	movs	r2, #3
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43db      	mvns	r3, r3
 80017f6:	69ba      	ldr	r2, [r7, #24]
 80017f8:	4013      	ands	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	689a      	ldr	r2, [r3, #8]
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4313      	orrs	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	69ba      	ldr	r2, [r7, #24]
 8001812:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d123      	bne.n	8001868 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	08da      	lsrs	r2, r3, #3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3208      	adds	r2, #8
 8001828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800182c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	f003 0307 	and.w	r3, r3, #7
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	220f      	movs	r2, #15
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	69ba      	ldr	r2, [r7, #24]
 8001840:	4013      	ands	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4313      	orrs	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	08da      	lsrs	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3208      	adds	r2, #8
 8001862:	69b9      	ldr	r1, [r7, #24]
 8001864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	2203      	movs	r2, #3
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f003 0203 	and.w	r2, r3, #3
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4313      	orrs	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80be 	beq.w	8001a26 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018aa:	4b66      	ldr	r3, [pc, #408]	@ (8001a44 <HAL_GPIO_Init+0x324>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ae:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_GPIO_Init+0x324>)
 80018b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018b6:	4b63      	ldr	r3, [pc, #396]	@ (8001a44 <HAL_GPIO_Init+0x324>)
 80018b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80018c2:	4a61      	ldr	r2, [pc, #388]	@ (8001a48 <HAL_GPIO_Init+0x328>)
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	089b      	lsrs	r3, r3, #2
 80018c8:	3302      	adds	r3, #2
 80018ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	f003 0303 	and.w	r3, r3, #3
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	220f      	movs	r2, #15
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4013      	ands	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4a58      	ldr	r2, [pc, #352]	@ (8001a4c <HAL_GPIO_Init+0x32c>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d037      	beq.n	800195e <HAL_GPIO_Init+0x23e>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a57      	ldr	r2, [pc, #348]	@ (8001a50 <HAL_GPIO_Init+0x330>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d031      	beq.n	800195a <HAL_GPIO_Init+0x23a>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a56      	ldr	r2, [pc, #344]	@ (8001a54 <HAL_GPIO_Init+0x334>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d02b      	beq.n	8001956 <HAL_GPIO_Init+0x236>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a55      	ldr	r2, [pc, #340]	@ (8001a58 <HAL_GPIO_Init+0x338>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d025      	beq.n	8001952 <HAL_GPIO_Init+0x232>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a54      	ldr	r2, [pc, #336]	@ (8001a5c <HAL_GPIO_Init+0x33c>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d01f      	beq.n	800194e <HAL_GPIO_Init+0x22e>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a53      	ldr	r2, [pc, #332]	@ (8001a60 <HAL_GPIO_Init+0x340>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d019      	beq.n	800194a <HAL_GPIO_Init+0x22a>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a52      	ldr	r2, [pc, #328]	@ (8001a64 <HAL_GPIO_Init+0x344>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d013      	beq.n	8001946 <HAL_GPIO_Init+0x226>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a51      	ldr	r2, [pc, #324]	@ (8001a68 <HAL_GPIO_Init+0x348>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d00d      	beq.n	8001942 <HAL_GPIO_Init+0x222>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <HAL_GPIO_Init+0x34c>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d007      	beq.n	800193e <HAL_GPIO_Init+0x21e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4a4f      	ldr	r2, [pc, #316]	@ (8001a70 <HAL_GPIO_Init+0x350>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d101      	bne.n	800193a <HAL_GPIO_Init+0x21a>
 8001936:	2309      	movs	r3, #9
 8001938:	e012      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800193a:	230a      	movs	r3, #10
 800193c:	e010      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800193e:	2308      	movs	r3, #8
 8001940:	e00e      	b.n	8001960 <HAL_GPIO_Init+0x240>
 8001942:	2307      	movs	r3, #7
 8001944:	e00c      	b.n	8001960 <HAL_GPIO_Init+0x240>
 8001946:	2306      	movs	r3, #6
 8001948:	e00a      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800194a:	2305      	movs	r3, #5
 800194c:	e008      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800194e:	2304      	movs	r3, #4
 8001950:	e006      	b.n	8001960 <HAL_GPIO_Init+0x240>
 8001952:	2303      	movs	r3, #3
 8001954:	e004      	b.n	8001960 <HAL_GPIO_Init+0x240>
 8001956:	2302      	movs	r3, #2
 8001958:	e002      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <HAL_GPIO_Init+0x240>
 800195e:	2300      	movs	r3, #0
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	f002 0203 	and.w	r2, r2, #3
 8001966:	0092      	lsls	r2, r2, #2
 8001968:	4093      	lsls	r3, r2
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001970:	4935      	ldr	r1, [pc, #212]	@ (8001a48 <HAL_GPIO_Init+0x328>)
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	089b      	lsrs	r3, r3, #2
 8001976:	3302      	adds	r3, #2
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800197e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019a2:	4a34      	ldr	r2, [pc, #208]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019a8:	4b32      	ldr	r3, [pc, #200]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	43db      	mvns	r3, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4013      	ands	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019cc:	4a29      	ldr	r2, [pc, #164]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019ce:	69bb      	ldr	r3, [r7, #24]
 80019d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019d2:	4b28      	ldr	r3, [pc, #160]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	693b      	ldr	r3, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	43db      	mvns	r3, r3
 8001a06:	69ba      	ldr	r2, [r7, #24]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a18:	69ba      	ldr	r2, [r7, #24]
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a20:	4a14      	ldr	r2, [pc, #80]	@ (8001a74 <HAL_GPIO_Init+0x354>)
 8001a22:	69bb      	ldr	r3, [r7, #24]
 8001a24:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	61fb      	str	r3, [r7, #28]
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	2b0f      	cmp	r3, #15
 8001a30:	f67f ae86 	bls.w	8001740 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop
 8001a38:	3724      	adds	r7, #36	@ 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40013800 	.word	0x40013800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020400 	.word	0x40020400
 8001a54:	40020800 	.word	0x40020800
 8001a58:	40020c00 	.word	0x40020c00
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40021400 	.word	0x40021400
 8001a64:	40021800 	.word	0x40021800
 8001a68:	40021c00 	.word	0x40021c00
 8001a6c:	40022000 	.word	0x40022000
 8001a70:	40022400 	.word	0x40022400
 8001a74:	40013c00 	.word	0x40013c00

08001a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	807b      	strh	r3, [r7, #2]
 8001a84:	4613      	mov	r3, r2
 8001a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a88:	787b      	ldrb	r3, [r7, #1]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d003      	beq.n	8001a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a8e:	887a      	ldrh	r2, [r7, #2]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a94:	e003      	b.n	8001a9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a96:	887b      	ldrh	r3, [r7, #2]
 8001a98:	041a      	lsls	r2, r3, #16
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	619a      	str	r2, [r3, #24]
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001abc:	887a      	ldrh	r2, [r7, #2]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	041a      	lsls	r2, r3, #16
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	887b      	ldrh	r3, [r7, #2]
 8001aca:	400b      	ands	r3, r1
 8001acc:	431a      	orrs	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	619a      	str	r2, [r3, #24]
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
	...

08001ae0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	4b23      	ldr	r3, [pc, #140]	@ (8001b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	4a22      	ldr	r2, [pc, #136]	@ (8001b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8001af0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af6:	4b20      	ldr	r3, [pc, #128]	@ (8001b78 <HAL_PWREx_EnableOverDrive+0x98>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001b02:	4b1e      	ldr	r3, [pc, #120]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a1d      	ldr	r2, [pc, #116]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b0c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b0e:	f7ff fd15 	bl	800153c <HAL_GetTick>
 8001b12:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b14:	e009      	b.n	8001b2a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b16:	f7ff fd11 	bl	800153c <HAL_GetTick>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b24:	d901      	bls.n	8001b2a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e022      	b.n	8001b70 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001b2a:	4b14      	ldr	r3, [pc, #80]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b36:	d1ee      	bne.n	8001b16 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001b38:	4b10      	ldr	r3, [pc, #64]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0f      	ldr	r2, [pc, #60]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b42:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b44:	f7ff fcfa 	bl	800153c <HAL_GetTick>
 8001b48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b4a:	e009      	b.n	8001b60 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b4c:	f7ff fcf6 	bl	800153c <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b5a:	d901      	bls.n	8001b60 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e007      	b.n	8001b70 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b60:	4b06      	ldr	r3, [pc, #24]	@ (8001b7c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001b6c:	d1ee      	bne.n	8001b4c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3708      	adds	r7, #8
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40007000 	.word	0x40007000

08001b80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e291      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0301 	and.w	r3, r3, #1
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 8087 	beq.w	8001cb2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ba4:	4b96      	ldr	r3, [pc, #600]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f003 030c 	and.w	r3, r3, #12
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d00c      	beq.n	8001bca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb0:	4b93      	ldr	r3, [pc, #588]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f003 030c 	and.w	r3, r3, #12
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d112      	bne.n	8001be2 <HAL_RCC_OscConfig+0x62>
 8001bbc:	4b90      	ldr	r3, [pc, #576]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bc8:	d10b      	bne.n	8001be2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bca:	4b8d      	ldr	r3, [pc, #564]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d06c      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x130>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d168      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e26b      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bea:	d106      	bne.n	8001bfa <HAL_RCC_OscConfig+0x7a>
 8001bec:	4b84      	ldr	r3, [pc, #528]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a83      	ldr	r2, [pc, #524]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001bf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	e02e      	b.n	8001c58 <HAL_RCC_OscConfig+0xd8>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d10c      	bne.n	8001c1c <HAL_RCC_OscConfig+0x9c>
 8001c02:	4b7f      	ldr	r3, [pc, #508]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a7e      	ldr	r2, [pc, #504]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c08:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0c:	6013      	str	r3, [r2, #0]
 8001c0e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a7b      	ldr	r2, [pc, #492]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c18:	6013      	str	r3, [r2, #0]
 8001c1a:	e01d      	b.n	8001c58 <HAL_RCC_OscConfig+0xd8>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c24:	d10c      	bne.n	8001c40 <HAL_RCC_OscConfig+0xc0>
 8001c26:	4b76      	ldr	r3, [pc, #472]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a75      	ldr	r2, [pc, #468]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c30:	6013      	str	r3, [r2, #0]
 8001c32:	4b73      	ldr	r3, [pc, #460]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a72      	ldr	r2, [pc, #456]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	e00b      	b.n	8001c58 <HAL_RCC_OscConfig+0xd8>
 8001c40:	4b6f      	ldr	r3, [pc, #444]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a6e      	ldr	r2, [pc, #440]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	4b6c      	ldr	r3, [pc, #432]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a6b      	ldr	r2, [pc, #428]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d013      	beq.n	8001c88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c60:	f7ff fc6c 	bl	800153c <HAL_GetTick>
 8001c64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c68:	f7ff fc68 	bl	800153c <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	2b64      	cmp	r3, #100	@ 0x64
 8001c74:	d901      	bls.n	8001c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c76:	2303      	movs	r3, #3
 8001c78:	e21f      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7a:	4b61      	ldr	r3, [pc, #388]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d0f0      	beq.n	8001c68 <HAL_RCC_OscConfig+0xe8>
 8001c86:	e014      	b.n	8001cb2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c88:	f7ff fc58 	bl	800153c <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c90:	f7ff fc54 	bl	800153c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b64      	cmp	r3, #100	@ 0x64
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e20b      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ca2:	4b57      	ldr	r3, [pc, #348]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x110>
 8001cae:	e000      	b.n	8001cb2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d069      	beq.n	8001d92 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cbe:	4b50      	ldr	r3, [pc, #320]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 030c 	and.w	r3, r3, #12
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00b      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cca:	4b4d      	ldr	r3, [pc, #308]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d11c      	bne.n	8001d10 <HAL_RCC_OscConfig+0x190>
 8001cd6:	4b4a      	ldr	r3, [pc, #296]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d116      	bne.n	8001d10 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ce2:	4b47      	ldr	r3, [pc, #284]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d005      	beq.n	8001cfa <HAL_RCC_OscConfig+0x17a>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d001      	beq.n	8001cfa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e1df      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cfa:	4b41      	ldr	r3, [pc, #260]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	691b      	ldr	r3, [r3, #16]
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	493d      	ldr	r1, [pc, #244]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d0e:	e040      	b.n	8001d92 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d023      	beq.n	8001d60 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d18:	4b39      	ldr	r3, [pc, #228]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a38      	ldr	r2, [pc, #224]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d1e:	f043 0301 	orr.w	r3, r3, #1
 8001d22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d24:	f7ff fc0a 	bl	800153c <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fc06 	bl	800153c <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e1bd      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3e:	4b30      	ldr	r3, [pc, #192]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f0      	beq.n	8001d2c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	4929      	ldr	r1, [pc, #164]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	600b      	str	r3, [r1, #0]
 8001d5e:	e018      	b.n	8001d92 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d60:	4b27      	ldr	r3, [pc, #156]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a26      	ldr	r2, [pc, #152]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d6c:	f7ff fbe6 	bl	800153c <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d74:	f7ff fbe2 	bl	800153c <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e199      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d86:	4b1e      	ldr	r3, [pc, #120]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d1f0      	bne.n	8001d74 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d038      	beq.n	8001e10 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d019      	beq.n	8001dda <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001da6:	4b16      	ldr	r3, [pc, #88]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001da8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001daa:	4a15      	ldr	r2, [pc, #84]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db2:	f7ff fbc3 	bl	800153c <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dba:	f7ff fbbf 	bl	800153c <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e176      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001dce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d0f0      	beq.n	8001dba <HAL_RCC_OscConfig+0x23a>
 8001dd8:	e01a      	b.n	8001e10 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001ddc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dde:	4a08      	ldr	r2, [pc, #32]	@ (8001e00 <HAL_RCC_OscConfig+0x280>)
 8001de0:	f023 0301 	bic.w	r3, r3, #1
 8001de4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001de6:	f7ff fba9 	bl	800153c <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dee:	f7ff fba5 	bl	800153c <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d903      	bls.n	8001e04 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e15c      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
 8001e00:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e04:	4b91      	ldr	r3, [pc, #580]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1ee      	bne.n	8001dee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 80a4 	beq.w	8001f66 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d10d      	bne.n	8001e46 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e2a:	4b88      	ldr	r3, [pc, #544]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	4a87      	ldr	r2, [pc, #540]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e36:	4b85      	ldr	r3, [pc, #532]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3e:	60bb      	str	r3, [r7, #8]
 8001e40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e42:	2301      	movs	r3, #1
 8001e44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e46:	4b82      	ldr	r3, [pc, #520]	@ (8002050 <HAL_RCC_OscConfig+0x4d0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d118      	bne.n	8001e84 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001e52:	4b7f      	ldr	r3, [pc, #508]	@ (8002050 <HAL_RCC_OscConfig+0x4d0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a7e      	ldr	r2, [pc, #504]	@ (8002050 <HAL_RCC_OscConfig+0x4d0>)
 8001e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e5e:	f7ff fb6d 	bl	800153c <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e66:	f7ff fb69 	bl	800153c <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b64      	cmp	r3, #100	@ 0x64
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e120      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e78:	4b75      	ldr	r3, [pc, #468]	@ (8002050 <HAL_RCC_OscConfig+0x4d0>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d106      	bne.n	8001e9a <HAL_RCC_OscConfig+0x31a>
 8001e8c:	4b6f      	ldr	r3, [pc, #444]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e90:	4a6e      	ldr	r2, [pc, #440]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e98:	e02d      	b.n	8001ef6 <HAL_RCC_OscConfig+0x376>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d10c      	bne.n	8001ebc <HAL_RCC_OscConfig+0x33c>
 8001ea2:	4b6a      	ldr	r3, [pc, #424]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea6:	4a69      	ldr	r2, [pc, #420]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ea8:	f023 0301 	bic.w	r3, r3, #1
 8001eac:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eae:	4b67      	ldr	r3, [pc, #412]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb2:	4a66      	ldr	r2, [pc, #408]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001eb4:	f023 0304 	bic.w	r3, r3, #4
 8001eb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eba:	e01c      	b.n	8001ef6 <HAL_RCC_OscConfig+0x376>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d10c      	bne.n	8001ede <HAL_RCC_OscConfig+0x35e>
 8001ec4:	4b61      	ldr	r3, [pc, #388]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ec6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec8:	4a60      	ldr	r2, [pc, #384]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001eca:	f043 0304 	orr.w	r3, r3, #4
 8001ece:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ed0:	4b5e      	ldr	r3, [pc, #376]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed4:	4a5d      	ldr	r2, [pc, #372]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	6713      	str	r3, [r2, #112]	@ 0x70
 8001edc:	e00b      	b.n	8001ef6 <HAL_RCC_OscConfig+0x376>
 8001ede:	4b5b      	ldr	r3, [pc, #364]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee2:	4a5a      	ldr	r2, [pc, #360]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ee4:	f023 0301 	bic.w	r3, r3, #1
 8001ee8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001eea:	4b58      	ldr	r3, [pc, #352]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eee:	4a57      	ldr	r2, [pc, #348]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001ef0:	f023 0304 	bic.w	r3, r3, #4
 8001ef4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d015      	beq.n	8001f2a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001efe:	f7ff fb1d 	bl	800153c <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f06:	f7ff fb19 	bl	800153c <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e0ce      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f1c:	4b4b      	ldr	r3, [pc, #300]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f20:	f003 0302 	and.w	r3, r3, #2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0ee      	beq.n	8001f06 <HAL_RCC_OscConfig+0x386>
 8001f28:	e014      	b.n	8001f54 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f2a:	f7ff fb07 	bl	800153c <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f30:	e00a      	b.n	8001f48 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f32:	f7ff fb03 	bl	800153c <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e0b8      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f48:	4b40      	ldr	r3, [pc, #256]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1ee      	bne.n	8001f32 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f54:	7dfb      	ldrb	r3, [r7, #23]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d105      	bne.n	8001f66 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f5a:	4b3c      	ldr	r3, [pc, #240]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	4a3b      	ldr	r2, [pc, #236]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 80a4 	beq.w	80020b8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f70:	4b36      	ldr	r3, [pc, #216]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	f003 030c 	and.w	r3, r3, #12
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d06b      	beq.n	8002054 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d149      	bne.n	8002018 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f84:	4b31      	ldr	r3, [pc, #196]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a30      	ldr	r2, [pc, #192]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001f8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f90:	f7ff fad4 	bl	800153c <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f96:	e008      	b.n	8001faa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff fad0 	bl	800153c <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d901      	bls.n	8001faa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e087      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001faa:	4b28      	ldr	r3, [pc, #160]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1f0      	bne.n	8001f98 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69da      	ldr	r2, [r3, #28]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc4:	019b      	lsls	r3, r3, #6
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fcc:	085b      	lsrs	r3, r3, #1
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	041b      	lsls	r3, r3, #16
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd8:	061b      	lsls	r3, r3, #24
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001fde:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001fe2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fe4:	4b19      	ldr	r3, [pc, #100]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a18      	ldr	r2, [pc, #96]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8001fea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff0:	f7ff faa4 	bl	800153c <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ff6:	e008      	b.n	800200a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff8:	f7ff faa0 	bl	800153c <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	2b02      	cmp	r3, #2
 8002004:	d901      	bls.n	800200a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e057      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0f0      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x478>
 8002016:	e04f      	b.n	80020b8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002018:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a0b      	ldr	r2, [pc, #44]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 800201e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002022:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002024:	f7ff fa8a 	bl	800153c <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800202a:	e008      	b.n	800203e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800202c:	f7ff fa86 	bl	800153c <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	2b02      	cmp	r3, #2
 8002038:	d901      	bls.n	800203e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e03d      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800203e:	4b03      	ldr	r3, [pc, #12]	@ (800204c <HAL_RCC_OscConfig+0x4cc>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f0      	bne.n	800202c <HAL_RCC_OscConfig+0x4ac>
 800204a:	e035      	b.n	80020b8 <HAL_RCC_OscConfig+0x538>
 800204c:	40023800 	.word	0x40023800
 8002050:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002054:	4b1b      	ldr	r3, [pc, #108]	@ (80020c4 <HAL_RCC_OscConfig+0x544>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d028      	beq.n	80020b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800206c:	429a      	cmp	r2, r3
 800206e:	d121      	bne.n	80020b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800207a:	429a      	cmp	r2, r3
 800207c:	d11a      	bne.n	80020b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002084:	4013      	ands	r3, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800208a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800208c:	4293      	cmp	r3, r2
 800208e:	d111      	bne.n	80020b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	3b01      	subs	r3, #1
 800209e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d107      	bne.n	80020b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d001      	beq.n	80020b8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e000      	b.n	80020ba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40023800 	.word	0x40023800

080020c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0d0      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020e0:	4b6a      	ldr	r3, [pc, #424]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 030f 	and.w	r3, r3, #15
 80020e8:	683a      	ldr	r2, [r7, #0]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d910      	bls.n	8002110 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ee:	4b67      	ldr	r3, [pc, #412]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 020f 	bic.w	r2, r3, #15
 80020f6:	4965      	ldr	r1, [pc, #404]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020fe:	4b63      	ldr	r3, [pc, #396]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	429a      	cmp	r2, r3
 800210a:	d001      	beq.n	8002110 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e0b8      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d020      	beq.n	800215e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d005      	beq.n	8002134 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002128:	4b59      	ldr	r3, [pc, #356]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	4a58      	ldr	r2, [pc, #352]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800212e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002132:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	2b00      	cmp	r3, #0
 800213e:	d005      	beq.n	800214c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002140:	4b53      	ldr	r3, [pc, #332]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	4a52      	ldr	r2, [pc, #328]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002146:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800214a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800214c:	4b50      	ldr	r3, [pc, #320]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	494d      	ldr	r1, [pc, #308]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800215a:	4313      	orrs	r3, r2
 800215c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d040      	beq.n	80021ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d107      	bne.n	8002182 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002172:	4b47      	ldr	r3, [pc, #284]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d115      	bne.n	80021aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e07f      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d107      	bne.n	800219a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800218a:	4b41      	ldr	r3, [pc, #260]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d109      	bne.n	80021aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e073      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219a:	4b3d      	ldr	r3, [pc, #244]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e06b      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021aa:	4b39      	ldr	r3, [pc, #228]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f023 0203 	bic.w	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	4936      	ldr	r1, [pc, #216]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021bc:	f7ff f9be 	bl	800153c <HAL_GetTick>
 80021c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021c2:	e00a      	b.n	80021da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7ff f9ba 	bl	800153c <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e053      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021da:	4b2d      	ldr	r3, [pc, #180]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f003 020c 	and.w	r2, r3, #12
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d1eb      	bne.n	80021c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021ec:	4b27      	ldr	r3, [pc, #156]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 030f 	and.w	r3, r3, #15
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d210      	bcs.n	800221c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 020f 	bic.w	r2, r3, #15
 8002202:	4922      	ldr	r1, [pc, #136]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b20      	ldr	r3, [pc, #128]	@ (800228c <HAL_RCC_ClockConfig+0x1c4>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e032      	b.n	8002282 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002228:	4b19      	ldr	r3, [pc, #100]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	4916      	ldr	r1, [pc, #88]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002236:	4313      	orrs	r3, r2
 8002238:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b00      	cmp	r3, #0
 8002244:	d009      	beq.n	800225a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002246:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	490e      	ldr	r1, [pc, #56]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002256:	4313      	orrs	r3, r2
 8002258:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800225a:	f000 f821 	bl	80022a0 <HAL_RCC_GetSysClockFreq>
 800225e:	4602      	mov	r2, r0
 8002260:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <HAL_RCC_ClockConfig+0x1c8>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	091b      	lsrs	r3, r3, #4
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	490a      	ldr	r1, [pc, #40]	@ (8002294 <HAL_RCC_ClockConfig+0x1cc>)
 800226c:	5ccb      	ldrb	r3, [r1, r3]
 800226e:	fa22 f303 	lsr.w	r3, r2, r3
 8002272:	4a09      	ldr	r2, [pc, #36]	@ (8002298 <HAL_RCC_ClockConfig+0x1d0>)
 8002274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002276:	4b09      	ldr	r3, [pc, #36]	@ (800229c <HAL_RCC_ClockConfig+0x1d4>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff f91a 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40023c00 	.word	0x40023c00
 8002290:	40023800 	.word	0x40023800
 8002294:	08005a2c 	.word	0x08005a2c
 8002298:	20000000 	.word	0x20000000
 800229c:	20000004 	.word	0x20000004

080022a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022a4:	b090      	sub	sp, #64	@ 0x40
 80022a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80022ac:	2300      	movs	r3, #0
 80022ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022b0:	2300      	movs	r3, #0
 80022b2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022b8:	4b59      	ldr	r3, [pc, #356]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 030c 	and.w	r3, r3, #12
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d00d      	beq.n	80022e0 <HAL_RCC_GetSysClockFreq+0x40>
 80022c4:	2b08      	cmp	r3, #8
 80022c6:	f200 80a1 	bhi.w	800240c <HAL_RCC_GetSysClockFreq+0x16c>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <HAL_RCC_GetSysClockFreq+0x34>
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d003      	beq.n	80022da <HAL_RCC_GetSysClockFreq+0x3a>
 80022d2:	e09b      	b.n	800240c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022d4:	4b53      	ldr	r3, [pc, #332]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 80022d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022d8:	e09b      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022da:	4b53      	ldr	r3, [pc, #332]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x188>)
 80022dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80022de:	e098      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80022ea:	4b4d      	ldr	r3, [pc, #308]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d028      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	099b      	lsrs	r3, r3, #6
 80022fc:	2200      	movs	r2, #0
 80022fe:	623b      	str	r3, [r7, #32]
 8002300:	627a      	str	r2, [r7, #36]	@ 0x24
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002308:	2100      	movs	r1, #0
 800230a:	4b47      	ldr	r3, [pc, #284]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x188>)
 800230c:	fb03 f201 	mul.w	r2, r3, r1
 8002310:	2300      	movs	r3, #0
 8002312:	fb00 f303 	mul.w	r3, r0, r3
 8002316:	4413      	add	r3, r2
 8002318:	4a43      	ldr	r2, [pc, #268]	@ (8002428 <HAL_RCC_GetSysClockFreq+0x188>)
 800231a:	fba0 1202 	umull	r1, r2, r0, r2
 800231e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002320:	460a      	mov	r2, r1
 8002322:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002324:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002326:	4413      	add	r3, r2
 8002328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800232a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800232c:	2200      	movs	r2, #0
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	61fa      	str	r2, [r7, #28]
 8002332:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002336:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800233a:	f7fd ffb9 	bl	80002b0 <__aeabi_uldivmod>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	4613      	mov	r3, r2
 8002344:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002346:	e053      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002348:	4b35      	ldr	r3, [pc, #212]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	2200      	movs	r2, #0
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	617a      	str	r2, [r7, #20]
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800235a:	f04f 0b00 	mov.w	fp, #0
 800235e:	4652      	mov	r2, sl
 8002360:	465b      	mov	r3, fp
 8002362:	f04f 0000 	mov.w	r0, #0
 8002366:	f04f 0100 	mov.w	r1, #0
 800236a:	0159      	lsls	r1, r3, #5
 800236c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002370:	0150      	lsls	r0, r2, #5
 8002372:	4602      	mov	r2, r0
 8002374:	460b      	mov	r3, r1
 8002376:	ebb2 080a 	subs.w	r8, r2, sl
 800237a:	eb63 090b 	sbc.w	r9, r3, fp
 800237e:	f04f 0200 	mov.w	r2, #0
 8002382:	f04f 0300 	mov.w	r3, #0
 8002386:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800238a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800238e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002392:	ebb2 0408 	subs.w	r4, r2, r8
 8002396:	eb63 0509 	sbc.w	r5, r3, r9
 800239a:	f04f 0200 	mov.w	r2, #0
 800239e:	f04f 0300 	mov.w	r3, #0
 80023a2:	00eb      	lsls	r3, r5, #3
 80023a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023a8:	00e2      	lsls	r2, r4, #3
 80023aa:	4614      	mov	r4, r2
 80023ac:	461d      	mov	r5, r3
 80023ae:	eb14 030a 	adds.w	r3, r4, sl
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	eb45 030b 	adc.w	r3, r5, fp
 80023b8:	607b      	str	r3, [r7, #4]
 80023ba:	f04f 0200 	mov.w	r2, #0
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023c6:	4629      	mov	r1, r5
 80023c8:	028b      	lsls	r3, r1, #10
 80023ca:	4621      	mov	r1, r4
 80023cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023d0:	4621      	mov	r1, r4
 80023d2:	028a      	lsls	r2, r1, #10
 80023d4:	4610      	mov	r0, r2
 80023d6:	4619      	mov	r1, r3
 80023d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023da:	2200      	movs	r2, #0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	60fa      	str	r2, [r7, #12]
 80023e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023e4:	f7fd ff64 	bl	80002b0 <__aeabi_uldivmod>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4613      	mov	r3, r2
 80023ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002420 <HAL_RCC_GetSysClockFreq+0x180>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	3301      	adds	r3, #1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002400:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800240a:	e002      	b.n	8002412 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800240c:	4b05      	ldr	r3, [pc, #20]	@ (8002424 <HAL_RCC_GetSysClockFreq+0x184>)
 800240e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002410:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002414:	4618      	mov	r0, r3
 8002416:	3740      	adds	r7, #64	@ 0x40
 8002418:	46bd      	mov	sp, r7
 800241a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800241e:	bf00      	nop
 8002420:	40023800 	.word	0x40023800
 8002424:	00f42400 	.word	0x00f42400
 8002428:	017d7840 	.word	0x017d7840

0800242c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002430:	4b03      	ldr	r3, [pc, #12]	@ (8002440 <HAL_RCC_GetHCLKFreq+0x14>)
 8002432:	681b      	ldr	r3, [r3, #0]
}
 8002434:	4618      	mov	r0, r3
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20000000 	.word	0x20000000

08002444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002448:	f7ff fff0 	bl	800242c <HAL_RCC_GetHCLKFreq>
 800244c:	4602      	mov	r2, r0
 800244e:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	0a9b      	lsrs	r3, r3, #10
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	4903      	ldr	r1, [pc, #12]	@ (8002468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800245a:	5ccb      	ldrb	r3, [r1, r3]
 800245c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002460:	4618      	mov	r0, r3
 8002462:	bd80      	pop	{r7, pc}
 8002464:	40023800 	.word	0x40023800
 8002468:	08005a3c 	.word	0x08005a3c

0800246c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002470:	f7ff ffdc 	bl	800242c <HAL_RCC_GetHCLKFreq>
 8002474:	4602      	mov	r2, r0
 8002476:	4b05      	ldr	r3, [pc, #20]	@ (800248c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	0b5b      	lsrs	r3, r3, #13
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	4903      	ldr	r1, [pc, #12]	@ (8002490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002482:	5ccb      	ldrb	r3, [r1, r3]
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002488:	4618      	mov	r0, r3
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40023800 	.word	0x40023800
 8002490:	08005a3c 	.word	0x08005a3c

08002494 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b088      	sub	sp, #32
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d012      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024bc:	4b69      	ldr	r3, [pc, #420]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	4a68      	ldr	r2, [pc, #416]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024c2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024c6:	6093      	str	r3, [r2, #8]
 80024c8:	4b66      	ldr	r3, [pc, #408]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d0:	4964      	ldr	r1, [pc, #400]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80024de:	2301      	movs	r3, #1
 80024e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d017      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024ee:	4b5d      	ldr	r3, [pc, #372]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80024f4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024fc:	4959      	ldr	r1, [pc, #356]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002508:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800250c:	d101      	bne.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800250e:	2301      	movs	r3, #1
 8002510:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800251a:	2301      	movs	r3, #1
 800251c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d017      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800252a:	4b4e      	ldr	r3, [pc, #312]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800252c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002530:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	494a      	ldr	r1, [pc, #296]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800253a:	4313      	orrs	r3, r2
 800253c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002544:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002548:	d101      	bne.n	800254e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800254a:	2301      	movs	r3, #1
 800254c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	2b00      	cmp	r3, #0
 8002554:	d101      	bne.n	800255a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002556:	2301      	movs	r3, #1
 8002558:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002566:	2301      	movs	r3, #1
 8002568:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0320 	and.w	r3, r3, #32
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 808b 	beq.w	800268e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002578:	4b3a      	ldr	r3, [pc, #232]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800257a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257c:	4a39      	ldr	r2, [pc, #228]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800257e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002582:	6413      	str	r3, [r2, #64]	@ 0x40
 8002584:	4b37      	ldr	r3, [pc, #220]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002590:	4b35      	ldr	r3, [pc, #212]	@ (8002668 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a34      	ldr	r2, [pc, #208]	@ (8002668 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800259a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800259c:	f7fe ffce 	bl	800153c <HAL_GetTick>
 80025a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80025a2:	e008      	b.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025a4:	f7fe ffca 	bl	800153c <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b64      	cmp	r3, #100	@ 0x64
 80025b0:	d901      	bls.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e357      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80025b6:	4b2c      	ldr	r3, [pc, #176]	@ (8002668 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025c2:	4b28      	ldr	r3, [pc, #160]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d035      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d02e      	beq.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025e0:	4b20      	ldr	r3, [pc, #128]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ee:	4a1d      	ldr	r2, [pc, #116]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025fa:	4a1a      	ldr	r2, [pc, #104]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002600:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002602:	4a18      	ldr	r2, [pc, #96]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002608:	4b16      	ldr	r3, [pc, #88]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800260a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b01      	cmp	r3, #1
 8002612:	d114      	bne.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002614:	f7fe ff92 	bl	800153c <HAL_GetTick>
 8002618:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261a:	e00a      	b.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800261c:	f7fe ff8e 	bl	800153c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800262a:	4293      	cmp	r3, r2
 800262c:	d901      	bls.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e319      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002632:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0ee      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002646:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800264a:	d111      	bne.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002658:	4b04      	ldr	r3, [pc, #16]	@ (800266c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800265a:	400b      	ands	r3, r1
 800265c:	4901      	ldr	r1, [pc, #4]	@ (8002664 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800265e:	4313      	orrs	r3, r2
 8002660:	608b      	str	r3, [r1, #8]
 8002662:	e00b      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002664:	40023800 	.word	0x40023800
 8002668:	40007000 	.word	0x40007000
 800266c:	0ffffcff 	.word	0x0ffffcff
 8002670:	4baa      	ldr	r3, [pc, #680]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	4aa9      	ldr	r2, [pc, #676]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002676:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800267a:	6093      	str	r3, [r2, #8]
 800267c:	4ba7      	ldr	r3, [pc, #668]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800267e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002688:	49a4      	ldr	r1, [pc, #656]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800268a:	4313      	orrs	r3, r2
 800268c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	2b00      	cmp	r3, #0
 8002698:	d010      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800269a:	4ba0      	ldr	r3, [pc, #640]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800269c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026a0:	4a9e      	ldr	r2, [pc, #632]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026aa:	4b9c      	ldr	r3, [pc, #624]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b4:	4999      	ldr	r1, [pc, #612]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00a      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026c8:	4b94      	ldr	r3, [pc, #592]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026d6:	4991      	ldr	r1, [pc, #580]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00a      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026ea:	4b8c      	ldr	r3, [pc, #560]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026f8:	4988      	ldr	r1, [pc, #544]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00a      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800270c:	4b83      	ldr	r3, [pc, #524]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800270e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002712:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800271a:	4980      	ldr	r1, [pc, #512]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00a      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800272e:	4b7b      	ldr	r3, [pc, #492]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002734:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800273c:	4977      	ldr	r1, [pc, #476]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00a      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002750:	4b72      	ldr	r3, [pc, #456]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002756:	f023 0203 	bic.w	r2, r3, #3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275e:	496f      	ldr	r1, [pc, #444]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002760:	4313      	orrs	r3, r2
 8002762:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002772:	4b6a      	ldr	r3, [pc, #424]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002774:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002778:	f023 020c 	bic.w	r2, r3, #12
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002780:	4966      	ldr	r1, [pc, #408]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002794:	4b61      	ldr	r3, [pc, #388]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800279a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a2:	495e      	ldr	r1, [pc, #376]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027b6:	4b59      	ldr	r3, [pc, #356]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027bc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c4:	4955      	ldr	r1, [pc, #340]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027d8:	4b50      	ldr	r3, [pc, #320]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e6:	494d      	ldr	r1, [pc, #308]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80027fa:	4b48      	ldr	r3, [pc, #288]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002800:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002808:	4944      	ldr	r1, [pc, #272]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800281c:	4b3f      	ldr	r3, [pc, #252]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002822:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282a:	493c      	ldr	r1, [pc, #240]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00a      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800283e:	4b37      	ldr	r3, [pc, #220]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002844:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800284c:	4933      	ldr	r1, [pc, #204]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00a      	beq.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002860:	4b2e      	ldr	r3, [pc, #184]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002866:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800286e:	492b      	ldr	r1, [pc, #172]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002870:	4313      	orrs	r3, r2
 8002872:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d011      	beq.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002882:	4b26      	ldr	r3, [pc, #152]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002884:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002888:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002890:	4922      	ldr	r1, [pc, #136]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002892:	4313      	orrs	r3, r2
 8002894:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800289c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028a0:	d101      	bne.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80028a2:	2301      	movs	r3, #1
 80028a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80028b2:	2301      	movs	r3, #1
 80028b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00a      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028c2:	4b16      	ldr	r3, [pc, #88]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028c8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d0:	4912      	ldr	r1, [pc, #72]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00b      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028e4:	4b0d      	ldr	r3, [pc, #52]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ea:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028f4:	4909      	ldr	r1, [pc, #36]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d006      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 80d9 	beq.w	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002910:	4b02      	ldr	r3, [pc, #8]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a01      	ldr	r2, [pc, #4]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002916:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800291a:	e001      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800291c:	40023800 	.word	0x40023800
 8002920:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002922:	f7fe fe0b 	bl	800153c <HAL_GetTick>
 8002926:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002928:	e008      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800292a:	f7fe fe07 	bl	800153c <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b64      	cmp	r3, #100	@ 0x64
 8002936:	d901      	bls.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e194      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800293c:	4b6c      	ldr	r3, [pc, #432]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d1f0      	bne.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d021      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002958:	2b00      	cmp	r3, #0
 800295a:	d11d      	bne.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800295c:	4b64      	ldr	r3, [pc, #400]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800295e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002962:	0c1b      	lsrs	r3, r3, #16
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800296a:	4b61      	ldr	r3, [pc, #388]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800296c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002970:	0e1b      	lsrs	r3, r3, #24
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	019a      	lsls	r2, r3, #6
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	041b      	lsls	r3, r3, #16
 8002982:	431a      	orrs	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	061b      	lsls	r3, r3, #24
 8002988:	431a      	orrs	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	071b      	lsls	r3, r3, #28
 8002990:	4957      	ldr	r1, [pc, #348]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002992:	4313      	orrs	r3, r2
 8002994:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d004      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029ac:	d00a      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d02e      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029c2:	d129      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80029c4:	4b4a      	ldr	r3, [pc, #296]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029ca:	0c1b      	lsrs	r3, r3, #16
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029d2:	4b47      	ldr	r3, [pc, #284]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029d8:	0f1b      	lsrs	r3, r3, #28
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	019a      	lsls	r2, r3, #6
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	041b      	lsls	r3, r3, #16
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	061b      	lsls	r3, r3, #24
 80029f2:	431a      	orrs	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	071b      	lsls	r3, r3, #28
 80029f8:	493d      	ldr	r1, [pc, #244]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a00:	4b3b      	ldr	r3, [pc, #236]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a06:	f023 021f 	bic.w	r2, r3, #31
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	4937      	ldr	r1, [pc, #220]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d01d      	beq.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a24:	4b32      	ldr	r3, [pc, #200]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a2a:	0e1b      	lsrs	r3, r3, #24
 8002a2c:	f003 030f 	and.w	r3, r3, #15
 8002a30:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a32:	4b2f      	ldr	r3, [pc, #188]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a38:	0f1b      	lsrs	r3, r3, #28
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	019a      	lsls	r2, r3, #6
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	041b      	lsls	r3, r3, #16
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	061b      	lsls	r3, r3, #24
 8002a52:	431a      	orrs	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	071b      	lsls	r3, r3, #28
 8002a58:	4925      	ldr	r1, [pc, #148]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d011      	beq.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	019a      	lsls	r2, r3, #6
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	041b      	lsls	r3, r3, #16
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68db      	ldr	r3, [r3, #12]
 8002a7e:	061b      	lsls	r3, r3, #24
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	071b      	lsls	r3, r3, #28
 8002a88:	4919      	ldr	r1, [pc, #100]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002a90:	4b17      	ldr	r3, [pc, #92]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a16      	ldr	r2, [pc, #88]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002a9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a9c:	f7fe fd4e 	bl	800153c <HAL_GetTick>
 8002aa0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002aa4:	f7fe fd4a 	bl	800153c <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b64      	cmp	r3, #100	@ 0x64
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e0d7      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f0      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	f040 80cd 	bne.w	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002aca:	4b09      	ldr	r3, [pc, #36]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a08      	ldr	r2, [pc, #32]	@ (8002af0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ad0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ad4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ad6:	f7fe fd31 	bl	800153c <HAL_GetTick>
 8002ada:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ade:	f7fe fd2d 	bl	800153c <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b64      	cmp	r3, #100	@ 0x64
 8002aea:	d903      	bls.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e0ba      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002af0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002af4:	4b5e      	ldr	r3, [pc, #376]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002afc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b00:	d0ed      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d009      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d02e      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d12a      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b2a:	4b51      	ldr	r3, [pc, #324]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b30:	0c1b      	lsrs	r3, r3, #16
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b38:	4b4d      	ldr	r3, [pc, #308]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b3e:	0f1b      	lsrs	r3, r3, #28
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	019a      	lsls	r2, r3, #6
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	041b      	lsls	r3, r3, #16
 8002b50:	431a      	orrs	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	061b      	lsls	r3, r3, #24
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	071b      	lsls	r3, r3, #28
 8002b5e:	4944      	ldr	r1, [pc, #272]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b66:	4b42      	ldr	r3, [pc, #264]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b6c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b74:	3b01      	subs	r3, #1
 8002b76:	021b      	lsls	r3, r3, #8
 8002b78:	493d      	ldr	r1, [pc, #244]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d022      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b94:	d11d      	bne.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b96:	4b36      	ldr	r3, [pc, #216]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9c:	0e1b      	lsrs	r3, r3, #24
 8002b9e:	f003 030f 	and.w	r3, r3, #15
 8002ba2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002ba4:	4b32      	ldr	r3, [pc, #200]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002baa:	0f1b      	lsrs	r3, r3, #28
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	019a      	lsls	r2, r3, #6
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	041b      	lsls	r3, r3, #16
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	061b      	lsls	r3, r3, #24
 8002bc4:	431a      	orrs	r2, r3
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	071b      	lsls	r3, r3, #28
 8002bca:	4929      	ldr	r1, [pc, #164]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d028      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bde:	4b24      	ldr	r3, [pc, #144]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be4:	0e1b      	lsrs	r3, r3, #24
 8002be6:	f003 030f 	and.w	r3, r3, #15
 8002bea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002bec:	4b20      	ldr	r3, [pc, #128]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bf2:	0c1b      	lsrs	r3, r3, #16
 8002bf4:	f003 0303 	and.w	r3, r3, #3
 8002bf8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	019a      	lsls	r2, r3, #6
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	041b      	lsls	r3, r3, #16
 8002c04:	431a      	orrs	r2, r3
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	061b      	lsls	r3, r3, #24
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	071b      	lsls	r3, r3, #28
 8002c12:	4917      	ldr	r1, [pc, #92]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c1a:	4b15      	ldr	r3, [pc, #84]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c28:	4911      	ldr	r1, [pc, #68]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c30:	4b0f      	ldr	r3, [pc, #60]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a0e      	ldr	r2, [pc, #56]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c3c:	f7fe fc7e 	bl	800153c <HAL_GetTick>
 8002c40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c42:	e008      	b.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c44:	f7fe fc7a 	bl	800153c <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	@ 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e007      	b.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c56:	4b06      	ldr	r3, [pc, #24]	@ (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002c5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c62:	d1ef      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3720      	adds	r7, #32
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40023800 	.word	0x40023800

08002c74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e040      	b.n	8002d08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d106      	bne.n	8002c9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f7fe fb54 	bl	8001344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2224      	movs	r2, #36	@ 0x24
 8002ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0201 	bic.w	r2, r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d002      	beq.n	8002cc0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fb16 	bl	80032ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f8af 	bl	8002e24 <UART_SetConfig>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e01b      	b.n	8002d08 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0201 	orr.w	r2, r2, #1
 8002cfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 fb95 	bl	8003430 <UART_CheckIdleState>
 8002d06:	4603      	mov	r3, r0
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	@ 0x28
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	603b      	str	r3, [r7, #0]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	d177      	bne.n	8002e18 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <HAL_UART_Transmit+0x24>
 8002d2e:	88fb      	ldrh	r3, [r7, #6]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e070      	b.n	8002e1a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2221      	movs	r2, #33	@ 0x21
 8002d44:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d46:	f7fe fbf9 	bl	800153c <HAL_GetTick>
 8002d4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	88fa      	ldrh	r2, [r7, #6]
 8002d50:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	88fa      	ldrh	r2, [r7, #6]
 8002d58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d64:	d108      	bne.n	8002d78 <HAL_UART_Transmit+0x68>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d104      	bne.n	8002d78 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	61bb      	str	r3, [r7, #24]
 8002d76:	e003      	b.n	8002d80 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d80:	e02f      	b.n	8002de2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	2180      	movs	r1, #128	@ 0x80
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 fba6 	bl	80034de <UART_WaitOnFlagUntilTimeout>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d004      	beq.n	8002da2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e03b      	b.n	8002e1a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10b      	bne.n	8002dc0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	461a      	mov	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002db6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	3302      	adds	r3, #2
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	e007      	b.n	8002dd0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	781a      	ldrb	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d1c9      	bne.n	8002d82 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2200      	movs	r2, #0
 8002df6:	2140      	movs	r1, #64	@ 0x40
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fb70 	bl	80034de <UART_WaitOnFlagUntilTimeout>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d004      	beq.n	8002e0e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2220      	movs	r2, #32
 8002e08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e005      	b.n	8002e1a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2220      	movs	r2, #32
 8002e12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	e000      	b.n	8002e1a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002e18:	2302      	movs	r3, #2
  }
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3720      	adds	r7, #32
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	4ba6      	ldr	r3, [pc, #664]	@ (80030e8 <UART_SetConfig+0x2c4>)
 8002e50:	4013      	ands	r3, r2
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	6979      	ldr	r1, [r7, #20]
 8002e58:	430b      	orrs	r3, r1
 8002e5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a1b      	ldr	r3, [r3, #32]
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	430a      	orrs	r2, r1
 8002e94:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a94      	ldr	r2, [pc, #592]	@ (80030ec <UART_SetConfig+0x2c8>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d120      	bne.n	8002ee2 <UART_SetConfig+0xbe>
 8002ea0:	4b93      	ldr	r3, [pc, #588]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b03      	cmp	r3, #3
 8002eac:	d816      	bhi.n	8002edc <UART_SetConfig+0xb8>
 8002eae:	a201      	add	r2, pc, #4	@ (adr r2, 8002eb4 <UART_SetConfig+0x90>)
 8002eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb4:	08002ec5 	.word	0x08002ec5
 8002eb8:	08002ed1 	.word	0x08002ed1
 8002ebc:	08002ecb 	.word	0x08002ecb
 8002ec0:	08002ed7 	.word	0x08002ed7
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	77fb      	strb	r3, [r7, #31]
 8002ec8:	e150      	b.n	800316c <UART_SetConfig+0x348>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	77fb      	strb	r3, [r7, #31]
 8002ece:	e14d      	b.n	800316c <UART_SetConfig+0x348>
 8002ed0:	2304      	movs	r3, #4
 8002ed2:	77fb      	strb	r3, [r7, #31]
 8002ed4:	e14a      	b.n	800316c <UART_SetConfig+0x348>
 8002ed6:	2308      	movs	r3, #8
 8002ed8:	77fb      	strb	r3, [r7, #31]
 8002eda:	e147      	b.n	800316c <UART_SetConfig+0x348>
 8002edc:	2310      	movs	r3, #16
 8002ede:	77fb      	strb	r3, [r7, #31]
 8002ee0:	e144      	b.n	800316c <UART_SetConfig+0x348>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a83      	ldr	r2, [pc, #524]	@ (80030f4 <UART_SetConfig+0x2d0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d132      	bne.n	8002f52 <UART_SetConfig+0x12e>
 8002eec:	4b80      	ldr	r3, [pc, #512]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef2:	f003 030c 	and.w	r3, r3, #12
 8002ef6:	2b0c      	cmp	r3, #12
 8002ef8:	d828      	bhi.n	8002f4c <UART_SetConfig+0x128>
 8002efa:	a201      	add	r2, pc, #4	@ (adr r2, 8002f00 <UART_SetConfig+0xdc>)
 8002efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f00:	08002f35 	.word	0x08002f35
 8002f04:	08002f4d 	.word	0x08002f4d
 8002f08:	08002f4d 	.word	0x08002f4d
 8002f0c:	08002f4d 	.word	0x08002f4d
 8002f10:	08002f41 	.word	0x08002f41
 8002f14:	08002f4d 	.word	0x08002f4d
 8002f18:	08002f4d 	.word	0x08002f4d
 8002f1c:	08002f4d 	.word	0x08002f4d
 8002f20:	08002f3b 	.word	0x08002f3b
 8002f24:	08002f4d 	.word	0x08002f4d
 8002f28:	08002f4d 	.word	0x08002f4d
 8002f2c:	08002f4d 	.word	0x08002f4d
 8002f30:	08002f47 	.word	0x08002f47
 8002f34:	2300      	movs	r3, #0
 8002f36:	77fb      	strb	r3, [r7, #31]
 8002f38:	e118      	b.n	800316c <UART_SetConfig+0x348>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	77fb      	strb	r3, [r7, #31]
 8002f3e:	e115      	b.n	800316c <UART_SetConfig+0x348>
 8002f40:	2304      	movs	r3, #4
 8002f42:	77fb      	strb	r3, [r7, #31]
 8002f44:	e112      	b.n	800316c <UART_SetConfig+0x348>
 8002f46:	2308      	movs	r3, #8
 8002f48:	77fb      	strb	r3, [r7, #31]
 8002f4a:	e10f      	b.n	800316c <UART_SetConfig+0x348>
 8002f4c:	2310      	movs	r3, #16
 8002f4e:	77fb      	strb	r3, [r7, #31]
 8002f50:	e10c      	b.n	800316c <UART_SetConfig+0x348>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a68      	ldr	r2, [pc, #416]	@ (80030f8 <UART_SetConfig+0x2d4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d120      	bne.n	8002f9e <UART_SetConfig+0x17a>
 8002f5c:	4b64      	ldr	r3, [pc, #400]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f62:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002f66:	2b30      	cmp	r3, #48	@ 0x30
 8002f68:	d013      	beq.n	8002f92 <UART_SetConfig+0x16e>
 8002f6a:	2b30      	cmp	r3, #48	@ 0x30
 8002f6c:	d814      	bhi.n	8002f98 <UART_SetConfig+0x174>
 8002f6e:	2b20      	cmp	r3, #32
 8002f70:	d009      	beq.n	8002f86 <UART_SetConfig+0x162>
 8002f72:	2b20      	cmp	r3, #32
 8002f74:	d810      	bhi.n	8002f98 <UART_SetConfig+0x174>
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d002      	beq.n	8002f80 <UART_SetConfig+0x15c>
 8002f7a:	2b10      	cmp	r3, #16
 8002f7c:	d006      	beq.n	8002f8c <UART_SetConfig+0x168>
 8002f7e:	e00b      	b.n	8002f98 <UART_SetConfig+0x174>
 8002f80:	2300      	movs	r3, #0
 8002f82:	77fb      	strb	r3, [r7, #31]
 8002f84:	e0f2      	b.n	800316c <UART_SetConfig+0x348>
 8002f86:	2302      	movs	r3, #2
 8002f88:	77fb      	strb	r3, [r7, #31]
 8002f8a:	e0ef      	b.n	800316c <UART_SetConfig+0x348>
 8002f8c:	2304      	movs	r3, #4
 8002f8e:	77fb      	strb	r3, [r7, #31]
 8002f90:	e0ec      	b.n	800316c <UART_SetConfig+0x348>
 8002f92:	2308      	movs	r3, #8
 8002f94:	77fb      	strb	r3, [r7, #31]
 8002f96:	e0e9      	b.n	800316c <UART_SetConfig+0x348>
 8002f98:	2310      	movs	r3, #16
 8002f9a:	77fb      	strb	r3, [r7, #31]
 8002f9c:	e0e6      	b.n	800316c <UART_SetConfig+0x348>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a56      	ldr	r2, [pc, #344]	@ (80030fc <UART_SetConfig+0x2d8>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d120      	bne.n	8002fea <UART_SetConfig+0x1c6>
 8002fa8:	4b51      	ldr	r3, [pc, #324]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002fb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fb4:	d013      	beq.n	8002fde <UART_SetConfig+0x1ba>
 8002fb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fb8:	d814      	bhi.n	8002fe4 <UART_SetConfig+0x1c0>
 8002fba:	2b80      	cmp	r3, #128	@ 0x80
 8002fbc:	d009      	beq.n	8002fd2 <UART_SetConfig+0x1ae>
 8002fbe:	2b80      	cmp	r3, #128	@ 0x80
 8002fc0:	d810      	bhi.n	8002fe4 <UART_SetConfig+0x1c0>
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <UART_SetConfig+0x1a8>
 8002fc6:	2b40      	cmp	r3, #64	@ 0x40
 8002fc8:	d006      	beq.n	8002fd8 <UART_SetConfig+0x1b4>
 8002fca:	e00b      	b.n	8002fe4 <UART_SetConfig+0x1c0>
 8002fcc:	2300      	movs	r3, #0
 8002fce:	77fb      	strb	r3, [r7, #31]
 8002fd0:	e0cc      	b.n	800316c <UART_SetConfig+0x348>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	77fb      	strb	r3, [r7, #31]
 8002fd6:	e0c9      	b.n	800316c <UART_SetConfig+0x348>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	77fb      	strb	r3, [r7, #31]
 8002fdc:	e0c6      	b.n	800316c <UART_SetConfig+0x348>
 8002fde:	2308      	movs	r3, #8
 8002fe0:	77fb      	strb	r3, [r7, #31]
 8002fe2:	e0c3      	b.n	800316c <UART_SetConfig+0x348>
 8002fe4:	2310      	movs	r3, #16
 8002fe6:	77fb      	strb	r3, [r7, #31]
 8002fe8:	e0c0      	b.n	800316c <UART_SetConfig+0x348>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a44      	ldr	r2, [pc, #272]	@ (8003100 <UART_SetConfig+0x2dc>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d125      	bne.n	8003040 <UART_SetConfig+0x21c>
 8002ff4:	4b3e      	ldr	r3, [pc, #248]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ffe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003002:	d017      	beq.n	8003034 <UART_SetConfig+0x210>
 8003004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003008:	d817      	bhi.n	800303a <UART_SetConfig+0x216>
 800300a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800300e:	d00b      	beq.n	8003028 <UART_SetConfig+0x204>
 8003010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003014:	d811      	bhi.n	800303a <UART_SetConfig+0x216>
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <UART_SetConfig+0x1fe>
 800301a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800301e:	d006      	beq.n	800302e <UART_SetConfig+0x20a>
 8003020:	e00b      	b.n	800303a <UART_SetConfig+0x216>
 8003022:	2300      	movs	r3, #0
 8003024:	77fb      	strb	r3, [r7, #31]
 8003026:	e0a1      	b.n	800316c <UART_SetConfig+0x348>
 8003028:	2302      	movs	r3, #2
 800302a:	77fb      	strb	r3, [r7, #31]
 800302c:	e09e      	b.n	800316c <UART_SetConfig+0x348>
 800302e:	2304      	movs	r3, #4
 8003030:	77fb      	strb	r3, [r7, #31]
 8003032:	e09b      	b.n	800316c <UART_SetConfig+0x348>
 8003034:	2308      	movs	r3, #8
 8003036:	77fb      	strb	r3, [r7, #31]
 8003038:	e098      	b.n	800316c <UART_SetConfig+0x348>
 800303a:	2310      	movs	r3, #16
 800303c:	77fb      	strb	r3, [r7, #31]
 800303e:	e095      	b.n	800316c <UART_SetConfig+0x348>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a2f      	ldr	r2, [pc, #188]	@ (8003104 <UART_SetConfig+0x2e0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d125      	bne.n	8003096 <UART_SetConfig+0x272>
 800304a:	4b29      	ldr	r3, [pc, #164]	@ (80030f0 <UART_SetConfig+0x2cc>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003050:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003054:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003058:	d017      	beq.n	800308a <UART_SetConfig+0x266>
 800305a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800305e:	d817      	bhi.n	8003090 <UART_SetConfig+0x26c>
 8003060:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003064:	d00b      	beq.n	800307e <UART_SetConfig+0x25a>
 8003066:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800306a:	d811      	bhi.n	8003090 <UART_SetConfig+0x26c>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d003      	beq.n	8003078 <UART_SetConfig+0x254>
 8003070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003074:	d006      	beq.n	8003084 <UART_SetConfig+0x260>
 8003076:	e00b      	b.n	8003090 <UART_SetConfig+0x26c>
 8003078:	2301      	movs	r3, #1
 800307a:	77fb      	strb	r3, [r7, #31]
 800307c:	e076      	b.n	800316c <UART_SetConfig+0x348>
 800307e:	2302      	movs	r3, #2
 8003080:	77fb      	strb	r3, [r7, #31]
 8003082:	e073      	b.n	800316c <UART_SetConfig+0x348>
 8003084:	2304      	movs	r3, #4
 8003086:	77fb      	strb	r3, [r7, #31]
 8003088:	e070      	b.n	800316c <UART_SetConfig+0x348>
 800308a:	2308      	movs	r3, #8
 800308c:	77fb      	strb	r3, [r7, #31]
 800308e:	e06d      	b.n	800316c <UART_SetConfig+0x348>
 8003090:	2310      	movs	r3, #16
 8003092:	77fb      	strb	r3, [r7, #31]
 8003094:	e06a      	b.n	800316c <UART_SetConfig+0x348>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1b      	ldr	r2, [pc, #108]	@ (8003108 <UART_SetConfig+0x2e4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d138      	bne.n	8003112 <UART_SetConfig+0x2ee>
 80030a0:	4b13      	ldr	r3, [pc, #76]	@ (80030f0 <UART_SetConfig+0x2cc>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80030aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030ae:	d017      	beq.n	80030e0 <UART_SetConfig+0x2bc>
 80030b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80030b4:	d82a      	bhi.n	800310c <UART_SetConfig+0x2e8>
 80030b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030ba:	d00b      	beq.n	80030d4 <UART_SetConfig+0x2b0>
 80030bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c0:	d824      	bhi.n	800310c <UART_SetConfig+0x2e8>
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <UART_SetConfig+0x2aa>
 80030c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ca:	d006      	beq.n	80030da <UART_SetConfig+0x2b6>
 80030cc:	e01e      	b.n	800310c <UART_SetConfig+0x2e8>
 80030ce:	2300      	movs	r3, #0
 80030d0:	77fb      	strb	r3, [r7, #31]
 80030d2:	e04b      	b.n	800316c <UART_SetConfig+0x348>
 80030d4:	2302      	movs	r3, #2
 80030d6:	77fb      	strb	r3, [r7, #31]
 80030d8:	e048      	b.n	800316c <UART_SetConfig+0x348>
 80030da:	2304      	movs	r3, #4
 80030dc:	77fb      	strb	r3, [r7, #31]
 80030de:	e045      	b.n	800316c <UART_SetConfig+0x348>
 80030e0:	2308      	movs	r3, #8
 80030e2:	77fb      	strb	r3, [r7, #31]
 80030e4:	e042      	b.n	800316c <UART_SetConfig+0x348>
 80030e6:	bf00      	nop
 80030e8:	efff69f3 	.word	0xefff69f3
 80030ec:	40011000 	.word	0x40011000
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40004400 	.word	0x40004400
 80030f8:	40004800 	.word	0x40004800
 80030fc:	40004c00 	.word	0x40004c00
 8003100:	40005000 	.word	0x40005000
 8003104:	40011400 	.word	0x40011400
 8003108:	40007800 	.word	0x40007800
 800310c:	2310      	movs	r3, #16
 800310e:	77fb      	strb	r3, [r7, #31]
 8003110:	e02c      	b.n	800316c <UART_SetConfig+0x348>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a72      	ldr	r2, [pc, #456]	@ (80032e0 <UART_SetConfig+0x4bc>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d125      	bne.n	8003168 <UART_SetConfig+0x344>
 800311c:	4b71      	ldr	r3, [pc, #452]	@ (80032e4 <UART_SetConfig+0x4c0>)
 800311e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003122:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003126:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800312a:	d017      	beq.n	800315c <UART_SetConfig+0x338>
 800312c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003130:	d817      	bhi.n	8003162 <UART_SetConfig+0x33e>
 8003132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003136:	d00b      	beq.n	8003150 <UART_SetConfig+0x32c>
 8003138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800313c:	d811      	bhi.n	8003162 <UART_SetConfig+0x33e>
 800313e:	2b00      	cmp	r3, #0
 8003140:	d003      	beq.n	800314a <UART_SetConfig+0x326>
 8003142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003146:	d006      	beq.n	8003156 <UART_SetConfig+0x332>
 8003148:	e00b      	b.n	8003162 <UART_SetConfig+0x33e>
 800314a:	2300      	movs	r3, #0
 800314c:	77fb      	strb	r3, [r7, #31]
 800314e:	e00d      	b.n	800316c <UART_SetConfig+0x348>
 8003150:	2302      	movs	r3, #2
 8003152:	77fb      	strb	r3, [r7, #31]
 8003154:	e00a      	b.n	800316c <UART_SetConfig+0x348>
 8003156:	2304      	movs	r3, #4
 8003158:	77fb      	strb	r3, [r7, #31]
 800315a:	e007      	b.n	800316c <UART_SetConfig+0x348>
 800315c:	2308      	movs	r3, #8
 800315e:	77fb      	strb	r3, [r7, #31]
 8003160:	e004      	b.n	800316c <UART_SetConfig+0x348>
 8003162:	2310      	movs	r3, #16
 8003164:	77fb      	strb	r3, [r7, #31]
 8003166:	e001      	b.n	800316c <UART_SetConfig+0x348>
 8003168:	2310      	movs	r3, #16
 800316a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003174:	d15b      	bne.n	800322e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003176:	7ffb      	ldrb	r3, [r7, #31]
 8003178:	2b08      	cmp	r3, #8
 800317a:	d828      	bhi.n	80031ce <UART_SetConfig+0x3aa>
 800317c:	a201      	add	r2, pc, #4	@ (adr r2, 8003184 <UART_SetConfig+0x360>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	080031a9 	.word	0x080031a9
 8003188:	080031b1 	.word	0x080031b1
 800318c:	080031b9 	.word	0x080031b9
 8003190:	080031cf 	.word	0x080031cf
 8003194:	080031bf 	.word	0x080031bf
 8003198:	080031cf 	.word	0x080031cf
 800319c:	080031cf 	.word	0x080031cf
 80031a0:	080031cf 	.word	0x080031cf
 80031a4:	080031c7 	.word	0x080031c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031a8:	f7ff f94c 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 80031ac:	61b8      	str	r0, [r7, #24]
        break;
 80031ae:	e013      	b.n	80031d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031b0:	f7ff f95c 	bl	800246c <HAL_RCC_GetPCLK2Freq>
 80031b4:	61b8      	str	r0, [r7, #24]
        break;
 80031b6:	e00f      	b.n	80031d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031b8:	4b4b      	ldr	r3, [pc, #300]	@ (80032e8 <UART_SetConfig+0x4c4>)
 80031ba:	61bb      	str	r3, [r7, #24]
        break;
 80031bc:	e00c      	b.n	80031d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031be:	f7ff f86f 	bl	80022a0 <HAL_RCC_GetSysClockFreq>
 80031c2:	61b8      	str	r0, [r7, #24]
        break;
 80031c4:	e008      	b.n	80031d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031ca:	61bb      	str	r3, [r7, #24]
        break;
 80031cc:	e004      	b.n	80031d8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	77bb      	strb	r3, [r7, #30]
        break;
 80031d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d074      	beq.n	80032c8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	005a      	lsls	r2, r3, #1
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	085b      	lsrs	r3, r3, #1
 80031e8:	441a      	add	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b0f      	cmp	r3, #15
 80031f8:	d916      	bls.n	8003228 <UART_SetConfig+0x404>
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003200:	d212      	bcs.n	8003228 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	b29b      	uxth	r3, r3
 8003206:	f023 030f 	bic.w	r3, r3, #15
 800320a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	085b      	lsrs	r3, r3, #1
 8003210:	b29b      	uxth	r3, r3
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	b29a      	uxth	r2, r3
 8003218:	89fb      	ldrh	r3, [r7, #14]
 800321a:	4313      	orrs	r3, r2
 800321c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	89fa      	ldrh	r2, [r7, #14]
 8003224:	60da      	str	r2, [r3, #12]
 8003226:	e04f      	b.n	80032c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	77bb      	strb	r3, [r7, #30]
 800322c:	e04c      	b.n	80032c8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800322e:	7ffb      	ldrb	r3, [r7, #31]
 8003230:	2b08      	cmp	r3, #8
 8003232:	d828      	bhi.n	8003286 <UART_SetConfig+0x462>
 8003234:	a201      	add	r2, pc, #4	@ (adr r2, 800323c <UART_SetConfig+0x418>)
 8003236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323a:	bf00      	nop
 800323c:	08003261 	.word	0x08003261
 8003240:	08003269 	.word	0x08003269
 8003244:	08003271 	.word	0x08003271
 8003248:	08003287 	.word	0x08003287
 800324c:	08003277 	.word	0x08003277
 8003250:	08003287 	.word	0x08003287
 8003254:	08003287 	.word	0x08003287
 8003258:	08003287 	.word	0x08003287
 800325c:	0800327f 	.word	0x0800327f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003260:	f7ff f8f0 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 8003264:	61b8      	str	r0, [r7, #24]
        break;
 8003266:	e013      	b.n	8003290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003268:	f7ff f900 	bl	800246c <HAL_RCC_GetPCLK2Freq>
 800326c:	61b8      	str	r0, [r7, #24]
        break;
 800326e:	e00f      	b.n	8003290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003270:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <UART_SetConfig+0x4c4>)
 8003272:	61bb      	str	r3, [r7, #24]
        break;
 8003274:	e00c      	b.n	8003290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003276:	f7ff f813 	bl	80022a0 <HAL_RCC_GetSysClockFreq>
 800327a:	61b8      	str	r0, [r7, #24]
        break;
 800327c:	e008      	b.n	8003290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800327e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003282:	61bb      	str	r3, [r7, #24]
        break;
 8003284:	e004      	b.n	8003290 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003286:	2300      	movs	r3, #0
 8003288:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	77bb      	strb	r3, [r7, #30]
        break;
 800328e:	bf00      	nop
    }

    if (pclk != 0U)
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d018      	beq.n	80032c8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	085a      	lsrs	r2, r3, #1
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	441a      	add	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b0f      	cmp	r3, #15
 80032ae:	d909      	bls.n	80032c4 <UART_SetConfig+0x4a0>
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b6:	d205      	bcs.n	80032c4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	60da      	str	r2, [r3, #12]
 80032c2:	e001      	b.n	80032c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80032d4:	7fbb      	ldrb	r3, [r7, #30]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3720      	adds	r7, #32
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40007c00 	.word	0x40007c00
 80032e4:	40023800 	.word	0x40023800
 80032e8:	00f42400 	.word	0x00f42400

080032ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00a      	beq.n	8003316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	430a      	orrs	r2, r1
 8003314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	430a      	orrs	r2, r1
 8003336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00a      	beq.n	800335a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00a      	beq.n	800339e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d01a      	beq.n	8003402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033ea:	d10a      	bne.n	8003402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00a      	beq.n	8003424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
  }
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08c      	sub	sp, #48	@ 0x30
 8003434:	af02      	add	r7, sp, #8
 8003436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003440:	f7fe f87c 	bl	800153c <HAL_GetTick>
 8003444:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0308 	and.w	r3, r3, #8
 8003450:	2b08      	cmp	r3, #8
 8003452:	d12e      	bne.n	80034b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	2200      	movs	r2, #0
 800345e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f83b 	bl	80034de <UART_WaitOnFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d021      	beq.n	80034b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	e853 3f00 	ldrex	r3, [r3]
 800347a:	60fb      	str	r3, [r7, #12]
   return(result);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003482:	623b      	str	r3, [r7, #32]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	461a      	mov	r2, r3
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003490:	69b9      	ldr	r1, [r7, #24]
 8003492:	69fa      	ldr	r2, [r7, #28]
 8003494:	e841 2300 	strex	r3, r2, [r1]
 8003498:	617b      	str	r3, [r7, #20]
   return(result);
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1e6      	bne.n	800346e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e011      	b.n	80034d6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3728      	adds	r7, #40	@ 0x28
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b084      	sub	sp, #16
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	60f8      	str	r0, [r7, #12]
 80034e6:	60b9      	str	r1, [r7, #8]
 80034e8:	603b      	str	r3, [r7, #0]
 80034ea:	4613      	mov	r3, r2
 80034ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034ee:	e04f      	b.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034f6:	d04b      	beq.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f8:	f7fe f820 	bl	800153c <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	429a      	cmp	r2, r3
 8003506:	d302      	bcc.n	800350e <UART_WaitOnFlagUntilTimeout+0x30>
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e04e      	b.n	80035b0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d037      	beq.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	2b80      	cmp	r3, #128	@ 0x80
 8003524:	d034      	beq.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	2b40      	cmp	r3, #64	@ 0x40
 800352a:	d031      	beq.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	f003 0308 	and.w	r3, r3, #8
 8003536:	2b08      	cmp	r3, #8
 8003538:	d110      	bne.n	800355c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2208      	movs	r2, #8
 8003540:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f838 	bl	80035b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2208      	movs	r2, #8
 800354c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e029      	b.n	80035b0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003566:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800356a:	d111      	bne.n	8003590 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003574:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f81e 	bl	80035b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e00f      	b.n	80035b0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	69da      	ldr	r2, [r3, #28]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	4013      	ands	r3, r2
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	429a      	cmp	r2, r3
 800359e:	bf0c      	ite	eq
 80035a0:	2301      	moveq	r3, #1
 80035a2:	2300      	movne	r3, #0
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	461a      	mov	r2, r3
 80035a8:	79fb      	ldrb	r3, [r7, #7]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d0a0      	beq.n	80034f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b095      	sub	sp, #84	@ 0x54
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c8:	e853 3f00 	ldrex	r3, [r3]
 80035cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035de:	643b      	str	r3, [r7, #64]	@ 0x40
 80035e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035e6:	e841 2300 	strex	r3, r2, [r1]
 80035ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1e6      	bne.n	80035c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	3308      	adds	r3, #8
 80035f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	e853 3f00 	ldrex	r3, [r3]
 8003600:	61fb      	str	r3, [r7, #28]
   return(result);
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	f023 0301 	bic.w	r3, r3, #1
 8003608:	64bb      	str	r3, [r7, #72]	@ 0x48
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	3308      	adds	r3, #8
 8003610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003612:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003614:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003616:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003618:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800361a:	e841 2300 	strex	r3, r2, [r1]
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1e5      	bne.n	80035f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800362a:	2b01      	cmp	r3, #1
 800362c:	d118      	bne.n	8003660 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	e853 3f00 	ldrex	r3, [r3]
 800363a:	60bb      	str	r3, [r7, #8]
   return(result);
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f023 0310 	bic.w	r3, r3, #16
 8003642:	647b      	str	r3, [r7, #68]	@ 0x44
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800364c:	61bb      	str	r3, [r7, #24]
 800364e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003650:	6979      	ldr	r1, [r7, #20]
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	e841 2300 	strex	r3, r2, [r1]
 8003658:	613b      	str	r3, [r7, #16]
   return(result);
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1e6      	bne.n	800362e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003674:	bf00      	nop
 8003676:	3754      	adds	r7, #84	@ 0x54
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800368e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003692:	2b84      	cmp	r3, #132	@ 0x84
 8003694:	d005      	beq.n	80036a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003696:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4413      	add	r3, r2
 800369e:	3303      	adds	r3, #3
 80036a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80036a2:	68fb      	ldr	r3, [r7, #12]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80036b4:	f000 faee 	bl	8003c94 <vTaskStartScheduler>
  
  return osOK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	bd80      	pop	{r7, pc}

080036be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80036be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036c0:	b089      	sub	sp, #36	@ 0x24
 80036c2:	af04      	add	r7, sp, #16
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d020      	beq.n	8003712 <osThreadCreate+0x54>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d01c      	beq.n	8003712 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685c      	ldr	r4, [r3, #4]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691e      	ldr	r6, [r3, #16]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff ffc8 	bl	8003680 <makeFreeRtosPriority>
 80036f0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80036fa:	9202      	str	r2, [sp, #8]
 80036fc:	9301      	str	r3, [sp, #4]
 80036fe:	9100      	str	r1, [sp, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	4632      	mov	r2, r6
 8003704:	4629      	mov	r1, r5
 8003706:	4620      	mov	r0, r4
 8003708:	f000 f8ed 	bl	80038e6 <xTaskCreateStatic>
 800370c:	4603      	mov	r3, r0
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	e01c      	b.n	800374c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685c      	ldr	r4, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800371e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff ffaa 	bl	8003680 <makeFreeRtosPriority>
 800372c:	4602      	mov	r2, r0
 800372e:	f107 030c 	add.w	r3, r7, #12
 8003732:	9301      	str	r3, [sp, #4]
 8003734:	9200      	str	r2, [sp, #0]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	4632      	mov	r2, r6
 800373a:	4629      	mov	r1, r5
 800373c:	4620      	mov	r0, r4
 800373e:	f000 f938 	bl	80039b2 <xTaskCreate>
 8003742:	4603      	mov	r3, r0
 8003744:	2b01      	cmp	r3, #1
 8003746:	d001      	beq.n	800374c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003748:	2300      	movs	r3, #0
 800374a:	e000      	b.n	800374e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800374c:	68fb      	ldr	r3, [r7, #12]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003756 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b084      	sub	sp, #16
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <osDelay+0x16>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	e000      	b.n	800376e <osDelay+0x18>
 800376c:	2301      	movs	r3, #1
 800376e:	4618      	mov	r0, r3
 8003770:	f000 fa58 	bl	8003c24 <vTaskDelay>
  
  return osOK;
 8003774:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800377e:	b480      	push	{r7}
 8003780:	b083      	sub	sp, #12
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f103 0208 	add.w	r2, r3, #8
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003796:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f103 0208 	add.w	r2, r3, #8
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f103 0208 	add.w	r2, r3, #8
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr

080037be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80037be:	b480      	push	{r7}
 80037c0:	b083      	sub	sp, #12
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037d8:	b480      	push	{r7}
 80037da:	b085      	sub	sp, #20
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	601a      	str	r2, [r3, #0]
}
 8003814:	bf00      	nop
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003820:	b480      	push	{r7}
 8003822:	b085      	sub	sp, #20
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003836:	d103      	bne.n	8003840 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	e00c      	b.n	800385a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3308      	adds	r3, #8
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	e002      	b.n	800384e <vListInsert+0x2e>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	429a      	cmp	r2, r3
 8003858:	d2f6      	bcs.n	8003848 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	1c5a      	adds	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	601a      	str	r2, [r3, #0]
}
 8003886:	bf00      	nop
 8003888:	3714      	adds	r7, #20
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr

08003892 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003892:	b480      	push	{r7}
 8003894:	b085      	sub	sp, #20
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	691b      	ldr	r3, [r3, #16]
 800389e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6892      	ldr	r2, [r2, #8]
 80038a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	6852      	ldr	r2, [r2, #4]
 80038b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d103      	bne.n	80038c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	1e5a      	subs	r2, r3, #1
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b08e      	sub	sp, #56	@ 0x38
 80038ea:	af04      	add	r7, sp, #16
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
 80038f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10d      	bne.n	8003916 <xTaskCreateStatic+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80038fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fe:	b672      	cpsid	i
 8003900:	f383 8811 	msr	BASEPRI, r3
 8003904:	f3bf 8f6f 	isb	sy
 8003908:	f3bf 8f4f 	dsb	sy
 800390c:	b662      	cpsie	i
 800390e:	623b      	str	r3, [r7, #32]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003910:	bf00      	nop
 8003912:	bf00      	nop
 8003914:	e7fd      	b.n	8003912 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8003916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10d      	bne.n	8003938 <xTaskCreateStatic+0x52>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003920:	b672      	cpsid	i
 8003922:	f383 8811 	msr	BASEPRI, r3
 8003926:	f3bf 8f6f 	isb	sy
 800392a:	f3bf 8f4f 	dsb	sy
 800392e:	b662      	cpsie	i
 8003930:	61fb      	str	r3, [r7, #28]
}
 8003932:	bf00      	nop
 8003934:	bf00      	nop
 8003936:	e7fd      	b.n	8003934 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003938:	2354      	movs	r3, #84	@ 0x54
 800393a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	2b54      	cmp	r3, #84	@ 0x54
 8003940:	d00d      	beq.n	800395e <xTaskCreateStatic+0x78>
	__asm volatile
 8003942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003946:	b672      	cpsid	i
 8003948:	f383 8811 	msr	BASEPRI, r3
 800394c:	f3bf 8f6f 	isb	sy
 8003950:	f3bf 8f4f 	dsb	sy
 8003954:	b662      	cpsie	i
 8003956:	61bb      	str	r3, [r7, #24]
}
 8003958:	bf00      	nop
 800395a:	bf00      	nop
 800395c:	e7fd      	b.n	800395a <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800395e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003962:	2b00      	cmp	r3, #0
 8003964:	d01e      	beq.n	80039a4 <xTaskCreateStatic+0xbe>
 8003966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01b      	beq.n	80039a4 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800396c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800396e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003972:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003974:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	2202      	movs	r2, #2
 800397a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800397e:	2300      	movs	r3, #0
 8003980:	9303      	str	r3, [sp, #12]
 8003982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003984:	9302      	str	r3, [sp, #8]
 8003986:	f107 0314 	add.w	r3, r7, #20
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	68b9      	ldr	r1, [r7, #8]
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 f850 	bl	8003a3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800399c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800399e:	f000 f8d7 	bl	8003b50 <prvAddNewTaskToReadyList>
 80039a2:	e001      	b.n	80039a8 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80039a8:	697b      	ldr	r3, [r7, #20]
	}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3728      	adds	r7, #40	@ 0x28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b08c      	sub	sp, #48	@ 0x30
 80039b6:	af04      	add	r7, sp, #16
 80039b8:	60f8      	str	r0, [r7, #12]
 80039ba:	60b9      	str	r1, [r7, #8]
 80039bc:	603b      	str	r3, [r7, #0]
 80039be:	4613      	mov	r3, r2
 80039c0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039c2:	88fb      	ldrh	r3, [r7, #6]
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fee8 	bl	800479c <pvPortMalloc>
 80039cc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00e      	beq.n	80039f2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80039d4:	2054      	movs	r0, #84	@ 0x54
 80039d6:	f000 fee1 	bl	800479c <pvPortMalloc>
 80039da:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80039e8:	e005      	b.n	80039f6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039ea:	6978      	ldr	r0, [r7, #20]
 80039ec:	f000 ffa4 	bl	8004938 <vPortFree>
 80039f0:	e001      	b.n	80039f6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d017      	beq.n	8003a2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a04:	88fa      	ldrh	r2, [r7, #6]
 8003a06:	2300      	movs	r3, #0
 8003a08:	9303      	str	r3, [sp, #12]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	9302      	str	r3, [sp, #8]
 8003a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a10:	9301      	str	r3, [sp, #4]
 8003a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f80e 	bl	8003a3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a20:	69f8      	ldr	r0, [r7, #28]
 8003a22:	f000 f895 	bl	8003b50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a26:	2301      	movs	r3, #1
 8003a28:	61bb      	str	r3, [r7, #24]
 8003a2a:	e002      	b.n	8003a32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003a30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a32:	69bb      	ldr	r3, [r7, #24]
	}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3720      	adds	r7, #32
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b088      	sub	sp, #32
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a4e:	6879      	ldr	r1, [r7, #4]
 8003a50:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8003a54:	440b      	add	r3, r1
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	4413      	add	r3, r2
 8003a5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	f023 0307 	bic.w	r3, r3, #7
 8003a62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00d      	beq.n	8003a8a <prvInitialiseNewTask+0x4e>
	__asm volatile
 8003a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a72:	b672      	cpsid	i
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	b662      	cpsie	i
 8003a82:	617b      	str	r3, [r7, #20]
}
 8003a84:	bf00      	nop
 8003a86:	bf00      	nop
 8003a88:	e7fd      	b.n	8003a86 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d01f      	beq.n	8003ad0 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a90:	2300      	movs	r3, #0
 8003a92:	61fb      	str	r3, [r7, #28]
 8003a94:	e012      	b.n	8003abc <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	7819      	ldrb	r1, [r3, #0]
 8003a9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3334      	adds	r3, #52	@ 0x34
 8003aa6:	460a      	mov	r2, r1
 8003aa8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	4413      	add	r3, r2
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d006      	beq.n	8003ac4 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	61fb      	str	r3, [r7, #28]
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	2b0f      	cmp	r3, #15
 8003ac0:	d9e9      	bls.n	8003a96 <prvInitialiseNewTask+0x5a>
 8003ac2:	e000      	b.n	8003ac6 <prvInitialiseNewTask+0x8a>
			{
				break;
 8003ac4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ace:	e003      	b.n	8003ad8 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ada:	2b06      	cmp	r3, #6
 8003adc:	d901      	bls.n	8003ae2 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ade:	2306      	movs	r3, #6
 8003ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003aec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af0:	2200      	movs	r2, #0
 8003af2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af6:	3304      	adds	r3, #4
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7ff fe60 	bl	80037be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b00:	3318      	adds	r3, #24
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff fe5b 	bl	80037be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b0c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b10:	f1c3 0207 	rsb	r2, r3, #7
 8003b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b16:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b1c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	2200      	movs	r2, #0
 8003b22:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	68f9      	ldr	r1, [r7, #12]
 8003b30:	69b8      	ldr	r0, [r7, #24]
 8003b32:	f000 fc39 	bl	80043a8 <pxPortInitialiseStack>
 8003b36:	4602      	mov	r2, r0
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d002      	beq.n	8003b48 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b46:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b48:	bf00      	nop
 8003b4a:	3720      	adds	r7, #32
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b58:	f000 fd38 	bl	80045cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b5c:	4b2a      	ldr	r3, [pc, #168]	@ (8003c08 <prvAddNewTaskToReadyList+0xb8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3301      	adds	r3, #1
 8003b62:	4a29      	ldr	r2, [pc, #164]	@ (8003c08 <prvAddNewTaskToReadyList+0xb8>)
 8003b64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b66:	4b29      	ldr	r3, [pc, #164]	@ (8003c0c <prvAddNewTaskToReadyList+0xbc>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d109      	bne.n	8003b82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b6e:	4a27      	ldr	r2, [pc, #156]	@ (8003c0c <prvAddNewTaskToReadyList+0xbc>)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b74:	4b24      	ldr	r3, [pc, #144]	@ (8003c08 <prvAddNewTaskToReadyList+0xb8>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d110      	bne.n	8003b9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b7c:	f000 fad0 	bl	8004120 <prvInitialiseTaskLists>
 8003b80:	e00d      	b.n	8003b9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b82:	4b23      	ldr	r3, [pc, #140]	@ (8003c10 <prvAddNewTaskToReadyList+0xc0>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d109      	bne.n	8003b9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b8a:	4b20      	ldr	r3, [pc, #128]	@ (8003c0c <prvAddNewTaskToReadyList+0xbc>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d802      	bhi.n	8003b9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b98:	4a1c      	ldr	r2, [pc, #112]	@ (8003c0c <prvAddNewTaskToReadyList+0xbc>)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8003c14 <prvAddNewTaskToReadyList+0xc4>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8003c14 <prvAddNewTaskToReadyList+0xc4>)
 8003ba6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bac:	2201      	movs	r2, #1
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	4b19      	ldr	r3, [pc, #100]	@ (8003c18 <prvAddNewTaskToReadyList+0xc8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	4a18      	ldr	r2, [pc, #96]	@ (8003c18 <prvAddNewTaskToReadyList+0xc8>)
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4a15      	ldr	r2, [pc, #84]	@ (8003c1c <prvAddNewTaskToReadyList+0xcc>)
 8003bc8:	441a      	add	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4610      	mov	r0, r2
 8003bd2:	f7ff fe01 	bl	80037d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003bd6:	f000 fd2f 	bl	8004638 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bda:	4b0d      	ldr	r3, [pc, #52]	@ (8003c10 <prvAddNewTaskToReadyList+0xc0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00e      	beq.n	8003c00 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003be2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c0c <prvAddNewTaskToReadyList+0xbc>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d207      	bcs.n	8003c00 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c20 <prvAddNewTaskToReadyList+0xd0>)
 8003bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bf6:	601a      	str	r2, [r3, #0]
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c00:	bf00      	nop
 8003c02:	3708      	adds	r7, #8
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	20000470 	.word	0x20000470
 8003c0c:	20000370 	.word	0x20000370
 8003c10:	2000047c 	.word	0x2000047c
 8003c14:	2000048c 	.word	0x2000048c
 8003c18:	20000478 	.word	0x20000478
 8003c1c:	20000374 	.word	0x20000374
 8003c20:	e000ed04 	.word	0xe000ed04

08003c24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d01a      	beq.n	8003c6c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c36:	4b15      	ldr	r3, [pc, #84]	@ (8003c8c <vTaskDelay+0x68>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00d      	beq.n	8003c5a <vTaskDelay+0x36>
	__asm volatile
 8003c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c42:	b672      	cpsid	i
 8003c44:	f383 8811 	msr	BASEPRI, r3
 8003c48:	f3bf 8f6f 	isb	sy
 8003c4c:	f3bf 8f4f 	dsb	sy
 8003c50:	b662      	cpsie	i
 8003c52:	60bb      	str	r3, [r7, #8]
}
 8003c54:	bf00      	nop
 8003c56:	bf00      	nop
 8003c58:	e7fd      	b.n	8003c56 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8003c5a:	f000 f881 	bl	8003d60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c5e:	2100      	movs	r1, #0
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 fb3b 	bl	80042dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c66:	f000 f889 	bl	8003d7c <xTaskResumeAll>
 8003c6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d107      	bne.n	8003c82 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8003c72:	4b07      	ldr	r3, [pc, #28]	@ (8003c90 <vTaskDelay+0x6c>)
 8003c74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	f3bf 8f4f 	dsb	sy
 8003c7e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c82:	bf00      	nop
 8003c84:	3710      	adds	r7, #16
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000498 	.word	0x20000498
 8003c90:	e000ed04 	.word	0xe000ed04

08003c94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b08a      	sub	sp, #40	@ 0x28
 8003c98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ca2:	463a      	mov	r2, r7
 8003ca4:	1d39      	adds	r1, r7, #4
 8003ca6:	f107 0308 	add.w	r3, r7, #8
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc fc96 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003cb0:	6839      	ldr	r1, [r7, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	9202      	str	r2, [sp, #8]
 8003cb8:	9301      	str	r3, [sp, #4]
 8003cba:	2300      	movs	r3, #0
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	460a      	mov	r2, r1
 8003cc2:	4921      	ldr	r1, [pc, #132]	@ (8003d48 <vTaskStartScheduler+0xb4>)
 8003cc4:	4821      	ldr	r0, [pc, #132]	@ (8003d4c <vTaskStartScheduler+0xb8>)
 8003cc6:	f7ff fe0e 	bl	80038e6 <xTaskCreateStatic>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	4a20      	ldr	r2, [pc, #128]	@ (8003d50 <vTaskStartScheduler+0xbc>)
 8003cce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003d50 <vTaskStartScheduler+0xbc>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d002      	beq.n	8003cde <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	617b      	str	r3, [r7, #20]
 8003cdc:	e001      	b.n	8003ce2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d118      	bne.n	8003d1a <vTaskStartScheduler+0x86>
	__asm volatile
 8003ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cec:	b672      	cpsid	i
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	b662      	cpsie	i
 8003cfc:	613b      	str	r3, [r7, #16]
}
 8003cfe:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d00:	4b14      	ldr	r3, [pc, #80]	@ (8003d54 <vTaskStartScheduler+0xc0>)
 8003d02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d06:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d08:	4b13      	ldr	r3, [pc, #76]	@ (8003d58 <vTaskStartScheduler+0xc4>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d0e:	4b13      	ldr	r3, [pc, #76]	@ (8003d5c <vTaskStartScheduler+0xc8>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d14:	f000 fbdc 	bl	80044d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d18:	e011      	b.n	8003d3e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d20:	d10d      	bne.n	8003d3e <vTaskStartScheduler+0xaa>
	__asm volatile
 8003d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d26:	b672      	cpsid	i
 8003d28:	f383 8811 	msr	BASEPRI, r3
 8003d2c:	f3bf 8f6f 	isb	sy
 8003d30:	f3bf 8f4f 	dsb	sy
 8003d34:	b662      	cpsie	i
 8003d36:	60fb      	str	r3, [r7, #12]
}
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	e7fd      	b.n	8003d3a <vTaskStartScheduler+0xa6>
}
 8003d3e:	bf00      	nop
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	08005a24 	.word	0x08005a24
 8003d4c:	080040f1 	.word	0x080040f1
 8003d50:	20000494 	.word	0x20000494
 8003d54:	20000490 	.word	0x20000490
 8003d58:	2000047c 	.word	0x2000047c
 8003d5c:	20000474 	.word	0x20000474

08003d60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003d64:	4b04      	ldr	r3, [pc, #16]	@ (8003d78 <vTaskSuspendAll+0x18>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	4a03      	ldr	r2, [pc, #12]	@ (8003d78 <vTaskSuspendAll+0x18>)
 8003d6c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8003d6e:	bf00      	nop
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	20000498 	.word	0x20000498

08003d7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d8a:	4b43      	ldr	r3, [pc, #268]	@ (8003e98 <xTaskResumeAll+0x11c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10d      	bne.n	8003dae <xTaskResumeAll+0x32>
	__asm volatile
 8003d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d96:	b672      	cpsid	i
 8003d98:	f383 8811 	msr	BASEPRI, r3
 8003d9c:	f3bf 8f6f 	isb	sy
 8003da0:	f3bf 8f4f 	dsb	sy
 8003da4:	b662      	cpsie	i
 8003da6:	603b      	str	r3, [r7, #0]
}
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	e7fd      	b.n	8003daa <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003dae:	f000 fc0d 	bl	80045cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003db2:	4b39      	ldr	r3, [pc, #228]	@ (8003e98 <xTaskResumeAll+0x11c>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	4a37      	ldr	r2, [pc, #220]	@ (8003e98 <xTaskResumeAll+0x11c>)
 8003dba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dbc:	4b36      	ldr	r3, [pc, #216]	@ (8003e98 <xTaskResumeAll+0x11c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d161      	bne.n	8003e88 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003dc4:	4b35      	ldr	r3, [pc, #212]	@ (8003e9c <xTaskResumeAll+0x120>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d05d      	beq.n	8003e88 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dcc:	e02e      	b.n	8003e2c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dce:	4b34      	ldr	r3, [pc, #208]	@ (8003ea0 <xTaskResumeAll+0x124>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3318      	adds	r3, #24
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7ff fd59 	bl	8003892 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	3304      	adds	r3, #4
 8003de4:	4618      	mov	r0, r3
 8003de6:	f7ff fd54 	bl	8003892 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dee:	2201      	movs	r2, #1
 8003df0:	409a      	lsls	r2, r3
 8003df2:	4b2c      	ldr	r3, [pc, #176]	@ (8003ea4 <xTaskResumeAll+0x128>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	4a2a      	ldr	r2, [pc, #168]	@ (8003ea4 <xTaskResumeAll+0x128>)
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4a27      	ldr	r2, [pc, #156]	@ (8003ea8 <xTaskResumeAll+0x12c>)
 8003e0a:	441a      	add	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	3304      	adds	r3, #4
 8003e10:	4619      	mov	r1, r3
 8003e12:	4610      	mov	r0, r2
 8003e14:	f7ff fce0 	bl	80037d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e1c:	4b23      	ldr	r3, [pc, #140]	@ (8003eac <xTaskResumeAll+0x130>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8003e26:	4b22      	ldr	r3, [pc, #136]	@ (8003eb0 <xTaskResumeAll+0x134>)
 8003e28:	2201      	movs	r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ea0 <xTaskResumeAll+0x124>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1cc      	bne.n	8003dce <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e3a:	f000 fa11 	bl	8004260 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003e3e:	4b1d      	ldr	r3, [pc, #116]	@ (8003eb4 <xTaskResumeAll+0x138>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d010      	beq.n	8003e6c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e4a:	f000 f837 	bl	8003ebc <xTaskIncrementTick>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8003e54:	4b16      	ldr	r3, [pc, #88]	@ (8003eb0 <xTaskResumeAll+0x134>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f1      	bne.n	8003e4a <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8003e66:	4b13      	ldr	r3, [pc, #76]	@ (8003eb4 <xTaskResumeAll+0x138>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e6c:	4b10      	ldr	r3, [pc, #64]	@ (8003eb0 <xTaskResumeAll+0x134>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d009      	beq.n	8003e88 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e74:	2301      	movs	r3, #1
 8003e76:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e78:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb8 <xTaskResumeAll+0x13c>)
 8003e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e88:	f000 fbd6 	bl	8004638 <vPortExitCritical>

	return xAlreadyYielded;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000498 	.word	0x20000498
 8003e9c:	20000470 	.word	0x20000470
 8003ea0:	20000430 	.word	0x20000430
 8003ea4:	20000478 	.word	0x20000478
 8003ea8:	20000374 	.word	0x20000374
 8003eac:	20000370 	.word	0x20000370
 8003eb0:	20000484 	.word	0x20000484
 8003eb4:	20000480 	.word	0x20000480
 8003eb8:	e000ed04 	.word	0xe000ed04

08003ebc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ec6:	4b50      	ldr	r3, [pc, #320]	@ (8004008 <xTaskIncrementTick+0x14c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f040 808b 	bne.w	8003fe6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ed0:	4b4e      	ldr	r3, [pc, #312]	@ (800400c <xTaskIncrementTick+0x150>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ed8:	4a4c      	ldr	r2, [pc, #304]	@ (800400c <xTaskIncrementTick+0x150>)
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d123      	bne.n	8003f2c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8004010 <xTaskIncrementTick+0x154>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00d      	beq.n	8003f0a <xTaskIncrementTick+0x4e>
	__asm volatile
 8003eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef2:	b672      	cpsid	i
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	b662      	cpsie	i
 8003f02:	603b      	str	r3, [r7, #0]
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop
 8003f08:	e7fd      	b.n	8003f06 <xTaskIncrementTick+0x4a>
 8003f0a:	4b41      	ldr	r3, [pc, #260]	@ (8004010 <xTaskIncrementTick+0x154>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	60fb      	str	r3, [r7, #12]
 8003f10:	4b40      	ldr	r3, [pc, #256]	@ (8004014 <xTaskIncrementTick+0x158>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a3e      	ldr	r2, [pc, #248]	@ (8004010 <xTaskIncrementTick+0x154>)
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	4a3e      	ldr	r2, [pc, #248]	@ (8004014 <xTaskIncrementTick+0x158>)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8004018 <xTaskIncrementTick+0x15c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3301      	adds	r3, #1
 8003f24:	4a3c      	ldr	r2, [pc, #240]	@ (8004018 <xTaskIncrementTick+0x15c>)
 8003f26:	6013      	str	r3, [r2, #0]
 8003f28:	f000 f99a 	bl	8004260 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f2c:	4b3b      	ldr	r3, [pc, #236]	@ (800401c <xTaskIncrementTick+0x160>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d348      	bcc.n	8003fc8 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f36:	4b36      	ldr	r3, [pc, #216]	@ (8004010 <xTaskIncrementTick+0x154>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d104      	bne.n	8003f4a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f40:	4b36      	ldr	r3, [pc, #216]	@ (800401c <xTaskIncrementTick+0x160>)
 8003f42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f46:	601a      	str	r2, [r3, #0]
					break;
 8003f48:	e03e      	b.n	8003fc8 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f4a:	4b31      	ldr	r3, [pc, #196]	@ (8004010 <xTaskIncrementTick+0x154>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d203      	bcs.n	8003f6a <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f62:	4a2e      	ldr	r2, [pc, #184]	@ (800401c <xTaskIncrementTick+0x160>)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f68:	e02e      	b.n	8003fc8 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fc8f 	bl	8003892 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d004      	beq.n	8003f86 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	3318      	adds	r3, #24
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fc86 	bl	8003892 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <xTaskIncrementTick+0x164>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	4a22      	ldr	r2, [pc, #136]	@ (8004020 <xTaskIncrementTick+0x164>)
 8003f96:	6013      	str	r3, [r2, #0]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	4413      	add	r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	4a1f      	ldr	r2, [pc, #124]	@ (8004024 <xTaskIncrementTick+0x168>)
 8003fa6:	441a      	add	r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	3304      	adds	r3, #4
 8003fac:	4619      	mov	r1, r3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	f7ff fc12 	bl	80037d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004028 <xTaskIncrementTick+0x16c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d3b9      	bcc.n	8003f36 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fc6:	e7b6      	b.n	8003f36 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fc8:	4b17      	ldr	r3, [pc, #92]	@ (8004028 <xTaskIncrementTick+0x16c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fce:	4915      	ldr	r1, [pc, #84]	@ (8004024 <xTaskIncrementTick+0x168>)
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	4413      	add	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d907      	bls.n	8003ff0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	e004      	b.n	8003ff0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003fe6:	4b11      	ldr	r3, [pc, #68]	@ (800402c <xTaskIncrementTick+0x170>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3301      	adds	r3, #1
 8003fec:	4a0f      	ldr	r2, [pc, #60]	@ (800402c <xTaskIncrementTick+0x170>)
 8003fee:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8004030 <xTaskIncrementTick+0x174>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003ffc:	697b      	ldr	r3, [r7, #20]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3718      	adds	r7, #24
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000498 	.word	0x20000498
 800400c:	20000474 	.word	0x20000474
 8004010:	20000428 	.word	0x20000428
 8004014:	2000042c 	.word	0x2000042c
 8004018:	20000488 	.word	0x20000488
 800401c:	20000490 	.word	0x20000490
 8004020:	20000478 	.word	0x20000478
 8004024:	20000374 	.word	0x20000374
 8004028:	20000370 	.word	0x20000370
 800402c:	20000480 	.word	0x20000480
 8004030:	20000484 	.word	0x20000484

08004034 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004034:	b480      	push	{r7}
 8004036:	b087      	sub	sp, #28
 8004038:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800403a:	4b28      	ldr	r3, [pc, #160]	@ (80040dc <vTaskSwitchContext+0xa8>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004042:	4b27      	ldr	r3, [pc, #156]	@ (80040e0 <vTaskSwitchContext+0xac>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004048:	e042      	b.n	80040d0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800404a:	4b25      	ldr	r3, [pc, #148]	@ (80040e0 <vTaskSwitchContext+0xac>)
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004050:	4b24      	ldr	r3, [pc, #144]	@ (80040e4 <vTaskSwitchContext+0xb0>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	fab3 f383 	clz	r3, r3
 800405c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800405e:	7afb      	ldrb	r3, [r7, #11]
 8004060:	f1c3 031f 	rsb	r3, r3, #31
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	4920      	ldr	r1, [pc, #128]	@ (80040e8 <vTaskSwitchContext+0xb4>)
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4613      	mov	r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	4413      	add	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	440b      	add	r3, r1
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10d      	bne.n	8004096 <vTaskSwitchContext+0x62>
	__asm volatile
 800407a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800407e:	b672      	cpsid	i
 8004080:	f383 8811 	msr	BASEPRI, r3
 8004084:	f3bf 8f6f 	isb	sy
 8004088:	f3bf 8f4f 	dsb	sy
 800408c:	b662      	cpsie	i
 800408e:	607b      	str	r3, [r7, #4]
}
 8004090:	bf00      	nop
 8004092:	bf00      	nop
 8004094:	e7fd      	b.n	8004092 <vTaskSwitchContext+0x5e>
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	4613      	mov	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	4413      	add	r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	4a11      	ldr	r2, [pc, #68]	@ (80040e8 <vTaskSwitchContext+0xb4>)
 80040a2:	4413      	add	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	605a      	str	r2, [r3, #4]
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	3308      	adds	r3, #8
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d104      	bne.n	80040c6 <vTaskSwitchContext+0x92>
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4a07      	ldr	r2, [pc, #28]	@ (80040ec <vTaskSwitchContext+0xb8>)
 80040ce:	6013      	str	r3, [r2, #0]
}
 80040d0:	bf00      	nop
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr
 80040dc:	20000498 	.word	0x20000498
 80040e0:	20000484 	.word	0x20000484
 80040e4:	20000478 	.word	0x20000478
 80040e8:	20000374 	.word	0x20000374
 80040ec:	20000370 	.word	0x20000370

080040f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040f8:	f000 f852 	bl	80041a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040fc:	4b06      	ldr	r3, [pc, #24]	@ (8004118 <prvIdleTask+0x28>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d9f9      	bls.n	80040f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004104:	4b05      	ldr	r3, [pc, #20]	@ (800411c <prvIdleTask+0x2c>)
 8004106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004114:	e7f0      	b.n	80040f8 <prvIdleTask+0x8>
 8004116:	bf00      	nop
 8004118:	20000374 	.word	0x20000374
 800411c:	e000ed04 	.word	0xe000ed04

08004120 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004126:	2300      	movs	r3, #0
 8004128:	607b      	str	r3, [r7, #4]
 800412a:	e00c      	b.n	8004146 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4a12      	ldr	r2, [pc, #72]	@ (8004180 <prvInitialiseTaskLists+0x60>)
 8004138:	4413      	add	r3, r2
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff fb1f 	bl	800377e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	3301      	adds	r3, #1
 8004144:	607b      	str	r3, [r7, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2b06      	cmp	r3, #6
 800414a:	d9ef      	bls.n	800412c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800414c:	480d      	ldr	r0, [pc, #52]	@ (8004184 <prvInitialiseTaskLists+0x64>)
 800414e:	f7ff fb16 	bl	800377e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004152:	480d      	ldr	r0, [pc, #52]	@ (8004188 <prvInitialiseTaskLists+0x68>)
 8004154:	f7ff fb13 	bl	800377e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004158:	480c      	ldr	r0, [pc, #48]	@ (800418c <prvInitialiseTaskLists+0x6c>)
 800415a:	f7ff fb10 	bl	800377e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800415e:	480c      	ldr	r0, [pc, #48]	@ (8004190 <prvInitialiseTaskLists+0x70>)
 8004160:	f7ff fb0d 	bl	800377e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004164:	480b      	ldr	r0, [pc, #44]	@ (8004194 <prvInitialiseTaskLists+0x74>)
 8004166:	f7ff fb0a 	bl	800377e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800416a:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <prvInitialiseTaskLists+0x78>)
 800416c:	4a05      	ldr	r2, [pc, #20]	@ (8004184 <prvInitialiseTaskLists+0x64>)
 800416e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004170:	4b0a      	ldr	r3, [pc, #40]	@ (800419c <prvInitialiseTaskLists+0x7c>)
 8004172:	4a05      	ldr	r2, [pc, #20]	@ (8004188 <prvInitialiseTaskLists+0x68>)
 8004174:	601a      	str	r2, [r3, #0]
}
 8004176:	bf00      	nop
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000374 	.word	0x20000374
 8004184:	20000400 	.word	0x20000400
 8004188:	20000414 	.word	0x20000414
 800418c:	20000430 	.word	0x20000430
 8004190:	20000444 	.word	0x20000444
 8004194:	2000045c 	.word	0x2000045c
 8004198:	20000428 	.word	0x20000428
 800419c:	2000042c 	.word	0x2000042c

080041a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041a6:	e019      	b.n	80041dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80041a8:	f000 fa10 	bl	80045cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041ac:	4b10      	ldr	r3, [pc, #64]	@ (80041f0 <prvCheckTasksWaitingTermination+0x50>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	3304      	adds	r3, #4
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7ff fb6a 	bl	8003892 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80041be:	4b0d      	ldr	r3, [pc, #52]	@ (80041f4 <prvCheckTasksWaitingTermination+0x54>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	4a0b      	ldr	r2, [pc, #44]	@ (80041f4 <prvCheckTasksWaitingTermination+0x54>)
 80041c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041c8:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <prvCheckTasksWaitingTermination+0x58>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	3b01      	subs	r3, #1
 80041ce:	4a0a      	ldr	r2, [pc, #40]	@ (80041f8 <prvCheckTasksWaitingTermination+0x58>)
 80041d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041d2:	f000 fa31 	bl	8004638 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f810 	bl	80041fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041dc:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <prvCheckTasksWaitingTermination+0x58>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1e1      	bne.n	80041a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041e4:	bf00      	nop
 80041e6:	bf00      	nop
 80041e8:	3708      	adds	r7, #8
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000444 	.word	0x20000444
 80041f4:	20000470 	.word	0x20000470
 80041f8:	20000458 	.word	0x20000458

080041fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800420a:	2b00      	cmp	r3, #0
 800420c:	d108      	bne.n	8004220 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004212:	4618      	mov	r0, r3
 8004214:	f000 fb90 	bl	8004938 <vPortFree>
				vPortFree( pxTCB );
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fb8d 	bl	8004938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800421e:	e01b      	b.n	8004258 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004226:	2b01      	cmp	r3, #1
 8004228:	d103      	bne.n	8004232 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 fb84 	bl	8004938 <vPortFree>
	}
 8004230:	e012      	b.n	8004258 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004238:	2b02      	cmp	r3, #2
 800423a:	d00d      	beq.n	8004258 <prvDeleteTCB+0x5c>
	__asm volatile
 800423c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004240:	b672      	cpsid	i
 8004242:	f383 8811 	msr	BASEPRI, r3
 8004246:	f3bf 8f6f 	isb	sy
 800424a:	f3bf 8f4f 	dsb	sy
 800424e:	b662      	cpsie	i
 8004250:	60fb      	str	r3, [r7, #12]
}
 8004252:	bf00      	nop
 8004254:	bf00      	nop
 8004256:	e7fd      	b.n	8004254 <prvDeleteTCB+0x58>
	}
 8004258:	bf00      	nop
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004266:	4b0c      	ldr	r3, [pc, #48]	@ (8004298 <prvResetNextTaskUnblockTime+0x38>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d104      	bne.n	800427a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004270:	4b0a      	ldr	r3, [pc, #40]	@ (800429c <prvResetNextTaskUnblockTime+0x3c>)
 8004272:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004276:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004278:	e008      	b.n	800428c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800427a:	4b07      	ldr	r3, [pc, #28]	@ (8004298 <prvResetNextTaskUnblockTime+0x38>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	4a04      	ldr	r2, [pc, #16]	@ (800429c <prvResetNextTaskUnblockTime+0x3c>)
 800428a:	6013      	str	r3, [r2, #0]
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	20000428 	.word	0x20000428
 800429c:	20000490 	.word	0x20000490

080042a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80042a6:	4b0b      	ldr	r3, [pc, #44]	@ (80042d4 <xTaskGetSchedulerState+0x34>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d102      	bne.n	80042b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80042ae:	2301      	movs	r3, #1
 80042b0:	607b      	str	r3, [r7, #4]
 80042b2:	e008      	b.n	80042c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042b4:	4b08      	ldr	r3, [pc, #32]	@ (80042d8 <xTaskGetSchedulerState+0x38>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d102      	bne.n	80042c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80042bc:	2302      	movs	r3, #2
 80042be:	607b      	str	r3, [r7, #4]
 80042c0:	e001      	b.n	80042c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80042c2:	2300      	movs	r3, #0
 80042c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042c6:	687b      	ldr	r3, [r7, #4]
	}
 80042c8:	4618      	mov	r0, r3
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr
 80042d4:	2000047c 	.word	0x2000047c
 80042d8:	20000498 	.word	0x20000498

080042dc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042e6:	4b29      	ldr	r3, [pc, #164]	@ (800438c <prvAddCurrentTaskToDelayedList+0xb0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042ec:	4b28      	ldr	r3, [pc, #160]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3304      	adds	r3, #4
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff facd 	bl	8003892 <uxListRemove>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10b      	bne.n	8004316 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80042fe:	4b24      	ldr	r3, [pc, #144]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	2201      	movs	r2, #1
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43da      	mvns	r2, r3
 800430c:	4b21      	ldr	r3, [pc, #132]	@ (8004394 <prvAddCurrentTaskToDelayedList+0xb8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4013      	ands	r3, r2
 8004312:	4a20      	ldr	r2, [pc, #128]	@ (8004394 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004314:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800431c:	d10a      	bne.n	8004334 <prvAddCurrentTaskToDelayedList+0x58>
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d007      	beq.n	8004334 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004324:	4b1a      	ldr	r3, [pc, #104]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3304      	adds	r3, #4
 800432a:	4619      	mov	r1, r3
 800432c:	481a      	ldr	r0, [pc, #104]	@ (8004398 <prvAddCurrentTaskToDelayedList+0xbc>)
 800432e:	f7ff fa53 	bl	80037d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004332:	e026      	b.n	8004382 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4413      	add	r3, r2
 800433a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800433c:	4b14      	ldr	r3, [pc, #80]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004344:	68ba      	ldr	r2, [r7, #8]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	429a      	cmp	r2, r3
 800434a:	d209      	bcs.n	8004360 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800434c:	4b13      	ldr	r3, [pc, #76]	@ (800439c <prvAddCurrentTaskToDelayedList+0xc0>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b0f      	ldr	r3, [pc, #60]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3304      	adds	r3, #4
 8004356:	4619      	mov	r1, r3
 8004358:	4610      	mov	r0, r2
 800435a:	f7ff fa61 	bl	8003820 <vListInsert>
}
 800435e:	e010      	b.n	8004382 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004360:	4b0f      	ldr	r3, [pc, #60]	@ (80043a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	4b0a      	ldr	r3, [pc, #40]	@ (8004390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	3304      	adds	r3, #4
 800436a:	4619      	mov	r1, r3
 800436c:	4610      	mov	r0, r2
 800436e:	f7ff fa57 	bl	8003820 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004372:	4b0c      	ldr	r3, [pc, #48]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d202      	bcs.n	8004382 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800437c:	4a09      	ldr	r2, [pc, #36]	@ (80043a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	6013      	str	r3, [r2, #0]
}
 8004382:	bf00      	nop
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20000474 	.word	0x20000474
 8004390:	20000370 	.word	0x20000370
 8004394:	20000478 	.word	0x20000478
 8004398:	2000045c 	.word	0x2000045c
 800439c:	2000042c 	.word	0x2000042c
 80043a0:	20000428 	.word	0x20000428
 80043a4:	20000490 	.word	0x20000490

080043a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80043a8:	b480      	push	{r7}
 80043aa:	b085      	sub	sp, #20
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3b04      	subs	r3, #4
 80043b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3b04      	subs	r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	f023 0201 	bic.w	r2, r3, #1
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	3b04      	subs	r3, #4
 80043d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80043d8:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <pxPortInitialiseStack+0x64>)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3b14      	subs	r3, #20
 80043e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	3b04      	subs	r3, #4
 80043ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f06f 0202 	mvn.w	r2, #2
 80043f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	3b20      	subs	r3, #32
 80043fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80043fe:	68fb      	ldr	r3, [r7, #12]
}
 8004400:	4618      	mov	r0, r3
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	08004411 	.word	0x08004411

08004410 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004416:	2300      	movs	r3, #0
 8004418:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800441a:	4b15      	ldr	r3, [pc, #84]	@ (8004470 <prvTaskExitError+0x60>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004422:	d00d      	beq.n	8004440 <prvTaskExitError+0x30>
	__asm volatile
 8004424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004428:	b672      	cpsid	i
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	b662      	cpsie	i
 8004438:	60fb      	str	r3, [r7, #12]
}
 800443a:	bf00      	nop
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <prvTaskExitError+0x2c>
	__asm volatile
 8004440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004444:	b672      	cpsid	i
 8004446:	f383 8811 	msr	BASEPRI, r3
 800444a:	f3bf 8f6f 	isb	sy
 800444e:	f3bf 8f4f 	dsb	sy
 8004452:	b662      	cpsie	i
 8004454:	60bb      	str	r3, [r7, #8]
}
 8004456:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004458:	bf00      	nop
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0fc      	beq.n	800445a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004460:	bf00      	nop
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	2000000c 	.word	0x2000000c
	...

08004480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004480:	4b07      	ldr	r3, [pc, #28]	@ (80044a0 <pxCurrentTCBConst2>)
 8004482:	6819      	ldr	r1, [r3, #0]
 8004484:	6808      	ldr	r0, [r1, #0]
 8004486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800448a:	f380 8809 	msr	PSP, r0
 800448e:	f3bf 8f6f 	isb	sy
 8004492:	f04f 0000 	mov.w	r0, #0
 8004496:	f380 8811 	msr	BASEPRI, r0
 800449a:	4770      	bx	lr
 800449c:	f3af 8000 	nop.w

080044a0 <pxCurrentTCBConst2>:
 80044a0:	20000370 	.word	0x20000370
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop

080044a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80044a8:	4808      	ldr	r0, [pc, #32]	@ (80044cc <prvPortStartFirstTask+0x24>)
 80044aa:	6800      	ldr	r0, [r0, #0]
 80044ac:	6800      	ldr	r0, [r0, #0]
 80044ae:	f380 8808 	msr	MSP, r0
 80044b2:	f04f 0000 	mov.w	r0, #0
 80044b6:	f380 8814 	msr	CONTROL, r0
 80044ba:	b662      	cpsie	i
 80044bc:	b661      	cpsie	f
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	df00      	svc	0
 80044c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80044ca:	bf00      	nop
 80044cc:	e000ed08 	.word	0xe000ed08

080044d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80044d6:	4b37      	ldr	r3, [pc, #220]	@ (80045b4 <xPortStartScheduler+0xe4>)
 80044d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	781b      	ldrb	r3, [r3, #0]
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	22ff      	movs	r2, #255	@ 0xff
 80044e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80044f0:	78fb      	ldrb	r3, [r7, #3]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	4b2f      	ldr	r3, [pc, #188]	@ (80045b8 <xPortStartScheduler+0xe8>)
 80044fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80044fe:	4b2f      	ldr	r3, [pc, #188]	@ (80045bc <xPortStartScheduler+0xec>)
 8004500:	2207      	movs	r2, #7
 8004502:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004504:	e009      	b.n	800451a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004506:	4b2d      	ldr	r3, [pc, #180]	@ (80045bc <xPortStartScheduler+0xec>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3b01      	subs	r3, #1
 800450c:	4a2b      	ldr	r2, [pc, #172]	@ (80045bc <xPortStartScheduler+0xec>)
 800450e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004510:	78fb      	ldrb	r3, [r7, #3]
 8004512:	b2db      	uxtb	r3, r3
 8004514:	005b      	lsls	r3, r3, #1
 8004516:	b2db      	uxtb	r3, r3
 8004518:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800451a:	78fb      	ldrb	r3, [r7, #3]
 800451c:	b2db      	uxtb	r3, r3
 800451e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004522:	2b80      	cmp	r3, #128	@ 0x80
 8004524:	d0ef      	beq.n	8004506 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004526:	4b25      	ldr	r3, [pc, #148]	@ (80045bc <xPortStartScheduler+0xec>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f1c3 0307 	rsb	r3, r3, #7
 800452e:	2b04      	cmp	r3, #4
 8004530:	d00d      	beq.n	800454e <xPortStartScheduler+0x7e>
	__asm volatile
 8004532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004536:	b672      	cpsid	i
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	b662      	cpsie	i
 8004546:	60bb      	str	r3, [r7, #8]
}
 8004548:	bf00      	nop
 800454a:	bf00      	nop
 800454c:	e7fd      	b.n	800454a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800454e:	4b1b      	ldr	r3, [pc, #108]	@ (80045bc <xPortStartScheduler+0xec>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	021b      	lsls	r3, r3, #8
 8004554:	4a19      	ldr	r2, [pc, #100]	@ (80045bc <xPortStartScheduler+0xec>)
 8004556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004558:	4b18      	ldr	r3, [pc, #96]	@ (80045bc <xPortStartScheduler+0xec>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004560:	4a16      	ldr	r2, [pc, #88]	@ (80045bc <xPortStartScheduler+0xec>)
 8004562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	b2da      	uxtb	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800456c:	4b14      	ldr	r3, [pc, #80]	@ (80045c0 <xPortStartScheduler+0xf0>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a13      	ldr	r2, [pc, #76]	@ (80045c0 <xPortStartScheduler+0xf0>)
 8004572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004578:	4b11      	ldr	r3, [pc, #68]	@ (80045c0 <xPortStartScheduler+0xf0>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a10      	ldr	r2, [pc, #64]	@ (80045c0 <xPortStartScheduler+0xf0>)
 800457e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004584:	f000 f8dc 	bl	8004740 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004588:	4b0e      	ldr	r3, [pc, #56]	@ (80045c4 <xPortStartScheduler+0xf4>)
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800458e:	f000 f8fb 	bl	8004788 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004592:	4b0d      	ldr	r3, [pc, #52]	@ (80045c8 <xPortStartScheduler+0xf8>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a0c      	ldr	r2, [pc, #48]	@ (80045c8 <xPortStartScheduler+0xf8>)
 8004598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800459c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800459e:	f7ff ff83 	bl	80044a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80045a2:	f7ff fd47 	bl	8004034 <vTaskSwitchContext>
	prvTaskExitError();
 80045a6:	f7ff ff33 	bl	8004410 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3710      	adds	r7, #16
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	e000e400 	.word	0xe000e400
 80045b8:	2000049c 	.word	0x2000049c
 80045bc:	200004a0 	.word	0x200004a0
 80045c0:	e000ed20 	.word	0xe000ed20
 80045c4:	2000000c 	.word	0x2000000c
 80045c8:	e000ef34 	.word	0xe000ef34

080045cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
	__asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d6:	b672      	cpsid	i
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	b662      	cpsie	i
 80045e6:	607b      	str	r3, [r7, #4]
}
 80045e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80045ea:	4b11      	ldr	r3, [pc, #68]	@ (8004630 <vPortEnterCritical+0x64>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3301      	adds	r3, #1
 80045f0:	4a0f      	ldr	r2, [pc, #60]	@ (8004630 <vPortEnterCritical+0x64>)
 80045f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80045f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004630 <vPortEnterCritical+0x64>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d112      	bne.n	8004622 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80045fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004634 <vPortEnterCritical+0x68>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00d      	beq.n	8004622 <vPortEnterCritical+0x56>
	__asm volatile
 8004606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460a:	b672      	cpsid	i
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	b662      	cpsie	i
 800461a:	603b      	str	r3, [r7, #0]
}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	e7fd      	b.n	800461e <vPortEnterCritical+0x52>
	}
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	2000000c 	.word	0x2000000c
 8004634:	e000ed04 	.word	0xe000ed04

08004638 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800463e:	4b13      	ldr	r3, [pc, #76]	@ (800468c <vPortExitCritical+0x54>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10d      	bne.n	8004662 <vPortExitCritical+0x2a>
	__asm volatile
 8004646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464a:	b672      	cpsid	i
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	b662      	cpsie	i
 800465a:	607b      	str	r3, [r7, #4]
}
 800465c:	bf00      	nop
 800465e:	bf00      	nop
 8004660:	e7fd      	b.n	800465e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8004662:	4b0a      	ldr	r3, [pc, #40]	@ (800468c <vPortExitCritical+0x54>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	3b01      	subs	r3, #1
 8004668:	4a08      	ldr	r2, [pc, #32]	@ (800468c <vPortExitCritical+0x54>)
 800466a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800466c:	4b07      	ldr	r3, [pc, #28]	@ (800468c <vPortExitCritical+0x54>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d105      	bne.n	8004680 <vPortExitCritical+0x48>
 8004674:	2300      	movs	r3, #0
 8004676:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800467e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr
 800468c:	2000000c 	.word	0x2000000c

08004690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004690:	f3ef 8009 	mrs	r0, PSP
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	4b15      	ldr	r3, [pc, #84]	@ (80046f0 <pxCurrentTCBConst>)
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	f01e 0f10 	tst.w	lr, #16
 80046a0:	bf08      	it	eq
 80046a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80046a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046aa:	6010      	str	r0, [r2, #0]
 80046ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80046b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80046b4:	b672      	cpsid	i
 80046b6:	f380 8811 	msr	BASEPRI, r0
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	f3bf 8f6f 	isb	sy
 80046c2:	b662      	cpsie	i
 80046c4:	f7ff fcb6 	bl	8004034 <vTaskSwitchContext>
 80046c8:	f04f 0000 	mov.w	r0, #0
 80046cc:	f380 8811 	msr	BASEPRI, r0
 80046d0:	bc09      	pop	{r0, r3}
 80046d2:	6819      	ldr	r1, [r3, #0]
 80046d4:	6808      	ldr	r0, [r1, #0]
 80046d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046da:	f01e 0f10 	tst.w	lr, #16
 80046de:	bf08      	it	eq
 80046e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80046e4:	f380 8809 	msr	PSP, r0
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop

080046f0 <pxCurrentTCBConst>:
 80046f0:	20000370 	.word	0x20000370
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop

080046f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
	__asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004702:	b672      	cpsid	i
 8004704:	f383 8811 	msr	BASEPRI, r3
 8004708:	f3bf 8f6f 	isb	sy
 800470c:	f3bf 8f4f 	dsb	sy
 8004710:	b662      	cpsie	i
 8004712:	607b      	str	r3, [r7, #4]
}
 8004714:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004716:	f7ff fbd1 	bl	8003ebc <xTaskIncrementTick>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d003      	beq.n	8004728 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004720:	4b06      	ldr	r3, [pc, #24]	@ (800473c <xPortSysTickHandler+0x44>)
 8004722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	2300      	movs	r3, #0
 800472a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	f383 8811 	msr	BASEPRI, r3
}
 8004732:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004734:	bf00      	nop
 8004736:	3708      	adds	r7, #8
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	e000ed04 	.word	0xe000ed04

08004740 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004744:	4b0b      	ldr	r3, [pc, #44]	@ (8004774 <vPortSetupTimerInterrupt+0x34>)
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800474a:	4b0b      	ldr	r3, [pc, #44]	@ (8004778 <vPortSetupTimerInterrupt+0x38>)
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004750:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <vPortSetupTimerInterrupt+0x3c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a0a      	ldr	r2, [pc, #40]	@ (8004780 <vPortSetupTimerInterrupt+0x40>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	099b      	lsrs	r3, r3, #6
 800475c:	4a09      	ldr	r2, [pc, #36]	@ (8004784 <vPortSetupTimerInterrupt+0x44>)
 800475e:	3b01      	subs	r3, #1
 8004760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004762:	4b04      	ldr	r3, [pc, #16]	@ (8004774 <vPortSetupTimerInterrupt+0x34>)
 8004764:	2207      	movs	r2, #7
 8004766:	601a      	str	r2, [r3, #0]
}
 8004768:	bf00      	nop
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	e000e010 	.word	0xe000e010
 8004778:	e000e018 	.word	0xe000e018
 800477c:	20000000 	.word	0x20000000
 8004780:	10624dd3 	.word	0x10624dd3
 8004784:	e000e014 	.word	0xe000e014

08004788 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004788:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004798 <vPortEnableVFP+0x10>
 800478c:	6801      	ldr	r1, [r0, #0]
 800478e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004792:	6001      	str	r1, [r0, #0]
 8004794:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004796:	bf00      	nop
 8004798:	e000ed88 	.word	0xe000ed88

0800479c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08a      	sub	sp, #40	@ 0x28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80047a4:	2300      	movs	r3, #0
 80047a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80047a8:	f7ff fada 	bl	8003d60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80047ac:	4b5d      	ldr	r3, [pc, #372]	@ (8004924 <pvPortMalloc+0x188>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047b4:	f000 f920 	bl	80049f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047b8:	4b5b      	ldr	r3, [pc, #364]	@ (8004928 <pvPortMalloc+0x18c>)
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4013      	ands	r3, r2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f040 8094 	bne.w	80048ee <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d020      	beq.n	800480e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80047cc:	2208      	movs	r2, #8
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4413      	add	r3, r2
 80047d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	f003 0307 	and.w	r3, r3, #7
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d017      	beq.n	800480e <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f023 0307 	bic.w	r3, r3, #7
 80047e4:	3308      	adds	r3, #8
 80047e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00d      	beq.n	800480e <pvPortMalloc+0x72>
	__asm volatile
 80047f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f6:	b672      	cpsid	i
 80047f8:	f383 8811 	msr	BASEPRI, r3
 80047fc:	f3bf 8f6f 	isb	sy
 8004800:	f3bf 8f4f 	dsb	sy
 8004804:	b662      	cpsie	i
 8004806:	617b      	str	r3, [r7, #20]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d06c      	beq.n	80048ee <pvPortMalloc+0x152>
 8004814:	4b45      	ldr	r3, [pc, #276]	@ (800492c <pvPortMalloc+0x190>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	429a      	cmp	r2, r3
 800481c:	d867      	bhi.n	80048ee <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800481e:	4b44      	ldr	r3, [pc, #272]	@ (8004930 <pvPortMalloc+0x194>)
 8004820:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004822:	4b43      	ldr	r3, [pc, #268]	@ (8004930 <pvPortMalloc+0x194>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004828:	e004      	b.n	8004834 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800482a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800482c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	429a      	cmp	r2, r3
 800483c:	d903      	bls.n	8004846 <pvPortMalloc+0xaa>
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1f1      	bne.n	800482a <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004846:	4b37      	ldr	r3, [pc, #220]	@ (8004924 <pvPortMalloc+0x188>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800484c:	429a      	cmp	r2, r3
 800484e:	d04e      	beq.n	80048ee <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2208      	movs	r2, #8
 8004856:	4413      	add	r3, r2
 8004858:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	6a3b      	ldr	r3, [r7, #32]
 8004860:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	1ad2      	subs	r2, r2, r3
 800486a:	2308      	movs	r3, #8
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	429a      	cmp	r2, r3
 8004870:	d922      	bls.n	80048b8 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004872:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4413      	add	r3, r2
 8004878:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00d      	beq.n	80048a0 <pvPortMalloc+0x104>
	__asm volatile
 8004884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004888:	b672      	cpsid	i
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	b662      	cpsie	i
 8004898:	613b      	str	r3, [r7, #16]
}
 800489a:	bf00      	nop
 800489c:	bf00      	nop
 800489e:	e7fd      	b.n	800489c <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	1ad2      	subs	r2, r2, r3
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048b2:	69b8      	ldr	r0, [r7, #24]
 80048b4:	f000 f902 	bl	8004abc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048b8:	4b1c      	ldr	r3, [pc, #112]	@ (800492c <pvPortMalloc+0x190>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	4a1a      	ldr	r2, [pc, #104]	@ (800492c <pvPortMalloc+0x190>)
 80048c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048c6:	4b19      	ldr	r3, [pc, #100]	@ (800492c <pvPortMalloc+0x190>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004934 <pvPortMalloc+0x198>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d203      	bcs.n	80048da <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048d2:	4b16      	ldr	r3, [pc, #88]	@ (800492c <pvPortMalloc+0x190>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a17      	ldr	r2, [pc, #92]	@ (8004934 <pvPortMalloc+0x198>)
 80048d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	4b12      	ldr	r3, [pc, #72]	@ (8004928 <pvPortMalloc+0x18c>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048ee:	f7ff fa45 	bl	8003d7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00d      	beq.n	8004918 <pvPortMalloc+0x17c>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004900:	b672      	cpsid	i
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	b662      	cpsie	i
 8004910:	60fb      	str	r3, [r7, #12]
}
 8004912:	bf00      	nop
 8004914:	bf00      	nop
 8004916:	e7fd      	b.n	8004914 <pvPortMalloc+0x178>
	return pvReturn;
 8004918:	69fb      	ldr	r3, [r7, #28]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3728      	adds	r7, #40	@ 0x28
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	200040ac 	.word	0x200040ac
 8004928:	200040b8 	.word	0x200040b8
 800492c:	200040b0 	.word	0x200040b0
 8004930:	200040a4 	.word	0x200040a4
 8004934:	200040b4 	.word	0x200040b4

08004938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d04e      	beq.n	80049e8 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800494a:	2308      	movs	r3, #8
 800494c:	425b      	negs	r3, r3
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4413      	add	r3, r2
 8004952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	4b24      	ldr	r3, [pc, #144]	@ (80049f0 <vPortFree+0xb8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4013      	ands	r3, r2
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10d      	bne.n	8004982 <vPortFree+0x4a>
	__asm volatile
 8004966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496a:	b672      	cpsid	i
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	b662      	cpsie	i
 800497a:	60fb      	str	r3, [r7, #12]
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	e7fd      	b.n	800497e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00d      	beq.n	80049a6 <vPortFree+0x6e>
	__asm volatile
 800498a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498e:	b672      	cpsid	i
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	b662      	cpsie	i
 800499e:	60bb      	str	r3, [r7, #8]
}
 80049a0:	bf00      	nop
 80049a2:	bf00      	nop
 80049a4:	e7fd      	b.n	80049a2 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <vPortFree+0xb8>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4013      	ands	r3, r2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d019      	beq.n	80049e8 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d115      	bne.n	80049e8 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <vPortFree+0xb8>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	43db      	mvns	r3, r3
 80049c6:	401a      	ands	r2, r3
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049cc:	f7ff f9c8 	bl	8003d60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	4b07      	ldr	r3, [pc, #28]	@ (80049f4 <vPortFree+0xbc>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4413      	add	r3, r2
 80049da:	4a06      	ldr	r2, [pc, #24]	@ (80049f4 <vPortFree+0xbc>)
 80049dc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049de:	6938      	ldr	r0, [r7, #16]
 80049e0:	f000 f86c 	bl	8004abc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80049e4:	f7ff f9ca 	bl	8003d7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049e8:	bf00      	nop
 80049ea:	3718      	adds	r7, #24
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	200040b8 	.word	0x200040b8
 80049f4:	200040b0 	.word	0x200040b0

080049f8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80049fe:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004a02:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a04:	4b27      	ldr	r3, [pc, #156]	@ (8004aa4 <prvHeapInit+0xac>)
 8004a06:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f003 0307 	and.w	r3, r3, #7
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00c      	beq.n	8004a2c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	3307      	adds	r3, #7
 8004a16:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0307 	bic.w	r3, r3, #7
 8004a1e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa4 <prvHeapInit+0xac>)
 8004a28:	4413      	add	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a30:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa8 <prvHeapInit+0xb0>)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a36:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa8 <prvHeapInit+0xb0>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68ba      	ldr	r2, [r7, #8]
 8004a40:	4413      	add	r3, r2
 8004a42:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a44:	2208      	movs	r2, #8
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	1a9b      	subs	r3, r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 0307 	bic.w	r3, r3, #7
 8004a52:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	4a15      	ldr	r2, [pc, #84]	@ (8004aac <prvHeapInit+0xb4>)
 8004a58:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a5a:	4b14      	ldr	r3, [pc, #80]	@ (8004aac <prvHeapInit+0xb4>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a62:	4b12      	ldr	r3, [pc, #72]	@ (8004aac <prvHeapInit+0xb4>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2200      	movs	r2, #0
 8004a68:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	1ad2      	subs	r2, r2, r3
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a78:	4b0c      	ldr	r3, [pc, #48]	@ (8004aac <prvHeapInit+0xb4>)
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	4a0a      	ldr	r2, [pc, #40]	@ (8004ab0 <prvHeapInit+0xb8>)
 8004a86:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	4a09      	ldr	r2, [pc, #36]	@ (8004ab4 <prvHeapInit+0xbc>)
 8004a8e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a90:	4b09      	ldr	r3, [pc, #36]	@ (8004ab8 <prvHeapInit+0xc0>)
 8004a92:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004a96:	601a      	str	r2, [r3, #0]
}
 8004a98:	bf00      	nop
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	200004a4 	.word	0x200004a4
 8004aa8:	200040a4 	.word	0x200040a4
 8004aac:	200040ac 	.word	0x200040ac
 8004ab0:	200040b4 	.word	0x200040b4
 8004ab4:	200040b0 	.word	0x200040b0
 8004ab8:	200040b8 	.word	0x200040b8

08004abc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ac4:	4b28      	ldr	r3, [pc, #160]	@ (8004b68 <prvInsertBlockIntoFreeList+0xac>)
 8004ac6:	60fb      	str	r3, [r7, #12]
 8004ac8:	e002      	b.n	8004ad0 <prvInsertBlockIntoFreeList+0x14>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d8f7      	bhi.n	8004aca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	68ba      	ldr	r2, [r7, #8]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d108      	bne.n	8004afe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	441a      	add	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	441a      	add	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d118      	bne.n	8004b44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4b15      	ldr	r3, [pc, #84]	@ (8004b6c <prvInsertBlockIntoFreeList+0xb0>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d00d      	beq.n	8004b3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	441a      	add	r2, r3
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	e008      	b.n	8004b4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b6c <prvInsertBlockIntoFreeList+0xb0>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e003      	b.n	8004b4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d002      	beq.n	8004b5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b5a:	bf00      	nop
 8004b5c:	3714      	adds	r7, #20
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	200040a4 	.word	0x200040a4
 8004b6c:	200040ac 	.word	0x200040ac

08004b70 <std>:
 8004b70:	2300      	movs	r3, #0
 8004b72:	b510      	push	{r4, lr}
 8004b74:	4604      	mov	r4, r0
 8004b76:	e9c0 3300 	strd	r3, r3, [r0]
 8004b7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b7e:	6083      	str	r3, [r0, #8]
 8004b80:	8181      	strh	r1, [r0, #12]
 8004b82:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b84:	81c2      	strh	r2, [r0, #14]
 8004b86:	6183      	str	r3, [r0, #24]
 8004b88:	4619      	mov	r1, r3
 8004b8a:	2208      	movs	r2, #8
 8004b8c:	305c      	adds	r0, #92	@ 0x5c
 8004b8e:	f000 f906 	bl	8004d9e <memset>
 8004b92:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc8 <std+0x58>)
 8004b94:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b96:	4b0d      	ldr	r3, [pc, #52]	@ (8004bcc <std+0x5c>)
 8004b98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd0 <std+0x60>)
 8004b9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd4 <std+0x64>)
 8004ba0:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd8 <std+0x68>)
 8004ba4:	6224      	str	r4, [r4, #32]
 8004ba6:	429c      	cmp	r4, r3
 8004ba8:	d006      	beq.n	8004bb8 <std+0x48>
 8004baa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004bae:	4294      	cmp	r4, r2
 8004bb0:	d002      	beq.n	8004bb8 <std+0x48>
 8004bb2:	33d0      	adds	r3, #208	@ 0xd0
 8004bb4:	429c      	cmp	r4, r3
 8004bb6:	d105      	bne.n	8004bc4 <std+0x54>
 8004bb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004bbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bc0:	f000 b966 	b.w	8004e90 <__retarget_lock_init_recursive>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	bf00      	nop
 8004bc8:	08004d19 	.word	0x08004d19
 8004bcc:	08004d3b 	.word	0x08004d3b
 8004bd0:	08004d73 	.word	0x08004d73
 8004bd4:	08004d97 	.word	0x08004d97
 8004bd8:	200040bc 	.word	0x200040bc

08004bdc <stdio_exit_handler>:
 8004bdc:	4a02      	ldr	r2, [pc, #8]	@ (8004be8 <stdio_exit_handler+0xc>)
 8004bde:	4903      	ldr	r1, [pc, #12]	@ (8004bec <stdio_exit_handler+0x10>)
 8004be0:	4803      	ldr	r0, [pc, #12]	@ (8004bf0 <stdio_exit_handler+0x14>)
 8004be2:	f000 b869 	b.w	8004cb8 <_fwalk_sglue>
 8004be6:	bf00      	nop
 8004be8:	20000010 	.word	0x20000010
 8004bec:	0800572d 	.word	0x0800572d
 8004bf0:	20000020 	.word	0x20000020

08004bf4 <cleanup_stdio>:
 8004bf4:	6841      	ldr	r1, [r0, #4]
 8004bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8004c28 <cleanup_stdio+0x34>)
 8004bf8:	4299      	cmp	r1, r3
 8004bfa:	b510      	push	{r4, lr}
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	d001      	beq.n	8004c04 <cleanup_stdio+0x10>
 8004c00:	f000 fd94 	bl	800572c <_fflush_r>
 8004c04:	68a1      	ldr	r1, [r4, #8]
 8004c06:	4b09      	ldr	r3, [pc, #36]	@ (8004c2c <cleanup_stdio+0x38>)
 8004c08:	4299      	cmp	r1, r3
 8004c0a:	d002      	beq.n	8004c12 <cleanup_stdio+0x1e>
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f000 fd8d 	bl	800572c <_fflush_r>
 8004c12:	68e1      	ldr	r1, [r4, #12]
 8004c14:	4b06      	ldr	r3, [pc, #24]	@ (8004c30 <cleanup_stdio+0x3c>)
 8004c16:	4299      	cmp	r1, r3
 8004c18:	d004      	beq.n	8004c24 <cleanup_stdio+0x30>
 8004c1a:	4620      	mov	r0, r4
 8004c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c20:	f000 bd84 	b.w	800572c <_fflush_r>
 8004c24:	bd10      	pop	{r4, pc}
 8004c26:	bf00      	nop
 8004c28:	200040bc 	.word	0x200040bc
 8004c2c:	20004124 	.word	0x20004124
 8004c30:	2000418c 	.word	0x2000418c

08004c34 <global_stdio_init.part.0>:
 8004c34:	b510      	push	{r4, lr}
 8004c36:	4b0b      	ldr	r3, [pc, #44]	@ (8004c64 <global_stdio_init.part.0+0x30>)
 8004c38:	4c0b      	ldr	r4, [pc, #44]	@ (8004c68 <global_stdio_init.part.0+0x34>)
 8004c3a:	4a0c      	ldr	r2, [pc, #48]	@ (8004c6c <global_stdio_init.part.0+0x38>)
 8004c3c:	601a      	str	r2, [r3, #0]
 8004c3e:	4620      	mov	r0, r4
 8004c40:	2200      	movs	r2, #0
 8004c42:	2104      	movs	r1, #4
 8004c44:	f7ff ff94 	bl	8004b70 <std>
 8004c48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	2109      	movs	r1, #9
 8004c50:	f7ff ff8e 	bl	8004b70 <std>
 8004c54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c58:	2202      	movs	r2, #2
 8004c5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c5e:	2112      	movs	r1, #18
 8004c60:	f7ff bf86 	b.w	8004b70 <std>
 8004c64:	200041f4 	.word	0x200041f4
 8004c68:	200040bc 	.word	0x200040bc
 8004c6c:	08004bdd 	.word	0x08004bdd

08004c70 <__sfp_lock_acquire>:
 8004c70:	4801      	ldr	r0, [pc, #4]	@ (8004c78 <__sfp_lock_acquire+0x8>)
 8004c72:	f000 b90e 	b.w	8004e92 <__retarget_lock_acquire_recursive>
 8004c76:	bf00      	nop
 8004c78:	200041fd 	.word	0x200041fd

08004c7c <__sfp_lock_release>:
 8004c7c:	4801      	ldr	r0, [pc, #4]	@ (8004c84 <__sfp_lock_release+0x8>)
 8004c7e:	f000 b909 	b.w	8004e94 <__retarget_lock_release_recursive>
 8004c82:	bf00      	nop
 8004c84:	200041fd 	.word	0x200041fd

08004c88 <__sinit>:
 8004c88:	b510      	push	{r4, lr}
 8004c8a:	4604      	mov	r4, r0
 8004c8c:	f7ff fff0 	bl	8004c70 <__sfp_lock_acquire>
 8004c90:	6a23      	ldr	r3, [r4, #32]
 8004c92:	b11b      	cbz	r3, 8004c9c <__sinit+0x14>
 8004c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c98:	f7ff bff0 	b.w	8004c7c <__sfp_lock_release>
 8004c9c:	4b04      	ldr	r3, [pc, #16]	@ (8004cb0 <__sinit+0x28>)
 8004c9e:	6223      	str	r3, [r4, #32]
 8004ca0:	4b04      	ldr	r3, [pc, #16]	@ (8004cb4 <__sinit+0x2c>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1f5      	bne.n	8004c94 <__sinit+0xc>
 8004ca8:	f7ff ffc4 	bl	8004c34 <global_stdio_init.part.0>
 8004cac:	e7f2      	b.n	8004c94 <__sinit+0xc>
 8004cae:	bf00      	nop
 8004cb0:	08004bf5 	.word	0x08004bf5
 8004cb4:	200041f4 	.word	0x200041f4

08004cb8 <_fwalk_sglue>:
 8004cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cbc:	4607      	mov	r7, r0
 8004cbe:	4688      	mov	r8, r1
 8004cc0:	4614      	mov	r4, r2
 8004cc2:	2600      	movs	r6, #0
 8004cc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cc8:	f1b9 0901 	subs.w	r9, r9, #1
 8004ccc:	d505      	bpl.n	8004cda <_fwalk_sglue+0x22>
 8004cce:	6824      	ldr	r4, [r4, #0]
 8004cd0:	2c00      	cmp	r4, #0
 8004cd2:	d1f7      	bne.n	8004cc4 <_fwalk_sglue+0xc>
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cda:	89ab      	ldrh	r3, [r5, #12]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d907      	bls.n	8004cf0 <_fwalk_sglue+0x38>
 8004ce0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	d003      	beq.n	8004cf0 <_fwalk_sglue+0x38>
 8004ce8:	4629      	mov	r1, r5
 8004cea:	4638      	mov	r0, r7
 8004cec:	47c0      	blx	r8
 8004cee:	4306      	orrs	r6, r0
 8004cf0:	3568      	adds	r5, #104	@ 0x68
 8004cf2:	e7e9      	b.n	8004cc8 <_fwalk_sglue+0x10>

08004cf4 <iprintf>:
 8004cf4:	b40f      	push	{r0, r1, r2, r3}
 8004cf6:	b507      	push	{r0, r1, r2, lr}
 8004cf8:	4906      	ldr	r1, [pc, #24]	@ (8004d14 <iprintf+0x20>)
 8004cfa:	ab04      	add	r3, sp, #16
 8004cfc:	6808      	ldr	r0, [r1, #0]
 8004cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d02:	6881      	ldr	r1, [r0, #8]
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	f000 f9e9 	bl	80050dc <_vfiprintf_r>
 8004d0a:	b003      	add	sp, #12
 8004d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d10:	b004      	add	sp, #16
 8004d12:	4770      	bx	lr
 8004d14:	2000001c 	.word	0x2000001c

08004d18 <__sread>:
 8004d18:	b510      	push	{r4, lr}
 8004d1a:	460c      	mov	r4, r1
 8004d1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d20:	f000 f868 	bl	8004df4 <_read_r>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	bfab      	itete	ge
 8004d28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d2a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d2c:	181b      	addge	r3, r3, r0
 8004d2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d32:	bfac      	ite	ge
 8004d34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d36:	81a3      	strhlt	r3, [r4, #12]
 8004d38:	bd10      	pop	{r4, pc}

08004d3a <__swrite>:
 8004d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d3e:	461f      	mov	r7, r3
 8004d40:	898b      	ldrh	r3, [r1, #12]
 8004d42:	05db      	lsls	r3, r3, #23
 8004d44:	4605      	mov	r5, r0
 8004d46:	460c      	mov	r4, r1
 8004d48:	4616      	mov	r6, r2
 8004d4a:	d505      	bpl.n	8004d58 <__swrite+0x1e>
 8004d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d50:	2302      	movs	r3, #2
 8004d52:	2200      	movs	r2, #0
 8004d54:	f000 f83c 	bl	8004dd0 <_lseek_r>
 8004d58:	89a3      	ldrh	r3, [r4, #12]
 8004d5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d62:	81a3      	strh	r3, [r4, #12]
 8004d64:	4632      	mov	r2, r6
 8004d66:	463b      	mov	r3, r7
 8004d68:	4628      	mov	r0, r5
 8004d6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d6e:	f000 b853 	b.w	8004e18 <_write_r>

08004d72 <__sseek>:
 8004d72:	b510      	push	{r4, lr}
 8004d74:	460c      	mov	r4, r1
 8004d76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d7a:	f000 f829 	bl	8004dd0 <_lseek_r>
 8004d7e:	1c43      	adds	r3, r0, #1
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	bf15      	itete	ne
 8004d84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004d8e:	81a3      	strheq	r3, [r4, #12]
 8004d90:	bf18      	it	ne
 8004d92:	81a3      	strhne	r3, [r4, #12]
 8004d94:	bd10      	pop	{r4, pc}

08004d96 <__sclose>:
 8004d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d9a:	f000 b809 	b.w	8004db0 <_close_r>

08004d9e <memset>:
 8004d9e:	4402      	add	r2, r0
 8004da0:	4603      	mov	r3, r0
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d100      	bne.n	8004da8 <memset+0xa>
 8004da6:	4770      	bx	lr
 8004da8:	f803 1b01 	strb.w	r1, [r3], #1
 8004dac:	e7f9      	b.n	8004da2 <memset+0x4>
	...

08004db0 <_close_r>:
 8004db0:	b538      	push	{r3, r4, r5, lr}
 8004db2:	4d06      	ldr	r5, [pc, #24]	@ (8004dcc <_close_r+0x1c>)
 8004db4:	2300      	movs	r3, #0
 8004db6:	4604      	mov	r4, r0
 8004db8:	4608      	mov	r0, r1
 8004dba:	602b      	str	r3, [r5, #0]
 8004dbc:	f7fc fa15 	bl	80011ea <_close>
 8004dc0:	1c43      	adds	r3, r0, #1
 8004dc2:	d102      	bne.n	8004dca <_close_r+0x1a>
 8004dc4:	682b      	ldr	r3, [r5, #0]
 8004dc6:	b103      	cbz	r3, 8004dca <_close_r+0x1a>
 8004dc8:	6023      	str	r3, [r4, #0]
 8004dca:	bd38      	pop	{r3, r4, r5, pc}
 8004dcc:	200041f8 	.word	0x200041f8

08004dd0 <_lseek_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4d07      	ldr	r5, [pc, #28]	@ (8004df0 <_lseek_r+0x20>)
 8004dd4:	4604      	mov	r4, r0
 8004dd6:	4608      	mov	r0, r1
 8004dd8:	4611      	mov	r1, r2
 8004dda:	2200      	movs	r2, #0
 8004ddc:	602a      	str	r2, [r5, #0]
 8004dde:	461a      	mov	r2, r3
 8004de0:	f7fc fa2a 	bl	8001238 <_lseek>
 8004de4:	1c43      	adds	r3, r0, #1
 8004de6:	d102      	bne.n	8004dee <_lseek_r+0x1e>
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	b103      	cbz	r3, 8004dee <_lseek_r+0x1e>
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	bd38      	pop	{r3, r4, r5, pc}
 8004df0:	200041f8 	.word	0x200041f8

08004df4 <_read_r>:
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4d07      	ldr	r5, [pc, #28]	@ (8004e14 <_read_r+0x20>)
 8004df8:	4604      	mov	r4, r0
 8004dfa:	4608      	mov	r0, r1
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	2200      	movs	r2, #0
 8004e00:	602a      	str	r2, [r5, #0]
 8004e02:	461a      	mov	r2, r3
 8004e04:	f7fc f9b8 	bl	8001178 <_read>
 8004e08:	1c43      	adds	r3, r0, #1
 8004e0a:	d102      	bne.n	8004e12 <_read_r+0x1e>
 8004e0c:	682b      	ldr	r3, [r5, #0]
 8004e0e:	b103      	cbz	r3, 8004e12 <_read_r+0x1e>
 8004e10:	6023      	str	r3, [r4, #0]
 8004e12:	bd38      	pop	{r3, r4, r5, pc}
 8004e14:	200041f8 	.word	0x200041f8

08004e18 <_write_r>:
 8004e18:	b538      	push	{r3, r4, r5, lr}
 8004e1a:	4d07      	ldr	r5, [pc, #28]	@ (8004e38 <_write_r+0x20>)
 8004e1c:	4604      	mov	r4, r0
 8004e1e:	4608      	mov	r0, r1
 8004e20:	4611      	mov	r1, r2
 8004e22:	2200      	movs	r2, #0
 8004e24:	602a      	str	r2, [r5, #0]
 8004e26:	461a      	mov	r2, r3
 8004e28:	f7fc f9c3 	bl	80011b2 <_write>
 8004e2c:	1c43      	adds	r3, r0, #1
 8004e2e:	d102      	bne.n	8004e36 <_write_r+0x1e>
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	b103      	cbz	r3, 8004e36 <_write_r+0x1e>
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	200041f8 	.word	0x200041f8

08004e3c <__errno>:
 8004e3c:	4b01      	ldr	r3, [pc, #4]	@ (8004e44 <__errno+0x8>)
 8004e3e:	6818      	ldr	r0, [r3, #0]
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	2000001c 	.word	0x2000001c

08004e48 <__libc_init_array>:
 8004e48:	b570      	push	{r4, r5, r6, lr}
 8004e4a:	4d0d      	ldr	r5, [pc, #52]	@ (8004e80 <__libc_init_array+0x38>)
 8004e4c:	4c0d      	ldr	r4, [pc, #52]	@ (8004e84 <__libc_init_array+0x3c>)
 8004e4e:	1b64      	subs	r4, r4, r5
 8004e50:	10a4      	asrs	r4, r4, #2
 8004e52:	2600      	movs	r6, #0
 8004e54:	42a6      	cmp	r6, r4
 8004e56:	d109      	bne.n	8004e6c <__libc_init_array+0x24>
 8004e58:	4d0b      	ldr	r5, [pc, #44]	@ (8004e88 <__libc_init_array+0x40>)
 8004e5a:	4c0c      	ldr	r4, [pc, #48]	@ (8004e8c <__libc_init_array+0x44>)
 8004e5c:	f000 fdb6 	bl	80059cc <_init>
 8004e60:	1b64      	subs	r4, r4, r5
 8004e62:	10a4      	asrs	r4, r4, #2
 8004e64:	2600      	movs	r6, #0
 8004e66:	42a6      	cmp	r6, r4
 8004e68:	d105      	bne.n	8004e76 <__libc_init_array+0x2e>
 8004e6a:	bd70      	pop	{r4, r5, r6, pc}
 8004e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e70:	4798      	blx	r3
 8004e72:	3601      	adds	r6, #1
 8004e74:	e7ee      	b.n	8004e54 <__libc_init_array+0xc>
 8004e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e7a:	4798      	blx	r3
 8004e7c:	3601      	adds	r6, #1
 8004e7e:	e7f2      	b.n	8004e66 <__libc_init_array+0x1e>
 8004e80:	08005a80 	.word	0x08005a80
 8004e84:	08005a80 	.word	0x08005a80
 8004e88:	08005a80 	.word	0x08005a80
 8004e8c:	08005a84 	.word	0x08005a84

08004e90 <__retarget_lock_init_recursive>:
 8004e90:	4770      	bx	lr

08004e92 <__retarget_lock_acquire_recursive>:
 8004e92:	4770      	bx	lr

08004e94 <__retarget_lock_release_recursive>:
 8004e94:	4770      	bx	lr
	...

08004e98 <_free_r>:
 8004e98:	b538      	push	{r3, r4, r5, lr}
 8004e9a:	4605      	mov	r5, r0
 8004e9c:	2900      	cmp	r1, #0
 8004e9e:	d041      	beq.n	8004f24 <_free_r+0x8c>
 8004ea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ea4:	1f0c      	subs	r4, r1, #4
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	bfb8      	it	lt
 8004eaa:	18e4      	addlt	r4, r4, r3
 8004eac:	f000 f8e0 	bl	8005070 <__malloc_lock>
 8004eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8004f28 <_free_r+0x90>)
 8004eb2:	6813      	ldr	r3, [r2, #0]
 8004eb4:	b933      	cbnz	r3, 8004ec4 <_free_r+0x2c>
 8004eb6:	6063      	str	r3, [r4, #4]
 8004eb8:	6014      	str	r4, [r2, #0]
 8004eba:	4628      	mov	r0, r5
 8004ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ec0:	f000 b8dc 	b.w	800507c <__malloc_unlock>
 8004ec4:	42a3      	cmp	r3, r4
 8004ec6:	d908      	bls.n	8004eda <_free_r+0x42>
 8004ec8:	6820      	ldr	r0, [r4, #0]
 8004eca:	1821      	adds	r1, r4, r0
 8004ecc:	428b      	cmp	r3, r1
 8004ece:	bf01      	itttt	eq
 8004ed0:	6819      	ldreq	r1, [r3, #0]
 8004ed2:	685b      	ldreq	r3, [r3, #4]
 8004ed4:	1809      	addeq	r1, r1, r0
 8004ed6:	6021      	streq	r1, [r4, #0]
 8004ed8:	e7ed      	b.n	8004eb6 <_free_r+0x1e>
 8004eda:	461a      	mov	r2, r3
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	b10b      	cbz	r3, 8004ee4 <_free_r+0x4c>
 8004ee0:	42a3      	cmp	r3, r4
 8004ee2:	d9fa      	bls.n	8004eda <_free_r+0x42>
 8004ee4:	6811      	ldr	r1, [r2, #0]
 8004ee6:	1850      	adds	r0, r2, r1
 8004ee8:	42a0      	cmp	r0, r4
 8004eea:	d10b      	bne.n	8004f04 <_free_r+0x6c>
 8004eec:	6820      	ldr	r0, [r4, #0]
 8004eee:	4401      	add	r1, r0
 8004ef0:	1850      	adds	r0, r2, r1
 8004ef2:	4283      	cmp	r3, r0
 8004ef4:	6011      	str	r1, [r2, #0]
 8004ef6:	d1e0      	bne.n	8004eba <_free_r+0x22>
 8004ef8:	6818      	ldr	r0, [r3, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	6053      	str	r3, [r2, #4]
 8004efe:	4408      	add	r0, r1
 8004f00:	6010      	str	r0, [r2, #0]
 8004f02:	e7da      	b.n	8004eba <_free_r+0x22>
 8004f04:	d902      	bls.n	8004f0c <_free_r+0x74>
 8004f06:	230c      	movs	r3, #12
 8004f08:	602b      	str	r3, [r5, #0]
 8004f0a:	e7d6      	b.n	8004eba <_free_r+0x22>
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	1821      	adds	r1, r4, r0
 8004f10:	428b      	cmp	r3, r1
 8004f12:	bf04      	itt	eq
 8004f14:	6819      	ldreq	r1, [r3, #0]
 8004f16:	685b      	ldreq	r3, [r3, #4]
 8004f18:	6063      	str	r3, [r4, #4]
 8004f1a:	bf04      	itt	eq
 8004f1c:	1809      	addeq	r1, r1, r0
 8004f1e:	6021      	streq	r1, [r4, #0]
 8004f20:	6054      	str	r4, [r2, #4]
 8004f22:	e7ca      	b.n	8004eba <_free_r+0x22>
 8004f24:	bd38      	pop	{r3, r4, r5, pc}
 8004f26:	bf00      	nop
 8004f28:	20004204 	.word	0x20004204

08004f2c <sbrk_aligned>:
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	4e0f      	ldr	r6, [pc, #60]	@ (8004f6c <sbrk_aligned+0x40>)
 8004f30:	460c      	mov	r4, r1
 8004f32:	6831      	ldr	r1, [r6, #0]
 8004f34:	4605      	mov	r5, r0
 8004f36:	b911      	cbnz	r1, 8004f3e <sbrk_aligned+0x12>
 8004f38:	f000 fcb4 	bl	80058a4 <_sbrk_r>
 8004f3c:	6030      	str	r0, [r6, #0]
 8004f3e:	4621      	mov	r1, r4
 8004f40:	4628      	mov	r0, r5
 8004f42:	f000 fcaf 	bl	80058a4 <_sbrk_r>
 8004f46:	1c43      	adds	r3, r0, #1
 8004f48:	d103      	bne.n	8004f52 <sbrk_aligned+0x26>
 8004f4a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004f4e:	4620      	mov	r0, r4
 8004f50:	bd70      	pop	{r4, r5, r6, pc}
 8004f52:	1cc4      	adds	r4, r0, #3
 8004f54:	f024 0403 	bic.w	r4, r4, #3
 8004f58:	42a0      	cmp	r0, r4
 8004f5a:	d0f8      	beq.n	8004f4e <sbrk_aligned+0x22>
 8004f5c:	1a21      	subs	r1, r4, r0
 8004f5e:	4628      	mov	r0, r5
 8004f60:	f000 fca0 	bl	80058a4 <_sbrk_r>
 8004f64:	3001      	adds	r0, #1
 8004f66:	d1f2      	bne.n	8004f4e <sbrk_aligned+0x22>
 8004f68:	e7ef      	b.n	8004f4a <sbrk_aligned+0x1e>
 8004f6a:	bf00      	nop
 8004f6c:	20004200 	.word	0x20004200

08004f70 <_malloc_r>:
 8004f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f74:	1ccd      	adds	r5, r1, #3
 8004f76:	f025 0503 	bic.w	r5, r5, #3
 8004f7a:	3508      	adds	r5, #8
 8004f7c:	2d0c      	cmp	r5, #12
 8004f7e:	bf38      	it	cc
 8004f80:	250c      	movcc	r5, #12
 8004f82:	2d00      	cmp	r5, #0
 8004f84:	4606      	mov	r6, r0
 8004f86:	db01      	blt.n	8004f8c <_malloc_r+0x1c>
 8004f88:	42a9      	cmp	r1, r5
 8004f8a:	d904      	bls.n	8004f96 <_malloc_r+0x26>
 8004f8c:	230c      	movs	r3, #12
 8004f8e:	6033      	str	r3, [r6, #0]
 8004f90:	2000      	movs	r0, #0
 8004f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800506c <_malloc_r+0xfc>
 8004f9a:	f000 f869 	bl	8005070 <__malloc_lock>
 8004f9e:	f8d8 3000 	ldr.w	r3, [r8]
 8004fa2:	461c      	mov	r4, r3
 8004fa4:	bb44      	cbnz	r4, 8004ff8 <_malloc_r+0x88>
 8004fa6:	4629      	mov	r1, r5
 8004fa8:	4630      	mov	r0, r6
 8004faa:	f7ff ffbf 	bl	8004f2c <sbrk_aligned>
 8004fae:	1c43      	adds	r3, r0, #1
 8004fb0:	4604      	mov	r4, r0
 8004fb2:	d158      	bne.n	8005066 <_malloc_r+0xf6>
 8004fb4:	f8d8 4000 	ldr.w	r4, [r8]
 8004fb8:	4627      	mov	r7, r4
 8004fba:	2f00      	cmp	r7, #0
 8004fbc:	d143      	bne.n	8005046 <_malloc_r+0xd6>
 8004fbe:	2c00      	cmp	r4, #0
 8004fc0:	d04b      	beq.n	800505a <_malloc_r+0xea>
 8004fc2:	6823      	ldr	r3, [r4, #0]
 8004fc4:	4639      	mov	r1, r7
 8004fc6:	4630      	mov	r0, r6
 8004fc8:	eb04 0903 	add.w	r9, r4, r3
 8004fcc:	f000 fc6a 	bl	80058a4 <_sbrk_r>
 8004fd0:	4581      	cmp	r9, r0
 8004fd2:	d142      	bne.n	800505a <_malloc_r+0xea>
 8004fd4:	6821      	ldr	r1, [r4, #0]
 8004fd6:	1a6d      	subs	r5, r5, r1
 8004fd8:	4629      	mov	r1, r5
 8004fda:	4630      	mov	r0, r6
 8004fdc:	f7ff ffa6 	bl	8004f2c <sbrk_aligned>
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d03a      	beq.n	800505a <_malloc_r+0xea>
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	442b      	add	r3, r5
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	f8d8 3000 	ldr.w	r3, [r8]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	bb62      	cbnz	r2, 800504c <_malloc_r+0xdc>
 8004ff2:	f8c8 7000 	str.w	r7, [r8]
 8004ff6:	e00f      	b.n	8005018 <_malloc_r+0xa8>
 8004ff8:	6822      	ldr	r2, [r4, #0]
 8004ffa:	1b52      	subs	r2, r2, r5
 8004ffc:	d420      	bmi.n	8005040 <_malloc_r+0xd0>
 8004ffe:	2a0b      	cmp	r2, #11
 8005000:	d917      	bls.n	8005032 <_malloc_r+0xc2>
 8005002:	1961      	adds	r1, r4, r5
 8005004:	42a3      	cmp	r3, r4
 8005006:	6025      	str	r5, [r4, #0]
 8005008:	bf18      	it	ne
 800500a:	6059      	strne	r1, [r3, #4]
 800500c:	6863      	ldr	r3, [r4, #4]
 800500e:	bf08      	it	eq
 8005010:	f8c8 1000 	streq.w	r1, [r8]
 8005014:	5162      	str	r2, [r4, r5]
 8005016:	604b      	str	r3, [r1, #4]
 8005018:	4630      	mov	r0, r6
 800501a:	f000 f82f 	bl	800507c <__malloc_unlock>
 800501e:	f104 000b 	add.w	r0, r4, #11
 8005022:	1d23      	adds	r3, r4, #4
 8005024:	f020 0007 	bic.w	r0, r0, #7
 8005028:	1ac2      	subs	r2, r0, r3
 800502a:	bf1c      	itt	ne
 800502c:	1a1b      	subne	r3, r3, r0
 800502e:	50a3      	strne	r3, [r4, r2]
 8005030:	e7af      	b.n	8004f92 <_malloc_r+0x22>
 8005032:	6862      	ldr	r2, [r4, #4]
 8005034:	42a3      	cmp	r3, r4
 8005036:	bf0c      	ite	eq
 8005038:	f8c8 2000 	streq.w	r2, [r8]
 800503c:	605a      	strne	r2, [r3, #4]
 800503e:	e7eb      	b.n	8005018 <_malloc_r+0xa8>
 8005040:	4623      	mov	r3, r4
 8005042:	6864      	ldr	r4, [r4, #4]
 8005044:	e7ae      	b.n	8004fa4 <_malloc_r+0x34>
 8005046:	463c      	mov	r4, r7
 8005048:	687f      	ldr	r7, [r7, #4]
 800504a:	e7b6      	b.n	8004fba <_malloc_r+0x4a>
 800504c:	461a      	mov	r2, r3
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	42a3      	cmp	r3, r4
 8005052:	d1fb      	bne.n	800504c <_malloc_r+0xdc>
 8005054:	2300      	movs	r3, #0
 8005056:	6053      	str	r3, [r2, #4]
 8005058:	e7de      	b.n	8005018 <_malloc_r+0xa8>
 800505a:	230c      	movs	r3, #12
 800505c:	6033      	str	r3, [r6, #0]
 800505e:	4630      	mov	r0, r6
 8005060:	f000 f80c 	bl	800507c <__malloc_unlock>
 8005064:	e794      	b.n	8004f90 <_malloc_r+0x20>
 8005066:	6005      	str	r5, [r0, #0]
 8005068:	e7d6      	b.n	8005018 <_malloc_r+0xa8>
 800506a:	bf00      	nop
 800506c:	20004204 	.word	0x20004204

08005070 <__malloc_lock>:
 8005070:	4801      	ldr	r0, [pc, #4]	@ (8005078 <__malloc_lock+0x8>)
 8005072:	f7ff bf0e 	b.w	8004e92 <__retarget_lock_acquire_recursive>
 8005076:	bf00      	nop
 8005078:	200041fc 	.word	0x200041fc

0800507c <__malloc_unlock>:
 800507c:	4801      	ldr	r0, [pc, #4]	@ (8005084 <__malloc_unlock+0x8>)
 800507e:	f7ff bf09 	b.w	8004e94 <__retarget_lock_release_recursive>
 8005082:	bf00      	nop
 8005084:	200041fc 	.word	0x200041fc

08005088 <__sfputc_r>:
 8005088:	6893      	ldr	r3, [r2, #8]
 800508a:	3b01      	subs	r3, #1
 800508c:	2b00      	cmp	r3, #0
 800508e:	b410      	push	{r4}
 8005090:	6093      	str	r3, [r2, #8]
 8005092:	da08      	bge.n	80050a6 <__sfputc_r+0x1e>
 8005094:	6994      	ldr	r4, [r2, #24]
 8005096:	42a3      	cmp	r3, r4
 8005098:	db01      	blt.n	800509e <__sfputc_r+0x16>
 800509a:	290a      	cmp	r1, #10
 800509c:	d103      	bne.n	80050a6 <__sfputc_r+0x1e>
 800509e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050a2:	f000 bb6b 	b.w	800577c <__swbuf_r>
 80050a6:	6813      	ldr	r3, [r2, #0]
 80050a8:	1c58      	adds	r0, r3, #1
 80050aa:	6010      	str	r0, [r2, #0]
 80050ac:	7019      	strb	r1, [r3, #0]
 80050ae:	4608      	mov	r0, r1
 80050b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <__sfputs_r>:
 80050b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b8:	4606      	mov	r6, r0
 80050ba:	460f      	mov	r7, r1
 80050bc:	4614      	mov	r4, r2
 80050be:	18d5      	adds	r5, r2, r3
 80050c0:	42ac      	cmp	r4, r5
 80050c2:	d101      	bne.n	80050c8 <__sfputs_r+0x12>
 80050c4:	2000      	movs	r0, #0
 80050c6:	e007      	b.n	80050d8 <__sfputs_r+0x22>
 80050c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050cc:	463a      	mov	r2, r7
 80050ce:	4630      	mov	r0, r6
 80050d0:	f7ff ffda 	bl	8005088 <__sfputc_r>
 80050d4:	1c43      	adds	r3, r0, #1
 80050d6:	d1f3      	bne.n	80050c0 <__sfputs_r+0xa>
 80050d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080050dc <_vfiprintf_r>:
 80050dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e0:	460d      	mov	r5, r1
 80050e2:	b09d      	sub	sp, #116	@ 0x74
 80050e4:	4614      	mov	r4, r2
 80050e6:	4698      	mov	r8, r3
 80050e8:	4606      	mov	r6, r0
 80050ea:	b118      	cbz	r0, 80050f4 <_vfiprintf_r+0x18>
 80050ec:	6a03      	ldr	r3, [r0, #32]
 80050ee:	b90b      	cbnz	r3, 80050f4 <_vfiprintf_r+0x18>
 80050f0:	f7ff fdca 	bl	8004c88 <__sinit>
 80050f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80050f6:	07d9      	lsls	r1, r3, #31
 80050f8:	d405      	bmi.n	8005106 <_vfiprintf_r+0x2a>
 80050fa:	89ab      	ldrh	r3, [r5, #12]
 80050fc:	059a      	lsls	r2, r3, #22
 80050fe:	d402      	bmi.n	8005106 <_vfiprintf_r+0x2a>
 8005100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005102:	f7ff fec6 	bl	8004e92 <__retarget_lock_acquire_recursive>
 8005106:	89ab      	ldrh	r3, [r5, #12]
 8005108:	071b      	lsls	r3, r3, #28
 800510a:	d501      	bpl.n	8005110 <_vfiprintf_r+0x34>
 800510c:	692b      	ldr	r3, [r5, #16]
 800510e:	b99b      	cbnz	r3, 8005138 <_vfiprintf_r+0x5c>
 8005110:	4629      	mov	r1, r5
 8005112:	4630      	mov	r0, r6
 8005114:	f000 fb70 	bl	80057f8 <__swsetup_r>
 8005118:	b170      	cbz	r0, 8005138 <_vfiprintf_r+0x5c>
 800511a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800511c:	07dc      	lsls	r4, r3, #31
 800511e:	d504      	bpl.n	800512a <_vfiprintf_r+0x4e>
 8005120:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005124:	b01d      	add	sp, #116	@ 0x74
 8005126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800512a:	89ab      	ldrh	r3, [r5, #12]
 800512c:	0598      	lsls	r0, r3, #22
 800512e:	d4f7      	bmi.n	8005120 <_vfiprintf_r+0x44>
 8005130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005132:	f7ff feaf 	bl	8004e94 <__retarget_lock_release_recursive>
 8005136:	e7f3      	b.n	8005120 <_vfiprintf_r+0x44>
 8005138:	2300      	movs	r3, #0
 800513a:	9309      	str	r3, [sp, #36]	@ 0x24
 800513c:	2320      	movs	r3, #32
 800513e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005142:	f8cd 800c 	str.w	r8, [sp, #12]
 8005146:	2330      	movs	r3, #48	@ 0x30
 8005148:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80052f8 <_vfiprintf_r+0x21c>
 800514c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005150:	f04f 0901 	mov.w	r9, #1
 8005154:	4623      	mov	r3, r4
 8005156:	469a      	mov	sl, r3
 8005158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800515c:	b10a      	cbz	r2, 8005162 <_vfiprintf_r+0x86>
 800515e:	2a25      	cmp	r2, #37	@ 0x25
 8005160:	d1f9      	bne.n	8005156 <_vfiprintf_r+0x7a>
 8005162:	ebba 0b04 	subs.w	fp, sl, r4
 8005166:	d00b      	beq.n	8005180 <_vfiprintf_r+0xa4>
 8005168:	465b      	mov	r3, fp
 800516a:	4622      	mov	r2, r4
 800516c:	4629      	mov	r1, r5
 800516e:	4630      	mov	r0, r6
 8005170:	f7ff ffa1 	bl	80050b6 <__sfputs_r>
 8005174:	3001      	adds	r0, #1
 8005176:	f000 80a7 	beq.w	80052c8 <_vfiprintf_r+0x1ec>
 800517a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800517c:	445a      	add	r2, fp
 800517e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005180:	f89a 3000 	ldrb.w	r3, [sl]
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 809f 	beq.w	80052c8 <_vfiprintf_r+0x1ec>
 800518a:	2300      	movs	r3, #0
 800518c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005194:	f10a 0a01 	add.w	sl, sl, #1
 8005198:	9304      	str	r3, [sp, #16]
 800519a:	9307      	str	r3, [sp, #28]
 800519c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80051a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80051a2:	4654      	mov	r4, sl
 80051a4:	2205      	movs	r2, #5
 80051a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051aa:	4853      	ldr	r0, [pc, #332]	@ (80052f8 <_vfiprintf_r+0x21c>)
 80051ac:	f7fb f830 	bl	8000210 <memchr>
 80051b0:	9a04      	ldr	r2, [sp, #16]
 80051b2:	b9d8      	cbnz	r0, 80051ec <_vfiprintf_r+0x110>
 80051b4:	06d1      	lsls	r1, r2, #27
 80051b6:	bf44      	itt	mi
 80051b8:	2320      	movmi	r3, #32
 80051ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051be:	0713      	lsls	r3, r2, #28
 80051c0:	bf44      	itt	mi
 80051c2:	232b      	movmi	r3, #43	@ 0x2b
 80051c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051c8:	f89a 3000 	ldrb.w	r3, [sl]
 80051cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80051ce:	d015      	beq.n	80051fc <_vfiprintf_r+0x120>
 80051d0:	9a07      	ldr	r2, [sp, #28]
 80051d2:	4654      	mov	r4, sl
 80051d4:	2000      	movs	r0, #0
 80051d6:	f04f 0c0a 	mov.w	ip, #10
 80051da:	4621      	mov	r1, r4
 80051dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051e0:	3b30      	subs	r3, #48	@ 0x30
 80051e2:	2b09      	cmp	r3, #9
 80051e4:	d94b      	bls.n	800527e <_vfiprintf_r+0x1a2>
 80051e6:	b1b0      	cbz	r0, 8005216 <_vfiprintf_r+0x13a>
 80051e8:	9207      	str	r2, [sp, #28]
 80051ea:	e014      	b.n	8005216 <_vfiprintf_r+0x13a>
 80051ec:	eba0 0308 	sub.w	r3, r0, r8
 80051f0:	fa09 f303 	lsl.w	r3, r9, r3
 80051f4:	4313      	orrs	r3, r2
 80051f6:	9304      	str	r3, [sp, #16]
 80051f8:	46a2      	mov	sl, r4
 80051fa:	e7d2      	b.n	80051a2 <_vfiprintf_r+0xc6>
 80051fc:	9b03      	ldr	r3, [sp, #12]
 80051fe:	1d19      	adds	r1, r3, #4
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	9103      	str	r1, [sp, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	bfbb      	ittet	lt
 8005208:	425b      	neglt	r3, r3
 800520a:	f042 0202 	orrlt.w	r2, r2, #2
 800520e:	9307      	strge	r3, [sp, #28]
 8005210:	9307      	strlt	r3, [sp, #28]
 8005212:	bfb8      	it	lt
 8005214:	9204      	strlt	r2, [sp, #16]
 8005216:	7823      	ldrb	r3, [r4, #0]
 8005218:	2b2e      	cmp	r3, #46	@ 0x2e
 800521a:	d10a      	bne.n	8005232 <_vfiprintf_r+0x156>
 800521c:	7863      	ldrb	r3, [r4, #1]
 800521e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005220:	d132      	bne.n	8005288 <_vfiprintf_r+0x1ac>
 8005222:	9b03      	ldr	r3, [sp, #12]
 8005224:	1d1a      	adds	r2, r3, #4
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	9203      	str	r2, [sp, #12]
 800522a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800522e:	3402      	adds	r4, #2
 8005230:	9305      	str	r3, [sp, #20]
 8005232:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005308 <_vfiprintf_r+0x22c>
 8005236:	7821      	ldrb	r1, [r4, #0]
 8005238:	2203      	movs	r2, #3
 800523a:	4650      	mov	r0, sl
 800523c:	f7fa ffe8 	bl	8000210 <memchr>
 8005240:	b138      	cbz	r0, 8005252 <_vfiprintf_r+0x176>
 8005242:	9b04      	ldr	r3, [sp, #16]
 8005244:	eba0 000a 	sub.w	r0, r0, sl
 8005248:	2240      	movs	r2, #64	@ 0x40
 800524a:	4082      	lsls	r2, r0
 800524c:	4313      	orrs	r3, r2
 800524e:	3401      	adds	r4, #1
 8005250:	9304      	str	r3, [sp, #16]
 8005252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005256:	4829      	ldr	r0, [pc, #164]	@ (80052fc <_vfiprintf_r+0x220>)
 8005258:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800525c:	2206      	movs	r2, #6
 800525e:	f7fa ffd7 	bl	8000210 <memchr>
 8005262:	2800      	cmp	r0, #0
 8005264:	d03f      	beq.n	80052e6 <_vfiprintf_r+0x20a>
 8005266:	4b26      	ldr	r3, [pc, #152]	@ (8005300 <_vfiprintf_r+0x224>)
 8005268:	bb1b      	cbnz	r3, 80052b2 <_vfiprintf_r+0x1d6>
 800526a:	9b03      	ldr	r3, [sp, #12]
 800526c:	3307      	adds	r3, #7
 800526e:	f023 0307 	bic.w	r3, r3, #7
 8005272:	3308      	adds	r3, #8
 8005274:	9303      	str	r3, [sp, #12]
 8005276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005278:	443b      	add	r3, r7
 800527a:	9309      	str	r3, [sp, #36]	@ 0x24
 800527c:	e76a      	b.n	8005154 <_vfiprintf_r+0x78>
 800527e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005282:	460c      	mov	r4, r1
 8005284:	2001      	movs	r0, #1
 8005286:	e7a8      	b.n	80051da <_vfiprintf_r+0xfe>
 8005288:	2300      	movs	r3, #0
 800528a:	3401      	adds	r4, #1
 800528c:	9305      	str	r3, [sp, #20]
 800528e:	4619      	mov	r1, r3
 8005290:	f04f 0c0a 	mov.w	ip, #10
 8005294:	4620      	mov	r0, r4
 8005296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800529a:	3a30      	subs	r2, #48	@ 0x30
 800529c:	2a09      	cmp	r2, #9
 800529e:	d903      	bls.n	80052a8 <_vfiprintf_r+0x1cc>
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0c6      	beq.n	8005232 <_vfiprintf_r+0x156>
 80052a4:	9105      	str	r1, [sp, #20]
 80052a6:	e7c4      	b.n	8005232 <_vfiprintf_r+0x156>
 80052a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80052ac:	4604      	mov	r4, r0
 80052ae:	2301      	movs	r3, #1
 80052b0:	e7f0      	b.n	8005294 <_vfiprintf_r+0x1b8>
 80052b2:	ab03      	add	r3, sp, #12
 80052b4:	9300      	str	r3, [sp, #0]
 80052b6:	462a      	mov	r2, r5
 80052b8:	4b12      	ldr	r3, [pc, #72]	@ (8005304 <_vfiprintf_r+0x228>)
 80052ba:	a904      	add	r1, sp, #16
 80052bc:	4630      	mov	r0, r6
 80052be:	f3af 8000 	nop.w
 80052c2:	4607      	mov	r7, r0
 80052c4:	1c78      	adds	r0, r7, #1
 80052c6:	d1d6      	bne.n	8005276 <_vfiprintf_r+0x19a>
 80052c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052ca:	07d9      	lsls	r1, r3, #31
 80052cc:	d405      	bmi.n	80052da <_vfiprintf_r+0x1fe>
 80052ce:	89ab      	ldrh	r3, [r5, #12]
 80052d0:	059a      	lsls	r2, r3, #22
 80052d2:	d402      	bmi.n	80052da <_vfiprintf_r+0x1fe>
 80052d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052d6:	f7ff fddd 	bl	8004e94 <__retarget_lock_release_recursive>
 80052da:	89ab      	ldrh	r3, [r5, #12]
 80052dc:	065b      	lsls	r3, r3, #25
 80052de:	f53f af1f 	bmi.w	8005120 <_vfiprintf_r+0x44>
 80052e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052e4:	e71e      	b.n	8005124 <_vfiprintf_r+0x48>
 80052e6:	ab03      	add	r3, sp, #12
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	462a      	mov	r2, r5
 80052ec:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <_vfiprintf_r+0x228>)
 80052ee:	a904      	add	r1, sp, #16
 80052f0:	4630      	mov	r0, r6
 80052f2:	f000 f879 	bl	80053e8 <_printf_i>
 80052f6:	e7e4      	b.n	80052c2 <_vfiprintf_r+0x1e6>
 80052f8:	08005a44 	.word	0x08005a44
 80052fc:	08005a4e 	.word	0x08005a4e
 8005300:	00000000 	.word	0x00000000
 8005304:	080050b7 	.word	0x080050b7
 8005308:	08005a4a 	.word	0x08005a4a

0800530c <_printf_common>:
 800530c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005310:	4616      	mov	r6, r2
 8005312:	4698      	mov	r8, r3
 8005314:	688a      	ldr	r2, [r1, #8]
 8005316:	690b      	ldr	r3, [r1, #16]
 8005318:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800531c:	4293      	cmp	r3, r2
 800531e:	bfb8      	it	lt
 8005320:	4613      	movlt	r3, r2
 8005322:	6033      	str	r3, [r6, #0]
 8005324:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005328:	4607      	mov	r7, r0
 800532a:	460c      	mov	r4, r1
 800532c:	b10a      	cbz	r2, 8005332 <_printf_common+0x26>
 800532e:	3301      	adds	r3, #1
 8005330:	6033      	str	r3, [r6, #0]
 8005332:	6823      	ldr	r3, [r4, #0]
 8005334:	0699      	lsls	r1, r3, #26
 8005336:	bf42      	ittt	mi
 8005338:	6833      	ldrmi	r3, [r6, #0]
 800533a:	3302      	addmi	r3, #2
 800533c:	6033      	strmi	r3, [r6, #0]
 800533e:	6825      	ldr	r5, [r4, #0]
 8005340:	f015 0506 	ands.w	r5, r5, #6
 8005344:	d106      	bne.n	8005354 <_printf_common+0x48>
 8005346:	f104 0a19 	add.w	sl, r4, #25
 800534a:	68e3      	ldr	r3, [r4, #12]
 800534c:	6832      	ldr	r2, [r6, #0]
 800534e:	1a9b      	subs	r3, r3, r2
 8005350:	42ab      	cmp	r3, r5
 8005352:	dc26      	bgt.n	80053a2 <_printf_common+0x96>
 8005354:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005358:	6822      	ldr	r2, [r4, #0]
 800535a:	3b00      	subs	r3, #0
 800535c:	bf18      	it	ne
 800535e:	2301      	movne	r3, #1
 8005360:	0692      	lsls	r2, r2, #26
 8005362:	d42b      	bmi.n	80053bc <_printf_common+0xb0>
 8005364:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005368:	4641      	mov	r1, r8
 800536a:	4638      	mov	r0, r7
 800536c:	47c8      	blx	r9
 800536e:	3001      	adds	r0, #1
 8005370:	d01e      	beq.n	80053b0 <_printf_common+0xa4>
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	6922      	ldr	r2, [r4, #16]
 8005376:	f003 0306 	and.w	r3, r3, #6
 800537a:	2b04      	cmp	r3, #4
 800537c:	bf02      	ittt	eq
 800537e:	68e5      	ldreq	r5, [r4, #12]
 8005380:	6833      	ldreq	r3, [r6, #0]
 8005382:	1aed      	subeq	r5, r5, r3
 8005384:	68a3      	ldr	r3, [r4, #8]
 8005386:	bf0c      	ite	eq
 8005388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800538c:	2500      	movne	r5, #0
 800538e:	4293      	cmp	r3, r2
 8005390:	bfc4      	itt	gt
 8005392:	1a9b      	subgt	r3, r3, r2
 8005394:	18ed      	addgt	r5, r5, r3
 8005396:	2600      	movs	r6, #0
 8005398:	341a      	adds	r4, #26
 800539a:	42b5      	cmp	r5, r6
 800539c:	d11a      	bne.n	80053d4 <_printf_common+0xc8>
 800539e:	2000      	movs	r0, #0
 80053a0:	e008      	b.n	80053b4 <_printf_common+0xa8>
 80053a2:	2301      	movs	r3, #1
 80053a4:	4652      	mov	r2, sl
 80053a6:	4641      	mov	r1, r8
 80053a8:	4638      	mov	r0, r7
 80053aa:	47c8      	blx	r9
 80053ac:	3001      	adds	r0, #1
 80053ae:	d103      	bne.n	80053b8 <_printf_common+0xac>
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053b8:	3501      	adds	r5, #1
 80053ba:	e7c6      	b.n	800534a <_printf_common+0x3e>
 80053bc:	18e1      	adds	r1, r4, r3
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	2030      	movs	r0, #48	@ 0x30
 80053c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80053c6:	4422      	add	r2, r4
 80053c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80053cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80053d0:	3302      	adds	r3, #2
 80053d2:	e7c7      	b.n	8005364 <_printf_common+0x58>
 80053d4:	2301      	movs	r3, #1
 80053d6:	4622      	mov	r2, r4
 80053d8:	4641      	mov	r1, r8
 80053da:	4638      	mov	r0, r7
 80053dc:	47c8      	blx	r9
 80053de:	3001      	adds	r0, #1
 80053e0:	d0e6      	beq.n	80053b0 <_printf_common+0xa4>
 80053e2:	3601      	adds	r6, #1
 80053e4:	e7d9      	b.n	800539a <_printf_common+0x8e>
	...

080053e8 <_printf_i>:
 80053e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053ec:	7e0f      	ldrb	r7, [r1, #24]
 80053ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80053f0:	2f78      	cmp	r7, #120	@ 0x78
 80053f2:	4691      	mov	r9, r2
 80053f4:	4680      	mov	r8, r0
 80053f6:	460c      	mov	r4, r1
 80053f8:	469a      	mov	sl, r3
 80053fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053fe:	d807      	bhi.n	8005410 <_printf_i+0x28>
 8005400:	2f62      	cmp	r7, #98	@ 0x62
 8005402:	d80a      	bhi.n	800541a <_printf_i+0x32>
 8005404:	2f00      	cmp	r7, #0
 8005406:	f000 80d1 	beq.w	80055ac <_printf_i+0x1c4>
 800540a:	2f58      	cmp	r7, #88	@ 0x58
 800540c:	f000 80b8 	beq.w	8005580 <_printf_i+0x198>
 8005410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005414:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005418:	e03a      	b.n	8005490 <_printf_i+0xa8>
 800541a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800541e:	2b15      	cmp	r3, #21
 8005420:	d8f6      	bhi.n	8005410 <_printf_i+0x28>
 8005422:	a101      	add	r1, pc, #4	@ (adr r1, 8005428 <_printf_i+0x40>)
 8005424:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005428:	08005481 	.word	0x08005481
 800542c:	08005495 	.word	0x08005495
 8005430:	08005411 	.word	0x08005411
 8005434:	08005411 	.word	0x08005411
 8005438:	08005411 	.word	0x08005411
 800543c:	08005411 	.word	0x08005411
 8005440:	08005495 	.word	0x08005495
 8005444:	08005411 	.word	0x08005411
 8005448:	08005411 	.word	0x08005411
 800544c:	08005411 	.word	0x08005411
 8005450:	08005411 	.word	0x08005411
 8005454:	08005593 	.word	0x08005593
 8005458:	080054bf 	.word	0x080054bf
 800545c:	0800554d 	.word	0x0800554d
 8005460:	08005411 	.word	0x08005411
 8005464:	08005411 	.word	0x08005411
 8005468:	080055b5 	.word	0x080055b5
 800546c:	08005411 	.word	0x08005411
 8005470:	080054bf 	.word	0x080054bf
 8005474:	08005411 	.word	0x08005411
 8005478:	08005411 	.word	0x08005411
 800547c:	08005555 	.word	0x08005555
 8005480:	6833      	ldr	r3, [r6, #0]
 8005482:	1d1a      	adds	r2, r3, #4
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6032      	str	r2, [r6, #0]
 8005488:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800548c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005490:	2301      	movs	r3, #1
 8005492:	e09c      	b.n	80055ce <_printf_i+0x1e6>
 8005494:	6833      	ldr	r3, [r6, #0]
 8005496:	6820      	ldr	r0, [r4, #0]
 8005498:	1d19      	adds	r1, r3, #4
 800549a:	6031      	str	r1, [r6, #0]
 800549c:	0606      	lsls	r6, r0, #24
 800549e:	d501      	bpl.n	80054a4 <_printf_i+0xbc>
 80054a0:	681d      	ldr	r5, [r3, #0]
 80054a2:	e003      	b.n	80054ac <_printf_i+0xc4>
 80054a4:	0645      	lsls	r5, r0, #25
 80054a6:	d5fb      	bpl.n	80054a0 <_printf_i+0xb8>
 80054a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80054ac:	2d00      	cmp	r5, #0
 80054ae:	da03      	bge.n	80054b8 <_printf_i+0xd0>
 80054b0:	232d      	movs	r3, #45	@ 0x2d
 80054b2:	426d      	negs	r5, r5
 80054b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054b8:	4858      	ldr	r0, [pc, #352]	@ (800561c <_printf_i+0x234>)
 80054ba:	230a      	movs	r3, #10
 80054bc:	e011      	b.n	80054e2 <_printf_i+0xfa>
 80054be:	6821      	ldr	r1, [r4, #0]
 80054c0:	6833      	ldr	r3, [r6, #0]
 80054c2:	0608      	lsls	r0, r1, #24
 80054c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80054c8:	d402      	bmi.n	80054d0 <_printf_i+0xe8>
 80054ca:	0649      	lsls	r1, r1, #25
 80054cc:	bf48      	it	mi
 80054ce:	b2ad      	uxthmi	r5, r5
 80054d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80054d2:	4852      	ldr	r0, [pc, #328]	@ (800561c <_printf_i+0x234>)
 80054d4:	6033      	str	r3, [r6, #0]
 80054d6:	bf14      	ite	ne
 80054d8:	230a      	movne	r3, #10
 80054da:	2308      	moveq	r3, #8
 80054dc:	2100      	movs	r1, #0
 80054de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80054e2:	6866      	ldr	r6, [r4, #4]
 80054e4:	60a6      	str	r6, [r4, #8]
 80054e6:	2e00      	cmp	r6, #0
 80054e8:	db05      	blt.n	80054f6 <_printf_i+0x10e>
 80054ea:	6821      	ldr	r1, [r4, #0]
 80054ec:	432e      	orrs	r6, r5
 80054ee:	f021 0104 	bic.w	r1, r1, #4
 80054f2:	6021      	str	r1, [r4, #0]
 80054f4:	d04b      	beq.n	800558e <_printf_i+0x1a6>
 80054f6:	4616      	mov	r6, r2
 80054f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80054fc:	fb03 5711 	mls	r7, r3, r1, r5
 8005500:	5dc7      	ldrb	r7, [r0, r7]
 8005502:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005506:	462f      	mov	r7, r5
 8005508:	42bb      	cmp	r3, r7
 800550a:	460d      	mov	r5, r1
 800550c:	d9f4      	bls.n	80054f8 <_printf_i+0x110>
 800550e:	2b08      	cmp	r3, #8
 8005510:	d10b      	bne.n	800552a <_printf_i+0x142>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	07df      	lsls	r7, r3, #31
 8005516:	d508      	bpl.n	800552a <_printf_i+0x142>
 8005518:	6923      	ldr	r3, [r4, #16]
 800551a:	6861      	ldr	r1, [r4, #4]
 800551c:	4299      	cmp	r1, r3
 800551e:	bfde      	ittt	le
 8005520:	2330      	movle	r3, #48	@ 0x30
 8005522:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005526:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800552a:	1b92      	subs	r2, r2, r6
 800552c:	6122      	str	r2, [r4, #16]
 800552e:	f8cd a000 	str.w	sl, [sp]
 8005532:	464b      	mov	r3, r9
 8005534:	aa03      	add	r2, sp, #12
 8005536:	4621      	mov	r1, r4
 8005538:	4640      	mov	r0, r8
 800553a:	f7ff fee7 	bl	800530c <_printf_common>
 800553e:	3001      	adds	r0, #1
 8005540:	d14a      	bne.n	80055d8 <_printf_i+0x1f0>
 8005542:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005546:	b004      	add	sp, #16
 8005548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	f043 0320 	orr.w	r3, r3, #32
 8005552:	6023      	str	r3, [r4, #0]
 8005554:	4832      	ldr	r0, [pc, #200]	@ (8005620 <_printf_i+0x238>)
 8005556:	2778      	movs	r7, #120	@ 0x78
 8005558:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800555c:	6823      	ldr	r3, [r4, #0]
 800555e:	6831      	ldr	r1, [r6, #0]
 8005560:	061f      	lsls	r7, r3, #24
 8005562:	f851 5b04 	ldr.w	r5, [r1], #4
 8005566:	d402      	bmi.n	800556e <_printf_i+0x186>
 8005568:	065f      	lsls	r7, r3, #25
 800556a:	bf48      	it	mi
 800556c:	b2ad      	uxthmi	r5, r5
 800556e:	6031      	str	r1, [r6, #0]
 8005570:	07d9      	lsls	r1, r3, #31
 8005572:	bf44      	itt	mi
 8005574:	f043 0320 	orrmi.w	r3, r3, #32
 8005578:	6023      	strmi	r3, [r4, #0]
 800557a:	b11d      	cbz	r5, 8005584 <_printf_i+0x19c>
 800557c:	2310      	movs	r3, #16
 800557e:	e7ad      	b.n	80054dc <_printf_i+0xf4>
 8005580:	4826      	ldr	r0, [pc, #152]	@ (800561c <_printf_i+0x234>)
 8005582:	e7e9      	b.n	8005558 <_printf_i+0x170>
 8005584:	6823      	ldr	r3, [r4, #0]
 8005586:	f023 0320 	bic.w	r3, r3, #32
 800558a:	6023      	str	r3, [r4, #0]
 800558c:	e7f6      	b.n	800557c <_printf_i+0x194>
 800558e:	4616      	mov	r6, r2
 8005590:	e7bd      	b.n	800550e <_printf_i+0x126>
 8005592:	6833      	ldr	r3, [r6, #0]
 8005594:	6825      	ldr	r5, [r4, #0]
 8005596:	6961      	ldr	r1, [r4, #20]
 8005598:	1d18      	adds	r0, r3, #4
 800559a:	6030      	str	r0, [r6, #0]
 800559c:	062e      	lsls	r6, r5, #24
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	d501      	bpl.n	80055a6 <_printf_i+0x1be>
 80055a2:	6019      	str	r1, [r3, #0]
 80055a4:	e002      	b.n	80055ac <_printf_i+0x1c4>
 80055a6:	0668      	lsls	r0, r5, #25
 80055a8:	d5fb      	bpl.n	80055a2 <_printf_i+0x1ba>
 80055aa:	8019      	strh	r1, [r3, #0]
 80055ac:	2300      	movs	r3, #0
 80055ae:	6123      	str	r3, [r4, #16]
 80055b0:	4616      	mov	r6, r2
 80055b2:	e7bc      	b.n	800552e <_printf_i+0x146>
 80055b4:	6833      	ldr	r3, [r6, #0]
 80055b6:	1d1a      	adds	r2, r3, #4
 80055b8:	6032      	str	r2, [r6, #0]
 80055ba:	681e      	ldr	r6, [r3, #0]
 80055bc:	6862      	ldr	r2, [r4, #4]
 80055be:	2100      	movs	r1, #0
 80055c0:	4630      	mov	r0, r6
 80055c2:	f7fa fe25 	bl	8000210 <memchr>
 80055c6:	b108      	cbz	r0, 80055cc <_printf_i+0x1e4>
 80055c8:	1b80      	subs	r0, r0, r6
 80055ca:	6060      	str	r0, [r4, #4]
 80055cc:	6863      	ldr	r3, [r4, #4]
 80055ce:	6123      	str	r3, [r4, #16]
 80055d0:	2300      	movs	r3, #0
 80055d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055d6:	e7aa      	b.n	800552e <_printf_i+0x146>
 80055d8:	6923      	ldr	r3, [r4, #16]
 80055da:	4632      	mov	r2, r6
 80055dc:	4649      	mov	r1, r9
 80055de:	4640      	mov	r0, r8
 80055e0:	47d0      	blx	sl
 80055e2:	3001      	adds	r0, #1
 80055e4:	d0ad      	beq.n	8005542 <_printf_i+0x15a>
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	079b      	lsls	r3, r3, #30
 80055ea:	d413      	bmi.n	8005614 <_printf_i+0x22c>
 80055ec:	68e0      	ldr	r0, [r4, #12]
 80055ee:	9b03      	ldr	r3, [sp, #12]
 80055f0:	4298      	cmp	r0, r3
 80055f2:	bfb8      	it	lt
 80055f4:	4618      	movlt	r0, r3
 80055f6:	e7a6      	b.n	8005546 <_printf_i+0x15e>
 80055f8:	2301      	movs	r3, #1
 80055fa:	4632      	mov	r2, r6
 80055fc:	4649      	mov	r1, r9
 80055fe:	4640      	mov	r0, r8
 8005600:	47d0      	blx	sl
 8005602:	3001      	adds	r0, #1
 8005604:	d09d      	beq.n	8005542 <_printf_i+0x15a>
 8005606:	3501      	adds	r5, #1
 8005608:	68e3      	ldr	r3, [r4, #12]
 800560a:	9903      	ldr	r1, [sp, #12]
 800560c:	1a5b      	subs	r3, r3, r1
 800560e:	42ab      	cmp	r3, r5
 8005610:	dcf2      	bgt.n	80055f8 <_printf_i+0x210>
 8005612:	e7eb      	b.n	80055ec <_printf_i+0x204>
 8005614:	2500      	movs	r5, #0
 8005616:	f104 0619 	add.w	r6, r4, #25
 800561a:	e7f5      	b.n	8005608 <_printf_i+0x220>
 800561c:	08005a55 	.word	0x08005a55
 8005620:	08005a66 	.word	0x08005a66

08005624 <__sflush_r>:
 8005624:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800562c:	0716      	lsls	r6, r2, #28
 800562e:	4605      	mov	r5, r0
 8005630:	460c      	mov	r4, r1
 8005632:	d454      	bmi.n	80056de <__sflush_r+0xba>
 8005634:	684b      	ldr	r3, [r1, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	dc02      	bgt.n	8005640 <__sflush_r+0x1c>
 800563a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800563c:	2b00      	cmp	r3, #0
 800563e:	dd48      	ble.n	80056d2 <__sflush_r+0xae>
 8005640:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005642:	2e00      	cmp	r6, #0
 8005644:	d045      	beq.n	80056d2 <__sflush_r+0xae>
 8005646:	2300      	movs	r3, #0
 8005648:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800564c:	682f      	ldr	r7, [r5, #0]
 800564e:	6a21      	ldr	r1, [r4, #32]
 8005650:	602b      	str	r3, [r5, #0]
 8005652:	d030      	beq.n	80056b6 <__sflush_r+0x92>
 8005654:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005656:	89a3      	ldrh	r3, [r4, #12]
 8005658:	0759      	lsls	r1, r3, #29
 800565a:	d505      	bpl.n	8005668 <__sflush_r+0x44>
 800565c:	6863      	ldr	r3, [r4, #4]
 800565e:	1ad2      	subs	r2, r2, r3
 8005660:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005662:	b10b      	cbz	r3, 8005668 <__sflush_r+0x44>
 8005664:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005666:	1ad2      	subs	r2, r2, r3
 8005668:	2300      	movs	r3, #0
 800566a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800566c:	6a21      	ldr	r1, [r4, #32]
 800566e:	4628      	mov	r0, r5
 8005670:	47b0      	blx	r6
 8005672:	1c43      	adds	r3, r0, #1
 8005674:	89a3      	ldrh	r3, [r4, #12]
 8005676:	d106      	bne.n	8005686 <__sflush_r+0x62>
 8005678:	6829      	ldr	r1, [r5, #0]
 800567a:	291d      	cmp	r1, #29
 800567c:	d82b      	bhi.n	80056d6 <__sflush_r+0xb2>
 800567e:	4a2a      	ldr	r2, [pc, #168]	@ (8005728 <__sflush_r+0x104>)
 8005680:	40ca      	lsrs	r2, r1
 8005682:	07d6      	lsls	r6, r2, #31
 8005684:	d527      	bpl.n	80056d6 <__sflush_r+0xb2>
 8005686:	2200      	movs	r2, #0
 8005688:	6062      	str	r2, [r4, #4]
 800568a:	04d9      	lsls	r1, r3, #19
 800568c:	6922      	ldr	r2, [r4, #16]
 800568e:	6022      	str	r2, [r4, #0]
 8005690:	d504      	bpl.n	800569c <__sflush_r+0x78>
 8005692:	1c42      	adds	r2, r0, #1
 8005694:	d101      	bne.n	800569a <__sflush_r+0x76>
 8005696:	682b      	ldr	r3, [r5, #0]
 8005698:	b903      	cbnz	r3, 800569c <__sflush_r+0x78>
 800569a:	6560      	str	r0, [r4, #84]	@ 0x54
 800569c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800569e:	602f      	str	r7, [r5, #0]
 80056a0:	b1b9      	cbz	r1, 80056d2 <__sflush_r+0xae>
 80056a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80056a6:	4299      	cmp	r1, r3
 80056a8:	d002      	beq.n	80056b0 <__sflush_r+0x8c>
 80056aa:	4628      	mov	r0, r5
 80056ac:	f7ff fbf4 	bl	8004e98 <_free_r>
 80056b0:	2300      	movs	r3, #0
 80056b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80056b4:	e00d      	b.n	80056d2 <__sflush_r+0xae>
 80056b6:	2301      	movs	r3, #1
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b0      	blx	r6
 80056bc:	4602      	mov	r2, r0
 80056be:	1c50      	adds	r0, r2, #1
 80056c0:	d1c9      	bne.n	8005656 <__sflush_r+0x32>
 80056c2:	682b      	ldr	r3, [r5, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0c6      	beq.n	8005656 <__sflush_r+0x32>
 80056c8:	2b1d      	cmp	r3, #29
 80056ca:	d001      	beq.n	80056d0 <__sflush_r+0xac>
 80056cc:	2b16      	cmp	r3, #22
 80056ce:	d11e      	bne.n	800570e <__sflush_r+0xea>
 80056d0:	602f      	str	r7, [r5, #0]
 80056d2:	2000      	movs	r0, #0
 80056d4:	e022      	b.n	800571c <__sflush_r+0xf8>
 80056d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056da:	b21b      	sxth	r3, r3
 80056dc:	e01b      	b.n	8005716 <__sflush_r+0xf2>
 80056de:	690f      	ldr	r7, [r1, #16]
 80056e0:	2f00      	cmp	r7, #0
 80056e2:	d0f6      	beq.n	80056d2 <__sflush_r+0xae>
 80056e4:	0793      	lsls	r3, r2, #30
 80056e6:	680e      	ldr	r6, [r1, #0]
 80056e8:	bf08      	it	eq
 80056ea:	694b      	ldreq	r3, [r1, #20]
 80056ec:	600f      	str	r7, [r1, #0]
 80056ee:	bf18      	it	ne
 80056f0:	2300      	movne	r3, #0
 80056f2:	eba6 0807 	sub.w	r8, r6, r7
 80056f6:	608b      	str	r3, [r1, #8]
 80056f8:	f1b8 0f00 	cmp.w	r8, #0
 80056fc:	dde9      	ble.n	80056d2 <__sflush_r+0xae>
 80056fe:	6a21      	ldr	r1, [r4, #32]
 8005700:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005702:	4643      	mov	r3, r8
 8005704:	463a      	mov	r2, r7
 8005706:	4628      	mov	r0, r5
 8005708:	47b0      	blx	r6
 800570a:	2800      	cmp	r0, #0
 800570c:	dc08      	bgt.n	8005720 <__sflush_r+0xfc>
 800570e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800571c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005720:	4407      	add	r7, r0
 8005722:	eba8 0800 	sub.w	r8, r8, r0
 8005726:	e7e7      	b.n	80056f8 <__sflush_r+0xd4>
 8005728:	20400001 	.word	0x20400001

0800572c <_fflush_r>:
 800572c:	b538      	push	{r3, r4, r5, lr}
 800572e:	690b      	ldr	r3, [r1, #16]
 8005730:	4605      	mov	r5, r0
 8005732:	460c      	mov	r4, r1
 8005734:	b913      	cbnz	r3, 800573c <_fflush_r+0x10>
 8005736:	2500      	movs	r5, #0
 8005738:	4628      	mov	r0, r5
 800573a:	bd38      	pop	{r3, r4, r5, pc}
 800573c:	b118      	cbz	r0, 8005746 <_fflush_r+0x1a>
 800573e:	6a03      	ldr	r3, [r0, #32]
 8005740:	b90b      	cbnz	r3, 8005746 <_fflush_r+0x1a>
 8005742:	f7ff faa1 	bl	8004c88 <__sinit>
 8005746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f3      	beq.n	8005736 <_fflush_r+0xa>
 800574e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005750:	07d0      	lsls	r0, r2, #31
 8005752:	d404      	bmi.n	800575e <_fflush_r+0x32>
 8005754:	0599      	lsls	r1, r3, #22
 8005756:	d402      	bmi.n	800575e <_fflush_r+0x32>
 8005758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800575a:	f7ff fb9a 	bl	8004e92 <__retarget_lock_acquire_recursive>
 800575e:	4628      	mov	r0, r5
 8005760:	4621      	mov	r1, r4
 8005762:	f7ff ff5f 	bl	8005624 <__sflush_r>
 8005766:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005768:	07da      	lsls	r2, r3, #31
 800576a:	4605      	mov	r5, r0
 800576c:	d4e4      	bmi.n	8005738 <_fflush_r+0xc>
 800576e:	89a3      	ldrh	r3, [r4, #12]
 8005770:	059b      	lsls	r3, r3, #22
 8005772:	d4e1      	bmi.n	8005738 <_fflush_r+0xc>
 8005774:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005776:	f7ff fb8d 	bl	8004e94 <__retarget_lock_release_recursive>
 800577a:	e7dd      	b.n	8005738 <_fflush_r+0xc>

0800577c <__swbuf_r>:
 800577c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800577e:	460e      	mov	r6, r1
 8005780:	4614      	mov	r4, r2
 8005782:	4605      	mov	r5, r0
 8005784:	b118      	cbz	r0, 800578e <__swbuf_r+0x12>
 8005786:	6a03      	ldr	r3, [r0, #32]
 8005788:	b90b      	cbnz	r3, 800578e <__swbuf_r+0x12>
 800578a:	f7ff fa7d 	bl	8004c88 <__sinit>
 800578e:	69a3      	ldr	r3, [r4, #24]
 8005790:	60a3      	str	r3, [r4, #8]
 8005792:	89a3      	ldrh	r3, [r4, #12]
 8005794:	071a      	lsls	r2, r3, #28
 8005796:	d501      	bpl.n	800579c <__swbuf_r+0x20>
 8005798:	6923      	ldr	r3, [r4, #16]
 800579a:	b943      	cbnz	r3, 80057ae <__swbuf_r+0x32>
 800579c:	4621      	mov	r1, r4
 800579e:	4628      	mov	r0, r5
 80057a0:	f000 f82a 	bl	80057f8 <__swsetup_r>
 80057a4:	b118      	cbz	r0, 80057ae <__swbuf_r+0x32>
 80057a6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80057aa:	4638      	mov	r0, r7
 80057ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057ae:	6823      	ldr	r3, [r4, #0]
 80057b0:	6922      	ldr	r2, [r4, #16]
 80057b2:	1a98      	subs	r0, r3, r2
 80057b4:	6963      	ldr	r3, [r4, #20]
 80057b6:	b2f6      	uxtb	r6, r6
 80057b8:	4283      	cmp	r3, r0
 80057ba:	4637      	mov	r7, r6
 80057bc:	dc05      	bgt.n	80057ca <__swbuf_r+0x4e>
 80057be:	4621      	mov	r1, r4
 80057c0:	4628      	mov	r0, r5
 80057c2:	f7ff ffb3 	bl	800572c <_fflush_r>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	d1ed      	bne.n	80057a6 <__swbuf_r+0x2a>
 80057ca:	68a3      	ldr	r3, [r4, #8]
 80057cc:	3b01      	subs	r3, #1
 80057ce:	60a3      	str	r3, [r4, #8]
 80057d0:	6823      	ldr	r3, [r4, #0]
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	6022      	str	r2, [r4, #0]
 80057d6:	701e      	strb	r6, [r3, #0]
 80057d8:	6962      	ldr	r2, [r4, #20]
 80057da:	1c43      	adds	r3, r0, #1
 80057dc:	429a      	cmp	r2, r3
 80057de:	d004      	beq.n	80057ea <__swbuf_r+0x6e>
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	07db      	lsls	r3, r3, #31
 80057e4:	d5e1      	bpl.n	80057aa <__swbuf_r+0x2e>
 80057e6:	2e0a      	cmp	r6, #10
 80057e8:	d1df      	bne.n	80057aa <__swbuf_r+0x2e>
 80057ea:	4621      	mov	r1, r4
 80057ec:	4628      	mov	r0, r5
 80057ee:	f7ff ff9d 	bl	800572c <_fflush_r>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d0d9      	beq.n	80057aa <__swbuf_r+0x2e>
 80057f6:	e7d6      	b.n	80057a6 <__swbuf_r+0x2a>

080057f8 <__swsetup_r>:
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4b29      	ldr	r3, [pc, #164]	@ (80058a0 <__swsetup_r+0xa8>)
 80057fc:	4605      	mov	r5, r0
 80057fe:	6818      	ldr	r0, [r3, #0]
 8005800:	460c      	mov	r4, r1
 8005802:	b118      	cbz	r0, 800580c <__swsetup_r+0x14>
 8005804:	6a03      	ldr	r3, [r0, #32]
 8005806:	b90b      	cbnz	r3, 800580c <__swsetup_r+0x14>
 8005808:	f7ff fa3e 	bl	8004c88 <__sinit>
 800580c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005810:	0719      	lsls	r1, r3, #28
 8005812:	d422      	bmi.n	800585a <__swsetup_r+0x62>
 8005814:	06da      	lsls	r2, r3, #27
 8005816:	d407      	bmi.n	8005828 <__swsetup_r+0x30>
 8005818:	2209      	movs	r2, #9
 800581a:	602a      	str	r2, [r5, #0]
 800581c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005820:	81a3      	strh	r3, [r4, #12]
 8005822:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005826:	e033      	b.n	8005890 <__swsetup_r+0x98>
 8005828:	0758      	lsls	r0, r3, #29
 800582a:	d512      	bpl.n	8005852 <__swsetup_r+0x5a>
 800582c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800582e:	b141      	cbz	r1, 8005842 <__swsetup_r+0x4a>
 8005830:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005834:	4299      	cmp	r1, r3
 8005836:	d002      	beq.n	800583e <__swsetup_r+0x46>
 8005838:	4628      	mov	r0, r5
 800583a:	f7ff fb2d 	bl	8004e98 <_free_r>
 800583e:	2300      	movs	r3, #0
 8005840:	6363      	str	r3, [r4, #52]	@ 0x34
 8005842:	89a3      	ldrh	r3, [r4, #12]
 8005844:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005848:	81a3      	strh	r3, [r4, #12]
 800584a:	2300      	movs	r3, #0
 800584c:	6063      	str	r3, [r4, #4]
 800584e:	6923      	ldr	r3, [r4, #16]
 8005850:	6023      	str	r3, [r4, #0]
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	f043 0308 	orr.w	r3, r3, #8
 8005858:	81a3      	strh	r3, [r4, #12]
 800585a:	6923      	ldr	r3, [r4, #16]
 800585c:	b94b      	cbnz	r3, 8005872 <__swsetup_r+0x7a>
 800585e:	89a3      	ldrh	r3, [r4, #12]
 8005860:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005868:	d003      	beq.n	8005872 <__swsetup_r+0x7a>
 800586a:	4621      	mov	r1, r4
 800586c:	4628      	mov	r0, r5
 800586e:	f000 f84f 	bl	8005910 <__smakebuf_r>
 8005872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005876:	f013 0201 	ands.w	r2, r3, #1
 800587a:	d00a      	beq.n	8005892 <__swsetup_r+0x9a>
 800587c:	2200      	movs	r2, #0
 800587e:	60a2      	str	r2, [r4, #8]
 8005880:	6962      	ldr	r2, [r4, #20]
 8005882:	4252      	negs	r2, r2
 8005884:	61a2      	str	r2, [r4, #24]
 8005886:	6922      	ldr	r2, [r4, #16]
 8005888:	b942      	cbnz	r2, 800589c <__swsetup_r+0xa4>
 800588a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800588e:	d1c5      	bne.n	800581c <__swsetup_r+0x24>
 8005890:	bd38      	pop	{r3, r4, r5, pc}
 8005892:	0799      	lsls	r1, r3, #30
 8005894:	bf58      	it	pl
 8005896:	6962      	ldrpl	r2, [r4, #20]
 8005898:	60a2      	str	r2, [r4, #8]
 800589a:	e7f4      	b.n	8005886 <__swsetup_r+0x8e>
 800589c:	2000      	movs	r0, #0
 800589e:	e7f7      	b.n	8005890 <__swsetup_r+0x98>
 80058a0:	2000001c 	.word	0x2000001c

080058a4 <_sbrk_r>:
 80058a4:	b538      	push	{r3, r4, r5, lr}
 80058a6:	4d06      	ldr	r5, [pc, #24]	@ (80058c0 <_sbrk_r+0x1c>)
 80058a8:	2300      	movs	r3, #0
 80058aa:	4604      	mov	r4, r0
 80058ac:	4608      	mov	r0, r1
 80058ae:	602b      	str	r3, [r5, #0]
 80058b0:	f7fb fcd0 	bl	8001254 <_sbrk>
 80058b4:	1c43      	adds	r3, r0, #1
 80058b6:	d102      	bne.n	80058be <_sbrk_r+0x1a>
 80058b8:	682b      	ldr	r3, [r5, #0]
 80058ba:	b103      	cbz	r3, 80058be <_sbrk_r+0x1a>
 80058bc:	6023      	str	r3, [r4, #0]
 80058be:	bd38      	pop	{r3, r4, r5, pc}
 80058c0:	200041f8 	.word	0x200041f8

080058c4 <__swhatbuf_r>:
 80058c4:	b570      	push	{r4, r5, r6, lr}
 80058c6:	460c      	mov	r4, r1
 80058c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058cc:	2900      	cmp	r1, #0
 80058ce:	b096      	sub	sp, #88	@ 0x58
 80058d0:	4615      	mov	r5, r2
 80058d2:	461e      	mov	r6, r3
 80058d4:	da0d      	bge.n	80058f2 <__swhatbuf_r+0x2e>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80058dc:	f04f 0100 	mov.w	r1, #0
 80058e0:	bf14      	ite	ne
 80058e2:	2340      	movne	r3, #64	@ 0x40
 80058e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80058e8:	2000      	movs	r0, #0
 80058ea:	6031      	str	r1, [r6, #0]
 80058ec:	602b      	str	r3, [r5, #0]
 80058ee:	b016      	add	sp, #88	@ 0x58
 80058f0:	bd70      	pop	{r4, r5, r6, pc}
 80058f2:	466a      	mov	r2, sp
 80058f4:	f000 f848 	bl	8005988 <_fstat_r>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	dbec      	blt.n	80058d6 <__swhatbuf_r+0x12>
 80058fc:	9901      	ldr	r1, [sp, #4]
 80058fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005902:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005906:	4259      	negs	r1, r3
 8005908:	4159      	adcs	r1, r3
 800590a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800590e:	e7eb      	b.n	80058e8 <__swhatbuf_r+0x24>

08005910 <__smakebuf_r>:
 8005910:	898b      	ldrh	r3, [r1, #12]
 8005912:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005914:	079d      	lsls	r5, r3, #30
 8005916:	4606      	mov	r6, r0
 8005918:	460c      	mov	r4, r1
 800591a:	d507      	bpl.n	800592c <__smakebuf_r+0x1c>
 800591c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005920:	6023      	str	r3, [r4, #0]
 8005922:	6123      	str	r3, [r4, #16]
 8005924:	2301      	movs	r3, #1
 8005926:	6163      	str	r3, [r4, #20]
 8005928:	b003      	add	sp, #12
 800592a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592c:	ab01      	add	r3, sp, #4
 800592e:	466a      	mov	r2, sp
 8005930:	f7ff ffc8 	bl	80058c4 <__swhatbuf_r>
 8005934:	9f00      	ldr	r7, [sp, #0]
 8005936:	4605      	mov	r5, r0
 8005938:	4639      	mov	r1, r7
 800593a:	4630      	mov	r0, r6
 800593c:	f7ff fb18 	bl	8004f70 <_malloc_r>
 8005940:	b948      	cbnz	r0, 8005956 <__smakebuf_r+0x46>
 8005942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005946:	059a      	lsls	r2, r3, #22
 8005948:	d4ee      	bmi.n	8005928 <__smakebuf_r+0x18>
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	f043 0302 	orr.w	r3, r3, #2
 8005952:	81a3      	strh	r3, [r4, #12]
 8005954:	e7e2      	b.n	800591c <__smakebuf_r+0xc>
 8005956:	89a3      	ldrh	r3, [r4, #12]
 8005958:	6020      	str	r0, [r4, #0]
 800595a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800595e:	81a3      	strh	r3, [r4, #12]
 8005960:	9b01      	ldr	r3, [sp, #4]
 8005962:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005966:	b15b      	cbz	r3, 8005980 <__smakebuf_r+0x70>
 8005968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800596c:	4630      	mov	r0, r6
 800596e:	f000 f81d 	bl	80059ac <_isatty_r>
 8005972:	b128      	cbz	r0, 8005980 <__smakebuf_r+0x70>
 8005974:	89a3      	ldrh	r3, [r4, #12]
 8005976:	f023 0303 	bic.w	r3, r3, #3
 800597a:	f043 0301 	orr.w	r3, r3, #1
 800597e:	81a3      	strh	r3, [r4, #12]
 8005980:	89a3      	ldrh	r3, [r4, #12]
 8005982:	431d      	orrs	r5, r3
 8005984:	81a5      	strh	r5, [r4, #12]
 8005986:	e7cf      	b.n	8005928 <__smakebuf_r+0x18>

08005988 <_fstat_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d07      	ldr	r5, [pc, #28]	@ (80059a8 <_fstat_r+0x20>)
 800598c:	2300      	movs	r3, #0
 800598e:	4604      	mov	r4, r0
 8005990:	4608      	mov	r0, r1
 8005992:	4611      	mov	r1, r2
 8005994:	602b      	str	r3, [r5, #0]
 8005996:	f7fb fc34 	bl	8001202 <_fstat>
 800599a:	1c43      	adds	r3, r0, #1
 800599c:	d102      	bne.n	80059a4 <_fstat_r+0x1c>
 800599e:	682b      	ldr	r3, [r5, #0]
 80059a0:	b103      	cbz	r3, 80059a4 <_fstat_r+0x1c>
 80059a2:	6023      	str	r3, [r4, #0]
 80059a4:	bd38      	pop	{r3, r4, r5, pc}
 80059a6:	bf00      	nop
 80059a8:	200041f8 	.word	0x200041f8

080059ac <_isatty_r>:
 80059ac:	b538      	push	{r3, r4, r5, lr}
 80059ae:	4d06      	ldr	r5, [pc, #24]	@ (80059c8 <_isatty_r+0x1c>)
 80059b0:	2300      	movs	r3, #0
 80059b2:	4604      	mov	r4, r0
 80059b4:	4608      	mov	r0, r1
 80059b6:	602b      	str	r3, [r5, #0]
 80059b8:	f7fb fc33 	bl	8001222 <_isatty>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d102      	bne.n	80059c6 <_isatty_r+0x1a>
 80059c0:	682b      	ldr	r3, [r5, #0]
 80059c2:	b103      	cbz	r3, 80059c6 <_isatty_r+0x1a>
 80059c4:	6023      	str	r3, [r4, #0]
 80059c6:	bd38      	pop	{r3, r4, r5, pc}
 80059c8:	200041f8 	.word	0x200041f8

080059cc <_init>:
 80059cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ce:	bf00      	nop
 80059d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059d2:	bc08      	pop	{r3}
 80059d4:	469e      	mov	lr, r3
 80059d6:	4770      	bx	lr

080059d8 <_fini>:
 80059d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059da:	bf00      	nop
 80059dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059de:	bc08      	pop	{r3}
 80059e0:	469e      	mov	lr, r3
 80059e2:	4770      	bx	lr
