{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574030409686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574030409692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 16:40:09 2019 " "Processing started: Sun Nov 17 16:40:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574030409692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030409692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030409692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574030410209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574030410210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574030420191 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574030420191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cafetera.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420197 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030420240 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030420240 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030420240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digits " "Elaborating entity \"Digits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574030420243 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(107) " "VHDL Process Statement warning at Digits.vhd(107): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(119) " "VHDL Process Statement warning at Digits.vhd(119): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(123) " "VHDL Process Statement warning at Digits.vhd(123): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(141) " "VHDL Process Statement warning at Digits.vhd(141): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(144) " "VHDL Process Statement warning at Digits.vhd(144): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digits Digits.vhd(160) " "VHDL Process Statement warning at Digits.vhd(160): signal \"digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal0 Digits.vhd(102) " "VHDL Process Statement warning at Digits.vhd(102): inferring latch(es) for signal or variable \"Sal0\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574030420268 "|Digits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal1 Digits.vhd(102) " "VHDL Process Statement warning at Digits.vhd(102): inferring latch(es) for signal or variable \"Sal1\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574030420269 "|Digits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sal2 Digits.vhd(102) " "VHDL Process Statement warning at Digits.vhd(102): inferring latch(es) for signal or variable \"Sal2\", which holds its previous value in one or more paths through the process" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574030420269 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[0\] Digits.vhd(102) " "Inferred latch for \"Sal2\[0\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[1\] Digits.vhd(102) " "Inferred latch for \"Sal2\[1\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[2\] Digits.vhd(102) " "Inferred latch for \"Sal2\[2\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal2\[3\] Digits.vhd(102) " "Inferred latch for \"Sal2\[3\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[0\] Digits.vhd(102) " "Inferred latch for \"Sal1\[0\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[1\] Digits.vhd(102) " "Inferred latch for \"Sal1\[1\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420270 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[2\] Digits.vhd(102) " "Inferred latch for \"Sal1\[2\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal1\[3\] Digits.vhd(102) " "Inferred latch for \"Sal1\[3\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[0\] Digits.vhd(102) " "Inferred latch for \"Sal0\[0\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[1\] Digits.vhd(102) " "Inferred latch for \"Sal0\[1\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[2\] Digits.vhd(102) " "Inferred latch for \"Sal0\[2\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sal0\[3\] Digits.vhd(102) " "Inferred latch for \"Sal0\[3\]\" at Digits.vhd(102)" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030420271 "|Digits"}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030421530 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030421530 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1574030421530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal0\[0\]\$latch " "Latch Sal0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Idle " "Ports D and ENA on the latch are fed by the same signal state.Idle" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421659 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal0\[1\]\$latch " "Latch Sal0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Idle " "Ports D and ENA on the latch are fed by the same signal state.Idle" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421659 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal0\[2\]\$latch " "Latch Sal0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Idle " "Ports D and ENA on the latch are fed by the same signal state.Idle" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421659 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal0\[3\]\$latch " "Latch Sal0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.Idle " "Ports D and ENA on the latch are fed by the same signal state.Idle" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421659 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal1\[0\]\$latch " "Latch Sal1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA is_digit " "Ports D and ENA on the latch are fed by the same signal is_digit" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal1\[1\]\$latch " "Latch Sal1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA is_digit " "Ports D and ENA on the latch are fed by the same signal is_digit" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal1\[2\]\$latch " "Latch Sal1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA is_digit " "Ports D and ENA on the latch are fed by the same signal is_digit" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal1\[3\]\$latch " "Latch Sal1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA is_digit " "Ports D and ENA on the latch are fed by the same signal is_digit" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal2\[0\]\$latch " "Latch Sal2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digits\[0\] " "Ports D and ENA on the latch are fed by the same signal digits\[0\]" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal2\[1\]\$latch " "Latch Sal2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digits\[1\] " "Ports D and ENA on the latch are fed by the same signal digits\[1\]" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal2\[2\]\$latch " "Latch Sal2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digits\[2\] " "Ports D and ENA on the latch are fed by the same signal digits\[2\]" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sal2\[3\]\$latch " "Latch Sal2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA digits\[3\] " "Ports D and ENA on the latch are fed by the same signal digits\[3\]" {  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574030421660 ""}  } { { "Digits.vhd" "" { Text "C:/Users/migue/Documents/GitHub/VLSI/Proyecto/Digits.vhd" 102 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574030421660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574030421792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574030422950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574030422950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574030423691 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574030423691 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574030423691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574030423691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574030423743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 16:40:23 2019 " "Processing ended: Sun Nov 17 16:40:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574030423743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574030423743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574030423743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574030423743 ""}
