Quartus II
Version 9.1 Build 222 10/21/2009 SJ Web Edition
44
3152
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
v1495usr_hal
# storage
db|SeaQuestTrig1.(1).cnf
db|SeaQuestTrig1.(1).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3
}
# macro_sequence

# end
# entity
a395x_if
# storage
db|SeaQuestTrig1.(2).cnf
db|SeaQuestTrig1.(2).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|a395x_if:I2
}
# macro_sequence

# end
# entity
a395x_if_1
# storage
db|SeaQuestTrig1.(3).cnf
db|SeaQuestTrig1.(3).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|a395x_if_1:I3
}
# macro_sequence

# end
# entity
a395x_if_2
# storage
db|SeaQuestTrig1.(4).cnf
db|SeaQuestTrig1.(4).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|a395x_if_2:I4
}
# macro_sequence

# end
# entity
led_if
# storage
db|SeaQuestTrig1.(5).cnf
db|SeaQuestTrig1.(5).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|led_if:I8
}
# macro_sequence

# end
# entity
localbusif
# storage
db|SeaQuestTrig1.(6).cnf
db|SeaQuestTrig1.(6).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|localbusif:I1
}
# macro_sequence

# end
# entity
pdl_if
# storage
db|SeaQuestTrig1.(7).cnf
db|SeaQuestTrig1.(7).cnf
# case_sensitive
# source_file
v1495usr_hal.vqm
fbfa8418886516f3b370e144c8c86db
28
# hierarchies {
v1495usr_hal:inst3|pdl_if:I5
}
# macro_sequence

# end
# entity
coin_reference
# storage
db|SeaQuestTrig1.(8).cnf
db|SeaQuestTrig1.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
coin_reference.vhd
b439acc6abae93d297a4d9fb9abb193
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# include_file {
v1495usr_pkg.vhd
b3bdea327558fd52e8dd16597fc0d2
}
# hierarchies {
coin_reference:inst2
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
DLYPW_IO3
# storage
db|SeaQuestTrig1.(9).cnf
db|SeaQuestTrig1.(9).cnf
# case_insensitive
# source_file
dlypw_io3.bdf
c6b8c698e0e22718fb7f7c95aadaefa
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
DLYPW_IO3:inst30
}
# macro_sequence

# end
# entity
Pulser1
# storage
db|SeaQuestTrig1.(10).cnf
db|SeaQuestTrig1.(10).cnf
# case_insensitive
# source_file
pulser1.bdf
133af11ec37c4021b95c97ba5d2f352
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
DLYPW_IO3:inst30|Pulser1:inst45
DLYPW_IO3:inst30|Pulser1:inst46
DLYPW_IO3:inst30|Pulser1:inst44
PipeTime3:inst29|Pulser1:inst52
PipeTime3:inst29|Pulser1:inst57
TrigSeq3:inst32|Pulser1:inst46
TrigSeq3:inst32|Pulser1:inst41
TrigSeq3:inst32|Pulser1:inst49
TrigSeq3:inst32|Pulser1:inst50
}
# macro_sequence

# end
# entity
lpm_compare2
# storage
db|SeaQuestTrig1.(11).cnf
db|SeaQuestTrig1.(11).cnf
# case_insensitive
# source_file
lpm_compare2.tdf
49bd4cf17e7e1eadd6fe681997efa39
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare2:inst
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|SeaQuestTrig1.(12).cnf
db|SeaQuestTrig1.(12).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_h1j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab9
-1
1
datab8
-1
1
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab2
-1
1
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab11
-1
1
datab10
-1
1
datab0
-1
1
datab4
-1
2
datab3
-1
2
datab12
-1
2
datab1
-1
2
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare2:inst|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_h1j
# storage
db|SeaQuestTrig1.(13).cnf
db|SeaQuestTrig1.(13).cnf
# case_insensitive
# source_file
db|cmpr_h1j.tdf
d969e8165e8adc251ef21fe1f42e1c
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_h1j:auto_generated
DLYPW_IO3:inst30|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_h1j:auto_generated
DLYPW_IO3:inst30|lpm_compare0:inst15|lpm_compare:lpm_compare_component|cmpr_h1j:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare3
# storage
db|SeaQuestTrig1.(14).cnf
db|SeaQuestTrig1.(14).cnf
# case_insensitive
# source_file
lpm_compare3.tdf
39d3bed057784b4687adda2e2e5761
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare3:inst1
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|SeaQuestTrig1.(15).cnf
db|SeaQuestTrig1.(15).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_h1j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab9
-1
1
datab8
-1
1
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab4
-1
1
datab3
-1
1
datab2
-1
1
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab11
-1
1
datab10
-1
1
datab1
-1
1
datab0
-1
1
datab12
-1
2
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare3:inst1|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
lpm_mux5
# storage
db|SeaQuestTrig1.(16).cnf
db|SeaQuestTrig1.(16).cnf
# case_insensitive
# source_file
lpm_mux5.tdf
3d8a653e5e27c6ed057704aed27a1ce
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x15
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
data1x9
-1
1
data1x15
-1
1
data1x14
-1
1
data1x13
-1
1
data1x12
-1
1
data1x11
-1
1
data1x10
-1
1
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
DLYPW_IO3:inst30|lpm_mux5:inst33
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(17).cnf
db|SeaQuestTrig1.(17).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_pgc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_mux5:inst33|lpm_mux:lpm_mux_component
ZeroSuppr3:inst31|lpm_mux5:inst4|lpm_mux:lpm_mux_component
lpm_mux5:inst25|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_pgc
# storage
db|SeaQuestTrig1.(18).cnf
db|SeaQuestTrig1.(18).cnf
# case_insensitive
# source_file
db|mux_pgc.tdf
e573316ab44dbc25fac6f429899ebb
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_mux5:inst33|lpm_mux:lpm_mux_component|mux_pgc:auto_generated
ZeroSuppr3:inst31|lpm_mux5:inst4|lpm_mux:lpm_mux_component|mux_pgc:auto_generated
lpm_mux5:inst25|lpm_mux:lpm_mux_component|mux_pgc:auto_generated
}
# macro_sequence

# end
# entity
lpm_ram_dp4
# storage
db|SeaQuestTrig1.(19).cnf
db|SeaQuestTrig1.(19).cnf
# case_insensitive
# source_file
lpm_ram_dp4.tdf
79bcc6f08094b689c7df72c1e81a809f
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock_b
-1
3
clock_a
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_b
-1
1
data_b9
-1
1
data_b8
-1
1
data_b7
-1
1
data_b6
-1
1
data_b5
-1
1
data_b4
-1
1
data_b3
-1
1
data_b2
-1
1
data_b15
-1
1
data_b14
-1
1
data_b13
-1
1
data_b12
-1
1
data_b11
-1
1
data_b10
-1
1
data_b1
-1
1
data_b0
-1
1
address_b7
-1
1
}
# include_file {
altsyncram.inc
bf6e7ed16a7f826360d948c8e4763a5
}
# hierarchies {
DLYPW_IO3:inst30|lpm_ram_dp4:inst17
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|SeaQuestTrig1.(20).cnf
db|SeaQuestTrig1.(20).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
8
PARAMETER_UNKNOWN
USR
NUMWORDS_A
256
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_UNKNOWN
USR
WIDTHAD_B
8
PARAMETER_UNKNOWN
USR
NUMWORDS_B
256
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DelayMem1.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_oi72
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component
ZeroSuppr3:inst31|lpm_ram_dp4:inst17|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_oi72
# storage
db|SeaQuestTrig1.(21).cnf
db|SeaQuestTrig1.(21).cnf
# case_insensitive
# source_file
db|altsyncram_oi72.tdf
251a3a9d812ca734d8ea77c28a26a8
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
delaymem1.mif
232d4bb1e5639162c79e6bbd954974
}
# hierarchies {
DLYPW_IO3:inst30|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated
ZeroSuppr3:inst31|lpm_ram_dp4:inst17|altsyncram:altsyncram_component|altsyncram_oi72:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare0
# storage
db|SeaQuestTrig1.(22).cnf
db|SeaQuestTrig1.(22).cnf
# case_insensitive
# source_file
lpm_compare0.tdf
7f87db67b8472337264295ad56a8aca
7
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare0:inst15
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|SeaQuestTrig1.(23).cnf
db|SeaQuestTrig1.(23).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
16
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_h1j
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab9
-1
1
datab8
-1
1
datab7
-1
1
datab6
-1
1
datab5
-1
1
datab15
-1
1
datab14
-1
1
datab13
-1
1
datab11
-1
1
datab10
-1
1
datab1
-1
1
datab0
-1
1
datab4
-1
2
datab3
-1
2
datab2
-1
2
datab12
-1
2
}
# hierarchies {
DLYPW_IO3:inst30|lpm_compare0:inst15|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
lpm_counter7
# storage
db|SeaQuestTrig1.(24).cnf
db|SeaQuestTrig1.(24).cnf
# case_insensitive
# source_file
lpm_counter7.tdf
862e4cc99ad334396859216a24c8972b
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
DLYPW_IO3:inst30|lpm_counter7:inst18
PipeTime3:inst29|lpm_counter7:inst2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(25).cnf
db|SeaQuestTrig1.(25).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_9dh
PARAMETER_UNKNOWN
USR
}
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_counter7:inst18|lpm_counter:lpm_counter_component
PipeTime3:inst29|lpm_counter7:inst2|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_9dh
# storage
db|SeaQuestTrig1.(26).cnf
db|SeaQuestTrig1.(26).cnf
# case_insensitive
# source_file
db|cntr_9dh.tdf
9d5ceb5542d7f2f9f68623e845cb5a67
7
# used_port {
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_counter7:inst18|lpm_counter:lpm_counter_component|cntr_9dh:auto_generated
PipeTime3:inst29|lpm_counter7:inst2|lpm_counter:lpm_counter_component|cntr_9dh:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|SeaQuestTrig1.(27).cnf
db|SeaQuestTrig1.(27).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
1532ceca7752987b29f32b6a93358f1c
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode0:inst3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|SeaQuestTrig1.(28).cnf
db|SeaQuestTrig1.(28).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DECODES
4
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_cjf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode0:inst3|lpm_decode:lpm_decode_component
DLYPW_IO3:inst30|lpm_decode0:inst13|lpm_decode:lpm_decode_component
PipeTime3:inst29|lpm_decode0:inst29|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_0|lpm_decode0:inst4|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_2|lpm_decode0:inst4|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component
GRP32ch:L1_1|lpm_decode0:inst4|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_cjf
# storage
db|SeaQuestTrig1.(29).cnf
db|SeaQuestTrig1.(29).cnf
# case_insensitive
# source_file
db|decode_cjf.tdf
b49ab5752e25588ce45e5cd4a5fc938
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
DLYPW_IO3:inst30|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
PipeTime3:inst29|lpm_decode0:inst29|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_0|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_2|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|lpm_decode0:inst28|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
GRP32ch:L1_1|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_cjf:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode1
# storage
db|SeaQuestTrig1.(30).cnf
db|SeaQuestTrig1.(30).cnf
# case_insensitive
# source_file
lpm_decode1.tdf
e6209bfcb479cc2fca874f7d98b6956
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode1:inst4
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|SeaQuestTrig1.(31).cnf
db|SeaQuestTrig1.(31).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_UNKNOWN
USR
LPM_DECODES
8
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_hjf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode1:inst4|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_hjf
# storage
db|SeaQuestTrig1.(32).cnf
db|SeaQuestTrig1.(32).cnf
# case_insensitive
# source_file
db|decode_hjf.tdf
252018acbae1b1c86eba247793987
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_hjf:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|SeaQuestTrig1.(33).cnf
db|SeaQuestTrig1.(33).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
1532ceca7752987b29f32b6a93358f1c
7
# used_port {
eq2
-1
3
eq1
-1
3
eq0
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
DLYPW_IO3:inst30|lpm_decode0:inst13
}
# macro_sequence

# end
# entity
altpll
# storage
db|SeaQuestTrig1.(35).cnf
db|SeaQuestTrig1.(35).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altpll.tdf
34879d2b16c1357da1b2876e4ab5f3
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
25000
PARAMETER_UNKNOWN
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
25
PARAMETER_UNKNOWN
USR
CLK0_MULTIPLY_BY
25
PARAMETER_UNKNOWN
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
4
PARAMETER_UNKNOWN
USR
CLK0_DIVIDE_BY
4
PARAMETER_UNKNOWN
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
1000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
25
PARAMETER_UNKNOWN
USR
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
16
PARAMETER_UNKNOWN
USR
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk0
-1
3
extclk0
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
}
# macro_sequence

# end
# entity
lpm_counter5
# storage
db|SeaQuestTrig1.(36).cnf
db|SeaQuestTrig1.(36).cnf
# case_insensitive
# source_file
lpm_counter5.tdf
7d518e1d94b29386edb5269a3deca89
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
lpm_counter5:inst6
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(37).cnf
db|SeaQuestTrig1.(37).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_4dh
PARAMETER_UNKNOWN
USR
}
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
lpm_counter5:inst6|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_4dh
# storage
db|SeaQuestTrig1.(38).cnf
db|SeaQuestTrig1.(38).cnf
# case_insensitive
# source_file
db|cntr_4dh.tdf
8c7362ed483bc6757ac68ea28d551d1
7
# used_port {
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
lpm_counter5:inst6|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated
}
# macro_sequence

# end
# entity
ZeroSuppr3
# storage
db|SeaQuestTrig1.(39).cnf
db|SeaQuestTrig1.(39).cnf
# case_insensitive
# source_file
zerosuppr3.bdf
f413499d779f85db5c857a11c6ded7b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
ZeroSuppr3:inst31
}
# macro_sequence

# end
# entity
lpm_counter11
# storage
db|SeaQuestTrig1.(40).cnf
db|SeaQuestTrig1.(40).cnf
# case_insensitive
# source_file
lpm_counter11.tdf
ab0aa40a37e5e33ac7e2fd4316295be
7
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
ZeroSuppr3:inst31|lpm_counter11:inst
ZeroSuppr3:inst31|lpm_counter11:inst3
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(41).cnf
db|SeaQuestTrig1.(41).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
256
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_jqj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_counter11:inst|lpm_counter:lpm_counter_component
ZeroSuppr3:inst31|lpm_counter11:inst3|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_jqj
# storage
db|SeaQuestTrig1.(42).cnf
db|SeaQuestTrig1.(42).cnf
# case_insensitive
# source_file
db|cntr_jqj.tdf
588b4ddee838cb3f13cd51cc6223c9dc
7
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_counter11:inst|lpm_counter:lpm_counter_component|cntr_jqj:auto_generated
ZeroSuppr3:inst31|lpm_counter11:inst3|lpm_counter:lpm_counter_component|cntr_jqj:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux7
# storage
db|SeaQuestTrig1.(43).cnf
db|SeaQuestTrig1.(43).cnf
# case_insensitive
# source_file
lpm_mux7.tdf
2d9a994e614498731caedb5827c6c183
7
# used_port {
sel1
-1
3
sel0
-1
3
result
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux7:inst2
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(44).cnf
db|SeaQuestTrig1.(44).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_SIZE
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_6fc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel1
-1
3
sel0
-1
3
result0
-1
3
data3_0
-1
3
data2_0
-1
3
data1_0
-1
3
data0_0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux7:inst2|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_6fc
# storage
db|SeaQuestTrig1.(45).cnf
db|SeaQuestTrig1.(45).cnf
# case_insensitive
# source_file
db|mux_6fc.tdf
bd48f938ba9f8b9bb1dfa77f60445348
7
# used_port {
sel1
-1
3
sel0
-1
3
result0
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux7:inst2|lpm_mux:lpm_mux_component|mux_6fc:auto_generated
}
# macro_sequence

# end
# entity
ChTSCount3
# storage
db|SeaQuestTrig1.(46).cnf
db|SeaQuestTrig1.(46).cnf
# case_insensitive
# source_file
chtscount3.bdf
aa1af5b5a82a7f366188abe669f4525c
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21
PipeTime3:inst29|ChTSCount3:inst7
PipeTime3:inst29|ChTSCount3:inst5
}
# macro_sequence

# end
# entity
lpm_counter9
# storage
db|SeaQuestTrig1.(47).cnf
db|SeaQuestTrig1.(47).cnf
# case_insensitive
# source_file
lpm_counter9.tdf
7d67d64d2669bfee6f136eec8524f
7
# used_port {
sset
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter9:inst6
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter9:inst6
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter9:inst6
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(48).cnf
db|SeaQuestTrig1.(48).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
31
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_9vj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter9:inst6|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter9:inst6|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter9:inst6|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_9vj
# storage
db|SeaQuestTrig1.(49).cnf
db|SeaQuestTrig1.(49).cnf
# case_insensitive
# source_file
db|cntr_9vj.tdf
1f1b71163fddd17cab8cd32c387d347
7
# used_port {
sset
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter9:inst6|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter9:inst6|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter9:inst6|lpm_counter:lpm_counter_component|cntr_9vj:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode2
# storage
db|SeaQuestTrig1.(50).cnf
db|SeaQuestTrig1.(50).cnf
# case_insensitive
# source_file
lpm_decode2.tdf
84e5435b3e983f69c0996dc0a163d1ed
7
# used_port {
eq95
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_decode2:inst7
PipeTime3:inst29|ChTSCount3:inst7|lpm_decode2:inst7
PipeTime3:inst29|ChTSCount3:inst5|lpm_decode2:inst7
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|SeaQuestTrig1.(51).cnf
db|SeaQuestTrig1.(51).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
bfce37ee9af3768dda7316c867798b
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_DECODES
128
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_h2f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq95
-1
3
eq94
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_decode2:inst7|lpm_decode:lpm_decode_component
PipeTime3:inst29|ChTSCount3:inst7|lpm_decode2:inst7|lpm_decode:lpm_decode_component
PipeTime3:inst29|ChTSCount3:inst5|lpm_decode2:inst7|lpm_decode:lpm_decode_component
}
# macro_sequence

# end
# entity
decode_h2f
# storage
db|SeaQuestTrig1.(52).cnf
db|SeaQuestTrig1.(52).cnf
# case_insensitive
# source_file
db|decode_h2f.tdf
5a6b552a9aab5f6f93d7f3b1b77b5f9e
7
# used_port {
eq99
-1
3
eq98
-1
3
eq97
-1
3
eq96
-1
3
eq95
-1
3
eq94
-1
3
eq93
-1
3
eq92
-1
3
eq91
-1
3
eq90
-1
3
eq9
-1
3
eq89
-1
3
eq88
-1
3
eq87
-1
3
eq86
-1
3
eq85
-1
3
eq84
-1
3
eq83
-1
3
eq82
-1
3
eq81
-1
3
eq80
-1
3
eq8
-1
3
eq79
-1
3
eq78
-1
3
eq77
-1
3
eq76
-1
3
eq75
-1
3
eq74
-1
3
eq73
-1
3
eq72
-1
3
eq71
-1
3
eq70
-1
3
eq7
-1
3
eq69
-1
3
eq68
-1
3
eq67
-1
3
eq66
-1
3
eq65
-1
3
eq64
-1
3
eq63
-1
3
eq62
-1
3
eq61
-1
3
eq60
-1
3
eq6
-1
3
eq59
-1
3
eq58
-1
3
eq57
-1
3
eq56
-1
3
eq55
-1
3
eq54
-1
3
eq53
-1
3
eq52
-1
3
eq51
-1
3
eq50
-1
3
eq5
-1
3
eq49
-1
3
eq48
-1
3
eq47
-1
3
eq46
-1
3
eq45
-1
3
eq44
-1
3
eq43
-1
3
eq42
-1
3
eq41
-1
3
eq40
-1
3
eq4
-1
3
eq39
-1
3
eq38
-1
3
eq37
-1
3
eq36
-1
3
eq35
-1
3
eq34
-1
3
eq33
-1
3
eq32
-1
3
eq31
-1
3
eq30
-1
3
eq3
-1
3
eq29
-1
3
eq28
-1
3
eq27
-1
3
eq26
-1
3
eq25
-1
3
eq24
-1
3
eq23
-1
3
eq22
-1
3
eq21
-1
3
eq20
-1
3
eq2
-1
3
eq19
-1
3
eq18
-1
3
eq17
-1
3
eq16
-1
3
eq15
-1
3
eq14
-1
3
eq13
-1
3
eq127
-1
3
eq126
-1
3
eq125
-1
3
eq124
-1
3
eq123
-1
3
eq122
-1
3
eq121
-1
3
eq120
-1
3
eq12
-1
3
eq119
-1
3
eq118
-1
3
eq117
-1
3
eq116
-1
3
eq115
-1
3
eq114
-1
3
eq113
-1
3
eq112
-1
3
eq111
-1
3
eq110
-1
3
eq11
-1
3
eq109
-1
3
eq108
-1
3
eq107
-1
3
eq106
-1
3
eq105
-1
3
eq104
-1
3
eq103
-1
3
eq102
-1
3
eq101
-1
3
eq100
-1
3
eq10
-1
3
eq1
-1
3
eq0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_decode2:inst7|lpm_decode:lpm_decode_component|decode_h2f:auto_generated
PipeTime3:inst29|ChTSCount3:inst7|lpm_decode2:inst7|lpm_decode:lpm_decode_component|decode_h2f:auto_generated
PipeTime3:inst29|ChTSCount3:inst5|lpm_decode2:inst7|lpm_decode:lpm_decode_component|decode_h2f:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter8
# storage
db|SeaQuestTrig1.(53).cnf
db|SeaQuestTrig1.(53).cnf
# case_insensitive
# source_file
lpm_counter8.tdf
ff384b1b10bb56c4d791189eda570fc
7
# used_port {
sload
-1
3
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter8:inst5
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter8:inst5
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter8:inst5
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(54).cnf
db|SeaQuestTrig1.(54).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_1gj
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter8:inst5|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter8:inst5|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter8:inst5|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_1gj
# storage
db|SeaQuestTrig1.(55).cnf
db|SeaQuestTrig1.(55).cnf
# case_insensitive
# source_file
db|cntr_1gj.tdf
2e7db792af4a58344374147e7cabc159
7
# used_port {
sload
-1
3
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter8:inst5|lpm_counter:lpm_counter_component|cntr_1gj:auto_generated
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter8:inst5|lpm_counter:lpm_counter_component|cntr_1gj:auto_generated
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter8:inst5|lpm_counter:lpm_counter_component|cntr_1gj:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter10
# storage
db|SeaQuestTrig1.(56).cnf
db|SeaQuestTrig1.(56).cnf
# case_insensitive
# source_file
lpm_counter10.tdf
adec9b499f21a3acbcb63dc44157a
7
# used_port {
sload
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter10:inst1
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter10:inst1
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter10:inst1
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(57).cnf
db|SeaQuestTrig1.(57).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DOWN
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_08j
PARAMETER_UNKNOWN
USR
}
# used_port {
sload
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter10:inst1|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter10:inst1|lpm_counter:lpm_counter_component
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter10:inst1|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_08j
# storage
db|SeaQuestTrig1.(58).cnf
db|SeaQuestTrig1.(58).cnf
# case_insensitive
# source_file
db|cntr_08j.tdf
860ae0371d333717010d7215c2ff8
7
# used_port {
sload
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|ChTSCount3:inst21|lpm_counter10:inst1|lpm_counter:lpm_counter_component|cntr_08j:auto_generated
PipeTime3:inst29|ChTSCount3:inst7|lpm_counter10:inst1|lpm_counter:lpm_counter_component|cntr_08j:auto_generated
PipeTime3:inst29|ChTSCount3:inst5|lpm_counter10:inst1|lpm_counter:lpm_counter_component|cntr_08j:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux4
# storage
db|SeaQuestTrig1.(59).cnf
db|SeaQuestTrig1.(59).cnf
# case_insensitive
# source_file
lpm_mux4.tdf
d2873839bd76249ea7acd1ca6066da4
7
# used_port {
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data3x8
-1
3
data3x7
-1
3
data3x6
-1
3
data3x5
-1
3
data3x4
-1
3
data3x3
-1
3
data3x2
-1
3
data3x1
-1
3
data3x0
-1
3
data2x8
-1
3
data2x7
-1
3
data2x6
-1
3
data2x5
-1
3
data2x4
-1
3
data2x3
-1
3
data2x2
-1
3
data2x1
-1
3
data2x0
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux4:inst12
GRP32ch:L1_0|lpm_mux4:inst12
GRP32ch:L1_0|GRP4ch:L2_0|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_1|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_2|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_3|lpm_mux4:inst19
GRP32ch:L1_0|lpm_mux4:inst11
GRP32ch:L1_0|GRP4ch:L2_4|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_5|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_6|lpm_mux4:inst19
GRP32ch:L1_0|GRP4ch:L2_7|lpm_mux4:inst19
GRP32ch:L1_2|lpm_mux4:inst12
GRP32ch:L1_2|GRP4ch:L2_0|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_1|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_2|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_3|lpm_mux4:inst19
GRP32ch:L1_2|lpm_mux4:inst11
GRP32ch:L1_2|GRP4ch:L2_4|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_5|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_6|lpm_mux4:inst19
GRP32ch:L1_2|GRP4ch:L2_7|lpm_mux4:inst19
GRP32ch:L1_1|lpm_mux4:inst12
GRP32ch:L1_1|GRP4ch:L2_0|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_1|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_2|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_3|lpm_mux4:inst19
GRP32ch:L1_1|lpm_mux4:inst11
GRP32ch:L1_1|GRP4ch:L2_4|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_5|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_6|lpm_mux4:inst19
GRP32ch:L1_1|GRP4ch:L2_7|lpm_mux4:inst19
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(60).cnf
db|SeaQuestTrig1.(60).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
LPM_SIZE
4
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_efc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data3_8
-1
3
data3_7
-1
3
data3_6
-1
3
data3_5
-1
3
data3_4
-1
3
data3_3
-1
3
data3_2
-1
3
data3_1
-1
3
data3_0
-1
3
data2_8
-1
3
data2_7
-1
3
data2_6
-1
3
data2_5
-1
3
data2_4
-1
3
data2_3
-1
3
data2_2
-1
3
data2_1
-1
3
data2_0
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux4:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|lpm_mux4:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|lpm_mux4:inst11|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|lpm_mux4:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|lpm_mux4:inst11|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|lpm_mux4:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|lpm_mux4:inst11|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_efc
# storage
db|SeaQuestTrig1.(61).cnf
db|SeaQuestTrig1.(61).cnf
# case_insensitive
# source_file
db|mux_efc.tdf
83cedeff9260a340a092806bde524391
7
# used_port {
sel1
-1
3
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux4:inst12|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|lpm_mux4:inst12|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|lpm_mux4:inst11|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|lpm_mux4:inst12|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|lpm_mux4:inst11|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|lpm_mux4:inst12|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|lpm_mux4:inst11|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|lpm_mux4:inst19|lpm_mux:lpm_mux_component|mux_efc:auto_generated
}
# macro_sequence

# end
# entity
lpm_ram_dp4
# storage
db|SeaQuestTrig1.(62).cnf
db|SeaQuestTrig1.(62).cnf
# case_insensitive
# source_file
lpm_ram_dp4.tdf
79bcc6f08094b689c7df72c1e81a809f
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock_b
-1
3
clock_a
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
altsyncram.inc
bf6e7ed16a7f826360d948c8e4763a5
}
# hierarchies {
ZeroSuppr3:inst31|lpm_ram_dp4:inst17
}
# macro_sequence

# end
# entity
lpm_mux5
# storage
db|SeaQuestTrig1.(63).cnf
db|SeaQuestTrig1.(63).cnf
# case_insensitive
# source_file
lpm_mux5.tdf
3d8a653e5e27c6ed057704aed27a1ce
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
data1x9
-1
1
data1x14
-1
1
data1x13
-1
1
data1x12
-1
1
data1x11
-1
1
data1x10
-1
1
data0x15
-1
1
data1x15
-1
2
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
ZeroSuppr3:inst31|lpm_mux5:inst4
}
# macro_sequence

# end
# entity
PipeTime3
# storage
db|SeaQuestTrig1.(64).cnf
db|SeaQuestTrig1.(64).cnf
# case_insensitive
# source_file
pipetime3.bdf
8858fafe33f84da65922cd59443d28b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
PipeTime3:inst29
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|SeaQuestTrig1.(65).cnf
db|SeaQuestTrig1.(65).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
1532ceca7752987b29f32b6a93358f1c
7
# used_port {
eq1
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
PipeTime3:inst29|lpm_decode0:inst29
}
# macro_sequence

# end
# entity
lpm_counter6
# storage
db|SeaQuestTrig1.(66).cnf
db|SeaQuestTrig1.(66).cnf
# case_insensitive
# source_file
lpm_counter6.tdf
152b7229de40997dbdad4c7b8b35f093
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
PipeTime3:inst29|lpm_counter6:inst54
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(67).cnf
db|SeaQuestTrig1.(67).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_orh
PARAMETER_UNKNOWN
USR
}
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_counter6:inst54|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_orh
# storage
db|SeaQuestTrig1.(68).cnf
db|SeaQuestTrig1.(68).cnf
# case_insensitive
# source_file
db|cntr_orh.tdf
119ed4ce6f4cfdab6f3995ca5d81bc
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_counter6:inst54|lpm_counter:lpm_counter_component|cntr_orh:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux10
# storage
db|SeaQuestTrig1.(69).cnf
db|SeaQuestTrig1.(69).cnf
# case_insensitive
# source_file
lpm_mux10.tdf
585fef5721be9c7606d5d0402a6cf8
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x9
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x13
-1
3
data1x12
-1
3
data1x11
-1
3
data1x10
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
PipeTime3:inst29|lpm_mux10:inst6
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(70).cnf
db|SeaQuestTrig1.(70).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
14
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_ngc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_mux10:inst6|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_ngc
# storage
db|SeaQuestTrig1.(71).cnf
db|SeaQuestTrig1.(71).cnf
# case_insensitive
# source_file
db|mux_ngc.tdf
0566d4e18f02a38f93649f1ec722ebd
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_mux10:inst6|lpm_mux:lpm_mux_component|mux_ngc:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub5
# storage
db|SeaQuestTrig1.(72).cnf
db|SeaQuestTrig1.(72).cnf
# case_insensitive
# source_file
lpm_add_sub5.tdf
f84cb78ec4140f575957388e44707f
7
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(73).cnf
db|SeaQuestTrig1.(73).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_qdh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(74).cnf
db|SeaQuestTrig1.(74).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
7
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
SUB
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(75).cnf
db|SeaQuestTrig1.(75).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
7
PARAMETER_UNKNOWN
USR
NEED_CARRY
0
PARAMETER_UNKNOWN
DEF
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout0
-1
3
sin0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(76).cnf
db|SeaQuestTrig1.(76).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
7
PARAMETER_UNKNOWN
USR
NEED_CARRY
1
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout6
-1
3
sout5
-1
3
sout4
-1
3
sout3
-1
3
sout2
-1
3
sout1
-1
3
sout0
-1
3
sin6
-1
3
sin5
-1
3
sin4
-1
3
sin3
-1
3
sin2
-1
3
sin1
-1
3
sin0
-1
3
cout6
-1
3
cout5
-1
3
cout4
-1
3
cout3
-1
3
cout2
-1
3
cout1
-1
3
cout0
-1
3
cin6
-1
3
cin5
-1
3
cin4
-1
3
cin3
-1
3
cin2
-1
3
cin1
-1
3
cin0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
}
# macro_sequence

# end
# entity
altshift
# storage
db|SeaQuestTrig1.(77).cnf
db|SeaQuestTrig1.(77).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
7
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
}
# macro_sequence

# end
# entity
altshift
# storage
db|SeaQuestTrig1.(78).cnf
db|SeaQuestTrig1.(78).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
1
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result0
-1
3
data0
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
PipeTime3:inst29|lpm_add_sub5:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:oflow_ext_latency_ffs
}
# macro_sequence

# end
# entity
lpm_add_sub6
# storage
db|SeaQuestTrig1.(79).cnf
db|SeaQuestTrig1.(79).cnf
# case_insensitive
# source_file
lpm_add_sub6.tdf
76f42b2aecddb36c37c9ff16f5c634b
7
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
2
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub6:inst12
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(80).cnf
db|SeaQuestTrig1.(80).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_jnh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(81).cnf
db|SeaQuestTrig1.(81).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
7
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
ADD
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# hierarchies {
PipeTime3:inst29|lpm_add_sub6:inst12|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
TrigSeq3
# storage
db|SeaQuestTrig1.(82).cnf
db|SeaQuestTrig1.(82).cnf
# case_insensitive
# source_file
trigseq3.bdf
ea2649e8ee84241887a84d6f4fe47a7a
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
TrigSeq3:inst32
}
# macro_sequence

# end
# entity
lpm_counter3
# storage
db|SeaQuestTrig1.(83).cnf
db|SeaQuestTrig1.(83).cnf
# case_insensitive
# source_file
lpm_counter3.tdf
b6c85f5599b5a9fadcfcbd1693c3fd72
7
# used_port {
sset
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
TrigSeq3:inst32|lpm_counter3:inst42
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(84).cnf
db|SeaQuestTrig1.(84).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
10
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
768
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_nak
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
TrigSeq3:inst32|lpm_counter3:inst42|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_nak
# storage
db|SeaQuestTrig1.(85).cnf
db|SeaQuestTrig1.(85).cnf
# case_insensitive
# source_file
db|cntr_nak.tdf
969de5d1cfa3ac4a1efa1eb456d81e8
7
# used_port {
sset
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
TrigSeq3:inst32|lpm_counter3:inst42|lpm_counter:lpm_counter_component|cntr_nak:auto_generated
}
# macro_sequence

# end
# entity
GRP32ch
# storage
db|SeaQuestTrig1.(86).cnf
db|SeaQuestTrig1.(86).cnf
# case_insensitive
# source_file
grp32ch.bdf
eb7dd0f2faac15bac2d39cb16bfaa69d
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
GRP32ch:L1_0
GRP32ch:L1_2
GRP32ch:L1_1
}
# macro_sequence

# end
# entity
lpm_mux3
# storage
db|SeaQuestTrig1.(87).cnf
db|SeaQuestTrig1.(87).cnf
# case_insensitive
# source_file
lpm_mux3.tdf
12194b89395193bde48de45725b7595
7
# used_port {
sel
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
GRP32ch:L1_0|lpm_mux3:inst8
GRP32ch:L1_2|lpm_mux3:inst8
GRP32ch:L1_1|lpm_mux3:inst8
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(88).cnf
db|SeaQuestTrig1.(88).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_bfc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
GRP32ch:L1_0|lpm_mux3:inst8|lpm_mux:lpm_mux_component
GRP32ch:L1_2|lpm_mux3:inst8|lpm_mux:lpm_mux_component
GRP32ch:L1_1|lpm_mux3:inst8|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_bfc
# storage
db|SeaQuestTrig1.(89).cnf
db|SeaQuestTrig1.(89).cnf
# case_insensitive
# source_file
db|mux_bfc.tdf
11c7b62d3d8bf16473625e215d148
7
# used_port {
sel0
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_bfc:auto_generated
GRP32ch:L1_2|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_bfc:auto_generated
GRP32ch:L1_1|lpm_mux3:inst8|lpm_mux:lpm_mux_component|mux_bfc:auto_generated
}
# macro_sequence

# end
# entity
GRP4ch
# storage
db|SeaQuestTrig1.(90).cnf
db|SeaQuestTrig1.(90).cnf
# case_insensitive
# source_file
grp4ch.bdf
58adc624f03446181e0928cbbbe782f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0
GRP32ch:L1_0|GRP4ch:L2_1
GRP32ch:L1_0|GRP4ch:L2_2
GRP32ch:L1_0|GRP4ch:L2_3
GRP32ch:L1_0|GRP4ch:L2_4
GRP32ch:L1_0|GRP4ch:L2_5
GRP32ch:L1_0|GRP4ch:L2_6
GRP32ch:L1_0|GRP4ch:L2_7
GRP32ch:L1_2|GRP4ch:L2_0
GRP32ch:L1_2|GRP4ch:L2_1
GRP32ch:L1_2|GRP4ch:L2_2
GRP32ch:L1_2|GRP4ch:L2_3
GRP32ch:L1_2|GRP4ch:L2_4
GRP32ch:L1_2|GRP4ch:L2_5
GRP32ch:L1_2|GRP4ch:L2_6
GRP32ch:L1_2|GRP4ch:L2_7
GRP32ch:L1_1|GRP4ch:L2_0
GRP32ch:L1_1|GRP4ch:L2_1
GRP32ch:L1_1|GRP4ch:L2_2
GRP32ch:L1_1|GRP4ch:L2_3
GRP32ch:L1_1|GRP4ch:L2_4
GRP32ch:L1_1|GRP4ch:L2_5
GRP32ch:L1_1|GRP4ch:L2_6
GRP32ch:L1_1|GRP4ch:L2_7
}
# macro_sequence

# end
# entity
lpm_ram_dp2
# storage
db|SeaQuestTrig1.(91).cnf
db|SeaQuestTrig1.(91).cnf
# case_insensitive
# source_file
lpm_ram_dp2.tdf
38c9aeaee2b0b08f2d1eb81181d48990
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren
-1
3
wrclock
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdclock
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
altsyncram.inc
bf6e7ed16a7f826360d948c8e4763a5
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_1|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_2|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_3|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_4|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_5|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_6|lpm_ram_dp2:inst6
GRP32ch:L1_0|GRP4ch:L2_7|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_0|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_1|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_2|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_4|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_5|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_6|lpm_ram_dp2:inst6
GRP32ch:L1_2|GRP4ch:L2_7|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_0|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_1|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_2|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_3|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_4|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_5|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_6|lpm_ram_dp2:inst6
GRP32ch:L1_1|GRP4ch:L2_7|lpm_ram_dp2:inst6
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|SeaQuestTrig1.(92).cnf
db|SeaQuestTrig1.(92).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
11126d23236b22214ea7531dfb5e29be
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
9
PARAMETER_UNKNOWN
USR
WIDTHAD_A
9
PARAMETER_UNKNOWN
USR
NUMWORDS_A
512
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
36
PARAMETER_UNKNOWN
USR
WIDTHAD_B
7
PARAMETER_UNKNOWN
USR
NUMWORDS_B
128
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
M4K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5gi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_0|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_2|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
GRP32ch:L1_1|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_5gi1
# storage
db|SeaQuestTrig1.(93).cnf
db|SeaQuestTrig1.(93).cnf
# case_insensitive
# source_file
db|altsyncram_5gi1.tdf
97a66c5f45d8bef71ff25b2ccbf324f
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|lpm_ram_dp2:inst6|altsyncram:altsyncram_component|altsyncram_5gi1:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|SeaQuestTrig1.(94).cnf
db|SeaQuestTrig1.(94).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
1532ceca7752987b29f32b6a93358f1c
7
# used_port {
eq2
-1
3
eq1
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_1|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_2|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_3|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_4|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_5|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_6|lpm_decode0:inst28
GRP32ch:L1_0|GRP4ch:L2_7|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_0|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_1|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_2|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_3|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_4|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_5|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_6|lpm_decode0:inst28
GRP32ch:L1_2|GRP4ch:L2_7|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_0|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_1|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_2|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_3|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_4|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_5|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_6|lpm_decode0:inst28
GRP32ch:L1_1|GRP4ch:L2_7|lpm_decode0:inst28
}
# macro_sequence

# end
# entity
OutPipe1a
# storage
db|SeaQuestTrig1.(95).cnf
db|SeaQuestTrig1.(95).cnf
# case_insensitive
# source_file
outpipe1a.bdf
1a2ee96195545db23687b3a499a14
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1
}
# macro_sequence

# end
# entity
lpm_mux1
# storage
db|SeaQuestTrig1.(96).cnf
db|SeaQuestTrig1.(96).cnf
# case_insensitive
# source_file
lpm_mux1.tdf
cf619bfecc9c04047d44211ff6e3150
7
# used_port {
sel
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|lpm_mux1:inst16
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|lpm_mux1:inst18
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|lpm_mux1:inst16
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|lpm_mux1:inst18
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|lpm_mux1:inst16
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|lpm_mux1:inst18
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(97).cnf
db|SeaQuestTrig1.(97).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_7fc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|lpm_mux1:inst16|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|lpm_mux1:inst18|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
Out32ch:inst4|lpm_mux1:inst1|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|lpm_mux1:inst16|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|lpm_mux1:inst18|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|lpm_mux1:inst16|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|lpm_mux1:inst18|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component
Out32ch:inst17|lpm_mux1:inst1|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_7fc
# storage
db|SeaQuestTrig1.(98).cnf
db|SeaQuestTrig1.(98).cnf
# case_insensitive
# source_file
db|mux_7fc.tdf
344b945ceed135068f6714720f868c9
7
# used_port {
sel0
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|lpm_mux1:inst16|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
Out32ch:inst4|lpm_mux1:inst1|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|lpm_mux1:inst16|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|lpm_mux1:inst16|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|lpm_mux1:inst18|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux1:inst12|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
Out32ch:inst17|lpm_mux1:inst1|lpm_mux:lpm_mux_component|mux_7fc:auto_generated
}
# macro_sequence

# end
# entity
lpm_mux2
# storage
db|SeaQuestTrig1.(99).cnf
db|SeaQuestTrig1.(99).cnf
# case_insensitive
# source_file
lpm_mux2.tdf
b485b6d335fcffacede28dee02ecacc
7
# used_port {
sel
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(100).cnf
db|SeaQuestTrig1.(100).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
6
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_8fc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_8fc
# storage
db|SeaQuestTrig1.(101).cnf
db|SeaQuestTrig1.(101).cnf
# case_insensitive
# source_file
db|mux_8fc.tdf
6e30252aa6266d2a3f2f982f39d3b
7
# used_port {
sel0
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst7|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst5|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst3|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|OutPipe1a:inst1|lpm_mux2:inst4|lpm_mux:lpm_mux_component|mux_8fc:auto_generated
}
# macro_sequence

# end
# entity
Smaple4sh16a
# storage
db|SeaQuestTrig1.(102).cnf
db|SeaQuestTrig1.(102).cnf
# case_insensitive
# source_file
smaple4sh16a.bdf
70aeceeb22c8a3693cd81d4e9d8b6446
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3
}
# macro_sequence

# end
# entity
lpm_mux8
# storage
db|SeaQuestTrig1.(103).cnf
db|SeaQuestTrig1.(103).cnf
# case_insensitive
# source_file
lpm_mux8.tdf
535baa7cd9545b8a6783828ae6bd13
7
# used_port {
sel
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|SeaQuestTrig1.(104).cnf
db|SeaQuestTrig1.(104).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
6d934745c6425cfea49663777ccdec
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
8
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_afc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_1
-1
3
data1_0
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_1
-1
3
data0_0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component
}
# macro_sequence

# end
# entity
mux_afc
# storage
db|SeaQuestTrig1.(105).cnf
db|SeaQuestTrig1.(105).cnf
# case_insensitive
# source_file
db|mux_afc.tdf
ebe559c637b5ec2dee625dc11d6c91b6
7
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_mux8:inst7|lpm_mux:lpm_mux_component|mux_afc:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub0
# storage
db|SeaQuestTrig1.(106).cnf
db|SeaQuestTrig1.(106).cnf
# case_insensitive
# source_file
lpm_add_sub0.tdf
4da7f5362ab1b9516059232753d226cb
7
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab4
-1
1
dataa4
-1
1
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(107).cnf
db|SeaQuestTrig1.(107).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
5
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_nch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(108).cnf
db|SeaQuestTrig1.(108).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
5
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
ADD
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(109).cnf
db|SeaQuestTrig1.(109).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
5
PARAMETER_UNKNOWN
USR
NEED_CARRY
0
PARAMETER_UNKNOWN
DEF
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout0
-1
3
sin0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(110).cnf
db|SeaQuestTrig1.(110).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
5
PARAMETER_UNKNOWN
USR
NEED_CARRY
1
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout4
-1
3
sout3
-1
3
sout2
-1
3
sout1
-1
3
sout0
-1
3
sin4
-1
3
sin3
-1
3
sin2
-1
3
sin1
-1
3
sin0
-1
3
cout4
-1
3
cout3
-1
3
cout2
-1
3
cout1
-1
3
cout0
-1
3
cin4
-1
3
cin3
-1
3
cin2
-1
3
cin1
-1
3
cin0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
}
# macro_sequence

# end
# entity
altshift
# storage
db|SeaQuestTrig1.(111).cnf
db|SeaQuestTrig1.(111).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
5
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_0|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_1|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_2|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|Smaple4sh16a:L3_3|lpm_add_sub0:inst21|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
}
# macro_sequence

# end
# entity
lpm_add_sub4
# storage
db|SeaQuestTrig1.(112).cnf
db|SeaQuestTrig1.(112).cnf
# case_insensitive
# source_file
lpm_add_sub4.tdf
f216261e18445b7eac1ed2331769185b
7
# used_port {
result1
-1
3
result0
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(113).cnf
db|SeaQuestTrig1.(113).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
2
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
YES
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_9hh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result1
-1
3
result0
-1
3
dataa1
-1
3
dataa0
-1
3
datab0
-1
1
datab1
-1
2
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(114).cnf
db|SeaQuestTrig1.(114).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
2
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
SUB
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(115).cnf
db|SeaQuestTrig1.(115).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
2
PARAMETER_UNKNOWN
USR
NEED_CARRY
0
PARAMETER_UNKNOWN
DEF
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout0
-1
3
sin0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:cout_node
}
# macro_sequence

# end
# entity
a_csnbuffer
# storage
db|SeaQuestTrig1.(116).cnf
db|SeaQuestTrig1.(116).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|a_csnbuffer.tdf
c1301d85d34da53a3447546d6da856ca
7
# user_parameter {
WIDTH
2
PARAMETER_UNKNOWN
USR
NEED_CARRY
0
PARAMETER_UNKNOWN
DEF
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
}
# used_port {
sout1
-1
3
sout0
-1
3
sin1
-1
3
sin0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node
}
# macro_sequence

# end
# entity
altshift
# storage
db|SeaQuestTrig1.(117).cnf
db|SeaQuestTrig1.(117).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altshift.tdf
db48b1cbcf4dd9551486f5b8c7a8d9
7
# user_parameter {
WIDTH
2
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result1
-1
3
result0
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs
}
# macro_sequence

# end
# entity
lpm_add_sub1
# storage
db|SeaQuestTrig1.(118).cnf
db|SeaQuestTrig1.(118).cnf
# case_insensitive
# source_file
lpm_add_sub1.tdf
cf48ad115daef0b936224564feedbf98
7
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
dataa6
-1
1
dataa5
-1
1
dataa4
-1
1
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(119).cnf
db|SeaQuestTrig1.(119).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_pch
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(120).cnf
db|SeaQuestTrig1.(120).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
7
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
ADD
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|lpm_add_sub1:inst11|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
ChTK16nsB
# storage
db|SeaQuestTrig1.(121).cnf
db|SeaQuestTrig1.(121).cnf
# case_insensitive
# source_file
chtk16nsb.bdf
28252770a012d7f7715d5f5788468286
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31
}
# macro_sequence

# end
# entity
lpm_compare1
# storage
db|SeaQuestTrig1.(122).cnf
db|SeaQuestTrig1.(122).cnf
# case_insensitive
# source_file
lpm_compare1.tdf
b7fdf144261cdadb6bd714ece61456
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
ageb
-1
3
dataa4
-1
1
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|SeaQuestTrig1.(123).cnf
db|SeaQuestTrig1.(123).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_compare.tdf
c970ec48c9d7d7f713d7075c8e1a6b2
7
# user_parameter {
lpm_width
5
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_jqg
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aleb
-1
3
ageb
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component
}
# macro_sequence

# end
# entity
cmpr_jqg
# storage
db|SeaQuestTrig1.(124).cnf
db|SeaQuestTrig1.(124).cnf
# case_insensitive
# source_file
db|cmpr_jqg.tdf
10e65d7c57a65bc8d76ef477ec4a9a79
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aleb
-1
3
ageb
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst5|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2|lpm_compare:lpm_compare_component|cmpr_jqg:auto_generated
}
# macro_sequence

# end
# entity
lpm_add_sub3
# storage
db|SeaQuestTrig1.(125).cnf
db|SeaQuestTrig1.(125).cnf
# case_insensitive
# source_file
lpm_add_sub3.tdf
c1406128ee88e93734a7446a1cf6a3fe
7
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
datab4
-1
1
dataa4
-1
2
}
# include_file {
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|SeaQuestTrig1.(126).cnf
db|SeaQuestTrig1.(126).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
48629daa7d9afedc175e3e79ef6f21
7
# user_parameter {
LPM_WIDTH
5
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
SUB
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_odh
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
addcore
# storage
db|SeaQuestTrig1.(127).cnf
db|SeaQuestTrig1.(127).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|addcore.tdf
585b16685138690776fc2f6c87d22c1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
width
5
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
DIRECTION
SUB
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_add_sub3:inst|lpm_add_sub:lpm_add_sub_component|addcore:adder
}
# macro_sequence

# end
# entity
lpm_compare1
# storage
db|SeaQuestTrig1.(128).cnf
db|SeaQuestTrig1.(128).cnf
# case_insensitive
# source_file
lpm_compare1.tdf
b7fdf144261cdadb6bd714ece61456
7
# used_port {
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aleb
-1
3
datab4
-1
2
dataa4
-1
2
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst1
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst1
}
# macro_sequence

# end
# entity
lpm_compare1
# storage
db|SeaQuestTrig1.(129).cnf
db|SeaQuestTrig1.(129).cnf
# case_insensitive
# source_file
lpm_compare1.tdf
b7fdf144261cdadb6bd714ece61456
7
# used_port {
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
ageb
-1
3
dataa4
-1
2
}
# include_file {
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
}
# hierarchies {
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_0|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_2|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_0|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_1|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_2|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_3|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_4|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_5|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_6|ChTK16nsB:inst31|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst8|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst20|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst30|lpm_compare1:inst2
GRP32ch:L1_1|GRP4ch:L2_7|ChTK16nsB:inst31|lpm_compare1:inst2
}
# macro_sequence

# end
# entity
lpm_counter4
# storage
db|SeaQuestTrig1.(130).cnf
db|SeaQuestTrig1.(130).cnf
# case_insensitive
# source_file
lpm_counter4.tdf
16efbd638ea5ccbaef596df4b24281
7
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
cnt_en
-1
2
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
}
# hierarchies {
GRP32ch:L1_0|lpm_counter4:inst39
GRP32ch:L1_2|lpm_counter4:inst39
GRP32ch:L1_1|lpm_counter4:inst39
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(131).cnf
db|SeaQuestTrig1.(131).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
9
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
0
PARAMETER_UNKNOWN
USR
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_6nj
PARAMETER_UNKNOWN
USR
}
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
GRP32ch:L1_0|lpm_counter4:inst39|lpm_counter:lpm_counter_component
GRP32ch:L1_2|lpm_counter4:inst39|lpm_counter:lpm_counter_component
GRP32ch:L1_1|lpm_counter4:inst39|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_6nj
# storage
db|SeaQuestTrig1.(132).cnf
db|SeaQuestTrig1.(132).cnf
# case_insensitive
# source_file
db|cntr_6nj.tdf
5945ddb7bd5ce58027c8fa8bc831bf5
7
# used_port {
sset
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
GRP32ch:L1_0|lpm_counter4:inst39|lpm_counter:lpm_counter_component|cntr_6nj:auto_generated
GRP32ch:L1_2|lpm_counter4:inst39|lpm_counter:lpm_counter_component|cntr_6nj:auto_generated
GRP32ch:L1_1|lpm_counter4:inst39|lpm_counter:lpm_counter_component|cntr_6nj:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode0
# storage
db|SeaQuestTrig1.(133).cnf
db|SeaQuestTrig1.(133).cnf
# case_insensitive
# source_file
lpm_decode0.tdf
1532ceca7752987b29f32b6a93358f1c
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
}
# hierarchies {
GRP32ch:L1_0|lpm_decode0:inst4
GRP32ch:L1_2|lpm_decode0:inst4
GRP32ch:L1_1|lpm_decode0:inst4
}
# macro_sequence

# end
# entity
tristate_if
# storage
db|SeaQuestTrig1.(134).cnf
db|SeaQuestTrig1.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
tristate_if.vhd
4bbc6d3d9ae398ec85377f3494cbd0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
tristate_if:inst
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
Out32ch
# storage
db|SeaQuestTrig1.(135).cnf
db|SeaQuestTrig1.(135).cnf
# case_insensitive
# source_file
out32ch.bdf
654da9311e1a186068a516332ea4476
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
Out32ch:inst4
Out32ch:inst17
}
# macro_sequence

# end
# entity
lpm_mux1
# storage
db|SeaQuestTrig1.(136).cnf
db|SeaQuestTrig1.(136).cnf
# case_insensitive
# source_file
lpm_mux1.tdf
cf619bfecc9c04047d44211ff6e3150
7
# used_port {
sel
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data1x3
-1
3
data1x2
-1
3
data1x1
-1
3
data1x0
-1
3
data0x2
-1
3
data0x1
-1
3
data0x0
-1
3
data0x3
-1
1
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
Out32ch:inst4|lpm_mux1:inst1
Out32ch:inst17|lpm_mux1:inst1
}
# macro_sequence

# end
# entity
spare_if
# storage
db|SeaQuestTrig1.(138).cnf
db|SeaQuestTrig1.(138).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
spare_if.vhd
437f22233cc3c0ccc8730548974f4f5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
spare_if:inst1
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_mux5
# storage
db|SeaQuestTrig1.(139).cnf
db|SeaQuestTrig1.(139).cnf
# case_insensitive
# source_file
lpm_mux5.tdf
3d8a653e5e27c6ed057704aed27a1ce
7
# used_port {
sel
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1x9
-1
3
data1x8
-1
3
data1x7
-1
3
data1x6
-1
3
data1x5
-1
3
data1x4
-1
3
data1x3
-1
3
data1x2
-1
3
data1x15
-1
3
data1x14
-1
3
data1x13
-1
3
data1x12
-1
3
data1x11
-1
3
data1x10
-1
3
data1x1
-1
3
data1x0
-1
3
data0x9
-1
3
data0x8
-1
3
data0x7
-1
3
data0x6
-1
3
data0x5
-1
3
data0x4
-1
3
data0x3
-1
3
data0x2
-1
3
data0x15
-1
3
data0x14
-1
3
data0x13
-1
3
data0x12
-1
3
data0x11
-1
3
data0x10
-1
3
data0x1
-1
3
data0x0
-1
3
}
# include_file {
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
}
# hierarchies {
lpm_mux5:inst25
}
# macro_sequence

# end
# entity
lpm_counter2
# storage
db|SeaQuestTrig1.(140).cnf
db|SeaQuestTrig1.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
lpm_counter2.vhd
e3def8b9e2cf832470e04e401eb0
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
lpm_counter2:inst11
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|SeaQuestTrig1.(141).cnf
db|SeaQuestTrig1.(141).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
ea80917e5f6a67b6043b433538e1f4b
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_neh
PARAMETER_UNKNOWN
USR
}
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
lpm_counter2:inst11|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_neh
# storage
db|SeaQuestTrig1.(142).cnf
db|SeaQuestTrig1.(142).cnf
# case_insensitive
# source_file
db|cntr_neh.tdf
4a7660fda6a03276d6dadc98c8f0e020
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# hierarchies {
lpm_counter2:inst11|lpm_counter:lpm_counter_component|cntr_neh:auto_generated
}
# macro_sequence

# end
# entity
coin_logic_test
# storage
db|SeaQuestTrig1.(143).cnf
db|SeaQuestTrig1.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
coin_logic_test.vhd
d426179817ea29896071646f7ee897dc
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
coin_logic_test:inst26
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
code_460
# storage
db|SeaQuestTrig1.(137).cnf
db|SeaQuestTrig1.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
OFF
}
# case_insensitive
# source_file
code_460.vhd
edf977b54ced24523f116eeb15b84e5
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
OFF
AUTO_ROM_RECOGNITION
ON
}
# hierarchies {
code_460:inst33
}
# lmf
|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
SeaQuestTrig1
# storage
db|SeaQuestTrig1.(0).cnf
db|SeaQuestTrig1.(0).cnf
# case_insensitive
# source_file
seaquesttrig1.bdf
33e8cd8f2c723a8874105e347e6779b6
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
altpll0
# storage
db|SeaQuestTrig1.(34).cnf
db|SeaQuestTrig1.(34).cnf
# case_insensitive
# source_file
altpll0.tdf
9feb8a33c35717b8e9dae1f18ae6a5d
7
# used_port {
inclk0
-1
3
c1
-1
3
c0
-1
3
}
# include_file {
altpll.inc
5c967f5c894b377882f51207fd9b174
}
# hierarchies {
altpll0:inst7
}
# macro_sequence

# end
# entity
altpll
# storage
db|SeaQuestTrig1.(144).cnf
db|SeaQuestTrig1.(144).cnf
# case_insensitive
# source_file
|altera|91|quartus|libraries|megafunctions|altpll.tdf
34879d2b16c1357da1b2876e4ab5f3
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
18832
PARAMETER_UNKNOWN
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
4
PARAMETER_UNKNOWN
USR
CLK0_MULTIPLY_BY
4
PARAMETER_UNKNOWN
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
USR
CLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
1177
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
2
PARAMETER_UNKNOWN
USR
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
USR
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
USR
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
USR
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk0
-1
3
extclk0
-1
3
clk1
-1
3
clk0
-1
3
inclk1
-1
1
}
# hierarchies {
altpll0:inst7|altpll:altpll_component
}
# macro_sequence

# end
# complete
