<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='137' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getVGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11260' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1738' ll='1764' type='static const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getVGPRClassForBitWidth(unsigned int BitWidth)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1885' u='c' c='_ZNK4llvm14SIRegisterInfo8hasVGPRsEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1908' u='c' c='_ZNK4llvm14SIRegisterInfo22getEquivalentVGPRClassEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1946' u='c' c='_ZNK4llvm14SIRegisterInfo14getSubRegClassEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2121' u='c' c='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
