onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/clk
add wave -noupdate -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/arst
add wave -noupdate -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/rst
add wave -noupdate -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/LED
add wave -noupdate -group DDR3 -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Cyc -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Stb -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.We -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Adr -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Sel -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tgc -radix hexadecimal}} -radixshowbase 1 -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Cyc {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Stb {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.We {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Adr {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Sel {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Data {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tga {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tgd {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i.Tgc {-height 16 -radix hexadecimal -radixshowbase 1}} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_i
add wave -noupdate -group DDR3 -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Stall -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Ack -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Err -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Rty -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tgc -radix hexadecimal}} -radixshowbase 1 -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Stall {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Ack {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Err {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Rty {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Data {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tga {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tgd {-height 16 -radix hexadecimal -radixshowbase 1} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o.Tgc {-height 16 -radix hexadecimal -radixshowbase 1}} /testrunner/__ts/soc_ut/de10nano/ddr3/bus_inst_o
add wave -noupdate -group DDR3 -radix hexadecimal -radixshowbase 1 /testrunner/__ts/soc_ut/de10nano/ddr3/bus_data_i
add wave -noupdate -group DDR3 -radix hexadecimal -radixshowbase 1 /testrunner/__ts/soc_ut/de10nano/ddr3/bus_data_o
add wave -noupdate -expand -group RISCV -height 16 -expand -group FSM /testrunner/__ts/soc_ut/de10nano/riscv/fsm/reset
add wave -noupdate -expand -group RISCV -height 16 -expand -group FSM /testrunner/__ts/soc_ut/de10nano/riscv/fsm/misfetch
add wave -noupdate -expand -group RISCV -height 16 -expand -group FSM -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/fsm/state_1__string
add wave -noupdate -expand -group RISCV -height 16 -expand -group FSM /testrunner/__ts/soc_ut/de10nano/riscv/fsm/flush
add wave -noupdate -expand -group RISCV -height 16 -expand -group CSR -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/csr/counter
add wave -noupdate -expand -group RISCV -height 16 -expand -group CSR -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/csr/retired_counter
add wave -noupdate -expand -group RISCV -height 16 -expand -group CSR -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/csr/branch_counter
add wave -noupdate -expand -group RISCV -height 16 -expand -group CSR -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/csr/brmiss_counter
add wave -noupdate -expand -group RISCV -height 16 -expand -group CSR -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/csr/timer
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU /testrunner/__ts/soc_ut/de10nano/riscv/ifu/flush
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/flushAdr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/brTaken
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/brNotTaken
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/brCompressed
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/brPC
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/misfetch
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/misfetchPC
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/misfetchAdr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/sel
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/adrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal -childformat {{{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[63]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[62]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[61]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[60]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[59]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[58]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[57]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[56]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[55]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[54]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[53]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[52]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[51]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[50]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[49]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[48]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[47]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[46]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[45]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[44]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[43]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[42]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[41]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[40]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[39]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[38]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[37]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[36]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[35]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[34]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[33]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[32]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[31]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[30]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[29]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[28]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[27]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[26]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[25]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[24]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[23]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[22]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[21]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[20]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[19]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[18]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[17]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[16]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[15]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[14]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[13]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[12]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[11]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[10]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[9]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[8]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[7]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[6]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[5]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[4]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[3]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[2]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[1]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[0]} -radix hexadecimal}} -subitemconfig {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[63]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[62]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[61]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[60]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[59]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[58]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[57]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[56]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[55]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[54]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[53]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[52]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[51]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[50]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[49]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[48]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[47]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[46]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[45]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[44]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[43]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[42]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[41]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[40]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[39]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[38]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[37]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[36]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[35]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[34]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[33]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[32]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[31]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[30]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[29]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[28]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[27]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[26]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[25]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[24]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[23]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[22]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[21]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[20]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[19]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[18]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[17]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[16]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[15]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[14]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[13]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[12]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[11]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[10]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[9]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[8]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[7]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[6]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[5]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[4]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[3]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[2]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[1]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre[0]} {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lru_lru_pre
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group IBP -radix hexadecimal -childformat {{{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[63]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[62]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[61]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[60]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[59]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[58]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[57]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[56]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[55]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[54]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[53]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[52]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[51]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[50]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[49]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[48]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[47]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[46]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[45]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[44]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[43]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[42]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[41]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[40]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[39]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[38]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[37]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[36]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[35]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[34]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[33]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[32]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[31]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[30]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[29]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[28]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[27]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[26]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[25]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[24]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[23]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[22]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[21]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[20]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[19]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[18]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[17]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[16]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[15]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[14]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[13]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[12]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[11]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[10]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[9]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[8]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[7]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[6]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[5]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[4]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[3]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[2]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[1]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[0]} -radix hexadecimal}} -subitemconfig {{/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[63]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[62]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[61]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[60]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[59]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[58]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[57]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[56]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[55]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[54]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[53]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[52]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[51]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[50]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[49]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[48]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[47]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[46]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[45]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[44]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[43]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[42]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[41]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[40]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[39]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[38]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[37]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[36]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[35]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[34]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[33]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[32]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[31]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[30]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[29]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[28]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[27]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[26]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[25]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[24]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[23]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[22]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[21]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[20]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[19]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[18]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[17]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[16]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[15]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[14]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[13]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[12]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[11]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[10]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[9]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[8]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[7]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[6]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[5]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[4]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[3]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[2]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[1]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess[0]} {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/riscv/ifu/ibp/lruAccess
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_wrNdx
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_wrDataNdx
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix unsigned /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_rdNdx
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_cyc
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_stb
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_we
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_sel
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_tga
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_tgc
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_req_tgd
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_stall
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_ack
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_err
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_rty
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_tga
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_tgc
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/busInst_rsp_tgd
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_0_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_0_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_0_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_0_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_1_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_1_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_1_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_1_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_2_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_2_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_2_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_2_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_3_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_3_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_3_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_3_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_4_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_4_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_4_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_4_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_5_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_5_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_5_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_5_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_6_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_6_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_6_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_6_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_7_AdrVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_7_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_7_DataVld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -height 16 -group Buffer -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/buf_buffer_7_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU /testrunner/__ts/soc_ut/de10nano/riscv/ifu/bufEmpty
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU /testrunner/__ts/soc_ut/de10nano/riscv/ifu/bufFull
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/inst_Vld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/inst_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group IFU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/ifu/inst_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Vld
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_CSR
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Immed
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Op_string
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Pred
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Rd
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Rs1
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Rs2
add wave -noupdate -expand -group RISCV -height 16 -expand -group IDU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/idu/instDecoded_Succ
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_0
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_1
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_2
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_3
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_4
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_5
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_6
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_7
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_8
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_9
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_10
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_11
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_12
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_13
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_14
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_15
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_16
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_17
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_18
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_19
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_20
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_21
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_22
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_23
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_24
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_25
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_26
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_27
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_28
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_29
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_30
add wave -noupdate -expand -group RISCV -height 16 -expand -group REG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/x_31
add wave -noupdate -expand -group RISCV -radix hexadecimal -childformat {{{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[63]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[62]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[61]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[60]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[59]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[58]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[57]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[56]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[55]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[54]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[53]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[52]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[51]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[50]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[49]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[48]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[47]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[46]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[45]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[44]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[43]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[42]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[41]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[40]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[39]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[38]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[37]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[36]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[35]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[34]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[33]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[32]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[31]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[30]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[29]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[28]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[27]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[26]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[25]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[24]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[23]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[22]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[21]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[20]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[19]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[18]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[17]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[16]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[15]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[14]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[13]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[12]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[11]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[10]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[9]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[8]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[7]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[6]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[5]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[4]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[3]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[2]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[1]} -radix hexadecimal} {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[0]} -radix hexadecimal}} -subitemconfig {{/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[63]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[62]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[61]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[60]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[59]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[58]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[57]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[56]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[55]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[54]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[53]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[52]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[51]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[50]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[49]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[48]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[47]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[46]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[45]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[44]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[43]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[42]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[41]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[40]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[39]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[38]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[37]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[36]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[35]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[34]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[33]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[32]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[31]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[30]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[29]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[28]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[27]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[26]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[25]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[24]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[23]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[22]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[21]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[20]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[19]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[18]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[17]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[16]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[15]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[14]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[13]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[12]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[11]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[10]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[9]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[8]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[7]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[6]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[5]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[4]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[3]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[2]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[1]} {-height 15 -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/riscv/exu/order[0]} {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/riscv/exu/order
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/aluOp
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/hazard
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu_busy
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru_busy
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu_busy
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/dvu_busy
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu_busy
add wave -noupdate -expand -group RISCV /testrunner/__ts/soc_ut/de10nano/riscv/exu/mpu_busy
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/misfetch
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/PCNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/capture
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/order
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Vld
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_CSR
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Immed
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Op_string
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Pred
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Rd
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Rs1
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Rs2
add wave -noupdate -expand -group RISCV -height 16 -expand -group BRU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/bru/inst_Succ
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/capture
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/order
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Vld
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Adr
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_CSR
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Data
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Immed
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Op_string
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Pred
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Rd
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Rs1
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Rs2
add wave -noupdate -expand -group RISCV -height 16 -group CSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/csu/inst_Succ
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/capture
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/order
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/done
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Vld
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Adr
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_CSR
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Immed
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Op_string
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Pred
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Rd
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/data
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Rs1
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/rs1Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Rs2
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/rs2Data
add wave -noupdate -expand -group RISCV -height 16 -expand -group ALU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/alu/inst_Succ
add wave -noupdate -expand -group RISCV -height 16 -group LSU /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/capture
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/state_1__string
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_cyc
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_stb
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_we
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_adr
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_sel
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_data
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_tga
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_tgd
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_req_tgc
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_stall
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_ack
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_err
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_rty
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_data
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_tga
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_tgd
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/busData_rsp_tgc
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/order
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Vld
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Adr
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_AdrNext
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Data
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix ascii /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Op_string
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Rd
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Rs1
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Rs2
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Immed
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_CSR
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Pred
add wave -noupdate -expand -group RISCV -height 16 -group LSU -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/lsu/inst_Succ
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[5]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_pc_rdata
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[4]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_pc_rdata
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[3]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_pc_rdata
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[2]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_pc_rdata
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[1]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_pc_rdata
add wave -noupdate -height 16 -group RVFI -radix hexadecimal {/testrunner/__ts/soc_ut/rvfi_valid[0]}
add wave -noupdate -height 16 -group RVFI -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_valid
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_trap
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_order
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mode
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_intr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_insn
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_halt
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI5 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_5_csr_mcycle_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_valid
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_trap
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_order
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mode
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_intr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_insn
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_halt
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI4 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_4_csr_mcycle_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_valid
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_trap
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_order
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mode
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_intr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_insn
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_halt
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI3 /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_3_csr_mcycle_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_valid
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_trap
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_order
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mode
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_intr
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_insn
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_halt
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -group RVFI2 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_2_csr_mcycle_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_valid
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_trap
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_order
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mode
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_intr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_insn
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_halt
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI1 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_1_csr_mcycle_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_valid
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_trap
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rs2_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rs2_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rs1_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rs1_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rd_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_rd_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_pc_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_pc_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_order
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mode
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mem_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mem_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mem_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mem_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_mem_addr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_intr
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_insn
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_halt
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_minstret_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_minstret_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_minstret_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_minstret_rdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_mcycle_wmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_mcycle_wdata
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_mcycle_rmask
add wave -noupdate -height 16 -group RVFI -height 16 -expand -group RVFI0 -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/riscv/exu/rvfi_0_csr_mcycle_rdata
add wave -noupdate -group LED /testrunner/__ts/soc_ut/de10nano/led/LED
add wave -noupdate -group LED /testrunner/__ts/soc_ut/de10nano/led/bus_data_i
add wave -noupdate -group LED /testrunner/__ts/soc_ut/de10nano/led/bus_data_o
add wave -noupdate -height 16 -group MEM -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Cyc -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Stb -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.We -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Adr -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Sel -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Cyc {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Stb {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.We {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Adr {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Sel {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_i
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/clock
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/wren_a
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/address_a
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/byteena_a
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/data_a
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/q_a
add wave -noupdate -height 16 -group MEM -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Stall -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Ack -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Err -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Rty -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Stall {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Ack {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Err {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Rty {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/mem/bus_inst_o
add wave -noupdate -height 16 -group MEM -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Cyc -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Stb -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.We -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Adr -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Sel -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Cyc {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Stb {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.We {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Adr {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Sel {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_i
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/wren_b
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/address_b
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/byteena_b
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/data_b
add wave -noupdate -height 16 -group MEM -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/mem/ram/q_b
add wave -noupdate -height 16 -group MEM -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Stall -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Ack -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Err -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Rty -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Stall {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Ack {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Err {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Rty {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/mem/bus_data_o
add wave -noupdate -group DEBUG -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Cyc -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Stb -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.We -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Adr -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Sel -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Cyc {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Stb {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.We {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Adr {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Sel {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_i
add wave -noupdate -group DEBUG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/debug/ram/address_b
add wave -noupdate -group DEBUG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/debug/ram/byteena_b
add wave -noupdate -group DEBUG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/debug/ram/wren_b
add wave -noupdate -group DEBUG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/debug/ram/data_b
add wave -noupdate -group DEBUG -radix hexadecimal /testrunner/__ts/soc_ut/de10nano/debug/ram/q_b
add wave -noupdate -group DEBUG -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Stall -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Ack -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Err -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Rty -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Stall {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Ack {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Err {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Rty {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/debug/bus_data_o
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/bus_data_i
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/bus_data_o
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_idle
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_cmd_sending
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_data_pending
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_data_recieved
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_data_recieving
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_rsp_pending
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_rsp_recieved
add wave -noupdate -group SDCARD /testrunner/__ts/soc_ut/de10nano/shield/sdcard/state_spi_req
add wave -noupdate -height 16 -expand -group UART -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Cyc -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Stb -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.We -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Adr -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Sel -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Cyc {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Stb {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.We {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Adr {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Sel {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_i
add wave -noupdate -height 16 -expand -group UART -radix hexadecimal -childformat {{/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Stall -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Ack -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Err -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Rty -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Data -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tga -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tgd -radix hexadecimal} {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tgc -radix hexadecimal}} -expand -subitemconfig {/testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Stall {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Ack {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Err {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Rty {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Data {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tga {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tgd {-height 15 -radix hexadecimal} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o.Tgc {-height 15 -radix hexadecimal}} /testrunner/__ts/soc_ut/de10nano/uart/bus_data_o
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/state_idle
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/state_sending
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/CTS
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/GND
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/RTS
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/RXD
add wave -noupdate /testrunner/__ts/soc_ut/de10nano/uart/TXD
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {244920000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 253
configure wave -valuecolwidth 214
configure wave -justifyvalue left
configure wave -signalnamewidth 2
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {241961789 ps} {247878211 ps}
