

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_150_4'
================================================================
* Date:           Sat Nov 19 15:17:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.434 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_4  |       36|       36|         6|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 9 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%val2_4_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %val2_4"   --->   Operation 12 'read' 'val2_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i7 %j_4" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %tmp, void %for.inc31.split, void %for.inc40.preheader.exitStub" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 18 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 19 'partselect' 'lshr_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i5 %lshr_ln8" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 20 'zext' 'zext_ln154' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln154" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 21 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 22 'load' 'reg_file_4_0_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln154" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 23 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 24 'load' 'reg_file_4_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln150 = add i7 %j, i7 2" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 25 'add' 'add_ln150' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln150 = store i7 %add_ln150, i7 %j_4" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 26 'store' 'store_ln150' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 27 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 28 [5/5] (4.19ns)   --->   "%div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 28 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 29 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 30 [5/5] (4.19ns)   --->   "%div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 30 'hdiv' 'div_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 31 [4/5] (4.19ns)   --->   "%div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 31 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [4/5] (4.19ns)   --->   "%div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 32 'hdiv' 'div_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 33 [3/5] (4.19ns)   --->   "%div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 33 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [3/5] (4.19ns)   --->   "%div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 34 'hdiv' 'div_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.19>
ST_5 : Operation 35 [2/5] (4.19ns)   --->   "%div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 35 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [2/5] (4.19ns)   --->   "%div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 36 'hdiv' 'div_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.43>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [center-reduced-max-throughput/src/correlation.cpp:153]   --->   Operation 37 'specpipeline' 'specpipeline_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [center-reduced-max-throughput/src/correlation.cpp:132]   --->   Operation 38 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/5] (4.19ns)   --->   "%div = hdiv i16 %reg_file_4_0_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 39 'hdiv' 'div' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln154 = store i16 %div, i11 %reg_file_4_0_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 40 'store' 'store_ln154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 41 [1/5] (4.19ns)   --->   "%div_1 = hdiv i16 %reg_file_4_1_load, i16 %val2_4_read" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 41 'hdiv' 'div_1' <Predicate = true> <Delay = 4.19> <CoreInst = "HDiv">   --->   Core 57 'HDiv' <Latency = 4> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'hdiv'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln154 = store i16 %div_1, i11 %reg_file_4_1_addr" [center-reduced-max-throughput/src/correlation.cpp:154]   --->   Operation 42 'store' 'store_ln154' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc31" [center-reduced-max-throughput/src/correlation.cpp:150]   --->   Operation 43 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', center-reduced-max-throughput/src/correlation.cpp:150) on local variable 'j' [11]  (0 ns)
	'getelementptr' operation ('reg_file_4_0_addr', center-reduced-max-throughput/src/correlation.cpp:154) [20]  (0 ns)
	'load' operation ('reg_file_4_0_load', center-reduced-max-throughput/src/correlation.cpp:154) on array 'reg_file_4_0' [21]  (1.24 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'load' operation ('reg_file_4_0_load', center-reduced-max-throughput/src/correlation.cpp:154) on array 'reg_file_4_0' [21]  (1.24 ns)
	'hdiv' operation ('div', center-reduced-max-throughput/src/correlation.cpp:154) [22]  (4.2 ns)

 <State 3>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div', center-reduced-max-throughput/src/correlation.cpp:154) [22]  (4.2 ns)

 <State 4>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div', center-reduced-max-throughput/src/correlation.cpp:154) [22]  (4.2 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'hdiv' operation ('div', center-reduced-max-throughput/src/correlation.cpp:154) [22]  (4.2 ns)

 <State 6>: 5.43ns
The critical path consists of the following:
	'hdiv' operation ('div', center-reduced-max-throughput/src/correlation.cpp:154) [22]  (4.2 ns)
	'store' operation ('store_ln154', center-reduced-max-throughput/src/correlation.cpp:154) of variable 'div', center-reduced-max-throughput/src/correlation.cpp:154 on array 'reg_file_4_0' [23]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
