[*]
[*] GTKWave Analyzer v3.3.76 (w)1999-2016 BSI
[*] Tue Nov  8 22:00:50 2016
[*]
[dumpfile] "/home/aap/src/verilog/dump.vcd"
[dumpfile_mtime] "Tue Nov  8 19:25:18 2016"
[dumpfile_size] 49349
[savefile] "/home/aap/src/verilog/test.gtkw"
[timestart] 6847
[size] 1916 1071
[pos] -1 -1
*-9.999172 8463 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test.
[treeopen] test.fmem0.
[sst_width] 240
[signals_width] 293
[sst_expanded] 1
[sst_vpaned_height] 286
@28
>-2
test.apr.clk
@800200
>0
-regs
@30
test.apr.ar[0:35]
test.apr.mb[0:35]
test.apr.pc[18:35]
test.apr.ma[18:35]
test.apr.mas[18:35]
test.apr.datasw[0:35]
test.apr.mi[0:35]
test.apr.rlr[18:25]
test.apr.rla[18:25]
@28
test.apr.pr18ok
test.apr.pr_rel_AND_ma_ok
test.apr.pr_rel_AND_NOT_ma_ok
@1000200
-regs
@800200
-general
@28
test.apr.run
test.apr.mr_clr
test.apr.mr_start
@1000200
-general
@c00200
-ma
@28
test.apr.ma_reg.key_ma_fm_masw1
test.apr.ma_reg.ma_clr
test.apr.ma_reg.ma_fm_pc1
test.apr.ma_reg.ma_inc
@1401200
-ma
@c00200
-pc
@28
test.apr.pc_clr
test.apr.pc_fm_ma1
test.apr.pc_inc
@1401200
-pc
@c00200
-mb
@28
test.apr.mblt_clr
test.apr.mbrt_clr
test.apr.mblt_fm_ar0
test.apr.mbrt_fm_ar0
test.apr.mblt_fm_ar1
test.apr.mbrt_fm_ar1
test.apr.mblt_fm_mbrtJ
test.apr.mbrt_fm_mbltJ
@1401200
-mb
@c00200
-ar
@28
test.apr.arlt_clr
test.apr.arrt_clr
test.apr.arlt_fm_mb0
test.apr.arrt_fm_mb0
test.apr.arlt_fm_mb1
test.apr.arrt_fm_mb1
test.apr.arlt_fm_datasw1
test.apr.arrt_fm_datasw1
@1401200
-ar
@c00200
-keys
@28
test.apr.key_start
test.apr.key_read_in
test.apr.key_mem_cont
test.apr.key_inst_cont
test.apr.key_mem_stop
test.apr.key_inst_stop
test.apr.key_exec
test.apr.key_ioreset
test.apr.key_dep
test.apr.key_dep_nxt
test.apr.key_ex
test.apr.key_ex_nxt
@1401200
-keys
@c00200
-keytime
@28
test.apr.kt0
test.apr.kt0a
test.apr.key_tmp1
test.apr.kt1
test.apr.kt2
test.apr.kt3
test.apr.kt4
test.apr.key_wr
test.apr.key_rd
test.apr.key_rdwr_ret
test.apr.key_go
@1401200
-keytime
@800200
-EX
@28
test.apr.ex_user
test.apr.ex_mode_sync
test.apr.ex_uuo_sync
test.apr.ex_pi_sync
test.apr.ex_ill_op
test.apr.ex_inh_rel
test.apr.ex_clr
@1000200
-EX
@800200
-MC
@28
test.apr.mc_rd_rq_pulse
test.apr.mc_wr_rq_pulse
test.apr.mc_rdwr_rq_pulse
test.apr.mc_rdwr_rs_pulse
test.apr.mc_rq_pulse
test.apr.mc_tmp4
test.apr.mc_tmp5
test.apr.mc_illeg_address
test.apr.mc_non_exist_mem
test.apr.mc_non_exist_mem_rst
test.apr.mc_non_exist_rd
test.apr.mc_addr_ack
test.apr.mc_wr_rs
test.apr.mc_rs_t0
test.apr.mc_rs_t1
test.apr.mc_rd
test.apr.mc_mb_membus_enable
test.apr.mc_wr
test.apr.mc_rq
test.apr.mc_stop
test.apr.mc_stop_sync
test.apr.mc_split_cyc_sync
test.apr.mc_mb_clr
@1000200
-MC
@800200
-membus
@30
test.apr.membus_ma[21:35]
test.apr.membus_sel[18:21]
@28
test.apr.membus_fmc_select
test.apr.membus_mc_rq_cyc
test.apr.membus_mc_rd_rq
test.apr.membus_mc_wr_rq
test.apr.mc_mb_membus_enable
test.apr.membus_mai_cmc_addr_ack
test.apr.membus_mai_cmc_rd_rs
test.apr.membus_mc_wr_rs
@30
test.apr.membus_mb_in[0:35]
test.apr.membus_mb_out[0:35]
@1000200
-membus
@c00200
-mem0
@c00030
test.mem0.ma[21:35]
@28
(0)test.mem0.ma[21:35]
(1)test.mem0.ma[21:35]
(2)test.mem0.ma[21:35]
(3)test.mem0.ma[21:35]
(4)test.mem0.ma[21:35]
(5)test.mem0.ma[21:35]
(6)test.mem0.ma[21:35]
(7)test.mem0.ma[21:35]
(8)test.mem0.ma[21:35]
(9)test.mem0.ma[21:35]
(10)test.mem0.ma[21:35]
(11)test.mem0.ma[21:35]
(12)test.mem0.ma[21:35]
(13)test.mem0.ma[21:35]
(14)test.mem0.ma[21:35]
@1401200
-group_end
@30
test.mem0.mb_in[0:35]
test.mem0.mc_rq_cyc
test.mem0.mc_rd_rq
test.mem0.mc_wr_rq
test.mem0.mc_wr_rs
test.mem0.mb_out[0:35]
@28
test.mem0.cmc_addr_ack
test.mem0.cmc_rd_rs
@30
test.mem0.cma[22:35]
test.mem0.cma_rd_rq
test.mem0.cma_wr_rq
test.mem0.cmb[0:35]
@28
test.mem0.cmc_p0_act
test.mem0.cmc_p1_act
test.mem0.cmc_p2_act
test.mem0.cmc_p3_act
test.mem0.cmc_last_proc
test.mem0.cmc_aw_rq
test.mem0.cmc_rd
test.mem0.cmc_wr
test.mem0.cmc_inhibit
test.mem0.cmc_pse_sync
test.mem0.cmc_proc_rs
test.mem0.cmc_pwr_start
test.mem0.mc_wr_rs
test.mem0.cmc_t0
test.mem0.cmc_t1
test.mem0.cmc_t2
test.mem0.cmc_t4
test.mem0.cmc_t5
test.mem0.cmc_t6
test.mem0.cmc_t7
test.mem0.cmc_t8
test.mem0.cmc_t9
test.mem0.cmc_t9a
test.mem0.cmc_t10
test.mem0.cmc_t11
test.mem0.cmc_t12
test.mem0.cmc_strb_sa
test.mem0.cmc_state_clr
test.mem0.cyc_rq_p0
test.mem0.cyc_rq_p1
test.mem0.cyc_rq_p2
test.mem0.cyc_rq_p3
test.mem0.cmpc_p0_rq
test.mem0.cmpc_p1_rq
test.mem0.cmpc_p2_rq
test.mem0.cmpc_p3_rq
@30
test.mem0.corescope[0:35]
@1401200
-mem0
@800200
-fmem0
@28
test.fmem0.fmc_wr_rsS
@22
test.fmem0.fma[32:35]
@28
test.fmem0.fma_rd_rq
test.fmem0.fma_wr_rq
test.fmem0.fmc_p0_wr_sel
test.fmem0.fmc_clr
test.fmem0.fmc_rd0
test.fmem0.fmc_t0
test.fmem0.fmc_t1
test.fmem0.fmc_rd_strb
test.fmem0.fmc_t3
test.fmem0.fmc_t4
test.fmem0.fmc_t5
test.fmem0.fmc_wr_rs
test.fmem0.fmc_pwr_start
test.fmem0.fmc_restart
test.fmem0.fmc_start
test.fmem0.fmc_act
test.fmem0.fmc_rd0
test.fmem0.fmc_rs
test.fmem0.fmc_stop
test.fmem0.fmc_wr
test.fmem0.fmpc_p0_rq
test.fmem0.fmpc_p1_rq
test.fmem0.fmpc_p2_rq
test.fmem0.fmpc_p3_rq
@31
test.fmem0.fm_out[0:35]
@28
test.fmem0.fmb_in
@30
test.fmem0.mb_in[0:35]
test.fmem0.wordn[0:35]
@1000200
-fmem0
[pattern_trace] 1
[pattern_trace] 0
