## Digital-electronics-1

   
This link will redirect you to your BUT e-learning,where you can submit your project. [VUT BR](https://www.edaplayground.com/x/YDCa).

Name         |    Age
------------ | -------------
Igor         | 20
Jana         | 15

```vhdl
architecture dataflow of gates is
begin
    f_o <=((not b_i) and a_i) or ((not c_i) and (not b_i));
end architecture dataflow;
```
