###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126686   # Number of WRITE/WRITEP commands
num_reads_done                 =       636336   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       481356   # Number of read row buffer hits
num_read_cmds                  =       636338   # Number of READ/READP commands
num_writes_done                =       126704   # Number of read requests issued
num_write_row_hits             =        94318   # Number of write row buffer hits
num_act_cmds                   =       188171   # Number of ACT commands
num_pre_cmds                   =       188142   # Number of PRE commands
num_ondemand_pres              =       165058   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9424780   # Cyles of rank active rank.0
rank_active_cycles.1           =      9147740   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       575220   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       852260   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       715778   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9429   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6310   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4565   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          653   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          499   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          717   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1012   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          922   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1355   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21810   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          172   # Write cmd latency (cycles)
write_latency[40-59]           =          219   # Write cmd latency (cycles)
write_latency[60-79]           =          425   # Write cmd latency (cycles)
write_latency[80-99]           =         1022   # Write cmd latency (cycles)
write_latency[100-119]         =         1925   # Write cmd latency (cycles)
write_latency[120-139]         =         3259   # Write cmd latency (cycles)
write_latency[140-159]         =         4562   # Write cmd latency (cycles)
write_latency[160-179]         =         5464   # Write cmd latency (cycles)
write_latency[180-199]         =         5671   # Write cmd latency (cycles)
write_latency[200-]            =       103963   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       251919   # Read request latency (cycles)
read_latency[40-59]            =        79143   # Read request latency (cycles)
read_latency[60-79]            =        92815   # Read request latency (cycles)
read_latency[80-99]            =        41079   # Read request latency (cycles)
read_latency[100-119]          =        29731   # Read request latency (cycles)
read_latency[120-139]          =        23164   # Read request latency (cycles)
read_latency[140-159]          =        14666   # Read request latency (cycles)
read_latency[160-179]          =        11270   # Read request latency (cycles)
read_latency[180-199]          =         9007   # Read request latency (cycles)
read_latency[200-]             =        83538   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.32417e+08   # Write energy
read_energy                    =  2.56571e+09   # Read energy
act_energy                     =  5.14836e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76106e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.09085e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88106e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70819e+09   # Active standby energy rank.1
average_read_latency           =      114.046   # Average read request latency (cycles)
average_interarrival           =      13.1052   # Average request interarrival latency (cycles)
total_energy                   =  1.66921e+10   # Total energy (pJ)
average_power                  =      1669.21   # Average power (mW)
average_bandwidth              =      6.51127   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       151479   # Number of WRITE/WRITEP commands
num_reads_done                 =       661331   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       488878   # Number of read row buffer hits
num_read_cmds                  =       661330   # Number of READ/READP commands
num_writes_done                =       151492   # Number of read requests issued
num_write_row_hits             =       109954   # Number of write row buffer hits
num_act_cmds                   =       214888   # Number of ACT commands
num_pre_cmds                   =       214858   # Number of PRE commands
num_ondemand_pres              =       191140   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9310089   # Cyles of rank active rank.0
rank_active_cycles.1           =      9243711   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       689911   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       756289   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       766784   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8264   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6466   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4383   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          651   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          516   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          677   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1040   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          950   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1387   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21707   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          223   # Write cmd latency (cycles)
write_latency[40-59]           =          257   # Write cmd latency (cycles)
write_latency[60-79]           =          452   # Write cmd latency (cycles)
write_latency[80-99]           =         1127   # Write cmd latency (cycles)
write_latency[100-119]         =         2042   # Write cmd latency (cycles)
write_latency[120-139]         =         3724   # Write cmd latency (cycles)
write_latency[140-159]         =         5416   # Write cmd latency (cycles)
write_latency[160-179]         =         6837   # Write cmd latency (cycles)
write_latency[180-199]         =         7395   # Write cmd latency (cycles)
write_latency[200-]            =       123995   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       242589   # Read request latency (cycles)
read_latency[40-59]            =        78835   # Read request latency (cycles)
read_latency[60-79]            =       100860   # Read request latency (cycles)
read_latency[80-99]            =        45153   # Read request latency (cycles)
read_latency[100-119]          =        32604   # Read request latency (cycles)
read_latency[120-139]          =        26160   # Read request latency (cycles)
read_latency[140-159]          =        15619   # Read request latency (cycles)
read_latency[160-179]          =        11742   # Read request latency (cycles)
read_latency[180-199]          =         9192   # Read request latency (cycles)
read_latency[200-]             =        98575   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.56183e+08   # Write energy
read_energy                    =  2.66648e+09   # Read energy
act_energy                     =  5.87934e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.31157e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.63019e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8095e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76808e+09   # Active standby energy rank.1
average_read_latency           =      125.497   # Average read request latency (cycles)
average_interarrival           =      12.3027   # Average request interarrival latency (cycles)
total_energy                   =   1.6987e+10   # Total energy (pJ)
average_power                  =       1698.7   # Average power (mW)
average_bandwidth              =      6.93609   # Average bandwidth
