/*  PCSX-Revolution - PS Emulator for Nintendo Wii
 *  Copyright (C) 2009-2010  PCSX-Revolution Dev Team
 *
 *  PCSX-Revolution is free software: you can redistribute it and/or
 *  modify it under the terms of the GNU General Public License as
 *  published by the Free Software Foundation, either version 2 of the
 *  License, or (at your option) any later version.
 *
 *  PCSX-Revolution is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *  See the GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with PCSX-Revolution. If not, see <http://www.gnu.org/licenses/>.
 */

/*
* GTE functions.
*/

#include "gte.h"
#include "psxmem.h"

// MIPS platforms have hardware divider, faster than 64KB LUT + UNR algo
#if defined(__mips__)
#define GTE_USE_NATIVE_DIVIDE
#endif

// (This is a backported optimization from PCSX Rearmed -senquack)
// On slower platforms, bounds-check is disabled on some calculations,
//  for now only some involving far colors. The overflow results from these
//  would likely never be used and just waste cycles. Overflow flags are
//  still set for other calculations.
#if !(defined(__arm__) || defined(__mips__))
#define PARANOID_OVERFLOW_CHECKING
#endif

#define VX(n) (n < 3 ? psxRegs.CP2D.p[n << 1].sw.l : psxRegs.CP2D.p[9].sw.l)
#define VY(n) (n < 3 ? psxRegs.CP2D.p[n << 1].sw.h : psxRegs.CP2D.p[10].sw.l)
#define VZ(n) (n < 3 ? psxRegs.CP2D.p[(n << 1) + 1].sw.l : psxRegs.CP2D.p[11].sw.l)
#define MX11(n) (n < 3 ? psxRegs.CP2C.p[(n << 3)].sw.l : 0)
#define MX12(n) (n < 3 ? psxRegs.CP2C.p[(n << 3)].sw.h : 0)
#define MX13(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 1].sw.l : 0)
#define MX21(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 1].sw.h : 0)
#define MX22(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 2].sw.l : 0)
#define MX23(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 2].sw.h : 0)
#define MX31(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 3].sw.l : 0)
#define MX32(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 3].sw.h : 0)
#define MX33(n) (n < 3 ? psxRegs.CP2C.p[(n << 3) + 4].sw.l : 0)
#define CV1(n) (n < 3 ? (int32_t)psxRegs.CP2C.r[(n << 3) + 5] : 0)
#define CV2(n) (n < 3 ? (int32_t)psxRegs.CP2C.r[(n << 3) + 6] : 0)
#define CV3(n) (n < 3 ? (int32_t)psxRegs.CP2C.r[(n << 3) + 7] : 0)

#define fSX(n) ((psxRegs.CP2D.p)[((n) + 12)].sw.l)
#define fSY(n) ((psxRegs.CP2D.p)[((n) + 12)].sw.h)
#define fSZ(n) ((psxRegs.CP2D.p)[((n) + 17)].w.l) /* (n == 0) => SZ1; */

#define gteVXY0 (psxRegs.CP2D.r[0])
#define gteVX0  (psxRegs.CP2D.p[0].sw.l)
#define gteVY0  (psxRegs.CP2D.p[0].sw.h)
#define gteVZ0  (psxRegs.CP2D.p[1].sw.l)
#define gteVXY1 (psxRegs.CP2D.r[2])
#define gteVX1  (psxRegs.CP2D.p[2].sw.l)
#define gteVY1  (psxRegs.CP2D.p[2].sw.h)
#define gteVZ1  (psxRegs.CP2D.p[3].sw.l)
#define gteVXY2 (psxRegs.CP2D.r[4])
#define gteVX2  (psxRegs.CP2D.p[4].sw.l)
#define gteVY2  (psxRegs.CP2D.p[4].sw.h)
#define gteVZ2  (psxRegs.CP2D.p[5].sw.l)
#define gteRGB  (psxRegs.CP2D.r[6])
#define gteR    (psxRegs.CP2D.p[6].b.l)
#define gteG    (psxRegs.CP2D.p[6].b.h)
#define gteB    (psxRegs.CP2D.p[6].b.h2)
#define gteCODE (psxRegs.CP2D.p[6].b.h3)
#define gteOTZ  (psxRegs.CP2D.p[7].w.l)
#define gteIR0  (psxRegs.CP2D.p[8].sw.l)
#define gteIR1  (psxRegs.CP2D.p[9].sw.l)
#define gteIR2  (psxRegs.CP2D.p[10].sw.l)
#define gteIR3  (psxRegs.CP2D.p[11].sw.l)
#define gteSXY0 (psxRegs.CP2D.r[12])
#define gteSX0  (psxRegs.CP2D.p[12].sw.l)
#define gteSY0  (psxRegs.CP2D.p[12].sw.h)
#define gteSXY1 (psxRegs.CP2D.r[13])
#define gteSX1  (psxRegs.CP2D.p[13].sw.l)
#define gteSY1  (psxRegs.CP2D.p[13].sw.h)
#define gteSXY2 (psxRegs.CP2D.r[14])
#define gteSX2  (psxRegs.CP2D.p[14].sw.l)
#define gteSY2  (psxRegs.CP2D.p[14].sw.h)
#define gteSXYP (psxRegs.CP2D.r[15])
#define gteSXP  (psxRegs.CP2D.p[15].sw.l)
#define gteSYP  (psxRegs.CP2D.p[15].sw.h)
#define gteSZ0  (psxRegs.CP2D.p[16].w.l)
#define gteSZ1  (psxRegs.CP2D.p[17].w.l)
#define gteSZ2  (psxRegs.CP2D.p[18].w.l)
#define gteSZ3  (psxRegs.CP2D.p[19].w.l)
#define gteRGB0  (psxRegs.CP2D.r[20])
#define gteR0    (psxRegs.CP2D.p[20].b.l)
#define gteG0    (psxRegs.CP2D.p[20].b.h)
#define gteB0    (psxRegs.CP2D.p[20].b.h2)
#define gteCODE0 (psxRegs.CP2D.p[20].b.h3)
#define gteRGB1  (psxRegs.CP2D.r[21])
#define gteR1    (psxRegs.CP2D.p[21].b.l)
#define gteG1    (psxRegs.CP2D.p[21].b.h)
#define gteB1    (psxRegs.CP2D.p[21].b.h2)
#define gteCODE1 (psxRegs.CP2D.p[21].b.h3)
#define gteRGB2  (psxRegs.CP2D.r[22])
#define gteR2    (psxRegs.CP2D.p[22].b.l)
#define gteG2    (psxRegs.CP2D.p[22].b.h)
#define gteB2    (psxRegs.CP2D.p[22].b.h2)
#define gteCODE2 (psxRegs.CP2D.p[22].b.h3)
#define gteRES1  (psxRegs.CP2D.r[23])
#define gteMAC0  (((int32_t *)psxRegs.CP2D.r)[24])
#define gteMAC1  (((int32_t *)psxRegs.CP2D.r)[25])
#define gteMAC2  (((int32_t *)psxRegs.CP2D.r)[26])
#define gteMAC3  (((int32_t *)psxRegs.CP2D.r)[27])
#define gteIRGB  (psxRegs.CP2D.r[28])
#define gteORGB  (psxRegs.CP2D.r[29])
#define gteLZCS  (psxRegs.CP2D.r[30])
#define gteLZCR  (psxRegs.CP2D.r[31])

#define gteR11R12 (((int32_t *)psxRegs.CP2C.r)[0])
#define gteR13R21 (((int32_t *)psxRegs.CP2C.r)[1])
#define gteR22R23 (((int32_t *)psxRegs.CP2C.r)[2])
#define gteR31R32 (((int32_t *)psxRegs.CP2C.r)[3])
#define gteR11 (psxRegs.CP2C.p[0].sw.l)
#define gteR12 (psxRegs.CP2C.p[0].sw.h)
#define gteR13 (psxRegs.CP2C.p[1].sw.l)
#define gteR21 (psxRegs.CP2C.p[1].sw.h)
#define gteR22 (psxRegs.CP2C.p[2].sw.l)
#define gteR23 (psxRegs.CP2C.p[2].sw.h)
#define gteR31 (psxRegs.CP2C.p[3].sw.l)
#define gteR32 (psxRegs.CP2C.p[3].sw.h)
#define gteR33 (psxRegs.CP2C.p[4].sw.l)
#define gteTRX (((int32_t *)psxRegs.CP2C.r)[5])
#define gteTRY (((int32_t *)psxRegs.CP2C.r)[6])
#define gteTRZ (((int32_t *)psxRegs.CP2C.r)[7])
#define gteL11 (psxRegs.CP2C.p[8].sw.l)
#define gteL12 (psxRegs.CP2C.p[8].sw.h)
#define gteL13 (psxRegs.CP2C.p[9].sw.l)
#define gteL21 (psxRegs.CP2C.p[9].sw.h)
#define gteL22 (psxRegs.CP2C.p[10].sw.l)
#define gteL23 (psxRegs.CP2C.p[10].sw.h)
#define gteL31 (psxRegs.CP2C.p[11].sw.l)
#define gteL32 (psxRegs.CP2C.p[11].sw.h)
#define gteL33 (psxRegs.CP2C.p[12].sw.l)
#define gteRBK (((int32_t *)psxRegs.CP2C.r)[13])
#define gteGBK (((int32_t *)psxRegs.CP2C.r)[14])
#define gteBBK (((int32_t *)psxRegs.CP2C.r)[15])
#define gteLR1 (psxRegs.CP2C.p[16].sw.l)
#define gteLR2 (psxRegs.CP2C.p[16].sw.h)
#define gteLR3 (psxRegs.CP2C.p[17].sw.l)
#define gteLG1 (psxRegs.CP2C.p[17].sw.h)
#define gteLG2 (psxRegs.CP2C.p[18].sw.l)
#define gteLG3 (psxRegs.CP2C.p[18].sw.h)
#define gteLB1 (psxRegs.CP2C.p[19].sw.l)
#define gteLB2 (psxRegs.CP2C.p[19].sw.h)
#define gteLB3 (psxRegs.CP2C.p[20].sw.l)
#define gteRFC (((int32_t *)psxRegs.CP2C.r)[21])
#define gteGFC (((int32_t *)psxRegs.CP2C.r)[22])
#define gteBFC (((int32_t *)psxRegs.CP2C.r)[23])
#define gteOFX (((int32_t *)psxRegs.CP2C.r)[24])
#define gteOFY (((int32_t *)psxRegs.CP2C.r)[25])

// senquack - gteH register is uint16_t, not int16_t, and used in GTE that way.
//  HOWEVER when read back by CPU using CFC2, it will be incorrectly
//  sign-extended by bug in original hardware, according to Nocash docs
//  GTE section 'Screen Offset and Distance'. The emulator does this
//  sign extension when it is loaded to GTE by CTC2.
//#define gteH   (psxRegs.CP2C.p[26].sw.l)
#define gteH   (psxRegs.CP2C.p[26].w.l)

#define gteDQA (psxRegs.CP2C.p[27].sw.l)
#define gteDQB (((int32_t *)psxRegs.CP2C.r)[28])
#define gteZSF3 (psxRegs.CP2C.p[29].sw.l)
#define gteZSF4 (psxRegs.CP2C.p[30].sw.l)
#define gteFLAG (psxRegs.CP2C.r[31])

// Some GTE instructions encode various parameters in their 32-bit opcode.
//  Rather than passing the opcode value through the psxRegisters 'opcode'
//  field, we pass it to GTE funcs as an argument *pre-shifted* right by 10
//  places. This allows dynarecs to emit faster calls to GTE functions.
//  These helper macros interpret this pre-shifted opcode argument.
#define GTE_SF(op) ((op >>  9)  & 1)
#define GTE_MX(op) ((op >>  7)  & 3)
#define GTE_V(op)  ((op >>  5)  & 3)
#define GTE_CV(op) ((op >>  3)  & 3)
#define GTE_LM(op) ((op >>  0)  & 1)

//senquack-Don't try to optimize return value to int32_t like PCSX Rearmed did here:
//it's why as of Nov. 2016, PC build has gfx glitches in 1st level of 'Driver'
INLINE int64_t BOUNDS(int64_t n_value, int64_t n_max, int n_maxflag, int64_t n_min, int n_minflag) {
	if (n_value > n_max) {
		gteFLAG |= n_maxflag;
	} else if (n_value < n_min) {
		gteFLAG |= n_minflag;
	}
	return n_value;
}

INLINE int32_t LIM(int32_t value, int32_t max, int32_t min, uint32_t flag) {
	int32_t ret = value;
	if (value > max) {
		gteFLAG |= flag;
		ret = max;
	} else if (value < min) {
		gteFLAG |= flag;
		ret = min;
	}
	return ret;
}

#define A1(a) BOUNDS((a), 0x7fffffff, (1 << 30), -(int64_t)0x80000000, (1 << 31) | (1 << 27))
#define A2(a) BOUNDS((a), 0x7fffffff, (1 << 29), -(int64_t)0x80000000, (1 << 31) | (1 << 26))
#define A3(a) BOUNDS((a), 0x7fffffff, (1 << 28), -(int64_t)0x80000000, (1 << 31) | (1 << 25))
#define limB1(a, l) LIM((a), 0x7fff, -0x8000 * !l, (1 << 31) | (1 << 24))
#define limB2(a, l) LIM((a), 0x7fff, -0x8000 * !l, (1 << 31) | (1 << 23))
#define limB3(a, l) LIM((a), 0x7fff, -0x8000 * !l, (1 << 22) )
#define limC1(a) LIM((a), 0x00ff, 0x0000, (1 << 21) )
#define limC2(a) LIM((a), 0x00ff, 0x0000, (1 << 20) )
#define limC3(a) LIM((a), 0x00ff, 0x0000, (1 << 19) )
#define limD(a) LIM((a), 0xffff, 0x0000, (1 << 31) | (1 << 18))

INLINE uint32_t limE(uint32_t result) {
	if (result > 0x1ffff) {
		gteFLAG |= (1 << 31) | (1 << 17);
		return 0x1ffff;
	}

	return result;
}

#define F(a) BOUNDS((a), 0x7fffffff, (1 << 31) | (1 << 16), -(int64_t)0x80000000, (1 << 31) | (1 << 15))
#define limG1(a) LIM((a), 0x3ff, -0x400, (1 << 31) | (1 << 14))
#define limG2(a) LIM((a), 0x3ff, -0x400, (1 << 31) | (1 << 13))
//Fix for Valkyrie Profile crash loading world map
// (PCSX Rearmed commit 7384197d8a5fd20a4d94f3517a6462f7fe86dd4c
//  'seems to work, unverified value')
//#define limH(a) LIM((a), 0xfff, 0x000, (1 << 12))
#define limH(a) LIM((a), 0x1000, 0x0000, (1 << 12))


#ifdef PARANOID_OVERFLOW_CHECKING
#define A1U A1
#define A2U A2
#define A3U A3
#else
// Any calculation explicitly using these forms of A1/A2/A3 indicates
//  these checks are very unlikely to be useful would just waste cycles
#define A1U(x) (x)
#define A2U(x) (x)
#define A3U(x) (x)
#endif

//senquack - n param should be unsigned (will be 'gteH' reg which is uint16_t)
#ifdef GTE_USE_NATIVE_DIVIDE
INLINE uint32_t DIVIDE(uint16_t n, uint16_t d) {
	if (n < d * 2) {
		return ((uint32_t)n << 16) / d;
	}
	return 0xffffffff;
}
#else
#include "gte_divide.h"
#endif // GTE_USE_NATIVE_DIVIDE

#ifdef PS2
#define MMI_OPT
#endif

#ifdef MMI_OPT
static inline void mmi_madd(int32_t *out, int32_t *rxyz, int32_t *vxyz) {
	__asm__ volatile (
		"lwu		$t0, 0(%1)\n"		// gteR12 gteR11
		"lwu		$t1, 4(%1)\n" 		// gteR21 gteR13
		"lwu		$t2, 8(%1)\n" 		// gteR23 gteR22
		"pextlw		$t1, $t2, $t1\n" 	// gteR23 gteR22 gteR21 gteR13
		"dsrl		$t1, $t1, 16\n" 	// gteR22 gteR21
		"lwu		$t3, 12(%1)\n" 		// gteR32 gteR31
		"pextlw		$t0, $t3, $t0\n" 	// gteR32 gteR31 gteR12 gteR11
		"pextlw		$t3, $t1, $t0\n" 	// gteR32 gteR31 gteR22 gteR21 gteR12 gteR11
		"lwu		$t0, 0(%2)\n" 		// gteVXY0
		"pextlw		$t0, $t0, $t0\n" 	// * * * * y x y x
		"pcpyld		$t2, $t0, $t0\n" 	// y x y x y x y x
		"phmadh		$t3, $t3, $t2\n" 	// gteR32*y+gteR31*x | gteR22*y+gteR21*x | gteR12*y+gteR11*x
		"lwu		$t0, 4(%1)\n" 		// gteR21 gteR13
		"lwu		$t1, 8(%1)\n" 		// gteR23 gteR22
		"dsrl		$t1, $t1, 16\n"		// gteR23
		"pextlw		$t0, $t1, $t0\n"	// gteR23 gteR21 gteR13
		"lhu		$t1, 16(%1)\n" 		// gteR33
		"pcpyld		$t0, $t1, $t0\n" 	// gteR33 * gteR23 gteR21 gteR13
		"lhu		$t1, 4(%2)\n" 		// gteVZ0
		"pcpyld		$t1, $t1, $t1\n" 	// * * * z * * * z
		"pcpyh		$t1, $t1\n" 		// z z z z z z z z
		"pmaddh		$t2, $t0, $t1\n" 	// gteR32*y+gteR31*x+gteR33*z | gteR22*y+gteR21*x+gteR23*z | gteR12*y+gteR11*x+gteR13*z
		"sw			$t2, %0\n"
		"dsrl32		$t0, $t2, 0\n"
		"sw			$t0, 4 + %0\n"
		"pcpyud		$t2, $t2, $zero\n"
		"sw			$t2, 8 + %0\n"
		: "=m"(*out)
		: "r"(rxyz), "r"(vxyz)
		: "memory", "$12", "$13", "$14", "$15");
}
#endif

//senquack - Applied fixes from PCSX Rearmed 7384197d8a5fd20a4d94f3517a6462f7fe86dd4c
// Case 28 now falls through to case 29, and don't return 0 for case 30
// Fixes main menu freeze in 'Lego Racers'
uint32_t gtecalcMFC2(int reg) {
	switch(reg) {
		case 1:
		case 3:
		case 5:
		case 8:
		case 9:
		case 10:
		case 11:
			psxRegs.CP2D.r[reg] = (int32_t)psxRegs.CP2D.p[reg].sw.l;
			break;

		case 7:
		case 16:
		case 17:
		case 18:
		case 19:
			psxRegs.CP2D.r[reg] = (uint32_t)psxRegs.CP2D.p[reg].w.l;
			break;

		case 15:
			psxRegs.CP2D.r[reg] = gteSXY2;
			break;

		case 28:
		case 29:
			psxRegs.CP2D.r[reg] = LIM(gteIR1 >> 7, 0x1f, 0, 0) |
									(LIM(gteIR2 >> 7, 0x1f, 0, 0) << 5) |
									(LIM(gteIR3 >> 7, 0x1f, 0, 0) << 10);
			break;
	}
	return psxRegs.CP2D.r[reg];
}

//senquack - Applied fixes from PCSX Rearmed 7384197d8a5fd20a4d94f3517a6462f7fe86dd4c
// Don't block writing to regs 7,29 despite Nocash listing them as read-only.
// Fixes disappearing elements in 'Motor Toon' game series.
void gtecalcMTC2(uint32_t value, int reg) {
	switch (reg) {
		case 15:
			gteSXY0 = gteSXY1;
			gteSXY1 = gteSXY2;
			gteSXY2 = value;
			gteSXYP = value;
			break;

		case 28:
			gteIRGB = value;
			gteIR1 = (value & 0x1f) << 7;
			gteIR2 = (value & 0x3e0) << 2;
			gteIR3 = (value & 0x7c00) >> 3;
			break;

		case 30:
			{
				int a;
				gteLZCS = value;

				a = gteLZCS;
				if (a > 0) {
					int i;
					for (i = 31; (a & (1 << i)) == 0 && i >= 0; i--);
					gteLZCR = 31 - i;
				} else if (a < 0) {
					int i;
					a ^= 0xffffffff;
					for (i=31; (a & (1 << i)) == 0 && i >= 0; i--);
					gteLZCR = 31 - i;
				} else {
					gteLZCR = 32;
				}
			}
			break;

		case 31:
			return;

		default:
			psxRegs.CP2D.r[reg] = value;
	}
}

void gtecalcCTC2(uint32_t value, int reg) {
	switch (reg) {
		case 4:
		case 12:
		case 20:
		case 26:
		case 27:
		case 29:
		case 30:
			value = (int32_t)(int16_t)value;
			break;

		case 31:
			value = value & 0x7ffff000;
			if (value & 0x7f87e000) value |= 0x80000000;
			break;
	}

	psxRegs.CP2C.r[reg] = value;
}

void gteMFC2(void) {
	psxRegs.cycle += 1;
	if (!_Rt_) return;
	psxRegs.GPR.r[_Rt_] = gtecalcMFC2(_Rd_);
}

void gteCFC2(void) {
	psxRegs.cycle += 1;
	if (!_Rt_) return;
	psxRegs.GPR.r[_Rt_] = psxRegs.CP2C.r[_Rd_];
}

void gteMTC2(void) {
	gtecalcMTC2(psxRegs.GPR.r[_Rt_], _Rd_);
}

void gteCTC2(void) {
	gtecalcCTC2(psxRegs.GPR.r[_Rt_], _Rd_);
}

#define _oB_ (psxRegs.GPR.r[_Rs_] + _Imm_)

void gteLWC2(void) {
	gtecalcMTC2(psxMemRead32(_oB_), _Rt_);
}

void gteSWC2(void) {
	//psxRegs.cycle += 1;
	psxMemWrite32(_oB_, gtecalcMFC2(_Rt_));
}

void gteRTPS(void) {
	int quotient;

#ifdef GTE_LOG
	GTE_LOG("GTE RTPS\n");
#endif
	psxRegs.cycle += 15;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3];
	mmi_madd(madd, (int32_t *)&gteR11R12, (int32_t *)&gteVXY0);
	gteMAC1 = A1((((int64_t)gteTRX << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteTRY << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteTRZ << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteTRX << 12) + (gteR11 * gteVX0) + (gteR12 * gteVY0) + (gteR13 * gteVZ0)) >> 12);
	gteMAC2 = A2((((int64_t)gteTRY << 12) + (gteR21 * gteVX0) + (gteR22 * gteVY0) + (gteR23 * gteVZ0)) >> 12);
	gteMAC3 = A3((((int64_t)gteTRZ << 12) + (gteR31 * gteVX0) + (gteR32 * gteVY0) + (gteR33 * gteVZ0)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 0);
	gteIR2 = limB2(gteMAC2, 0);
	gteIR3 = limB3(gteMAC3, 0);
	gteSZ0 = gteSZ1;
	gteSZ1 = gteSZ2;
	gteSZ2 = gteSZ3;
	gteSZ3 = limD(gteMAC3);
	quotient = limE(DIVIDE(gteH, gteSZ3));
	gteSXY0 = gteSXY1;
	gteSXY1 = gteSXY2;
	gteSX2 = limG1(F((int64_t)gteOFX + ((int64_t)gteIR1 * quotient)) >> 16);
	gteSY2 = limG2(F((int64_t)gteOFY + ((int64_t)gteIR2 * quotient)) >> 16);

	//senquack - Fix glitched drawing of road surface in 'Burning Road'..
	// behavior now matches Mednafen. This also preserves the fix by Shalma
	// from prior commit f916013 for missing elements in 'Legacy of Kain:
	// Soul Reaver' (missing green plasma balls in first level).
	int64_t tmp = (int64_t)gteDQB + ((int64_t)gteDQA * quotient);
	gteMAC0 = F(tmp);
	gteIR0 = limH(tmp >> 12);
}

void gteRTPT(void) {
	int quotient;
	int v;
	int32_t vx, vy, vz;

#ifdef GTE_LOG
	GTE_LOG("GTE RTPT\n");
#endif
	psxRegs.cycle += 23;
	gteFLAG = 0;

	gteSZ0 = gteSZ3;
	for (v = 0; v < 3; v++) {
#ifdef MMI_OPT
		int32_t madd[3];
		int16_t vxyz[4];
		vxyz[0] = VX(v);
		vxyz[1] = VY(v);
		vxyz[2] = VZ(v);
		mmi_madd(madd, (int32_t *)&gteR11R12, (int32_t *)vxyz);
		gteMAC1 = A1((((int64_t)gteTRX << 12) + madd[0]) >> 12);
		gteMAC2 = A2((((int64_t)gteTRY << 12) + madd[1]) >> 12);
		gteMAC3 = A3((((int64_t)gteTRZ << 12) + madd[2]) >> 12);
#else
		vx = VX(v);
		vy = VY(v);
		vz = VZ(v);
		gteMAC1 = A1((((int64_t)gteTRX << 12) + (gteR11 * vx) + (gteR12 * vy) + (gteR13 * vz)) >> 12);
		gteMAC2 = A2((((int64_t)gteTRY << 12) + (gteR21 * vx) + (gteR22 * vy) + (gteR23 * vz)) >> 12);
		gteMAC3 = A3((((int64_t)gteTRZ << 12) + (gteR31 * vx) + (gteR32 * vy) + (gteR33 * vz)) >> 12);
#endif
		gteIR1 = limB1(gteMAC1, 0);
		gteIR2 = limB2(gteMAC2, 0);
		gteIR3 = limB3(gteMAC3, 0);
		fSZ(v) = limD(gteMAC3);
		quotient = limE(DIVIDE(gteH, fSZ(v)));
		fSX(v) = limG1(F((int64_t)gteOFX + ((int64_t)gteIR1 * quotient)) >> 16);
		fSY(v) = limG2(F((int64_t)gteOFY + ((int64_t)gteIR2 * quotient)) >> 16);
	}

	// See note in gteRTPS()
	int64_t tmp = (int64_t)gteDQB + ((int64_t)gteDQA * quotient);
	gteMAC0 = F(tmp);
	gteIR0 = limH(tmp >> 12);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteMVMVA(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);
	int mx = GTE_MX(gteop);
	int v = GTE_V(gteop);
	int cv = GTE_CV(gteop);
	int lm = GTE_LM(gteop);
	int32_t vx = VX(v);
	int32_t vy = VY(v);
	int32_t vz = VZ(v);

#ifdef GTE_LOG
	GTE_LOG("GTE MVMVA\n");
#endif
	psxRegs.cycle += 8;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3] = { 0, 0, 0 };
	int16_t vxyz[4];
	if (mx < 3) {
		vxyz[0] = VX(v);
		vxyz[1] = VY(v);
		vxyz[2] = VZ(v);
		mmi_madd(madd, (int32_t *)&psxRegs.CP2C.p[(mx << 3)], (int32_t *)vxyz);
	}
	gteMAC1 = A1((((int64_t)CV1(cv) << 12) + madd[0]) >> shift);
	gteMAC2 = A2((((int64_t)CV2(cv) << 12) + madd[1]) >> shift);
	gteMAC3 = A3((((int64_t)CV3(cv) << 12) + madd[2]) >> shift);
#else
	gteMAC1 = A1((((int64_t)CV1(cv) << 12) + (MX11(mx) * vx) + (MX12(mx) * vy) + (MX13(mx) * vz)) >> shift);
	gteMAC2 = A2((((int64_t)CV2(cv) << 12) + (MX21(mx) * vx) + (MX22(mx) * vy) + (MX23(mx) * vz)) >> shift);
	gteMAC3 = A3((((int64_t)CV3(cv) << 12) + (MX31(mx) * vx) + (MX32(mx) * vy) + (MX33(mx) * vz)) >> shift);
#endif

	gteIR1 = limB1(gteMAC1, lm);
	gteIR2 = limB2(gteMAC2, lm);
	gteIR3 = limB3(gteMAC3, lm);
}

void gteNCLIP(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE NCLIP\n");
#endif
	psxRegs.cycle += 8;
	gteFLAG = 0;

	gteMAC0 = F((int64_t)gteSX0 * (gteSY1 - gteSY2) +
				gteSX1 * (gteSY2 - gteSY0) +
				gteSX2 * (gteSY0 - gteSY1));
}

void gteAVSZ3(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE AVSZ3\n");
#endif
	psxRegs.cycle += 5;
	gteFLAG = 0;

	gteMAC0 = F((int64_t)gteZSF3 * (gteSZ1 + gteSZ2 + gteSZ3));
	gteOTZ = limD(gteMAC0 >> 12);
}

void gteAVSZ4(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE AVSZ4\n");
#endif
	psxRegs.cycle += 6;
	gteFLAG = 0;

	gteMAC0 = F((int64_t)gteZSF4 * (gteSZ0 + gteSZ1 + gteSZ2 + gteSZ3));
	gteOTZ = limD(gteMAC0 >> 12);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteSQR(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);
	int lm = GTE_LM(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE SQR\n");
#endif
	psxRegs.cycle += 5;
	gteFLAG = 0;

	gteMAC1 = (gteIR1 * gteIR1) >> shift;
	gteMAC2 = (gteIR2 * gteIR2) >> shift;
	gteMAC3 = (gteIR3 * gteIR3) >> shift;
	gteIR1 = limB1(gteMAC1, lm);
	gteIR2 = limB2(gteMAC2, lm);
	gteIR3 = limB3(gteMAC3, lm);
}

void gteNCCS(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE NCCS\n");
#endif
	psxRegs.cycle += 17;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3];
	mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)&gteVX0);
	gteMAC1 = madd[0] >> 12;
	gteMAC2 = madd[1] >> 12;
	gteMAC3 = madd[2] >> 12;
#else
	gteMAC1 = ((int64_t)(gteL11 * gteVX0) + (gteL12 * gteVY0) + (gteL13 * gteVZ0)) >> 12;
	gteMAC2 = ((int64_t)(gteL21 * gteVX0) + (gteL22 * gteVY0) + (gteL23 * gteVZ0)) >> 12;
	gteMAC3 = ((int64_t)(gteL31 * gteVX0) + (gteL32 * gteVY0) + (gteL33 * gteVZ0)) >> 12;
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
	int16_t vxyz[4];
	vxyz[0] = gteIR1;
	vxyz[1] = gteIR2;
	vxyz[2] = gteIR3;
	mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
	gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
	gteMAC1 = ((int32_t)gteR * gteIR1) >> 8;
	gteMAC2 = ((int32_t)gteG * gteIR2) >> 8;
	gteMAC3 = ((int32_t)gteB * gteIR3) >> 8;
	gteIR1 = gteMAC1;
	gteIR2 = gteMAC2;
	gteIR3 = gteMAC3;

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

void gteNCCT(void) {
	int v;
	int32_t vx, vy, vz;

#ifdef GTE_LOG
	GTE_LOG("GTE NCCT\n");
#endif
	psxRegs.cycle += 39;
	gteFLAG = 0;

	for (v = 0; v < 3; v++) {
#ifdef MMI_OPT
		int32_t madd[3];
		int16_t vxyz[4];
		vxyz[0] = VX(v);
		vxyz[1] = VY(v);
		vxyz[2] = VZ(v);
		mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)&vxyz);
		gteMAC1 = madd[0] >> 12;
		gteMAC2 = madd[1] >> 12;
		gteMAC3 = madd[2] >> 12;
#else
		vx = VX(v);
		vy = VY(v);
		vz = VZ(v);
		gteMAC1 = ((int64_t)(gteL11 * vx) + (gteL12 * vy) + (gteL13 * vz)) >> 12;
		gteMAC2 = ((int64_t)(gteL21 * vx) + (gteL22 * vy) + (gteL23 * vz)) >> 12;
		gteMAC3 = ((int64_t)(gteL31 * vx) + (gteL32 * vy) + (gteL33 * vz)) >> 12;
#endif
		gteIR1 = limB1(gteMAC1, 1);
		gteIR2 = limB2(gteMAC2, 1);
		gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
		vxyz[0] = gteIR1;
		vxyz[1] = gteIR2;
		vxyz[2] = gteIR3;
		mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
		gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
		gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
		gteIR1 = limB1(gteMAC1, 1);
		gteIR2 = limB2(gteMAC2, 1);
		gteIR3 = limB3(gteMAC3, 1);
		gteMAC1 = ((int32_t)gteR * gteIR1) >> 8;
		gteMAC2 = ((int32_t)gteG * gteIR2) >> 8;
		gteMAC3 = ((int32_t)gteB * gteIR3) >> 8;

		gteRGB0 = gteRGB1;
		gteRGB1 = gteRGB2;
		gteCODE2 = gteCODE;
		gteR2 = limC1(gteMAC1 >> 4);
		gteG2 = limC2(gteMAC2 >> 4);
		gteB2 = limC3(gteMAC3 >> 4);
	}
	gteIR1 = gteMAC1;
	gteIR2 = gteMAC2;
	gteIR3 = gteMAC3;
}

void gteNCDS(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE NCDS\n");
#endif
	psxRegs.cycle += 19;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3];
	mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)&gteVX0);
	gteMAC1 = madd[0] >> 12;
	gteMAC2 = madd[1] >> 12;
	gteMAC3 = madd[2] >> 12;
#else
	gteMAC1 = ((int64_t)(gteL11 * gteVX0) + (gteL12 * gteVY0) + (gteL13 * gteVZ0)) >> 12;
	gteMAC2 = ((int64_t)(gteL21 * gteVX0) + (gteL22 * gteVY0) + (gteL23 * gteVZ0)) >> 12;
	gteMAC3 = ((int64_t)(gteL31 * gteVX0) + (gteL32 * gteVY0) + (gteL33 * gteVZ0)) >> 12;
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
	int16_t vxyz[4];
	vxyz[0] = gteIR1;
	vxyz[1] = gteIR2;
	vxyz[2] = gteIR3;
	mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
	gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
	gteMAC1 = (((gteR << 4) * gteIR1) + (gteIR0 * limB1(A1U((int64_t)gteRFC - ((gteR * gteIR1) >> 8)), 0))) >> 12;
	gteMAC2 = (((gteG << 4) * gteIR2) + (gteIR0 * limB2(A2U((int64_t)gteGFC - ((gteG * gteIR2) >> 8)), 0))) >> 12;
	gteMAC3 = (((gteB << 4) * gteIR3) + (gteIR0 * limB3(A3U((int64_t)gteBFC - ((gteB * gteIR3) >> 8)), 0))) >> 12;
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

void gteNCDT(void) {
	int v;
	int32_t vx, vy, vz;

#ifdef GTE_LOG
	GTE_LOG("GTE NCDT\n");
#endif
	psxRegs.cycle += 44;
	gteFLAG = 0;

	for (v = 0; v < 3; v++) {
#ifdef MMI_OPT
		int32_t madd[3];
		int16_t vxyz[4];
		vxyz[0] = VX(v);
		vxyz[1] = VY(v);
		vxyz[2] = VZ(v);
		mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)vxyz);
		gteMAC1 = madd[0] >> 12;
		gteMAC2 = madd[1] >> 12;
		gteMAC3 = madd[2] >> 12;
#else
		vx = VX(v);
		vy = VY(v);
		vz = VZ(v);
		gteMAC1 = ((int64_t)(gteL11 * vx) + (gteL12 * vy) + (gteL13 * vz)) >> 12;
		gteMAC2 = ((int64_t)(gteL21 * vx) + (gteL22 * vy) + (gteL23 * vz)) >> 12;
		gteMAC3 = ((int64_t)(gteL31 * vx) + (gteL32 * vy) + (gteL33 * vz)) >> 12;
#endif
		gteIR1 = limB1(gteMAC1, 1);
		gteIR2 = limB2(gteMAC2, 1);
		gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
		vxyz[0] = gteIR1;
		vxyz[1] = gteIR2;
		vxyz[2] = gteIR3;
		mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
		gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
		gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
		gteIR1 = limB1(gteMAC1, 1);
		gteIR2 = limB2(gteMAC2, 1);
		gteIR3 = limB3(gteMAC3, 1);
		gteMAC1 = (((gteR << 4) * gteIR1) + (gteIR0 * limB1(A1U((int64_t)gteRFC - ((gteR * gteIR1) >> 8)), 0))) >> 12;
		gteMAC2 = (((gteG << 4) * gteIR2) + (gteIR0 * limB2(A2U((int64_t)gteGFC - ((gteG * gteIR2) >> 8)), 0))) >> 12;
		gteMAC3 = (((gteB << 4) * gteIR3) + (gteIR0 * limB3(A3U((int64_t)gteBFC - ((gteB * gteIR3) >> 8)), 0))) >> 12;

		gteRGB0 = gteRGB1;
		gteRGB1 = gteRGB2;
		gteCODE2 = gteCODE;
		gteR2 = limC1(gteMAC1 >> 4);
		gteG2 = limC2(gteMAC2 >> 4);
		gteB2 = limC3(gteMAC3 >> 4);
	}
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteOP(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);
	int lm = GTE_LM(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE OP\n");
#endif
	psxRegs.cycle += 6;
	gteFLAG = 0;

	gteMAC1 = ((gteR22 * gteIR3) - (gteR33 * gteIR2)) >> shift;
	gteMAC2 = ((gteR33 * gteIR1) - (gteR11 * gteIR3)) >> shift;
	gteMAC3 = ((gteR11 * gteIR2) - (gteR22 * gteIR1)) >> shift;
	gteIR1 = limB1(gteMAC1, lm);
	gteIR2 = limB2(gteMAC2, lm);
	gteIR3 = limB3(gteMAC3, lm);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteDCPL(uint32_t gteop) {
	int lm = GTE_LM(gteop);

	int32_t RIR1 = ((int32_t)gteR * gteIR1) >> 8;
	int32_t GIR2 = ((int32_t)gteG * gteIR2) >> 8;
	int32_t BIR3 = ((int32_t)gteB * gteIR3) >> 8;

#ifdef GTE_LOG
	GTE_LOG("GTE DCPL\n");
#endif
	psxRegs.cycle += 8;
	gteFLAG = 0;

	gteMAC1 = RIR1 + ((gteIR0 * limB1(A1U((int64_t)gteRFC - RIR1), 0)) >> 12);
	gteMAC2 = GIR2 + ((gteIR0 * limB1(A2U((int64_t)gteGFC - GIR2), 0)) >> 12);
	gteMAC3 = BIR3 + ((gteIR0 * limB1(A3U((int64_t)gteBFC - BIR3), 0)) >> 12);

	gteIR1 = limB1(gteMAC1, lm);
	gteIR2 = limB2(gteMAC2, lm);
	gteIR3 = limB3(gteMAC3, lm);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteGPF(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE GPF\n");
#endif
	psxRegs.cycle += 5;
	gteFLAG = 0;

	gteMAC1 = (gteIR0 * gteIR1) >> shift;
	gteMAC2 = (gteIR0 * gteIR2) >> shift;
	gteMAC3 = (gteIR0 * gteIR3) >> shift;
	gteIR1 = limB1(gteMAC1, 0);
	gteIR2 = limB2(gteMAC2, 0);
	gteIR3 = limB3(gteMAC3, 0);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteGPL(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE GPL\n");
#endif
	psxRegs.cycle += 5;
	gteFLAG = 0;

	gteMAC1 = A1((((int64_t)gteMAC1 << shift) + (gteIR0 * gteIR1)) >> shift);
	gteMAC2 = A2((((int64_t)gteMAC2 << shift) + (gteIR0 * gteIR2)) >> shift);
	gteMAC3 = A3((((int64_t)gteMAC3 << shift) + (gteIR0 * gteIR3)) >> shift);
	gteIR1 = limB1(gteMAC1, 0);
	gteIR2 = limB2(gteMAC2, 0);
	gteIR3 = limB3(gteMAC3, 0);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteDPCS(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE DPCS\n");
#endif
	psxRegs.cycle += 8;
	gteFLAG = 0;

	gteMAC1 = ((gteR << 16) + (gteIR0 * limB1(A1U(((int64_t)gteRFC - (gteR << 4)) << (12 - shift)), 0))) >> 12;
	gteMAC2 = ((gteG << 16) + (gteIR0 * limB2(A2U(((int64_t)gteGFC - (gteG << 4)) << (12 - shift)), 0))) >> 12;
	gteMAC3 = ((gteB << 16) + (gteIR0 * limB3(A3U(((int64_t)gteBFC - (gteB << 4)) << (12 - shift)), 0))) >> 12;

	gteIR1 = limB1(gteMAC1, 0);
	gteIR2 = limB2(gteMAC2, 0);
	gteIR3 = limB3(gteMAC3, 0);
	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

void gteDPCT(void) {
	int v;

#ifdef GTE_LOG
	GTE_LOG("GTE DPCT\n");
#endif
	psxRegs.cycle += 17;
	gteFLAG = 0;

	for (v = 0; v < 3; v++) {
		gteMAC1 = ((gteR0 << 16) + (gteIR0 * limB1(A1U((int64_t)gteRFC - (gteR0 << 4)), 0))) >> 12;
		gteMAC2 = ((gteG0 << 16) + (gteIR0 * limB1(A2U((int64_t)gteGFC - (gteG0 << 4)), 0))) >> 12;
		gteMAC3 = ((gteB0 << 16) + (gteIR0 * limB1(A3U((int64_t)gteBFC - (gteB0 << 4)), 0))) >> 12;

		gteRGB0 = gteRGB1;
		gteRGB1 = gteRGB2;
		gteCODE2 = gteCODE;
		gteR2 = limC1(gteMAC1 >> 4);
		gteG2 = limC2(gteMAC2 >> 4);
		gteB2 = limC3(gteMAC3 >> 4);
	}
	gteIR1 = limB1(gteMAC1, 0);
	gteIR2 = limB2(gteMAC2, 0);
	gteIR3 = limB3(gteMAC3, 0);
}

void gteNCS(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE NCS\n");
#endif
	psxRegs.cycle += 14;
	gteFLAG = 0;
#ifdef MMI_OPT
	int32_t madd[3];
	mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)&gteVX0);
	gteMAC1 = madd[0] >> 12;
	gteMAC2 = madd[1] >> 12;
	gteMAC3 = madd[2] >> 12;
#else
	gteMAC1 = ((int64_t)(gteL11 * gteVX0) + (gteL12 * gteVY0) + (gteL13 * gteVZ0)) >> 12;
	gteMAC2 = ((int64_t)(gteL21 * gteVX0) + (gteL22 * gteVY0) + (gteL23 * gteVZ0)) >> 12;
	gteMAC3 = ((int64_t)(gteL31 * gteVX0) + (gteL32 * gteVY0) + (gteL33 * gteVZ0)) >> 12;
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
	int16_t vxyz[4];
	vxyz[0] = gteIR1;
	vxyz[1] = gteIR2;
	vxyz[2] = gteIR3;
	mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
	gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

void gteNCT(void) {
	int v;
	int32_t vx, vy, vz;

#ifdef GTE_LOG
	GTE_LOG("GTE NCT\n");
#endif
	psxRegs.cycle += 30;
	gteFLAG = 0;

	for (v = 0; v < 3; v++) {
#ifdef MMI_OPT
		int32_t madd[3];
		int16_t vxyz[4];
		vxyz[0] = VX(v);
		vxyz[1] = VY(v);
		vxyz[2] = VZ(v);
		mmi_madd(madd, (int32_t *)&gteL11, (int32_t *)vxyz);
		gteMAC1 = madd[0] >> 12;
		gteMAC2 = madd[1] >> 12;
		gteMAC3 = madd[2] >> 12;
#else
		vx = VX(v);
		vy = VY(v);
		vz = VZ(v);
		gteMAC1 = ((int64_t)(gteL11 * vx) + (gteL12 * vy) + (gteL13 * vz)) >> 12;
		gteMAC2 = ((int64_t)(gteL21 * vx) + (gteL22 * vy) + (gteL23 * vz)) >> 12;
		gteMAC3 = ((int64_t)(gteL31 * vx) + (gteL32 * vy) + (gteL33 * vz)) >> 12;
#endif
		gteIR1 = limB1(gteMAC1, 1);
		gteIR2 = limB2(gteMAC2, 1);
		gteIR3 = limB3(gteMAC3, 1);
#ifdef MMI_OPT
		vxyz[0] = gteIR1;
		vxyz[1] = gteIR2;
		vxyz[2] = gteIR3;
		mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
		gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
		gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
		gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
		gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
		gteRGB0 = gteRGB1;
		gteRGB1 = gteRGB2;
		gteCODE2 = gteCODE;
		gteR2 = limC1(gteMAC1 >> 4);
		gteG2 = limC2(gteMAC2 >> 4);
		gteB2 = limC3(gteMAC3 >> 4);
	}
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
}

void gteCC(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE CC\n");
#endif
	psxRegs.cycle += 11;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3];
	int16_t vxyz[4];
	vxyz[0] = gteIR1;
	vxyz[1] = gteIR2;
	vxyz[2] = gteIR3;
	mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
	gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
	gteMAC1 = ((int32_t)gteR * gteIR1) >> 8;
	gteMAC2 = ((int32_t)gteG * gteIR2) >> 8;
	gteMAC3 = ((int32_t)gteB * gteIR3) >> 8;
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

// NOTE: 'gteop' parameter is instruction opcode shifted right 10 places.
void gteINTPL(uint32_t gteop) {
	int shift = 12 * GTE_SF(gteop);
	int lm = GTE_LM(gteop);

#ifdef GTE_LOG
	GTE_LOG("GTE INTPL\n");
#endif
	psxRegs.cycle += 8;
	gteFLAG = 0;

	gteMAC1 = ((gteIR1 << 12) + (gteIR0 * limB1(A1U((int64_t)gteRFC - gteIR1), 0))) >> shift;
	gteMAC2 = ((gteIR2 << 12) + (gteIR0 * limB2(A2U((int64_t)gteGFC - gteIR2), 0))) >> shift;
	gteMAC3 = ((gteIR3 << 12) + (gteIR0 * limB3(A3U((int64_t)gteBFC - gteIR3), 0))) >> shift;
	gteIR1 = limB1(gteMAC1, lm);
	gteIR2 = limB2(gteMAC2, lm);
	gteIR3 = limB3(gteMAC3, lm);
	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}

void gteCDP(void) {
#ifdef GTE_LOG
	GTE_LOG("GTE CDP\n");
#endif
	psxRegs.cycle += 13;
	gteFLAG = 0;

#ifdef MMI_OPT
	int32_t madd[3];
	int16_t vxyz[4];
	vxyz[0] = gteIR1;
	vxyz[1] = gteIR2;
	vxyz[2] = gteIR3;
	mmi_madd(madd, (int32_t *)&gteLR1, (int32_t *)vxyz);
	gteMAC1 = A1((((int64_t)gteRBK << 12) + madd[0]) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + madd[1]) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + madd[2]) >> 12);
#else
	gteMAC1 = A1((((int64_t)gteRBK << 12) + (gteLR1 * gteIR1) + (gteLR2 * gteIR2) + (gteLR3 * gteIR3)) >> 12);
	gteMAC2 = A2((((int64_t)gteGBK << 12) + (gteLG1 * gteIR1) + (gteLG2 * gteIR2) + (gteLG3 * gteIR3)) >> 12);
	gteMAC3 = A3((((int64_t)gteBBK << 12) + (gteLB1 * gteIR1) + (gteLB2 * gteIR2) + (gteLB3 * gteIR3)) >> 12);
#endif
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);
	gteMAC1 = (((gteR << 4) * gteIR1) + (gteIR0 * limB1(A1U((int64_t)gteRFC - ((gteR * gteIR1) >> 8)), 0))) >> 12;
	gteMAC2 = (((gteG << 4) * gteIR2) + (gteIR0 * limB2(A2U((int64_t)gteGFC - ((gteG * gteIR2) >> 8)), 0))) >> 12;
	gteMAC3 = (((gteB << 4) * gteIR3) + (gteIR0 * limB3(A3U((int64_t)gteBFC - ((gteB * gteIR3) >> 8)), 0))) >> 12;
	gteIR1 = limB1(gteMAC1, 1);
	gteIR2 = limB2(gteMAC2, 1);
	gteIR3 = limB3(gteMAC3, 1);

	gteRGB0 = gteRGB1;
	gteRGB1 = gteRGB2;
	gteCODE2 = gteCODE;
	gteR2 = limC1(gteMAC1 >> 4);
	gteG2 = limC2(gteMAC2 >> 4);
	gteB2 = limC3(gteMAC3 >> 4);
}
