###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-5.eng.utah.edu)
#  Generated on:      Thu Dec 17 18:48:30 2015
#  Design:            FPU_Control
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix FPU_Control_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.508
+ Phase Shift                  20.000
= Required Time                19.492
- Arrival Time                 13.591
= Slack Time                    5.901
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    6.494 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    6.495 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    7.154 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    7.156 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    7.852 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    7.858 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |    9.017 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |    9.102 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   10.158 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   10.178 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   11.193 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   11.194 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   12.361 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   12.361 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   13.433 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   13.435 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   14.673 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |   8.780 |   14.681 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.912 |   9.693 |   15.593 | 
     | u_adder_cntrl/U1094/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |   9.694 |   15.594 | 
     | u_adder_cntrl/U1094/OUT                 |   v   | u_adder_cntrl/n1000 | NOR2X1  | 0.701 |  10.394 |   16.295 | 
     | u_adder_cntrl/U1129/IN3                 |   v   | u_adder_cntrl/n1000 | AOI22   | 0.000 |  10.395 |   16.295 | 
     | u_adder_cntrl/U1129/OUT                 |   ^   | u_adder_cntrl/n1005 | AOI22   | 0.624 |  11.018 |   16.919 | 
     | u_adder_cntrl/U1131/IN2                 |   ^   | u_adder_cntrl/n1005 | NAND3X1 | 0.001 |  11.019 |   16.920 | 
     | u_adder_cntrl/U1131/OUT                 |   v   | u_adder_cntrl/n1017 | NAND3X1 | 0.543 |  11.562 |   17.463 | 
     | u_adder_cntrl/U1140/IN                  |   v   | u_adder_cntrl/n1017 | INVX4   | 0.000 |  11.563 |   17.464 | 
     | u_adder_cntrl/U1140/OUT                 |   ^   | u_adder_cntrl/n1024 | INVX4   | 0.320 |  11.883 |   17.783 | 
     | u_adder_cntrl/U1143/IN2                 |   ^   | u_adder_cntrl/n1024 | AOI22   | 0.000 |  11.883 |   17.784 | 
     | u_adder_cntrl/U1143/OUT                 |   v   | u_adder_cntrl/n1025 | AOI22   | 0.489 |  12.371 |   18.272 | 
     | u_adder_cntrl/U1144/IN3                 |   v   | u_adder_cntrl/n1025 | AOI21   | 0.000 |  12.372 |   18.272 | 
     | u_adder_cntrl/U1144/OUT                 |   ^   | u_adder_cntrl/n1027 | AOI21   | 0.584 |  12.956 |   18.857 | 
     | u_adder_cntrl/U1145/IN3                 |   ^   | u_adder_cntrl/n1027 | OAI21   | 0.001 |  12.957 |   18.858 | 
     | u_adder_cntrl/U1145/OUT                 |   v   | u_adder_cntrl/n1139 | OAI21   | 0.634 |  13.591 |   19.492 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1139 | DFFRX1  | 0.000 |  13.591 |   19.492 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -5.901 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -5.901 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.477
+ Phase Shift                  20.000
= Required Time                19.523
- Arrival Time                 13.211
= Slack Time                    6.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    6.905 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    6.905 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    7.565 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    7.566 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    8.263 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    8.268 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |    9.428 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |    9.513 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   10.568 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   10.589 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   11.603 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   11.604 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   12.772 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   12.772 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   13.844 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   13.845 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   15.084 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |   8.780 |   15.092 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.912 |   9.693 |   16.004 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |   9.694 |   16.005 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.074 |  10.768 |   17.079 | 
     | u_adder_cntrl/U1095/IN1                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  10.768 |   17.080 | 
     | u_adder_cntrl/U1095/OUT                 |   ^   | u_adder_cntrl/n948  | AOI22   | 0.786 |  11.555 |   17.866 | 
     | u_adder_cntrl/U1096/IN3                 |   ^   | u_adder_cntrl/n948  | OAI21   | 0.000 |  11.555 |   17.867 | 
     | u_adder_cntrl/U1096/OUT                 |   v   | u_adder_cntrl/n953  | OAI21   | 0.468 |  12.023 |   18.334 | 
     | u_adder_cntrl/U1100/IN2                 |   v   | u_adder_cntrl/n953  | AOI22   | 0.000 |  12.023 |   18.335 | 
     | u_adder_cntrl/U1100/OUT                 |   ^   | u_adder_cntrl/n954  | AOI22   | 0.617 |  12.640 |   18.952 | 
     | u_adder_cntrl/U1101/IN3                 |   ^   | u_adder_cntrl/n954  | NAND3X1 | 0.001 |  12.641 |   18.953 | 
     | u_adder_cntrl/U1101/OUT                 |   v   | u_adder_cntrl/n1142 | NAND3X1 | 0.570 |  13.211 |   19.522 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1142 | DFFRX1  | 0.000 |  13.211 |   19.523 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -6.312 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -6.312 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                  20.000
= Required Time                19.481
- Arrival Time                 13.108
= Slack Time                    6.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    6.966 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    6.967 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    7.626 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    7.628 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    8.324 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    8.330 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |    9.489 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |    9.574 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   10.630 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   10.650 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   11.665 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   11.666 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   12.833 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   12.833 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   13.905 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   13.907 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   15.145 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |   8.780 |   15.153 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.912 |   9.693 |   16.065 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |   9.694 |   16.067 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.074 |  10.768 |   17.141 | 
     | u_adder_cntrl/U1109/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  10.768 |   17.141 | 
     | u_adder_cntrl/U1109/OUT                 |   ^   | u_adder_cntrl/n968  | AOI22   | 0.749 |  11.517 |   17.890 | 
     | u_adder_cntrl/U433/IN2                  |   ^   | u_adder_cntrl/n968  | NANDX2  | 0.000 |  11.517 |   17.890 | 
     | u_adder_cntrl/U433/OUT                  |   v   | u_adder_cntrl/n1007 | NANDX2  | 0.521 |  12.039 |   18.412 | 
     | u_adder_cntrl/U1132/IN2                 |   v   | u_adder_cntrl/n1007 | AOI22   | 0.003 |  12.042 |   18.414 | 
     | u_adder_cntrl/U1132/OUT                 |   ^   | u_adder_cntrl/n1012 | AOI22   | 0.473 |  12.515 |   18.887 | 
     | u_adder_cntrl/U1136/IN2                 |   ^   | u_adder_cntrl/n1012 | NAND3X1 | 0.000 |  12.515 |   18.888 | 
     | u_adder_cntrl/U1136/OUT                 |   v   | u_adder_cntrl/n1140 | NAND3X1 | 0.592 |  13.107 |   19.480 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1140 | DFFRX1  | 0.001 |  13.108 |   19.481 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -6.373 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -6.373 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.491
+ Phase Shift                  20.000
= Required Time                19.509
- Arrival Time                 13.064
= Slack Time                    6.445
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    7.038 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    7.039 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    7.698 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    7.700 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    8.396 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    8.402 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |    9.561 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |    9.646 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   10.702 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   10.722 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   11.737 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   11.738 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   12.905 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   12.905 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   13.977 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   13.979 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   15.217 | 
     | u_adder_cntrl/U212/IN1                  |   v   | u_adder_cntrl/n745  | NANDX2  | 0.008 |   8.780 |   15.225 | 
     | u_adder_cntrl/U212/OUT                  |   ^   | u_adder_cntrl/n1019 | NANDX2  | 0.912 |   9.693 |   16.137 | 
     | u_adder_cntrl/U1093/IN2                 |   ^   | u_adder_cntrl/n1019 | NOR2X1  | 0.001 |   9.694 |   16.139 | 
     | u_adder_cntrl/U1093/OUT                 |   v   | u_adder_cntrl/n967  | NOR2X1  | 1.074 |  10.768 |   17.212 | 
     | u_adder_cntrl/U1099/IN3                 |   v   | u_adder_cntrl/n967  | AOI22   | 0.000 |  10.768 |   17.213 | 
     | u_adder_cntrl/U1099/OUT                 |   ^   | u_adder_cntrl/n951  | AOI22   | 0.752 |  11.520 |   17.964 | 
     | u_adder_cntrl/U432/IN2                  |   ^   | u_adder_cntrl/n951  | NANDX2  | 0.000 |  11.520 |   17.965 | 
     | u_adder_cntrl/U432/OUT                  |   v   | u_adder_cntrl/n966  | NANDX2  | 0.454 |  11.974 |   18.419 | 
     | u_adder_cntrl/U1107/IN2                 |   v   | u_adder_cntrl/n966  | AOI22   | 0.002 |  11.976 |   18.420 | 
     | u_adder_cntrl/U1107/OUT                 |   ^   | u_adder_cntrl/n978  | AOI22   | 0.491 |  12.467 |   18.912 | 
     | u_adder_cntrl/U204/IN1                  |   ^   | u_adder_cntrl/n978  | NAND2X1 | 0.000 |  12.467 |   18.912 | 
     | u_adder_cntrl/U204/OUT                  |   v   | u_adder_cntrl/n1141 | NAND2X1 | 0.596 |  13.063 |   19.508 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1141 | DFFRX1  | 0.001 |  13.064 |   19.509 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -6.445 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -6.445 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.529
+ Phase Shift                  20.000
= Required Time                19.471
- Arrival Time                 11.941
= Slack Time                    7.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    8.124 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    8.124 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    8.784 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    8.785 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    9.482 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    9.487 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |   10.647 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |   10.732 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   11.787 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   11.808 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   12.822 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   12.823 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   13.991 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.460 |   13.991 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   15.063 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   15.064 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   16.303 | 
     | u_adder_cntrl/U1133/IN1                 |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.006 |   8.778 |   16.308 | 
     | u_adder_cntrl/U1133/OUT                 |   ^   | u_adder_cntrl/n1008 | NAND2X1 | 0.730 |   9.508 |   17.039 | 
     | u_adder_cntrl/U1134/IN3                 |   ^   | u_adder_cntrl/n1008 | AOI21   | 0.000 |   9.508 |   17.039 | 
     | u_adder_cntrl/U1134/OUT                 |   v   | u_adder_cntrl/n1043 | AOI21   | 0.999 |  10.507 |   18.037 | 
     | u_adder_cntrl/U1150/IN3                 |   v   | u_adder_cntrl/n1043 | AOI21   | 0.001 |  10.508 |   18.038 | 
     | u_adder_cntrl/U1150/OUT                 |   ^   | u_adder_cntrl/n1048 | AOI21   | 0.690 |  11.198 |   18.728 | 
     | u_adder_cntrl/U1152/IN1                 |   ^   | u_adder_cntrl/n1048 | OAI21   | 0.000 |  11.198 |   18.729 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n1136 | OAI21   | 0.742 |  11.940 |   19.471 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1136 | DFFRX1  | 0.000 |  11.941 |   19.471 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -7.530 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.530 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MulCntrl_Op1_reg_9_/CLK 
Endpoint:   MulCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.784
+ Phase Shift                  20.000
= Required Time                19.216
- Arrival Time                 11.580
= Slack Time                    7.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.594 |    8.230 | 
     | U1792/IN              |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.230 | 
     | U1792/OUT             |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    8.890 | 
     | U1801/IN              |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.891 | 
     | U1801/OUT             |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.588 | 
     | FE_OFC99_n1795/IN     |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.593 | 
     | FE_OFC99_n1795/OUT    |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.753 | 
     | U2197/IN2             |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.781 | 
     | U2197/OUT             |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.102 | 
     | FE_OFC409_n2144/IN    |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.103 | 
     | FE_OFC409_n2144/OUT   |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.313 | 
     | U1745/IN              |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.335 | 
     | U1745/OUT             |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.378 | 
     | U2198/IN1             |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.378 | 
     | U2198/OUT             |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.749 | 
     | FE_OFC468_n2143/IN    |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.749 | 
     | FE_OFC468_n2143/OUT   |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.768 | 
     | U1684/IN              |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.776 | 
     | U1684/OUT             |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.849 | 
     | FE_OFC489_n1790/IN    |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.849 | 
     | FE_OFC489_n1790/OUT   |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.028 | 
     | U2224/IN3             |   ^   | FE_OFN489_n1790 | AOI22  | 0.009 |  10.401 |   18.038 | 
     | U2224/OUT             |   v   | n2137           | AOI22  | 0.454 |  10.855 |   18.491 | 
     | U1619/IN              |   v   | n2137           | INVX1  | 0.000 |  10.855 |   18.491 | 
     | U1619/OUT             |   ^   | n558            | INVX1  | 0.724 |  11.579 |   19.215 | 
     | MulCntrl_Op1_reg_9_/D |   ^   | n558            | DFFRX1 | 0.001 |  11.580 |   19.216 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -7.637 | 
     | MulCntrl_Op1_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.637 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MulCntrl_Op1_reg_7_/CLK 
Endpoint:   MulCntrl_Op1_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                  20.000
= Required Time                19.261
- Arrival Time                 11.610
= Slack Time                    7.651
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.593 |    8.244 | 
     | U1792/IN              |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.245 | 
     | U1792/OUT             |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    8.904 | 
     | U1801/IN              |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.906 | 
     | U1801/OUT             |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.602 | 
     | FE_OFC99_n1795/IN     |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.608 | 
     | FE_OFC99_n1795/OUT    |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.767 | 
     | U2197/IN2             |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.796 | 
     | U2197/OUT             |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.116 | 
     | FE_OFC409_n2144/IN    |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.117 | 
     | FE_OFC409_n2144/OUT   |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.328 | 
     | U1745/IN              |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.349 | 
     | U1745/OUT             |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.392 | 
     | U2198/IN1             |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.393 | 
     | U2198/OUT             |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.763 | 
     | FE_OFC468_n2143/IN    |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.763 | 
     | FE_OFC468_n2143/OUT   |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.783 | 
     | U1684/IN              |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.791 | 
     | U1684/OUT             |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.863 | 
     | FE_OFC489_n1790/IN    |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.864 | 
     | FE_OFC489_n1790/OUT   |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.043 | 
     | U2222/IN3             |   ^   | FE_OFN489_n1790 | AOI22  | 0.006 |  10.398 |   18.049 | 
     | U2222/OUT             |   v   | n2135           | AOI22  | 0.526 |  10.924 |   18.575 | 
     | U1651/IN              |   v   | n2135           | INVX1  | 0.000 |  10.925 |   18.576 | 
     | U1651/OUT             |   ^   | n560            | INVX1  | 0.685 |  11.609 |   19.260 | 
     | MulCntrl_Op1_reg_7_/D |   ^   | n560            | DFFRX1 | 0.000 |  11.610 |   19.261 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -7.651 | 
     | MulCntrl_Op1_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.651 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MulCntrl_Op1_reg_14_/CLK 
Endpoint:   MulCntrl_Op1_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.732
+ Phase Shift                  20.000
= Required Time                19.268
- Arrival Time                 11.608
= Slack Time                    7.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.254 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.254 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    8.914 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.915 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.612 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.617 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.777 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.805 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.126 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.127 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.337 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.359 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.402 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.402 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.772 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.772 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.792 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.800 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.872 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.873 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.052 | 
     | U2229/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.017 |  10.409 |   18.069 | 
     | U2229/OUT              |   v   | n2142           | AOI22  | 0.525 |  10.934 |   18.594 | 
     | U1626/IN               |   v   | n2142           | INVX1  | 0.000 |  10.934 |   18.595 | 
     | U1626/OUT              |   ^   | n553            | INVX1  | 0.673 |  11.607 |   19.268 | 
     | MulCntrl_Op1_reg_14_/D |   ^   | n553            | DFFRX1 | 0.000 |  11.608 |   19.268 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.660 | 
     | MulCntrl_Op1_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.660 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MulCntrl_Op2_reg_10_/CLK 
Endpoint:   MulCntrl_Op2_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.754
+ Phase Shift                  20.000
= Required Time                19.246
- Arrival Time                 11.532
= Slack Time                    7.714
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.307 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.307 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    8.967 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.968 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.665 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.670 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.830 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.858 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.179 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.180 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.390 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.412 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.455 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.455 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.826 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.826 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.845 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.853 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.926 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.926 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.105 | 
     | U2209/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.005 |  10.397 |   18.111 | 
     | U2209/OUT              |   v   | n2122           | AOI22  | 0.453 |  10.850 |   18.564 | 
     | U1636/IN               |   v   | n2122           | INVX1  | 0.000 |  10.850 |   18.564 | 
     | U1636/OUT              |   ^   | n573            | INVX1  | 0.682 |  11.532 |   19.245 | 
     | MulCntrl_Op2_reg_10_/D |   ^   | n573            | DFFRX1 | 0.000 |  11.532 |   19.246 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.714 | 
     | MulCntrl_Op2_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.714 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MulCntrl_Op2_reg_11_/CLK 
Endpoint:   MulCntrl_Op2_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.743
+ Phase Shift                  20.000
= Required Time                19.257
- Arrival Time                 11.531
= Slack Time                    7.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.319 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.319 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    8.979 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.980 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.677 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.682 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.842 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.870 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.191 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.192 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.402 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.424 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.467 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.467 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.838 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.838 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.857 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.865 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.938 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.938 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.117 | 
     | U2210/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.014 |  10.405 |   18.131 | 
     | U2210/OUT              |   v   | n2123           | AOI22  | 0.458 |  10.863 |   18.589 | 
     | U1645/IN               |   v   | n2123           | INVX1  | 0.000 |  10.863 |   18.589 | 
     | U1645/OUT              |   ^   | n572            | INVX1  | 0.667 |  11.530 |   19.256 | 
     | MulCntrl_Op2_reg_11_/D |   ^   | n572            | DFFRX1 | 0.000 |  11.531 |   19.257 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.726 | 
     | MulCntrl_Op2_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.726 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MulCntrl_Op1_reg_12_/CLK 
Endpoint:   MulCntrl_Op1_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.738
+ Phase Shift                  20.000
= Required Time                19.262
- Arrival Time                 11.526
= Slack Time                    7.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.329 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.329 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    8.989 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    8.990 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.687 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.692 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.852 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.881 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.201 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.202 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.412 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.434 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.477 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.478 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.848 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.848 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.867 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.876 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.948 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.948 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.128 | 
     | U2227/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.016 |  10.408 |   18.144 | 
     | U2227/OUT              |   v   | n2140           | AOI22  | 0.459 |  10.866 |   18.602 | 
     | U1628/IN               |   v   | n2140           | INVX1  | 0.000 |  10.867 |   18.602 | 
     | U1628/OUT              |   ^   | n555            | INVX1  | 0.659 |  11.526 |   19.262 | 
     | MulCntrl_Op1_reg_12_/D |   ^   | n555            | DFFRX1 | 0.000 |  11.526 |   19.262 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.736 | 
     | MulCntrl_Op1_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.736 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MulCntrl_Op2_reg_9_/CLK 
Endpoint:   MulCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.731
+ Phase Shift                  20.000
= Required Time                19.269
- Arrival Time                 11.524
= Slack Time                    7.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.594 |    8.339 | 
     | U1792/IN              |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.339 | 
     | U1792/OUT             |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    8.999 | 
     | U1801/IN              |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.000 | 
     | U1801/OUT             |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.697 | 
     | FE_OFC99_n1795/IN     |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.702 | 
     | FE_OFC99_n1795/OUT    |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.862 | 
     | U2197/IN2             |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.891 | 
     | U2197/OUT             |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.211 | 
     | FE_OFC409_n2144/IN    |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.212 | 
     | FE_OFC409_n2144/OUT   |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.422 | 
     | U1745/IN              |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.444 | 
     | U1745/OUT             |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.487 | 
     | U2198/IN1             |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.488 | 
     | U2198/OUT             |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.858 | 
     | FE_OFC468_n2143/IN    |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.858 | 
     | FE_OFC468_n2143/OUT   |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.877 | 
     | U1684/IN              |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.886 | 
     | U1684/OUT             |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.958 | 
     | FE_OFC489_n1790/IN    |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.958 | 
     | FE_OFC489_n1790/OUT   |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.138 | 
     | U2208/IN3             |   ^   | FE_OFN489_n1790 | AOI22  | 0.011 |  10.403 |   18.149 | 
     | U2208/OUT             |   v   | n2121           | AOI22  | 0.468 |  10.871 |   18.617 | 
     | U1630/IN              |   v   | n2121           | INVX1  | 0.000 |  10.871 |   18.617 | 
     | U1630/OUT             |   ^   | n574            | INVX1  | 0.652 |  11.523 |   19.269 | 
     | MulCntrl_Op2_reg_9_/D |   ^   | n574            | DFFRX1 | 0.000 |  11.524 |   19.269 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -7.746 | 
     | MulCntrl_Op2_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.746 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MulCntrl_Op1_reg_13_/CLK 
Endpoint:   MulCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.737
+ Phase Shift                  20.000
= Required Time                19.263
- Arrival Time                 11.510
= Slack Time                    7.753
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.347 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.347 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.007 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.008 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.705 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.710 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.870 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.898 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.219 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.220 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.430 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.452 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.495 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.495 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.865 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.865 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.885 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.893 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.965 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.966 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.145 | 
     | U2228/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.017 |  10.409 |   18.162 | 
     | U2228/OUT              |   v   | n2141           | AOI22  | 0.447 |  10.856 |   18.609 | 
     | U1629/IN               |   v   | n2141           | INVX1  | 0.000 |  10.856 |   18.609 | 
     | U1629/OUT              |   ^   | n554            | INVX1  | 0.654 |  11.509 |   19.263 | 
     | MulCntrl_Op1_reg_13_/D |   ^   | n554            | DFFRX1 | 0.000 |  11.510 |   19.263 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.753 | 
     | MulCntrl_Op1_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.753 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MulCntrl_Op1_reg_15_/CLK 
Endpoint:   MulCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  20.000
= Required Time                19.267
- Arrival Time                 11.511
= Slack Time                    7.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.350 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.350 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.010 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.011 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.708 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.713 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.873 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.902 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.222 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.223 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.433 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.455 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.498 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.498 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.869 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.869 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.888 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.897 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.969 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.969 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.148 | 
     | U2230/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.017 |  10.409 |   18.166 | 
     | U2230/OUT              |   v   | n2145           | AOI22  | 0.454 |  10.863 |   18.619 | 
     | U1621/IN               |   v   | n2145           | INVX1  | 0.000 |  10.863 |   18.619 | 
     | U1621/OUT              |   ^   | n552            | INVX1  | 0.648 |  11.510 |   19.267 | 
     | MulCntrl_Op1_reg_15_/D |   ^   | n552            | DFFRX1 | 0.000 |  11.511 |   19.267 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.757 | 
     | MulCntrl_Op1_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.757 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MulCntrl_Op2_reg_13_/CLK 
Endpoint:   MulCntrl_Op2_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.730
+ Phase Shift                  20.000
= Required Time                19.270
- Arrival Time                 11.512
= Slack Time                    7.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.593 |    8.351 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.351 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.011 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.012 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.709 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.714 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.874 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.903 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.223 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.224 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.434 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.456 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.499 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.499 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.870 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.870 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.889 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.898 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.970 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.970 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.149 | 
     | U2212/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.017 |  10.409 |   18.166 | 
     | U2212/OUT              |   v   | n2125           | AOI22  | 0.456 |  10.865 |   18.623 | 
     | U1610/IN               |   v   | n2125           | INVX1  | 0.000 |  10.865 |   18.623 | 
     | U1610/OUT              |   ^   | n570            | INVX1  | 0.647 |  11.512 |   19.270 | 
     | MulCntrl_Op2_reg_13_/D |   ^   | n570            | DFFRX1 | 0.000 |  11.512 |   19.270 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.758 | 
     | MulCntrl_Op2_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.758 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.462
+ Phase Shift                  20.000
= Required Time                19.538
- Arrival Time                 11.779
= Slack Time                    7.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    8.353 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    8.353 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    9.013 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    9.014 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    9.711 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    9.716 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |   10.876 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |   10.961 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   12.016 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   12.037 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   13.051 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   13.052 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   14.220 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   14.220 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   15.292 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   15.293 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   16.532 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.005 |   8.777 |   16.537 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 0.993 |   9.771 |   17.530 | 
     | u_adder_cntrl/U1106/IN1                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |   9.771 |   17.530 | 
     | u_adder_cntrl/U1106/OUT                 |   v   | u_adder_cntrl/n1035 | OAI21   | 0.879 |  10.650 |   18.410 | 
     | u_adder_cntrl/U1148/IN2                 |   v   | u_adder_cntrl/n1035 | AOI22   | 0.001 |  10.651 |   18.411 | 
     | u_adder_cntrl/U1148/OUT                 |   ^   | u_adder_cntrl/n1042 | AOI22   | 0.588 |  11.239 |   18.999 | 
     | u_adder_cntrl/U208/IN1                  |   ^   | u_adder_cntrl/n1042 | NAND2X1 | 0.000 |  11.239 |   18.999 | 
     | u_adder_cntrl/U208/OUT                  |   v   | u_adder_cntrl/n1137 | NAND2X1 | 0.539 |  11.778 |   19.538 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1137 | DFFRX1  | 0.000 |  11.779 |   19.538 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -7.759 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.759 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MulCntrl_Op2_reg_14_/CLK 
Endpoint:   MulCntrl_Op2_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.728
+ Phase Shift                  20.000
= Required Time                19.272
- Arrival Time                 11.499
= Slack Time                    7.773
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.593 |    8.367 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.367 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.027 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.028 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.724 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.730 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.889 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.918 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.238 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.239 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.450 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.471 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.514 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.515 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.885 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.885 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.905 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.913 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.985 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.986 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.165 | 
     | U2213/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.017 |  10.409 |   18.182 | 
     | U2213/OUT              |   v   | n2126           | AOI22  | 0.449 |  10.858 |   18.631 | 
     | U1620/IN               |   v   | n2126           | INVX1  | 0.000 |  10.858 |   18.631 | 
     | U1620/OUT              |   ^   | n569            | INVX1  | 0.641 |  11.499 |   19.272 | 
     | MulCntrl_Op2_reg_14_/D |   ^   | n569            | DFFRX1 | 0.000 |  11.499 |   19.272 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.773 | 
     | MulCntrl_Op2_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.773 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MulCntrl_Op2_reg_8_/CLK 
Endpoint:   MulCntrl_Op2_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.729
+ Phase Shift                  20.000
= Required Time                19.271
- Arrival Time                 11.497
= Slack Time                    7.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.594 |    8.367 | 
     | U1792/IN              |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.368 | 
     | U1792/OUT             |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.027 | 
     | U1801/IN              |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.029 | 
     | U1801/OUT             |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.725 | 
     | FE_OFC99_n1795/IN     |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.731 | 
     | FE_OFC99_n1795/OUT    |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.890 | 
     | U2197/IN2             |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.919 | 
     | U2197/OUT             |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.239 | 
     | FE_OFC409_n2144/IN    |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.240 | 
     | FE_OFC409_n2144/OUT   |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.451 | 
     | U1745/IN              |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.472 | 
     | U1745/OUT             |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.515 | 
     | U2198/IN1             |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.516 | 
     | U2198/OUT             |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.886 | 
     | FE_OFC468_n2143/IN    |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.886 | 
     | FE_OFC468_n2143/OUT   |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.905 | 
     | U1684/IN              |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.914 | 
     | U1684/OUT             |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   16.986 | 
     | FE_OFC489_n1790/IN    |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   16.986 | 
     | FE_OFC489_n1790/OUT   |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.166 | 
     | U2207/IN3             |   ^   | FE_OFN489_n1790 | AOI22  | 0.011 |  10.403 |   18.177 | 
     | U2207/OUT             |   v   | n2120           | AOI22  | 0.449 |  10.852 |   18.626 | 
     | U1633/IN              |   v   | n2120           | INVX1  | 0.000 |  10.852 |   18.626 | 
     | U1633/OUT             |   ^   | n575            | INVX1  | 0.644 |  11.496 |   19.270 | 
     | MulCntrl_Op2_reg_8_/D |   ^   | n575            | DFFRX1 | 0.000 |  11.497 |   19.271 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -7.774 | 
     | MulCntrl_Op2_reg_8_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.774 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MulCntrl_Op2_reg_12_/CLK 
Endpoint:   MulCntrl_Op2_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.719
+ Phase Shift                  20.000
= Required Time                19.281
- Arrival Time                 11.486
= Slack Time                    7.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.593 |    8.388 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.388 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.048 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.049 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.746 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.751 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.911 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.940 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.260 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.261 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.471 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.493 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.536 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.536 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.907 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.907 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.926 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.935 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   17.007 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   17.007 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.186 | 
     | U2211/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.016 |  10.407 |   18.202 | 
     | U2211/OUT              |   v   | n2124           | AOI22  | 0.456 |  10.864 |   18.658 | 
     | U1653/IN               |   v   | n2124           | INVX1  | 0.000 |  10.864 |   18.658 | 
     | U1653/OUT              |   ^   | n571            | INVX1  | 0.622 |  11.486 |   19.281 | 
     | MulCntrl_Op2_reg_12_/D |   ^   | n571            | DFFRX1 | 0.000 |  11.486 |   19.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.795 | 
     | MulCntrl_Op2_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.795 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MulCntrl_Op1_reg_10_/CLK 
Endpoint:   MulCntrl_Op1_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.718
+ Phase Shift                  20.000
= Required Time                19.282
- Arrival Time                 11.486
= Slack Time                    7.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                        |       |                 |        |       |  Time   |   Time   | 
     |------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn            |        |       |   0.594 |    8.389 | 
     | U1792/IN               |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.389 | 
     | U1792/OUT              |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.049 | 
     | U1801/IN               |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.050 | 
     | U1801/OUT              |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.747 | 
     | FE_OFC99_n1795/IN      |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.752 | 
     | FE_OFC99_n1795/OUT     |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.912 | 
     | U2197/IN2              |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.940 | 
     | U2197/OUT              |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.261 | 
     | FE_OFC409_n2144/IN     |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.262 | 
     | FE_OFC409_n2144/OUT    |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.472 | 
     | U1745/IN               |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.494 | 
     | U1745/OUT              |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.537 | 
     | U2198/IN1              |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.537 | 
     | U2198/OUT              |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.908 | 
     | FE_OFC468_n2143/IN     |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.908 | 
     | FE_OFC468_n2143/OUT    |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.927 | 
     | U1684/IN               |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.935 | 
     | U1684/OUT              |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   17.007 | 
     | FE_OFC489_n1790/IN     |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   17.008 | 
     | FE_OFC489_n1790/OUT    |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.187 | 
     | U2225/IN3              |   ^   | FE_OFN489_n1790 | AOI22  | 0.013 |  10.405 |   18.201 | 
     | U2225/OUT              |   v   | n2138           | AOI22  | 0.460 |  10.865 |   18.660 | 
     | U1622/IN               |   v   | n2138           | INVX1  | 0.000 |  10.865 |   18.661 | 
     | U1622/OUT              |   ^   | n557            | INVX1  | 0.621 |  11.486 |   19.282 | 
     | MulCntrl_Op1_reg_10_/D |   ^   | n557            | DFFRX1 | 0.000 |  11.486 |   19.282 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                          |       |       |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK   |        |       |   0.000 |   -7.795 | 
     | MulCntrl_Op1_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.795 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MulCntrl_Op2_reg_7_/CLK 
Endpoint:   MulCntrl_Op2_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.716
+ Phase Shift                  20.000
= Required Time                19.284
- Arrival Time                 11.442
= Slack Time                    7.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                       |       |                 |        |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn            |        |       |   0.593 |    8.436 | 
     | U1792/IN              |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    8.436 | 
     | U1792/OUT             |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.096 | 
     | U1801/IN              |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.097 | 
     | U1801/OUT             |   v   | n1794           | INVX4  | 0.697 |   1.951 |    9.793 | 
     | FE_OFC99_n1795/IN     |   v   | n1794           | INVX8  | 0.005 |   1.957 |    9.799 | 
     | FE_OFC99_n1795/OUT    |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   10.958 | 
     | U2197/IN2             |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   10.987 | 
     | U2197/OUT             |   v   | n2144           | NOR2X1 | 1.320 |   4.465 |   12.307 | 
     | FE_OFC409_n2144/IN    |   v   | n2144           | BUF4X  | 0.001 |   4.466 |   12.309 | 
     | FE_OFC409_n2144/OUT   |   v   | FE_OFN409_n2144 | BUF4X  | 1.210 |   5.677 |   13.519 | 
     | U1745/IN              |   v   | FE_OFN409_n2144 | BUF4X  | 0.021 |   5.698 |   13.540 | 
     | U1745/OUT             |   v   | n1791           | BUF4X  | 1.043 |   6.741 |   14.584 | 
     | U2198/IN1             |   v   | n1791           | NOR2X1 | 0.001 |   6.742 |   14.584 | 
     | U2198/OUT             |   ^   | n2143           | NOR2X1 | 0.370 |   7.112 |   14.954 | 
     | FE_OFC468_n2143/IN    |   ^   | n2143           | BUF4X  | 0.000 |   7.112 |   14.954 | 
     | FE_OFC468_n2143/OUT   |   ^   | FE_OFN468_n2143 | BUF4X  | 1.020 |   8.132 |   15.974 | 
     | U1684/IN              |   ^   | FE_OFN468_n2143 | BUF4X  | 0.008 |   8.140 |   15.982 | 
     | U1684/OUT             |   ^   | n1790           | BUF4X  | 1.072 |   9.212 |   17.054 | 
     | FE_OFC489_n1790/IN    |   ^   | n1790           | BUF4X  | 0.001 |   9.213 |   17.055 | 
     | FE_OFC489_n1790/OUT   |   ^   | FE_OFN489_n1790 | BUF4X  | 1.179 |  10.392 |   18.234 | 
     | U2206/IN3             |   ^   | FE_OFN489_n1790 | AOI22  | 0.002 |  10.394 |   18.236 | 
     | U2206/OUT             |   v   | n2119           | AOI22  | 0.451 |  10.845 |   18.688 | 
     | U1640/IN              |   v   | n2119           | INVX1  | 0.000 |  10.845 |   18.688 | 
     | U1640/OUT             |   ^   | n576            | INVX1  | 0.596 |  11.442 |   19.284 | 
     | MulCntrl_Op2_reg_7_/D |   ^   | n576            | DFFRX1 | 0.000 |  11.442 |   19.284 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                         |       |       |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK   |        |       |   0.000 |   -7.842 | 
     | MulCntrl_Op2_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.842 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_cntrl/R_reg_reg/CLK 
Endpoint:   u_adder_cntrl/R_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.750
+ Phase Shift                  20.000
= Required Time                19.250
- Arrival Time                 11.308
= Slack Time                    7.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.290
     = Beginpoint Arrival Time            0.490
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.490 |    8.432 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.490 |    8.432 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.612 |   1.102 |    9.044 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.103 |    9.045 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.684 |   1.787 |    9.729 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX8   | 0.005 |   1.793 |    9.734 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX8   | 1.180 |   2.972 |   10.914 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.057 |   10.999 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.092 |   4.149 |   12.091 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.170 |   12.112 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.004 |   5.174 |   13.116 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   5.178 |   13.120 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.487 |   5.665 |   13.606 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   5.665 |   13.607 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.872 |   6.536 |   14.478 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   6.539 |   14.481 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.547 |   7.086 |   15.028 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   7.088 |   15.030 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.825 |   7.913 |   15.855 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   7.914 |   15.856 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.170 |   9.084 |   17.026 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.001 |   9.085 |   17.027 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.863 |   9.948 |   17.890 | 
     | u_adder_cntrl/U170/IN1    |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |   9.948 |   17.890 | 
     | u_adder_cntrl/U170/OUT    |   v   | u_adder_cntrl/n172  | AOI22   | 0.647 |  10.595 |   18.537 | 
     | u_adder_cntrl/U171/IN2    |   v   | u_adder_cntrl/n172  | NAND2X1 | 0.000 |  10.595 |   18.537 | 
     | u_adder_cntrl/U171/OUT    |   ^   | u_adder_cntrl/n1132 | NAND2X1 | 0.712 |  11.307 |   19.249 | 
     | u_adder_cntrl/R_reg_reg/D |   ^   | u_adder_cntrl/n1132 | DFFRX1  | 0.000 |  11.308 |   19.250 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -7.942 | 
     | u_adder_cntrl/R_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.942 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.388
+ Phase Shift                  20.000
= Required Time                19.612
- Arrival Time                 11.615
= Slack Time                    7.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                |         |       |   0.594 |    8.590 | 
     | U1792/IN                                |   v   | RSTn                | INVX4   | 0.000 |   0.594 |    8.591 | 
     | U1792/OUT                               |   ^   | n1795               | INVX4   | 0.660 |   1.254 |    9.250 | 
     | U1801/IN                                |   ^   | n1795               | INVX4   | 0.001 |   1.255 |    9.252 | 
     | U1801/OUT                               |   v   | n1794               | INVX4   | 0.697 |   1.951 |    9.948 | 
     | FE_OFC99_n1795/IN                       |   v   | n1794               | INVX8   | 0.005 |   1.957 |    9.954 | 
     | FE_OFC99_n1795/OUT                      |   ^   | FE_OFN99_n1795      | INVX8   | 1.159 |   3.116 |   11.113 | 
     | FE_OFC368_n1794/IN                      |   ^   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.201 |   11.198 | 
     | FE_OFC368_n1794/OUT                     |   v   | FE_OFN368_n1794     | INVX8   | 1.055 |   4.257 |   12.254 | 
     | u_adder_cntrl/U601/IN                   |   v   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.278 |   12.274 | 
     | u_adder_cntrl/U601/OUT                  |   ^   | u_adder_cntrl/n265  | INVX4   | 1.014 |   5.292 |   13.289 | 
     | u_adder_cntrl/U994/IN1                  |   ^   | u_adder_cntrl/n265  | NOR2X1  | 0.001 |   5.293 |   13.290 | 
     | u_adder_cntrl/U994/OUT                  |   v   | u_adder_cntrl/n843  | NOR2X1  | 1.168 |   6.460 |   14.457 | 
     | u_adder_cntrl/U586/IN1                  |   v   | u_adder_cntrl/n843  | NANDX2  | 0.000 |   6.461 |   14.457 | 
     | u_adder_cntrl/U586/OUT                  |   ^   | u_adder_cntrl/n1071 | NANDX2  | 1.072 |   7.533 |   15.529 | 
     | u_adder_cntrl/U355/IN                   |   ^   | u_adder_cntrl/n1071 | INVX4   | 0.001 |   7.534 |   15.531 | 
     | u_adder_cntrl/U355/OUT                  |   v   | u_adder_cntrl/n745  | INVX4   | 1.238 |   8.772 |   16.769 | 
     | u_adder_cntrl/U225/IN1                  |   v   | u_adder_cntrl/n745  | NAND2X1 | 0.005 |   8.777 |   16.774 | 
     | u_adder_cntrl/U225/OUT                  |   ^   | u_adder_cntrl/n1002 | NAND2X1 | 0.993 |   9.771 |   17.767 | 
     | u_adder_cntrl/U1083/IN2                 |   ^   | u_adder_cntrl/n1002 | OAI21   | 0.000 |   9.771 |   17.768 | 
     | u_adder_cntrl/U1083/OUT                 |   v   | u_adder_cntrl/n1032 | OAI21   | 0.800 |  10.571 |   18.568 | 
     | u_adder_cntrl/U1147/IN2                 |   v   | u_adder_cntrl/n1032 | AOI22   | 0.001 |  10.572 |   18.569 | 
     | u_adder_cntrl/U1147/OUT                 |   ^   | u_adder_cntrl/n1033 | AOI22   | 0.632 |  11.204 |   19.201 | 
     | u_adder_cntrl/U424/IN2                  |   ^   | u_adder_cntrl/n1033 | NANDX2  | 0.000 |  11.204 |   19.201 | 
     | u_adder_cntrl/U424/OUT                  |   v   | u_adder_cntrl/n1138 | NANDX2  | 0.410 |  11.615 |   19.611 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1138 | DFFRX1  | 0.000 |  11.615 |   19.612 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                           |       |       |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK   |        |       |   0.000 |   -7.997 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -7.997 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_adder_cntrl/S_reg_reg/CLK 
Endpoint:   u_adder_cntrl/S_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.827
+ Phase Shift                  20.000
= Required Time                19.173
- Arrival Time                 11.057
= Slack Time                    8.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.290
     = Beginpoint Arrival Time            0.490
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.490 |    8.606 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.490 |    8.606 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.612 |   1.102 |    9.218 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.103 |    9.219 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.684 |   1.787 |    9.903 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX8   | 0.005 |   1.793 |    9.908 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX8   | 1.180 |   2.972 |   11.088 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.057 |   11.173 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.092 |   4.149 |   12.265 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.170 |   12.285 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.004 |   5.174 |   13.290 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   5.178 |   13.294 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.487 |   5.665 |   13.780 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   5.665 |   13.781 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.872 |   6.536 |   14.652 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   6.540 |   14.655 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.547 |   7.086 |   15.202 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   7.088 |   15.204 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.825 |   7.913 |   16.029 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   7.914 |   16.030 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.170 |   9.084 |   17.200 | 
     | u_adder_cntrl/U75/IN2     |   v   | u_adder_cntrl/n1068 | NAND2X1 | 0.001 |   9.085 |   17.201 | 
     | u_adder_cntrl/U75/OUT     |   ^   | u_adder_cntrl/n64   | NAND2X1 | 0.730 |   9.815 |   17.931 | 
     | u_adder_cntrl/U76/IN4     |   ^   | u_adder_cntrl/n64   | AOI22   | 0.000 |   9.815 |   17.931 | 
     | u_adder_cntrl/U76/OUT     |   v   | u_adder_cntrl/n65   | AOI22   | 0.407 |  10.222 |   18.338 | 
     | u_adder_cntrl/U92/IN1     |   v   | u_adder_cntrl/n65   | NAND2X1 | 0.000 |  10.222 |   18.338 | 
     | u_adder_cntrl/U92/OUT     |   ^   | u_adder_cntrl/n1133 | NAND2X1 | 0.834 |  11.056 |   19.172 | 
     | u_adder_cntrl/S_reg_reg/D |   ^   | u_adder_cntrl/n1133 | DFFRX1  | 0.001 |  11.057 |   19.173 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -8.116 | 
     | u_adder_cntrl/S_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.116 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_adder_cntrl/G_reg_reg/CLK 
Endpoint:   u_adder_cntrl/G_reg_reg/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                      (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.676
+ Phase Shift                  20.000
= Required Time                19.324
- Arrival Time                 11.002
= Slack Time                    8.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.290
     = Beginpoint Arrival Time            0.490
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                           |       |                     |         |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+---------+-------+---------+----------| 
     | RSTn                      |   ^   | RSTn                |         |       |   0.490 |    8.812 | 
     | U1792/IN                  |   ^   | RSTn                | INVX4   | 0.000 |   0.490 |    8.812 | 
     | U1792/OUT                 |   v   | n1795               | INVX4   | 0.612 |   1.102 |    9.424 | 
     | U1801/IN                  |   v   | n1795               | INVX4   | 0.001 |   1.103 |    9.425 | 
     | U1801/OUT                 |   ^   | n1794               | INVX4   | 0.684 |   1.787 |   10.109 | 
     | FE_OFC99_n1795/IN         |   ^   | n1794               | INVX8   | 0.005 |   1.793 |   10.114 | 
     | FE_OFC99_n1795/OUT        |   v   | FE_OFN99_n1795      | INVX8   | 1.180 |   2.972 |   11.294 | 
     | FE_OFC368_n1794/IN        |   v   | FE_OFN99_n1795      | INVX8   | 0.085 |   3.057 |   11.379 | 
     | FE_OFC368_n1794/OUT       |   ^   | FE_OFN368_n1794     | INVX8   | 1.092 |   4.149 |   12.471 | 
     | u_adder_cntrl/U601/IN     |   ^   | FE_OFN368_n1794     | INVX4   | 0.021 |   4.170 |   12.491 | 
     | u_adder_cntrl/U601/OUT    |   v   | u_adder_cntrl/n265  | INVX4   | 1.004 |   5.174 |   13.496 | 
     | u_adder_cntrl/U773/IN1    |   v   | u_adder_cntrl/n265  | NOR2X1  | 0.004 |   5.178 |   13.500 | 
     | u_adder_cntrl/U773/OUT    |   ^   | u_adder_cntrl/n748  | NOR2X1  | 0.487 |   5.665 |   13.986 | 
     | u_adder_cntrl/U384/IN     |   ^   | u_adder_cntrl/n748  | BUF4X   | 0.000 |   5.665 |   13.986 | 
     | u_adder_cntrl/U384/OUT    |   ^   | u_adder_cntrl/n250  | BUF4X   | 0.872 |   6.536 |   14.858 | 
     | u_adder_cntrl/U774/IN     |   ^   | u_adder_cntrl/n250  | INVX4   | 0.003 |   6.540 |   14.861 | 
     | u_adder_cntrl/U774/OUT    |   v   | u_adder_cntrl/n1193 | INVX4   | 0.547 |   7.086 |   15.408 | 
     | u_adder_cntrl/U1158/IN2   |   v   | u_adder_cntrl/n1193 | NAND3X1 | 0.002 |   7.088 |   15.410 | 
     | u_adder_cntrl/U1158/OUT   |   ^   | u_adder_cntrl/n1058 | NAND3X1 | 0.825 |   7.913 |   16.235 | 
     | u_adder_cntrl/U1159/IN3   |   ^   | u_adder_cntrl/n1058 | AOI21   | 0.001 |   7.914 |   16.236 | 
     | u_adder_cntrl/U1159/OUT   |   v   | u_adder_cntrl/n1068 | AOI21   | 1.170 |   9.084 |   17.406 | 
     | u_adder_cntrl/U245/IN     |   v   | u_adder_cntrl/n1068 | INVX1   | 0.001 |   9.085 |   17.406 | 
     | u_adder_cntrl/U245/OUT    |   ^   | u_adder_cntrl/n1069 | INVX1   | 0.863 |   9.948 |   18.270 | 
     | u_adder_cntrl/U1160/IN4   |   ^   | u_adder_cntrl/n1069 | AOI22   | 0.000 |   9.948 |   18.270 | 
     | u_adder_cntrl/U1160/OUT   |   v   | u_adder_cntrl/n1064 | AOI22   | 0.529 |  10.478 |   18.799 | 
     | u_adder_cntrl/U425/IN1    |   v   | u_adder_cntrl/n1064 | NANDX2  | 0.000 |  10.478 |   18.799 | 
     | u_adder_cntrl/U425/OUT    |   ^   | u_adder_cntrl/n1134 | NANDX2  | 0.524 |  11.002 |   19.323 | 
     | u_adder_cntrl/G_reg_reg/D |   ^   | u_adder_cntrl/n1134 | DFFRX1  | 0.000 |  11.002 |   19.324 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                             |       |       |        |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                         |   ^   | CLK   |        |       |   0.000 |   -8.322 | 
     | u_adder_cntrl/G_reg_reg/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.322 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin AdderCntrl_Op2_reg_14_/CLK 
Endpoint:   AdderCntrl_Op2_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                  20.000
= Required Time                19.275
- Arrival Time                 10.861
= Slack Time                    8.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.593 |    9.007 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.007 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.667 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.668 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.364 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.370 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.529 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.558 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.883 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.884 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.065 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.081 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.152 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.156 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.560 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.560 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.663 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.667 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   17.909 | 
     | U2247/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.013 |   9.508 |   17.921 | 
     | U2247/OUT                |   v   | n2161           | AOI22  | 0.683 |  10.191 |   18.605 | 
     | U1638/IN                 |   v   | n2161           | INVX1  | 0.000 |  10.192 |   18.605 | 
     | U1638/OUT                |   ^   | n537            | INVX1  | 0.669 |  10.861 |   19.274 | 
     | AdderCntrl_Op2_reg_14_/D |   ^   | n537            | DFFRX1 | 0.000 |  10.861 |   19.275 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.413 | 
     | AdderCntrl_Op2_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.413 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin AdderCntrl_Op2_reg_13_/CLK 
Endpoint:   AdderCntrl_Op2_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.753
+ Phase Shift                  20.000
= Required Time                19.247
- Arrival Time                 10.830
= Slack Time                    8.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.010 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.010 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.670 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.671 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.368 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.373 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.532 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.561 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.886 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.887 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.068 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.084 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.155 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.159 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.563 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.563 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.666 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.670 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   17.912 | 
     | U2246/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.012 |   9.508 |   17.924 | 
     | U2246/OUT                |   v   | n2160           | AOI22  | 0.626 |  10.134 |   18.551 | 
     | U1637/IN                 |   v   | n2160           | INVX1  | 0.000 |  10.135 |   18.551 | 
     | U1637/OUT                |   ^   | n538            | INVX1  | 0.695 |  10.830 |   19.246 | 
     | AdderCntrl_Op2_reg_13_/D |   ^   | n538            | DFFRX1 | 0.000 |  10.830 |   19.247 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.416 | 
     | AdderCntrl_Op2_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.416 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin AdderCntrl_Op1_reg_13_/CLK 
Endpoint:   AdderCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.769
+ Phase Shift                  20.000
= Required Time                19.231
- Arrival Time                 10.775
= Slack Time                    8.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.593 |    9.049 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.049 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.709 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.710 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.407 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.412 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.572 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.600 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.926 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.927 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.108 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.124 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.194 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.198 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.602 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.602 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.706 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.709 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   17.951 | 
     | U2262/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.011 |   9.506 |   17.962 | 
     | U2262/OUT                |   v   | n2176           | AOI22  | 0.572 |  10.078 |   18.534 | 
     | U1642/IN                 |   v   | n2176           | INVX1  | 0.000 |  10.078 |   18.534 | 
     | U1642/OUT                |   ^   | n522            | INVX1  | 0.696 |  10.775 |   19.231 | 
     | AdderCntrl_Op1_reg_13_/D |   ^   | n522            | DFFRX1 | 0.000 |  10.775 |   19.231 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.456 | 
     | AdderCntrl_Op1_reg_13_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.456 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.741
+ Phase Shift                  20.000
= Required Time                19.259
- Arrival Time                 10.778
= Slack Time                    8.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.074 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.075 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.734 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.736 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.432 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.438 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.597 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.656 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.619 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.620 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.474 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.487 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.264 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.265 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.023 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.029 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.342 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.342 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.072 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.075 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.640 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.640 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   16.991 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   16.991 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   17.995 | 
     | u_mul_cntrl/U911/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |   9.524 |   18.005 | 
     | u_mul_cntrl/U911/OUT               |   v   | u_mul_cntrl/n848            | AOI22  | 0.590 |  10.114 |   18.595 | 
     | u_mul_cntrl/U107/IN                |   v   | u_mul_cntrl/n848            | INVX1  | 0.000 |  10.114 |   18.595 | 
     | u_mul_cntrl/U107/OUT               |   ^   | u_mul_cntrl/n130            | INVX1  | 0.664 |  10.778 |   19.259 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/D |   ^   | u_mul_cntrl/n130            | DFFRX1 | 0.000 |  10.778 |   19.259 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.481 | 
     | u_mul_cntrl/Multi_datain1_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.481 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.741
+ Phase Shift                  20.000
= Required Time                19.259
- Arrival Time                 10.771
= Slack Time                    8.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.081 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.081 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.741 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.742 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.439 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.444 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.604 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.663 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.626 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.626 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.481 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.494 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.271 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.272 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.030 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.035 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.349 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.349 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.079 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.082 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.647 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.647 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   16.998 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   16.998 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.001 | 
     | u_mul_cntrl/U903/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |   9.522 |   18.009 | 
     | u_mul_cntrl/U903/OUT               |   v   | u_mul_cntrl/n840            | AOI22  | 0.565 |  10.086 |   18.574 | 
     | u_mul_cntrl/U105/IN                |   v   | u_mul_cntrl/n840            | INVX1  | 0.000 |  10.087 |   18.574 | 
     | u_mul_cntrl/U105/OUT               |   ^   | u_mul_cntrl/n138            | INVX1  | 0.684 |  10.770 |   19.258 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/D |   ^   | u_mul_cntrl/n138            | DFFRX1 | 0.000 |  10.771 |   19.259 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.488 | 
     | u_mul_cntrl/Multi_datain2_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.488 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin AdderCntrl_Op1_reg_11_/CLK 
Endpoint:   AdderCntrl_Op1_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.727
+ Phase Shift                  20.000
= Required Time                19.273
- Arrival Time                 10.776
= Slack Time                    8.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.090 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.090 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.750 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.751 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.448 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.453 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.613 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.641 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.967 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.967 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.148 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.165 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.235 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.239 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.643 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.643 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.747 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.750 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   17.992 | 
     | U2260/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.009 |   9.505 |   18.001 | 
     | U2260/OUT                |   v   | n2174           | AOI22  | 0.619 |  10.124 |   18.620 | 
     | U1617/IN                 |   v   | n2174           | INVX1  | 0.000 |  10.124 |   18.620 | 
     | U1617/OUT                |   ^   | n524            | INVX1  | 0.652 |  10.776 |   19.273 | 
     | AdderCntrl_Op1_reg_11_/D |   ^   | n524            | DFFRX1 | 0.000 |  10.776 |   19.273 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.497 | 
     | AdderCntrl_Op1_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.497 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin AdderCntrl_Op1_reg_9_/CLK 
Endpoint:   AdderCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.750
+ Phase Shift                  20.000
= Required Time                19.250
- Arrival Time                 10.745
= Slack Time                    8.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.594 |    9.099 | 
     | U1792/IN                |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.099 | 
     | U1792/OUT               |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.759 | 
     | U1801/IN                |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.760 | 
     | U1801/OUT               |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.457 | 
     | FE_OFC99_n1795/IN       |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.462 | 
     | FE_OFC99_n1795/OUT      |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.621 | 
     | U2231/IN2               |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.650 | 
     | U2231/OUT               |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.975 | 
     | FE_OFC410_n2178/IN      |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.976 | 
     | FE_OFC410_n2178/OUT     |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.157 | 
     | U1764/IN                |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.173 | 
     | U1764/OUT               |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.244 | 
     | U2232/IN1               |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.248 | 
     | U2232/OUT               |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.652 | 
     | FE_OFC469_n2179/IN      |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.652 | 
     | FE_OFC469_n2179/OUT     |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.755 | 
     | FE_OFC490_n1793/IN      |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.254 |   16.759 | 
     | FE_OFC490_n1793/OUT     |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.001 | 
     | U2258/IN2               |   ^   | FE_OFN490_n1793 | AOI22  | 0.005 |   9.501 |   18.006 | 
     | U2258/OUT               |   v   | n2172           | AOI22  | 0.574 |  10.075 |   18.580 | 
     | U1632/IN                |   v   | n2172           | INVX1  | 0.000 |  10.075 |   18.580 | 
     | U1632/OUT               |   ^   | n526            | INVX1  | 0.670 |  10.744 |   19.250 | 
     | AdderCntrl_Op1_reg_9_/D |   ^   | n526            | DFFRX1 | 0.000 |  10.745 |   19.250 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -8.505 | 
     | AdderCntrl_Op1_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.505 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                  20.000
= Required Time                19.275
- Arrival Time                 10.768
= Slack Time                    8.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.100 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.100 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.760 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.761 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.458 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.463 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.623 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.682 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.645 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.645 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.500 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.513 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.290 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.291 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.049 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.054 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.368 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.368 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.098 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.101 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.666 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.666 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.017 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.017 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.020 | 
     | u_mul_cntrl/U912/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.010 |   9.524 |   18.031 | 
     | u_mul_cntrl/U912/OUT               |   v   | u_mul_cntrl/n849            | AOI22  | 0.581 |  10.105 |   18.612 | 
     | u_mul_cntrl/U100/IN                |   v   | u_mul_cntrl/n849            | INVX1  | 0.000 |  10.105 |   18.612 | 
     | u_mul_cntrl/U100/OUT               |   ^   | u_mul_cntrl/n129            | INVX1  | 0.663 |  10.768 |   19.275 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/D |   ^   | u_mul_cntrl/n129            | DFFRX1 | 0.000 |  10.768 |   19.275 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.507 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.507 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin AdderCntrl_Op2_reg_9_/CLK 
Endpoint:   AdderCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                    (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.721
+ Phase Shift                  20.000
= Required Time                19.279
- Arrival Time                 10.769
= Slack Time                    8.510
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                         |       |                 |        |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                    |   v   | RSTn            |        |       |   0.594 |    9.104 | 
     | U1792/IN                |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.104 | 
     | U1792/OUT               |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.764 | 
     | U1801/IN                |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.765 | 
     | U1801/OUT               |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.462 | 
     | FE_OFC99_n1795/IN       |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.467 | 
     | FE_OFC99_n1795/OUT      |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.627 | 
     | U2231/IN2               |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.655 | 
     | U2231/OUT               |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.980 | 
     | FE_OFC410_n2178/IN      |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.981 | 
     | FE_OFC410_n2178/OUT     |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.162 | 
     | U1764/IN                |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.178 | 
     | U1764/OUT               |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.249 | 
     | U2232/IN1               |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.253 | 
     | U2232/OUT               |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.657 | 
     | FE_OFC469_n2179/IN      |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.657 | 
     | FE_OFC469_n2179/OUT     |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.761 | 
     | FE_OFC490_n1793/IN      |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.764 | 
     | FE_OFC490_n1793/OUT     |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.006 | 
     | U2242/IN2               |   ^   | FE_OFN490_n1793 | AOI22  | 0.006 |   9.501 |   18.012 | 
     | U2242/OUT               |   v   | n2156           | AOI22  | 0.627 |  10.129 |   18.639 | 
     | U1644/IN                |   v   | n2156           | INVX1  | 0.000 |  10.129 |   18.639 | 
     | U1644/OUT               |   ^   | n542            | INVX1  | 0.639 |  10.768 |   19.279 | 
     | AdderCntrl_Op2_reg_9_/D |   ^   | n542            | DFFRX1 | 0.000 |  10.769 |   19.279 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                           |       |       |        |       |  Time   |   Time   | 
     |---------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                       |   ^   | CLK   |        |       |   0.000 |   -8.510 | 
     | AdderCntrl_Op2_reg_9_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.510 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_7_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  20.000
= Required Time                19.267
- Arrival Time                 10.752
= Slack Time                    8.515
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.108 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.108 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.768 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.769 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.466 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.471 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.631 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.690 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.653 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.653 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.508 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.521 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.298 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.299 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.057 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.062 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.376 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.376 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.106 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.109 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.674 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.159 |   16.674 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.025 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.025 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.028 | 
     | u_mul_cntrl/U900/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |   9.522 |   18.036 | 
     | u_mul_cntrl/U900/OUT               |   v   | u_mul_cntrl/n837            | AOI22  | 0.556 |  10.077 |   18.592 | 
     | u_mul_cntrl/U101/IN                |   v   | u_mul_cntrl/n837            | INVX1  | 0.000 |  10.077 |   18.592 | 
     | u_mul_cntrl/U101/OUT               |   ^   | u_mul_cntrl/n141            | INVX1  | 0.674 |  10.752 |   19.267 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/D |   ^   | u_mul_cntrl/n141            | DFFRX1 | 0.000 |  10.752 |   19.267 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.515 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.515 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.735
+ Phase Shift                  20.000
= Required Time                19.265
- Arrival Time                 10.749
= Slack Time                    8.516
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.110 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.110 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.770 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.771 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.468 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.473 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.632 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.691 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.654 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.655 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.509 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.522 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.300 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.300 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.059 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.064 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.378 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.378 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.107 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.110 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.676 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.159 |   16.676 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.027 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.027 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.030 | 
     | u_mul_cntrl/U905/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |   9.522 |   18.038 | 
     | u_mul_cntrl/U905/OUT               |   v   | u_mul_cntrl/n842            | AOI22  | 0.567 |  10.089 |   18.606 | 
     | u_mul_cntrl/U108/IN                |   v   | u_mul_cntrl/n842            | INVX1  | 0.000 |  10.089 |   18.606 | 
     | u_mul_cntrl/U108/OUT               |   ^   | u_mul_cntrl/n136            | INVX1  | 0.659 |  10.749 |   19.265 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/D |   ^   | u_mul_cntrl/n136            | DFFRX1 | 0.000 |  10.749 |   19.265 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.516 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.516 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin AdderCntrl_Op2_reg_15_/CLK 
Endpoint:   AdderCntrl_Op2_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  20.000
= Required Time                19.264
- Arrival Time                 10.744
= Slack Time                    8.519
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.113 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.113 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.773 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.774 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.471 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.476 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.635 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.664 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   12.989 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   12.990 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.171 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.187 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.258 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.262 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.666 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.666 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.769 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.773 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.015 | 
     | U2248/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.013 |   9.508 |   18.028 | 
     | U2248/OUT                |   v   | n2162           | AOI22  | 0.582 |  10.090 |   18.610 | 
     | U1641/IN                 |   v   | n2162           | INVX1  | 0.000 |  10.091 |   18.610 | 
     | U1641/OUT                |   ^   | n536            | INVX1  | 0.653 |  10.744 |   19.263 | 
     | AdderCntrl_Op2_reg_15_/D |   ^   | n536            | DFFRX1 | 0.000 |  10.744 |   19.264 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.519 | 
     | AdderCntrl_Op2_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.519 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.739
+ Phase Shift                  20.000
= Required Time                19.261
- Arrival Time                 10.740
= Slack Time                    8.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.114 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.114 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.774 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.775 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.472 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.477 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.637 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.695 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.658 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.659 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.513 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.527 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.304 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.304 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.063 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.068 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.382 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.382 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.111 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.115 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.680 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.680 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.031 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.031 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.034 | 
     | u_mul_cntrl/U907/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.009 |   9.523 |   18.043 | 
     | u_mul_cntrl/U907/OUT               |   v   | u_mul_cntrl/n844            | AOI22  | 0.556 |  10.079 |   18.599 | 
     | u_mul_cntrl/U104/IN                |   v   | u_mul_cntrl/n844            | INVX1  | 0.000 |  10.079 |   18.599 | 
     | u_mul_cntrl/U104/OUT               |   ^   | u_mul_cntrl/n134            | INVX1  | 0.661 |  10.740 |   19.260 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/D |   ^   | u_mul_cntrl/n134            | DFFRX1 | 0.000 |  10.740 |   19.261 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.521 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.521 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  20.000
= Required Time                19.267
- Arrival Time                 10.745
= Slack Time                    8.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.115 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.115 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.775 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.776 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.473 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.478 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.638 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.697 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.660 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.660 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.514 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.528 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.305 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.305 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.064 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.069 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.383 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.383 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.113 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.116 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.681 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.681 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.032 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.032 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.035 | 
     | u_mul_cntrl/U906/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.009 |   9.523 |   18.044 | 
     | u_mul_cntrl/U906/OUT               |   v   | u_mul_cntrl/n843            | AOI22  | 0.565 |  10.088 |   18.609 | 
     | u_mul_cntrl/U99/IN                 |   v   | u_mul_cntrl/n843            | INVX1  | 0.000 |  10.088 |   18.609 | 
     | u_mul_cntrl/U99/OUT                |   ^   | u_mul_cntrl/n135            | INVX1  | 0.657 |  10.745 |   19.267 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/D |   ^   | u_mul_cntrl/n135            | DFFRX1 | 0.000 |  10.745 |   19.267 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.522 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.522 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_4_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_4_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.722
+ Phase Shift                  20.000
= Required Time                19.278
- Arrival Time                 10.752
= Slack Time                    8.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.119 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.119 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.779 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.780 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.477 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.482 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.642 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.701 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.664 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.664 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.519 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.532 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.309 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.310 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.068 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.073 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.387 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.387 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.117 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.120 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.685 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.685 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.036 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.036 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.039 | 
     | u_mul_cntrl/U909/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |   9.525 |   18.050 | 
     | u_mul_cntrl/U909/OUT               |   v   | u_mul_cntrl/n846            | AOI22  | 0.583 |  10.107 |   18.633 | 
     | u_mul_cntrl/U111/IN                |   v   | u_mul_cntrl/n846            | INVX1  | 0.000 |  10.108 |   18.633 | 
     | u_mul_cntrl/U111/OUT               |   ^   | u_mul_cntrl/n132            | INVX1  | 0.644 |  10.752 |   19.278 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/D |   ^   | u_mul_cntrl/n132            | DFFRX1 | 0.000 |  10.752 |   19.278 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.526 | 
     | u_mul_cntrl/Multi_datain1_reg_4_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.526 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.736
+ Phase Shift                  20.000
= Required Time                19.264
- Arrival Time                 10.734
= Slack Time                    8.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.124 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.124 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.784 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.785 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.482 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.487 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.647 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.706 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.669 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.669 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.524 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.537 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.314 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.315 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.073 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.078 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.392 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.392 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.122 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.125 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.690 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.690 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.041 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.041 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.044 | 
     | u_mul_cntrl/U902/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |   9.522 |   18.052 | 
     | u_mul_cntrl/U902/OUT               |   v   | u_mul_cntrl/n839            | AOI22  | 0.565 |  10.087 |   18.617 | 
     | u_mul_cntrl/U98/IN                 |   v   | u_mul_cntrl/n839            | INVX1  | 0.000 |  10.087 |   18.617 | 
     | u_mul_cntrl/U98/OUT                |   ^   | u_mul_cntrl/n139            | INVX1  | 0.646 |  10.733 |   19.264 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/D |   ^   | u_mul_cntrl/n139            | DFFRX1 | 0.000 |  10.734 |   19.264 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.531 | 
     | u_mul_cntrl/Multi_datain2_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.531 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_6_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.732
+ Phase Shift                  20.000
= Required Time                19.268
- Arrival Time                 10.732
= Slack Time                    8.535
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.129 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.129 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.789 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.790 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.487 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.492 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.652 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.710 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.673 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.674 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.528 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.541 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.319 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.319 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.078 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.083 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.397 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.397 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.126 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.129 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.695 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.695 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.046 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.046 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.049 | 
     | u_mul_cntrl/U901/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.005 |   9.519 |   18.054 | 
     | u_mul_cntrl/U901/OUT               |   v   | u_mul_cntrl/n838            | AOI22  | 0.558 |  10.077 |   18.612 | 
     | u_mul_cntrl/U102/IN                |   v   | u_mul_cntrl/n838            | INVX1  | 0.000 |  10.077 |   18.612 | 
     | u_mul_cntrl/U102/OUT               |   ^   | u_mul_cntrl/n140            | INVX1  | 0.655 |  10.732 |   19.267 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/D |   ^   | u_mul_cntrl/n140            | DFFRX1 | 0.000 |  10.732 |   19.268 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.535 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.535 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_5_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_5_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.723
+ Phase Shift                  20.000
= Required Time                19.277
- Arrival Time                 10.741
= Slack Time                    8.537
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.130 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.130 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.790 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.791 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.488 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.493 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.653 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.712 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.675 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.675 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.530 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.543 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.320 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.321 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.079 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.084 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.398 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.398 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.128 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.131 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.696 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.696 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.047 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.047 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.050 | 
     | u_mul_cntrl/U908/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |   9.525 |   18.062 | 
     | u_mul_cntrl/U908/OUT               |   v   | u_mul_cntrl/n845            | AOI22  | 0.574 |  10.099 |   18.636 | 
     | u_mul_cntrl/U112/IN                |   v   | u_mul_cntrl/n845            | INVX1  | 0.000 |  10.099 |   18.636 | 
     | u_mul_cntrl/U112/OUT               |   ^   | u_mul_cntrl/n133            | INVX1  | 0.641 |  10.740 |   19.277 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/D |   ^   | u_mul_cntrl/n133            | DFFRX1 | 0.000 |  10.741 |   19.277 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.537 | 
     | u_mul_cntrl/Multi_datain1_reg_5_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.537 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin AdderCntrl_Op1_reg_15_/CLK 
Endpoint:   AdderCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.734
+ Phase Shift                  20.000
= Required Time                19.266
- Arrival Time                 10.728
= Slack Time                    8.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.131 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.132 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.791 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.793 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.489 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.495 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.654 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.683 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   13.008 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   13.009 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.190 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.206 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.276 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.281 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.684 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.684 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.788 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.791 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.034 | 
     | U2264/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.013 |   9.509 |   18.046 | 
     | U2264/OUT                |   v   | n2180           | AOI22  | 0.572 |  10.081 |   18.619 | 
     | U1607/IN                 |   v   | n2180           | INVX1  | 0.000 |  10.081 |   18.619 | 
     | U1607/OUT                |   ^   | n520            | INVX1  | 0.646 |  10.727 |   19.265 | 
     | AdderCntrl_Op1_reg_15_/D |   ^   | n520            | DFFRX1 | 0.000 |  10.728 |   19.266 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.538 | 
     | AdderCntrl_Op1_reg_15_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.538 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin AdderCntrl_Op1_reg_14_/CLK 
Endpoint:   AdderCntrl_Op1_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.733
+ Phase Shift                  20.000
= Required Time                19.267
- Arrival Time                 10.727
= Slack Time                    8.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.133 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.133 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.793 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.794 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.491 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.496 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.656 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.684 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   13.010 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   13.011 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.192 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.208 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.278 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.282 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.686 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.686 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.790 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.793 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.035 | 
     | U2263/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.013 |   9.508 |   18.048 | 
     | U2263/OUT                |   v   | n2177           | AOI22  | 0.574 |  10.082 |   18.622 | 
     | U1648/IN                 |   v   | n2177           | INVX1  | 0.000 |  10.082 |   18.622 | 
     | U1648/OUT                |   ^   | n521            | INVX1  | 0.645 |  10.727 |   19.267 | 
     | AdderCntrl_Op1_reg_14_/D |   ^   | n521            | DFFRX1 | 0.000 |  10.727 |   19.267 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.540 | 
     | AdderCntrl_Op1_reg_14_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.540 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin AdderCntrl_Op2_reg_11_/CLK 
Endpoint:   AdderCntrl_Op2_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.734
+ Phase Shift                  20.000
= Required Time                19.266
- Arrival Time                 10.726
= Slack Time                    8.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.133 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.133 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.793 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.794 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.491 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.496 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.656 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.684 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   13.010 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   13.011 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.192 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.208 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.278 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.282 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.686 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.686 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.790 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.793 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.035 | 
     | U2244/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.010 |   9.506 |   18.046 | 
     | U2244/OUT                |   v   | n2158           | AOI22  | 0.573 |  10.079 |   18.618 | 
     | U1631/IN                 |   v   | n2158           | INVX1  | 0.000 |  10.079 |   18.618 | 
     | U1631/OUT                |   ^   | n540            | INVX1  | 0.647 |  10.725 |   19.265 | 
     | AdderCntrl_Op2_reg_11_/D |   ^   | n540            | DFFRX1 | 0.000 |  10.726 |   19.266 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.540 | 
     | AdderCntrl_Op2_reg_11_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.540 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.730
+ Phase Shift                  20.000
= Required Time                19.270
- Arrival Time                 10.726
= Slack Time                    8.545
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.138 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.138 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.798 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.799 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.496 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.501 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.661 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.719 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.682 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.683 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.537 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.551 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.328 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.328 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.087 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.092 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.406 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.406 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.135 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.139 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.704 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.704 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.055 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.055 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.058 | 
     | u_mul_cntrl/U904/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.008 |   9.522 |   18.066 | 
     | u_mul_cntrl/U904/OUT               |   v   | u_mul_cntrl/n841            | AOI22  | 0.556 |  10.077 |   18.622 | 
     | u_mul_cntrl/U96/IN                 |   v   | u_mul_cntrl/n841            | INVX1  | 0.000 |  10.077 |   18.622 | 
     | u_mul_cntrl/U96/OUT                |   ^   | u_mul_cntrl/n137            | INVX1  | 0.648 |  10.725 |   19.270 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/D |   ^   | u_mul_cntrl/n137            | DFFRX1 | 0.000 |  10.726 |   19.270 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.545 | 
     | u_mul_cntrl/Multi_datain2_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.545 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.723
+ Phase Shift                  20.000
= Required Time                19.277
- Arrival Time                 10.729
= Slack Time                    8.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |             Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                             |        |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                        |        |       |   0.594 |    9.141 | 
     | U1792/IN                           |   v   | RSTn                        | INVX4  | 0.000 |   0.594 |    9.141 | 
     | U1792/OUT                          |   ^   | n1795                       | INVX4  | 0.660 |   1.254 |    9.801 | 
     | U1801/IN                           |   ^   | n1795                       | INVX4  | 0.001 |   1.255 |    9.802 | 
     | U1801/OUT                          |   v   | n1794                       | INVX4  | 0.697 |   1.951 |   10.499 | 
     | FE_OFC99_n1795/IN                  |   v   | n1794                       | INVX8  | 0.005 |   1.957 |   10.504 | 
     | FE_OFC99_n1795/OUT                 |   ^   | FE_OFN99_n1795              | INVX8  | 1.159 |   3.116 |   11.664 | 
     | u_mul_cntrl/FE_OFC364_n1794/IN     |   ^   | FE_OFN99_n1795              | INVX4  | 0.059 |   3.175 |   11.723 | 
     | u_mul_cntrl/FE_OFC364_n1794/OUT    |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX4  | 0.963 |   4.138 |   12.686 | 
     | u_mul_cntrl/U316/IN                |   v   | u_mul_cntrl/FE_OFN364_n1794 | INVX8  | 0.001 |   4.139 |   12.686 | 
     | u_mul_cntrl/U316/OUT               |   ^   | u_mul_cntrl/n126            | INVX8  | 0.854 |   4.993 |   13.540 | 
     | u_mul_cntrl/U857/IN3               |   ^   | u_mul_cntrl/n126            | AOI21  | 0.013 |   5.006 |   13.554 | 
     | u_mul_cntrl/U857/OUT               |   v   | u_mul_cntrl/n832            | AOI21  | 0.777 |   5.783 |   14.331 | 
     | u_mul_cntrl/FE_OFC467_n832/IN      |   v   | u_mul_cntrl/n832            | BUF4X  | 0.001 |   5.784 |   14.331 | 
     | u_mul_cntrl/FE_OFC467_n832/OUT     |   v   | u_mul_cntrl/FE_OFN467_n832  | BUF4X  | 0.759 |   6.543 |   15.090 | 
     | u_mul_cntrl/U895/IN1               |   v   | u_mul_cntrl/FE_OFN467_n832  | NOR2X1 | 0.005 |   6.548 |   15.095 | 
     | u_mul_cntrl/U895/OUT               |   ^   | u_mul_cntrl/n835            | NOR2X1 | 0.313 |   6.861 |   15.409 | 
     | u_mul_cntrl/FE_OFC488_n835/IN      |   ^   | u_mul_cntrl/n835            | BUF4X  | 0.000 |   6.861 |   15.409 | 
     | u_mul_cntrl/FE_OFC488_n835/OUT     |   ^   | u_mul_cntrl/FE_OFN488_n835  | BUF4X  | 0.730 |   7.591 |   16.139 | 
     | u_mul_cntrl/U896/IN                |   ^   | u_mul_cntrl/FE_OFN488_n835  | INVX1  | 0.003 |   7.594 |   16.142 | 
     | u_mul_cntrl/U896/OUT               |   v   | u_mul_cntrl/n834            | INVX1  | 0.565 |   8.159 |   16.707 | 
     | u_mul_cntrl/U898/IN1               |   v   | u_mul_cntrl/n834            | NOR2X1 | 0.000 |   8.160 |   16.707 | 
     | u_mul_cntrl/U898/OUT               |   ^   | u_mul_cntrl/n851            | NOR2X1 | 0.351 |   8.510 |   17.058 | 
     | u_mul_cntrl/U244/IN                |   ^   | u_mul_cntrl/n851            | BUF4X  | 0.000 |   8.510 |   17.058 | 
     | u_mul_cntrl/U244/OUT               |   ^   | u_mul_cntrl/n115            | BUF4X  | 1.003 |   9.514 |   18.061 | 
     | u_mul_cntrl/U910/IN2               |   ^   | u_mul_cntrl/n115            | AOI22  | 0.011 |   9.525 |   18.072 | 
     | u_mul_cntrl/U910/OUT               |   v   | u_mul_cntrl/n847            | AOI22  | 0.570 |  10.094 |   18.642 | 
     | u_mul_cntrl/U103/IN                |   v   | u_mul_cntrl/n847            | INVX1  | 0.000 |  10.094 |   18.642 | 
     | u_mul_cntrl/U103/OUT               |   ^   | u_mul_cntrl/n131            | INVX1  | 0.634 |  10.729 |   19.276 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/D |   ^   | u_mul_cntrl/n131            | DFFRX1 | 0.000 |  10.729 |   19.277 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                      |       |       |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK   |        |       |   0.000 |   -8.548 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.548 | 
     +--------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin AdderCntrl_Op2_reg_12_/CLK 
Endpoint:   AdderCntrl_Op2_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.729
+ Phase Shift                  20.000
= Required Time                19.271
- Arrival Time                 10.715
= Slack Time                    8.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.593 |    9.150 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.150 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.253 |    9.810 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.811 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.508 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.513 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.672 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.701 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   13.026 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   13.027 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.208 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.224 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.738 |   15.295 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.299 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.703 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.146 |   15.703 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.806 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.810 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.052 | 
     | U2245/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.012 |   9.508 |   18.064 | 
     | U2245/OUT                |   v   | n2159           | AOI22  | 0.570 |  10.078 |   18.634 | 
     | U1635/IN                 |   v   | n2159           | INVX1  | 0.000 |  10.078 |   18.634 | 
     | U1635/OUT                |   ^   | n539            | INVX1  | 0.637 |  10.715 |   19.271 | 
     | AdderCntrl_Op2_reg_12_/D |   ^   | n539            | DFFRX1 | 0.000 |  10.715 |   19.271 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.556 | 
     | AdderCntrl_Op2_reg_12_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.556 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin AdderCntrl_Op1_reg_10_/CLK 
Endpoint:   AdderCntrl_Op1_reg_10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                     (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.718
+ Phase Shift                  20.000
= Required Time                19.282
- Arrival Time                 10.716
= Slack Time                    8.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.394
     = Beginpoint Arrival Time            0.594
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |  Cell  | Delay | Arrival | Required | 
     |                          |       |                 |        |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+--------+-------+---------+----------| 
     | RSTn                     |   v   | RSTn            |        |       |   0.594 |    9.160 | 
     | U1792/IN                 |   v   | RSTn            | INVX4  | 0.000 |   0.594 |    9.160 | 
     | U1792/OUT                |   ^   | n1795           | INVX4  | 0.660 |   1.254 |    9.820 | 
     | U1801/IN                 |   ^   | n1795           | INVX4  | 0.001 |   1.255 |    9.821 | 
     | U1801/OUT                |   v   | n1794           | INVX4  | 0.697 |   1.951 |   10.518 | 
     | FE_OFC99_n1795/IN        |   v   | n1794           | INVX8  | 0.005 |   1.957 |   10.523 | 
     | FE_OFC99_n1795/OUT       |   ^   | FE_OFN99_n1795  | INVX8  | 1.159 |   3.116 |   11.683 | 
     | U2231/IN2                |   ^   | FE_OFN99_n1795  | NOR2X1 | 0.029 |   3.145 |   11.711 | 
     | U2231/OUT                |   v   | n2178           | NOR2X1 | 1.325 |   4.470 |   13.036 | 
     | FE_OFC410_n2178/IN       |   v   | n2178           | BUF4X  | 0.001 |   4.471 |   13.037 | 
     | FE_OFC410_n2178/OUT      |   v   | FE_OFN410_n2178 | BUF4X  | 1.181 |   5.652 |   14.218 | 
     | U1764/IN                 |   v   | FE_OFN410_n2178 | BUF4X  | 0.016 |   5.668 |   14.234 | 
     | U1764/OUT                |   v   | n1792           | BUF4X  | 1.070 |   6.739 |   15.305 | 
     | U2232/IN1                |   v   | n1792           | NOR2X1 | 0.004 |   6.743 |   15.309 | 
     | U2232/OUT                |   ^   | n2179           | NOR2X1 | 0.404 |   7.146 |   15.713 | 
     | FE_OFC469_n2179/IN       |   ^   | n2179           | BUF4X  | 0.000 |   7.147 |   15.713 | 
     | FE_OFC469_n2179/OUT      |   ^   | FE_OFN469_n2179 | BUF4X  | 1.104 |   8.250 |   16.817 | 
     | FE_OFC490_n1793/IN       |   ^   | FE_OFN469_n2179 | BUF4X  | 0.003 |   8.253 |   16.820 | 
     | FE_OFC490_n1793/OUT      |   ^   | FE_OFN490_n1793 | BUF4X  | 1.242 |   9.496 |   18.062 | 
     | U2259/IN2                |   ^   | FE_OFN490_n1793 | AOI22  | 0.008 |   9.504 |   18.070 | 
     | U2259/OUT                |   v   | n2173           | AOI22  | 0.592 |  10.096 |   18.662 | 
     | U1639/IN                 |   v   | n2173           | INVX1  | 0.000 |  10.096 |   18.662 | 
     | U1639/OUT                |   ^   | n525            | INVX1  | 0.620 |  10.715 |   19.282 | 
     | AdderCntrl_Op1_reg_10_/D |   ^   | n525            | DFFRX1 | 0.000 |  10.716 |   19.282 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                            |       |       |        |       |  Time   |   Time   | 
     |----------------------------+-------+-------+--------+-------+---------+----------| 
     | CLK                        |   ^   | CLK   |        |       |   0.000 |   -8.566 | 
     | AdderCntrl_Op1_reg_10_/CLK |   ^   | CLK   | DFFRX1 | 0.000 |   0.000 |   -8.566 | 
     +----------------------------------------------------------------------------------+ 

