CLK_DIVIDER_POWER_OF_TWO,VAR_0
clk_alpha_2bit_div_table,VAR_1
clk_alpha_div_table,VAR_2
divider_round_rate,FUNC_0
to_clk_alpha_pll_postdiv,FUNC_1
clk_alpha_pll_postdiv_round_rate,FUNC_2
hw,VAR_3
rate,VAR_4
prate,VAR_5
pll,VAR_6
table,VAR_7
