vendor_name = ModelSim
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/ram1.vhd
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/CPU_ON_DE0.vhd
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/cpu.vhd
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/commonConstant.vhd
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/Waveform2.vwf
source_file = 1, C:/Users/SHIN/Dropbox/CPU_ON_DE0/db/CPU_ON_DE0.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = CPU_ON_DE0
instance = comp, \dBusX[0]~output , dBusX[0]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[1]~output , dBusX[1]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[2]~output , dBusX[2]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[3]~output , dBusX[3]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[4]~output , dBusX[4]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[5]~output , dBusX[5]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[6]~output , dBusX[6]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[7]~output , dBusX[7]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[8]~output , dBusX[8]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[9]~output , dBusX[9]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[10]~output , dBusX[10]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[11]~output , dBusX[11]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[12]~output , dBusX[12]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[13]~output , dBusX[13]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[14]~output , dBusX[14]~output, CPU_ON_DE0, 1
instance = comp, \dBusX[15]~output , dBusX[15]~output, CPU_ON_DE0, 1
instance = comp, \mem_enX~output , mem_enX~output, CPU_ON_DE0, 1
instance = comp, \mem_rwX~output , mem_rwX~output, CPU_ON_DE0, 1
instance = comp, \aBusX[0]~output , aBusX[0]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[1]~output , aBusX[1]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[2]~output , aBusX[2]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[3]~output , aBusX[3]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[4]~output , aBusX[4]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[5]~output , aBusX[5]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[6]~output , aBusX[6]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[7]~output , aBusX[7]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[8]~output , aBusX[8]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[9]~output , aBusX[9]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[10]~output , aBusX[10]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[11]~output , aBusX[11]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[12]~output , aBusX[12]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[13]~output , aBusX[13]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[14]~output , aBusX[14]~output, CPU_ON_DE0, 1
instance = comp, \aBusX[15]~output , aBusX[15]~output, CPU_ON_DE0, 1
instance = comp, \pcX[0]~output , pcX[0]~output, CPU_ON_DE0, 1
instance = comp, \pcX[1]~output , pcX[1]~output, CPU_ON_DE0, 1
instance = comp, \pcX[2]~output , pcX[2]~output, CPU_ON_DE0, 1
instance = comp, \pcX[3]~output , pcX[3]~output, CPU_ON_DE0, 1
instance = comp, \pcX[4]~output , pcX[4]~output, CPU_ON_DE0, 1
instance = comp, \pcX[5]~output , pcX[5]~output, CPU_ON_DE0, 1
instance = comp, \pcX[6]~output , pcX[6]~output, CPU_ON_DE0, 1
instance = comp, \pcX[7]~output , pcX[7]~output, CPU_ON_DE0, 1
instance = comp, \pcX[8]~output , pcX[8]~output, CPU_ON_DE0, 1
instance = comp, \pcX[9]~output , pcX[9]~output, CPU_ON_DE0, 1
instance = comp, \pcX[10]~output , pcX[10]~output, CPU_ON_DE0, 1
instance = comp, \pcX[11]~output , pcX[11]~output, CPU_ON_DE0, 1
instance = comp, \pcX[12]~output , pcX[12]~output, CPU_ON_DE0, 1
instance = comp, \pcX[13]~output , pcX[13]~output, CPU_ON_DE0, 1
instance = comp, \pcX[14]~output , pcX[14]~output, CPU_ON_DE0, 1
instance = comp, \pcX[15]~output , pcX[15]~output, CPU_ON_DE0, 1
instance = comp, \iarX[0]~output , iarX[0]~output, CPU_ON_DE0, 1
instance = comp, \iarX[1]~output , iarX[1]~output, CPU_ON_DE0, 1
instance = comp, \iarX[2]~output , iarX[2]~output, CPU_ON_DE0, 1
instance = comp, \iarX[3]~output , iarX[3]~output, CPU_ON_DE0, 1
instance = comp, \iarX[4]~output , iarX[4]~output, CPU_ON_DE0, 1
instance = comp, \iarX[5]~output , iarX[5]~output, CPU_ON_DE0, 1
instance = comp, \iarX[6]~output , iarX[6]~output, CPU_ON_DE0, 1
instance = comp, \iarX[7]~output , iarX[7]~output, CPU_ON_DE0, 1
instance = comp, \iarX[8]~output , iarX[8]~output, CPU_ON_DE0, 1
instance = comp, \iarX[9]~output , iarX[9]~output, CPU_ON_DE0, 1
instance = comp, \iarX[10]~output , iarX[10]~output, CPU_ON_DE0, 1
instance = comp, \iarX[11]~output , iarX[11]~output, CPU_ON_DE0, 1
instance = comp, \iarX[12]~output , iarX[12]~output, CPU_ON_DE0, 1
instance = comp, \iarX[13]~output , iarX[13]~output, CPU_ON_DE0, 1
instance = comp, \iarX[14]~output , iarX[14]~output, CPU_ON_DE0, 1
instance = comp, \iarX[15]~output , iarX[15]~output, CPU_ON_DE0, 1
instance = comp, \iregX[0]~output , iregX[0]~output, CPU_ON_DE0, 1
instance = comp, \iregX[1]~output , iregX[1]~output, CPU_ON_DE0, 1
instance = comp, \iregX[2]~output , iregX[2]~output, CPU_ON_DE0, 1
instance = comp, \iregX[3]~output , iregX[3]~output, CPU_ON_DE0, 1
instance = comp, \iregX[4]~output , iregX[4]~output, CPU_ON_DE0, 1
instance = comp, \iregX[5]~output , iregX[5]~output, CPU_ON_DE0, 1
instance = comp, \iregX[6]~output , iregX[6]~output, CPU_ON_DE0, 1
instance = comp, \iregX[7]~output , iregX[7]~output, CPU_ON_DE0, 1
instance = comp, \iregX[8]~output , iregX[8]~output, CPU_ON_DE0, 1
instance = comp, \iregX[9]~output , iregX[9]~output, CPU_ON_DE0, 1
instance = comp, \iregX[10]~output , iregX[10]~output, CPU_ON_DE0, 1
instance = comp, \iregX[11]~output , iregX[11]~output, CPU_ON_DE0, 1
instance = comp, \iregX[12]~output , iregX[12]~output, CPU_ON_DE0, 1
instance = comp, \iregX[13]~output , iregX[13]~output, CPU_ON_DE0, 1
instance = comp, \iregX[14]~output , iregX[14]~output, CPU_ON_DE0, 1
instance = comp, \iregX[15]~output , iregX[15]~output, CPU_ON_DE0, 1
instance = comp, \accX[0]~output , accX[0]~output, CPU_ON_DE0, 1
instance = comp, \accX[1]~output , accX[1]~output, CPU_ON_DE0, 1
instance = comp, \accX[2]~output , accX[2]~output, CPU_ON_DE0, 1
instance = comp, \accX[3]~output , accX[3]~output, CPU_ON_DE0, 1
instance = comp, \accX[4]~output , accX[4]~output, CPU_ON_DE0, 1
instance = comp, \accX[5]~output , accX[5]~output, CPU_ON_DE0, 1
instance = comp, \accX[6]~output , accX[6]~output, CPU_ON_DE0, 1
instance = comp, \accX[7]~output , accX[7]~output, CPU_ON_DE0, 1
instance = comp, \accX[8]~output , accX[8]~output, CPU_ON_DE0, 1
instance = comp, \accX[9]~output , accX[9]~output, CPU_ON_DE0, 1
instance = comp, \accX[10]~output , accX[10]~output, CPU_ON_DE0, 1
instance = comp, \accX[11]~output , accX[11]~output, CPU_ON_DE0, 1
instance = comp, \accX[12]~output , accX[12]~output, CPU_ON_DE0, 1
instance = comp, \accX[13]~output , accX[13]~output, CPU_ON_DE0, 1
instance = comp, \accX[14]~output , accX[14]~output, CPU_ON_DE0, 1
instance = comp, \accX[15]~output , accX[15]~output, CPU_ON_DE0, 1
instance = comp, \aluX[0]~output , aluX[0]~output, CPU_ON_DE0, 1
instance = comp, \aluX[1]~output , aluX[1]~output, CPU_ON_DE0, 1
instance = comp, \aluX[2]~output , aluX[2]~output, CPU_ON_DE0, 1
instance = comp, \aluX[3]~output , aluX[3]~output, CPU_ON_DE0, 1
instance = comp, \aluX[4]~output , aluX[4]~output, CPU_ON_DE0, 1
instance = comp, \aluX[5]~output , aluX[5]~output, CPU_ON_DE0, 1
instance = comp, \aluX[6]~output , aluX[6]~output, CPU_ON_DE0, 1
instance = comp, \aluX[7]~output , aluX[7]~output, CPU_ON_DE0, 1
instance = comp, \aluX[8]~output , aluX[8]~output, CPU_ON_DE0, 1
instance = comp, \aluX[9]~output , aluX[9]~output, CPU_ON_DE0, 1
instance = comp, \aluX[10]~output , aluX[10]~output, CPU_ON_DE0, 1
instance = comp, \aluX[11]~output , aluX[11]~output, CPU_ON_DE0, 1
instance = comp, \aluX[12]~output , aluX[12]~output, CPU_ON_DE0, 1
instance = comp, \aluX[13]~output , aluX[13]~output, CPU_ON_DE0, 1
instance = comp, \aluX[14]~output , aluX[14]~output, CPU_ON_DE0, 1
instance = comp, \aluX[15]~output , aluX[15]~output, CPU_ON_DE0, 1
instance = comp, \tX[0]~output , tX[0]~output, CPU_ON_DE0, 1
instance = comp, \tX[1]~output , tX[1]~output, CPU_ON_DE0, 1
instance = comp, \tX[2]~output , tX[2]~output, CPU_ON_DE0, 1
instance = comp, \clk~input , clk~input, CPU_ON_DE0, 1
instance = comp, \reset~input , reset~input, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~1 , cpuC|iar~1, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~22 , cpuC|Add1~22, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~24 , cpuC|Add1~24, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~26 , cpuC|Add1~26, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~35 , cpuC|acc~35, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~28 , cpuC|Add1~28, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~30 , cpuC|Add1~30, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[8]~reg0 , cpuC|dBus[8]~reg0, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector76~0 , cpuC|Selector76~0, CPU_ON_DE0, 1
instance = comp, \cpuC|state~37 , cpuC|state~37, CPU_ON_DE0, 1
instance = comp, \cpuC|state~51 , cpuC|state~51, CPU_ON_DE0, 1
instance = comp, \cpuC|state.brPos , cpuC|state.brPos, CPU_ON_DE0, 1
instance = comp, \cpuC|state~52 , cpuC|state~52, CPU_ON_DE0, 1
instance = comp, \cpuC|state.brNeg , cpuC|state.brNeg, CPU_ON_DE0, 1
instance = comp, \cpuC|state~53 , cpuC|state~53, CPU_ON_DE0, 1
instance = comp, \cpuC|state.brZero , cpuC|state.brZero, CPU_ON_DE0, 1
instance = comp, \cpuC|state~54 , cpuC|state~54, CPU_ON_DE0, 1
instance = comp, \cpuC|state.branch , cpuC|state.branch, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10]~1 , cpuC|pc[10]~1, CPU_ON_DE0, 1
instance = comp, \cpuC|state.reset_state~0 , cpuC|state.reset_state~0, CPU_ON_DE0, 1
instance = comp, \cpuC|state.reset_state , cpuC|state.reset_state, CPU_ON_DE0, 1
instance = comp, \cpuC|state~55 , cpuC|state~55, CPU_ON_DE0, 1
instance = comp, \cpuC|state.mload , cpuC|state.mload, CPU_ON_DE0, 1
instance = comp, \cpuC|state~32 , cpuC|state~32, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~12 , cpuC|tick~12, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector1~0 , cpuC|Selector1~0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~13 , cpuC|tick~13, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~1 , cpuC|Add1~1, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~2 , cpuC|Add1~2, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~7 , cpuC|acc~7, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~0 , cpuC|Add0~0, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~3 , cpuC|Add0~3, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~5 , cpuC|Add0~5, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~8 , cpuC|acc~8, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3]~4 , cpuC|acc[3]~4, CPU_ON_DE0, 1
instance = comp, \cpuC|state~49 , cpuC|state~49, CPU_ON_DE0, 1
instance = comp, \cpuC|state~50 , cpuC|state~50, CPU_ON_DE0, 1
instance = comp, \cpuC|state.dload , cpuC|state.dload, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3]~5 , cpuC|acc[3]~5, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3]~6 , cpuC|acc[3]~6, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[1] , cpuC|acc[1], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[1]~reg0 , cpuC|dBus[1]~reg0, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[5]~2 , cpuC|iar[5]~2, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[0] , cpuC|iar[0], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~14 , cpuC|aBus[7]~14, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[5]~0 , cpuC|iar[5]~0, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~15 , cpuC|aBus[7]~15, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[0]~0 , cpuC|aBus[0]~0, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~0 , cpuC|Add2~0, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~0 , cpuC|pc~0, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10]~2 , cpuC|pc[10]~2, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[2]~reg0 , cpuC|dBus[2]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][2] , ramC|ram[49][2], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[4]~reg0 , cpuC|dBus[4]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][4] , ramC|ram[49][4], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[4] , cpuC|iar[4], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[4]~4 , cpuC|aBus[4]~4, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~2 , cpuC|Add2~2, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~6 , cpuC|pc~6, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[1] , cpuC|pc[1], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~4 , cpuC|Add2~4, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~7 , cpuC|pc~7, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[2] , cpuC|pc[2], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~6 , cpuC|Add2~6, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~4 , cpuC|Add1~4, CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~6 , cpuC|Add1~6, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~11 , cpuC|acc~11, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~6 , cpuC|Add0~6, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~9 , cpuC|Add0~9, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~11 , cpuC|Add0~11, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~12 , cpuC|acc~12, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3] , cpuC|acc[3], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[3]~reg0 , cpuC|dBus[3]~reg0, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[3] , cpuC|iar[3], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[3]~3 , cpuC|aBus[3]~3, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~16 , cpuC|aBus[7]~16, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~17 , cpuC|aBus[7]~17, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~18 , cpuC|aBus[7]~18, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~30 , cpuC|aBus[7]~30, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~20 , cpuC|aBus[7]~20, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~21 , cpuC|aBus[7]~21, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~22 , cpuC|aBus[7]~22, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~23 , cpuC|aBus[7]~23, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~24 , cpuC|aBus[7]~24, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[3] , cpuC|aBus[3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][0]~0 , ramC|ram[31][0]~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][0]~2 , ramC|ram[26][0]~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][3] , ramC|ram[26][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][0]~5 , ramC|ram[22][0]~5, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[1] , cpuC|iar[1], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[1]~1 , cpuC|aBus[1]~1, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[1] , cpuC|aBus[1], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[2] , cpuC|iar[2], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[2]~2 , cpuC|aBus[2]~2, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[2] , cpuC|aBus[2], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~15 , ramC|Decoder0~15, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][0]~7 , ramC|ram[19][0]~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][3] , ramC|ram[19][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][0]~11 , ramC|ram[18][0]~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][3] , ramC|ram[18][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~0 , ramC|Mux12~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][0]~15 , ramC|ram[27][0]~15, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][3] , ramC|ram[27][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~1 , ramC|Mux12~1, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~10 , ramC|Decoder0~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][0]~1 , ramC|ram[28][0]~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][3] , ramC|ram[28][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~14 , ramC|Decoder0~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][0]~6 , ramC|ram[21][0]~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][3] , ramC|ram[21][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][0]~10 , ramC|ram[20][0]~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][3] , ramC|ram[20][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~2 , ramC|Mux12~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][0]~14 , ramC|ram[29][0]~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][3] , ramC|ram[29][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~3 , ramC|Mux12~3, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~12 , ramC|Decoder0~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][0]~3 , ramC|ram[24][0]~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][3] , ramC|ram[24][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][0]~8 , ramC|ram[17][0]~8, CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][3] , ramC|ram[17][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][0]~12 , ramC|ram[16][0]~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][3] , ramC|ram[16][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~4 , ramC|Mux12~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][0]~16 , ramC|ram[25][0]~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][3] , ramC|ram[25][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~5 , ramC|Mux12~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~6 , ramC|Mux12~6, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~13 , ramC|Decoder0~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][0]~4 , ramC|ram[30][0]~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][3] , ramC|ram[30][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~17 , ramC|Decoder0~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][0]~9 , ramC|ram[23][0]~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][3] , ramC|ram[23][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][0]~13 , ramC|ram[22][0]~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][3] , ramC|ram[22][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~7 , ramC|Mux12~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][0]~17 , ramC|ram[31][0]~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][3] , ramC|ram[31][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~8 , ramC|Mux12~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~9 , ramC|Mux12~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][0]~18 , ramC|ram[47][0]~18, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][0]~34 , ramC|ram[42][0]~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][3] , ramC|ram[42][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][0]~20 , ramC|ram[41][0]~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][3] , ramC|ram[41][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][0]~21 , ramC|ram[40][0]~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][3] , ramC|ram[40][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~10 , ramC|Mux12~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][0]~32 , ramC|ram[43][0]~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][3] , ramC|ram[43][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~11 , ramC|Mux12~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][0]~23 , ramC|ram[37][0]~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][0]~25 , ramC|ram[38][0]~25, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][3] , ramC|ram[38][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][0]~31 , ramC|ram[37][0]~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][3] , ramC|ram[37][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][0]~29 , ramC|ram[36][0]~29, CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][3] , ramC|ram[36][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~12 , ramC|Mux12~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][0]~27 , ramC|ram[39][0]~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][3] , ramC|ram[39][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~13 , ramC|Mux12~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][0]~26 , ramC|ram[34][0]~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][3] , ramC|ram[34][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][0]~30 , ramC|ram[32][0]~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][3] , ramC|ram[32][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][0]~28 , ramC|ram[33][0]~28, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][3] , ramC|ram[33][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][0]~24 , ramC|ram[35][0]~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][3] , ramC|ram[35][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~14 , ramC|Mux12~14, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~15 , ramC|Mux12~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~16 , ramC|Mux12~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][0]~33 , ramC|ram[46][0]~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][3] , ramC|ram[46][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][0]~22 , ramC|ram[45][0]~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][3] , ramC|ram[45][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][0]~19 , ramC|ram[44][0]~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][3] , ramC|ram[44][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~17 , ramC|Mux12~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][0]~35 , ramC|ram[47][0]~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][3] , ramC|ram[47][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~18 , ramC|Mux12~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~19 , ramC|Mux12~19, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector93~0 , cpuC|Selector93~0, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector93~1 , cpuC|Selector93~1, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector93~2 , cpuC|Selector93~2, CPU_ON_DE0, 1
instance = comp, \cpuC|m_rw , cpuC|m_rw, CPU_ON_DE0, 1
instance = comp, \ramC|dBus~51 , ramC|dBus~51, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[2]~2 , cpuC|dBus[2]~2, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[3]~en , cpuC|dBus[3]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[3]~55 , ramC|dBus[3]~55, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~27 , ramC|Decoder0~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][3] , ramC|ram[10][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~20 , ramC|Decoder0~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][3] , ramC|ram[6][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~23 , ramC|Decoder0~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][3] , ramC|ram[2][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~20 , ramC|Mux12~20, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~18 , ramC|Decoder0~18, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][0]~37 , ramC|ram[14][0]~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][3] , ramC|ram[14][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~21 , ramC|Mux12~21, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~28 , ramC|Decoder0~28, CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][3] , ramC|ram[9][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~19 , ramC|Decoder0~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][3] , ramC|ram[5][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~24 , ramC|Decoder0~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][3] , ramC|ram[1][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~22 , ramC|Mux12~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][0]~36 , ramC|ram[13][0]~36, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][3] , ramC|ram[13][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~23 , ramC|Mux12~23, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~29 , ramC|Decoder0~29, CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][3] , ramC|ram[8][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~21 , ramC|Decoder0~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][3] , ramC|ram[4][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~25 , ramC|Decoder0~25, CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][3] , ramC|ram[0][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~24 , ramC|Mux12~24, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~31 , ramC|Decoder0~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][3] , ramC|ram[12][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~25 , ramC|Mux12~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~26 , ramC|Mux12~26, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~30 , ramC|Decoder0~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][3] , ramC|ram[11][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~22 , ramC|Decoder0~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][3] , ramC|ram[7][3], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~26 , ramC|Decoder0~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][3] , ramC|ram[3][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~27 , ramC|Mux12~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][0]~38 , ramC|ram[15][0]~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][3] , ramC|ram[15][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~28 , ramC|Mux12~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~29 , ramC|Mux12~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~30 , ramC|Mux12~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][1]~39 , ramC|ram[63][1]~39, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][0]~40 , ramC|ram[58][0]~40, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][3] , ramC|ram[58][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][0]~44 , ramC|ram[51][0]~44, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][0]~45 , ramC|ram[54][0]~45, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][3] , ramC|ram[54][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][3] , ramC|ram[50][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~31 , ramC|Mux12~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][0]~53 , ramC|ram[62][0]~53, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][3] , ramC|ram[62][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~32 , ramC|Mux12~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][0]~41 , ramC|ram[57][0]~41, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][3] , ramC|ram[57][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][0]~46 , ramC|ram[53][0]~46, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][3] , ramC|ram[53][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][3] , ramC|ram[49][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~33 , ramC|Mux12~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][0]~54 , ramC|ram[61][0]~54, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][3] , ramC|ram[61][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~34 , ramC|Mux12~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][0]~42 , ramC|ram[56][0]~42, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][3] , ramC|ram[56][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][0]~47 , ramC|ram[52][0]~47, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][3] , ramC|ram[52][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][0]~51 , ramC|ram[48][0]~51, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][3] , ramC|ram[48][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~35 , ramC|Mux12~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][0]~55 , ramC|ram[60][0]~55, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][3] , ramC|ram[60][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~36 , ramC|Mux12~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~37 , ramC|Mux12~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][0]~43 , ramC|ram[59][0]~43, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][3] , ramC|ram[59][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][0]~48 , ramC|ram[55][0]~48, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][3] , ramC|ram[55][3], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][0]~52 , ramC|ram[51][0]~52, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][3] , ramC|ram[51][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~38 , ramC|Mux12~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][1]~56 , ramC|ram[63][1]~56, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][3] , ramC|ram[63][3], CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~39 , ramC|Mux12~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~40 , ramC|Mux12~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux12~41 , ramC|Mux12~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus~16 , ramC|dBus~16, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[3]~20 , ramC|dBus[3]~20, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~5 , cpuC|iar~5, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[3] , cpuC|iReg[3], CPU_ON_DE0, 1
instance = comp, \cpuC|pc~8 , cpuC|pc~8, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[3] , cpuC|pc[3], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~8 , cpuC|Add2~8, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~9 , cpuC|pc~9, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[4] , cpuC|pc[4], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[4] , cpuC|aBus[4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][4] , ramC|ram[37][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][4] , ramC|ram[33][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~0 , ramC|Mux11~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][4] , ramC|ram[53][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~1 , ramC|Mux11~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][4] , ramC|ram[50][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][4] , ramC|ram[38][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][4] , ramC|ram[34][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~2 , ramC|Mux11~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][4] , ramC|ram[54][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~3 , ramC|Mux11~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][4] , ramC|ram[48][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][4] , ramC|ram[36][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][4] , ramC|ram[32][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~4 , ramC|Mux11~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][4] , ramC|ram[52][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~5 , ramC|Mux11~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~6 , ramC|Mux11~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][4] , ramC|ram[51][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][4] , ramC|ram[39][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][4] , ramC|ram[35][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~7 , ramC|Mux11~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][4] , ramC|ram[55][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~8 , ramC|Mux11~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~9 , ramC|Mux11~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][4] , ramC|ram[28][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][4] , ramC|ram[13][4], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[4]~en , cpuC|dBus[4]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[4]~56 , ramC|dBus[4]~56, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][4] , ramC|ram[12][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~10 , ramC|Mux11~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][4] , ramC|ram[29][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~11 , ramC|Mux11~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][4] , ramC|ram[26][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][4] , ramC|ram[11][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][4] , ramC|ram[10][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~12 , ramC|Mux11~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][4] , ramC|ram[27][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~13 , ramC|Mux11~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][4] , ramC|ram[24][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][4] , ramC|ram[9][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][4] , ramC|ram[8][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~14 , ramC|Mux11~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][4] , ramC|ram[25][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~15 , ramC|Mux11~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~16 , ramC|Mux11~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][4] , ramC|ram[30][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][4] , ramC|ram[15][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][4] , ramC|ram[14][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~17 , ramC|Mux11~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][4] , ramC|ram[31][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~18 , ramC|Mux11~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~19 , ramC|Mux11~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][4] , ramC|ram[17][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][4] , ramC|ram[3][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][4] , ramC|ram[1][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~20 , ramC|Mux11~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][4] , ramC|ram[19][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~21 , ramC|Mux11~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][4] , ramC|ram[20][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][4] , ramC|ram[6][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][4] , ramC|ram[4][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~22 , ramC|Mux11~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][4] , ramC|ram[22][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~23 , ramC|Mux11~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][4] , ramC|ram[16][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][4] , ramC|ram[2][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][4] , ramC|ram[0][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~24 , ramC|Mux11~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][4] , ramC|ram[18][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~25 , ramC|Mux11~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~26 , ramC|Mux11~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][4] , ramC|ram[21][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][4] , ramC|ram[7][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][4] , ramC|ram[5][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~27 , ramC|Mux11~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][4] , ramC|ram[23][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~28 , ramC|Mux11~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~29 , ramC|Mux11~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~30 , ramC|Mux11~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][4] , ramC|ram[60][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][4] , ramC|ram[46][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][4] , ramC|ram[44][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~31 , ramC|Mux11~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][4] , ramC|ram[62][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~32 , ramC|Mux11~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][4] , ramC|ram[57][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][4] , ramC|ram[43][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][4] , ramC|ram[41][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~33 , ramC|Mux11~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][4] , ramC|ram[59][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~34 , ramC|Mux11~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][4] , ramC|ram[56][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][4] , ramC|ram[42][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][4] , ramC|ram[40][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~35 , ramC|Mux11~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][4] , ramC|ram[58][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~36 , ramC|Mux11~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~37 , ramC|Mux11~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][4] , ramC|ram[61][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][4] , ramC|ram[47][4], CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][4] , ramC|ram[45][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~38 , ramC|Mux11~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][4] , ramC|ram[63][4], CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~39 , ramC|Mux11~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~40 , ramC|Mux11~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux11~41 , ramC|Mux11~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[4]~21 , ramC|dBus[4]~21, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~6 , cpuC|iar~6, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[4] , cpuC|iReg[4], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~8 , cpuC|Add1~8, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~13 , cpuC|acc~13, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~12 , cpuC|Add0~12, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~14 , cpuC|Add0~14, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~14 , cpuC|acc~14, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[4] , cpuC|acc[4], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~10 , cpuC|Add1~10, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[5] , cpuC|iReg[5], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~15 , cpuC|acc~15, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~15 , cpuC|Add0~15, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~17 , cpuC|Add0~17, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~16 , cpuC|acc~16, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[5] , cpuC|acc[5], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[5]~reg0 , cpuC|dBus[5]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][5] , ramC|ram[50][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][5] , ramC|ram[19][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][5] , ramC|ram[18][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~0 , ramC|Mux10~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][5] , ramC|ram[51][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~1 , ramC|Mux10~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][5] , ramC|ram[52][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][5] , ramC|ram[21][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][5] , ramC|ram[20][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~2 , ramC|Mux10~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][5] , ramC|ram[53][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~3 , ramC|Mux10~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][5] , ramC|ram[48][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][5] , ramC|ram[17][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][5] , ramC|ram[16][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~4 , ramC|Mux10~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][5] , ramC|ram[49][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~5 , ramC|Mux10~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~6 , ramC|Mux10~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][5] , ramC|ram[54][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][5] , ramC|ram[23][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][5] , ramC|ram[22][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~7 , ramC|Mux10~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][5] , ramC|ram[55][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~8 , ramC|Mux10~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~9 , ramC|Mux10~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][5] , ramC|ram[44][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][5] , ramC|ram[14][5], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[5]~en , cpuC|dBus[5]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[5]~57 , ramC|dBus[5]~57, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][5] , ramC|ram[12][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~10 , ramC|Mux10~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][5] , ramC|ram[46][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~11 , ramC|Mux10~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][5] , ramC|ram[41][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][5] , ramC|ram[11][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][5] , ramC|ram[9][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~12 , ramC|Mux10~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][5] , ramC|ram[43][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~13 , ramC|Mux10~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][5] , ramC|ram[40][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][5] , ramC|ram[10][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][5] , ramC|ram[8][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~14 , ramC|Mux10~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][5] , ramC|ram[42][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~15 , ramC|Mux10~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~16 , ramC|Mux10~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][5] , ramC|ram[45][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][5] , ramC|ram[15][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][5] , ramC|ram[13][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~17 , ramC|Mux10~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][5] , ramC|ram[47][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~18 , ramC|Mux10~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~19 , ramC|Mux10~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][5] , ramC|ram[33][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][5] , ramC|ram[5][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][5] , ramC|ram[1][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~20 , ramC|Mux10~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][5] , ramC|ram[37][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~21 , ramC|Mux10~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][5] , ramC|ram[34][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][5] , ramC|ram[6][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][5] , ramC|ram[2][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~22 , ramC|Mux10~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][5] , ramC|ram[38][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~23 , ramC|Mux10~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][5] , ramC|ram[32][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][5] , ramC|ram[4][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][5] , ramC|ram[0][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~24 , ramC|Mux10~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][5] , ramC|ram[36][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~25 , ramC|Mux10~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~26 , ramC|Mux10~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][5] , ramC|ram[35][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][5] , ramC|ram[7][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][5] , ramC|ram[3][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~27 , ramC|Mux10~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][5] , ramC|ram[39][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~28 , ramC|Mux10~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~29 , ramC|Mux10~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~30 , ramC|Mux10~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][5] , ramC|ram[57][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][5] , ramC|ram[29][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][5] , ramC|ram[25][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~31 , ramC|Mux10~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][5] , ramC|ram[61][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~32 , ramC|Mux10~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][5] , ramC|ram[58][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][5] , ramC|ram[30][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][5] , ramC|ram[26][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~33 , ramC|Mux10~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][5] , ramC|ram[62][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~34 , ramC|Mux10~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][5] , ramC|ram[56][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][5] , ramC|ram[28][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][5] , ramC|ram[24][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~35 , ramC|Mux10~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][5] , ramC|ram[60][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~36 , ramC|Mux10~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~37 , ramC|Mux10~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][5] , ramC|ram[59][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][5] , ramC|ram[31][5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][5] , ramC|ram[27][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~38 , ramC|Mux10~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][5] , ramC|ram[63][5], CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~39 , ramC|Mux10~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~40 , ramC|Mux10~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux10~41 , ramC|Mux10~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[5]~22 , ramC|dBus[5]~22, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~7 , cpuC|iar~7, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[5] , cpuC|iar[5], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[5]~5 , cpuC|aBus[5]~5, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~10 , cpuC|Add2~10, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~10 , cpuC|pc~10, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[5] , cpuC|pc[5], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[5] , cpuC|aBus[5], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][2] , ramC|ram[19][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][2] , ramC|ram[17][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~0 , ramC|Mux13~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][2] , ramC|ram[51][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~1 , ramC|Mux13~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][2] , ramC|ram[52][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][2] , ramC|ram[22][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][2] , ramC|ram[20][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~2 , ramC|Mux13~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][2] , ramC|ram[54][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~3 , ramC|Mux13~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][2] , ramC|ram[48][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][2] , ramC|ram[18][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][2] , ramC|ram[16][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~4 , ramC|Mux13~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][2] , ramC|ram[50][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~5 , ramC|Mux13~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~6 , ramC|Mux13~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][2] , ramC|ram[53][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][2] , ramC|ram[23][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][2] , ramC|ram[21][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~7 , ramC|Mux13~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][2] , ramC|ram[55][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~8 , ramC|Mux13~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~9 , ramC|Mux13~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][2] , ramC|ram[44][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][2] , ramC|ram[41][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][2] , ramC|ram[40][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~10 , ramC|Mux13~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][2] , ramC|ram[45][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~11 , ramC|Mux13~11, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[2]~en , cpuC|dBus[2]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[2]~54 , ramC|dBus[2]~54, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][2] , ramC|ram[11][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][2] , ramC|ram[14][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][2] , ramC|ram[10][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~12 , ramC|Mux13~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][2] , ramC|ram[15][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~13 , ramC|Mux13~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][2] , ramC|ram[12][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][2] , ramC|ram[9][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][2] , ramC|ram[8][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~14 , ramC|Mux13~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][2] , ramC|ram[13][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~15 , ramC|Mux13~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~16 , ramC|Mux13~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][2] , ramC|ram[46][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][2] , ramC|ram[43][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][2] , ramC|ram[42][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~17 , ramC|Mux13~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][2] , ramC|ram[47][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~18 , ramC|Mux13~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~19 , ramC|Mux13~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][2] , ramC|ram[33][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][2] , ramC|ram[36][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][2] , ramC|ram[32][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~20 , ramC|Mux13~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][2] , ramC|ram[37][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~21 , ramC|Mux13~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][2] , ramC|ram[3][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][2] , ramC|ram[6][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][2] , ramC|ram[2][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~22 , ramC|Mux13~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][2] , ramC|ram[7][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~23 , ramC|Mux13~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][2] , ramC|ram[1][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][2] , ramC|ram[4][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][2] , ramC|ram[0][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~24 , ramC|Mux13~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][2] , ramC|ram[5][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~25 , ramC|Mux13~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~26 , ramC|Mux13~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][2] , ramC|ram[35][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][2] , ramC|ram[38][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][2] , ramC|ram[34][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~27 , ramC|Mux13~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][2] , ramC|ram[39][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~28 , ramC|Mux13~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~29 , ramC|Mux13~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~30 , ramC|Mux13~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][2] , ramC|ram[57][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][2] , ramC|ram[27][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][2] , ramC|ram[25][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~31 , ramC|Mux13~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][2] , ramC|ram[59][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~32 , ramC|Mux13~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][2] , ramC|ram[60][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][2] , ramC|ram[30][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][2] , ramC|ram[28][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~33 , ramC|Mux13~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][2] , ramC|ram[62][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~34 , ramC|Mux13~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][2] , ramC|ram[56][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][2] , ramC|ram[26][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][2] , ramC|ram[24][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~35 , ramC|Mux13~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][2] , ramC|ram[58][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~36 , ramC|Mux13~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~37 , ramC|Mux13~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][2] , ramC|ram[61][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][2] , ramC|ram[31][2], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][2] , ramC|ram[29][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~38 , ramC|Mux13~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][2] , ramC|ram[63][2], CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~39 , ramC|Mux13~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~40 , ramC|Mux13~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux13~41 , ramC|Mux13~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[2]~19 , ramC|dBus[2]~19, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~4 , cpuC|iar~4, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[2] , cpuC|iReg[2], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~9 , cpuC|acc~9, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~8 , cpuC|Add0~8, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~10 , cpuC|acc~10, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[2] , cpuC|acc[2], CPU_ON_DE0, 1
instance = comp, \cpuC|Equal2~0 , cpuC|Equal2~0, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[6]~reg0 , cpuC|dBus[6]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][6] , ramC|ram[28][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][6] , ramC|ram[22][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][6] , ramC|ram[20][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~0 , ramC|Mux9~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][6] , ramC|ram[30][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~1 , ramC|Mux9~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][6] , ramC|ram[25][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][6] , ramC|ram[19][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][6] , ramC|ram[17][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~2 , ramC|Mux9~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][6] , ramC|ram[27][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~3 , ramC|Mux9~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][6] , ramC|ram[24][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][6] , ramC|ram[18][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][6] , ramC|ram[16][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~4 , ramC|Mux9~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][6] , ramC|ram[26][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~5 , ramC|Mux9~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~6 , ramC|Mux9~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][6] , ramC|ram[29][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][6] , ramC|ram[23][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][6] , ramC|ram[21][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~7 , ramC|Mux9~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][6] , ramC|ram[31][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~8 , ramC|Mux9~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~9 , ramC|Mux9~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][6] , ramC|ram[41][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][6] , ramC|ram[37][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][6] , ramC|ram[33][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~10 , ramC|Mux9~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][6] , ramC|ram[45][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~11 , ramC|Mux9~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][6] , ramC|ram[42][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][6] , ramC|ram[38][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][6] , ramC|ram[34][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~12 , ramC|Mux9~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][6] , ramC|ram[46][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~13 , ramC|Mux9~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][6] , ramC|ram[40][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][6] , ramC|ram[32][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][6] , ramC|ram[44][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][6] , ramC|ram[36][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~14 , ramC|Mux9~14, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~15 , ramC|Mux9~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~16 , ramC|Mux9~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][6] , ramC|ram[43][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][6] , ramC|ram[39][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][6] , ramC|ram[35][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~17 , ramC|Mux9~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][6] , ramC|ram[47][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~18 , ramC|Mux9~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~19 , ramC|Mux9~19, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[6]~en , cpuC|dBus[6]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[6]~58 , ramC|dBus[6]~58, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][6] , ramC|ram[10][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][6] , ramC|ram[3][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][6] , ramC|ram[2][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~20 , ramC|Mux9~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][6] , ramC|ram[11][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~21 , ramC|Mux9~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][6] , ramC|ram[12][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][6] , ramC|ram[5][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][6] , ramC|ram[4][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~22 , ramC|Mux9~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][6] , ramC|ram[13][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~23 , ramC|Mux9~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][6] , ramC|ram[8][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][6] , ramC|ram[1][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][6] , ramC|ram[0][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~24 , ramC|Mux9~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][6] , ramC|ram[9][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~25 , ramC|Mux9~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~26 , ramC|Mux9~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][6] , ramC|ram[14][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][6] , ramC|ram[7][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][6] , ramC|ram[6][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~27 , ramC|Mux9~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][6] , ramC|ram[15][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~28 , ramC|Mux9~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~29 , ramC|Mux9~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~30 , ramC|Mux9~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][6] , ramC|ram[58][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][6] , ramC|ram[51][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][6] , ramC|ram[50][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~31 , ramC|Mux9~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][6] , ramC|ram[59][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~32 , ramC|Mux9~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][6] , ramC|ram[60][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][6] , ramC|ram[53][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][6] , ramC|ram[52][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~33 , ramC|Mux9~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][6] , ramC|ram[61][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~34 , ramC|Mux9~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][6] , ramC|ram[56][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][6] , ramC|ram[49][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][6] , ramC|ram[48][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~35 , ramC|Mux9~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][6] , ramC|ram[57][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~36 , ramC|Mux9~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~37 , ramC|Mux9~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][6] , ramC|ram[62][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][6] , ramC|ram[55][6], CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][6] , ramC|ram[54][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~38 , ramC|Mux9~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][6] , ramC|ram[63][6], CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~39 , ramC|Mux9~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~40 , ramC|Mux9~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux9~41 , ramC|Mux9~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[6]~23 , ramC|dBus[6]~23, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~8 , cpuC|iar~8, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[6] , cpuC|iReg[6], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~12 , cpuC|Add1~12, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~17 , cpuC|acc~17, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~18 , cpuC|Add0~18, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~20 , cpuC|Add0~20, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~18 , cpuC|acc~18, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[6] , cpuC|acc[6], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~14 , cpuC|Add1~14, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[7]~reg0 , cpuC|dBus[7]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][7] , ramC|ram[49][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][7] , ramC|ram[37][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][7] , ramC|ram[33][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~0 , ramC|Mux8~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][7] , ramC|ram[53][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~1 , ramC|Mux8~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][7] , ramC|ram[50][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][7] , ramC|ram[38][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][7] , ramC|ram[34][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~2 , ramC|Mux8~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][7] , ramC|ram[54][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~3 , ramC|Mux8~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][7] , ramC|ram[48][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][7] , ramC|ram[36][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][7] , ramC|ram[32][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~4 , ramC|Mux8~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][7] , ramC|ram[52][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~5 , ramC|Mux8~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~6 , ramC|Mux8~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][7] , ramC|ram[51][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][7] , ramC|ram[39][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][7] , ramC|ram[35][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~7 , ramC|Mux8~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][7] , ramC|ram[55][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~8 , ramC|Mux8~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~9 , ramC|Mux8~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][7] , ramC|ram[26][7], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[7]~en , cpuC|dBus[7]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[7]~59 , ramC|dBus[7]~59, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][7] , ramC|ram[11][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][7] , ramC|ram[10][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~10 , ramC|Mux8~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][7] , ramC|ram[27][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~11 , ramC|Mux8~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][7] , ramC|ram[28][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][7] , ramC|ram[13][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][7] , ramC|ram[12][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~12 , ramC|Mux8~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][7] , ramC|ram[29][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~13 , ramC|Mux8~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][7] , ramC|ram[24][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][7] , ramC|ram[9][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][7] , ramC|ram[8][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~14 , ramC|Mux8~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][7] , ramC|ram[25][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~15 , ramC|Mux8~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~16 , ramC|Mux8~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][7] , ramC|ram[30][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][7] , ramC|ram[15][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][7] , ramC|ram[14][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~17 , ramC|Mux8~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][7] , ramC|ram[31][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~18 , ramC|Mux8~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~19 , ramC|Mux8~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][7] , ramC|ram[20][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][7] , ramC|ram[6][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][7] , ramC|ram[4][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~20 , ramC|Mux8~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][7] , ramC|ram[22][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~21 , ramC|Mux8~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][7] , ramC|ram[17][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][7] , ramC|ram[3][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][7] , ramC|ram[1][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~22 , ramC|Mux8~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][7] , ramC|ram[19][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~23 , ramC|Mux8~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][7] , ramC|ram[16][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][7] , ramC|ram[2][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][7] , ramC|ram[0][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~24 , ramC|Mux8~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][7] , ramC|ram[18][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~25 , ramC|Mux8~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~26 , ramC|Mux8~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][7] , ramC|ram[21][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][7] , ramC|ram[7][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][7] , ramC|ram[5][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~27 , ramC|Mux8~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][7] , ramC|ram[23][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~28 , ramC|Mux8~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~29 , ramC|Mux8~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~30 , ramC|Mux8~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][7] , ramC|ram[60][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][7] , ramC|ram[46][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][7] , ramC|ram[44][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~31 , ramC|Mux8~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][7] , ramC|ram[62][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~32 , ramC|Mux8~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][7] , ramC|ram[57][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][7] , ramC|ram[43][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][7] , ramC|ram[41][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~33 , ramC|Mux8~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][7] , ramC|ram[59][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~34 , ramC|Mux8~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][7] , ramC|ram[56][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][7] , ramC|ram[42][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][7] , ramC|ram[40][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~35 , ramC|Mux8~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][7] , ramC|ram[58][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~36 , ramC|Mux8~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~37 , ramC|Mux8~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][7] , ramC|ram[61][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][7] , ramC|ram[47][7], CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][7] , ramC|ram[45][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~38 , ramC|Mux8~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][7] , ramC|ram[63][7], CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~39 , ramC|Mux8~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~40 , ramC|Mux8~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux8~41 , ramC|Mux8~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[7]~24 , ramC|dBus[7]~24, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~9 , cpuC|iar~9, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[7] , cpuC|iReg[7], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~19 , cpuC|acc~19, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~21 , cpuC|Add0~21, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~23 , cpuC|Add0~23, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~20 , cpuC|acc~20, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[7] , cpuC|acc[7], CPU_ON_DE0, 1
instance = comp, \cpuC|Equal2~1 , cpuC|Equal2~1, CPU_ON_DE0, 1
instance = comp, \cpuC|Equal2~2 , cpuC|Equal2~2, CPU_ON_DE0, 1
instance = comp, \cpuC|Equal2~3 , cpuC|Equal2~3, CPU_ON_DE0, 1
instance = comp, \cpuC|Equal2~4 , cpuC|Equal2~4, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10]~3 , cpuC|pc[10]~3, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10]~4 , cpuC|pc[10]~4, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10]~5 , cpuC|pc[10]~5, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[0] , cpuC|pc[0], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[0] , cpuC|aBus[0], CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~16 , ramC|Decoder0~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][0]~50 , ramC|ram[49][0]~50, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][1] , ramC|ram[49][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][1] , ramC|ram[52][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][1] , ramC|ram[48][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~0 , ramC|Mux14~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][1] , ramC|ram[53][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~1 , ramC|Mux14~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][1] , ramC|ram[35][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][1] , ramC|ram[38][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][1] , ramC|ram[34][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~2 , ramC|Mux14~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][1] , ramC|ram[39][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~3 , ramC|Mux14~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][1] , ramC|ram[33][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][1] , ramC|ram[36][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][1] , ramC|ram[32][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~4 , ramC|Mux14~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][1] , ramC|ram[37][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~5 , ramC|Mux14~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~6 , ramC|Mux14~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][1] , ramC|ram[51][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][1] , ramC|ram[54][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][1] , ramC|ram[50][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~7 , ramC|Mux14~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][1] , ramC|ram[55][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~8 , ramC|Mux14~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~9 , ramC|Mux14~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][1] , ramC|ram[26][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][1] , ramC|ram[25][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][1] , ramC|ram[24][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~10 , ramC|Mux14~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][1] , ramC|ram[27][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~11 , ramC|Mux14~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][1] , ramC|ram[14][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][1] , ramC|ram[13][1], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[1]~en , cpuC|dBus[1]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[1]~53 , ramC|dBus[1]~53, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][1] , ramC|ram[12][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~12 , ramC|Mux14~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][1] , ramC|ram[15][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~13 , ramC|Mux14~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][1] , ramC|ram[10][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][1] , ramC|ram[9][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][1] , ramC|ram[8][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~14 , ramC|Mux14~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][1] , ramC|ram[11][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~15 , ramC|Mux14~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~16 , ramC|Mux14~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][1] , ramC|ram[30][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][1] , ramC|ram[29][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][1] , ramC|ram[28][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~17 , ramC|Mux14~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][1] , ramC|ram[31][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~18 , ramC|Mux14~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~19 , ramC|Mux14~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][1] , ramC|ram[20][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][1] , ramC|ram[18][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][1] , ramC|ram[16][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~20 , ramC|Mux14~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][1] , ramC|ram[22][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~21 , ramC|Mux14~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][1] , ramC|ram[5][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][1] , ramC|ram[3][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][1] , ramC|ram[1][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~22 , ramC|Mux14~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][1] , ramC|ram[7][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~23 , ramC|Mux14~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][1] , ramC|ram[4][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][1] , ramC|ram[2][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][1] , ramC|ram[0][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~24 , ramC|Mux14~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][1] , ramC|ram[6][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~25 , ramC|Mux14~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~26 , ramC|Mux14~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][1] , ramC|ram[21][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][1] , ramC|ram[19][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][1] , ramC|ram[17][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~27 , ramC|Mux14~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][1] , ramC|ram[23][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~28 , ramC|Mux14~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~29 , ramC|Mux14~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~30 , ramC|Mux14~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][1] , ramC|ram[60][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][1] , ramC|ram[58][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][1] , ramC|ram[56][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~31 , ramC|Mux14~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][1] , ramC|ram[62][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~32 , ramC|Mux14~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][1] , ramC|ram[45][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][1] , ramC|ram[43][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][1] , ramC|ram[41][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~33 , ramC|Mux14~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][1] , ramC|ram[47][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~34 , ramC|Mux14~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][1] , ramC|ram[44][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][1] , ramC|ram[42][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][1] , ramC|ram[40][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~35 , ramC|Mux14~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][1] , ramC|ram[46][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~36 , ramC|Mux14~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~37 , ramC|Mux14~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][1] , ramC|ram[61][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][1] , ramC|ram[59][1], CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][1] , ramC|ram[57][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~38 , ramC|Mux14~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][1] , ramC|ram[63][1], CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~39 , ramC|Mux14~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~40 , ramC|Mux14~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux14~41 , ramC|Mux14~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[1]~18 , ramC|dBus[1]~18, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~3 , cpuC|iar~3, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[1] , cpuC|iReg[1], CPU_ON_DE0, 1
instance = comp, \cpuC|Equal1~0 , cpuC|Equal1~0, CPU_ON_DE0, 1
instance = comp, \cpuC|Equal1~1 , cpuC|Equal1~1, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[9]~reg0 , cpuC|dBus[9]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][9] , ramC|ram[28][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][9] , ramC|ram[22][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][9] , ramC|ram[20][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~0 , ramC|Mux6~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][9] , ramC|ram[30][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~1 , ramC|Mux6~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][9] , ramC|ram[25][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][9] , ramC|ram[19][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][9] , ramC|ram[17][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~2 , ramC|Mux6~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][9] , ramC|ram[27][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~3 , ramC|Mux6~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][9] , ramC|ram[24][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][9] , ramC|ram[18][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][9] , ramC|ram[16][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~4 , ramC|Mux6~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][9] , ramC|ram[26][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~5 , ramC|Mux6~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~6 , ramC|Mux6~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][9] , ramC|ram[29][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][9] , ramC|ram[23][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][9] , ramC|ram[21][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~7 , ramC|Mux6~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][9] , ramC|ram[31][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~8 , ramC|Mux6~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~9 , ramC|Mux6~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][9] , ramC|ram[41][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][9] , ramC|ram[37][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][9] , ramC|ram[33][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~10 , ramC|Mux6~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][9] , ramC|ram[45][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~11 , ramC|Mux6~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][9] , ramC|ram[42][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][9] , ramC|ram[38][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][9] , ramC|ram[34][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~12 , ramC|Mux6~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][9] , ramC|ram[46][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~13 , ramC|Mux6~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][9] , ramC|ram[40][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][9] , ramC|ram[32][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][9] , ramC|ram[44][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][9] , ramC|ram[36][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~14 , ramC|Mux6~14, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~15 , ramC|Mux6~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~16 , ramC|Mux6~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][9] , ramC|ram[43][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][9] , ramC|ram[39][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][9] , ramC|ram[35][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~17 , ramC|Mux6~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][9] , ramC|ram[47][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~18 , ramC|Mux6~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~19 , ramC|Mux6~19, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[9]~en , cpuC|dBus[9]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[9]~61 , ramC|dBus[9]~61, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][9] , ramC|ram[10][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][9] , ramC|ram[3][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][9] , ramC|ram[2][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~20 , ramC|Mux6~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][9] , ramC|ram[11][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~21 , ramC|Mux6~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][9] , ramC|ram[12][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][9] , ramC|ram[5][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][9] , ramC|ram[4][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~22 , ramC|Mux6~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][9] , ramC|ram[13][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~23 , ramC|Mux6~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][9] , ramC|ram[8][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][9] , ramC|ram[1][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][9] , ramC|ram[0][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~24 , ramC|Mux6~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][9] , ramC|ram[9][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~25 , ramC|Mux6~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~26 , ramC|Mux6~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][9] , ramC|ram[14][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][9] , ramC|ram[7][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][9] , ramC|ram[6][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~27 , ramC|Mux6~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][9] , ramC|ram[15][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~28 , ramC|Mux6~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~29 , ramC|Mux6~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~30 , ramC|Mux6~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][9] , ramC|ram[58][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][9] , ramC|ram[51][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][9] , ramC|ram[50][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~31 , ramC|Mux6~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][9] , ramC|ram[59][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~32 , ramC|Mux6~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][9] , ramC|ram[60][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][9] , ramC|ram[53][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][9] , ramC|ram[52][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~33 , ramC|Mux6~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][9] , ramC|ram[61][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~34 , ramC|Mux6~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][9] , ramC|ram[56][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][9] , ramC|ram[49][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][9] , ramC|ram[48][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~35 , ramC|Mux6~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][9] , ramC|ram[57][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~36 , ramC|Mux6~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~37 , ramC|Mux6~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][9] , ramC|ram[62][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][9] , ramC|ram[55][9], CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][9] , ramC|ram[54][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~38 , ramC|Mux6~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][9] , ramC|ram[63][9], CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~39 , ramC|Mux6~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~40 , ramC|Mux6~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux6~41 , ramC|Mux6~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[9]~26 , ramC|dBus[9]~26, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~11 , cpuC|iar~11, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[9] , cpuC|iReg[9], CPU_ON_DE0, 1
instance = comp, \cpuC|Equal1~2 , cpuC|Equal1~2, CPU_ON_DE0, 1
instance = comp, \cpuC|Equal1~3 , cpuC|Equal1~3, CPU_ON_DE0, 1
instance = comp, \cpuC|state~31 , cpuC|state~31, CPU_ON_DE0, 1
instance = comp, \cpuC|state~35 , cpuC|state~35, CPU_ON_DE0, 1
instance = comp, \cpuC|state~56 , cpuC|state~56, CPU_ON_DE0, 1
instance = comp, \cpuC|state~57 , cpuC|state~57, CPU_ON_DE0, 1
instance = comp, \cpuC|state~58 , cpuC|state~58, CPU_ON_DE0, 1
instance = comp, \cpuC|state.halt , cpuC|state.halt, CPU_ON_DE0, 1
instance = comp, \cpuC|state~33 , cpuC|state~33, CPU_ON_DE0, 1
instance = comp, \cpuC|state~34 , cpuC|state~34, CPU_ON_DE0, 1
instance = comp, \cpuC|state~39 , cpuC|state~39, CPU_ON_DE0, 1
instance = comp, \cpuC|state~48 , cpuC|state~48, CPU_ON_DE0, 1
instance = comp, \cpuC|state.fetch , cpuC|state.fetch, CPU_ON_DE0, 1
instance = comp, \cpuC|state~36 , cpuC|state~36, CPU_ON_DE0, 1
instance = comp, \cpuC|state~41 , cpuC|state~41, CPU_ON_DE0, 1
instance = comp, \cpuC|state~44 , cpuC|state~44, CPU_ON_DE0, 1
instance = comp, \cpuC|state~45 , cpuC|state~45, CPU_ON_DE0, 1
instance = comp, \cpuC|state.iload , cpuC|state.iload, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector76~1 , cpuC|Selector76~1, CPU_ON_DE0, 1
instance = comp, \cpuC|m_en~0 , cpuC|m_en~0, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector76~2 , cpuC|Selector76~2, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector76~3 , cpuC|Selector76~3, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector76~4 , cpuC|Selector76~4, CPU_ON_DE0, 1
instance = comp, \cpuC|m_en , cpuC|m_en, CPU_ON_DE0, 1
instance = comp, \ramC|process_0~0 , ramC|process_0~0, CPU_ON_DE0, 1
instance = comp, \ramC|Decoder0~11 , ramC|Decoder0~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][0]~49 , ramC|ram[50][0]~49, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][8] , ramC|ram[50][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][8] , ramC|ram[19][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][8] , ramC|ram[18][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~0 , ramC|Mux7~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][8] , ramC|ram[51][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~1 , ramC|Mux7~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][8] , ramC|ram[52][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][8] , ramC|ram[21][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][8] , ramC|ram[20][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~2 , ramC|Mux7~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][8] , ramC|ram[53][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~3 , ramC|Mux7~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][8] , ramC|ram[48][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][8] , ramC|ram[17][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][8] , ramC|ram[16][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~4 , ramC|Mux7~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][8] , ramC|ram[49][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~5 , ramC|Mux7~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~6 , ramC|Mux7~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][8] , ramC|ram[54][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][8] , ramC|ram[23][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][8] , ramC|ram[22][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~7 , ramC|Mux7~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][8] , ramC|ram[55][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~8 , ramC|Mux7~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~9 , ramC|Mux7~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][8] , ramC|ram[44][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][8] , ramC|ram[14][8], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[8]~en , cpuC|dBus[8]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[8]~60 , ramC|dBus[8]~60, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][8] , ramC|ram[12][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~10 , ramC|Mux7~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][8] , ramC|ram[46][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~11 , ramC|Mux7~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][8] , ramC|ram[41][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][8] , ramC|ram[11][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][8] , ramC|ram[9][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~12 , ramC|Mux7~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][8] , ramC|ram[43][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~13 , ramC|Mux7~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][8] , ramC|ram[40][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][8] , ramC|ram[10][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][8] , ramC|ram[8][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~14 , ramC|Mux7~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][8] , ramC|ram[42][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~15 , ramC|Mux7~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~16 , ramC|Mux7~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][8] , ramC|ram[45][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][8] , ramC|ram[15][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][8] , ramC|ram[13][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~17 , ramC|Mux7~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][8] , ramC|ram[47][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~18 , ramC|Mux7~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~19 , ramC|Mux7~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][8] , ramC|ram[33][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][8] , ramC|ram[5][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][8] , ramC|ram[1][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~20 , ramC|Mux7~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][8] , ramC|ram[37][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~21 , ramC|Mux7~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][8] , ramC|ram[34][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][8] , ramC|ram[6][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][8] , ramC|ram[2][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~22 , ramC|Mux7~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][8] , ramC|ram[38][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~23 , ramC|Mux7~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][8] , ramC|ram[32][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][8] , ramC|ram[4][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][8] , ramC|ram[0][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~24 , ramC|Mux7~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][8] , ramC|ram[36][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~25 , ramC|Mux7~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~26 , ramC|Mux7~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][8] , ramC|ram[35][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][8] , ramC|ram[7][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][8] , ramC|ram[3][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~27 , ramC|Mux7~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][8] , ramC|ram[39][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~28 , ramC|Mux7~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~29 , ramC|Mux7~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~30 , ramC|Mux7~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][8] , ramC|ram[57][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][8] , ramC|ram[29][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][8] , ramC|ram[25][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~31 , ramC|Mux7~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][8] , ramC|ram[61][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~32 , ramC|Mux7~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][8] , ramC|ram[58][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][8] , ramC|ram[30][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][8] , ramC|ram[26][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~33 , ramC|Mux7~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][8] , ramC|ram[62][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~34 , ramC|Mux7~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][8] , ramC|ram[56][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][8] , ramC|ram[28][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][8] , ramC|ram[24][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~35 , ramC|Mux7~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][8] , ramC|ram[60][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~36 , ramC|Mux7~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~37 , ramC|Mux7~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][8] , ramC|ram[59][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][8] , ramC|ram[31][8], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][8] , ramC|ram[27][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~38 , ramC|Mux7~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][8] , ramC|ram[63][8], CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~39 , ramC|Mux7~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~40 , ramC|Mux7~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux7~41 , ramC|Mux7~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[8]~25 , ramC|dBus[8]~25, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~10 , cpuC|iar~10, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[8] , cpuC|iReg[8], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~16 , cpuC|Add1~16, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~21 , cpuC|acc~21, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~24 , cpuC|Add0~24, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~26 , cpuC|Add0~26, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~22 , cpuC|acc~22, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[8] , cpuC|acc[8], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~18 , cpuC|Add1~18, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~23 , cpuC|acc~23, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~27 , cpuC|Add0~27, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~29 , cpuC|Add0~29, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~24 , cpuC|acc~24, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[9] , cpuC|acc[9], CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~30 , cpuC|Add0~30, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~33 , cpuC|Add0~33, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~36 , cpuC|Add0~36, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~39 , cpuC|Add0~39, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~42 , cpuC|Add0~42, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~45 , cpuC|Add0~45, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~36 , cpuC|acc~36, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~37 , cpuC|acc~37, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[15] , cpuC|acc[15], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[15]~reg0 , cpuC|dBus[15]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][15] , ramC|ram[28][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][15] , ramC|ram[22][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][15] , ramC|ram[20][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~0 , ramC|Mux0~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][15] , ramC|ram[30][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~1 , ramC|Mux0~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][15] , ramC|ram[25][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][15] , ramC|ram[19][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][15] , ramC|ram[17][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~2 , ramC|Mux0~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][15] , ramC|ram[27][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~3 , ramC|Mux0~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][15] , ramC|ram[24][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][15] , ramC|ram[18][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][15] , ramC|ram[16][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~4 , ramC|Mux0~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][15] , ramC|ram[26][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~5 , ramC|Mux0~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~6 , ramC|Mux0~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][15] , ramC|ram[29][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][15] , ramC|ram[23][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][15] , ramC|ram[21][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~7 , ramC|Mux0~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][15] , ramC|ram[31][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~8 , ramC|Mux0~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~9 , ramC|Mux0~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][15] , ramC|ram[41][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][15] , ramC|ram[37][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][15] , ramC|ram[33][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~10 , ramC|Mux0~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][15] , ramC|ram[45][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~11 , ramC|Mux0~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][15] , ramC|ram[42][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][15] , ramC|ram[38][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][15] , ramC|ram[34][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~12 , ramC|Mux0~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][15] , ramC|ram[46][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~13 , ramC|Mux0~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][15] , ramC|ram[40][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][15] , ramC|ram[36][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][15] , ramC|ram[32][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~14 , ramC|Mux0~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][15] , ramC|ram[44][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~15 , ramC|Mux0~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~16 , ramC|Mux0~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][15] , ramC|ram[43][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][15] , ramC|ram[39][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][15] , ramC|ram[35][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~17 , ramC|Mux0~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][15] , ramC|ram[47][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~18 , ramC|Mux0~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~19 , ramC|Mux0~19, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[15]~en , cpuC|dBus[15]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[15]~67 , ramC|dBus[15]~67, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][15] , ramC|ram[10][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][15] , ramC|ram[3][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][15] , ramC|ram[2][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~20 , ramC|Mux0~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][15] , ramC|ram[11][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~21 , ramC|Mux0~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][15] , ramC|ram[12][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][15] , ramC|ram[5][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][15] , ramC|ram[4][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~22 , ramC|Mux0~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][15] , ramC|ram[13][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~23 , ramC|Mux0~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][15] , ramC|ram[8][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][15] , ramC|ram[1][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][15] , ramC|ram[0][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~24 , ramC|Mux0~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][15] , ramC|ram[9][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~25 , ramC|Mux0~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~26 , ramC|Mux0~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][15] , ramC|ram[14][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][15] , ramC|ram[7][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][15] , ramC|ram[6][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~27 , ramC|Mux0~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][15] , ramC|ram[15][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~28 , ramC|Mux0~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~29 , ramC|Mux0~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~30 , ramC|Mux0~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][15] , ramC|ram[58][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][15] , ramC|ram[51][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][15] , ramC|ram[50][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~31 , ramC|Mux0~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][15] , ramC|ram[59][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~32 , ramC|Mux0~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][15] , ramC|ram[60][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][15] , ramC|ram[53][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][15] , ramC|ram[52][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~33 , ramC|Mux0~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][15] , ramC|ram[61][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~34 , ramC|Mux0~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][15] , ramC|ram[56][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][15] , ramC|ram[49][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][15] , ramC|ram[48][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~35 , ramC|Mux0~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][15] , ramC|ram[57][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~36 , ramC|Mux0~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~37 , ramC|Mux0~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][15] , ramC|ram[62][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][15] , ramC|ram[55][15], CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][15] , ramC|ram[54][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~38 , ramC|Mux0~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][15] , ramC|ram[63][15], CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~39 , ramC|Mux0~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~40 , ramC|Mux0~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux0~41 , ramC|Mux0~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[15]~33 , ramC|dBus[15]~33, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~17 , cpuC|iar~17, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[15] , cpuC|iReg[15], CPU_ON_DE0, 1
instance = comp, \cpuC|state~29 , cpuC|state~29, CPU_ON_DE0, 1
instance = comp, \cpuC|state~30 , cpuC|state~30, CPU_ON_DE0, 1
instance = comp, \cpuC|state~40 , cpuC|state~40, CPU_ON_DE0, 1
instance = comp, \cpuC|state.negate , cpuC|state.negate, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3]~1 , cpuC|acc[3]~1, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~31 , cpuC|acc~31, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~41 , cpuC|Add0~41, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~32 , cpuC|acc~32, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[13] , cpuC|acc[13], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[13]~reg0 , cpuC|dBus[13]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][13] , ramC|ram[49][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][13] , ramC|ram[37][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][13] , ramC|ram[33][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~0 , ramC|Mux2~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][13] , ramC|ram[53][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~1 , ramC|Mux2~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][13] , ramC|ram[50][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][13] , ramC|ram[38][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][13] , ramC|ram[34][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~2 , ramC|Mux2~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][13] , ramC|ram[54][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~3 , ramC|Mux2~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][13] , ramC|ram[48][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][13] , ramC|ram[36][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][13] , ramC|ram[32][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~4 , ramC|Mux2~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][13] , ramC|ram[52][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~5 , ramC|Mux2~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~6 , ramC|Mux2~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][13] , ramC|ram[51][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][13] , ramC|ram[39][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][13] , ramC|ram[35][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~7 , ramC|Mux2~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][13] , ramC|ram[55][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~8 , ramC|Mux2~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~9 , ramC|Mux2~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][13] , ramC|ram[26][13], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[13]~en , cpuC|dBus[13]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[13]~65 , ramC|dBus[13]~65, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][13] , ramC|ram[11][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][13] , ramC|ram[10][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~10 , ramC|Mux2~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][13] , ramC|ram[27][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~11 , ramC|Mux2~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][13] , ramC|ram[28][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][13] , ramC|ram[13][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][13] , ramC|ram[12][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~12 , ramC|Mux2~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][13] , ramC|ram[29][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~13 , ramC|Mux2~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][13] , ramC|ram[24][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][13] , ramC|ram[9][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][13] , ramC|ram[8][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~14 , ramC|Mux2~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][13] , ramC|ram[25][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~15 , ramC|Mux2~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~16 , ramC|Mux2~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][13] , ramC|ram[30][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][13] , ramC|ram[15][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][13] , ramC|ram[14][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~17 , ramC|Mux2~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][13] , ramC|ram[31][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~18 , ramC|Mux2~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~19 , ramC|Mux2~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][13] , ramC|ram[20][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][13] , ramC|ram[6][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][13] , ramC|ram[4][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~20 , ramC|Mux2~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][13] , ramC|ram[22][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~21 , ramC|Mux2~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][13] , ramC|ram[17][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][13] , ramC|ram[3][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][13] , ramC|ram[1][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~22 , ramC|Mux2~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][13] , ramC|ram[19][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~23 , ramC|Mux2~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][13] , ramC|ram[16][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][13] , ramC|ram[2][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][13] , ramC|ram[0][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~24 , ramC|Mux2~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][13] , ramC|ram[18][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~25 , ramC|Mux2~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~26 , ramC|Mux2~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][13] , ramC|ram[21][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][13] , ramC|ram[7][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][13] , ramC|ram[5][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~27 , ramC|Mux2~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][13] , ramC|ram[23][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~28 , ramC|Mux2~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~29 , ramC|Mux2~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~30 , ramC|Mux2~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][13] , ramC|ram[60][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][13] , ramC|ram[46][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][13] , ramC|ram[44][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~31 , ramC|Mux2~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][13] , ramC|ram[62][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~32 , ramC|Mux2~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][13] , ramC|ram[57][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][13] , ramC|ram[43][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][13] , ramC|ram[41][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~33 , ramC|Mux2~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][13] , ramC|ram[59][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~34 , ramC|Mux2~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][13] , ramC|ram[56][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][13] , ramC|ram[42][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][13] , ramC|ram[40][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~35 , ramC|Mux2~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][13] , ramC|ram[58][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~36 , ramC|Mux2~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~37 , ramC|Mux2~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][13] , ramC|ram[61][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][13] , ramC|ram[47][13], CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][13] , ramC|ram[45][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~38 , ramC|Mux2~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][13] , ramC|ram[63][13], CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~39 , ramC|Mux2~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~40 , ramC|Mux2~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux2~41 , ramC|Mux2~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[13]~30 , ramC|dBus[13]~30, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~15 , cpuC|iar~15, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[13] , cpuC|iReg[13], CPU_ON_DE0, 1
instance = comp, \cpuC|state~28 , cpuC|state~28, CPU_ON_DE0, 1
instance = comp, \cpuC|state~38 , cpuC|state~38, CPU_ON_DE0, 1
instance = comp, \cpuC|state.add , cpuC|state.add, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[3]~0 , cpuC|acc[3]~0, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~29 , cpuC|acc~29, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~38 , cpuC|Add0~38, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~30 , cpuC|acc~30, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[12] , cpuC|acc[12], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[12]~reg0 , cpuC|dBus[12]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][12] , ramC|ram[28][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][12] , ramC|ram[22][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][12] , ramC|ram[20][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~0 , ramC|Mux3~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][12] , ramC|ram[30][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~1 , ramC|Mux3~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][12] , ramC|ram[25][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][12] , ramC|ram[19][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][12] , ramC|ram[17][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~2 , ramC|Mux3~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][12] , ramC|ram[27][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~3 , ramC|Mux3~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][12] , ramC|ram[24][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][12] , ramC|ram[18][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][12] , ramC|ram[16][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~4 , ramC|Mux3~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][12] , ramC|ram[26][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~5 , ramC|Mux3~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~6 , ramC|Mux3~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][12] , ramC|ram[29][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][12] , ramC|ram[23][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][12] , ramC|ram[21][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~7 , ramC|Mux3~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][12] , ramC|ram[31][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~8 , ramC|Mux3~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~9 , ramC|Mux3~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][12] , ramC|ram[41][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][12] , ramC|ram[37][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][12] , ramC|ram[33][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~10 , ramC|Mux3~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][12] , ramC|ram[45][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~11 , ramC|Mux3~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][12] , ramC|ram[42][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][12] , ramC|ram[38][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][12] , ramC|ram[34][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~12 , ramC|Mux3~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][12] , ramC|ram[46][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~13 , ramC|Mux3~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][12] , ramC|ram[40][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][12] , ramC|ram[36][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][12] , ramC|ram[32][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~14 , ramC|Mux3~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][12] , ramC|ram[44][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~15 , ramC|Mux3~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~16 , ramC|Mux3~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][12] , ramC|ram[43][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][12] , ramC|ram[39][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][12] , ramC|ram[35][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~17 , ramC|Mux3~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][12] , ramC|ram[47][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~18 , ramC|Mux3~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~19 , ramC|Mux3~19, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[12]~en , cpuC|dBus[12]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[12]~64 , ramC|dBus[12]~64, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][12] , ramC|ram[10][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][12] , ramC|ram[3][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][12] , ramC|ram[2][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~20 , ramC|Mux3~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][12] , ramC|ram[11][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~21 , ramC|Mux3~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][12] , ramC|ram[12][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][12] , ramC|ram[5][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][12] , ramC|ram[4][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~22 , ramC|Mux3~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][12] , ramC|ram[13][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~23 , ramC|Mux3~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][12] , ramC|ram[8][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][12] , ramC|ram[1][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][12] , ramC|ram[0][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~24 , ramC|Mux3~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][12] , ramC|ram[9][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~25 , ramC|Mux3~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~26 , ramC|Mux3~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][12] , ramC|ram[14][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][12] , ramC|ram[7][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][12] , ramC|ram[6][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~27 , ramC|Mux3~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][12] , ramC|ram[15][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~28 , ramC|Mux3~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~29 , ramC|Mux3~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~30 , ramC|Mux3~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][12] , ramC|ram[58][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][12] , ramC|ram[51][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][12] , ramC|ram[50][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~31 , ramC|Mux3~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][12] , ramC|ram[59][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~32 , ramC|Mux3~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][12] , ramC|ram[60][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][12] , ramC|ram[53][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][12] , ramC|ram[52][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~33 , ramC|Mux3~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][12] , ramC|ram[61][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~34 , ramC|Mux3~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][12] , ramC|ram[56][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][12] , ramC|ram[49][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][12] , ramC|ram[48][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~35 , ramC|Mux3~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][12] , ramC|ram[57][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~36 , ramC|Mux3~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~37 , ramC|Mux3~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][12] , ramC|ram[62][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][12] , ramC|ram[55][12], CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][12] , ramC|ram[54][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~38 , ramC|Mux3~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][12] , ramC|ram[63][12], CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~39 , ramC|Mux3~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~40 , ramC|Mux3~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux3~41 , ramC|Mux3~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[12]~29 , ramC|dBus[12]~29, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~14 , cpuC|iar~14, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[12] , cpuC|iReg[12], CPU_ON_DE0, 1
instance = comp, \cpuC|state~46 , cpuC|state~46, CPU_ON_DE0, 1
instance = comp, \cpuC|state~47 , cpuC|state~47, CPU_ON_DE0, 1
instance = comp, \cpuC|state.istore , cpuC|state.istore, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[2]~0 , cpuC|dBus[2]~0, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[2]~1 , cpuC|dBus[2]~1, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[10]~reg0 , cpuC|dBus[10]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][10] , ramC|ram[49][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][10] , ramC|ram[37][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][10] , ramC|ram[33][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~0 , ramC|Mux5~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][10] , ramC|ram[53][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~1 , ramC|Mux5~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][10] , ramC|ram[50][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][10] , ramC|ram[38][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][10] , ramC|ram[34][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~2 , ramC|Mux5~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][10] , ramC|ram[54][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~3 , ramC|Mux5~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][10] , ramC|ram[48][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][10] , ramC|ram[32][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][10] , ramC|ram[52][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][10] , ramC|ram[36][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~4 , ramC|Mux5~4, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~5 , ramC|Mux5~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~6 , ramC|Mux5~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][10] , ramC|ram[51][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][10] , ramC|ram[39][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][10] , ramC|ram[35][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~7 , ramC|Mux5~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][10] , ramC|ram[55][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~8 , ramC|Mux5~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~9 , ramC|Mux5~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][10] , ramC|ram[26][10], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[10]~en , cpuC|dBus[10]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[10]~62 , ramC|dBus[10]~62, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][10] , ramC|ram[11][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][10] , ramC|ram[10][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~10 , ramC|Mux5~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][10] , ramC|ram[27][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~11 , ramC|Mux5~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][10] , ramC|ram[28][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][10] , ramC|ram[13][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][10] , ramC|ram[12][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~12 , ramC|Mux5~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][10] , ramC|ram[29][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~13 , ramC|Mux5~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][10] , ramC|ram[24][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][10] , ramC|ram[9][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][10] , ramC|ram[8][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~14 , ramC|Mux5~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][10] , ramC|ram[25][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~15 , ramC|Mux5~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~16 , ramC|Mux5~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][10] , ramC|ram[30][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][10] , ramC|ram[15][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][10] , ramC|ram[14][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~17 , ramC|Mux5~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][10] , ramC|ram[31][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~18 , ramC|Mux5~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~19 , ramC|Mux5~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][10] , ramC|ram[20][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][10] , ramC|ram[6][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][10] , ramC|ram[4][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~20 , ramC|Mux5~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][10] , ramC|ram[22][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~21 , ramC|Mux5~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][10] , ramC|ram[17][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][10] , ramC|ram[3][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][10] , ramC|ram[1][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~22 , ramC|Mux5~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][10] , ramC|ram[19][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~23 , ramC|Mux5~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][10] , ramC|ram[16][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][10] , ramC|ram[2][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][10] , ramC|ram[0][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~24 , ramC|Mux5~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][10] , ramC|ram[18][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~25 , ramC|Mux5~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~26 , ramC|Mux5~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][10] , ramC|ram[21][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][10] , ramC|ram[7][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][10] , ramC|ram[5][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~27 , ramC|Mux5~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][10] , ramC|ram[23][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~28 , ramC|Mux5~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~29 , ramC|Mux5~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~30 , ramC|Mux5~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][10] , ramC|ram[60][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][10] , ramC|ram[46][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][10] , ramC|ram[44][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~31 , ramC|Mux5~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][10] , ramC|ram[62][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~32 , ramC|Mux5~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][10] , ramC|ram[57][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][10] , ramC|ram[43][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][10] , ramC|ram[41][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~33 , ramC|Mux5~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][10] , ramC|ram[59][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~34 , ramC|Mux5~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][10] , ramC|ram[56][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][10] , ramC|ram[42][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][10] , ramC|ram[40][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~35 , ramC|Mux5~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][10] , ramC|ram[58][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~36 , ramC|Mux5~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~37 , ramC|Mux5~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][10] , ramC|ram[61][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][10] , ramC|ram[47][10], CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][10] , ramC|ram[45][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~38 , ramC|Mux5~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][10] , ramC|ram[63][10], CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~39 , ramC|Mux5~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~40 , ramC|Mux5~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux5~41 , ramC|Mux5~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[10]~27 , ramC|dBus[10]~27, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~12 , cpuC|iar~12, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[10] , cpuC|iReg[10], CPU_ON_DE0, 1
instance = comp, \cpuC|Add1~20 , cpuC|Add1~20, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~25 , cpuC|acc~25, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~32 , cpuC|Add0~32, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~26 , cpuC|acc~26, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[10] , cpuC|acc[10], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~27 , cpuC|acc~27, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~35 , cpuC|Add0~35, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~28 , cpuC|acc~28, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[11] , cpuC|acc[11], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[11]~reg0 , cpuC|dBus[11]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][11] , ramC|ram[50][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][11] , ramC|ram[19][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][11] , ramC|ram[18][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~0 , ramC|Mux4~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][11] , ramC|ram[51][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~1 , ramC|Mux4~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][11] , ramC|ram[52][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][11] , ramC|ram[21][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][11] , ramC|ram[20][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~2 , ramC|Mux4~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][11] , ramC|ram[53][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~3 , ramC|Mux4~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][11] , ramC|ram[48][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][11] , ramC|ram[17][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][11] , ramC|ram[16][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~4 , ramC|Mux4~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][11] , ramC|ram[49][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~5 , ramC|Mux4~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~6 , ramC|Mux4~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][11] , ramC|ram[54][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][11] , ramC|ram[23][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][11] , ramC|ram[22][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~7 , ramC|Mux4~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][11] , ramC|ram[55][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~8 , ramC|Mux4~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~9 , ramC|Mux4~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][11] , ramC|ram[44][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][11] , ramC|ram[14][11], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[11]~en , cpuC|dBus[11]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[11]~63 , ramC|dBus[11]~63, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][11] , ramC|ram[12][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~10 , ramC|Mux4~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][11] , ramC|ram[46][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~11 , ramC|Mux4~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][11] , ramC|ram[41][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][11] , ramC|ram[11][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][11] , ramC|ram[9][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~12 , ramC|Mux4~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][11] , ramC|ram[43][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~13 , ramC|Mux4~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][11] , ramC|ram[40][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][11] , ramC|ram[10][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][11] , ramC|ram[8][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~14 , ramC|Mux4~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][11] , ramC|ram[42][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~15 , ramC|Mux4~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~16 , ramC|Mux4~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][11] , ramC|ram[45][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][11] , ramC|ram[15][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][11] , ramC|ram[13][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~17 , ramC|Mux4~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][11] , ramC|ram[47][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~18 , ramC|Mux4~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~19 , ramC|Mux4~19, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][11] , ramC|ram[33][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][11] , ramC|ram[5][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][11] , ramC|ram[1][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~20 , ramC|Mux4~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][11] , ramC|ram[37][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~21 , ramC|Mux4~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][11] , ramC|ram[34][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][11] , ramC|ram[6][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][11] , ramC|ram[2][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~22 , ramC|Mux4~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][11] , ramC|ram[38][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~23 , ramC|Mux4~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][11] , ramC|ram[32][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][11] , ramC|ram[4][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][11] , ramC|ram[0][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~24 , ramC|Mux4~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][11] , ramC|ram[36][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~25 , ramC|Mux4~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~26 , ramC|Mux4~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][11] , ramC|ram[35][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][11] , ramC|ram[7][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][11] , ramC|ram[3][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~27 , ramC|Mux4~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][11] , ramC|ram[39][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~28 , ramC|Mux4~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~29 , ramC|Mux4~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~30 , ramC|Mux4~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][11] , ramC|ram[57][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][11] , ramC|ram[29][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][11] , ramC|ram[25][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~31 , ramC|Mux4~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][11] , ramC|ram[61][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~32 , ramC|Mux4~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][11] , ramC|ram[58][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][11] , ramC|ram[30][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][11] , ramC|ram[26][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~33 , ramC|Mux4~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][11] , ramC|ram[62][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~34 , ramC|Mux4~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][11] , ramC|ram[56][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][11] , ramC|ram[28][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][11] , ramC|ram[24][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~35 , ramC|Mux4~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][11] , ramC|ram[60][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~36 , ramC|Mux4~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~37 , ramC|Mux4~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][11] , ramC|ram[59][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][11] , ramC|ram[31][11], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][11] , ramC|ram[27][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~38 , ramC|Mux4~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][11] , ramC|ram[63][11], CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~39 , ramC|Mux4~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~40 , ramC|Mux4~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux4~41 , ramC|Mux4~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[11]~28 , ramC|dBus[11]~28, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~13 , cpuC|iar~13, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[11] , cpuC|iReg[11], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~33 , cpuC|acc~33, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~44 , cpuC|Add0~44, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~34 , cpuC|acc~34, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[14] , cpuC|acc[14], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[14]~reg0 , cpuC|dBus[14]~reg0, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[14]~en , cpuC|dBus[14]~en, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][14] , ramC|ram[44][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][14] , ramC|ram[14][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][14] , ramC|ram[50][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][14] , ramC|ram[19][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][14] , ramC|ram[18][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~31 , ramC|Mux1~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][14] , ramC|ram[51][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~32 , ramC|Mux1~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][14] , ramC|ram[52][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][14] , ramC|ram[21][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][14] , ramC|ram[20][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~33 , ramC|Mux1~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][14] , ramC|ram[53][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~34 , ramC|Mux1~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][14] , ramC|ram[48][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][14] , ramC|ram[17][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][14] , ramC|ram[16][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~35 , ramC|Mux1~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][14] , ramC|ram[49][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~36 , ramC|Mux1~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~37 , ramC|Mux1~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][14] , ramC|ram[54][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][14] , ramC|ram[23][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][14] , ramC|ram[22][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~38 , ramC|Mux1~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][14] , ramC|ram[55][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~39 , ramC|Mux1~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~40 , ramC|Mux1~40, CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][14] , ramC|ram[57][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][14] , ramC|ram[29][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][14] , ramC|ram[25][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~21 , ramC|Mux1~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][14] , ramC|ram[61][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~22 , ramC|Mux1~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][14] , ramC|ram[58][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][14] , ramC|ram[30][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][14] , ramC|ram[26][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~23 , ramC|Mux1~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][14] , ramC|ram[62][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~24 , ramC|Mux1~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][14] , ramC|ram[56][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][14] , ramC|ram[28][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][14] , ramC|ram[24][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~25 , ramC|Mux1~25, CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][14] , ramC|ram[60][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~26 , ramC|Mux1~26, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~27 , ramC|Mux1~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][14] , ramC|ram[59][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][14] , ramC|ram[31][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][14] , ramC|ram[27][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~28 , ramC|Mux1~28, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][14] , ramC|ram[63][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~29 , ramC|Mux1~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~30 , ramC|Mux1~30, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~41 , ramC|Mux1~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[14]~66 , ramC|dBus[14]~66, CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][14] , ramC|ram[12][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~0 , ramC|Mux1~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][14] , ramC|ram[46][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~1 , ramC|Mux1~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][14] , ramC|ram[41][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][14] , ramC|ram[11][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][14] , ramC|ram[9][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~2 , ramC|Mux1~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][14] , ramC|ram[43][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~3 , ramC|Mux1~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][14] , ramC|ram[40][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][14] , ramC|ram[10][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][14] , ramC|ram[8][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~4 , ramC|Mux1~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][14] , ramC|ram[42][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~5 , ramC|Mux1~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~6 , ramC|Mux1~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][14] , ramC|ram[45][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][14] , ramC|ram[15][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][14] , ramC|ram[13][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~7 , ramC|Mux1~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][14] , ramC|ram[47][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~8 , ramC|Mux1~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~9 , ramC|Mux1~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][14] , ramC|ram[33][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][14] , ramC|ram[5][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][14] , ramC|ram[1][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~10 , ramC|Mux1~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][14] , ramC|ram[37][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~11 , ramC|Mux1~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][14] , ramC|ram[34][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][14] , ramC|ram[6][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][14] , ramC|ram[2][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~12 , ramC|Mux1~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][14] , ramC|ram[38][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~13 , ramC|Mux1~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][14] , ramC|ram[32][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][14] , ramC|ram[4][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][14] , ramC|ram[0][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~14 , ramC|Mux1~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][14] , ramC|ram[36][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~15 , ramC|Mux1~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~16 , ramC|Mux1~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][14] , ramC|ram[35][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][14] , ramC|ram[7][14], CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][14] , ramC|ram[3][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~17 , ramC|Mux1~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][14] , ramC|ram[39][14], CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~18 , ramC|Mux1~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~19 , ramC|Mux1~19, CPU_ON_DE0, 1
instance = comp, \ramC|Mux1~20 , ramC|Mux1~20, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[14]~31 , ramC|dBus[14]~31, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[14]~32 , ramC|dBus[14]~32, CPU_ON_DE0, 1
instance = comp, \cpuC|iar~16 , cpuC|iar~16, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[14] , cpuC|iReg[14], CPU_ON_DE0, 1
instance = comp, \cpuC|state~42 , cpuC|state~42, CPU_ON_DE0, 1
instance = comp, \cpuC|state~43 , cpuC|state~43, CPU_ON_DE0, 1
instance = comp, \cpuC|state.dstore , cpuC|state.dstore, CPU_ON_DE0, 1
instance = comp, \cpuC|WideOr1~0 , cpuC|WideOr1~0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~14 , cpuC|tick~14, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t2 , cpuC|tick.t2, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector22~0 , cpuC|Selector22~0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t3 , cpuC|tick.t3, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~15 , cpuC|tick~15, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t4 , cpuC|tick.t4, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector24~0 , cpuC|Selector24~0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t5 , cpuC|tick.t5, CPU_ON_DE0, 1
instance = comp, \cpuC|Selector25~0 , cpuC|Selector25~0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t6 , cpuC|tick.t6, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~20 , cpuC|tick~20, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t7 , cpuC|tick.t7, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~16 , cpuC|tick~16, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~17 , cpuC|tick~17, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~18 , cpuC|tick~18, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t0 , cpuC|tick.t0, CPU_ON_DE0, 1
instance = comp, \cpuC|tick~19 , cpuC|tick~19, CPU_ON_DE0, 1
instance = comp, \cpuC|tick.t1 , cpuC|tick.t1, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[10]~0 , cpuC|iReg[10]~0, CPU_ON_DE0, 1
instance = comp, \cpuC|iReg[0] , cpuC|iReg[0], CPU_ON_DE0, 1
instance = comp, \cpuC|acc~2 , cpuC|acc~2, CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~2 , cpuC|Add0~2, CPU_ON_DE0, 1
instance = comp, \cpuC|acc~3 , cpuC|acc~3, CPU_ON_DE0, 1
instance = comp, \cpuC|acc[0] , cpuC|acc[0], CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[0]~reg0 , cpuC|dBus[0]~reg0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[28][0] , ramC|ram[28][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[26][0] , ramC|ram[26][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[24][0] , ramC|ram[24][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~0 , ramC|Mux15~0, CPU_ON_DE0, 1
instance = comp, \ramC|ram[30][0] , ramC|ram[30][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~1 , ramC|Mux15~1, CPU_ON_DE0, 1
instance = comp, \ramC|ram[21][0] , ramC|ram[21][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[19][0] , ramC|ram[19][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[17][0] , ramC|ram[17][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~2 , ramC|Mux15~2, CPU_ON_DE0, 1
instance = comp, \ramC|ram[23][0] , ramC|ram[23][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~3 , ramC|Mux15~3, CPU_ON_DE0, 1
instance = comp, \ramC|ram[20][0] , ramC|ram[20][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[18][0] , ramC|ram[18][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[16][0] , ramC|ram[16][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~4 , ramC|Mux15~4, CPU_ON_DE0, 1
instance = comp, \ramC|ram[22][0] , ramC|ram[22][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~5 , ramC|Mux15~5, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~6 , ramC|Mux15~6, CPU_ON_DE0, 1
instance = comp, \ramC|ram[29][0] , ramC|ram[29][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[27][0] , ramC|ram[27][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[25][0] , ramC|ram[25][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~7 , ramC|Mux15~7, CPU_ON_DE0, 1
instance = comp, \ramC|ram[31][0] , ramC|ram[31][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~8 , ramC|Mux15~8, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~9 , ramC|Mux15~9, CPU_ON_DE0, 1
instance = comp, \ramC|ram[44][0] , ramC|ram[44][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[41][0] , ramC|ram[41][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[40][0] , ramC|ram[40][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~10 , ramC|Mux15~10, CPU_ON_DE0, 1
instance = comp, \ramC|ram[45][0] , ramC|ram[45][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~11 , ramC|Mux15~11, CPU_ON_DE0, 1
instance = comp, \ramC|ram[35][0] , ramC|ram[35][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[38][0] , ramC|ram[38][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[34][0] , ramC|ram[34][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~12 , ramC|Mux15~12, CPU_ON_DE0, 1
instance = comp, \ramC|ram[39][0] , ramC|ram[39][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~13 , ramC|Mux15~13, CPU_ON_DE0, 1
instance = comp, \ramC|ram[33][0] , ramC|ram[33][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[36][0] , ramC|ram[36][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[32][0] , ramC|ram[32][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~14 , ramC|Mux15~14, CPU_ON_DE0, 1
instance = comp, \ramC|ram[37][0] , ramC|ram[37][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~15 , ramC|Mux15~15, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~16 , ramC|Mux15~16, CPU_ON_DE0, 1
instance = comp, \ramC|ram[43][0] , ramC|ram[43][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[46][0] , ramC|ram[46][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[42][0] , ramC|ram[42][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~17 , ramC|Mux15~17, CPU_ON_DE0, 1
instance = comp, \ramC|ram[47][0] , ramC|ram[47][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~18 , ramC|Mux15~18, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~19 , ramC|Mux15~19, CPU_ON_DE0, 1
instance = comp, \cpuC|dBus[0]~en , cpuC|dBus[0]~en, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[0]~52 , ramC|dBus[0]~52, CPU_ON_DE0, 1
instance = comp, \ramC|ram[10][0] , ramC|ram[10][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[9][0] , ramC|ram[9][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[8][0] , ramC|ram[8][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~20 , ramC|Mux15~20, CPU_ON_DE0, 1
instance = comp, \ramC|ram[11][0] , ramC|ram[11][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~21 , ramC|Mux15~21, CPU_ON_DE0, 1
instance = comp, \ramC|ram[5][0] , ramC|ram[5][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[6][0] , ramC|ram[6][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[4][0] , ramC|ram[4][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~22 , ramC|Mux15~22, CPU_ON_DE0, 1
instance = comp, \ramC|ram[7][0] , ramC|ram[7][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~23 , ramC|Mux15~23, CPU_ON_DE0, 1
instance = comp, \ramC|ram[2][0] , ramC|ram[2][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[1][0] , ramC|ram[1][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[0][0] , ramC|ram[0][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~24 , ramC|Mux15~24, CPU_ON_DE0, 1
instance = comp, \ramC|ram[3][0] , ramC|ram[3][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~25 , ramC|Mux15~25, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~26 , ramC|Mux15~26, CPU_ON_DE0, 1
instance = comp, \ramC|ram[13][0] , ramC|ram[13][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[14][0] , ramC|ram[14][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[12][0] , ramC|ram[12][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~27 , ramC|Mux15~27, CPU_ON_DE0, 1
instance = comp, \ramC|ram[15][0] , ramC|ram[15][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~28 , ramC|Mux15~28, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~29 , ramC|Mux15~29, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~30 , ramC|Mux15~30, CPU_ON_DE0, 1
instance = comp, \ramC|ram[58][0] , ramC|ram[58][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[57][0] , ramC|ram[57][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[56][0] , ramC|ram[56][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~31 , ramC|Mux15~31, CPU_ON_DE0, 1
instance = comp, \ramC|ram[59][0] , ramC|ram[59][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~32 , ramC|Mux15~32, CPU_ON_DE0, 1
instance = comp, \ramC|ram[54][0] , ramC|ram[54][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[53][0] , ramC|ram[53][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[52][0] , ramC|ram[52][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~33 , ramC|Mux15~33, CPU_ON_DE0, 1
instance = comp, \ramC|ram[55][0] , ramC|ram[55][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~34 , ramC|Mux15~34, CPU_ON_DE0, 1
instance = comp, \ramC|ram[50][0] , ramC|ram[50][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[49][0] , ramC|ram[49][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[48][0] , ramC|ram[48][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~35 , ramC|Mux15~35, CPU_ON_DE0, 1
instance = comp, \ramC|ram[51][0] , ramC|ram[51][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~36 , ramC|Mux15~36, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~37 , ramC|Mux15~37, CPU_ON_DE0, 1
instance = comp, \ramC|ram[62][0] , ramC|ram[62][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[61][0] , ramC|ram[61][0], CPU_ON_DE0, 1
instance = comp, \ramC|ram[60][0] , ramC|ram[60][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~38 , ramC|Mux15~38, CPU_ON_DE0, 1
instance = comp, \ramC|ram[63][0] , ramC|ram[63][0], CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~39 , ramC|Mux15~39, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~40 , ramC|Mux15~40, CPU_ON_DE0, 1
instance = comp, \ramC|Mux15~41 , ramC|Mux15~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[0]~17 , ramC|dBus[0]~17, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[0]~34 , ramC|dBus[0]~34, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[1]~35 , ramC|dBus[1]~35, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[2]~36 , ramC|dBus[2]~36, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[3]~37 , ramC|dBus[3]~37, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[4]~38 , ramC|dBus[4]~38, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[5]~39 , ramC|dBus[5]~39, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[6]~40 , ramC|dBus[6]~40, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[7]~41 , ramC|dBus[7]~41, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[8]~42 , ramC|dBus[8]~42, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[9]~43 , ramC|dBus[9]~43, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[10]~44 , ramC|dBus[10]~44, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[11]~45 , ramC|dBus[11]~45, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[12]~46 , ramC|dBus[12]~46, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[13]~47 , ramC|dBus[13]~47, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[14]~48 , ramC|dBus[14]~48, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[14]~49 , ramC|dBus[14]~49, CPU_ON_DE0, 1
instance = comp, \ramC|dBus[15]~50 , ramC|dBus[15]~50, CPU_ON_DE0, 1
instance = comp, \cpuC|iar[6] , cpuC|iar[6], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[6]~6 , cpuC|aBus[6]~6, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~12 , cpuC|Add2~12, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~11 , cpuC|pc~11, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[6] , cpuC|pc[6], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[6] , cpuC|aBus[6], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[7] , cpuC|iar[7], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7]~7 , cpuC|aBus[7]~7, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~14 , cpuC|Add2~14, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~12 , cpuC|pc~12, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[7] , cpuC|pc[7], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[7] , cpuC|aBus[7], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[8] , cpuC|iar[8], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[8]~8 , cpuC|aBus[8]~8, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~16 , cpuC|Add2~16, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~13 , cpuC|pc~13, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[8] , cpuC|pc[8], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[8] , cpuC|aBus[8], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[9] , cpuC|iar[9], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[9]~9 , cpuC|aBus[9]~9, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~18 , cpuC|Add2~18, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~14 , cpuC|pc~14, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[9] , cpuC|pc[9], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[9] , cpuC|aBus[9], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[10] , cpuC|iar[10], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[10]~10 , cpuC|aBus[10]~10, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~20 , cpuC|Add2~20, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~15 , cpuC|pc~15, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[10] , cpuC|pc[10], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[10] , cpuC|aBus[10], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[11] , cpuC|iar[11], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[11]~11 , cpuC|aBus[11]~11, CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~22 , cpuC|Add2~22, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~16 , cpuC|pc~16, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[11] , cpuC|pc[11], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[11] , cpuC|aBus[11], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~24 , cpuC|Add2~24, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~17 , cpuC|pc~17, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[12] , cpuC|pc[12], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[12] , cpuC|iar[12], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[13]~19 , cpuC|aBus[13]~19, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[13]~25 , cpuC|aBus[13]~25, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus~26 , cpuC|aBus~26, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[12] , cpuC|aBus[12], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~26 , cpuC|Add2~26, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~18 , cpuC|pc~18, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[13] , cpuC|pc[13], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[13] , cpuC|iar[13], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus~27 , cpuC|aBus~27, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[13] , cpuC|aBus[13], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~28 , cpuC|Add2~28, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~19 , cpuC|pc~19, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[14] , cpuC|pc[14], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[14] , cpuC|iar[14], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus~28 , cpuC|aBus~28, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[14] , cpuC|aBus[14], CPU_ON_DE0, 1
instance = comp, \cpuC|Add2~30 , cpuC|Add2~30, CPU_ON_DE0, 1
instance = comp, \cpuC|pc~20 , cpuC|pc~20, CPU_ON_DE0, 1
instance = comp, \cpuC|pc[15] , cpuC|pc[15], CPU_ON_DE0, 1
instance = comp, \cpuC|iar[15] , cpuC|iar[15], CPU_ON_DE0, 1
instance = comp, \cpuC|aBus~29 , cpuC|aBus~29, CPU_ON_DE0, 1
instance = comp, \cpuC|aBus[15] , cpuC|aBus[15], CPU_ON_DE0, 1
instance = comp, \cpuC|Add0~47 , cpuC|Add0~47, CPU_ON_DE0, 1
instance = comp, \cpuC|tX[0]~6 , cpuC|tX[0]~6, CPU_ON_DE0, 1
instance = comp, \cpuC|tX[1]~7 , cpuC|tX[1]~7, CPU_ON_DE0, 1
instance = comp, \cpuC|tX[2]~8 , cpuC|tX[2]~8, CPU_ON_DE0, 1
