Partition Merge report for RadarSingalProcess
Thu May 24 14:18:17 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Messages
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Connections to In-System Debugging Instance "auto_signaltap_1"



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Partition Merge Summary                                                  ;
+-------------------------------+------------------------------------------+
; Partition Merge Status        ; Failed - Thu May 24 14:18:17 2018        ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; RadarSingalProcess                       ;
; Top-level Entity Name         ; RadarSingalProcessTop                    ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; < 1 %                                    ;
;     Combinational ALUTs       ; 610 / 72,768 ( < 1 % )                   ;
;     Dedicated logic registers ; 1,626 / 72,768 ( 2 % )                   ;
; Total registers               ; 1626                                     ;
; Total pins                    ; 65 / 759 ( 9 % )                         ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 138,496 / 4,520,448 ( 3 % )              ;
; DSP block 9-bit elements      ; 0 / 384 ( 0 % )                          ;
; Total PLLs                    ; 1 / 12 ( 8 % )                           ;
; Total DLLs                    ; 0 / 2 ( 0 % )                            ;
+-------------------------------+------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Partition Merge
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 24 14:18:12 2018
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off RadarSingalProcess -c RadarSingalProcess --merge=on
Info: Using previously generated Fitter netlist for partition "Top"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_1"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info: Using synthesis netlist for partition "pzdyqx:nabboc"
Info: Using synthesis netlist for partition "sld_hub:sld_hub_inst"
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 127 of its 133 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info: Succesfully connected in-system debug instance "auto_signaltap_1" to all 5 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Resolved and merged 5 partition(s)
Info: Optimize away 11 nodes that do not fanout to OUTPUT or BIDIR pins
    Info: Node: "sld_signaltap:auto_signaltap_1"
    Info: Node: "sld_signaltap:auto_signaltap_0"
    Info: Node: "pzdyqx:nabboc"
Error: outclk port of Clock Control Block "Clk_100~clkctrl_e" with CLOCK_TYPE parameter set to EXTERNAL_CLOCK_OUTPUT drives sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0], but must drive an unregistered pin File: d:/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 847
Error: outclk port of Clock Control Block "Clk_100~clkctrl_e" with CLOCK_TYPE parameter set to EXTERNAL_CLOCK_OUTPUT drives sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0], but must drive an unregistered pin File: d:/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 844
Error: Quartus II Partition Merge was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 249 megabytes
    Error: Processing ended: Thu May 24 14:18:17 2018
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:05


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                   ; Details                                                                                                                                                        ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GenLFM:Lfm_u|q[0]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[0]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[0]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[0]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[10]                         ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[10] ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[10]                         ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[10] ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[11]                         ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[11] ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[11]                         ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[11] ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[1]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[1]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[1]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[1]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[2]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[2]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[2]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[2]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[3]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[3]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[3]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[3]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[4]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[4]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[4]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[4]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[5]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[5]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[5]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[5]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[6]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[6]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[6]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[6]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[7]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[7]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[7]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[7]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[8]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[8]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[8]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[8]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[9]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[9]  ; N/A                                                                                                                                                            ;
; GenLFM:Lfm_u|q[9]                          ; pre-synthesis ; connected ; Top            ; post-fit          ; GenLFM:Lfm_u|altsyncram:altsyncram_component|altsyncram_s871:auto_generated|q_a[9]  ; N/A                                                                                                                                                            ;
; RadarSingalProcessTop|ddc:ddc_u|Data_I_out ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RadarSingalProcessTop|ddc:ddc_u|Data_I_out ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RadarSingalProcessTop|ddc:ddc_u|Data_Q_out ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RadarSingalProcessTop|ddc:ddc_u|Data_Q_out ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RadarSingalProcessTop|ddc:ddc_u|Data_in    ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RadarSingalProcessTop|ddc:ddc_u|Data_in    ; pre-synthesis ; missing   ; Top            ; post-fit          ; GND                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ddc:ddc_u|Ast_sink_data[0][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[0][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[0][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[1][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[1][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[2][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[2][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][0]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][0]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][10]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][10]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][11]             ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][11]                                                      ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][1]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][1]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][2]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][2]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][3]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][3]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][4]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][4]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][5]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][5]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][6]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][6]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][7]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][7]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][8]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][8]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Ast_sink_data[3][9]              ; pre-synthesis ; connected ; Top            ; post-fit          ; ddc:ddc_u|Ast_sink_data[3][9]                                                       ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Clk_160                          ; pre-synthesis ; connected ; Top            ; post-fit          ; PLL:Pll_U|altpll:altpll_component|_clk0                                             ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Clk_160                          ; pre-synthesis ; connected ; Top            ; post-fit          ; PLL:Pll_U|altpll:altpll_component|_clk0                                             ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Clk_40                           ; pre-synthesis ; connected ; Top            ; post-fit          ; PLL:Pll_U|altpll:altpll_component|_clk1                                             ; N/A                                                                                                                                                            ;
; ddc:ddc_u|Clk_40                           ; pre-synthesis ; connected ; Top            ; post-fit          ; PLL:Pll_U|altpll:altpll_component|_clk1                                             ; N/A                                                                                                                                                            ;
; Clk_25                                     ; post-fitting  ; connected ; Top            ; post-fit          ; Clk_25                                                                              ; N/A                                                                                                                                                            ;
; Clk_25                                     ; post-fitting  ; connected ; Top            ; post-fit          ; Clk_25                                                                              ; N/A                                                                                                                                                            ;
; auto_stp_external_clock_0                  ; dynamic pin   ; connected ; Top            ; post-fit          ; auto_stp_external_clock_0                                                           ; N/A                                                                                                                                                            ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                   ;
+---------------------------+---------------+-----------+----------------+-------------------+---------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection         ; Details ;
+---------------------------+---------------+-----------+----------------+-------------------+---------------------------+---------+
; Clk_100                   ; pre-synthesis ; connected ; Top            ; post-fit          ; Clk_100~clkctrl_e         ; N/A     ;
; Clk_100                   ; pre-synthesis ; connected ; Top            ; post-fit          ; Clk_100~clkctrl_e         ; N/A     ;
; Clk_25                    ; pre-synthesis ; connected ; Top            ; post-fit          ; Clk_25                    ; N/A     ;
; Clk_25                    ; pre-synthesis ; connected ; Top            ; post-fit          ; Clk_25                    ; N/A     ;
; auto_stp_external_clock_1 ; dynamic pin   ; connected ; Top            ; post-fit          ; auto_stp_external_clock_1 ; N/A     ;
+---------------------------+---------------+-----------+----------------+-------------------+---------------------------+---------+


