\hypertarget{struct_u_s_i_c___c_h___type_def}{}\doxysection{U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_i_c___c_h___type_def}\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}


Universal Serial Interface Controller 0 (U\+S\+I\+C\+\_\+\+CH)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=178pt]{struct_u_s_i_c___c_h___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a3d4aece6b28f99003105e1884d2ad847}{R\+E\+S\+E\+R\+V\+ED}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_af6911d4aa972e2d6573e956a62815234}{C\+C\+FG}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_aa86f564fa5e6202424dbfadfd6031cf7}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ae72c906dc899bd7530d0c87504a34894}{K\+S\+C\+FG}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a5ffc45f64bdf1442abed1f59874a918b}{F\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a6c3aa803e61c679cb6d73330ecb7edfd}{B\+RG}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_afe700445ab02571f1fc6112f720fdd65}{I\+N\+PR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a790c132d8e545b51b35b027c7a07dcda}{D\+X0\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ad777def3445eadebff0d7a47a4eb4ac9}{D\+X1\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a7517e872c286ef543653c25d77c35843}{D\+X2\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ab937525f6ad996c1fb42b8c96b065bb4}{D\+X3\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a2e208a1bc68df939f1a5ec12448f1e05}{D\+X4\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a3902b152138b073695745704d14ee9e5}{D\+X5\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_af51480fed7bce51dc65e1cb864d4e934}{S\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a2c01370eca1ed957c587982923d01812}{T\+C\+SR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ae698d2e2c0323b4ee5f870c7a389203a}{PCR\_IICMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a5f81ff028f5de81620c5939a14dfe41c}{PCR\_IISMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a98fccbeed7eed907e6e1fe26dba07559}{PCR\_SSCMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_acfaebdc26121bbeebdad41a4795bd6eb}{PCR}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_abbf8acfc1d73855dac8faa2368f25b69}{PCR\_ASCMode}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_abf2a7a68e171a6930f687cbebc2fa849}{C\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a6e3a7bf8f53b0c10b806d9a9865f1427}{C\+M\+TR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a71b6e91314a427238ee09ef578cc8bb3}{PSR\_IICMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a5c91c23a613ac811ee1d49bb6fe1f13c}{PSR\_IISMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a2e7fcd391855c44d00ce2ff1d471370d}{PSR\_SSCMode}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_aa12283046ff91cb7d18507f88c729444}{PSR}}\\
\>\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a4dab099c0aab0e05d7c064f4c2825b72}{PSR\_ASCMode}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a9c7ba88d77eddd05e1c4ac2cb3a45c8d}{P\+S\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a1b89ac39bf56d78ac423d13a368d4d69}{R\+B\+U\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a5b93709d00a904e43aca5f55c81062be}{R\+B\+UF}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a3323a65bcf37930e06c43d190a141157}{R\+B\+U\+FD}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a42cdc1e99be47aeb18609e939f0e5a32}{R\+B\+U\+F0}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a7bb5774a8a015a0cc50691a0568dfb2d}{R\+B\+U\+F1}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_aab8d7ee5d4cbba766139616746ec9d66}{R\+B\+U\+F01\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ad75f7e6f65156421836aa1e5ad985fd6}{F\+MR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a4807612740a708cdc4cc3267fcf45794}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a8d971f93cf3914d58cfd088455a2ce94}{T\+B\+UF}} \mbox{[}32\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ade9d1685b4d62e951990763c2038ee4d}{B\+YP}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a282c446cf235eb2c3a402bf9ad9ff4f0}{B\+Y\+P\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a912f6b24ab2d9544353a056ddd5a03fc}{T\+B\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a00fddc57017c754c1d66a32ef7642efb}{R\+B\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a9ea8a1a6d1241e8cd0a183a531ce24fc}{T\+R\+B\+P\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a886ea592bdbb14114a284c0c71420291}{T\+R\+B\+SR}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a09a8f611eefcce6f0fead54d6dbd90f4}{T\+R\+B\+S\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_afe8679e5e190c0e813a71f537112afaa}{O\+U\+TR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a29bab57ee60247ab835149c3f0fc2762}{O\+U\+T\+DR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_ac53d0bb7218770647a44f581f36a96d3}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}23\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_i_c___c_h___type_def_a7779671c0ce91445489d0654a1fe50e4}{IN}} \mbox{[}32\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Serial Interface Controller 0 (U\+S\+I\+C\+\_\+\+CH) 

Definition at line 402 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a1b6a740ec36ffbebcba77352b9ecfe2a}\label{struct_u_s_i_c___c_h___type_def_a1b6a740ec36ffbebcba77352b9ecfe2a}} 
\doxysubsubsection{\texorpdfstring{"@10}{@10}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a42ceadd035f742c4f530c6d8fe9b48a6}\label{struct_u_s_i_c___c_h___type_def_a42ceadd035f742c4f530c6d8fe9b48a6}} 
\doxysubsubsection{\texorpdfstring{"@12}{@12}}
{\footnotesize\ttfamily union \{ ... \} }

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a6c3aa803e61c679cb6d73330ecb7edfd}\label{struct_u_s_i_c___c_h___type_def_a6c3aa803e61c679cb6d73330ecb7edfd}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!BRG@{BRG}}
\index{BRG@{BRG}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRG}{BRG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+B\+RG}

(@ 0x48000014) Baud Rate Generator Register ~\newline
 

Definition at line 408 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ade9d1685b4d62e951990763c2038ee4d}\label{struct_u_s_i_c___c_h___type_def_ade9d1685b4d62e951990763c2038ee4d}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!BYP@{BYP}}
\index{BYP@{BYP}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BYP}{BYP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+B\+YP}

(@ 0x48000100) Bypass Data Register ~\newline
 

Definition at line 446 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a282c446cf235eb2c3a402bf9ad9ff4f0}\label{struct_u_s_i_c___c_h___type_def_a282c446cf235eb2c3a402bf9ad9ff4f0}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!BYPCR@{BYPCR}}
\index{BYPCR@{BYPCR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BYPCR}{BYPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+B\+Y\+P\+CR}

(@ 0x48000104) Bypass Control Register ~\newline
 

Definition at line 447 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_af6911d4aa972e2d6573e956a62815234}\label{struct_u_s_i_c___c_h___type_def_af6911d4aa972e2d6573e956a62815234}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!CCFG@{CCFG}}
\index{CCFG@{CCFG}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCFG}{CCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+C\+C\+FG}

(@ 0x48000004) Channel Configuration Register ~\newline
 

Definition at line 404 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_abf2a7a68e171a6930f687cbebc2fa849}\label{struct_u_s_i_c___c_h___type_def_abf2a7a68e171a6930f687cbebc2fa849}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+C\+CR}

(@ 0x48000040) Channel Control Register ~\newline
 

Definition at line 426 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a6e3a7bf8f53b0c10b806d9a9865f1427}\label{struct_u_s_i_c___c_h___type_def_a6e3a7bf8f53b0c10b806d9a9865f1427}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!CMTR@{CMTR}}
\index{CMTR@{CMTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMTR}{CMTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+C\+M\+TR}

(@ 0x48000044) Capture Mode Timer Register ~\newline
 

Definition at line 427 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a790c132d8e545b51b35b027c7a07dcda}\label{struct_u_s_i_c___c_h___type_def_a790c132d8e545b51b35b027c7a07dcda}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX0CR@{DX0CR}}
\index{DX0CR@{DX0CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX0CR}{DX0CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X0\+CR}

(@ 0x4800001C) Input Control Register 0 ~\newline
 

Definition at line 410 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ad777def3445eadebff0d7a47a4eb4ac9}\label{struct_u_s_i_c___c_h___type_def_ad777def3445eadebff0d7a47a4eb4ac9}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX1CR@{DX1CR}}
\index{DX1CR@{DX1CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX1CR}{DX1CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X1\+CR}

(@ 0x48000020) Input Control Register 1 ~\newline
 

Definition at line 411 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a7517e872c286ef543653c25d77c35843}\label{struct_u_s_i_c___c_h___type_def_a7517e872c286ef543653c25d77c35843}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX2CR@{DX2CR}}
\index{DX2CR@{DX2CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX2CR}{DX2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X2\+CR}

(@ 0x48000024) Input Control Register 2 ~\newline
 

Definition at line 412 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ab937525f6ad996c1fb42b8c96b065bb4}\label{struct_u_s_i_c___c_h___type_def_ab937525f6ad996c1fb42b8c96b065bb4}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX3CR@{DX3CR}}
\index{DX3CR@{DX3CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX3CR}{DX3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X3\+CR}

(@ 0x48000028) Input Control Register 3 ~\newline
 

Definition at line 413 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a2e208a1bc68df939f1a5ec12448f1e05}\label{struct_u_s_i_c___c_h___type_def_a2e208a1bc68df939f1a5ec12448f1e05}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX4CR@{DX4CR}}
\index{DX4CR@{DX4CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX4CR}{DX4CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X4\+CR}

(@ 0x4800002C) Input Control Register 4 ~\newline
 

Definition at line 414 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a3902b152138b073695745704d14ee9e5}\label{struct_u_s_i_c___c_h___type_def_a3902b152138b073695745704d14ee9e5}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!DX5CR@{DX5CR}}
\index{DX5CR@{DX5CR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DX5CR}{DX5CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+D\+X5\+CR}

(@ 0x48000030) Input Control Register 5 ~\newline
 

Definition at line 415 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a5ffc45f64bdf1442abed1f59874a918b}\label{struct_u_s_i_c___c_h___type_def_a5ffc45f64bdf1442abed1f59874a918b}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!FDR@{FDR}}
\index{FDR@{FDR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FDR}{FDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+F\+DR}

(@ 0x48000010) Fractional Divider Register ~\newline
 

Definition at line 407 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ad75f7e6f65156421836aa1e5ad985fd6}\label{struct_u_s_i_c___c_h___type_def_ad75f7e6f65156421836aa1e5ad985fd6}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!FMR@{FMR}}
\index{FMR@{FMR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FMR}{FMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+F\+MR}

(@ 0x48000068) Flag Modification Register ~\newline
 

Definition at line 443 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a7779671c0ce91445489d0654a1fe50e4}\label{struct_u_s_i_c___c_h___type_def_a7779671c0ce91445489d0654a1fe50e4}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!IN@{IN}}
\index{IN@{IN}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+IN\mbox{[}32\mbox{]}}

(@ 0x48000180) Transmit F\+I\+FO Buffer ~\newline
 

Definition at line 456 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_afe700445ab02571f1fc6112f720fdd65}\label{struct_u_s_i_c___c_h___type_def_afe700445ab02571f1fc6112f720fdd65}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!INPR@{INPR}}
\index{INPR@{INPR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{INPR}{INPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+I\+N\+PR}

(@ 0x48000018) Interrupt Node Pointer Register ~\newline
 

Definition at line 409 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ae72c906dc899bd7530d0c87504a34894}\label{struct_u_s_i_c___c_h___type_def_ae72c906dc899bd7530d0c87504a34894}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!KSCFG@{KSCFG}}
\index{KSCFG@{KSCFG}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KSCFG}{KSCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+K\+S\+C\+FG}

(@ 0x4800000C) Kernel State Configuration Register ~\newline
 

Definition at line 406 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a29bab57ee60247ab835149c3f0fc2762}\label{struct_u_s_i_c___c_h___type_def_a29bab57ee60247ab835149c3f0fc2762}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!OUTDR@{OUTDR}}
\index{OUTDR@{OUTDR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OUTDR}{OUTDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+O\+U\+T\+DR}

(@ 0x48000120) Receiver Buffer Output Register L for Debugger ~\newline
 

Definition at line 454 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_afe8679e5e190c0e813a71f537112afaa}\label{struct_u_s_i_c___c_h___type_def_afe8679e5e190c0e813a71f537112afaa}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!OUTR@{OUTR}}
\index{OUTR@{OUTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OUTR}{OUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+O\+U\+TR}

(@ 0x4800011C) Receiver Buffer Output Register ~\newline
 

Definition at line 453 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_acfaebdc26121bbeebdad41a4795bd6eb}\label{struct_u_s_i_c___c_h___type_def_acfaebdc26121bbeebdad41a4795bd6eb}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+CR}

(@ 0x4800003C) Protocol Control Register ~\newline
 

Definition at line 423 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_abbf8acfc1d73855dac8faa2368f25b69}\label{struct_u_s_i_c___c_h___type_def_abbf8acfc1d73855dac8faa2368f25b69}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PCR\_ASCMode@{PCR\_ASCMode}}
\index{PCR\_ASCMode@{PCR\_ASCMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR\_ASCMode}{PCR\_ASCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+C\+R\+\_\+\+A\+S\+C\+Mode}

(@ 0x4800003C) Protocol Control Register \mbox{[}A\+SC Mode\mbox{]} ~\newline
 

Definition at line 424 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ae698d2e2c0323b4ee5f870c7a389203a}\label{struct_u_s_i_c___c_h___type_def_ae698d2e2c0323b4ee5f870c7a389203a}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PCR\_IICMode@{PCR\_IICMode}}
\index{PCR\_IICMode@{PCR\_IICMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR\_IICMode}{PCR\_IICMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+C\+R\+\_\+\+I\+I\+C\+Mode}

(@ 0x4800003C) Protocol Control Register \mbox{[}I\+IC Mode\mbox{]} ~\newline
 

Definition at line 420 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a5f81ff028f5de81620c5939a14dfe41c}\label{struct_u_s_i_c___c_h___type_def_a5f81ff028f5de81620c5939a14dfe41c}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PCR\_IISMode@{PCR\_IISMode}}
\index{PCR\_IISMode@{PCR\_IISMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR\_IISMode}{PCR\_IISMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+C\+R\+\_\+\+I\+I\+S\+Mode}

(@ 0x4800003C) Protocol Control Register \mbox{[}I\+IS Mode\mbox{]} ~\newline
 

Definition at line 421 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a98fccbeed7eed907e6e1fe26dba07559}\label{struct_u_s_i_c___c_h___type_def_a98fccbeed7eed907e6e1fe26dba07559}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PCR\_SSCMode@{PCR\_SSCMode}}
\index{PCR\_SSCMode@{PCR\_SSCMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR\_SSCMode}{PCR\_SSCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+C\+R\+\_\+\+S\+S\+C\+Mode}

(@ 0x4800003C) Protocol Control Register \mbox{[}S\+SC Mode\mbox{]} ~\newline
 

Definition at line 422 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a9c7ba88d77eddd05e1c4ac2cb3a45c8d}\label{struct_u_s_i_c___c_h___type_def_a9c7ba88d77eddd05e1c4ac2cb3a45c8d}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSCR@{PSCR}}
\index{PSCR@{PSCR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSCR}{PSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+S\+CR}

(@ 0x4800004C) Protocol Status Clear Register ~\newline
 

Definition at line 436 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_aa12283046ff91cb7d18507f88c729444}\label{struct_u_s_i_c___c_h___type_def_aa12283046ff91cb7d18507f88c729444}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSR@{PSR}}
\index{PSR@{PSR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+SR}

(@ 0x48000048) Protocol Status Register ~\newline
 

Definition at line 433 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a4dab099c0aab0e05d7c064f4c2825b72}\label{struct_u_s_i_c___c_h___type_def_a4dab099c0aab0e05d7c064f4c2825b72}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSR\_ASCMode@{PSR\_ASCMode}}
\index{PSR\_ASCMode@{PSR\_ASCMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR\_ASCMode}{PSR\_ASCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+S\+R\+\_\+\+A\+S\+C\+Mode}

(@ 0x48000048) Protocol Status Register \mbox{[}A\+SC Mode\mbox{]} ~\newline
 

Definition at line 434 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a71b6e91314a427238ee09ef578cc8bb3}\label{struct_u_s_i_c___c_h___type_def_a71b6e91314a427238ee09ef578cc8bb3}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSR\_IICMode@{PSR\_IICMode}}
\index{PSR\_IICMode@{PSR\_IICMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR\_IICMode}{PSR\_IICMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+S\+R\+\_\+\+I\+I\+C\+Mode}

(@ 0x48000048) Protocol Status Register \mbox{[}I\+IC Mode\mbox{]} ~\newline
 

Definition at line 430 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a5c91c23a613ac811ee1d49bb6fe1f13c}\label{struct_u_s_i_c___c_h___type_def_a5c91c23a613ac811ee1d49bb6fe1f13c}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSR\_IISMode@{PSR\_IISMode}}
\index{PSR\_IISMode@{PSR\_IISMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR\_IISMode}{PSR\_IISMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+S\+R\+\_\+\+I\+I\+S\+Mode}

(@ 0x48000048) Protocol Status Register \mbox{[}I\+IS Mode\mbox{]} ~\newline
 

Definition at line 431 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a2e7fcd391855c44d00ce2ff1d471370d}\label{struct_u_s_i_c___c_h___type_def_a2e7fcd391855c44d00ce2ff1d471370d}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!PSR\_SSCMode@{PSR\_SSCMode}}
\index{PSR\_SSCMode@{PSR\_SSCMode}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR\_SSCMode}{PSR\_SSCMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+P\+S\+R\+\_\+\+S\+S\+C\+Mode}

(@ 0x48000048) Protocol Status Register \mbox{[}S\+SC Mode\mbox{]} ~\newline
 

Definition at line 432 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a00fddc57017c754c1d66a32ef7642efb}\label{struct_u_s_i_c___c_h___type_def_a00fddc57017c754c1d66a32ef7642efb}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBCTR@{RBCTR}}
\index{RBCTR@{RBCTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBCTR}{RBCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+C\+TR}

(@ 0x4800010C) Receiver Buffer Control Register ~\newline
 

Definition at line 449 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a5b93709d00a904e43aca5f55c81062be}\label{struct_u_s_i_c___c_h___type_def_a5b93709d00a904e43aca5f55c81062be}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUF@{RBUF}}
\index{RBUF@{RBUF}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUF}{RBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+UF}

(@ 0x48000054) Receiver Buffer Register ~\newline
 

Definition at line 438 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a42cdc1e99be47aeb18609e939f0e5a32}\label{struct_u_s_i_c___c_h___type_def_a42cdc1e99be47aeb18609e939f0e5a32}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUF0@{RBUF0}}
\index{RBUF0@{RBUF0}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUF0}{RBUF0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+U\+F0}

(@ 0x4800005C) Receiver Buffer Register 0 ~\newline
 

Definition at line 440 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_aab8d7ee5d4cbba766139616746ec9d66}\label{struct_u_s_i_c___c_h___type_def_aab8d7ee5d4cbba766139616746ec9d66}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUF01SR@{RBUF01SR}}
\index{RBUF01SR@{RBUF01SR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUF01SR}{RBUF01SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+U\+F01\+SR}

(@ 0x48000064) Receiver Buffer 01 Status Register ~\newline
 

Definition at line 442 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a7bb5774a8a015a0cc50691a0568dfb2d}\label{struct_u_s_i_c___c_h___type_def_a7bb5774a8a015a0cc50691a0568dfb2d}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUF1@{RBUF1}}
\index{RBUF1@{RBUF1}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUF1}{RBUF1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+U\+F1}

(@ 0x48000060) Receiver Buffer Register 1 ~\newline
 

Definition at line 441 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a3323a65bcf37930e06c43d190a141157}\label{struct_u_s_i_c___c_h___type_def_a3323a65bcf37930e06c43d190a141157}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUFD@{RBUFD}}
\index{RBUFD@{RBUFD}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUFD}{RBUFD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+U\+FD}

(@ 0x48000058) Receiver Buffer Register for Debugger ~\newline
 

Definition at line 439 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a1b89ac39bf56d78ac423d13a368d4d69}\label{struct_u_s_i_c___c_h___type_def_a1b89ac39bf56d78ac423d13a368d4d69}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RBUFSR@{RBUFSR}}
\index{RBUFSR@{RBUFSR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RBUFSR}{RBUFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+B\+U\+F\+SR}

(@ 0x48000050) Receiver Buffer Status Register ~\newline
 

Definition at line 437 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a3d4aece6b28f99003105e1884d2ad847}\label{struct_u_s_i_c___c_h___type_def_a3d4aece6b28f99003105e1884d2ad847}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED}

$<$ (@ 0x48000000) U\+S\+I\+C\+\_\+\+CH Structure ~\newline
 

Definition at line 403 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_aa86f564fa5e6202424dbfadfd6031cf7}\label{struct_u_s_i_c___c_h___type_def_aa86f564fa5e6202424dbfadfd6031cf7}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}



Definition at line 405 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a4807612740a708cdc4cc3267fcf45794}\label{struct_u_s_i_c___c_h___type_def_a4807612740a708cdc4cc3267fcf45794}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}5\mbox{]}}



Definition at line 444 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_ac53d0bb7218770647a44f581f36a96d3}\label{struct_u_s_i_c___c_h___type_def_ac53d0bb7218770647a44f581f36a96d3}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}23\mbox{]}}



Definition at line 455 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_af51480fed7bce51dc65e1cb864d4e934}\label{struct_u_s_i_c___c_h___type_def_af51480fed7bce51dc65e1cb864d4e934}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!SCTR@{SCTR}}
\index{SCTR@{SCTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCTR}{SCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+S\+C\+TR}

(@ 0x48000034) Shift Control Register ~\newline
 

Definition at line 416 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a912f6b24ab2d9544353a056ddd5a03fc}\label{struct_u_s_i_c___c_h___type_def_a912f6b24ab2d9544353a056ddd5a03fc}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TBCTR@{TBCTR}}
\index{TBCTR@{TBCTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TBCTR}{TBCTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+B\+C\+TR}

(@ 0x48000108) Transmitter Buffer Control Register ~\newline
 

Definition at line 448 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a8d971f93cf3914d58cfd088455a2ce94}\label{struct_u_s_i_c___c_h___type_def_a8d971f93cf3914d58cfd088455a2ce94}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TBUF@{TBUF}}
\index{TBUF@{TBUF}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TBUF}{TBUF}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+B\+UF\mbox{[}32\mbox{]}}

(@ 0x48000080) Transmit Buffer ~\newline
 

Definition at line 445 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a2c01370eca1ed957c587982923d01812}\label{struct_u_s_i_c___c_h___type_def_a2c01370eca1ed957c587982923d01812}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TCSR@{TCSR}}
\index{TCSR@{TCSR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCSR}{TCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+C\+SR}

(@ 0x48000038) Transmit Control/\+Status Register ~\newline
 

Definition at line 417 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a9ea8a1a6d1241e8cd0a183a531ce24fc}\label{struct_u_s_i_c___c_h___type_def_a9ea8a1a6d1241e8cd0a183a531ce24fc}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TRBPTR@{TRBPTR}}
\index{TRBPTR@{TRBPTR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRBPTR}{TRBPTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+R\+B\+P\+TR}

(@ 0x48000110) Transmit/\+Receive Buffer Pointer Register ~\newline
 

Definition at line 450 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a09a8f611eefcce6f0fead54d6dbd90f4}\label{struct_u_s_i_c___c_h___type_def_a09a8f611eefcce6f0fead54d6dbd90f4}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TRBSCR@{TRBSCR}}
\index{TRBSCR@{TRBSCR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRBSCR}{TRBSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+R\+B\+S\+CR}

(@ 0x48000118) Transmit/\+Receive Buffer Status Clear Register ~\newline
 

Definition at line 452 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_u_s_i_c___c_h___type_def_a886ea592bdbb14114a284c0c71420291}\label{struct_u_s_i_c___c_h___type_def_a886ea592bdbb14114a284c0c71420291}} 
\index{USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}!TRBSR@{TRBSR}}
\index{TRBSR@{TRBSR}!USIC\_CH\_TypeDef@{USIC\_CH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRBSR}{TRBSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+I\+C\+\_\+\+C\+H\+\_\+\+Type\+Def\+::\+T\+R\+B\+SR}

(@ 0x48000114) Transmit/\+Receive Buffer Status Register ~\newline
 

Definition at line 451 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
