Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  2 18:01:27 2023
| Host         : LAPTOP-363S4MHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                60173        0.008        0.000                      0                60173        3.750        0.000                       0                 19750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.119        0.000                      0                60173        0.008        0.000                      0                60173        3.750        0.000                       0                 19750  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 3.582ns (37.248%)  route 6.035ns (62.752%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=3 LUT6=4)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.736     3.030    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X81Y9          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     3.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/Q
                         net (fo=8, routed)           0.976     4.462    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278[3]
    SLICE_X81Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7/O
                         net (fo=1, routed)           0.000     4.586    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7_n_1
    SLICE_X81Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.136 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.729     5.865    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_6_fu_1410_p2
    SLICE_X82Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.989 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_1/O
                         net (fo=37, routed)          0.566     6.555    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_0_in7_out
    SLICE_X84Y11         LUT3 (Prop_lut3_I0_O)        0.124     6.679 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry_i_3/O
                         net (fo=2, routed)           0.522     7.201    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry_i_3_n_1
    SLICE_X83Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.708 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.708    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry_n_1
    SLICE_X83Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.056 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0/O[1]
                         net (fo=7, routed)           0.611     8.666    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_25_fu_1514_p3[5]
    SLICE_X84Y12         LUT6 (Prop_lut6_I3_O)        0.303     8.969 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[6]_i_6/O
                         net (fo=1, routed)           0.000     8.969    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[6]_i_6_n_1
    SLICE_X84Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.519 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.854    10.374    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_7_fu_1589_p2
    SLICE_X85Y15         LUT6 (Prop_lut6_I0_O)        0.124    10.498 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[6]_i_2/O
                         net (fo=3, routed)           0.420    10.917    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[6]_i_2_n_1
    SLICE_X82Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.041 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/or_ln318_19_reg_2340[0]_i_2/O
                         net (fo=1, routed)           0.292    11.334    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/or_ln318_19_reg_2340[0]_i_2_n_1
    SLICE_X83Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.458 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/or_ln318_19_reg_2340[0]_i_1/O
                         net (fo=13, routed)          0.497    11.954    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_28_fu_1683_p3[5]
    SLICE_X82Y15         LUT4 (Prop_lut4_I3_O)        0.124    12.078 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_1/O
                         net (fo=1, routed)           0.568    12.647    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_fu_1691_p3[4]
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.556    12.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[4]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X82Y15         FDRE (Setup_fdre_C_D)       -0.045    12.766    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[4]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 4.062ns (42.135%)  route 5.578ns (57.865%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.740     3.034    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X84Y0          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/Q
                         net (fo=5, routed)           0.694     4.184    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[5]
    SLICE_X85Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13/O
                         net (fo=1, routed)           0.566     4.874    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13_n_1
    SLICE_X83Y0          LUT5 (Prop_lut5_I0_O)        0.124     4.998 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3/O
                         net (fo=1, routed)           0.520     5.518    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3_n_1
    SLICE_X82Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.922 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.922    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_n_1
    SLICE_X82Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.176 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0/CO[0]
                         net (fo=22, routed)          0.367     6.544    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0_n_4
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.367     6.911 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_12_reg_2235[6]_i_1/O
                         net (fo=13, routed)          0.701     7.612    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_1_in
    SLICE_X82Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7_n_1
    SLICE_X82Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.379 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0/O[3]
                         net (fo=7, routed)           0.686     9.065    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_13_fu_1000_p3[7]
    SLICE_X83Y5          LUT4 (Prop_lut4_I0_O)        0.307     9.372 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15_n_1
    SLICE_X83Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.773 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.773    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5_n_1
    SLICE_X83Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.930 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_3/CO[1]
                         net (fo=16, routed)          0.565    10.495    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1494_11_fu_1047_p2
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.329    10.824 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6/O
                         net (fo=1, routed)           0.452    11.276    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6_n_1
    SLICE_X86Y7          LUT5 (Prop_lut5_I0_O)        0.124    11.400 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4/O
                         net (fo=4, routed)           0.452    11.852    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4_n_1
    SLICE_X86Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.976 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[2]_i_2/O
                         net (fo=2, routed)           0.574    12.550    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[2]_i_2_n_1
    SLICE_X89Y6          LUT5 (Prop_lut5_I3_O)        0.124    12.674 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[1]_i_1/O
                         net (fo=1, routed)           0.000    12.674    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_fu_1111_p3[1]
    SLICE_X89Y6          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.563    12.743    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X89Y6          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[1]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y6          FDRE (Setup_fdre_C_D)        0.031    12.849    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[1]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 4.062ns (42.464%)  route 5.504ns (57.536%))
  Logic Levels:           14  (CARRY4=5 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.740     3.034    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X84Y0          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/Q
                         net (fo=5, routed)           0.694     4.184    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[5]
    SLICE_X85Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13/O
                         net (fo=1, routed)           0.566     4.874    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13_n_1
    SLICE_X83Y0          LUT5 (Prop_lut5_I0_O)        0.124     4.998 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3/O
                         net (fo=1, routed)           0.520     5.518    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3_n_1
    SLICE_X82Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.922 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.922    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_n_1
    SLICE_X82Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.176 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0/CO[0]
                         net (fo=22, routed)          0.367     6.544    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0_n_4
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.367     6.911 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_12_reg_2235[6]_i_1/O
                         net (fo=13, routed)          0.701     7.612    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_1_in
    SLICE_X82Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7_n_1
    SLICE_X82Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.379 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0/O[3]
                         net (fo=7, routed)           0.686     9.065    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_13_fu_1000_p3[7]
    SLICE_X83Y5          LUT4 (Prop_lut4_I0_O)        0.307     9.372 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15_n_1
    SLICE_X83Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.773 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.773    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5_n_1
    SLICE_X83Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.930 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_3/CO[1]
                         net (fo=16, routed)          0.565    10.495    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1494_11_fu_1047_p2
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.329    10.824 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6/O
                         net (fo=1, routed)           0.452    11.276    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6_n_1
    SLICE_X86Y7          LUT5 (Prop_lut5_I0_O)        0.124    11.400 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4/O
                         net (fo=4, routed)           0.533    11.933    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4_n_1
    SLICE_X88Y5          LUT4 (Prop_lut4_I3_O)        0.124    12.057 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[3]_i_2/O
                         net (fo=1, routed)           0.419    12.476    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[3]_i_2_n_1
    SLICE_X86Y5          LUT6 (Prop_lut6_I3_O)        0.124    12.600 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[3]_i_1/O
                         net (fo=1, routed)           0.000    12.600    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_fu_1111_p3[3]
    SLICE_X86Y5          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.563    12.743    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X86Y5          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[3]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X86Y5          FDRE (Setup_fdre_C_D)        0.081    12.899    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[3]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 4.173ns (43.982%)  route 5.315ns (56.018%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.740     3.034    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X84Y0          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/Q
                         net (fo=5, routed)           0.694     4.184    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[5]
    SLICE_X85Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13/O
                         net (fo=1, routed)           0.566     4.874    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13_n_1
    SLICE_X83Y0          LUT5 (Prop_lut5_I0_O)        0.124     4.998 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3/O
                         net (fo=1, routed)           0.520     5.518    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3_n_1
    SLICE_X82Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.922 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.922    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_n_1
    SLICE_X82Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.176 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0/CO[0]
                         net (fo=22, routed)          0.367     6.544    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0_n_4
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.367     6.911 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_12_reg_2235[6]_i_1/O
                         net (fo=13, routed)          0.701     7.612    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_1_in
    SLICE_X82Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7_n_1
    SLICE_X82Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.269 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.269    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_n_1
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.592 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__1/O[1]
                         net (fo=7, routed)           0.587     9.179    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_13_fu_1000_p3[9]
    SLICE_X84Y6          LUT3 (Prop_lut3_I1_O)        0.306     9.485 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[8]_i_10/O
                         net (fo=1, routed)           0.000     9.485    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[8]_i_10_n_1
    SLICE_X84Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.942 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[8]_i_3/CO[1]
                         net (fo=11, routed)          0.566    10.508    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln331_fu_1059_p2
    SLICE_X85Y7          LUT6 (Prop_lut6_I4_O)        0.329    10.837 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[7]_i_8/O
                         net (fo=3, routed)           0.427    11.263    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[7]_i_8_n_1
    SLICE_X85Y6          LUT5 (Prop_lut5_I0_O)        0.124    11.387 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[5]_i_5/O
                         net (fo=5, routed)           0.598    11.986    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[5]_i_5_n_1
    SLICE_X87Y5          LUT6 (Prop_lut6_I5_O)        0.124    12.110 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_2/O
                         net (fo=1, routed)           0.288    12.398    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_2_n_1
    SLICE_X89Y5          LUT6 (Prop_lut6_I0_O)        0.124    12.522 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_1/O
                         net (fo=1, routed)           0.000    12.522    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_fu_1111_p3[4]
    SLICE_X89Y5          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.563    12.743    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X89Y5          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[4]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y5          FDRE (Setup_fdre_C_D)        0.032    12.850    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[4]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -12.522    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 4.062ns (42.878%)  route 5.411ns (57.122%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.740     3.034    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X84Y0          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/Q
                         net (fo=5, routed)           0.694     4.184    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[5]
    SLICE_X85Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13/O
                         net (fo=1, routed)           0.566     4.874    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13_n_1
    SLICE_X83Y0          LUT5 (Prop_lut5_I0_O)        0.124     4.998 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3/O
                         net (fo=1, routed)           0.520     5.518    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3_n_1
    SLICE_X82Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.922 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.922    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_n_1
    SLICE_X82Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.176 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0/CO[0]
                         net (fo=22, routed)          0.367     6.544    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0_n_4
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.367     6.911 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_12_reg_2235[6]_i_1/O
                         net (fo=13, routed)          0.701     7.612    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_1_in
    SLICE_X82Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7_n_1
    SLICE_X82Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.379 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0/O[3]
                         net (fo=7, routed)           0.686     9.065    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_13_fu_1000_p3[7]
    SLICE_X83Y5          LUT4 (Prop_lut4_I0_O)        0.307     9.372 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15_n_1
    SLICE_X83Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.773 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.773    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5_n_1
    SLICE_X83Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.930 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_3/CO[1]
                         net (fo=16, routed)          0.565    10.495    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1494_11_fu_1047_p2
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.329    10.824 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6/O
                         net (fo=1, routed)           0.452    11.276    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6_n_1
    SLICE_X86Y7          LUT5 (Prop_lut5_I0_O)        0.124    11.400 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4/O
                         net (fo=4, routed)           0.452    11.852    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4_n_1
    SLICE_X86Y6          LUT5 (Prop_lut5_I1_O)        0.124    11.976 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[2]_i_2/O
                         net (fo=2, routed)           0.407    12.383    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[2]_i_2_n_1
    SLICE_X89Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.507 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[2]_i_1/O
                         net (fo=1, routed)           0.000    12.507    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_fu_1111_p3[2]
    SLICE_X89Y6          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.563    12.743    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X89Y6          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[2]/C
                         clock pessimism              0.230    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X89Y6          FDRE (Setup_fdre_C_D)        0.029    12.847    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[2]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 3.574ns (37.718%)  route 5.902ns (62.282%))
  Logic Levels:           12  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.736     3.030    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X81Y9          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     3.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/Q
                         net (fo=8, routed)           0.976     4.462    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278[3]
    SLICE_X81Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7/O
                         net (fo=1, routed)           0.000     4.586    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7_n_1
    SLICE_X81Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.136 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.729     5.865    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_6_fu_1410_p2
    SLICE_X82Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.989 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_1/O
                         net (fo=37, routed)          0.624     6.613    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_0_in7_out
    SLICE_X82Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.737 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.491     7.228    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3_n_1
    SLICE_X83Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7_n_1
    SLICE_X83Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.902 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.902    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_n_1
    SLICE_X83Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.137 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__1/O[0]
                         net (fo=6, routed)           0.706     8.843    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_25_fu_1514_p3[8]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.299     9.142 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4_n_1
    SLICE_X82Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.522 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.088    10.610    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1498_13_fu_1625_p2
    SLICE_X82Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2/O
                         net (fo=3, routed)           0.599    11.333    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2_n_1
    SLICE_X82Y15         LUT3 (Prop_lut3_I1_O)        0.153    11.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2/O
                         net (fo=4, routed)           0.688    12.175    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2_n_1
    SLICE_X82Y15         LUT3 (Prop_lut3_I0_O)        0.331    12.506 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[5]_i_1/O
                         net (fo=1, routed)           0.000    12.506    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_fu_1691_p3[5]
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.556    12.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[5]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X82Y15         FDRE (Setup_fdre_C_D)        0.079    12.890    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[5]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 3.599ns (37.882%)  route 5.902ns (62.118%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.736     3.030    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X81Y9          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     3.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/Q
                         net (fo=8, routed)           0.976     4.462    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278[3]
    SLICE_X81Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7/O
                         net (fo=1, routed)           0.000     4.586    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7_n_1
    SLICE_X81Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.136 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.729     5.865    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_6_fu_1410_p2
    SLICE_X82Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.989 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_1/O
                         net (fo=37, routed)          0.624     6.613    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_0_in7_out
    SLICE_X82Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.737 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.491     7.228    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3_n_1
    SLICE_X83Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7_n_1
    SLICE_X83Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.902 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.902    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_n_1
    SLICE_X83Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.137 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__1/O[0]
                         net (fo=6, routed)           0.706     8.843    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_25_fu_1514_p3[8]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.299     9.142 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4_n_1
    SLICE_X82Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.522 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.088    10.610    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1498_13_fu_1625_p2
    SLICE_X82Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2/O
                         net (fo=3, routed)           0.599    11.333    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2_n_1
    SLICE_X82Y15         LUT3 (Prop_lut3_I1_O)        0.153    11.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2/O
                         net (fo=4, routed)           0.688    12.175    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2_n_1
    SLICE_X82Y15         LUT5 (Prop_lut5_I2_O)        0.356    12.531 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[7]_i_1/O
                         net (fo=1, routed)           0.000    12.531    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_fu_1691_p3[7]
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.556    12.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X82Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[7]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X82Y15         FDRE (Setup_fdre_C_D)        0.118    12.929    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[7]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 4.062ns (43.437%)  route 5.290ns (56.563%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.740     3.034    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X84Y0          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_fdre_C_Q)         0.456     3.490 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[6]/Q
                         net (fo=5, routed)           0.694     4.184    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_5_reg_2218_reg[5]
    SLICE_X85Y0          LUT6 (Prop_lut6_I0_O)        0.124     4.308 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13/O
                         net (fo=1, routed)           0.566     4.874    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_13_n_1
    SLICE_X83Y0          LUT5 (Prop_lut5_I0_O)        0.124     4.998 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3/O
                         net (fo=1, routed)           0.520     5.518    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_i_3_n_1
    SLICE_X82Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.922 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.922    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry_n_1
    SLICE_X82Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.176 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0/CO[0]
                         net (fo=22, routed)          0.367     6.544    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1495_4_fu_932_p2_carry__0_n_4
    SLICE_X84Y4          LUT6 (Prop_lut6_I0_O)        0.367     6.911 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_12_reg_2235[6]_i_1/O
                         net (fo=13, routed)          0.701     7.612    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_1_in
    SLICE_X82Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0_i_7_n_1
    SLICE_X82Y5          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.379 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/sub_ln703_6_fu_938_p2_carry__0/O[3]
                         net (fo=7, routed)           0.686     9.065    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_13_fu_1000_p3[7]
    SLICE_X83Y5          LUT4 (Prop_lut4_I0_O)        0.307     9.372 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15/O
                         net (fo=1, routed)           0.000     9.372    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247[10]_i_15_n_1
    SLICE_X83Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.773 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.773    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_5_n_1
    SLICE_X83Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.930 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_17_reg_2247_reg[10]_i_3/CO[1]
                         net (fo=16, routed)          0.565    10.495    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1494_11_fu_1047_p2
    SLICE_X86Y7          LUT6 (Prop_lut6_I5_O)        0.329    10.824 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6/O
                         net (fo=1, routed)           0.452    11.276    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_6_n_1
    SLICE_X86Y7          LUT5 (Prop_lut5_I0_O)        0.124    11.400 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4/O
                         net (fo=4, routed)           0.440    11.840    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[4]_i_4_n_1
    SLICE_X85Y7          LUT6 (Prop_lut6_I2_O)        0.124    11.964 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[5]_i_2/O
                         net (fo=1, routed)           0.298    12.262    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[5]_i_2_n_1
    SLICE_X87Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.386 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257[5]_i_1/O
                         net (fo=1, routed)           0.000    12.386    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_fu_1111_p3[5]
    SLICE_X87Y7          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.562    12.741    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X87Y7          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[5]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X87Y7          FDRE (Setup_fdre_C_D)        0.031    12.848    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_18_reg_2257_reg[5]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 3.574ns (38.376%)  route 5.739ns (61.624%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.736     3.030    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X81Y9          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     3.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/Q
                         net (fo=8, routed)           0.976     4.462    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278[3]
    SLICE_X81Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7/O
                         net (fo=1, routed)           0.000     4.586    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7_n_1
    SLICE_X81Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.136 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.729     5.865    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_6_fu_1410_p2
    SLICE_X82Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.989 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_1/O
                         net (fo=37, routed)          0.624     6.613    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_0_in7_out
    SLICE_X82Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.737 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.491     7.228    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3_n_1
    SLICE_X83Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7_n_1
    SLICE_X83Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.902 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.902    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_n_1
    SLICE_X83Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.137 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__1/O[0]
                         net (fo=6, routed)           0.706     8.843    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_25_fu_1514_p3[8]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.299     9.142 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4_n_1
    SLICE_X82Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.522 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.088    10.610    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1498_13_fu_1625_p2
    SLICE_X82Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2/O
                         net (fo=3, routed)           0.599    11.333    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2_n_1
    SLICE_X82Y15         LUT3 (Prop_lut3_I1_O)        0.153    11.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2/O
                         net (fo=4, routed)           0.526    12.012    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2_n_1
    SLICE_X83Y15         LUT4 (Prop_lut4_I0_O)        0.331    12.343 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[6]_i_1/O
                         net (fo=1, routed)           0.000    12.343    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_fu_1691_p3[6]
    SLICE_X83Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.556    12.736    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X83Y15         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[6]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X83Y15         FDRE (Setup_fdre_C_D)        0.029    12.840    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[6]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 3.574ns (38.665%)  route 5.669ns (61.335%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.736     3.030    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X81Y9          FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.456     3.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278_reg[3]/Q
                         net (fo=8, routed)           0.976     4.462    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_21_reg_2278[3]
    SLICE_X81Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.586 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7/O
                         net (fo=1, routed)           0.000     4.586    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_7_n_1
    SLICE_X81Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.136 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.729     5.865    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln318_6_fu_1410_p2
    SLICE_X82Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.989 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_23_reg_2318[3]_i_1/O
                         net (fo=37, routed)          0.624     6.613    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/p_0_in7_out
    SLICE_X82Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.737 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.491     7.228    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_3_n_1
    SLICE_X83Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.352 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.352    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_i_7_n_1
    SLICE_X83Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.902 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.902    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__0_n_1
    SLICE_X83Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.137 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/add_ln703_9_fu_1456_p2__1_carry__1/O[0]
                         net (fo=6, routed)           0.706     8.843    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_25_fu_1514_p3[8]
    SLICE_X82Y13         LUT3 (Prop_lut3_I2_O)        0.299     9.142 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4/O
                         net (fo=1, routed)           0.000     9.142    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[1]_i_4_n_1
    SLICE_X82Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.522 f  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[1]_i_2/CO[3]
                         net (fo=4, routed)           1.088    10.610    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/icmp_ln1498_13_fu_1625_p2
    SLICE_X82Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.734 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2/O
                         net (fo=3, routed)           0.599    11.333    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[4]_i_2_n_1
    SLICE_X82Y15         LUT3 (Prop_lut3_I1_O)        0.153    11.486 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2/O
                         net (fo=4, routed)           0.456    11.942    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_2_n_1
    SLICE_X82Y16         LUT6 (Prop_lut6_I2_O)        0.331    12.273 r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353[8]_i_1/O
                         net (fo=1, routed)           0.000    12.273    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_fu_1691_p3[8]
    SLICE_X82Y16         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       1.555    12.734    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/ap_clk
    SLICE_X82Y16         FDRE                                         r  design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[8]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X82Y16         FDRE (Setup_fdre_C_D)        0.079    12.889    design_1_i/bn_0/inst/grp_sqrt_fixed_16_6_s_fu_303/select_ln318_30_reg_2353_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  0.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.822%)  route 0.180ns (49.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.558     0.894    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/ap_clk
    SLICE_X51Y44         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[11]/Q
                         net (fo=1, routed)           0.180     1.214    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg_n_1_[11]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/araddr_tmp[11]
    SLICE_X49Y45         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.829     1.195    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/ap_clk
    SLICE_X49Y45         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[11]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.092     1.252    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.212ns (54.188%)  route 0.179ns (45.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.559     0.895    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/ap_clk
    SLICE_X50Y47         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg[18]/Q
                         net (fo=1, routed)           0.179     1.238    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/sect_addr_buf_reg_n_1_[18]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.048     1.286 r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.286    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/araddr_tmp[18]
    SLICE_X49Y46         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.829     1.195    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/ap_clk
    SLICE_X49Y46         FDRE                                         r  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.107     1.267    design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.365%)  route 0.214ns (56.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.574     0.910    design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[53]/Q
                         net (fo=1, routed)           0.214     1.288    design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[52]
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.860     1.226    design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X24Y47         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.072     1.268    design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.369%)  route 0.224ns (54.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.565     0.901    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X33Y48         FDRE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_addr_reg[11]/Q
                         net (fo=3, routed)           0.224     1.265    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.arsplit_addr_reg[4]
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.310 r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1072]_i_1__0/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/s_arcmd[1072]
    SLICE_X34Y52         FDRE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.826     1.192    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X34Y52         FDRE                                         r  design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1072]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     1.283    design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.115%)  route 0.221ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.543     0.879    design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y79         FDRE                                         r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.148     1.027 r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1086]/Q
                         net (fo=1, routed)           0.221     1.248    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIB1
    SLICE_X46Y80         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.814     1.180    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X46Y80         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
                         clock pessimism             -0.035     1.145    
    SLICE_X46Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.216    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.444%)  route 0.237ns (61.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.542     0.878    design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y78         FDRE                                         r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.237     1.263    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIC0
    SLICE_X46Y76         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.809     1.175    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X46Y76         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X46Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.230    design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.596     0.932    design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y48         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X22Y48         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.864     1.230    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X22Y48         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.569     0.905    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y63         FDRE                                         r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.101    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X26Y63         RAMD32                                       r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.838     1.204    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X26Y63         RAMD32                                       r  design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.065    design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.545     0.881    design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y75         FDRE                                         r  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.077    design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X32Y75         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.809     1.175    design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X32Y75         RAMD32                                       r  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.281     0.894    
    SLICE_X32Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.041    design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.595     0.931    design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc_1/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19754, routed)       0.863     1.229    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10  design_1_i/bn_0/inst/bn_IN_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10  design_1_i/bn_0/inst/bn_IN_r_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y10  design_1_i/bn_0/inst/bn_OUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  design_1_i/bn_0/inst/bn_BETA_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34  design_1_i/bn_0/inst/bn_M_M_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34  design_1_i/bn_0/inst/bn_M_M_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   design_1_i/bn_0/inst/bn_M_V_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   design_1_i/bn_0/inst/bn_M_V_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y22  design_1_i/bn_0/inst/bn_GAMMA_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y80  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y80  design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y56  design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y56  design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y56  design_1_i/axi_smc_1/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y27  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK



