{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 22:34:07 2018 " "Info: Processing started: Fri Jan 05 22:34:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[0\]_239 " "Warning: Node \"data_bus\[0\]_239\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[0\] " "Warning: Node \"data_bus\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[8\] " "Warning: Node \"data_bus\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[1\] " "Warning: Node \"data_bus\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[3\] " "Warning: Node \"data_bus\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[2\] " "Warning: Node \"data_bus\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[4\] " "Warning: Node \"data_bus\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[5\] " "Warning: Node \"data_bus\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[7\] " "Warning: Node \"data_bus\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_bus\[6\] " "Warning: Node \"data_bus\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "AND0 " "Info: Assuming node \"AND0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SUB " "Info: Assuming node \"SUB\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ADD " "Info: Assuming node \"ADD\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOT0 " "Info: Assuming node \"NOT0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JMP " "Info: Assuming node \"JMP\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "IN0 " "Info: Assuming node \"IN0\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHR " "Info: Assuming node \"SHR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "MOV " "Info: Assuming node \"MOV\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SHL " "Info: Assuming node \"SHL\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JZ " "Info: Assuming node \"JZ\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "JC " "Info: Assuming node \"JC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "data_bus\[0\]~97 " "Info: Detected gated clock \"data_bus\[0\]~97\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_bus\[8\]~100 " "Info: Detected gated clock \"data_bus\[8\]~100\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_bus\[8\]~101 " "Info: Detected gated clock \"data_bus\[8\]~101\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "data_bus\[8\]~102 " "Info: Detected gated clock \"data_bus\[8\]~102\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_bus\[4\] A\[1\] SUB 10.375 ns register " "Info: tsu for register \"data_bus\[4\]\" (data pin = \"A\[1\]\", clock pin = \"SUB\") is 10.375 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.432 ns + Longest pin register " "Info: + Longest pin to register delay is 16.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns A\[1\] 1 PIN PIN_127 6 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_127; Fanout = 6; PIN Node = 'A\[1\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.766 ns) + CELL(0.706 ns) 9.457 ns Add1~3 2 COMB LCCOMB_X14_Y13_N14 2 " "Info: 2: + IC(7.766 ns) + CELL(0.706 ns) = 9.457 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.472 ns" { A[1] Add1~3 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.543 ns Add1~5 3 COMB LCCOMB_X14_Y13_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 9.543 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.629 ns Add1~7 4 COMB LCCOMB_X14_Y13_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.629 ns; Loc. = LCCOMB_X14_Y13_N18; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.135 ns Add1~8 5 COMB LCCOMB_X14_Y13_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 10.135 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 1; COMB Node = 'Add1~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 11.891 ns data_bus\[4\]~131 6 COMB LCCOMB_X17_Y13_N0 2 " "Info: 6: + IC(1.105 ns) + CELL(0.651 ns) = 11.891 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; COMB Node = 'data_bus\[4\]~131'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { Add1~8 data_bus[4]~131 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.624 ns) 13.526 ns data_bus\[4\]~151 7 COMB LCCOMB_X20_Y13_N24 1 " "Info: 7: + IC(1.011 ns) + CELL(0.624 ns) = 13.526 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 1; COMB Node = 'data_bus\[4\]~151'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { data_bus[4]~131 data_bus[4]~151 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.206 ns) 14.740 ns data_bus\[4\]~152 8 COMB LCCOMB_X17_Y13_N16 1 " "Info: 8: + IC(1.008 ns) + CELL(0.206 ns) = 14.740 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 1; COMB Node = 'data_bus\[4\]~152'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { data_bus[4]~151 data_bus[4]~152 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.624 ns) 16.432 ns data_bus\[4\] 9 REG LCCOMB_X18_Y12_N8 2 " "Info: 9: + IC(1.068 ns) + CELL(0.624 ns) = 16.432 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; REG Node = 'data_bus\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { data_bus[4]~152 data_bus[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.474 ns ( 27.23 % ) " "Info: Total cell delay = 4.474 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.958 ns ( 72.77 % ) " "Info: Total interconnect delay = 11.958 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "16.432 ns" { A[1] Add1~3 Add1~5 Add1~7 Add1~8 data_bus[4]~131 data_bus[4]~151 data_bus[4]~152 data_bus[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "16.432 ns" { A[1] {} A[1]~combout {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~8 {} data_bus[4]~131 {} data_bus[4]~151 {} data_bus[4]~152 {} data_bus[4] {} } { 0.000ns 0.000ns 7.766ns 0.000ns 0.000ns 0.000ns 1.105ns 1.011ns 1.008ns 1.068ns } { 0.000ns 0.985ns 0.706ns 0.086ns 0.086ns 0.506ns 0.651ns 0.624ns 0.206ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.976 ns + " "Info: + Micro setup delay of destination is 0.976 ns" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SUB destination 7.033 ns - Shortest register " "Info: - Shortest clock path from clock \"SUB\" to destination register is 7.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns SUB 1 CLK PIN_170 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 7; CLK Node = 'SUB'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUB } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.370 ns) 2.725 ns data_bus\[0\]~97 2 COMB LCCOMB_X19_Y13_N12 2 " "Info: 2: + IC(1.371 ns) + CELL(0.370 ns) = 2.725 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'data_bus\[0\]~97'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { SUB data_bus[0]~97 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 3.307 ns data_bus\[8\]~102 3 COMB LCCOMB_X19_Y13_N8 2 " "Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 3.307 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'data_bus\[8\]~102'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { data_bus[0]~97 data_bus[8]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.000 ns) 5.398 ns data_bus\[8\]~102clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(2.091 ns) + CELL(0.000 ns) = 5.398 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'data_bus\[8\]~102clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { data_bus[8]~102 data_bus[8]~102clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.429 ns) + CELL(0.206 ns) 7.033 ns data_bus\[4\] 5 REG LCCOMB_X18_Y12_N8 2 " "Info: 5: + IC(1.429 ns) + CELL(0.206 ns) = 7.033 ns; Loc. = LCCOMB_X18_Y12_N8; Fanout = 2; REG Node = 'data_bus\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.635 ns" { data_bus[8]~102clkctrl data_bus[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 25.11 % ) " "Info: Total cell delay = 1.766 ns ( 25.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.267 ns ( 74.89 % ) " "Info: Total interconnect delay = 5.267 ns ( 74.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { SUB data_bus[0]~97 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { SUB {} SUB~combout {} data_bus[0]~97 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[4] {} } { 0.000ns 0.000ns 1.371ns 0.376ns 2.091ns 1.429ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "16.432 ns" { A[1] Add1~3 Add1~5 Add1~7 Add1~8 data_bus[4]~131 data_bus[4]~151 data_bus[4]~152 data_bus[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "16.432 ns" { A[1] {} A[1]~combout {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~8 {} data_bus[4]~131 {} data_bus[4]~151 {} data_bus[4]~152 {} data_bus[4] {} } { 0.000ns 0.000ns 7.766ns 0.000ns 0.000ns 0.000ns 1.105ns 1.011ns 1.008ns 1.068ns } { 0.000ns 0.985ns 0.706ns 0.086ns 0.086ns 0.506ns 0.651ns 0.624ns 0.206ns 0.624ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { SUB data_bus[0]~97 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { SUB {} SUB~combout {} data_bus[0]~97 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[4] {} } { 0.000ns 0.000ns 1.371ns 0.376ns 2.091ns 1.429ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "JC Z data_bus\[3\] 16.841 ns register " "Info: tco from clock \"JC\" to destination pin \"Z\" through register \"data_bus\[3\]\" is 16.841 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "JC source 8.736 ns + Longest register " "Info: + Longest clock path from clock \"JC\" to source register is 8.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns JC 1 CLK PIN_179 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_179; Fanout = 1; CLK Node = 'JC'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { JC } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.624 ns) 3.021 ns data_bus\[8\]~101 2 COMB LCCOMB_X14_Y13_N6 1 " "Info: 2: + IC(1.413 ns) + CELL(0.624 ns) = 3.021 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 1; COMB Node = 'data_bus\[8\]~101'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { JC data_bus[8]~101 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.651 ns) 5.095 ns data_bus\[8\]~102 3 COMB LCCOMB_X19_Y13_N8 2 " "Info: 3: + IC(1.423 ns) + CELL(0.651 ns) = 5.095 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'data_bus\[8\]~102'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { data_bus[8]~101 data_bus[8]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.000 ns) 7.186 ns data_bus\[8\]~102clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(2.091 ns) + CELL(0.000 ns) = 7.186 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'data_bus\[8\]~102clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { data_bus[8]~102 data_bus[8]~102clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.206 ns) 8.736 ns data_bus\[3\] 5 REG LCCOMB_X20_Y13_N22 2 " "Info: 5: + IC(1.344 ns) + CELL(0.206 ns) = 8.736 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 2; REG Node = 'data_bus\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { data_bus[8]~102clkctrl data_bus[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 28.22 % ) " "Info: Total cell delay = 2.465 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.271 ns ( 71.78 % ) " "Info: Total interconnect delay = 6.271 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.736 ns" { JC data_bus[8]~101 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.736 ns" { JC {} JC~combout {} data_bus[8]~101 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[3] {} } { 0.000ns 0.000ns 1.413ns 1.423ns 2.091ns 1.344ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.105 ns + Longest register pin " "Info: + Longest register to pin delay is 8.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_bus\[3\] 1 REG LCCOMB_X20_Y13_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 2; REG Node = 'data_bus\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.534 ns) 2.040 ns Equal0~1 2 COMB LCCOMB_X18_Y12_N10 1 " "Info: 2: + IC(1.506 ns) + CELL(0.534 ns) = 2.040 ns; Loc. = LCCOMB_X18_Y12_N10; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.040 ns" { data_bus[3] Equal0~1 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.607 ns Equal0~2 3 COMB LCCOMB_X18_Y12_N20 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Equal0~1 Equal0~2 } "NODE_NAME" } } { "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/download/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(3.096 ns) 8.105 ns Z 4 PIN PIN_11 0 " "Info: 4: + IC(2.402 ns) + CELL(3.096 ns) = 8.105 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'Z'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.498 ns" { Equal0~2 Z } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 47.33 % ) " "Info: Total cell delay = 3.836 ns ( 47.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.269 ns ( 52.67 % ) " "Info: Total interconnect delay = 4.269 ns ( 52.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.105 ns" { data_bus[3] Equal0~1 Equal0~2 Z } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.105 ns" { data_bus[3] {} Equal0~1 {} Equal0~2 {} Z {} } { 0.000ns 1.506ns 0.361ns 2.402ns } { 0.000ns 0.534ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.736 ns" { JC data_bus[8]~101 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.736 ns" { JC {} JC~combout {} data_bus[8]~101 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[3] {} } { 0.000ns 0.000ns 1.413ns 1.423ns 2.091ns 1.344ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.105 ns" { data_bus[3] Equal0~1 Equal0~2 Z } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.105 ns" { data_bus[3] {} Equal0~1 {} Equal0~2 {} Z {} } { 0.000ns 1.506ns 0.361ns 2.402ns } { 0.000ns 0.534ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_bus\[8\] SUB JC 2.245 ns register " "Info: th for register \"data_bus\[8\]\" (data pin = \"SUB\", clock pin = \"JC\") is 2.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "JC destination 8.817 ns + Longest register " "Info: + Longest clock path from clock \"JC\" to destination register is 8.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns JC 1 CLK PIN_179 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_179; Fanout = 1; CLK Node = 'JC'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { JC } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.624 ns) 3.021 ns data_bus\[8\]~101 2 COMB LCCOMB_X14_Y13_N6 1 " "Info: 2: + IC(1.413 ns) + CELL(0.624 ns) = 3.021 ns; Loc. = LCCOMB_X14_Y13_N6; Fanout = 1; COMB Node = 'data_bus\[8\]~101'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { JC data_bus[8]~101 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.651 ns) 5.095 ns data_bus\[8\]~102 3 COMB LCCOMB_X19_Y13_N8 2 " "Info: 3: + IC(1.423 ns) + CELL(0.651 ns) = 5.095 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'data_bus\[8\]~102'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { data_bus[8]~101 data_bus[8]~102 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(0.000 ns) 7.186 ns data_bus\[8\]~102clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(2.091 ns) + CELL(0.000 ns) = 7.186 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'data_bus\[8\]~102clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { data_bus[8]~102 data_bus[8]~102clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.206 ns) 8.817 ns data_bus\[8\] 5 REG LCCOMB_X18_Y12_N14 2 " "Info: 5: + IC(1.425 ns) + CELL(0.206 ns) = 8.817 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; REG Node = 'data_bus\[8\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { data_bus[8]~102clkctrl data_bus[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 27.96 % ) " "Info: Total cell delay = 2.465 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.352 ns ( 72.04 % ) " "Info: Total interconnect delay = 6.352 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.817 ns" { JC data_bus[8]~101 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[8] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.817 ns" { JC {} JC~combout {} data_bus[8]~101 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[8] {} } { 0.000ns 0.000ns 1.413ns 1.423ns 2.091ns 1.425ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.572 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns SUB 1 CLK PIN_170 7 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_170; Fanout = 7; CLK Node = 'SUB'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUB } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.370 ns) 2.725 ns data_bus\[0\]~97 2 COMB LCCOMB_X19_Y13_N12 2 " "Info: 2: + IC(1.371 ns) + CELL(0.370 ns) = 2.725 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'data_bus\[0\]~97'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { SUB data_bus[0]~97 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.650 ns) 3.786 ns data_bus\[8\]~98 3 COMB LCCOMB_X19_Y13_N24 1 " "Info: 3: + IC(0.411 ns) + CELL(0.650 ns) = 3.786 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 1; COMB Node = 'data_bus\[8\]~98'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { data_bus[0]~97 data_bus[8]~98 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.651 ns) 4.827 ns data_bus\[8\]~99 4 COMB LCCOMB_X19_Y13_N16 1 " "Info: 4: + IC(0.390 ns) + CELL(0.651 ns) = 4.827 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'data_bus\[8\]~99'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { data_bus[8]~98 data_bus[8]~99 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.650 ns) 6.572 ns data_bus\[8\] 5 REG LCCOMB_X18_Y12_N14 2 " "Info: 5: + IC(1.095 ns) + CELL(0.650 ns) = 6.572 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; REG Node = 'data_bus\[8\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { data_bus[8]~99 data_bus[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.305 ns ( 50.29 % ) " "Info: Total cell delay = 3.305 ns ( 50.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.267 ns ( 49.71 % ) " "Info: Total interconnect delay = 3.267 ns ( 49.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { SUB data_bus[0]~97 data_bus[8]~98 data_bus[8]~99 data_bus[8] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { SUB {} SUB~combout {} data_bus[0]~97 {} data_bus[8]~98 {} data_bus[8]~99 {} data_bus[8] {} } { 0.000ns 0.000ns 1.371ns 0.411ns 0.390ns 1.095ns } { 0.000ns 0.984ns 0.370ns 0.650ns 0.651ns 0.650ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "8.817 ns" { JC data_bus[8]~101 data_bus[8]~102 data_bus[8]~102clkctrl data_bus[8] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "8.817 ns" { JC {} JC~combout {} data_bus[8]~101 {} data_bus[8]~102 {} data_bus[8]~102clkctrl {} data_bus[8] {} } { 0.000ns 0.000ns 1.413ns 1.423ns 2.091ns 1.425ns } { 0.000ns 0.984ns 0.624ns 0.651ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.572 ns" { SUB data_bus[0]~97 data_bus[8]~98 data_bus[8]~99 data_bus[8] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "6.572 ns" { SUB {} SUB~combout {} data_bus[0]~97 {} data_bus[8]~98 {} data_bus[8]~99 {} data_bus[8] {} } { 0.000ns 0.000ns 1.371ns 0.411ns 0.390ns 1.095ns } { 0.000ns 0.984ns 0.370ns 0.650ns 0.651ns 0.650ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 22:34:08 2018 " "Info: Processing ended: Fri Jan 05 22:34:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
