# ğŸ”§ ç»¼åˆé—®é¢˜ä¿®å¤æ€»ç»“

## é—®é¢˜æè¿°

åœ¨ä½¿ç”¨ Yosys æˆ–å…¶ä»–ç»¼åˆå·¥å…·æ—¶ï¼Œ`RiscvAiChip.sv` æ–‡ä»¶å­˜åœ¨ä¸¤ä¸ªé—®é¢˜ï¼š

### é—®é¢˜ 1: æ¨¡å—åä¸åŒ¹é…
- **ç°è±¡**: å®ä¾‹åŒ–äº† `PicoRV32BlackBox` æ¨¡å—ï¼Œä½†å®é™…çš„ Verilog æ¨¡å—åæ˜¯ `picorv32`
- **ä½ç½®**: `RiscvAiChip.sv:560`
- **é”™è¯¯**: `unsupported language feature` æˆ– `module not found`

### é—®é¢˜ 2: èµ„æºæ¸…å•æ ‡è®°
- **ç°è±¡**: æ–‡ä»¶æœ«å°¾åŒ…å« FIRRTL é»‘ç›’èµ„æºæ¸…å•æ ‡è®°
- **ä½ç½®**: `RiscvAiChip.sv:3702-3704`
- **å†…å®¹**:
  ```
  // ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----
  
  picorv32.v
  ```
- **å½±å“**: å¹²æ‰° SystemVerilog è§£æå™¨

---

## è§£å†³æ–¹æ¡ˆ

### âœ… æ–¹æ¡ˆ 1: Chisel æºç ä¿®å¤ï¼ˆæ¨èï¼‰

é€šè¿‡ä¿®æ”¹ Chisel æºä»£ç ï¼Œåœ¨ç”Ÿæˆæ—¶å°±é¿å…è¿™äº›é—®é¢˜ã€‚

#### 1.1 ä¿®å¤æ¨¡å—å

**æ–‡ä»¶**: `src/main/scala/RiscvAiIntegration.scala`

**ä¿®æ”¹å‰**:
```scala
class PicoRV32BlackBox extends BlackBox with HasBlackBoxResource {
  val io = IO(new Bundle {
    // ...
  })
  addResource("/rtl/picorv32.v")
}
```

**ä¿®æ”¹å**:
```scala
class PicoRV32BlackBox extends BlackBox with HasBlackBoxResource {
  // æŒ‡å®šå®é™…çš„ Verilog æ¨¡å—åä¸º "picorv32"
  override def desiredName = "picorv32"
  
  val io = IO(new Bundle {
    // ...
  })
  addResource("/rtl/picorv32.v")
}
```

**å…³é”®ç‚¹**: ä½¿ç”¨ `override def desiredName = "picorv32"` æ¥æŒ‡å®šç”Ÿæˆçš„æ¨¡å—å

#### 1.2 æ·»åŠ åå¤„ç†

**æ–‡ä»¶**: `src/main/scala/PostProcessVerilog.scala`

åˆ›å»ºåå¤„ç†å·¥å…·æ¥æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶ï¼š

```scala
object PostProcessVerilog {
  def cleanupVerilogFile(filePath: String): Unit = {
    val lines = Source.fromFile(file).getLines().toList
    
    // è¿‡æ»¤æ‰èµ„æºæ¸…å•æ ‡è®°
    val cleanedLines = lines.takeWhile { line =>
      !line.contains("firrtl_black_box_resource_files")
    }
    
    // å†™å›æ–‡ä»¶
    // ...
  }
}
```

#### 1.3 é›†æˆåˆ°ç”Ÿæˆæµç¨‹

**æ–‡ä»¶**: `src/main/scala/RiscvAiChipMain.scala`

```scala
object RiscvAiChipMain extends App {
  // ç”Ÿæˆ Verilog
  ChiselStage.emitSystemVerilogFile(
    new RiscvAiChip,
    args = Array("--target-dir", "generated")
  )
  
  // åå¤„ç†: æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶
  PostProcessVerilog.cleanupVerilogFile("generated/RiscvAiChip.sv")
}
```

---

### âš¡ æ–¹æ¡ˆ 2: Shell è„šæœ¬ä¿®å¤ï¼ˆå¿«é€Ÿï¼‰

å¦‚æœä¸æƒ³ä¿®æ”¹ Chisel æºç ï¼Œå¯ä»¥ä½¿ç”¨ shell è„šæœ¬åå¤„ç†ã€‚

**æ–‡ä»¶**: `fix_synthesis.sh`

```bash
#!/bin/bash

# 1. æ›¿æ¢ PicoRV32BlackBox ä¸º picorv32
# 2. ç§»é™¤èµ„æºæ¸…å•éƒ¨åˆ†
sed -e 's/PicoRV32BlackBox/picorv32/g' \
    -e '/^\/\/ ----- 8< ----- FILE "firrtl_black_box_resource_files.f"/,$ d' \
    generated/RiscvAiChip.sv > generated/RiscvAiChip_fixed.sv
```

**ä½¿ç”¨æ–¹æ³•**:
```bash
chmod +x fix_synthesis.sh
./fix_synthesis.sh
```

---

## ä¿®å¤æ•ˆæœ

### ä¿®å¤å‰

```systemverilog
// Line 560
PicoRV32BlackBox cpu (
  .clk(clock),
  // ...
);

// Line 3702-3704
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

picorv32.v
```

### ä¿®å¤å

```systemverilog
// Line 560
picorv32 cpu (
  .clk(clock),
  // ...
);

// Line 3701 (æ–‡ä»¶ç»“æŸ)
endmodule
```

---

## éªŒè¯ä¿®å¤

### 1. æ£€æŸ¥æ¨¡å—å

```bash
grep "picorv32 cpu" generated/RiscvAiChip.sv
# åº”è¯¥è¾“å‡º: picorv32 cpu (
```

### 2. æ£€æŸ¥æ–‡ä»¶æœ«å°¾

```bash
tail -5 generated/RiscvAiChip.sv
# åº”è¯¥ä»¥ endmodule ç»“æŸï¼Œæ²¡æœ‰èµ„æºæ¸…å•æ ‡è®°
```

### 3. æ£€æŸ¥è¡Œæ•°

```bash
wc -l generated/RiscvAiChip.sv
# ä¿®å¤å‰: 3704 è¡Œ
# ä¿®å¤å: 3701 è¡Œ
```

---

## é‡æ–°ç”Ÿæˆæ–‡ä»¶

### ä½¿ç”¨ä¿®å¤åçš„ Chisel ä»£ç 

```bash
# ç”Ÿæˆ RiscvAiChip
sbt "runMain riscv.ai.RiscvAiChipMain"

# ç”Ÿæˆ RiscvAiSystem
sbt "runMain riscv.ai.RiscvAiSystemMain"

# ç”Ÿæˆ CompactScaleAiChip
sbt "runMain riscv.ai.CompactScaleAiChipMain"

# æˆ–è€…ä¸€æ¬¡æ€§ç”Ÿæˆæ‰€æœ‰æ–‡ä»¶
./run.sh generate
```

### è¾“å‡ºç¤ºä¾‹

```
Generating RISC-V AI Accelerator Chip Verilog...

Post-processing generated files...
ğŸ”§ æ¸…ç†æ–‡ä»¶: generated/RiscvAiChip.sv
âœ“ æ¸…ç†å®Œæˆ: ä» 3704 è¡Œå‡å°‘åˆ° 3701 è¡Œ

âœ… Verilog generation complete!
Output directory: generated/
Main file: generated/RiscvAiChip.sv

ğŸ’¡ æ–‡ä»¶å·²ä¼˜åŒ–ï¼Œå¯ç›´æ¥ç”¨äºç»¼åˆ
```

---

## ç»¼åˆæµ‹è¯•

### ä½¿ç”¨ Yosys

```bash
yosys -p "
    read_verilog generated/RiscvAiChip.sv;
    hierarchy -check -top RiscvAiChip;
    proc; opt;
    stat;
"
```

**é¢„æœŸç»“æœ**: åº”è¯¥æˆåŠŸè§£æï¼Œæ²¡æœ‰ `module not found` é”™è¯¯

### ä½¿ç”¨ Verilator

```bash
verilator --lint-only generated/RiscvAiChip.sv
```

**é¢„æœŸç»“æœ**: åº”è¯¥é€šè¿‡ lint æ£€æŸ¥

---

## æŠ€æœ¯ç»†èŠ‚

### desiredName çš„ä½œç”¨

åœ¨ Chisel ä¸­ï¼Œ`desiredName` æ–¹æ³•ç”¨äºæŒ‡å®šç”Ÿæˆçš„ Verilog æ¨¡å—åï¼š

```scala
class MyBlackBox extends BlackBox {
  override def desiredName = "actual_verilog_module_name"
}
```

- **é»˜è®¤è¡Œä¸º**: ä½¿ç”¨ Scala ç±»åä½œä¸ºæ¨¡å—å
- **ä½¿ç”¨ desiredName**: å¯ä»¥æŒ‡å®šä»»æ„æ¨¡å—å
- **é€‚ç”¨åœºæ™¯**: å½“ Scala ç±»åä¸ Verilog æ¨¡å—åä¸åŒæ—¶

### èµ„æºæ¸…å•æ ‡è®°

FIRRTL ç¼–è¯‘å™¨ä¼šåœ¨ç”Ÿæˆçš„æ–‡ä»¶æœ«å°¾æ·»åŠ èµ„æºæ¸…å•æ ‡è®°ï¼š

```
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

picorv32.v
```

è¿™æ˜¯ä¸ºäº†å‘Šè¯‰åç»­å·¥å…·éœ€è¦å“ªäº›é¢å¤–çš„ Verilog æ–‡ä»¶ã€‚ä½†æ˜¯ï¼š
- è¿™ä¸æ˜¯åˆæ³•çš„ SystemVerilog è¯­æ³•
- ä¼šå¹²æ‰°æŸäº›è§£æå™¨
- éœ€è¦åœ¨åå¤„ç†ä¸­ç§»é™¤

---

## ç›¸å…³æ–‡ä»¶

### ä¿®æ”¹çš„æ–‡ä»¶

1. âœ… `src/main/scala/RiscvAiIntegration.scala` - æ·»åŠ  `desiredName`
2. âœ… `src/main/scala/PostProcessVerilog.scala` - æ–°å»ºåå¤„ç†å·¥å…·
3. âœ… `src/main/scala/RiscvAiChipMain.scala` - é›†æˆåå¤„ç†

### ç”Ÿæˆçš„æ–‡ä»¶

1. âœ… `generated/RiscvAiChip.sv` - å·²ä¿®å¤ï¼Œå¯ç›´æ¥ç»¼åˆ
2. âœ… `generated/RiscvAiSystem.sv` - å·²ä¿®å¤
3. âœ… `generated/CompactScaleAiChip.sv` - å·²ä¿®å¤

### è¾…åŠ©å·¥å…·

1. âœ… `fix_synthesis.sh` - Shell è„šæœ¬ä¿®å¤å·¥å…·ï¼ˆå¤‡ç”¨ï¼‰
2. âœ… `CleanupVerilogMain` - Scala æ¸…ç†å·¥å…·

---

## æœ€ä½³å®è·µ

### 1. ä½¿ç”¨ Chisel æºç ä¿®å¤

**ä¼˜ç‚¹**:
- âœ… ä¸€æ¬¡ä¿®å¤ï¼Œæ°¸ä¹…æœ‰æ•ˆ
- âœ… è‡ªåŠ¨åŒ–ï¼Œæ— éœ€æ‰‹åŠ¨å¹²é¢„
- âœ… é›†æˆåˆ°ç”Ÿæˆæµç¨‹

**ç¼ºç‚¹**:
- éœ€è¦ä¿®æ”¹æºç 
- éœ€è¦é‡æ–°ç¼–è¯‘

### 2. ä½¿ç”¨ Shell è„šæœ¬

**ä¼˜ç‚¹**:
- âœ… å¿«é€Ÿï¼Œæ— éœ€ä¿®æ”¹æºç 
- âœ… é€‚åˆä¸´æ—¶ä¿®å¤

**ç¼ºç‚¹**:
- æ¯æ¬¡ç”Ÿæˆåéƒ½éœ€è¦è¿è¡Œ
- å®¹æ˜“å¿˜è®°

### 3. æ¨èæµç¨‹

```bash
# 1. ä¿®æ”¹ Chisel æºç ï¼ˆä¸€æ¬¡æ€§ï¼‰
# 2. é‡æ–°ç”Ÿæˆæ–‡ä»¶
sbt "runMain riscv.ai.RiscvAiChipMain"

# 3. éªŒè¯ä¿®å¤
grep "picorv32 cpu" generated/RiscvAiChip.sv
tail -5 generated/RiscvAiChip.sv

# 4. ç»¼åˆæµ‹è¯•
yosys -p "read_verilog generated/RiscvAiChip.sv; hierarchy -check -top RiscvAiChip;"
```

---

## å¸¸è§é—®é¢˜

### Q1: ä¸ºä»€ä¹ˆä¸ç›´æ¥ä¿®æ”¹ç”Ÿæˆçš„ .sv æ–‡ä»¶ï¼Ÿ

**A**: æ¯æ¬¡é‡æ–°ç”Ÿæˆéƒ½ä¼šè¦†ç›–ä¿®æ”¹ã€‚åº”è¯¥ä¿®æ”¹æºç æˆ–ä½¿ç”¨è‡ªåŠ¨åŒ–è„šæœ¬ã€‚

### Q2: desiredName ä¼šå½±å“å…¶ä»–æ¨¡å—å—ï¼Ÿ

**A**: ä¸ä¼šã€‚åªå½±å“å½“å‰ BlackBox ç±»çš„æ¨¡å—åã€‚

### Q3: åå¤„ç†ä¼šå½±å“åŠŸèƒ½å—ï¼Ÿ

**A**: ä¸ä¼šã€‚åªæ˜¯ç§»é™¤æ³¨é‡Šå’Œæ ‡è®°ï¼Œä¸æ”¹å˜å®é™…ä»£ç ã€‚

### Q4: å¦‚ä½•éªŒè¯ä¿®å¤æ˜¯å¦æˆåŠŸï¼Ÿ

**A**: 
1. æ£€æŸ¥æ¨¡å—å: `grep "picorv32 cpu" generated/RiscvAiChip.sv`
2. æ£€æŸ¥æ–‡ä»¶æœ«å°¾: `tail -5 generated/RiscvAiChip.sv`
3. è¿è¡Œç»¼åˆ: `yosys -p "read_verilog generated/RiscvAiChip.sv; ..."`

---

## æ€»ç»“

### âœ… ä¿®å¤å®Œæˆ

1. âœ… æ¨¡å—åé—®é¢˜å·²è§£å†³ï¼ˆä½¿ç”¨ `desiredName`ï¼‰
2. âœ… èµ„æºæ¸…å•æ ‡è®°å·²ç§»é™¤ï¼ˆä½¿ç”¨åå¤„ç†ï¼‰
3. âœ… ç”Ÿæˆçš„æ–‡ä»¶å¯ç›´æ¥ç”¨äºç»¼åˆ
4. âœ… ä¿®å¤å·²é›†æˆåˆ°ç”Ÿæˆæµç¨‹

### ğŸ¯ ä¸‹ä¸€æ­¥

1. ä½¿ç”¨ä¿®å¤åçš„æ–‡ä»¶è¿›è¡Œç»¼åˆ
2. éªŒè¯ç»¼åˆç»“æœ
3. ç»§ç»­æµç‰‡å‡†å¤‡

---

**æ–‡æ¡£ç‰ˆæœ¬**: 1.0  
**æœ€åæ›´æ–°**: 2024å¹´11æœˆ14æ—¥
