package require -exact qsys 15.0
set_module_property NAME c2c_decode_stats_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME c2c_decode_stats_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z16c2c_decode_statsP9c2c_statsP8mem_info}
set_module_assignment hls.compressed.name {c2c_decode_stats}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL c2c_decode_stats_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "c2c_decode_stats_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_function_wrapper.sv"
add_fileset_file "c2c_decode_stats_function.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_function.sv"
add_fileset_file "c2c_decode_stats_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B0_runOnce.sv"
add_fileset_file "c2c_decode_stats_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B0_runOnce_stall_region.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_merge_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_branch.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_merge.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start_stall_region.sv"
add_fileset_file "c2c_decode_stats_i_iowr_bl_return_unnameA000000Zs8_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_iowr_bl_return_unnameA000000Zs8_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm10432_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm10432_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm10432_17.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm10432_17.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm10633_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm10633_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm10633_18.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm10633_18.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm11134_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm11134_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm11134_19.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm11134_19.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm12335_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm12335_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm12335_20.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm12335_20.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm12737_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm12737_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm12737_22.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm12737_22.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm13238_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm13238_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm13238_23.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm13238_23.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm1521_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm1521_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm1521_6.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm1521_6.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm17044_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm17044_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm17044_29.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm17044_29.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm19750_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm19750_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm19750_35.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm19750_35.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm20351_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm20351_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm20351_36.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm20351_36.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm20_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm20_4.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm20_4.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm2722_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm2722_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm2722_7.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm2722_7.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm3923_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm3923_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm3923_8.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm3923_8.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm4924_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm4924_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm4924_9.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm4924_9.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm5725_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm5725_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm5725_10.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm5725_10.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm6426_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm6426_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm6426_11.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm6426_11.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm7227_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm7227_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm7227_12.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm7227_12.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm7928_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm7928_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm7928_13.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm7928_13.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm8629_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm8629_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm8629_14.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm8629_14.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm9730_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm9730_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm9730_15.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm9730_15.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm9931_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm9931_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm9931_16.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm9931_16.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_42818_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_42818_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_42917_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_42917_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43016_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43016_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43115_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43115_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43214_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43214_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43313_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43313_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43412_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43412_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43511_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43511_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43610_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43610_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4379_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4379_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4388_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4388_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4397_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4397_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4406_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4406_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4415_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4415_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4424_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4424_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4433_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4433_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4442_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4442_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml23049_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml23049_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml23049_34.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml23049_34.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml23348_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml23348_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml23348_33.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml23348_33.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml24247_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml24247_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml24247_32.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml24247_32.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml24846_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml24846_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml24846_31.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml24846_31.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml25145_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml25145_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml25145_30.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml25145_30.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26343_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26343_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26343_28.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26343_28.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26642_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26642_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26642_27.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26642_27.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26941_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26941_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26941_26.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26941_26.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml28140_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml28140_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml28140_25.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml28140_25.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml28439_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml28439_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml28439_24.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml28439_24.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml29036_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml29036_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml29036_21.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml29036_21.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml52_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml52_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml52_37.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml52_37.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_1_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_1_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_1_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_1_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_2_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_2_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_2_c2c_decode_stats1.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_2_c2c_decode_stats1.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_3_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_3_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_3_c2c_decode_stats2.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_3_c2c_decode_stats2.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_4_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_4_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_4_c2c_decode_stats3.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_4_c2c_decode_stats3.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_5_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_5_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_5_c2c_decode_stats5.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_5_c2c_decode_stats5.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_55_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_55_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_12_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_12_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_57_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_57_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_14_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_14_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_59_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_59_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_16_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_16_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_61_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_61_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_18_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_18_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_63_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_63_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_65_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_65_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_20_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_20_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_740_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_740_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_22_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_22_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_67_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_67_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_24_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_24_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_69_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_69_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_647_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_647_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_26_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_26_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_71_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_71_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_28_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_28_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_73_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_73_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_569_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_569_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_30_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_30_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_75_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_75_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_77_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_77_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_32_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_32_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_79_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_79_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_34_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_34_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_81_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_81_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_36_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_36_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_5_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_5_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_83_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_83_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_48_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_48_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_85_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_85_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_6_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_6_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_38_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_38_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_49_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_49_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_8_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_8_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_51_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_51_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_53_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_53_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_10_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_10_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_117_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_117_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_270_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_270_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_295_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_295_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_313_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_313_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_337_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_337_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_353_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_353_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_378_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_378_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_395_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_395_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_417_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_417_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_432_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_432_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_439_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_439_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_466_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_466_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_741_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_741_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_480_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_480_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_495_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_495_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_518_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_518_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_531_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_531_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_648_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_648_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_579_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_579_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_594_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_594_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_610_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_610_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_621_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_621_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_645_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_645_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_657_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_657_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_677_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_677_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_695_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_695_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_718_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_718_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_731_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_731_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_748_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_748_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_756_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_756_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_775_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_775_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_90_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_90_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_788_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_788_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_110_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_110_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_799_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_799_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_139_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_139_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_831_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_831_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_159_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_159_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_187_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_187_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_216_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_216_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_225_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_225_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_251_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_251_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_118_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_118_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_1_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_1_reg.sv"
add_fileset_file "c2c_decode_stats_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_merge_reg.sv"
add_fileset_file "c2c_decode_stats_i_iord_bl_call_unnamed_A000000Zs0_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_iord_bl_call_unnamed_A000000Zs0_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_branch.sv"
add_fileset_file "c2c_decode_stats_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_merge.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_sr.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_sr.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "c2c_decode_stats_internal.v" SYSTEM_VERILOG PATH "c2c_decode_stats_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL c2c_decode_stats_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "c2c_decode_stats_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_function_wrapper.sv"
add_fileset_file "c2c_decode_stats_function.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_function.sv"
add_fileset_file "c2c_decode_stats_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B0_runOnce.sv"
add_fileset_file "c2c_decode_stats_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B0_runOnce_stall_region.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_merge_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_branch.sv"
add_fileset_file "c2c_decode_stats_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B0_runOnce_merge.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start_stall_region.sv"
add_fileset_file "c2c_decode_stats_i_iowr_bl_return_unnameA000000Zs8_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_iowr_bl_return_unnameA000000Zs8_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm10432_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm10432_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm10432_17.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm10432_17.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm10633_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm10633_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm10633_18.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm10633_18.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm11134_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm11134_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm11134_19.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm11134_19.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm12335_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm12335_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm12335_20.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm12335_20.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm12737_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm12737_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm12737_22.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm12737_22.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm13238_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm13238_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm13238_23.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm13238_23.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm1521_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm1521_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm1521_6.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm1521_6.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm17044_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm17044_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm17044_29.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm17044_29.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm19750_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm19750_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm19750_35.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm19750_35.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm20351_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm20351_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm20351_36.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm20351_36.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm20_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm20_4.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm20_4.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm2722_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm2722_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm2722_7.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm2722_7.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm3923_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm3923_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm3923_8.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm3923_8.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm4924_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm4924_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm4924_9.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm4924_9.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm5725_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm5725_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm5725_10.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm5725_10.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm6426_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm6426_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm6426_11.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm6426_11.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm7227_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm7227_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm7227_12.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm7227_12.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm7928_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm7928_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm7928_13.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm7928_13.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm8629_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm8629_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm8629_14.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm8629_14.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm9730_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm9730_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm9730_15.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm9730_15.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_lm9931_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_lm9931_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_lm9931_16.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_lm9931_16.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_42818_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_42818_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_42917_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_42917_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43016_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43016_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43115_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43115_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43214_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43214_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43313_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43313_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43412_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43412_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43511_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43511_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_43610_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_43610_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4379_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4379_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4388_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4388_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4397_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4397_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4406_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4406_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4415_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4415_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4424_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4424_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4433_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4433_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_memdep_4442_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_memdep_4442_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml23049_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml23049_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml23049_34.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml23049_34.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml23348_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml23348_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml23348_33.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml23348_33.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml24247_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml24247_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml24247_32.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml24247_32.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml24846_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml24846_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml24846_31.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml24846_31.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml25145_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml25145_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml25145_30.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml25145_30.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26343_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26343_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26343_28.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26343_28.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26642_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26642_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26642_27.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26642_27.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml26941_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml26941_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml26941_26.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml26941_26.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml28140_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml28140_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml28140_25.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml28140_25.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml28439_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml28439_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml28439_24.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml28439_24.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml29036_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml29036_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml29036_21.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml29036_21.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_ml52_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_ml52_0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_ml52_37.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_ml52_37.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_1_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_1_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_1_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_1_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_2_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_2_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_2_c2c_decode_stats1.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_2_c2c_decode_stats1.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_3_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_3_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_3_c2c_decode_stats2.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_3_c2c_decode_stats2.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_4_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_4_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_4_c2c_decode_stats3.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_4_c2c_decode_stats3.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_mem_unnamed_5_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_mem_unnamed_5_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_readdata_reg_unnamed_5_c2c_decode_stats5.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_readdata_reg_unnamed_5_c2c_decode_stats5.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_55_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi111_pop12_55_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_12_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi128_pop13_12_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_57_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi149_pop14_57_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_14_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi166_pop15_14_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_59_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi187_pop16_59_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_16_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi204_pop17_16_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_61_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi225_pop18_61_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_18_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi242_pop19_18_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_63_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi262_pop20_63_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_65_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi278_pop21_65_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_20_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi294_pop22_20_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_740_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi307_pop23_740_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_22_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi308_pop24_22_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_67_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi321_pop25_67_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_24_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi331_pop26_24_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_69_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi345_pop27_69_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_647_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi356_pop28_647_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_26_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi357_pop29_26_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_71_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi374_pop30_71_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_28_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi387_pop31_28_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_73_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi408_pop32_73_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_569_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi425_pop33_569_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_30_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi426_pop34_30_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_75_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi446_pop35_75_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_77_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi461_pop36_77_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_32_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi476_pop37_32_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_79_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi496_pop38_79_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_34_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi512_pop39_34_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_81_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi535_pop40_81_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_36_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi552_pop41_36_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_5_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi55_pop4_5_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_83_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi572_pop42_83_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_48_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi57_pop5_48_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_85_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi589_pop43_85_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_6_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi59_pop6_6_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_38_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi606_pop44_38_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_49_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi63_pop7_49_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_8_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi65_pop8_8_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_51_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi70_pop9_51_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_53_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi73_pop10_53_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_10_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi90_pop11_10_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_117_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pop_i1_memdep_phi_pop3_117_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_270_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi111_push12_270_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_295_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi128_push13_295_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_313_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi149_push14_313_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_337_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi166_push15_337_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_353_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi187_push16_353_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_378_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi204_push17_378_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_395_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi225_push18_395_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_417_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi242_push19_417_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_432_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi262_push20_432_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_439_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi278_push21_439_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_466_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi294_push22_466_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_741_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi307_push23_741_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_480_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi308_push24_480_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_495_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi321_push25_495_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_518_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi331_push26_518_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_531_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi345_push27_531_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_648_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi356_push28_648_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_579_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi357_push29_579_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_594_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi374_push30_594_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_610_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi387_push31_610_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_621_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi408_push32_621_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_645_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi425_push33_645_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_657_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi426_push34_657_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_677_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi446_push35_677_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_695_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi461_push36_695_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_718_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi476_push37_718_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_731_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi496_push38_731_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_748_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi512_push39_748_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_756_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi535_push40_756_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_775_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi552_push41_775_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_90_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi55_push4_90_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_788_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi572_push42_788_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_110_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi57_push5_110_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_799_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi589_push43_799_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_139_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi59_push6_139_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_831_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi606_push44_831_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_159_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi63_push7_159_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_187_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi65_push8_187_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_216_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi70_push9_216_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_225_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi73_push10_225_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_251_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi90_push11_251_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_118_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_memdep_phi_push3_118_reg.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_1_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_push_i1_notexitcond_1_reg.sv"
add_fileset_file "c2c_decode_stats_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_merge_reg.sv"
add_fileset_file "c2c_decode_stats_i_iord_bl_call_unnamed_A000000Zs0_c2c_decode_stats0.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_iord_bl_call_unnamed_A000000Zs0_c2c_decode_stats0.sv"
add_fileset_file "c2c_decode_stats_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_branch.sv"
add_fileset_file "c2c_decode_stats_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_B1_start_merge.sv"
add_fileset_file "c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_sr.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_i_llvm_fpga_pipeline_keep_going_0_sr.sv"
add_fileset_file "c2c_decode_stats_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/c2c_decode_stats_bb_B1_start_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "c2c_decode_stats_internal.v" SYSTEM_VERILOG PATH "c2c_decode_stats_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Parameter stats interface
add_interface stats conduit sink
set_interface_property stats associatedClock clock
set_interface_property stats associatedReset reset
set_interface_assignment stats hls.cosim.name {stats}
add_interface_port stats stats data input 64

#### Parameter mi interface
add_interface mi conduit sink
set_interface_property mi associatedClock clock
set_interface_property mi associatedReset reset
set_interface_assignment mi hls.cosim.name {mi}
add_interface_port mi mi data input 64

#### Parameter PERF_MEM_LOCK_LOCKED interface
add_interface PERF_MEM_LOCK_LOCKED conduit sink
set_interface_property PERF_MEM_LOCK_LOCKED associatedClock clock
set_interface_property PERF_MEM_LOCK_LOCKED associatedReset reset
set_interface_assignment PERF_MEM_LOCK_LOCKED hls.cosim.name {@PERF_MEM_LOCK_LOCKED}
add_interface_port PERF_MEM_LOCK_LOCKED PERF_MEM_LOCK_LOCKED data input 64

#### Parameter PERF_MEM_LVL_HIT interface
add_interface PERF_MEM_LVL_HIT conduit sink
set_interface_property PERF_MEM_LVL_HIT associatedClock clock
set_interface_property PERF_MEM_LVL_HIT associatedReset reset
set_interface_assignment PERF_MEM_LVL_HIT hls.cosim.name {@PERF_MEM_LVL_HIT}
add_interface_port PERF_MEM_LVL_HIT PERF_MEM_LVL_HIT data input 64

#### Parameter PERF_MEM_LVL_IO interface
add_interface PERF_MEM_LVL_IO conduit sink
set_interface_property PERF_MEM_LVL_IO associatedClock clock
set_interface_property PERF_MEM_LVL_IO associatedReset reset
set_interface_assignment PERF_MEM_LVL_IO hls.cosim.name {@PERF_MEM_LVL_IO}
add_interface_port PERF_MEM_LVL_IO PERF_MEM_LVL_IO data input 64

#### Parameter PERF_MEM_LVL_L1 interface
add_interface PERF_MEM_LVL_L1 conduit sink
set_interface_property PERF_MEM_LVL_L1 associatedClock clock
set_interface_property PERF_MEM_LVL_L1 associatedReset reset
set_interface_assignment PERF_MEM_LVL_L1 hls.cosim.name {@PERF_MEM_LVL_L1}
add_interface_port PERF_MEM_LVL_L1 PERF_MEM_LVL_L1 data input 64

#### Parameter PERF_MEM_LVL_L2 interface
add_interface PERF_MEM_LVL_L2 conduit sink
set_interface_property PERF_MEM_LVL_L2 associatedClock clock
set_interface_property PERF_MEM_LVL_L2 associatedReset reset
set_interface_assignment PERF_MEM_LVL_L2 hls.cosim.name {@PERF_MEM_LVL_L2}
add_interface_port PERF_MEM_LVL_L2 PERF_MEM_LVL_L2 data input 64

#### Parameter PERF_MEM_LVL_L3 interface
add_interface PERF_MEM_LVL_L3 conduit sink
set_interface_property PERF_MEM_LVL_L3 associatedClock clock
set_interface_property PERF_MEM_LVL_L3 associatedReset reset
set_interface_assignment PERF_MEM_LVL_L3 hls.cosim.name {@PERF_MEM_LVL_L3}
add_interface_port PERF_MEM_LVL_L3 PERF_MEM_LVL_L3 data input 64

#### Parameter PERF_MEM_LVL_LFB interface
add_interface PERF_MEM_LVL_LFB conduit sink
set_interface_property PERF_MEM_LVL_LFB associatedClock clock
set_interface_property PERF_MEM_LVL_LFB associatedReset reset
set_interface_assignment PERF_MEM_LVL_LFB hls.cosim.name {@PERF_MEM_LVL_LFB}
add_interface_port PERF_MEM_LVL_LFB PERF_MEM_LVL_LFB data input 64

#### Parameter PERF_MEM_LVL_LOC_RAM interface
add_interface PERF_MEM_LVL_LOC_RAM conduit sink
set_interface_property PERF_MEM_LVL_LOC_RAM associatedClock clock
set_interface_property PERF_MEM_LVL_LOC_RAM associatedReset reset
set_interface_assignment PERF_MEM_LVL_LOC_RAM hls.cosim.name {@PERF_MEM_LVL_LOC_RAM}
add_interface_port PERF_MEM_LVL_LOC_RAM PERF_MEM_LVL_LOC_RAM data input 64

#### Parameter PERF_MEM_LVL_MISS interface
add_interface PERF_MEM_LVL_MISS conduit sink
set_interface_property PERF_MEM_LVL_MISS associatedClock clock
set_interface_property PERF_MEM_LVL_MISS associatedReset reset
set_interface_assignment PERF_MEM_LVL_MISS hls.cosim.name {@PERF_MEM_LVL_MISS}
add_interface_port PERF_MEM_LVL_MISS PERF_MEM_LVL_MISS data input 64

#### Parameter PERF_MEM_LVL_UNC interface
add_interface PERF_MEM_LVL_UNC conduit sink
set_interface_property PERF_MEM_LVL_UNC associatedClock clock
set_interface_property PERF_MEM_LVL_UNC associatedReset reset
set_interface_assignment PERF_MEM_LVL_UNC hls.cosim.name {@PERF_MEM_LVL_UNC}
add_interface_port PERF_MEM_LVL_UNC PERF_MEM_LVL_UNC data input 64

#### Parameter PERF_MEM_OP_LOAD interface
add_interface PERF_MEM_OP_LOAD conduit sink
set_interface_property PERF_MEM_OP_LOAD associatedClock clock
set_interface_property PERF_MEM_OP_LOAD associatedReset reset
set_interface_assignment PERF_MEM_OP_LOAD hls.cosim.name {@PERF_MEM_OP_LOAD}
add_interface_port PERF_MEM_OP_LOAD PERF_MEM_OP_LOAD data input 64

#### Parameter PERF_MEM_OP_STORE interface
add_interface PERF_MEM_OP_STORE conduit sink
set_interface_property PERF_MEM_OP_STORE associatedClock clock
set_interface_property PERF_MEM_OP_STORE associatedReset reset
set_interface_assignment PERF_MEM_OP_STORE hls.cosim.name {@PERF_MEM_OP_STORE}
add_interface_port PERF_MEM_OP_STORE PERF_MEM_OP_STORE data input 64

#### Parameter PERF_MEM_SNOOP_HIT interface
add_interface PERF_MEM_SNOOP_HIT conduit sink
set_interface_property PERF_MEM_SNOOP_HIT associatedClock clock
set_interface_property PERF_MEM_SNOOP_HIT associatedReset reset
set_interface_assignment PERF_MEM_SNOOP_HIT hls.cosim.name {@PERF_MEM_SNOOP_HIT}
add_interface_port PERF_MEM_SNOOP_HIT PERF_MEM_SNOOP_HIT data input 64

#### Parameter PERF_MEM_SNOOP_HITM interface
add_interface PERF_MEM_SNOOP_HITM conduit sink
set_interface_property PERF_MEM_SNOOP_HITM associatedClock clock
set_interface_property PERF_MEM_SNOOP_HITM associatedReset reset
set_interface_assignment PERF_MEM_SNOOP_HITM hls.cosim.name {@PERF_MEM_SNOOP_HITM}
add_interface_port PERF_MEM_SNOOP_HITM PERF_MEM_SNOOP_HITM data input 64

#### Master interface avmm_0_rw with base address 0
add_interface avmm_0_rw avalon start
set_interface_property avmm_0_rw ENABLED true
set_interface_property avmm_0_rw associatedClock clock
set_interface_property avmm_0_rw burstOnBurstBoundariesOnly false
set_interface_property avmm_0_rw doStreamReads false
set_interface_property avmm_0_rw doStreamWrites false
set_interface_property avmm_0_rw linewrapBursts false
set_interface_property avmm_0_rw readWaitTime 0
set_interface_property avmm_0_rw readLatency 1
add_interface_port avmm_0_rw avmm_0_rw_address address output 64
add_interface_port avmm_0_rw avmm_0_rw_byteenable byteenable output 8
add_interface_port avmm_0_rw avmm_0_rw_read read output 1
add_interface_port avmm_0_rw avmm_0_rw_readdata readdata input 64
add_interface_port avmm_0_rw avmm_0_rw_write write output 1
add_interface_port avmm_0_rw avmm_0_rw_writedata writedata output 64

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
