Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Tue Mar 22 19:53:59 2022
| Host              : PC running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -file hardware_wrapper_timing_summary_routed.rpt -pb hardware_wrapper_timing_summary_routed.pb -rpx hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : hardware_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                 Violations  
---------  ----------------  ----------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree          2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                 43          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                   2           
TIMING-54  Critical Warning  Scoped false path or clock group constraint between clocks  2           
DPIR-2     Warning           Asynchronous driver check                                   10          
LUTAR-1    Warning           LUT drives async reset alert                                1           
TIMING-9   Warning           Unknown CDC Logic                                           1           
TIMING-18  Warning           Missing input or output delay                               3           
TIMING-46  Warning           Multicycle path with tied CE pins                           2           
CLKC-26    Advisory          MMCME4 with BUF_IN drives sequential IO with CLKOUT0        1           
CLKC-30    Advisory          MMCME4 not driven by IO has BUFG in feedback loop           2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: hardware_i/div_stepper/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/divider_pwm/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                99247        0.010        0.000                      0                99247        0.007        0.000                       0                 37597  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_pl_0                           {0.000 5.000}        10.000          100.000         
hardware_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_hardware_clk_wiz_0_2    {0.000 5.000}        10.000          100.000         
  dpu_hardware_clk_wiz_0_2         {0.000 1.538}        3.077           325.000         
  dpux2_hardware_clk_wiz_0_2       {0.000 0.769}        1.538           650.000         
hardware_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_hardware_clk_wiz_1_0_1  {0.000 5.000}        10.000          100.000         
  global_hardware_clk_wiz_1_0_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hardware_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clkfbout_hardware_clk_wiz_0_2                                                                                                                                                      8.621        0.000                       0                     3  
  dpu_hardware_clk_wiz_0_2               0.046        0.000                      0                69912        0.010        0.000                      0                69912        0.038        0.000                       0                 28043  
  dpux2_hardware_clk_wiz_0_2             0.155        0.000                      0                21705        0.010        0.000                      0                21705        0.007        0.000                       0                  6806  
hardware_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clkfbout_hardware_clk_wiz_1_0_1                                                                                                                                                    8.621        0.000                       0                     3  
  global_hardware_clk_wiz_1_0_1          2.227        0.000                      0                 5649        0.016        0.000                      0                 5649        3.400        0.000                       0                  2740  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dpux2_hardware_clk_wiz_0_2  dpu_hardware_clk_wiz_0_2          0.127        0.000                      0                  864        0.074        0.000                      0                  864  
dpu_hardware_clk_wiz_0_2    dpux2_hardware_clk_wiz_0_2        0.277        0.000                      0                  964        0.089        0.000                      0                  964  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              global_hardware_clk_wiz_1_0_1  global_hardware_clk_wiz_1_0_1        7.575        0.000                      0                  154        0.322        0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hardware_i/clk_wiz_0/inst/clk_in1
  To Clock:  hardware_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hardware_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y2  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hardware_clk_wiz_0_2
  To Clock:  clkfbout_hardware_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hardware_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X0Y49  hardware_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X0Y2     hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X0Y2     hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X0Y2     hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dpu_hardware_clk_wiz_0_2
  To Clock:  dpu_hardware_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.544ns (19.216%)  route 2.287ns (80.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 5.756 - 3.077 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.587ns (routing 0.983ns, distribution 1.604ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.906ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.587     2.449    <hidden>
    SLICE_X21Y143        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.544     2.993 r  <hidden>
                         net (fo=18, routed)          2.287     5.280    <hidden>
    SLICE_X22Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.261     5.756    <hidden>
    SLICE_X22Y163        FDRE                                         r  <hidden>
                         clock pessimism             -0.420     5.336    
                         clock uncertainty           -0.057     5.280    
    SLICE_X22Y163        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046     5.326    <hidden>
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRL16E clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.544ns (19.547%)  route 2.239ns (80.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 5.756 - 3.077 ) 
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.587ns (routing 0.983ns, distribution 1.604ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.906ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.587     2.449    <hidden>
    SLICE_X21Y143        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y143        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.544     2.993 r  <hidden>
                         net (fo=18, routed)          2.239     5.232    <hidden>
    SLICE_X22Y163        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.261     5.756    <hidden>
    SLICE_X22Y163        FDRE                                         r  <hidden>
                         clock pessimism             -0.420     5.336    
                         clock uncertainty           -0.057     5.280    
    SLICE_X22Y163        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.046     5.326    <hidden>
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.254ns (8.495%)  route 2.736ns (91.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 5.723 - 3.077 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.983ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.906ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.331     2.193    <hidden>
    SLICE_X35Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.311 r  <hidden>
                         net (fo=128, routed)         2.667     4.978    <hidden>
    SLICE_X49Y103        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.136     5.114 r  <hidden>
                         net (fo=1, routed)           0.069     5.183    <hidden>
    SLICE_X49Y103        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.228     5.723    <hidden>
    SLICE_X49Y103        FDRE                                         r  <hidden>
                         clock pessimism             -0.424     5.299    
                         clock uncertainty           -0.057     5.242    
    SLICE_X49Y103        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     5.286    <hidden>
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.707ns (26.283%)  route 1.983ns (73.717%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.733 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.906ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.292     4.286    <hidden>
    SLICE_X13Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     4.472 r  <hidden>
                         net (fo=8, routed)           0.587     5.059    <hidden>
    SLICE_X21Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.238     5.733    <hidden>
    SLICE_X21Y24         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.303    
                         clock uncertainty           -0.057     5.247    
    SLICE_X21Y24         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080     5.167    <hidden>
  -------------------------------------------------------------------
                         required time                          5.167    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.707ns (26.273%)  route 1.984ns (73.727%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 5.733 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.906ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.292     4.286    <hidden>
    SLICE_X13Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     4.472 r  <hidden>
                         net (fo=8, routed)           0.588     5.060    <hidden>
    SLICE_X21Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.238     5.733    <hidden>
    SLICE_X21Y24         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.303    
                         clock uncertainty           -0.057     5.247    
    SLICE_X21Y24         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079     5.168    <hidden>
  -------------------------------------------------------------------
                         required time                          5.168    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.707ns (26.400%)  route 1.971ns (73.600%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 5.729 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.906ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.292     4.286    <hidden>
    SLICE_X13Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     4.472 r  <hidden>
                         net (fo=8, routed)           0.575     5.047    <hidden>
    SLICE_X20Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.234     5.729    <hidden>
    SLICE_X20Y22         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.299    
                         clock uncertainty           -0.057     5.243    
    SLICE_X20Y22         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080     5.163    <hidden>
  -------------------------------------------------------------------
                         required time                          5.163    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.707ns (26.390%)  route 1.972ns (73.610%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 5.729 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.906ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.292     4.286    <hidden>
    SLICE_X13Y23         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.186     4.472 r  <hidden>
                         net (fo=8, routed)           0.576     5.048    <hidden>
    SLICE_X20Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.234     5.729    <hidden>
    SLICE_X20Y22         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.299    
                         clock uncertainty           -0.057     5.243    
    SLICE_X20Y22         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079     5.164    <hidden>
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.174ns (5.849%)  route 2.801ns (94.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 5.724 - 3.077 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.331ns (routing 0.983ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.906ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.331     2.193    <hidden>
    SLICE_X35Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.311 r  <hidden>
                         net (fo=128, routed)         2.732     5.043    <hidden>
    SLICE_X49Y105        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.056     5.099 r  <hidden>
                         net (fo=1, routed)           0.069     5.168    <hidden>
    SLICE_X49Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.229     5.724    <hidden>
    SLICE_X49Y105        FDRE                                         r  <hidden>
                         clock pessimism             -0.424     5.300    
                         clock uncertainty           -0.057     5.243    
    SLICE_X49Y105        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     5.287    <hidden>
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.602ns (22.555%)  route 2.067ns (77.445%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 5.725 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.906ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.506     4.500    <hidden>
    SLICE_X19Y25         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     4.581 r  <hidden>
                         net (fo=8, routed)           0.457     5.038    <hidden>
    SLICE_X21Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.230     5.725    <hidden>
    SLICE_X21Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.295    
                         clock uncertainty           -0.057     5.239    
    SLICE_X21Y25         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080     5.159    <hidden>
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.602ns (22.555%)  route 2.067ns (77.445%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 5.725 - 3.077 ) 
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.983ns, distribution 1.524ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.906ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.507     2.369    <hidden>
    SLICE_X10Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.485 r  <hidden>
                         net (fo=51, routed)          0.434     2.919    <hidden>
    SLICE_X11Y19         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.152     3.071 r  <hidden>
                         net (fo=2, routed)           0.298     3.369    <hidden>
    SLICE_X11Y22         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     3.451 r  <hidden>
                         net (fo=13, routed)          0.208     3.659    <hidden>
    SLICE_X12Y22         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.113     3.772 r  <hidden>
                         net (fo=4, routed)           0.164     3.936    <hidden>
    SLICE_X11Y22         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.058     3.994 r  <hidden>
                         net (fo=63, routed)          0.506     4.500    <hidden>
    SLICE_X19Y25         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     4.581 r  <hidden>
                         net (fo=8, routed)           0.457     5.038    <hidden>
    SLICE_X21Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.230     5.725    <hidden>
    SLICE_X21Y25         FDRE                                         r  <hidden>
                         clock pessimism             -0.430     5.295    
                         clock uncertainty           -0.057     5.239    
    SLICE_X21Y25         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080     5.159    <hidden>
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                  0.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Net Delay (Source):      2.285ns (routing 0.906ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.555ns (routing 0.983ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.285     2.703    <hidden>
    SLICE_X1Y61          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.815 r  <hidden>
                         net (fo=1, routed)           0.136     2.951    <hidden>
    SLICE_X2Y61          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.555     2.417    <hidden>
    SLICE_X2Y61          FDRE                                         r  <hidden>
                         clock pessimism              0.423     2.840    
    SLICE_X2Y61          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.941    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.114ns (36.538%)  route 0.198ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Net Delay (Source):      2.086ns (routing 0.906ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.362ns (routing 0.983ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.086     2.504    <hidden>
    SLICE_X30Y110        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y110        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     2.618 r  <hidden>
                         net (fo=1, routed)           0.198     2.816    <hidden>
    SLICE_X30Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.362     2.224    <hidden>
    SLICE_X30Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.479     2.703    
    SLICE_X30Y126        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.806    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.584%)  route 0.107ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Net Delay (Source):      2.206ns (routing 0.906ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.603ns (routing 0.983ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.206     2.624    <hidden>
    SLICE_X48Y109        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.738 r  <hidden>
                         net (fo=1, routed)           0.107     2.845    <hidden>
    RAMB36_X1Y22         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.603     2.465    <hidden>
    RAMB36_X1Y22         RAMB36E2                                     r  <hidden>
                         clock pessimism              0.418     2.883    
    RAMB36_X1Y22         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.048     2.835    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.113ns (47.280%)  route 0.126ns (52.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      2.303ns (routing 0.906ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.588ns (routing 0.983ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.303     2.721    <hidden>
    SLICE_X16Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y126        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     2.834 r  <hidden>
                         net (fo=1, routed)           0.126     2.960    hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/DIG1
    SLICE_X17Y125        RAMD32                                       r  hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.588     2.450    hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/WCLK
    SLICE_X17Y125        RAMD32                                       r  hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/RAMG_D1/CLK
                         clock pessimism              0.420     2.870    
    SLICE_X17Y125        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.080     2.950    hardware_i/DPUCZDX8G_0/inst/g_8aa581ff.u_33f22aee/u_9dacd827/u_51d9da64/u_54ecceca/u_4a4dd77e/u_2394622e/u_2c754e56/s_93bfa8b3_reg_0_31_70_83/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.114ns (35.737%)  route 0.205ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      2.093ns (routing 0.906ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.431ns (routing 0.983ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.093     2.511    <hidden>
    SLICE_X40Y113        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.625 r  <hidden>
                         net (fo=4, routed)           0.205     2.830    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.431     2.293    <hidden>
    SLICE_X42Y115        FDRE                                         r  <hidden>
                         clock pessimism              0.424     2.717    
    SLICE_X42Y115        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     2.820    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.112ns (34.146%)  route 0.216ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Net Delay (Source):      2.093ns (routing 0.906ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.386ns (routing 0.983ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.093     2.511    <hidden>
    SLICE_X37Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.623 r  <hidden>
                         net (fo=4, routed)           0.216     2.839    <hidden>
    SLICE_X39Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.386     2.248    <hidden>
    SLICE_X39Y122        FDRE                                         r  <hidden>
                         clock pessimism              0.479     2.727    
    SLICE_X39Y122        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     2.828    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.112ns (37.838%)  route 0.184ns (62.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Net Delay (Source):      2.225ns (routing 0.906ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.491ns (routing 0.983ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.225     2.643    <hidden>
    SLICE_X43Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y177        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.755 r  <hidden>
                         net (fo=1, routed)           0.184     2.939    <hidden>
    SLICE_X41Y180        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.491     2.353    <hidden>
    SLICE_X41Y180        FDRE                                         r  <hidden>
                         clock pessimism              0.473     2.826    
    SLICE_X41Y180        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.928    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.112ns (38.225%)  route 0.181ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      2.277ns (routing 0.906ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.538ns (routing 0.983ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.277     2.695    <hidden>
    SLICE_X0Y60          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.807 r  <hidden>
                         net (fo=1, routed)           0.181     2.988    <hidden>
    SLICE_X3Y58          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.538     2.400    <hidden>
    SLICE_X3Y58          FDRE                                         r  <hidden>
                         clock pessimism              0.476     2.876    
    SLICE_X3Y58          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.977    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.202ns (58.551%)  route 0.143ns (41.449%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Net Delay (Source):      2.252ns (routing 0.906ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.562ns (routing 0.983ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.252     2.670    <hidden>
    SLICE_X13Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.782 r  <hidden>
                         net (fo=4, routed)           0.118     2.900    <hidden>
    SLICE_X15Y121        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.052     2.952 r  <hidden>
                         net (fo=1, routed)           0.013     2.965    <hidden>
    SLICE_X15Y121        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.038     3.003 r  <hidden>
                         net (fo=1, routed)           0.012     3.015    <hidden>
    SLICE_X15Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.562     2.424    <hidden>
    SLICE_X15Y121        FDRE                                         r  <hidden>
                         clock pessimism              0.479     2.903    
    SLICE_X15Y121        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     3.004    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.111ns (34.472%)  route 0.211ns (65.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Net Delay (Source):      2.086ns (routing 0.906ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.373ns (routing 0.983ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.209    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.418 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.086     2.504    <hidden>
    SLICE_X25Y115        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y115        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.615 r  <hidden>
                         net (fo=1, routed)           0.211     2.826    <hidden>
    SLICE_X26Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.373     2.235    <hidden>
    SLICE_X26Y123        FDRE                                         r  <hidden>
                         clock pessimism              0.479     2.714    
    SLICE_X26Y123        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     2.815    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpu_hardware_clk_wiz_0_2
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP6RCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK
Min Period        n/a     PS8/SAXIGP6WCLK     n/a            3.000         3.077       0.077      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         3.077       1.117      RAMB36_X1Y22  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         3.077       1.117      RAMB36_X1Y22  <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         3.077       1.117      RAMB18_X1Y42  <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         3.077       1.117      RAMB18_X1Y42  <hidden>
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK
Low Pulse Width   Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/SAXIGP6RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK
High Pulse Width  Fast    PS8/SAXIGP6RCLK     n/a            1.500         1.538       0.038      PS8_X0Y0      hardware_i/zynq_ultra_ps/inst/PS8_i/SAXIGP6RCLK



---------------------------------------------------------------------------------------------------
From Clock:  dpux2_hardware_clk_wiz_0_2
  To Clock:  dpux2_hardware_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.118ns (10.926%)  route 0.962ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.962     3.410    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080     3.565    <hidden>
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.118ns (10.926%)  route 0.962ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.962     3.410    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.080     3.565    <hidden>
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.118ns (10.926%)  route 0.962ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.962     3.410    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.080     3.565    <hidden>
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.118ns (10.926%)  route 0.962ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.962     3.410    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.080     3.565    <hidden>
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.118ns (10.946%)  route 0.960ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.960     3.408    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081     3.564    <hidden>
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.118ns (10.946%)  route 0.960ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.960     3.408    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081     3.564    <hidden>
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.118ns (10.946%)  route 0.960ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.960     3.408    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081     3.564    <hidden>
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.118ns (10.946%)  route 0.960ns (89.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 4.110 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.910ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         0.960     3.408    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.149     4.110    <hidden>
    SLICE_X40Y122        FDRE                                         r  <hidden>
                         clock pessimism             -0.413     3.698    
                         clock uncertainty           -0.053     3.645    
    SLICE_X40Y122        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.081     3.564    <hidden>
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.118ns (10.252%)  route 1.033ns (89.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 4.183 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.910ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         1.033     3.481    <hidden>
    SLICE_X42Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.222     4.183    <hidden>
    SLICE_X42Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.411     3.773    
                         clock uncertainty           -0.053     3.720    
    SLICE_X42Y136        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079     3.641    <hidden>
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (dpux2_hardware_clk_wiz_0_2 rise@1.538ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.118ns (10.252%)  route 1.033ns (89.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 4.183 - 1.538 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.993ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.910ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.461     2.330    <hidden>
    SLICE_X43Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     2.448 r  <hidden>
                         net (fo=450, routed)         1.033     3.481    <hidden>
    SLICE_X42Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      1.538     1.538 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     1.538 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     3.476    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     1.439 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     1.752    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     1.961 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.222     4.183    <hidden>
    SLICE_X42Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.411     3.773    
                         clock uncertainty           -0.053     3.720    
    SLICE_X42Y136        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.079     3.641    <hidden>
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.114ns (46.531%)  route 0.131ns (53.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      2.121ns (routing 0.910ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.993ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.121     2.544    <hidden>
    SLICE_X27Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.658 r  <hidden>
                         net (fo=1, routed)           0.131     2.789    <hidden>
    SLICE_X28Y134        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.424     2.293    <hidden>
    SLICE_X28Y134        SRL16E                                       r  <hidden>
                         clock pessimism              0.416     2.709    
    SLICE_X28Y134        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.070     2.779    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.112ns (36.364%)  route 0.196ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.154ns (routing 0.910ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.491ns (routing 0.993ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.154     2.577    <hidden>
    SLICE_X39Y124        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.689 r  <hidden>
                         net (fo=1, routed)           0.196     2.885    <hidden>
    SLICE_X42Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.491     2.360    <hidden>
    SLICE_X42Y125        FDRE                                         r  <hidden>
                         clock pessimism              0.413     2.773    
    SLICE_X42Y125        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     2.875    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.112ns (56.281%)  route 0.087ns (43.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.277ns (routing 0.910ns, distribution 1.367ns)
  Clock Net Delay (Destination): 2.505ns (routing 0.993ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.277     2.700    <hidden>
    SLICE_X50Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.812 r  <hidden>
                         net (fo=1, routed)           0.087     2.899    <hidden>
    SLICE_X49Y151        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.505     2.374    <hidden>
    SLICE_X49Y151        FDRE                                         r  <hidden>
                         clock pessimism              0.411     2.785    
    SLICE_X49Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.888    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.888    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.113ns (51.131%)  route 0.108ns (48.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Net Delay (Source):      2.132ns (routing 0.910ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.993ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.132     2.555    <hidden>
    SLICE_X31Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y178        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.668 r  <hidden>
                         net (fo=1, routed)           0.108     2.776    <hidden>
    SLICE_X30Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.379     2.248    <hidden>
    SLICE_X30Y178        FDRE                                         r  <hidden>
                         clock pessimism              0.416     2.664    
    SLICE_X30Y178        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.765    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.112ns (37.458%)  route 0.187ns (62.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.148ns (routing 0.910ns, distribution 1.238ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.993ns, distribution 1.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.148     2.571    <hidden>
    SLICE_X40Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.683 r  <hidden>
                         net (fo=2, routed)           0.187     2.870    <hidden>
    SLICE_X43Y125        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.475     2.344    <hidden>
    SLICE_X43Y125        FDRE                                         r  <hidden>
                         clock pessimism              0.413     2.757    
    SLICE_X43Y125        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     2.858    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.114ns (39.310%)  route 0.176ns (60.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.133ns (routing 0.910ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.993ns, distribution 1.456ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.133     2.556    <hidden>
    SLICE_X39Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y130        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     2.670 r  <hidden>
                         net (fo=1, routed)           0.176     2.846    <hidden>
    SLICE_X42Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.449     2.318    <hidden>
    SLICE_X42Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.413     2.731    
    SLICE_X42Y130        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.834    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.114ns (45.059%)  route 0.139ns (54.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Net Delay (Source):      2.137ns (routing 0.910ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.993ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.137     2.560    <hidden>
    SLICE_X29Y178        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y178        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.674 r  <hidden>
                         net (fo=1, routed)           0.139     2.813    <hidden>
    SLICE_X29Y181        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.364     2.233    <hidden>
    SLICE_X29Y181        FDRE                                         r  <hidden>
                         clock pessimism              0.465     2.698    
    SLICE_X29Y181        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.800    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.111ns (39.223%)  route 0.172ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.152ns (routing 0.910ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.993ns, distribution 1.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.152     2.575    <hidden>
    SLICE_X38Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.686 r  <hidden>
                         net (fo=2, routed)           0.172     2.858    <hidden>
    SLICE_X43Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.459     2.328    <hidden>
    SLICE_X43Y128        FDRE                                         r  <hidden>
                         clock pessimism              0.413     2.741    
    SLICE_X43Y128        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     2.843    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.112ns (54.902%)  route 0.092ns (45.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.276ns (routing 0.910ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.503ns (routing 0.993ns, distribution 1.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.276     2.699    <hidden>
    SLICE_X51Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.811 r  <hidden>
                         net (fo=2, routed)           0.092     2.903    <hidden>
    SLICE_X49Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.503     2.372    <hidden>
    SLICE_X49Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.411     2.783    
    SLICE_X49Y150        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.886    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.114ns (56.436%)  route 0.088ns (43.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.217ns (routing 0.910ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.529ns (routing 0.993ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.217     2.640    <hidden>
    SLICE_X41Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     2.754 r  <hidden>
                         net (fo=1, routed)           0.088     2.842    <hidden>
    SLICE_X41Y145        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.529     2.398    <hidden>
    SLICE_X41Y145        SRL16E                                       r  <hidden>
                         clock pessimism              0.357     2.755    
    SLICE_X41Y145        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.070     2.825    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dpux2_hardware_clk_wiz_0_2
Waveform(ns):       { 0.000 0.769 }
Period(ns):         1.538
Sources:            { hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y139  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y137  <hidden>
Min Period        n/a     SRL16E/CLK  n/a            1.524         1.538       0.014      SLICE_X53Y137  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y140  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y141  <hidden>
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X45Y141  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X53Y137  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X34Y157  <hidden>
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         0.769       0.007      SLICE_X34Y157  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  hardware_i/clk_wiz_1/inst/clk_in1
  To Clock:  hardware_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hardware_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hardware_clk_wiz_1_0_1
  To Clock:  clkfbout_hardware_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hardware_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X0Y79  hardware_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCM_X0Y3     hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCM_X0Y3     hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X0Y3     hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  global_hardware_clk_wiz_1_0_1
  To Clock:  global_hardware_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 3.272ns (42.626%)  route 4.404ns (57.374%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.285     9.635    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083     9.718 r  hardware_i/divider_pwm/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.067     9.785    hardware_i/divider_pwm/inst/p_0_in[14]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044    12.012    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 3.271ns (42.619%)  route 4.404ns (57.381%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.285     9.635    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     9.717 r  hardware_i/divider_pwm/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.067     9.784    hardware_i/divider_pwm/inst/p_0_in[8]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[8]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.012    hardware_i/divider_pwm/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 3.270ns (42.678%)  route 4.392ns (57.322%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.271     9.621    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.702 r  hardware_i/divider_pwm/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.069     9.771    hardware_i/divider_pwm/inst/p_0_in[12]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.012    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 3.374ns (44.041%)  route 4.287ns (55.959%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.168     9.518    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     9.703 r  hardware_i/divider_pwm/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.067     9.770    hardware_i/divider_pwm/inst/p_0_in[10]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.012    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.012    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 3.270ns (42.734%)  route 4.382ns (57.266%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 12.512 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.879ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.261     9.611    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y218        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081     9.692 r  hardware_i/divider_pwm/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.069     9.761    hardware_i/divider_pwm/inst/p_0_in[6]
    SLICE_X47Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.968    12.512    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[6]/C
                         clock pessimism             -0.477    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y218        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.044    12.011    hardware_i/divider_pwm/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 3.286ns (42.943%)  route 4.366ns (57.057%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.285     9.635    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.097     9.732 r  hardware_i/divider_pwm/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.029     9.761    hardware_i/divider_pwm/inst/p_0_in[15]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    12.014    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 3.270ns (42.756%)  route 4.378ns (57.244%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 12.512 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.879ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.259     9.609    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y218        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.081     9.690 r  hardware_i/divider_pwm/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.067     9.757    hardware_i/divider_pwm/inst/p_0_in[4]
    SLICE_X47Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.968    12.512    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[4]/C
                         clock pessimism             -0.477    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y218        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.011    hardware_i/divider_pwm/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 3.281ns (42.917%)  route 4.364ns (57.083%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.285     9.635    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.092     9.727 r  hardware_i/divider_pwm/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.027     9.754    hardware_i/divider_pwm/inst/p_0_in[9]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[9]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.046    12.014    hardware_i/divider_pwm/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.277ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 3.280ns (42.999%)  route 4.348ns (57.001%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.271     9.621    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.091     9.712 r  hardware_i/divider_pwm/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.025     9.737    hardware_i/divider_pwm/inst/p_0_in[13]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.014    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  2.277    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 hardware_i/divider_pwm/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.620ns  (logic 3.376ns (44.304%)  route 4.244ns (55.696%))
  Logic Levels:           22  (CARRY8=12 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.158     2.109    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     2.223 r  hardware_i/divider_pwm/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.445     2.668    hardware_i/divider_pwm/inst/counter[2]
    SLICE_X48Y217        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     2.929 r  hardware_i/divider_pwm/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     2.959    hardware_i/divider_pwm/inst/counter1_carry_n_0
    SLICE_X48Y218        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     3.052 f  hardware_i/divider_pwm/inst/counter1_carry__0/O[2]
                         net (fo=22, routed)          0.873     3.925    hardware_i/divider_pwm/inst/counter1[11]
    SLICE_X43Y215        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.161     4.086 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.229     4.315    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_2_n_0
    SLICE_X43Y215        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     4.452 r  hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     4.473    hardware_i/divider_pwm/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X43Y215        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.648 r  hardware_i/divider_pwm/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     4.678    hardware_i/divider_pwm/inst/counter0__0_carry__0_n_0
    SLICE_X43Y216        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.107     4.785 r  hardware_i/divider_pwm/inst/counter0__0_carry__1/CO[5]
                         net (fo=42, routed)          0.755     5.540    hardware_i/divider_pwm/inst/counter0__0_carry__1_n_2
    SLICE_X47Y217        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     5.628 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.240     5.868    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X45Y217        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     6.054 r  hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.029     6.083    hardware_i/divider_pwm/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X45Y217        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.321 r  hardware_i/divider_pwm/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.351    hardware_i/divider_pwm/inst/counter0__171_carry__1_n_0
    SLICE_X45Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.512 r  hardware_i/divider_pwm/inst/counter0__171_carry__2/O[5]
                         net (fo=9, routed)           0.199     6.711    hardware_i/divider_pwm/inst/counter0__171_carry__2_n_10
    SLICE_X45Y220        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.226     6.937 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_1/O
                         net (fo=2, routed)           0.269     7.206    hardware_i/divider_pwm/inst/counter0__248_carry_i_1_n_0
    SLICE_X45Y220        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     7.344 r  hardware_i/divider_pwm/inst/counter0__248_carry_i_5/O
                         net (fo=1, routed)           0.021     7.365    hardware_i/divider_pwm/inst/counter0__248_carry_i_5_n_0
    SLICE_X45Y220        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     7.540 r  hardware_i/divider_pwm/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.570    hardware_i/divider_pwm/inst/counter0__248_carry_n_0
    SLICE_X45Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.676 r  hardware_i/divider_pwm/inst/counter0__248_carry__0/O[1]
                         net (fo=3, routed)           0.331     8.007    hardware_i/divider_pwm/inst/counter0__248_carry__0_n_14
    SLICE_X44Y219        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.195 r  hardware_i/divider_pwm/inst/counter0__282_carry_i_2/O
                         net (fo=1, routed)           0.015     8.210    hardware_i/divider_pwm/inst/counter0__282_carry_i_2_n_0
    SLICE_X44Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.079     8.289 r  hardware_i/divider_pwm/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.202     8.491    hardware_i/divider_pwm/inst/counter0__282_carry_n_8
    SLICE_X46Y219        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153     8.644 r  hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.659    hardware_i/divider_pwm/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X46Y219        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.831 r  hardware_i/divider_pwm/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.861    hardware_i/divider_pwm/inst/counter0__306_carry__0_n_0
    SLICE_X46Y220        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.939 f  hardware_i/divider_pwm/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.186    hardware_i/divider_pwm/inst/counter0__306_carry__1_n_15
    SLICE_X47Y221        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.243 r  hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.254    hardware_i/divider_pwm/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X47Y221        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.350 r  hardware_i/divider_pwm/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.168     9.518    hardware_i/divider_pwm/inst/counter0__351_carry__0_n_3
    SLICE_X47Y219        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.187     9.705 r  hardware_i/divider_pwm/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.024     9.729    hardware_i/divider_pwm/inst/p_0_in[11]
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/C
                         clock pessimism             -0.477    12.036    
                         clock uncertainty           -0.068    11.968    
    SLICE_X47Y219        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.014    hardware_i/divider_pwm/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.014    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  2.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.112ns (50.679%)  route 0.109ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.991ns (routing 0.879ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.955ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.991     2.535    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.647 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[6]/Q
                         net (fo=1, routed)           0.109     2.756    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[0]
    SLICE_X51Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.211     2.162    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X51Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]/C
                         clock pessimism              0.477     2.639    
    SLICE_X51Y211        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.740    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.115ns (45.276%)  route 0.139ns (54.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.043ns (routing 0.879ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.955ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.043     2.587    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y202         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.702 r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=9, routed)           0.139     2.841    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]_1[19]
    SLICE_X6Y200         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.292     2.243    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y200         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism              0.477     2.720    
    SLICE_X6Y200         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.822    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.822    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                            (rising edge-triggered cell FDSE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
                            (rising edge-triggered cell FDSE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.584%)  route 0.107ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.979ns (routing 0.879ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.190ns (routing 0.955ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.979     2.523    hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X48Y206        FDSE                                         r  hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y206        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     2.637 r  hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg/Q
                         net (fo=2, routed)           0.107     2.744    hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly1_reg_n_0
    SLICE_X47Y206        FDSE                                         r  hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.190     2.141    hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X47Y206        FDSE                                         r  hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg/C
                         clock pessimism              0.477     2.618    
    SLICE_X47Y206        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.719    hardware_i/system_management_wiz/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[16].GEN_POS_EDGE_DETECT.irpt_dly2_reg
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.113ns (47.479%)  route 0.125ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.990ns (routing 0.879ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.955ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.990     2.534    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y210        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y210        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     2.647 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[5]/Q
                         net (fo=1, routed)           0.125     2.772    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_B_reg[5]
    SLICE_X49Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.213     2.164    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X49Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_reg_reg[5]/C
                         clock pessimism              0.477     2.641    
    SLICE_X49Y209        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.744    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/do_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.094%)  route 0.119ns (44.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.026ns (routing 0.879ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.276ns (routing 0.955ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.026     2.570    hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y211         FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.682 r  hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=22, routed)          0.087     2.769    hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i
    SLICE_X6Y211         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.034     2.803 r  hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.032     2.835    hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1_n_0
    SLICE_X6Y211         FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.276     2.227    hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y211         FDRE                                         r  hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.477     2.704    
    SLICE_X6Y211         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.805    hardware_i/system_management_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_gpio/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.176%)  route 0.160ns (58.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.047ns (routing 0.879ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.300ns (routing 0.955ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.047     2.591    hardware_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y188         FDRE                                         r  hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.703 r  hardware_i/axi_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.160     2.863    hardware_i/axi_gpio/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X6Y190         FDRE                                         r  hardware_i/axi_gpio/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.300     2.251    hardware_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y190         FDRE                                         r  hardware_i/axi_gpio/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/C
                         clock pessimism              0.477     2.728    
    SLICE_X6Y190         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     2.831    hardware_i/axi_gpio/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.831    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.264%)  route 0.153ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.043ns (routing 0.879ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.291ns (routing 0.955ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.043     2.587    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y202         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y202         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.699 r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=3, routed)           0.153     2.852    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]_1[20]
    SLICE_X6Y201         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.291     2.242    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y201         FDRE                                         r  hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]/C
                         clock pessimism              0.477     2.719    
    SLICE_X6Y201         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     2.820    hardware_i/axi_interconnect_1/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.875%)  route 0.125ns (46.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.040ns (routing 0.879ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.291ns (routing 0.955ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.040     2.584    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y221         FDSE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.696 r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.093     2.789    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X3Y221         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034     2.823 r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__4/O
                         net (fo=3, routed)           0.032     2.855    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_i
    SLICE_X3Y221         FDRE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.291     2.242    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X3Y221         FDRE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism              0.477     2.719    
    SLICE_X3Y221         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     2.820    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.714%)  route 0.133ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.991ns (routing 0.879ns, distribution 1.112ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.955ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.991     2.535    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X49Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.647 r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/Q
                         net (fo=1, routed)           0.133     2.780    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/D[5]
    SLICE_X51Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.211     2.162    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X51Y211        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/C
                         clock pessimism              0.477     2.639    
    SLICE_X51Y211        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.742    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             global_hardware_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.114ns (43.511%)  route 0.148ns (56.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      2.038ns (routing 0.879ns, distribution 1.159ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.955ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983     1.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785     0.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     0.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.038     2.582    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y222         FDRE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y222         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.696 r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=5, routed)           0.148     2.844    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[9]
    SLICE_X5Y223         FDRE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.275     2.226    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y223         FDRE                                         r  hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                         clock pessimism              0.477     2.703    
    SLICE_X5Y223         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.805    hardware_i/axi_interconnect_1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         global_hardware_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X1Y191   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X1Y191   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X1Y191   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       hardware_i/zynq_ultra_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X1Y191   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X1Y191   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y188   hardware_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dpux2_hardware_clk_wiz_0_2
  To Clock:  dpu_hardware_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.611ns (24.617%)  route 1.871ns (75.383%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.618 - 3.077 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 3.783 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.376ns (routing 0.993ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.906ns, distribution 1.217ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.376     2.245    <hidden>
    SLICE_X28Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.363 r  <hidden>
                         net (fo=2, routed)           1.779     4.142    <hidden>
    SLICE_X29Y171        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     4.291 r  <hidden>
                         net (fo=1, routed)           0.029     4.320    <hidden>
    SLICE_X29Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.558 r  <hidden>
                         net (fo=1, routed)           0.030     4.588    <hidden>
    SLICE_X29Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.694 r  <hidden>
                         net (fo=1, routed)           0.033     4.727    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.123     5.618    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.988    
                         clock uncertainty           -0.177     4.811    
    SLICE_X29Y172        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.854    <hidden>
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.598ns (24.211%)  route 1.872ns (75.789%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.618 - 3.077 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 3.783 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.376ns (routing 0.993ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.906ns, distribution 1.217ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.376     2.245    <hidden>
    SLICE_X28Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.363 r  <hidden>
                         net (fo=2, routed)           1.779     4.142    <hidden>
    SLICE_X29Y171        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     4.291 r  <hidden>
                         net (fo=1, routed)           0.029     4.320    <hidden>
    SLICE_X29Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.558 r  <hidden>
                         net (fo=1, routed)           0.030     4.588    <hidden>
    SLICE_X29Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.681 r  <hidden>
                         net (fo=1, routed)           0.034     4.715    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.123     5.618    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.988    
                         clock uncertainty           -0.177     4.811    
    SLICE_X29Y172        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.854    <hidden>
  -------------------------------------------------------------------
                         required time                          4.854    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.583ns (23.767%)  route 1.870ns (76.233%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.618 - 3.077 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 3.783 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.376ns (routing 0.993ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.906ns, distribution 1.217ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.376     2.245    <hidden>
    SLICE_X28Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.363 r  <hidden>
                         net (fo=2, routed)           1.779     4.142    <hidden>
    SLICE_X29Y171        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     4.291 r  <hidden>
                         net (fo=1, routed)           0.029     4.320    <hidden>
    SLICE_X29Y171        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.558 r  <hidden>
                         net (fo=1, routed)           0.030     4.588    <hidden>
    SLICE_X29Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.666 r  <hidden>
                         net (fo=1, routed)           0.032     4.698    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.123     5.618    <hidden>
    SLICE_X29Y172        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.988    
                         clock uncertainty           -0.177     4.811    
    SLICE_X29Y172        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     4.855    <hidden>
  -------------------------------------------------------------------
                         required time                          4.855    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.734ns (30.082%)  route 1.706ns (69.918%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 5.621 - 3.077 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 3.789 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.382ns (routing 0.993ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.906ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.382     2.251    <hidden>
    SLICE_X30Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.365 r  <hidden>
                         net (fo=2, routed)           1.552     3.917    <hidden>
    SLICE_X32Y148        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     4.137 r  <hidden>
                         net (fo=1, routed)           0.029     4.166    <hidden>
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.395 r  <hidden>
                         net (fo=1, routed)           0.030     4.425    <hidden>
    SLICE_X32Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.490 r  <hidden>
                         net (fo=1, routed)           0.062     4.552    <hidden>
    SLICE_X32Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.658 r  <hidden>
                         net (fo=1, routed)           0.033     4.691    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.126     5.621    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.991    
                         clock uncertainty           -0.177     4.814    
    SLICE_X32Y150        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.857    <hidden>
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.543ns (22.272%)  route 1.895ns (77.728%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 5.629 - 3.077 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 3.794 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.387ns (routing 0.993ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.906ns, distribution 1.228ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.387     2.256    <hidden>
    SLICE_X29Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y161        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.371 r  <hidden>
                         net (fo=2, routed)           1.820     4.191    <hidden>
    SLICE_X39Y157        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     4.342 r  <hidden>
                         net (fo=1, routed)           0.012     4.354    <hidden>
    SLICE_X39Y157        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     4.525 r  <hidden>
                         net (fo=1, routed)           0.030     4.555    <hidden>
    SLICE_X39Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.661 r  <hidden>
                         net (fo=1, routed)           0.033     4.694    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.134     5.629    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.999    
                         clock uncertainty           -0.177     4.822    
    SLICE_X39Y158        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044     4.866    <hidden>
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.721ns (29.695%)  route 1.707ns (70.305%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 5.621 - 3.077 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 3.789 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.382ns (routing 0.993ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.906ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.382     2.251    <hidden>
    SLICE_X30Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.365 r  <hidden>
                         net (fo=2, routed)           1.552     3.917    <hidden>
    SLICE_X32Y148        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     4.137 r  <hidden>
                         net (fo=1, routed)           0.029     4.166    <hidden>
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.395 r  <hidden>
                         net (fo=1, routed)           0.030     4.425    <hidden>
    SLICE_X32Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.490 r  <hidden>
                         net (fo=1, routed)           0.062     4.552    <hidden>
    SLICE_X32Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.645 r  <hidden>
                         net (fo=1, routed)           0.034     4.679    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.126     5.621    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.991    
                         clock uncertainty           -0.177     4.814    
    SLICE_X32Y150        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043     4.857    <hidden>
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.530ns (21.847%)  route 1.896ns (78.153%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 5.629 - 3.077 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 3.794 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.387ns (routing 0.993ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.906ns, distribution 1.228ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.387     2.256    <hidden>
    SLICE_X29Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y161        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.371 r  <hidden>
                         net (fo=2, routed)           1.820     4.191    <hidden>
    SLICE_X39Y157        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     4.342 r  <hidden>
                         net (fo=1, routed)           0.012     4.354    <hidden>
    SLICE_X39Y157        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     4.525 r  <hidden>
                         net (fo=1, routed)           0.030     4.555    <hidden>
    SLICE_X39Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.648 r  <hidden>
                         net (fo=1, routed)           0.034     4.682    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.134     5.629    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.999    
                         clock uncertainty           -0.177     4.822    
    SLICE_X39Y158        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044     4.866    <hidden>
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.706ns (29.282%)  route 1.705ns (70.718%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 5.621 - 3.077 ) 
    Source Clock Delay      (SCD):    2.251ns = ( 3.789 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.382ns (routing 0.993ns, distribution 1.389ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.906ns, distribution 1.220ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.382     2.251    <hidden>
    SLICE_X30Y146        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.365 r  <hidden>
                         net (fo=2, routed)           1.552     3.917    <hidden>
    SLICE_X32Y148        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     4.137 r  <hidden>
                         net (fo=1, routed)           0.029     4.166    <hidden>
    SLICE_X32Y148        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.229     4.395 r  <hidden>
                         net (fo=1, routed)           0.030     4.425    <hidden>
    SLICE_X32Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.490 r  <hidden>
                         net (fo=1, routed)           0.062     4.552    <hidden>
    SLICE_X32Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.630 r  <hidden>
                         net (fo=1, routed)           0.032     4.662    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.126     5.621    <hidden>
    SLICE_X32Y150        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.991    
                         clock uncertainty           -0.177     4.814    
    SLICE_X32Y150        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044     4.858    <hidden>
  -------------------------------------------------------------------
                         required time                          4.858    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.708ns (29.232%)  route 1.714ns (70.768%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 5.630 - 3.077 ) 
    Source Clock Delay      (SCD):    2.245ns = ( 3.783 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.376ns (routing 0.993ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.906ns, distribution 1.229ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.376     2.245    <hidden>
    SLICE_X28Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.114     2.359 r  <hidden>
                         net (fo=2, routed)           1.632     3.991    <hidden>
    SLICE_X29Y170        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.187     4.178 r  <hidden>
                         net (fo=1, routed)           0.018     4.196    <hidden>
    SLICE_X29Y170        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.432 r  <hidden>
                         net (fo=1, routed)           0.030     4.462    <hidden>
    SLICE_X29Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.633 r  <hidden>
                         net (fo=1, routed)           0.034     4.667    <hidden>
    SLICE_X29Y171        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.135     5.630    <hidden>
    SLICE_X29Y171        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     5.000    
                         clock uncertainty           -0.177     4.823    
    SLICE_X29Y171        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044     4.867    <hidden>
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.667    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpu_hardware_clk_wiz_0_2 rise@3.077ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.515ns (21.378%)  route 1.894ns (78.622%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 5.629 - 3.077 ) 
    Source Clock Delay      (SCD):    2.256ns = ( 3.794 - 1.538 ) 
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.387ns (routing 0.993ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.906ns, distribution 1.228ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.356    -0.373    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.131 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.387     2.256    <hidden>
    SLICE_X29Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y161        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.115     2.371 r  <hidden>
                         net (fo=2, routed)           1.820     4.191    <hidden>
    SLICE_X39Y157        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     4.342 r  <hidden>
                         net (fo=1, routed)           0.012     4.354    <hidden>
    SLICE_X39Y157        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.171     4.525 r  <hidden>
                         net (fo=1, routed)           0.030     4.555    <hidden>
    SLICE_X39Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.633 r  <hidden>
                         net (fo=1, routed)           0.032     4.665    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.495 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.134     5.629    <hidden>
    SLICE_X39Y158        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.999    
                         clock uncertainty           -0.177     4.822    
    SLICE_X39Y158        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044     4.866    <hidden>
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.107ns (23.991%)  route 0.339ns (76.009%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.337ns (routing 0.538ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.578ns, distribution 0.873ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.337     1.573    <hidden>
    SLICE_X41Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.659 r  <hidden>
                         net (fo=1, routed)           0.331     1.990    <hidden>
    SLICE_X41Y141        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     2.011 r  <hidden>
                         net (fo=1, routed)           0.008     2.019    <hidden>
    SLICE_X41Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.451     1.301    <hidden>
    SLICE_X41Y141        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.724    
                         clock uncertainty            0.177     1.901    
    SLICE_X41Y141        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     1.945    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.238ns (35.629%)  route 0.430ns (64.371%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.214ns (routing 0.910ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.452ns (routing 0.983ns, distribution 1.469ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.214     2.637    <hidden>
    SLICE_X43Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y162        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.749 r  <hidden>
                         net (fo=1, routed)           0.393     3.142    <hidden>
    SLICE_X43Y164        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.084     3.226 r  <hidden>
                         net (fo=1, routed)           0.025     3.251    <hidden>
    SLICE_X43Y164        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.042     3.293 r  <hidden>
                         net (fo=1, routed)           0.012     3.305    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.452     2.314    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.630     2.944    
                         clock uncertainty            0.177     3.121    
    SLICE_X43Y164        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.206ns (47.032%)  route 0.232ns (52.968%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.287ns (routing 0.538ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.578ns, distribution 0.804ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.287     1.523    <hidden>
    SLICE_X29Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y147        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.605 r  <hidden>
                         net (fo=2, routed)           0.215     1.820    <hidden>
    SLICE_X30Y148        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.104     1.924 r  <hidden>
                         net (fo=1, routed)           0.009     1.933    <hidden>
    SLICE_X30Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.020     1.953 r  <hidden>
                         net (fo=1, routed)           0.008     1.961    <hidden>
    SLICE_X30Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.382     1.232    <hidden>
    SLICE_X30Y148        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.655    
                         clock uncertainty            0.177     1.832    
    SLICE_X30Y148        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.044     1.876    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.117ns (24.947%)  route 0.352ns (75.053%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.327ns (routing 0.538ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.578ns, distribution 0.872ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.327     1.563    <hidden>
    SLICE_X41Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.645 r  <hidden>
                         net (fo=2, routed)           0.344     1.989    <hidden>
    SLICE_X43Y164        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.035     2.024 r  <hidden>
                         net (fo=1, routed)           0.008     2.032    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.450     1.300    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.723    
                         clock uncertainty            0.177     1.900    
    SLICE_X43Y164        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     1.944    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.652%)  route 0.239ns (53.348%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.311ns (routing 0.538ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.578ns, distribution 0.835ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.311     1.547    <hidden>
    SLICE_X38Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y182        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.631 r  <hidden>
                         net (fo=2, routed)           0.220     1.851    <hidden>
    SLICE_X37Y183        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.104     1.955 r  <hidden>
                         net (fo=1, routed)           0.011     1.966    <hidden>
    SLICE_X37Y183        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.021     1.987 r  <hidden>
                         net (fo=1, routed)           0.008     1.995    <hidden>
    SLICE_X37Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.413     1.263    <hidden>
    SLICE_X37Y183        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.686    
                         clock uncertainty            0.177     1.863    
    SLICE_X37Y183        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     1.907    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.206ns (30.838%)  route 0.462ns (69.162%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.133ns (routing 0.910ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.365ns (routing 0.983ns, distribution 1.382ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     1.938    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037    -0.099 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     0.214    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     0.423 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.133     2.556    <hidden>
    SLICE_X35Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y166        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.671 r  <hidden>
                         net (fo=2, routed)           0.439     3.110    <hidden>
    SLICE_X36Y162        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.052     3.162 r  <hidden>
                         net (fo=1, routed)           0.012     3.174    <hidden>
    SLICE_X36Y162        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.039     3.213 r  <hidden>
                         net (fo=1, routed)           0.011     3.224    <hidden>
    SLICE_X36Y162        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.365     2.227    <hidden>
    SLICE_X36Y162        FDRE                                         r  <hidden>
                         clock pessimism              0.630     2.857    
                         clock uncertainty            0.177     3.034    
    SLICE_X36Y162        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     3.135    <hidden>
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.185ns (40.130%)  route 0.276ns (59.870%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.279ns (routing 0.538ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.578ns, distribution 0.815ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.279     1.515    <hidden>
    SLICE_X35Y158        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y158        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.597 r  <hidden>
                         net (fo=3, routed)           0.266     1.863    <hidden>
    SLICE_X35Y159        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.048     1.911 r  <hidden>
                         net (fo=1, routed)           0.002     1.913    <hidden>
    SLICE_X35Y159        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[4])
                                                      0.055     1.968 r  <hidden>
                         net (fo=1, routed)           0.008     1.976    <hidden>
    SLICE_X35Y159        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.393     1.243    <hidden>
    SLICE_X35Y159        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.666    
                         clock uncertainty            0.177     1.843    
    SLICE_X35Y159        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.044     1.887    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.105ns (26.582%)  route 0.290ns (73.418%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.354ns (routing 0.538ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.578ns, distribution 0.823ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.354     1.590    <hidden>
    SLICE_X45Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.674 r  <hidden>
                         net (fo=1, routed)           0.282     1.956    <hidden>
    SLICE_X34Y127        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.021     1.977 r  <hidden>
                         net (fo=1, routed)           0.008     1.985    <hidden>
    SLICE_X34Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.401     1.251    <hidden>
    SLICE_X34Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.674    
                         clock uncertainty            0.177     1.851    
    SLICE_X34Y127        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.044     1.895    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.123ns (26.115%)  route 0.348ns (73.885%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.327ns (routing 0.538ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.578ns, distribution 0.872ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.327     1.563    <hidden>
    SLICE_X41Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y165        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.645 r  <hidden>
                         net (fo=2, routed)           0.326     1.971    <hidden>
    SLICE_X43Y164        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.021     1.992 r  <hidden>
                         net (fo=1, routed)           0.014     2.006    <hidden>
    SLICE_X43Y164        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     2.026 r  <hidden>
                         net (fo=1, routed)           0.008     2.034    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.450     1.300    <hidden>
    SLICE_X43Y164        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.723    
                         clock uncertainty            0.177     1.900    
    SLICE_X43Y164        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     1.944    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Path Group:             dpu_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpu_hardware_clk_wiz_0_2 rise@0.000ns - dpux2_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.124ns (27.193%)  route 0.332ns (72.807%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.339ns (routing 0.538ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.578ns, distribution 0.868ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.183     0.116    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.236 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.339     1.575    <hidden>
    SLICE_X41Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y175        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     1.659 r  <hidden>
                         net (fo=1, routed)           0.315     1.974    <hidden>
    SLICE_X42Y177        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.021     1.995 r  <hidden>
                         net (fo=1, routed)           0.009     2.004    <hidden>
    SLICE_X42Y177        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.019     2.023 r  <hidden>
                         net (fo=1, routed)           0.008     2.031    <hidden>
    SLICE_X42Y177        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.286    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.150 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.446     1.296    <hidden>
    SLICE_X42Y177        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.719    
                         clock uncertainty            0.177     1.896    
    SLICE_X42Y177        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.940    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  dpu_hardware_clk_wiz_0_2
  To Clock:  dpux2_hardware_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.320ns (14.440%)  route 1.896ns (85.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 4.088 - 1.538 ) 
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.510ns (routing 0.983ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.910ns, distribution 1.217ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.510     2.372    <hidden>
    RAMB36_X0Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[29])
                                                      0.320     2.692 r  <hidden>
                         net (fo=1, routed)           1.896     4.588    <hidden>
    SLICE_X31Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.127     5.627    <hidden>
    SLICE_X31Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.997    
                         clock uncertainty           -0.177     4.820    
    SLICE_X31Y165        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     4.865    <hidden>
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.320ns (14.343%)  route 1.911ns (85.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 4.106 - 1.538 ) 
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.498ns (routing 0.983ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.145ns (routing 0.910ns, distribution 1.235ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.498     2.360    <hidden>
    RAMB36_X0Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.320     2.680 r  <hidden>
                         net (fo=1, routed)           1.911     4.591    <hidden>
    SLICE_X29Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.145     5.645    <hidden>
    SLICE_X29Y139        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     5.015    
                         clock uncertainty           -0.177     4.838    
    SLICE_X29Y139        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     4.881    <hidden>
  -------------------------------------------------------------------
                         required time                          4.881    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.315ns (14.403%)  route 1.872ns (85.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 4.087 - 1.538 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.502ns (routing 0.983ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.910ns, distribution 1.216ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.502     2.364    <hidden>
    RAMB36_X0Y32         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.315     2.679 r  <hidden>
                         net (fo=1, routed)           1.872     4.551    <hidden>
    SLICE_X28Y161        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.126     5.626    <hidden>
    SLICE_X28Y161        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.996    
                         clock uncertainty           -0.177     4.819    
    SLICE_X28Y161        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043     4.862    <hidden>
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.320ns (14.726%)  route 1.853ns (85.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 4.081 - 1.538 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.504ns (routing 0.983ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.120ns (routing 0.910ns, distribution 1.210ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.504     2.366    <hidden>
    RAMB36_X0Y28         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.320     2.686 r  <hidden>
                         net (fo=1, routed)           1.853     4.539    <hidden>
    SLICE_X28Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.120     5.620    <hidden>
    SLICE_X28Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.990    
                         clock uncertainty           -0.177     4.813    
    SLICE_X28Y142        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     4.859    <hidden>
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.116ns (5.013%)  route 2.198ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 4.090 - 1.538 ) 
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 0.983ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.129ns (routing 0.910ns, distribution 1.219ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.362     2.224    <hidden>
    SLICE_X31Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y134        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.340 r  <hidden>
                         net (fo=1, routed)           2.198     4.538    <hidden>
    SLICE_X32Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.129     5.629    <hidden>
    SLICE_X32Y139        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.999    
                         clock uncertainty           -0.177     4.822    
    SLICE_X32Y139        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     4.867    <hidden>
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.313ns (14.572%)  route 1.835ns (85.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 4.088 - 1.538 ) 
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.510ns (routing 0.983ns, distribution 1.527ns)
  Clock Net Delay (Destination): 2.127ns (routing 0.910ns, distribution 1.217ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.510     2.372    <hidden>
    RAMB36_X0Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      0.313     2.685 r  <hidden>
                         net (fo=1, routed)           1.835     4.520    <hidden>
    SLICE_X31Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.127     5.627    <hidden>
    SLICE_X31Y165        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.997    
                         clock uncertainty           -0.177     4.820    
    SLICE_X31Y165        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043     4.863    <hidden>
  -------------------------------------------------------------------
                         required time                          4.863    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.311ns (14.540%)  route 1.828ns (85.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 4.065 - 1.538 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.496ns (routing 0.983ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.910ns, distribution 1.194ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.496     2.358    <hidden>
    RAMB36_X0Y31         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[28])
                                                      0.311     2.669 r  <hidden>
                         net (fo=1, routed)           1.828     4.497    <hidden>
    SLICE_X27Y154        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.104     5.604    <hidden>
    SLICE_X27Y154        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.974    
                         clock uncertainty           -0.177     4.797    
    SLICE_X27Y154        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044     4.841    <hidden>
  -------------------------------------------------------------------
                         required time                          4.841    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.318ns (14.729%)  route 1.841ns (85.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 4.084 - 1.538 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.496ns (routing 0.983ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.910ns, distribution 1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.496     2.358    <hidden>
    RAMB36_X0Y31         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.318     2.676 r  <hidden>
                         net (fo=1, routed)           1.841     4.517    <hidden>
    SLICE_X28Y145        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.123     5.623    <hidden>
    SLICE_X28Y145        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.993    
                         clock uncertainty           -0.177     4.816    
    SLICE_X28Y145        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045     4.861    <hidden>
  -------------------------------------------------------------------
                         required time                          4.861    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.318ns (14.825%)  route 1.827ns (85.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 4.084 - 1.538 ) 
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.509ns (routing 0.983ns, distribution 1.526ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.910ns, distribution 1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.509     2.371    <hidden>
    RAMB36_X0Y27         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.318     2.689 r  <hidden>
                         net (fo=1, routed)           1.827     4.516    <hidden>
    SLICE_X28Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.123     5.623    <hidden>
    SLICE_X28Y139        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.993    
                         clock uncertainty           -0.177     4.816    
    SLICE_X28Y139        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     4.862    <hidden>
  -------------------------------------------------------------------
                         required time                          4.862    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (dpux2_hardware_clk_wiz_0_2 rise@3.077ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.318ns (14.916%)  route 1.814ns (85.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 4.072 - 1.538 ) 
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.630ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.504ns (routing 0.983ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.111ns (routing 0.910ns, distribution 1.201ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.136     2.136    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.865    -0.729 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349    -0.380    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.242    -0.138 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       2.504     2.366    <hidden>
    RAMB36_X0Y28         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTPBDOUTP[0])
                                                      0.318     2.684 r  <hidden>
                         net (fo=1, routed)           1.814     4.498    <hidden>
    SLICE_X27Y143        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      3.077     3.077 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     3.077 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.938     5.015    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.037     2.978 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.313     3.291    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.209     3.500 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        2.111     5.611    <hidden>
    SLICE_X27Y143        FDRE                                         r  <hidden>
                         clock pessimism             -0.630     4.981    
                         clock uncertainty           -0.177     4.804    
    SLICE_X27Y143        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     4.850    <hidden>
  -------------------------------------------------------------------
                         required time                          4.850    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.084ns (17.949%)  route 0.384ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.344ns (routing 0.533ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.585ns, distribution 0.872ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.344     1.577    <hidden>
    SLICE_X44Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.661 r  <hidden>
                         net (fo=1, routed)           0.384     2.045    <hidden>
    SLICE_X44Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.457     1.311    <hidden>
    SLICE_X44Y147        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.734    
                         clock uncertainty            0.177     1.911    
    SLICE_X44Y147        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.045     1.956    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.083ns (17.585%)  route 0.389ns (82.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.355ns (routing 0.533ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.470ns (routing 0.585ns, distribution 0.885ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.355     1.588    <hidden>
    SLICE_X48Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.671 r  <hidden>
                         net (fo=1, routed)           0.389     2.060    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.470     1.324    <hidden>
    SLICE_X48Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.747    
                         clock uncertainty            0.177     1.924    
    SLICE_X48Y134        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.968    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.144ns (32.360%)  route 0.301ns (67.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.316ns (routing 0.533ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.585ns, distribution 0.817ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.316     1.549    <hidden>
    RAMB36_X0Y40         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y40         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.144     1.693 r  <hidden>
                         net (fo=1, routed)           0.301     1.994    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.402     1.256    <hidden>
    SLICE_X27Y195        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.679    
                         clock uncertainty            0.177     1.856    
    SLICE_X27Y195        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.045     1.901    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.085ns (18.008%)  route 0.387ns (81.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.344ns (routing 0.533ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.585ns, distribution 0.872ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.344     1.577    <hidden>
    SLICE_X44Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y133        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     1.662 r  <hidden>
                         net (fo=1, routed)           0.387     2.049    <hidden>
    SLICE_X44Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.457     1.311    <hidden>
    SLICE_X44Y147        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.734    
                         clock uncertainty            0.177     1.911    
    SLICE_X44Y147        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.045     1.956    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.145ns (34.038%)  route 0.281ns (65.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.391ns (routing 0.533ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.585ns, distribution 0.872ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.391     1.624    <hidden>
    RAMB36_X1Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[29])
                                                      0.145     1.769 r  <hidden>
                         net (fo=1, routed)           0.281     2.050    <hidden>
    SLICE_X43Y127        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.457     1.311    <hidden>
    SLICE_X43Y127        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.734    
                         clock uncertainty            0.177     1.911    
    SLICE_X43Y127        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.045     1.956    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.144ns (32.877%)  route 0.294ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.311ns (routing 0.533ns, distribution 0.778ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.585ns, distribution 0.802ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.311     1.544    <hidden>
    RAMB36_X0Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.144     1.688 r  <hidden>
                         net (fo=1, routed)           0.294     1.982    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.387     1.241    <hidden>
    SLICE_X27Y138        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.664    
                         clock uncertainty            0.177     1.841    
    SLICE_X27Y138        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.886    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.319ns (routing 0.533ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.401ns (routing 0.585ns, distribution 0.816ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.319     1.552    <hidden>
    RAMB36_X0Y45         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.141     1.693 r  <hidden>
                         net (fo=1, routed)           0.303     1.996    <hidden>
    SLICE_X27Y197        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.401     1.255    <hidden>
    SLICE_X27Y197        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.678    
                         clock uncertainty            0.177     1.855    
    SLICE_X27Y197        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     1.900    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.144ns (31.718%)  route 0.310ns (68.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.316ns (routing 0.533ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.585ns, distribution 0.822ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.316     1.549    <hidden>
    RAMB36_X0Y44         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.144     1.693 r  <hidden>
                         net (fo=1, routed)           0.310     2.003    <hidden>
    SLICE_X27Y193        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.407     1.261    <hidden>
    SLICE_X27Y193        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.684    
                         clock uncertainty            0.177     1.861    
    SLICE_X27Y193        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.044     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.154%)  route 0.249ns (63.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.391ns (routing 0.533ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.585ns, distribution 0.833ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.391     1.624    <hidden>
    RAMB36_X1Y26         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y26         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      0.141     1.765 r  <hidden>
                         net (fo=1, routed)           0.249     2.014    <hidden>
    SLICE_X40Y126        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.418     1.272    <hidden>
    SLICE_X40Y126        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.695    
                         clock uncertainty            0.177     1.872    
    SLICE_X40Y126        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.044     1.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by dpu_hardware_clk_wiz_0_2  {rise@0.000ns fall@1.538ns period=3.077ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by dpux2_hardware_clk_wiz_0_2  {rise@0.000ns fall@0.769ns period=1.538ns})
  Path Group:             dpux2_hardware_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dpux2_hardware_clk_wiz_0_2 rise@0.000ns - dpu_hardware_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.143ns (31.020%)  route 0.318ns (68.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.310ns (routing 0.533ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.585ns, distribution 0.821ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dpu_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.168     1.168    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.235    -0.067 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.113    hardware_i/clk_wiz_0/inst/dpu_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y11     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.120     0.233 r  hardware_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=28251, routed)       1.310     1.543    <hidden>
    RAMB36_X0Y35         RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[23])
                                                      0.143     1.686 r  <hidden>
                         net (fo=1, routed)           0.318     2.004    <hidden>
    SLICE_X30Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock dpux2_hardware_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.277     1.277    hardware_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.767    -0.490 r  hardware_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -0.282    hardware_i/clk_wiz_0/inst/dpux2_hardware_clk_wiz_0_2
    BUFGCE_DIV_X0Y8      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.136    -0.146 r  hardware_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=7076, routed)        1.406     1.260    <hidden>
    SLICE_X30Y165        FDRE                                         r  <hidden>
                         clock pessimism              0.423     1.683    
                         clock uncertainty            0.177     1.860    
    SLICE_X30Y165        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.045     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  global_hardware_clk_wiz_1_0_1
  To Clock:  global_hardware_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.114ns (4.967%)  route 2.181ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 12.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.879ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.181     4.287    hardware_i/divider_pwm/inst/rst
    SLICE_X46Y218        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.957    12.501    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[0]/C
                         clock pessimism             -0.478    12.023    
                         clock uncertainty           -0.068    11.955    
    SLICE_X46Y218        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    11.862    hardware_i/divider_pwm/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.114ns (4.967%)  route 2.181ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 12.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.879ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.181     4.287    hardware_i/divider_pwm/inst/rst
    SLICE_X46Y218        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.957    12.501    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[1]/C
                         clock pessimism             -0.478    12.023    
                         clock uncertainty           -0.068    11.955    
    SLICE_X46Y218        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    11.862    hardware_i/divider_pwm/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.114ns (4.967%)  route 2.181ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 12.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.879ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.181     4.287    hardware_i/divider_pwm/inst/rst
    SLICE_X46Y218        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.957    12.501    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[2]/C
                         clock pessimism             -0.478    12.023    
                         clock uncertainty           -0.068    11.955    
    SLICE_X46Y218        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    11.862    hardware_i/divider_pwm/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.114ns (4.967%)  route 2.181ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.501ns = ( 12.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.879ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.181     4.287    hardware_i/divider_pwm/inst/rst
    SLICE_X46Y218        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.957    12.501    hardware_i/divider_pwm/inst/clk_in
    SLICE_X46Y218        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[3]/C
                         clock pessimism             -0.478    12.023    
                         clock uncertainty           -0.068    11.955    
    SLICE_X46Y218        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    11.862    hardware_i/divider_pwm/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[10]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[11]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[12]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[13]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[14]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    

Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/divider_pwm/inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (global_hardware_clk_wiz_1_0_1 rise@10.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.114ns (5.042%)  route 2.147ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 12.513 - 10.000 ) 
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.955ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.879ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           2.185     2.185    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.626    -0.441 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348    -0.093    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044    -0.049 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        2.041     1.992    hardware_i/global_reset/U0/slowest_sync_clk
    SLICE_X23Y208        FDRE                                         r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y208        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.106 r  hardware_i/global_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=171, routed)         2.147     4.253    hardware_i/divider_pwm/inst/rst
    SLICE_X47Y219        FDCE                                         f  hardware_i/divider_pwm/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000    10.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.983    11.983    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.785    10.198 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    10.505    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    10.544 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.969    12.513    hardware_i/divider_pwm/inst/clk_in
    SLICE_X47Y219        FDCE                                         r  hardware_i/divider_pwm/inst/counter_reg[15]/C
                         clock pessimism             -0.478    12.035    
                         clock uncertainty           -0.068    11.967    
    SLICE_X47Y219        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    11.874    hardware_i/divider_pwm/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.874    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  7.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.150ns (45.045%)  route 0.183ns (54.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.563ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.125     1.837    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.283     1.193    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/C
                         clock pessimism              0.340     1.533    
    SLICE_X44Y207        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.150ns (45.045%)  route 0.183ns (54.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.563ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.125     1.837    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.283     1.193    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/C
                         clock pessimism              0.340     1.533    
    SLICE_X44Y207        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.150ns (45.045%)  route 0.183ns (54.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.563ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.125     1.837    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.283     1.193    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]/C
                         clock pessimism              0.340     1.533    
    SLICE_X44Y207        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     1.515    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.150ns (35.629%)  route 0.271ns (64.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.563ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.213     1.925    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X43Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.282     1.192    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X43Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/C
                         clock pessimism              0.340     1.532    
    SLICE_X43Y207        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.514    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.150ns (33.860%)  route 0.293ns (66.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.563ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.235     1.947    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.276     1.186    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/C
                         clock pessimism              0.340     1.526    
    SLICE_X42Y207        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.508    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.150ns (33.860%)  route 0.293ns (66.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.563ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.235     1.947    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.272     1.182    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism              0.340     1.522    
    SLICE_X42Y207        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.504    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.150ns (33.860%)  route 0.293ns (66.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.563ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.235     1.947    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.272     1.182    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.340     1.522    
    SLICE_X42Y207        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.504    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.150ns (33.860%)  route 0.293ns (66.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.563ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.235     1.947    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y207        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.272     1.182    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y207        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]/C
                         clock pessimism              0.340     1.522    
    SLICE_X42Y207        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     1.504    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[5]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.150ns (32.751%)  route 0.308ns (67.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.563ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.250     1.962    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y206        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.272     1.182    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y206        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[5]/C
                         clock pessimism              0.340     1.522    
    SLICE_X42Y206        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.504    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
                            (removal check against rising-edge clock global_hardware_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (global_hardware_clk_wiz_1_0_1 rise@0.000ns - global_hardware_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.150ns (32.751%)  route 0.308ns (67.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      1.190ns (routing 0.517ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.563ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.201     1.201    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.089     0.112 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     0.291    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.314 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.190     1.504    hardware_i/system_management_wiz/inst/s_axi_aclk
    SLICE_X46Y209        FDRE                                         r  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.587 f  hardware_i/system_management_wiz/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=23, routed)          0.058     1.645    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/bus2ip_reset_active_high
    SLICE_X46Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.067     1.712 f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.250     1.962    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y206        FDCE                                         f  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock global_hardware_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y75        BUFG_PS                      0.000     0.000 r  hardware_i/zynq_ultra_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=2, routed)           1.313     1.313    hardware_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.633    -0.320 r  hardware_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204    -0.116    hardware_i/clk_wiz_1/inst/global_hardware_clk_wiz_1_0
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026    -0.090 r  hardware_i/clk_wiz_1/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=2738, routed)        1.272     1.182    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y206        FDCE                                         r  hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/C
                         clock pessimism              0.340     1.522    
    SLICE_X42Y206        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     1.504    hardware_i/system_management_wiz/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.458    





