mkdir -p ./xclbin
g++ -g -I./ -I/opt/xilinx/xrt/include -I/opt/Xilinx/Vivado/2019.2/include -Wall -O0 -g -std=c++11 -fmessage-length=0 src/host.cpp src/host.hpp -o 'host' -L/opt/xilinx/xrt/lib -lOpenCL -lpthread -lrt -lstdc++
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:35129
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/xclbin/vadd.hw.xo.compile_summary, at Sun Nov  8 14:21:25 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Nov  8 14:21:25 2020
Running Rule Check Server on port:41823
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Sun Nov  8 14:21:26 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 140 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
WARNING: [v++ 204-69] Unable to schedule bus request on port 'table_RAM_PQ_code_A_0' (/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:449->/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/src/vadd.cpp:22) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 122.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 171.24 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
Add Instance estimate_distance_2097152_6 estimate_distance_2097152_6_U0 54570
Add Instance estimate_distance_2097152_7 estimate_distance_2097152_7_U0 54769
Add Instance estimate_distance_2097152_8 estimate_distance_2097152_8_U0 54968
Add Instance estimate_distance_2097152_9 estimate_distance_2097152_9_U0 55167
Add Instance estimate_distance_2097152_10 estimate_distance_2097152_10_U0 55366
Add Instance estimate_distance_2097152_11 estimate_distance_2097152_11_U0 55565
Add Instance estimate_distance_2097152_12 estimate_distance_2097152_12_U0 55764
Add Instance estimate_distance_2097152_13 estimate_distance_2097152_13_U0 55963
Add Instance estimate_distance_2097152_14 estimate_distance_2097152_14_U0 56162
Add Instance estimate_distance_2097152_15 estimate_distance_2097152_15_U0 56361
Add Instance estimate_distance_2097152_16 estimate_distance_2097152_16_U0 56560
Add Instance estimate_distance_2097152_17 estimate_distance_2097152_17_U0 56759
Add Instance estimate_distance_2097152_18 estimate_distance_2097152_18_U0 56958
Add Instance estimate_distance_2097152_19 estimate_distance_2097152_19_U0 57157
Add Instance estimate_distance_2097152_20 estimate_distance_2097152_20_U0 57356
Add Instance estimate_distance_2097152_21 estimate_distance_2097152_21_U0 57555
Add Instance estimate_distance_2097152_22 estimate_distance_2097152_22_U0 57754
Add Instance estimate_distance_2097152_23 estimate_distance_2097152_23_U0 57953
Add Instance estimate_distance_2097152_24 estimate_distance_2097152_24_U0 58152
Add Instance estimate_distance_2097152_25 estimate_distance_2097152_25_U0 58351
Add Instance estimate_distance_2097152_26 estimate_distance_2097152_26_U0 58550
Add Instance estimate_distance_2097152_27 estimate_distance_2097152_27_U0 58749
Add Instance estimate_distance_2097152_28 estimate_distance_2097152_28_U0 58948
Add Instance estimate_distance_2097152_29 estimate_distance_2097152_29_U0 59147
Add Instance estimate_distance_2097152_30 estimate_distance_2097152_30_U0 59346
Add Instance estimate_distance_2097152_31 estimate_distance_2097152_31_U0 59545
Add Instance estimate_distance_2097152_32 estimate_distance_2097152_32_U0 59744
Add Instance estimate_distance_2097152_s estimate_distance_2097152_U0 59943
Add Instance vadd_entry158 vadd_entry158_U0 60142
Add Instance write_result write_result_U0 65525
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 1h 4m 56s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:43481
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/xclbin/vadd.hw.xclbin.link_summary, at Sun Nov  8 15:26:23 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Nov  8 15:26:23 2020
Running Rule Check Server on port:46671
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Sun Nov  8 15:26:24 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:26:42] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Nov  8 15:26:51 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:27:05] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:27:13] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 251961 ; free virtual = 399928
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:27:13] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.table_HBM0:HBM[0] -sp vadd_1.table_HBM1:HBM[1] -sp vadd_1.table_HBM2:HBM[2] -sp vadd_1.table_HBM3:HBM[3] -sp vadd_1.table_HBM4:HBM[4] -sp vadd_1.table_HBM5:HBM[5] -sp vadd_1.table_HBM6:HBM[6] -sp vadd_1.table_HBM7:HBM[7] -sp vadd_1.table_HBM8:HBM[8] -sp vadd_1.table_HBM9:HBM[9] -sp vadd_1.table_HBM10:HBM[10] -sp vadd_1.table_HBM11:HBM[11] -sp vadd_1.table_HBM12:HBM[12] -sp vadd_1.table_HBM13:HBM[13] -sp vadd_1.table_HBM14:HBM[14] -sp vadd_1.table_HBM15:HBM[15] -sp vadd_1.table_HBM16:HBM[16] -sp vadd_1.table_HBM17:HBM[17] -sp vadd_1.table_HBM18:HBM[18] -sp vadd_1.table_HBM19:HBM[19] -sp vadd_1.table_HBM20:HBM[20] -sp vadd_1.table_HBM21:HBM[21] -sp vadd_1.table_HBM22:HBM[22] -sp vadd_1.table_HBM23:HBM[23] -sp vadd_1.table_HBM24:HBM[24] -sp vadd_1.table_HBM25:HBM[25] -sp vadd_1.table_HBM26:HBM[26] -sp vadd_1.table_HBM27:HBM[27] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM0 to HBM[0] for directive vadd_1.table_HBM0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM1 to HBM[1] for directive vadd_1.table_HBM1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM2 to HBM[2] for directive vadd_1.table_HBM2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM3 to HBM[3] for directive vadd_1.table_HBM3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM4 to HBM[4] for directive vadd_1.table_HBM4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM5 to HBM[5] for directive vadd_1.table_HBM5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM6 to HBM[6] for directive vadd_1.table_HBM6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM7 to HBM[7] for directive vadd_1.table_HBM7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM8 to HBM[8] for directive vadd_1.table_HBM8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM9 to HBM[9] for directive vadd_1.table_HBM9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM10 to HBM[10] for directive vadd_1.table_HBM10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM11 to HBM[11] for directive vadd_1.table_HBM11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM12 to HBM[12] for directive vadd_1.table_HBM12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM13 to HBM[13] for directive vadd_1.table_HBM13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM14 to HBM[14] for directive vadd_1.table_HBM14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM15 to HBM[15] for directive vadd_1.table_HBM15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM16 to HBM[16] for directive vadd_1.table_HBM16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM17 to HBM[17] for directive vadd_1.table_HBM17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM18 to HBM[18] for directive vadd_1.table_HBM18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM19 to HBM[19] for directive vadd_1.table_HBM19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM20 to HBM[20] for directive vadd_1.table_HBM20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM21 to HBM[21] for directive vadd_1.table_HBM21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM22 to HBM[22] for directive vadd_1.table_HBM22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM23 to HBM[23] for directive vadd_1.table_HBM23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM24 to HBM[24] for directive vadd_1.table_HBM24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM25 to HBM[25] for directive vadd_1.table_HBM25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM26 to HBM[26] for directive vadd_1.table_HBM26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM27 to HBM[27] for directive vadd_1.table_HBM27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [15:27:20] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 251983 ; free virtual = 399964
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:27:20] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:27:24] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 251963 ; free virtual = 399958
INFO: [v++ 60-1441] [15:27:24] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 741.301 ; gain = 0.000 ; free physical = 251982 ; free virtual = 399976
INFO: [v++ 60-1443] [15:27:24] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [15:27:29] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 741.301 ; gain = 0.000 ; free physical = 251940 ; free virtual = 399945
INFO: [v++ 60-1443] [15:27:29] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [15:27:31] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 741.301 ; gain = 0.000 ; free physical = 251923 ; free virtual = 399941
INFO: [v++ 60-1443] [15:27:31] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 140 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/second_test_struct_512_channels_28_opt1/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[15:29:01] Run vpl: Step create_project: Started
Creating Vivado project.
[15:29:05] Run vpl: Step create_project: Completed
[15:29:05] Run vpl: Step create_bd: Started
[15:31:21] Run vpl: Step create_bd: RUNNING...
[15:33:24] Run vpl: Step create_bd: RUNNING...
[15:35:19] Run vpl: Step create_bd: RUNNING...
[15:37:32] Run vpl: Step create_bd: RUNNING...
[15:39:19] Run vpl: Step create_bd: RUNNING...
[15:41:10] Run vpl: Step create_bd: RUNNING...
[15:41:40] Run vpl: Step create_bd: Completed
[15:41:40] Run vpl: Step update_bd: Started
[15:43:37] Run vpl: Step update_bd: RUNNING...
[15:45:24] Run vpl: Step update_bd: Completed
[15:45:24] Run vpl: Step generate_target: Started
[15:45:25] Run vpl: Step update_bd: RUNNING...
[15:47:06] Run vpl: Step generate_target: RUNNING...
[15:49:01] Run vpl: Step generate_target: RUNNING...
[15:50:40] Run vpl: Step generate_target: RUNNING...
[15:52:29] Run vpl: Step generate_target: RUNNING...
[15:54:20] Run vpl: Step generate_target: RUNNING...
[15:56:16] Run vpl: Step generate_target: Completed
[15:56:16] Run vpl: Step config_hw_runs: Started
[15:58:09] Run vpl: Step config_hw_runs: Completed
[15:58:09] Run vpl: Step synth: Started
[16:00:01] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[16:01:22] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[16:04:07] Block-level synthesis in progress, 8 of 68 jobs complete, 8 jobs running.
[16:05:31] Block-level synthesis in progress, 15 of 68 jobs complete, 2 jobs running.
[16:06:48] Block-level synthesis in progress, 15 of 68 jobs complete, 8 jobs running.
[16:08:07] Block-level synthesis in progress, 19 of 68 jobs complete, 6 jobs running.
[16:09:21] Block-level synthesis in progress, 23 of 68 jobs complete, 8 jobs running.
[16:10:49] Block-level synthesis in progress, 25 of 68 jobs complete, 7 jobs running.
[16:12:09] Block-level synthesis in progress, 31 of 68 jobs complete, 8 jobs running.
[16:13:34] Block-level synthesis in progress, 33 of 68 jobs complete, 6 jobs running.
[16:14:41] Block-level synthesis in progress, 37 of 68 jobs complete, 8 jobs running.
[16:16:20] Block-level synthesis in progress, 42 of 68 jobs complete, 3 jobs running.
[16:17:37] Block-level synthesis in progress, 44 of 68 jobs complete, 8 jobs running.
[16:19:02] Block-level synthesis in progress, 51 of 68 jobs complete, 2 jobs running.
[16:20:38] Block-level synthesis in progress, 51 of 68 jobs complete, 8 jobs running.
[16:22:06] Block-level synthesis in progress, 58 of 68 jobs complete, 8 jobs running.
[16:24:00] Block-level synthesis in progress, 63 of 68 jobs complete, 3 jobs running.
[16:25:40] Block-level synthesis in progress, 66 of 68 jobs complete, 2 jobs running.
[16:26:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:28:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:29:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:31:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:32:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:33:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:35:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:36:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:38:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:39:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:40:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:42:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:43:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:45:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:46:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:47:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:49:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:50:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:52:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:53:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:54:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:56:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:57:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[16:58:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:00:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:01:43] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:03:04] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:04:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:05:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:07:11] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:08:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:09:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:11:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:12:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:14:13] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:15:36] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:17:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:18:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:19:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:21:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:22:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:24:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:25:39] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:27:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:28:28] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:29:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:32:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:34:06] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:35:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:36:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:38:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:39:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:41:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:42:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:44:13] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:45:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:47:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:48:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:49:56] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:51:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:52:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:54:12] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:58:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[17:59:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:01:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:02:41] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:04:08] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:05:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:06:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:08:27] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:09:56] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:11:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:12:50] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:14:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:15:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:17:06] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:18:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:19:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:21:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:22:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:24:13] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:25:38] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:27:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:28:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:29:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:31:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:32:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:34:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:35:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:37:14] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:38:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:40:08] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:41:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:43:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:44:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:45:56] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:47:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:48:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:51:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:53:13] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:54:42] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:56:07] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:57:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[18:59:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[19:00:27] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[19:01:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[19:03:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[19:04:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[19:15:26] Block-level synthesis in progress, 68 of 68 jobs complete, 0 jobs running.
[19:18:19] Top-level synthesis in progress.
[19:19:49] Top-level synthesis in progress.
[19:21:18] Top-level synthesis in progress.
[19:22:47] Top-level synthesis in progress.
[19:24:15] Top-level synthesis in progress.
[19:25:46] Top-level synthesis in progress.
[19:27:14] Top-level synthesis in progress.
[19:28:39] Top-level synthesis in progress.
[19:30:06] Top-level synthesis in progress.
[19:30:56] Run vpl: Step synth: Completed
[19:30:56] Run vpl: Step impl: Started
