lib_name: bag_analog_ec
cell_name: diffamp_diode_pfb
pins: [ "VDD", "VSS", "inp", "inn", "ref", "outp", "outn", "bias" ]
instances:
  XDIOR:
    lib_name: bag_analog_ec
    cell_name: nch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
  XDIOL:
    lib_name: bag_analog_ec
    cell_name: nch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XNGML:
    lib_name: bag_analog_ec
    cell_name: nch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
  XNGMR:
    lib_name: bag_analog_ec
    cell_name: nch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  XRES:
    lib_name: bag_analog_ec
    cell_name: pch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "tail_ref"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "ref"
        num_bits: 1
  XREF:
    lib_name: bag_analog_ec
    cell_name: pch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail_ref"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
  XTAIL:
    lib_name: bag_analog_ec
    cell_name: pch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
  XINR:
    lib_name: bag_analog_ec
    cell_name: pch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inn"
        num_bits: 1
  XINL:
    lib_name: bag_analog_ec
    cell_name: pch_stack
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inp"
        num_bits: 1
  PIN7:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: opin
    instpins: {}
