[10:41:06.724] <TB0>     INFO: *** Welcome to pxar ***
[10:41:06.724] <TB0>     INFO: *** Today: 2016/06/17
[10:41:06.731] <TB0>     INFO: *** Version: b2a7-dirty
[10:41:06.731] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:41:06.732] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:41:06.732] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//defaultMaskFile.dat
[10:41:06.732] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters_C15.dat
[10:41:06.809] <TB0>     INFO:         clk: 4
[10:41:06.809] <TB0>     INFO:         ctr: 4
[10:41:06.809] <TB0>     INFO:         sda: 19
[10:41:06.809] <TB0>     INFO:         tin: 9
[10:41:06.809] <TB0>     INFO:         level: 15
[10:41:06.809] <TB0>     INFO:         triggerdelay: 0
[10:41:06.809] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[10:41:06.809] <TB0>     INFO: Log level: DEBUG
[10:41:06.819] <TB0>     INFO: Found DTB DTB_WWXGRB
[10:41:06.832] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[10:41:06.835] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[10:41:06.837] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[10:41:08.392] <TB0>     INFO: DUT info: 
[10:41:08.392] <TB0>     INFO: The DUT currently contains the following objects:
[10:41:08.392] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[10:41:08.392] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[10:41:08.392] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[10:41:08.392] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[10:41:08.392] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:08.392] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[10:41:08.393] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[10:41:08.394] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32002048
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1885f90
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17fa770
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4505d94010
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f450bfff510
[10:41:08.398] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32067584 fPxarMemory = 0x7f4505d94010
[10:41:08.399] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[10:41:08.400] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 470.3mA
[10:41:08.400] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[10:41:08.401] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[10:41:08.801] <TB0>     INFO: enter 'restricted' command line mode
[10:41:08.801] <TB0>     INFO: enter test to run
[10:41:08.801] <TB0>     INFO:   test: FPIXTest no parameter change
[10:41:08.801] <TB0>     INFO:   running: fpixtest
[10:41:08.801] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[10:41:08.804] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[10:41:08.804] <TB0>     INFO: ######################################################################
[10:41:08.804] <TB0>     INFO: PixTestFPIXTest::doTest()
[10:41:08.804] <TB0>     INFO: ######################################################################
[10:41:08.807] <TB0>     INFO: ######################################################################
[10:41:08.807] <TB0>     INFO: PixTestPretest::doTest()
[10:41:08.807] <TB0>     INFO: ######################################################################
[10:41:08.812] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:08.812] <TB0>     INFO:    PixTestPretest::programROC() 
[10:41:08.812] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:26.830] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[10:41:26.830] <TB0>     INFO: IA differences per ROC:  17.7 17.7 19.3 18.5 18.5 18.5 17.7 17.7 17.7 17.7 18.5 19.3 18.5 20.9 19.3 19.3
[10:41:26.897] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:26.897] <TB0>     INFO:    PixTestPretest::checkIdig() 
[10:41:26.898] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:28.151] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[10:41:28.652] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[10:41:29.154] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[10:41:29.656] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[10:41:30.158] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[10:41:30.659] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[10:41:31.161] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.7 mA
[10:41:31.663] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.7 mA
[10:41:32.165] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.5 mA
[10:41:32.666] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.7 mA
[10:41:33.168] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[10:41:33.670] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.7 mA
[10:41:34.172] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.7 mA
[10:41:34.673] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.7 mA
[10:41:35.175] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.7 mA
[10:41:35.677] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.7 mA
[10:41:35.930] <TB0>     INFO: Idig [mA/ROC]: 1.7 2.5 2.5 2.5 2.5 2.5 1.7 1.7 2.5 1.7 2.5 1.7 1.7 1.7 1.7 1.7 
[10:41:35.930] <TB0>     INFO: Test took 9035 ms.
[10:41:35.930] <TB0>     INFO: PixTestPretest::checkIdig() done.
[10:41:35.962] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:35.962] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[10:41:35.962] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:36.065] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 69.2812 mA
[10:41:36.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[10:41:36.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[10:41:36.369] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[10:41:36.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[10:41:36.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[10:41:36.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.9188 mA
[10:41:36.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[10:41:36.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3188 mA
[10:41:36.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.9188 mA
[10:41:37.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[10:41:37.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[10:41:37.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  85 Ia 23.9188 mA
[10:41:37.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[10:41:37.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[10:41:37.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3188 mA
[10:41:37.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 23.9188 mA
[10:41:37.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.5188 mA
[10:41:37.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.7188 mA
[10:41:37.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  90 Ia 23.9188 mA
[10:41:38.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.5188 mA
[10:41:38.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  93 Ia 23.9188 mA
[10:41:38.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.5188 mA
[10:41:38.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  93 Ia 24.7188 mA
[10:41:38.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  90 Ia 24.7188 mA
[10:41:38.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  87 Ia 23.9188 mA
[10:41:38.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3188 mA
[10:41:38.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.7188 mA
[10:41:38.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 23.9188 mA
[10:41:38.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1188 mA
[10:41:39.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.7188 mA
[10:41:39.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 23.9188 mA
[10:41:39.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[10:41:39.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7188 mA
[10:41:39.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  85 Ia 23.9188 mA
[10:41:39.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 25.5188 mA
[10:41:39.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  70 Ia 23.9188 mA
[10:41:39.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[10:41:39.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[10:41:40.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7188 mA
[10:41:40.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  80 Ia 23.9188 mA
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  85
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[10:41:40.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  90
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  93
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  87
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  85
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  70
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[10:41:40.141] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[10:41:41.968] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 395.5 mA = 24.7188 mA/ROC
[10:41:41.968] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  20.1  20.1  20.9  20.1  20.1  20.9  20.1  20.1  19.3  20.1  19.3  19.3  20.1
[10:41:41.004] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:41.004] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[10:41:41.004] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:42.140] <TB0>     INFO: Expecting 231680 events.
[10:41:50.290] <TB0>     INFO: 231680 events read in total (7433ms).
[10:41:50.445] <TB0>     INFO: Test took 8438ms.
[10:41:50.647] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 63
[10:41:50.651] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 110 and Delta(CalDel) = 62
[10:41:50.654] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 108 and Delta(CalDel) = 62
[10:41:50.658] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 105 and Delta(CalDel) = 63
[10:41:50.661] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 98 and Delta(CalDel) = 64
[10:41:50.665] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 64
[10:41:50.668] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 61
[10:41:50.672] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 60
[10:41:50.675] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 75 and Delta(CalDel) = 64
[10:41:50.679] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 59
[10:41:50.682] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 62
[10:41:50.686] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 64
[10:41:50.690] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 101 and Delta(CalDel) = 64
[10:41:50.693] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 64
[10:41:50.697] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 62
[10:41:50.700] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 64
[10:41:50.745] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[10:41:50.779] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:50.779] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[10:41:50.779] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:50.916] <TB0>     INFO: Expecting 231680 events.
[10:41:59.092] <TB0>     INFO: 231680 events read in total (7462ms).
[10:41:59.098] <TB0>     INFO: Test took 8314ms.
[10:41:59.123] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31
[10:41:59.433] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[10:41:59.436] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[10:41:59.440] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[10:41:59.443] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[10:41:59.447] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[10:41:59.450] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[10:41:59.454] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 30.5
[10:41:59.458] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 32
[10:41:59.461] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[10:41:59.465] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[10:41:59.468] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[10:41:59.472] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32
[10:41:59.475] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[10:41:59.479] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31
[10:41:59.483] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 30.5
[10:41:59.521] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[10:41:59.521] <TB0>     INFO: CalDel:      154   145   132   145   155   147   138   143   170   128   139   142   145   157   148   147
[10:41:59.521] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[10:41:59.525] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C0.dat
[10:41:59.525] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C1.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C2.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C3.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C4.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C5.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C6.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C7.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C8.dat
[10:41:59.526] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C9.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C10.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C11.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C12.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C13.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C14.dat
[10:41:59.527] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters_C15.dat
[10:41:59.527] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:41:59.527] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:41:59.527] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[10:41:59.527] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[10:41:59.617] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[10:41:59.617] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[10:41:59.617] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[10:41:59.617] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[10:41:59.620] <TB0>     INFO: ######################################################################
[10:41:59.620] <TB0>     INFO: PixTestTiming::doTest()
[10:41:59.620] <TB0>     INFO: ######################################################################
[10:41:59.620] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:59.620] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[10:41:59.620] <TB0>     INFO:    ----------------------------------------------------------------------
[10:41:59.620] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:42:01.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:42:03.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:42:06.063] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:42:08.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:42:10.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:42:12.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:42:15.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:42:17.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:42:18.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:42:21.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:42:23.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:42:25.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:42:28.051] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:42:30.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:42:32.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:42:34.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:42:36.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:42:37.913] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:42:39.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:42:40.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:42:42.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:42:43.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:42:45.512] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:42:47.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:42:48.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:43:01.022] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:43:13.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:43:25.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:43:38.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:43:50.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:44:03.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:44:15.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:44:17.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:44:18.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:44:20.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:44:21.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:44:23.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:44:24.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:44:26.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:44:27.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:44:30.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:44:31.678] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:44:33.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:44:38.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:44:39.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:44:41.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:44:42.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:44:44.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:44:46.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:44:48.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:44:51.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:44:53.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:44:55.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:44:58.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:45:00.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:45:02.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:45:04.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:45:07.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:45:09.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:45:11.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:45:13.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:45:16.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:45:18.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:45:20.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[10:45:23.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[10:45:25.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[10:45:27.593] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[10:45:29.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[10:45:32.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[10:45:34.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[10:45:36.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[10:45:38.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[10:45:41.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[10:45:43.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[10:45:45.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[10:45:48.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[10:45:50.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[10:45:52.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[10:45:54.875] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[10:45:57.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[10:45:58.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[10:46:00.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[10:46:01.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[10:46:03.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[10:46:04.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[10:46:06.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[10:46:07.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[10:46:09.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[10:46:10.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[10:46:12.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[10:46:13.868] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[10:46:15.388] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[10:46:16.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[10:46:18.429] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[10:46:22.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[10:46:23.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[10:46:25.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[10:46:26.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[10:46:28.112] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[10:46:29.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[10:46:31.153] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[10:46:32.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[10:46:34.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[10:46:35.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[10:46:38.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[10:46:39.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[10:46:41.045] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[10:46:42.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[10:46:44.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[10:46:45.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[10:46:47.127] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[10:46:48.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[10:46:50.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[10:46:53.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[10:46:55.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[10:46:57.740] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[10:47:00.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[10:47:02.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[10:47:04.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[10:47:06.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[10:47:09.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[10:47:11.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[10:47:13.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[10:47:15.928] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[10:47:18.201] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[10:47:20.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[10:47:22.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[10:47:25.407] <TB0>     INFO: TBM Phase Settings: 240
[10:47:25.407] <TB0>     INFO: 400MHz Phase: 4
[10:47:25.407] <TB0>     INFO: 160MHz Phase: 7
[10:47:25.407] <TB0>     INFO: Functional Phase Area: 4
[10:47:25.411] <TB0>     INFO: Test took 325791 ms.
[10:47:25.411] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[10:47:25.411] <TB0>     INFO:    ----------------------------------------------------------------------
[10:47:25.411] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[10:47:25.411] <TB0>     INFO:    ----------------------------------------------------------------------
[10:47:25.412] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[10:47:26.553] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[10:47:28.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[10:47:30.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[10:47:33.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[10:47:36.772] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[10:47:39.610] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[10:47:42.821] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[10:47:45.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[10:47:47.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[10:47:48.887] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[10:47:50.407] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[10:47:51.926] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[10:47:53.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[10:47:54.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[10:47:56.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[10:47:58.006] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[10:47:59.526] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[10:48:01.048] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[10:48:03.321] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[10:48:05.595] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[10:48:07.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[10:48:10.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[10:48:12.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[10:48:14.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[10:48:16.220] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[10:48:17.742] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[10:48:20.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[10:48:22.290] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[10:48:24.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[10:48:26.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[10:48:29.110] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[10:48:31.384] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[10:48:32.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[10:48:34.425] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[10:48:36.700] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[10:48:38.974] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[10:48:41.247] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[10:48:43.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[10:48:45.796] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[10:48:48.069] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[10:48:49.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[10:48:51.113] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[10:48:53.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[10:48:55.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[10:48:57.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[10:49:00.207] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[10:49:02.480] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[10:49:04.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[10:49:06.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[10:49:07.794] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[10:49:10.068] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[10:49:12.342] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[10:49:14.617] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[10:49:16.890] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[10:49:19.164] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[10:49:21.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[10:49:22.956] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[10:49:24.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[10:49:25.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[10:49:27.517] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[10:49:29.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[10:49:30.558] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[10:49:32.078] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[10:49:33.980] <TB0>     INFO: ROC Delay Settings: 228
[10:49:33.980] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[10:49:33.980] <TB0>     INFO: ROC Port 0 Delay: 4
[10:49:33.980] <TB0>     INFO: ROC Port 1 Delay: 4
[10:49:33.980] <TB0>     INFO: Functional ROC Area: 5
[10:49:33.983] <TB0>     INFO: Test took 128572 ms.
[10:49:33.983] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[10:49:33.983] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:33.983] <TB0>     INFO:    PixTestTiming::TimingTest()
[10:49:33.983] <TB0>     INFO:    ----------------------------------------------------------------------
[10:49:35.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 a101 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e062 c000 
[10:49:35.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[10:49:35.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 8000 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[10:49:35.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[10:49:49.437] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:49:49.437] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[10:50:03.563] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:03.563] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[10:50:17.787] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:17.787] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[10:50:31.979] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:31.979] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[10:50:46.122] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:50:46.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[10:51:00.308] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:00.308] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[10:51:14.565] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:14.565] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[10:51:28.732] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:28.732] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[10:51:42.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:42.896] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[10:51:57.085] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:57.465] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:51:57.478] <TB0>     INFO: Decoding statistics:
[10:51:57.478] <TB0>     INFO:   General information:
[10:51:57.478] <TB0>     INFO: 	 16bit words read:         240000000
[10:51:57.478] <TB0>     INFO: 	 valid events total:       20000000
[10:51:57.478] <TB0>     INFO: 	 empty events:             20000000
[10:51:57.478] <TB0>     INFO: 	 valid events with pixels: 0
[10:51:57.478] <TB0>     INFO: 	 valid pixel hits:         0
[10:51:57.478] <TB0>     INFO:   Event errors: 	           0
[10:51:57.478] <TB0>     INFO: 	 start marker:             0
[10:51:57.478] <TB0>     INFO: 	 stop marker:              0
[10:51:57.478] <TB0>     INFO: 	 overflow:                 0
[10:51:57.478] <TB0>     INFO: 	 invalid 5bit words:       0
[10:51:57.478] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[10:51:57.478] <TB0>     INFO:   TBM errors: 		           0
[10:51:57.478] <TB0>     INFO: 	 flawed TBM headers:       0
[10:51:57.478] <TB0>     INFO: 	 flawed TBM trailers:      0
[10:51:57.478] <TB0>     INFO: 	 event ID mismatches:      0
[10:51:57.478] <TB0>     INFO:   ROC errors: 		           0
[10:51:57.478] <TB0>     INFO: 	 missing ROC header(s):    0
[10:51:57.478] <TB0>     INFO: 	 misplaced readback start: 0
[10:51:57.478] <TB0>     INFO:   Pixel decoding errors:	   0
[10:51:57.478] <TB0>     INFO: 	 pixel data incomplete:    0
[10:51:57.478] <TB0>     INFO: 	 pixel address:            0
[10:51:57.478] <TB0>     INFO: 	 pulse height fill bit:    0
[10:51:57.478] <TB0>     INFO: 	 buffer corruption:        0
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO:    Read back bit status: 1
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO:    Timings are good!
[10:51:57.478] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.478] <TB0>     INFO: Test took 143495 ms.
[10:51:57.478] <TB0>     INFO: PixTestTiming::TimingTest() done.
[10:51:57.479] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0a.dat
[10:51:57.479] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//tbmParameters_C0b.dat
[10:51:57.479] <TB0>     INFO: PixTestTiming::doTest took 597862 ms.
[10:51:57.479] <TB0>     INFO: PixTestTiming::doTest() done
[10:51:57.479] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[10:51:57.479] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[10:51:57.479] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[10:51:57.479] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[10:51:57.479] <TB0>     INFO: Write out ROCDelayScan3_V0
[10:51:57.480] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[10:51:57.480] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[10:51:57.832] <TB0>     INFO: ######################################################################
[10:51:57.832] <TB0>     INFO: PixTestAlive::doTest()
[10:51:57.832] <TB0>     INFO: ######################################################################
[10:51:57.836] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.836] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:51:57.836] <TB0>     INFO:    ----------------------------------------------------------------------
[10:51:57.838] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:51:58.184] <TB0>     INFO: Expecting 41600 events.
[10:52:02.285] <TB0>     INFO: 41600 events read in total (3386ms).
[10:52:02.286] <TB0>     INFO: Test took 4448ms.
[10:52:02.294] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:02.294] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[10:52:02.294] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:52:02.667] <TB0>     INFO: PixTestAlive::aliveTest() done
[10:52:02.668] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    3    0    0    0    0    0    0    0    0
[10:52:02.668] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    3    0    0    0    0    0    0    0    0
[10:52:02.671] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:02.671] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:52:02.671] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:02.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:52:03.015] <TB0>     INFO: Expecting 41600 events.
[10:52:05.998] <TB0>     INFO: 41600 events read in total (2268ms).
[10:52:05.999] <TB0>     INFO: Test took 3326ms.
[10:52:05.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:05.999] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[10:52:05.999] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[10:52:05.999] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[10:52:06.409] <TB0>     INFO: PixTestAlive::maskTest() done
[10:52:06.409] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:06.413] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:06.413] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[10:52:06.413] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:06.414] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:52:06.757] <TB0>     INFO: Expecting 41600 events.
[10:52:10.835] <TB0>     INFO: 41600 events read in total (3364ms).
[10:52:10.836] <TB0>     INFO: Test took 4422ms.
[10:52:10.844] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:52:10.844] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[10:52:10.844] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[10:52:11.219] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[10:52:11.219] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:52:11.219] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[10:52:11.219] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[10:52:11.228] <TB0>     INFO: ######################################################################
[10:52:11.228] <TB0>     INFO: PixTestTrim::doTest()
[10:52:11.228] <TB0>     INFO: ######################################################################
[10:52:11.230] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:11.230] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[10:52:11.230] <TB0>     INFO:    ----------------------------------------------------------------------
[10:52:11.307] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[10:52:11.307] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:52:11.384] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:52:11.384] <TB0>     INFO:     run 1 of 1
[10:52:11.384] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:52:11.727] <TB0>     INFO: Expecting 5025280 events.
[10:52:56.656] <TB0>     INFO: 1381056 events read in total (44215ms).
[10:53:40.517] <TB0>     INFO: 2745144 events read in total (88075ms).
[10:54:24.604] <TB0>     INFO: 4117704 events read in total (132162ms).
[10:54:53.678] <TB0>     INFO: 5025280 events read in total (161236ms).
[10:54:53.719] <TB0>     INFO: Test took 162336ms.
[10:54:53.780] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:54:53.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:54:55.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:54:56.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:54:58.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:54:59.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:55:00.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:55:02.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:55:03.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:55:05.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:55:06.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:55:07.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:55:09.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:55:10.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:55:11.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:55:13.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:55:14.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:55:16.316] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237518848
[10:55:16.319] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.52 minThrLimit = 96.4789 minThrNLimit = 121.092 -> result = 96.52 -> 96
[10:55:16.320] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4118 minThrLimit = 98.4032 minThrNLimit = 121.541 -> result = 98.4118 -> 98
[10:55:16.321] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.318 minThrLimit = 105.286 minThrNLimit = 132.637 -> result = 105.318 -> 105
[10:55:16.321] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.372 minThrLimit = 107.351 minThrNLimit = 134.914 -> result = 107.372 -> 107
[10:55:16.321] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8458 minThrLimit = 96.8378 minThrNLimit = 122.057 -> result = 96.8458 -> 96
[10:55:16.322] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3126 minThrLimit = 97.2999 minThrNLimit = 122.776 -> result = 97.3126 -> 97
[10:55:16.322] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7822 minThrLimit = 96.7738 minThrNLimit = 118.703 -> result = 96.7822 -> 96
[10:55:16.323] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5469 minThrLimit = 98.4929 minThrNLimit = 120.393 -> result = 98.5469 -> 98
[10:55:16.323] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9867 minThrLimit = 84.9677 minThrNLimit = 105.715 -> result = 84.9867 -> 84
[10:55:16.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.226 minThrLimit = 89.21 minThrNLimit = 115.29 -> result = 89.226 -> 89
[10:55:16.324] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3971 minThrLimit = 98.3662 minThrNLimit = 123.95 -> result = 98.3971 -> 98
[10:55:16.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7992 minThrLimit = 90.7953 minThrNLimit = 120.663 -> result = 90.7992 -> 90
[10:55:16.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8566 minThrLimit = 97.8426 minThrNLimit = 123.302 -> result = 97.8566 -> 97
[10:55:16.325] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8192 minThrLimit = 94.8161 minThrNLimit = 122.2 -> result = 94.8192 -> 94
[10:55:16.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8215 minThrLimit = 97.8094 minThrNLimit = 122.929 -> result = 97.8215 -> 97
[10:55:16.326] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6529 minThrLimit = 90.6313 minThrNLimit = 117.481 -> result = 90.6529 -> 90
[10:55:16.326] <TB0>     INFO: ROC 0 VthrComp = 96
[10:55:16.327] <TB0>     INFO: ROC 1 VthrComp = 98
[10:55:16.327] <TB0>     INFO: ROC 2 VthrComp = 105
[10:55:16.328] <TB0>     INFO: ROC 3 VthrComp = 107
[10:55:16.328] <TB0>     INFO: ROC 4 VthrComp = 96
[10:55:16.329] <TB0>     INFO: ROC 5 VthrComp = 97
[10:55:16.329] <TB0>     INFO: ROC 6 VthrComp = 96
[10:55:16.337] <TB0>     INFO: ROC 7 VthrComp = 98
[10:55:16.338] <TB0>     INFO: ROC 8 VthrComp = 84
[10:55:16.338] <TB0>     INFO: ROC 9 VthrComp = 89
[10:55:16.339] <TB0>     INFO: ROC 10 VthrComp = 98
[10:55:16.339] <TB0>     INFO: ROC 11 VthrComp = 90
[10:55:16.340] <TB0>     INFO: ROC 12 VthrComp = 97
[10:55:16.340] <TB0>     INFO: ROC 13 VthrComp = 94
[10:55:16.341] <TB0>     INFO: ROC 14 VthrComp = 97
[10:55:16.341] <TB0>     INFO: ROC 15 VthrComp = 90
[10:55:16.342] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[10:55:16.342] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[10:55:16.365] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[10:55:16.367] <TB0>     INFO:     run 1 of 1
[10:55:16.367] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:55:16.712] <TB0>     INFO: Expecting 5025280 events.
[10:55:52.673] <TB0>     INFO: 883480 events read in total (35245ms).
[10:56:28.141] <TB0>     INFO: 1765800 events read in total (70713ms).
[10:57:03.862] <TB0>     INFO: 2647608 events read in total (106434ms).
[10:57:39.125] <TB0>     INFO: 3521400 events read in total (141697ms).
[10:58:13.289] <TB0>     INFO: 4392152 events read in total (175861ms).
[10:58:38.862] <TB0>     INFO: 5025280 events read in total (201434ms).
[10:58:38.943] <TB0>     INFO: Test took 202575ms.
[10:58:39.132] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:58:39.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:58:41.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:58:42.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:58:44.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:58:46.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:58:47.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:58:49.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:58:51.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:58:52.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:58:54.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:58:56.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:58:57.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:58:59.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:59:00.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:59:02.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:59:04.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:59:05.728] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311844864
[10:59:05.732] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7974 for pixel 8/2 mean/min/max = 44.6974/32.3398/57.0549
[10:59:05.733] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.8361 for pixel 10/5 mean/min/max = 44.5036/32.072/56.9353
[10:59:05.734] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.8035 for pixel 49/2 mean/min/max = 47.4203/33.8949/60.9458
[10:59:05.735] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.5444 for pixel 23/0 mean/min/max = 47.9564/33.2584/62.6543
[10:59:05.736] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6825 for pixel 0/70 mean/min/max = 45.1061/32.3701/57.8422
[10:59:05.737] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.8097 for pixel 1/79 mean/min/max = 43.97/31.9642/55.9758
[10:59:05.738] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.3955 for pixel 21/79 mean/min/max = 45.4548/32.4941/58.4154
[10:59:05.738] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.0206 for pixel 23/1 mean/min/max = 44.6289/32.2142/57.0435
[10:59:05.739] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.6751 for pixel 43/4 mean/min/max = 46.6218/32.5584/60.6851
[10:59:05.740] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.7694 for pixel 16/69 mean/min/max = 44.4263/33.9973/54.8553
[10:59:05.741] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.6638 for pixel 21/0 mean/min/max = 44.4237/31.8694/56.978
[10:59:05.746] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.3249 for pixel 15/3 mean/min/max = 44.3955/33.9989/54.7922
[10:59:05.747] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.4466 for pixel 11/2 mean/min/max = 45.0222/32.5674/57.4771
[10:59:05.748] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8464 for pixel 17/79 mean/min/max = 44.3866/33.8643/54.909
[10:59:05.749] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2092 for pixel 23/2 mean/min/max = 44.3268/32.3164/56.3373
[10:59:05.750] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.2689 for pixel 18/3 mean/min/max = 44.6526/33.9205/55.3847
[10:59:05.750] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:59:05.885] <TB0>     INFO: Expecting 411648 events.
[10:59:13.737] <TB0>     INFO: 411648 events read in total (7129ms).
[10:59:13.746] <TB0>     INFO: Expecting 411648 events.
[10:59:21.418] <TB0>     INFO: 411648 events read in total (7032ms).
[10:59:21.431] <TB0>     INFO: Expecting 411648 events.
[10:59:28.965] <TB0>     INFO: 411648 events read in total (6888ms).
[10:59:28.977] <TB0>     INFO: Expecting 411648 events.
[10:59:36.629] <TB0>     INFO: 411648 events read in total (6997ms).
[10:59:36.644] <TB0>     INFO: Expecting 411648 events.
[10:59:44.274] <TB0>     INFO: 411648 events read in total (6982ms).
[10:59:44.291] <TB0>     INFO: Expecting 411648 events.
[10:59:51.909] <TB0>     INFO: 411648 events read in total (6968ms).
[10:59:51.930] <TB0>     INFO: Expecting 411648 events.
[10:59:59.525] <TB0>     INFO: 411648 events read in total (6949ms).
[10:59:59.547] <TB0>     INFO: Expecting 411648 events.
[11:00:07.175] <TB0>     INFO: 411648 events read in total (6978ms).
[11:00:07.201] <TB0>     INFO: Expecting 411648 events.
[11:00:14.820] <TB0>     INFO: 411648 events read in total (6980ms).
[11:00:14.847] <TB0>     INFO: Expecting 411648 events.
[11:00:22.517] <TB0>     INFO: 411648 events read in total (7022ms).
[11:00:22.548] <TB0>     INFO: Expecting 411648 events.
[11:00:30.178] <TB0>     INFO: 411648 events read in total (6994ms).
[11:00:30.211] <TB0>     INFO: Expecting 411648 events.
[11:00:37.825] <TB0>     INFO: 411648 events read in total (6980ms).
[11:00:37.863] <TB0>     INFO: Expecting 411648 events.
[11:00:45.458] <TB0>     INFO: 411648 events read in total (6965ms).
[11:00:45.496] <TB0>     INFO: Expecting 411648 events.
[11:00:53.114] <TB0>     INFO: 411648 events read in total (6990ms).
[11:00:53.157] <TB0>     INFO: Expecting 411648 events.
[11:01:00.831] <TB0>     INFO: 411648 events read in total (7047ms).
[11:01:00.876] <TB0>     INFO: Expecting 411648 events.
[11:01:08.449] <TB0>     INFO: 411648 events read in total (6952ms).
[11:01:08.495] <TB0>     INFO: Test took 122745ms.
[11:01:09.016] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7343 < 35 for itrim+1 = 107; old thr = 34.9329 ... break
[11:01:09.056] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3963 < 35 for itrim = 111; old thr = 34.1425 ... break
[11:01:09.095] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2294 < 35 for itrim+1 = 111; old thr = 34.8928 ... break
[11:01:09.137] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7761 < 35 for itrim+1 = 127; old thr = 34.5825 ... break
[11:01:09.175] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7411 < 35 for itrim+1 = 107; old thr = 34.998 ... break
[11:01:09.219] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1005 < 35 for itrim = 115; old thr = 33.7941 ... break
[11:01:09.249] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1896 < 35 for itrim = 103; old thr = 34.1663 ... break
[11:01:09.297] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4706 < 35 for itrim = 114; old thr = 32.7881 ... break
[11:01:09.330] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7674 < 35 for itrim+1 = 100; old thr = 34.4184 ... break
[11:01:09.375] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5421 < 35 for itrim+1 = 105; old thr = 34.4771 ... break
[11:01:09.420] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3233 < 35 for itrim = 111; old thr = 34.5171 ... break
[11:01:09.469] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2212 < 35 for itrim = 99; old thr = 34.2859 ... break
[11:01:09.512] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1437 < 35 for itrim = 112; old thr = 34.2961 ... break
[11:01:09.553] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2028 < 35 for itrim+1 = 99; old thr = 34.6189 ... break
[11:01:09.597] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6376 < 35 for itrim = 103; old thr = 33.9801 ... break
[11:01:09.639] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3953 < 35 for itrim = 92; old thr = 34.381 ... break
[11:01:09.716] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:01:09.727] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:01:09.727] <TB0>     INFO:     run 1 of 1
[11:01:09.727] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:01:10.070] <TB0>     INFO: Expecting 5025280 events.
[11:01:45.623] <TB0>     INFO: 869488 events read in total (34838ms).
[11:02:20.322] <TB0>     INFO: 1738160 events read in total (69537ms).
[11:02:55.534] <TB0>     INFO: 2606808 events read in total (104749ms).
[11:03:30.632] <TB0>     INFO: 3466776 events read in total (139847ms).
[11:04:05.569] <TB0>     INFO: 4323368 events read in total (174785ms).
[11:04:34.233] <TB0>     INFO: 5025280 events read in total (203448ms).
[11:04:34.317] <TB0>     INFO: Test took 204591ms.
[11:04:34.505] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:04:34.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:04:36.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:04:37.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:04:39.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:04:41.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:04:42.611] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:04:44.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:04:45.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:04:47.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:04:48.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:04:50.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:04:51.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:04:53.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:04:54.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:04:56.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:04:57.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:04:59.672] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257110016
[11:04:59.674] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.747193 .. 55.682567
[11:04:59.760] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 65 (-1/-1) hits flags = 528 (plus default)
[11:04:59.771] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:04:59.772] <TB0>     INFO:     run 1 of 1
[11:04:59.772] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:05:00.137] <TB0>     INFO: Expecting 1896960 events.
[11:05:39.675] <TB0>     INFO: 1053944 events read in total (38824ms).
[11:06:10.808] <TB0>     INFO: 1896960 events read in total (69957ms).
[11:06:10.836] <TB0>     INFO: Test took 71064ms.
[11:06:10.887] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:06:10.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:06:12.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:06:13.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:06:14.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:06:15.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:06:16.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:06:17.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:06:18.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:06:19.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:06:20.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:06:21.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:06:22.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:06:23.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:06:24.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:06:25.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:06:26.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:06:27.912] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240021504
[11:06:27.994] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.360220 .. 46.312620
[11:06:28.069] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 56 (-1/-1) hits flags = 528 (plus default)
[11:06:28.079] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:06:28.079] <TB0>     INFO:     run 1 of 1
[11:06:28.079] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:06:28.423] <TB0>     INFO: Expecting 1630720 events.
[11:07:09.150] <TB0>     INFO: 1129680 events read in total (40013ms).
[11:07:27.298] <TB0>     INFO: 1630720 events read in total (58161ms).
[11:07:27.313] <TB0>     INFO: Test took 59234ms.
[11:07:27.350] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:07:27.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:07:28.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:07:29.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:07:30.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:07:31.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:07:32.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:07:33.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:07:34.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:07:35.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:07:36.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:07:37.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:07:38.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:07:39.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:07:40.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:07:41.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:07:42.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:07:43.095] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303017984
[11:07:43.179] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.895197 .. 41.983331
[11:07:43.253] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:07:43.264] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:07:43.264] <TB0>     INFO:     run 1 of 1
[11:07:43.264] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:07:43.606] <TB0>     INFO: Expecting 1397760 events.
[11:08:25.730] <TB0>     INFO: 1177184 events read in total (41409ms).
[11:08:33.843] <TB0>     INFO: 1397760 events read in total (49522ms).
[11:08:33.864] <TB0>     INFO: Test took 50601ms.
[11:08:33.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:08:33.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:08:34.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:08:35.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:08:36.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:08:37.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:08:38.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:08:39.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:08:40.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:08:41.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:08:42.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:08:43.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:08:44.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:08:45.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:08:46.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:08:47.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:08:47.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:08:48.940] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240017408
[11:08:49.021] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.143892 .. 41.983331
[11:08:49.095] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[11:08:49.106] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:08:49.106] <TB0>     INFO:     run 1 of 1
[11:08:49.106] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:08:49.448] <TB0>     INFO: Expecting 1297920 events.
[11:09:30.054] <TB0>     INFO: 1149848 events read in total (39892ms).
[11:09:35.661] <TB0>     INFO: 1297920 events read in total (45499ms).
[11:09:35.679] <TB0>     INFO: Test took 46574ms.
[11:09:35.710] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:09:35.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:09:36.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:09:37.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:09:38.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:09:39.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:09:40.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:09:41.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:09:42.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:09:43.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:09:44.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:09:45.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:09:46.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:09:46.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:09:47.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:09:48.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:09:49.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:09:50.705] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309485568
[11:09:50.787] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:09:50.787] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:09:50.798] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:09:50.798] <TB0>     INFO:     run 1 of 1
[11:09:50.798] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:09:51.141] <TB0>     INFO: Expecting 1364480 events.
[11:10:30.980] <TB0>     INFO: 1075056 events read in total (39125ms).
[11:10:42.026] <TB0>     INFO: 1364480 events read in total (50171ms).
[11:10:42.050] <TB0>     INFO: Test took 51252ms.
[11:10:42.089] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:10:42.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:10:43.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:10:44.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:10:45.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:10:46.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:10:47.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:10:48.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:10:48.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:10:49.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:10:50.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:10:51.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:10:52.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:10:53.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:10:54.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:10:55.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:10:56.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:10:57.798] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328372224
[11:10:57.834] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[11:10:57.834] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[11:10:57.834] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[11:10:57.835] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[11:10:57.836] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[11:10:57.836] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[11:10:57.836] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[11:10:57.836] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C0.dat
[11:10:57.844] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C1.dat
[11:10:57.851] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C2.dat
[11:10:57.859] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C3.dat
[11:10:57.866] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C4.dat
[11:10:57.874] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C5.dat
[11:10:57.881] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C6.dat
[11:10:57.888] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C7.dat
[11:10:57.896] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C8.dat
[11:10:57.904] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C9.dat
[11:10:57.911] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C10.dat
[11:10:57.918] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C11.dat
[11:10:57.925] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C12.dat
[11:10:57.933] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C13.dat
[11:10:57.940] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C14.dat
[11:10:57.947] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//trimParameters35_C15.dat
[11:10:57.955] <TB0>     INFO: PixTestTrim::trimTest() done
[11:10:57.955] <TB0>     INFO: vtrim:     107 111 111 127 107 115 103 114 100 105 111  99 112  99 103  92 
[11:10:57.955] <TB0>     INFO: vthrcomp:   96  98 105 107  96  97  96  98  84  89  98  90  97  94  97  90 
[11:10:57.955] <TB0>     INFO: vcal mean:  34.96  34.98  34.98  34.93  34.95  34.89  34.98  34.96  34.98  34.98  34.94  35.00  34.98  34.99  34.92  35.02 
[11:10:57.955] <TB0>     INFO: vcal RMS:    0.80   0.78   0.82   0.83   0.79   0.79   0.81   1.25   0.82   0.76   0.82   0.73   0.81   0.74   0.79   0.76 
[11:10:57.955] <TB0>     INFO: bits mean:   9.40   9.75   8.08   8.72   9.15  10.07   9.43   9.61   9.13   9.67   9.88   9.38   9.64   9.47   9.78   9.59 
[11:10:57.955] <TB0>     INFO: bits RMS:    2.78   2.64   2.88   2.65   2.85   2.43   2.67   2.71   2.69   2.41   2.62   2.51   2.65   2.51   2.65   2.44 
[11:10:57.970] <TB0>     INFO:    ----------------------------------------------------------------------
[11:10:57.971] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:10:57.971] <TB0>     INFO:    ----------------------------------------------------------------------
[11:10:57.977] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:10:57.977] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:10:57.989] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:10:57.989] <TB0>     INFO:     run 1 of 1
[11:10:57.989] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:10:58.337] <TB0>     INFO: Expecting 4160000 events.
[11:11:45.684] <TB0>     INFO: 1118710 events read in total (46633ms).
[11:12:30.711] <TB0>     INFO: 2227050 events read in total (91660ms).
[11:13:14.902] <TB0>     INFO: 3325490 events read in total (135852ms).
[11:13:48.198] <TB0>     INFO: 4160000 events read in total (169147ms).
[11:13:48.272] <TB0>     INFO: Test took 170284ms.
[11:13:48.408] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:13:48.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:13:50.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:13:52.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:13:54.382] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:13:56.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:13:58.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:14:00.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:14:01.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:14:03.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:14:05.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:14:07.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:14:10.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:14:12.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:14:14.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:14:16.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:14:18.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:14:20.883] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283762688
[11:14:20.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[11:14:20.963] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[11:14:20.963] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 197 (-1/-1) hits flags = 528 (plus default)
[11:14:20.974] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:14:20.974] <TB0>     INFO:     run 1 of 1
[11:14:20.974] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:14:21.321] <TB0>     INFO: Expecting 4118400 events.
[11:15:06.233] <TB0>     INFO: 1082770 events read in total (44197ms).
[11:15:49.223] <TB0>     INFO: 2158245 events read in total (87187ms).
[11:16:33.639] <TB0>     INFO: 3223205 events read in total (131603ms).
[11:17:09.721] <TB0>     INFO: 4118400 events read in total (167685ms).
[11:17:09.790] <TB0>     INFO: Test took 168816ms.
[11:17:09.932] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:17:10.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:17:12.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:17:13.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:17:15.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:17:17.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:17:19.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:17:21.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:17:23.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:17:25.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:17:27.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:17:28.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:17:30.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:17:32.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:17:34.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:17:36.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:17:38.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:17:40.133] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264425472
[11:17:40.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[11:17:40.209] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[11:17:40.209] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 181 (-1/-1) hits flags = 528 (plus default)
[11:17:40.221] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:17:40.221] <TB0>     INFO:     run 1 of 1
[11:17:40.222] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:17:40.570] <TB0>     INFO: Expecting 3785600 events.
[11:18:26.578] <TB0>     INFO: 1124745 events read in total (45293ms).
[11:19:11.198] <TB0>     INFO: 2238510 events read in total (89913ms).
[11:20:01.096] <TB0>     INFO: 3342360 events read in total (139812ms).
[11:20:19.546] <TB0>     INFO: 3785600 events read in total (158261ms).
[11:20:19.608] <TB0>     INFO: Test took 159387ms.
[11:20:19.749] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:20:19.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:20:21.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:20:23.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:20:25.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:20:27.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:20:28.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:20:30.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:20:32.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:20:34.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:20:36.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:20:37.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:20:39.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:20:41.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:20:43.183] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:20:44.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:20:46.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:20:48.577] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 286756864
[11:20:48.578] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[11:20:48.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[11:20:48.654] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[11:20:48.667] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:20:48.667] <TB0>     INFO:     run 1 of 1
[11:20:48.667] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:20:49.015] <TB0>     INFO: Expecting 3328000 events.
[11:21:39.001] <TB0>     INFO: 1203050 events read in total (50272ms).
[11:22:30.417] <TB0>     INFO: 2387080 events read in total (100688ms).
[11:23:07.841] <TB0>     INFO: 3328000 events read in total (138113ms).
[11:23:07.893] <TB0>     INFO: Test took 139227ms.
[11:23:07.000] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:23:08.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:23:09.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:23:11.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:23:13.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:23:14.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:23:16.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:23:18.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:23:20.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:23:21.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:23:23.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:23:25.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:23:27.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:23:29.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:23:30.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:23:32.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:23:34.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:23:35.895] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250167296
[11:23:35.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[11:23:35.971] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[11:23:35.972] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[11:23:35.986] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:23:35.986] <TB0>     INFO:     run 1 of 1
[11:23:35.986] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:23:36.335] <TB0>     INFO: Expecting 3328000 events.
[11:24:24.284] <TB0>     INFO: 1202285 events read in total (47234ms).
[11:25:11.225] <TB0>     INFO: 2386160 events read in total (94176ms).
[11:25:48.849] <TB0>     INFO: 3328000 events read in total (131800ms).
[11:25:48.894] <TB0>     INFO: Test took 132909ms.
[11:25:48.978] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:25:49.155] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:25:50.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:25:52.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:25:54.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:25:55.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:25:57.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:25:58.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:26:00.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:26:02.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:26:03.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:26:05.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:26:07.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:26:08.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:26:10.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:26:12.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:26:13.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:26:15.638] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240316416
[11:26:15.640] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.95299, thr difference RMS: 1.54886
[11:26:15.642] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.83774, thr difference RMS: 1.56024
[11:26:15.643] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.5453, thr difference RMS: 1.17875
[11:26:15.643] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.67174, thr difference RMS: 1.27043
[11:26:15.643] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.19008, thr difference RMS: 1.63486
[11:26:15.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.81796, thr difference RMS: 1.48991
[11:26:15.644] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.91715, thr difference RMS: 1.4856
[11:26:15.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.82854, thr difference RMS: 1.70212
[11:26:15.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.80086, thr difference RMS: 1.44965
[11:26:15.646] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.54307, thr difference RMS: 1.21011
[11:26:15.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.21035, thr difference RMS: 1.46964
[11:26:15.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.30846, thr difference RMS: 1.13125
[11:26:15.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.80859, thr difference RMS: 1.59515
[11:26:15.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.80471, thr difference RMS: 1.35456
[11:26:15.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.58546, thr difference RMS: 1.60927
[11:26:15.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.43763, thr difference RMS: 1.28025
[11:26:15.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.85209, thr difference RMS: 1.52315
[11:26:15.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.79054, thr difference RMS: 1.54503
[11:26:15.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.4682, thr difference RMS: 1.18339
[11:26:15.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.56571, thr difference RMS: 1.23952
[11:26:15.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.04137, thr difference RMS: 1.59913
[11:26:15.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.81739, thr difference RMS: 1.4878
[11:26:15.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.96557, thr difference RMS: 1.45887
[11:26:15.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.71013, thr difference RMS: 1.6762
[11:26:15.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.76493, thr difference RMS: 1.43926
[11:26:15.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.51818, thr difference RMS: 1.21038
[11:26:15.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.14561, thr difference RMS: 1.47162
[11:26:15.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.41772, thr difference RMS: 3.00578
[11:26:15.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.68836, thr difference RMS: 1.58779
[11:26:15.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.76302, thr difference RMS: 1.34762
[11:26:15.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.4736, thr difference RMS: 1.59146
[11:26:15.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.41213, thr difference RMS: 1.25296
[11:26:15.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.73791, thr difference RMS: 1.51564
[11:26:15.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.79879, thr difference RMS: 1.54271
[11:26:15.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.497, thr difference RMS: 1.17721
[11:26:15.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.4896, thr difference RMS: 1.20267
[11:26:15.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.05861, thr difference RMS: 1.61052
[11:26:15.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.79857, thr difference RMS: 1.48123
[11:26:15.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.00056, thr difference RMS: 1.46199
[11:26:15.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.63982, thr difference RMS: 1.65955
[11:26:15.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.79371, thr difference RMS: 1.42135
[11:26:15.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.57551, thr difference RMS: 1.19755
[11:26:15.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.16655, thr difference RMS: 1.45934
[11:26:15.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.48291, thr difference RMS: 2.98878
[11:26:15.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.69847, thr difference RMS: 1.55331
[11:26:15.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.80387, thr difference RMS: 1.34542
[11:26:15.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.38775, thr difference RMS: 1.59676
[11:26:15.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.54232, thr difference RMS: 1.23145
[11:26:15.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.70914, thr difference RMS: 1.50191
[11:26:15.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.85758, thr difference RMS: 1.56515
[11:26:15.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.4972, thr difference RMS: 1.15049
[11:26:15.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.46939, thr difference RMS: 1.23947
[11:26:15.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.18892, thr difference RMS: 1.60658
[11:26:15.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.95002, thr difference RMS: 1.45872
[11:26:15.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.0462, thr difference RMS: 1.46866
[11:26:15.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.639, thr difference RMS: 1.66538
[11:26:15.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.77545, thr difference RMS: 1.40968
[11:26:15.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.66428, thr difference RMS: 1.19333
[11:26:15.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.2205, thr difference RMS: 1.44729
[11:26:15.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.50858, thr difference RMS: 2.99624
[11:26:15.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.73214, thr difference RMS: 1.59529
[11:26:15.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.8397, thr difference RMS: 1.33246
[11:26:15.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.57849, thr difference RMS: 1.56452
[11:26:15.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.67431, thr difference RMS: 1.24968
[11:26:15.779] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[11:26:15.784] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2044 seconds
[11:26:15.784] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[11:26:16.539] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[11:26:16.539] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[11:26:16.545] <TB0>     INFO: ######################################################################
[11:26:16.545] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[11:26:16.545] <TB0>     INFO: ######################################################################
[11:26:16.545] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:16.545] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[11:26:16.545] <TB0>     INFO:    ----------------------------------------------------------------------
[11:26:16.545] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[11:26:16.557] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[11:26:16.557] <TB0>     INFO:     run 1 of 1
[11:26:16.557] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:26:16.907] <TB0>     INFO: Expecting 59072000 events.
[11:26:45.834] <TB0>     INFO: 1071000 events read in total (28212ms).
[11:27:14.771] <TB0>     INFO: 2139200 events read in total (57149ms).
[11:27:43.206] <TB0>     INFO: 3207200 events read in total (85584ms).
[11:28:11.950] <TB0>     INFO: 4276800 events read in total (114328ms).
[11:28:39.245] <TB0>     INFO: 5347000 events read in total (141623ms).
[11:29:07.486] <TB0>     INFO: 6414600 events read in total (169864ms).
[11:29:35.575] <TB0>     INFO: 7482200 events read in total (197953ms).
[11:30:03.772] <TB0>     INFO: 8553200 events read in total (226150ms).
[11:30:32.372] <TB0>     INFO: 9622200 events read in total (254750ms).
[11:31:00.627] <TB0>     INFO: 10689800 events read in total (283005ms).
[11:31:29.024] <TB0>     INFO: 11757600 events read in total (311402ms).
[11:31:57.684] <TB0>     INFO: 12828600 events read in total (340062ms).
[11:32:26.130] <TB0>     INFO: 13897600 events read in total (368508ms).
[11:32:54.378] <TB0>     INFO: 14965600 events read in total (396756ms).
[11:33:22.972] <TB0>     INFO: 16035000 events read in total (425350ms).
[11:33:51.687] <TB0>     INFO: 17105000 events read in total (454065ms).
[11:34:20.347] <TB0>     INFO: 18173000 events read in total (482725ms).
[11:34:48.953] <TB0>     INFO: 19241000 events read in total (511331ms).
[11:35:17.631] <TB0>     INFO: 20313200 events read in total (540009ms).
[11:35:46.202] <TB0>     INFO: 21381600 events read in total (568580ms).
[11:36:14.803] <TB0>     INFO: 22449600 events read in total (597181ms).
[11:36:43.447] <TB0>     INFO: 23520600 events read in total (625825ms).
[11:37:12.006] <TB0>     INFO: 24589000 events read in total (654384ms).
[11:37:40.563] <TB0>     INFO: 25656600 events read in total (682941ms).
[11:38:09.049] <TB0>     INFO: 26724000 events read in total (711427ms).
[11:38:37.676] <TB0>     INFO: 27795600 events read in total (740054ms).
[11:39:06.514] <TB0>     INFO: 28864600 events read in total (768892ms).
[11:39:35.074] <TB0>     INFO: 29932200 events read in total (797452ms).
[11:40:03.592] <TB0>     INFO: 31001800 events read in total (825970ms).
[11:40:32.300] <TB0>     INFO: 32072000 events read in total (854678ms).
[11:41:00.856] <TB0>     INFO: 33140000 events read in total (883234ms).
[11:41:29.600] <TB0>     INFO: 34208200 events read in total (911978ms).
[11:41:58.220] <TB0>     INFO: 35279800 events read in total (940599ms).
[11:42:26.779] <TB0>     INFO: 36347600 events read in total (969157ms).
[11:42:55.289] <TB0>     INFO: 37415600 events read in total (997667ms).
[11:43:23.916] <TB0>     INFO: 38485000 events read in total (1026294ms).
[11:43:52.453] <TB0>     INFO: 39554800 events read in total (1054831ms).
[11:44:20.992] <TB0>     INFO: 40623200 events read in total (1083370ms).
[11:44:49.478] <TB0>     INFO: 41691000 events read in total (1111856ms).
[11:45:18.092] <TB0>     INFO: 42762800 events read in total (1140470ms).
[11:45:46.731] <TB0>     INFO: 43830800 events read in total (1169109ms).
[11:46:15.275] <TB0>     INFO: 44898400 events read in total (1197653ms).
[11:46:43.814] <TB0>     INFO: 45966200 events read in total (1226192ms).
[11:47:12.353] <TB0>     INFO: 47037600 events read in total (1254731ms).
[11:47:40.984] <TB0>     INFO: 48105200 events read in total (1283362ms).
[11:48:09.598] <TB0>     INFO: 49172800 events read in total (1311976ms).
[11:48:38.203] <TB0>     INFO: 50241200 events read in total (1340581ms).
[11:49:06.858] <TB0>     INFO: 51312400 events read in total (1369236ms).
[11:49:35.590] <TB0>     INFO: 52380200 events read in total (1397968ms).
[11:50:04.088] <TB0>     INFO: 53448000 events read in total (1426466ms).
[11:50:32.613] <TB0>     INFO: 54517000 events read in total (1454991ms).
[11:51:00.761] <TB0>     INFO: 55587000 events read in total (1483139ms).
[11:51:29.286] <TB0>     INFO: 56654600 events read in total (1511664ms).
[11:51:57.693] <TB0>     INFO: 57722400 events read in total (1540071ms).
[11:52:26.361] <TB0>     INFO: 58793600 events read in total (1568739ms).
[11:52:34.052] <TB0>     INFO: 59072000 events read in total (1576430ms).
[11:52:34.074] <TB0>     INFO: Test took 1577517ms.
[11:52:34.131] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:34.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:34.267] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:35.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:35.436] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:36.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:36.631] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:37.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:37.819] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:38.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:38.999] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:40.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:40.171] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:41.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:41.359] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:42.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:42.547] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:43.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:43.721] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:44.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:44.921] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:46.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:46.114] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:47.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:47.314] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:48.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:48.529] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:49.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:49.717] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:50.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:50.894] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:52.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:52.078] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[11:52:53.259] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499367936
[11:52:53.294] <TB0>     INFO: PixTestScurves::scurves() done 
[11:52:53.294] <TB0>     INFO: Vcal mean:  35.08  35.01  35.07  35.04  35.00  34.82  35.02  35.03  35.14  35.05  35.00  35.05  35.13  35.03  35.04  35.06 
[11:52:53.294] <TB0>     INFO: Vcal RMS:    0.65   0.65   0.68   0.70   0.66   0.70   0.69   1.17   0.70   0.63   0.71   0.59   0.68   0.61   0.67   0.63 
[11:52:53.294] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[11:52:53.366] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[11:52:53.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[11:52:53.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[11:52:53.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[11:52:53.366] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[11:52:53.367] <TB0>     INFO: ######################################################################
[11:52:53.367] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[11:52:53.367] <TB0>     INFO: ######################################################################
[11:52:53.371] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:52:53.713] <TB0>     INFO: Expecting 41600 events.
[11:52:57.803] <TB0>     INFO: 41600 events read in total (3362ms).
[11:52:57.804] <TB0>     INFO: Test took 4433ms.
[11:52:57.812] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:57.812] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[11:52:57.812] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 18, 59] has eff 0/10
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 18, 59]
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 19, 59] has eff 0/10
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 19, 59]
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 19, 60] has eff 0/10
[11:52:57.817] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 19, 60]
[11:52:57.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[11:52:57.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[11:52:57.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[11:52:57.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[11:52:58.161] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:52:58.505] <TB0>     INFO: Expecting 41600 events.
[11:53:02.644] <TB0>     INFO: 41600 events read in total (3424ms).
[11:53:02.644] <TB0>     INFO: Test took 4483ms.
[11:53:02.653] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:02.653] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[11:53:02.653] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.429
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.172
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.634
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 176
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.913
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.293
[11:53:02.658] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 176
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.831
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.165
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 174
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.117
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.629
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 167
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.155
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 184
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.719
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 186
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.008
[11:53:02.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 198
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.651
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.685
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.378
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.616
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 187
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[11:53:02.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[11:53:02.741] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[11:53:03.090] <TB0>     INFO: Expecting 41600 events.
[11:53:07.267] <TB0>     INFO: 41600 events read in total (3462ms).
[11:53:07.268] <TB0>     INFO: Test took 4527ms.
[11:53:07.275] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:07.275] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[11:53:07.275] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[11:53:07.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[11:53:07.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 63minph_roc = 4
[11:53:07.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0569
[11:53:07.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 88
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3592
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 84
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0382
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3058
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,43] phvalue 70
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5177
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 67
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9123
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,43] phvalue 78
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9556
[11:53:07.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,6] phvalue 74
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1761
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8271
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 67
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8155
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 84
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4512
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,30] phvalue 81
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.251
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 101
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0313
[11:53:07.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 71
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8658
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 73
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.3006
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 90
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8761
[11:53:07.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 88
[11:53:07.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 0 0
[11:53:07.689] <TB0>     INFO: Expecting 2560 events.
[11:53:08.648] <TB0>     INFO: 2560 events read in total (244ms).
[11:53:08.648] <TB0>     INFO: Test took 1363ms.
[11:53:08.649] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:08.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 1 1
[11:53:09.156] <TB0>     INFO: Expecting 2560 events.
[11:53:10.113] <TB0>     INFO: 2560 events read in total (242ms).
[11:53:10.114] <TB0>     INFO: Test took 1463ms.
[11:53:10.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:10.114] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[11:53:10.624] <TB0>     INFO: Expecting 2560 events.
[11:53:11.581] <TB0>     INFO: 2560 events read in total (242ms).
[11:53:11.581] <TB0>     INFO: Test took 1467ms.
[11:53:11.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:11.581] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 43, 3 3
[11:53:12.089] <TB0>     INFO: Expecting 2560 events.
[11:53:13.046] <TB0>     INFO: 2560 events read in total (242ms).
[11:53:13.046] <TB0>     INFO: Test took 1465ms.
[11:53:13.046] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:13.047] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 4 4
[11:53:13.554] <TB0>     INFO: Expecting 2560 events.
[11:53:14.512] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:14.513] <TB0>     INFO: Test took 1466ms.
[11:53:14.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:14.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 43, 5 5
[11:53:15.020] <TB0>     INFO: Expecting 2560 events.
[11:53:15.978] <TB0>     INFO: 2560 events read in total (244ms).
[11:53:15.979] <TB0>     INFO: Test took 1466ms.
[11:53:15.979] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:15.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 6, 6 6
[11:53:16.486] <TB0>     INFO: Expecting 2560 events.
[11:53:17.444] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:17.444] <TB0>     INFO: Test took 1464ms.
[11:53:17.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:17.444] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[11:53:17.952] <TB0>     INFO: Expecting 2560 events.
[11:53:18.911] <TB0>     INFO: 2560 events read in total (244ms).
[11:53:18.911] <TB0>     INFO: Test took 1466ms.
[11:53:18.911] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:18.911] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 8 8
[11:53:19.419] <TB0>     INFO: Expecting 2560 events.
[11:53:20.377] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:20.378] <TB0>     INFO: Test took 1467ms.
[11:53:20.378] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:20.378] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 9 9
[11:53:20.886] <TB0>     INFO: Expecting 2560 events.
[11:53:21.844] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:21.844] <TB0>     INFO: Test took 1466ms.
[11:53:21.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:21.845] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 30, 10 10
[11:53:22.352] <TB0>     INFO: Expecting 2560 events.
[11:53:23.313] <TB0>     INFO: 2560 events read in total (246ms).
[11:53:23.313] <TB0>     INFO: Test took 1468ms.
[11:53:23.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:23.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 11 11
[11:53:23.821] <TB0>     INFO: Expecting 2560 events.
[11:53:24.779] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:24.779] <TB0>     INFO: Test took 1465ms.
[11:53:24.779] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:24.779] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[11:53:25.287] <TB0>     INFO: Expecting 2560 events.
[11:53:26.244] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:26.244] <TB0>     INFO: Test took 1465ms.
[11:53:26.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:26.244] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 13 13
[11:53:26.752] <TB0>     INFO: Expecting 2560 events.
[11:53:27.710] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:27.710] <TB0>     INFO: Test took 1465ms.
[11:53:27.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:27.711] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 14 14
[11:53:28.219] <TB0>     INFO: Expecting 2560 events.
[11:53:29.176] <TB0>     INFO: 2560 events read in total (242ms).
[11:53:29.176] <TB0>     INFO: Test took 1465ms.
[11:53:29.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:29.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 15 15
[11:53:29.684] <TB0>     INFO: Expecting 2560 events.
[11:53:30.642] <TB0>     INFO: 2560 events read in total (243ms).
[11:53:30.642] <TB0>     INFO: Test took 1466ms.
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[11:53:30.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[11:53:30.644] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:53:31.152] <TB0>     INFO: Expecting 655360 events.
[11:53:42.943] <TB0>     INFO: 655360 events read in total (11076ms).
[11:53:42.955] <TB0>     INFO: Expecting 655360 events.
[11:53:54.649] <TB0>     INFO: 655360 events read in total (11132ms).
[11:53:54.665] <TB0>     INFO: Expecting 655360 events.
[11:54:06.338] <TB0>     INFO: 655360 events read in total (11118ms).
[11:54:06.358] <TB0>     INFO: Expecting 655360 events.
[11:54:17.972] <TB0>     INFO: 655360 events read in total (11062ms).
[11:54:17.996] <TB0>     INFO: Expecting 655360 events.
[11:54:29.621] <TB0>     INFO: 655360 events read in total (11083ms).
[11:54:29.649] <TB0>     INFO: Expecting 655360 events.
[11:54:41.297] <TB0>     INFO: 655360 events read in total (11104ms).
[11:54:41.332] <TB0>     INFO: Expecting 655360 events.
[11:54:52.891] <TB0>     INFO: 655360 events read in total (11021ms).
[11:54:52.927] <TB0>     INFO: Expecting 655360 events.
[11:55:04.392] <TB0>     INFO: 655360 events read in total (10934ms).
[11:55:04.437] <TB0>     INFO: Expecting 655360 events.
[11:55:16.177] <TB0>     INFO: 655360 events read in total (11213ms).
[11:55:16.226] <TB0>     INFO: Expecting 655360 events.
[11:55:27.832] <TB0>     INFO: 655360 events read in total (11080ms).
[11:55:27.883] <TB0>     INFO: Expecting 655360 events.
[11:55:39.515] <TB0>     INFO: 655360 events read in total (11105ms).
[11:55:39.569] <TB0>     INFO: Expecting 655360 events.
[11:55:51.173] <TB0>     INFO: 655360 events read in total (11077ms).
[11:55:51.232] <TB0>     INFO: Expecting 655360 events.
[11:56:02.879] <TB0>     INFO: 655360 events read in total (11120ms).
[11:56:02.944] <TB0>     INFO: Expecting 655360 events.
[11:56:14.629] <TB0>     INFO: 655360 events read in total (11159ms).
[11:56:14.694] <TB0>     INFO: Expecting 655360 events.
[11:56:26.302] <TB0>     INFO: 655360 events read in total (11081ms).
[11:56:26.373] <TB0>     INFO: Expecting 655360 events.
[11:56:38.049] <TB0>     INFO: 655360 events read in total (11149ms).
[11:56:38.123] <TB0>     INFO: Test took 187479ms.
[11:56:38.216] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:56:38.524] <TB0>     INFO: Expecting 655360 events.
[11:56:50.212] <TB0>     INFO: 655360 events read in total (10973ms).
[11:56:50.223] <TB0>     INFO: Expecting 655360 events.
[11:57:01.800] <TB0>     INFO: 655360 events read in total (11013ms).
[11:57:01.817] <TB0>     INFO: Expecting 655360 events.
[11:57:13.462] <TB0>     INFO: 655360 events read in total (11090ms).
[11:57:13.481] <TB0>     INFO: Expecting 655360 events.
[11:57:25.063] <TB0>     INFO: 655360 events read in total (11028ms).
[11:57:25.087] <TB0>     INFO: Expecting 655360 events.
[11:57:36.763] <TB0>     INFO: 655360 events read in total (11132ms).
[11:57:36.793] <TB0>     INFO: Expecting 655360 events.
[11:57:48.332] <TB0>     INFO: 655360 events read in total (10997ms).
[11:57:48.364] <TB0>     INFO: Expecting 655360 events.
[11:57:59.910] <TB0>     INFO: 655360 events read in total (11006ms).
[11:57:59.947] <TB0>     INFO: Expecting 655360 events.
[11:58:11.533] <TB0>     INFO: 655360 events read in total (11048ms).
[11:58:11.575] <TB0>     INFO: Expecting 655360 events.
[11:58:23.217] <TB0>     INFO: 655360 events read in total (11112ms).
[11:58:23.263] <TB0>     INFO: Expecting 655360 events.
[11:58:34.992] <TB0>     INFO: 655360 events read in total (11199ms).
[11:58:35.042] <TB0>     INFO: Expecting 655360 events.
[11:58:46.657] <TB0>     INFO: 655360 events read in total (11088ms).
[11:58:46.710] <TB0>     INFO: Expecting 655360 events.
[11:58:58.322] <TB0>     INFO: 655360 events read in total (11086ms).
[11:58:58.379] <TB0>     INFO: Expecting 655360 events.
[11:59:09.897] <TB0>     INFO: 655360 events read in total (10992ms).
[11:59:09.962] <TB0>     INFO: Expecting 655360 events.
[11:59:21.486] <TB0>     INFO: 655360 events read in total (10998ms).
[11:59:21.552] <TB0>     INFO: Expecting 655360 events.
[11:59:33.230] <TB0>     INFO: 655360 events read in total (11151ms).
[11:59:33.299] <TB0>     INFO: Expecting 655360 events.
[11:59:44.997] <TB0>     INFO: 655360 events read in total (11171ms).
[11:59:45.074] <TB0>     INFO: Test took 186858ms.
[11:59:45.257] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[11:59:45.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[11:59:45.258] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[11:59:45.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[11:59:45.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[11:59:45.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[11:59:45.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[11:59:45.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[11:59:45.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[11:59:45.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[11:59:45.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[11:59:45.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[11:59:45.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[11:59:45.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[11:59:45.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[11:59:45.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[11:59:45.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[11:59:45.265] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.272] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.281] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.289] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.296] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.304] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.312] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.319] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.327] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.334] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.342] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.349] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.356] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.363] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.371] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.378] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[11:59:45.385] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[11:59:45.392] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[11:59:45.425] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C0.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C1.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C2.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C3.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C4.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C5.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C6.dat
[11:59:45.426] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C7.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C8.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C9.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C10.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C11.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C12.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C13.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C14.dat
[11:59:45.427] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//dacParameters35_C15.dat
[11:59:45.776] <TB0>     INFO: Expecting 41600 events.
[11:59:49.617] <TB0>     INFO: 41600 events read in total (3126ms).
[11:59:49.618] <TB0>     INFO: Test took 4186ms.
[11:59:50.264] <TB0>     INFO: Expecting 41600 events.
[11:59:54.118] <TB0>     INFO: 41600 events read in total (3139ms).
[11:59:54.119] <TB0>     INFO: Test took 4199ms.
[11:59:54.761] <TB0>     INFO: Expecting 41600 events.
[11:59:58.607] <TB0>     INFO: 41600 events read in total (3131ms).
[11:59:58.608] <TB0>     INFO: Test took 4188ms.
[11:59:58.909] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:59:59.040] <TB0>     INFO: Expecting 2560 events.
[11:59:59.998] <TB0>     INFO: 2560 events read in total (243ms).
[11:59:59.999] <TB0>     INFO: Test took 1090ms.
[11:59:59.001] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:00.507] <TB0>     INFO: Expecting 2560 events.
[12:00:01.466] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:01.466] <TB0>     INFO: Test took 1465ms.
[12:00:01.468] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:01.977] <TB0>     INFO: Expecting 2560 events.
[12:00:02.936] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:02.937] <TB0>     INFO: Test took 1469ms.
[12:00:02.939] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:03.445] <TB0>     INFO: Expecting 2560 events.
[12:00:04.405] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:04.406] <TB0>     INFO: Test took 1467ms.
[12:00:04.408] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:04.932] <TB0>     INFO: Expecting 2560 events.
[12:00:05.891] <TB0>     INFO: 2560 events read in total (245ms).
[12:00:05.892] <TB0>     INFO: Test took 1484ms.
[12:00:05.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:06.401] <TB0>     INFO: Expecting 2560 events.
[12:00:07.362] <TB0>     INFO: 2560 events read in total (247ms).
[12:00:07.362] <TB0>     INFO: Test took 1467ms.
[12:00:07.364] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:07.870] <TB0>     INFO: Expecting 2560 events.
[12:00:08.828] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:08.828] <TB0>     INFO: Test took 1464ms.
[12:00:08.830] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:09.341] <TB0>     INFO: Expecting 2560 events.
[12:00:10.300] <TB0>     INFO: 2560 events read in total (246ms).
[12:00:10.302] <TB0>     INFO: Test took 1472ms.
[12:00:10.306] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:10.809] <TB0>     INFO: Expecting 2560 events.
[12:00:11.766] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:11.766] <TB0>     INFO: Test took 1460ms.
[12:00:11.768] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:12.275] <TB0>     INFO: Expecting 2560 events.
[12:00:13.232] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:13.233] <TB0>     INFO: Test took 1465ms.
[12:00:13.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:13.741] <TB0>     INFO: Expecting 2560 events.
[12:00:14.700] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:14.700] <TB0>     INFO: Test took 1465ms.
[12:00:14.702] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:15.209] <TB0>     INFO: Expecting 2560 events.
[12:00:16.167] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:16.168] <TB0>     INFO: Test took 1466ms.
[12:00:16.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:16.676] <TB0>     INFO: Expecting 2560 events.
[12:00:17.634] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:17.634] <TB0>     INFO: Test took 1464ms.
[12:00:17.636] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:18.143] <TB0>     INFO: Expecting 2560 events.
[12:00:19.100] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:19.100] <TB0>     INFO: Test took 1464ms.
[12:00:19.102] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:19.609] <TB0>     INFO: Expecting 2560 events.
[12:00:20.572] <TB0>     INFO: 2560 events read in total (248ms).
[12:00:20.573] <TB0>     INFO: Test took 1471ms.
[12:00:20.575] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:21.083] <TB0>     INFO: Expecting 2560 events.
[12:00:22.042] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:22.043] <TB0>     INFO: Test took 1468ms.
[12:00:22.045] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:22.551] <TB0>     INFO: Expecting 2560 events.
[12:00:23.514] <TB0>     INFO: 2560 events read in total (248ms).
[12:00:23.515] <TB0>     INFO: Test took 1470ms.
[12:00:23.516] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:24.024] <TB0>     INFO: Expecting 2560 events.
[12:00:24.983] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:24.983] <TB0>     INFO: Test took 1467ms.
[12:00:24.985] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:25.492] <TB0>     INFO: Expecting 2560 events.
[12:00:26.457] <TB0>     INFO: 2560 events read in total (249ms).
[12:00:26.458] <TB0>     INFO: Test took 1473ms.
[12:00:26.460] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:26.966] <TB0>     INFO: Expecting 2560 events.
[12:00:27.925] <TB0>     INFO: 2560 events read in total (244ms).
[12:00:27.926] <TB0>     INFO: Test took 1466ms.
[12:00:27.930] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:28.434] <TB0>     INFO: Expecting 2560 events.
[12:00:29.392] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:29.393] <TB0>     INFO: Test took 1463ms.
[12:00:29.395] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:29.901] <TB0>     INFO: Expecting 2560 events.
[12:00:30.858] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:30.859] <TB0>     INFO: Test took 1464ms.
[12:00:30.860] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:31.367] <TB0>     INFO: Expecting 2560 events.
[12:00:32.324] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:32.324] <TB0>     INFO: Test took 1464ms.
[12:00:32.326] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:32.833] <TB0>     INFO: Expecting 2560 events.
[12:00:33.792] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:33.792] <TB0>     INFO: Test took 1466ms.
[12:00:33.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:34.301] <TB0>     INFO: Expecting 2560 events.
[12:00:35.260] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:35.260] <TB0>     INFO: Test took 1464ms.
[12:00:35.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:35.769] <TB0>     INFO: Expecting 2560 events.
[12:00:36.727] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:36.728] <TB0>     INFO: Test took 1464ms.
[12:00:36.732] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:37.237] <TB0>     INFO: Expecting 2560 events.
[12:00:38.194] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:38.195] <TB0>     INFO: Test took 1463ms.
[12:00:38.199] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:38.702] <TB0>     INFO: Expecting 2560 events.
[12:00:39.660] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:39.663] <TB0>     INFO: Test took 1464ms.
[12:00:39.665] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:40.169] <TB0>     INFO: Expecting 2560 events.
[12:00:41.125] <TB0>     INFO: 2560 events read in total (241ms).
[12:00:41.125] <TB0>     INFO: Test took 1460ms.
[12:00:41.127] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:41.634] <TB0>     INFO: Expecting 2560 events.
[12:00:42.591] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:42.591] <TB0>     INFO: Test took 1464ms.
[12:00:42.593] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:43.100] <TB0>     INFO: Expecting 2560 events.
[12:00:44.057] <TB0>     INFO: 2560 events read in total (243ms).
[12:00:44.057] <TB0>     INFO: Test took 1465ms.
[12:00:44.059] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:00:44.567] <TB0>     INFO: Expecting 2560 events.
[12:00:45.524] <TB0>     INFO: 2560 events read in total (242ms).
[12:00:45.524] <TB0>     INFO: Test took 1465ms.
[12:00:46.566] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[12:00:46.566] <TB0>     INFO: PH scale (per ROC):    69  76  75  71  81  78  70  69  70  84  79  86  77  78  74  80
[12:00:46.566] <TB0>     INFO: PH offset (per ROC):  166 169 179 180 176 171 177 177 184 161 167 145 176 175 163 159
[12:00:46.746] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:00:46.750] <TB0>     INFO: ######################################################################
[12:00:46.750] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:00:46.750] <TB0>     INFO: ######################################################################
[12:00:46.750] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:00:46.764] <TB0>     INFO: scanning low vcal = 10
[12:00:47.115] <TB0>     INFO: Expecting 41600 events.
[12:00:50.843] <TB0>     INFO: 41600 events read in total (3013ms).
[12:00:50.843] <TB0>     INFO: Test took 4079ms.
[12:00:50.845] <TB0>     INFO: scanning low vcal = 20
[12:00:51.352] <TB0>     INFO: Expecting 41600 events.
[12:00:55.083] <TB0>     INFO: 41600 events read in total (3016ms).
[12:00:55.083] <TB0>     INFO: Test took 4237ms.
[12:00:55.085] <TB0>     INFO: scanning low vcal = 30
[12:00:55.591] <TB0>     INFO: Expecting 41600 events.
[12:00:59.316] <TB0>     INFO: 41600 events read in total (3010ms).
[12:00:59.316] <TB0>     INFO: Test took 4231ms.
[12:00:59.319] <TB0>     INFO: scanning low vcal = 40
[12:00:59.821] <TB0>     INFO: Expecting 41600 events.
[12:01:04.037] <TB0>     INFO: 41600 events read in total (3501ms).
[12:01:04.038] <TB0>     INFO: Test took 4719ms.
[12:01:04.043] <TB0>     INFO: scanning low vcal = 50
[12:01:04.461] <TB0>     INFO: Expecting 41600 events.
[12:01:08.718] <TB0>     INFO: 41600 events read in total (3543ms).
[12:01:08.719] <TB0>     INFO: Test took 4675ms.
[12:01:08.722] <TB0>     INFO: scanning low vcal = 60
[12:01:09.140] <TB0>     INFO: Expecting 41600 events.
[12:01:13.405] <TB0>     INFO: 41600 events read in total (3549ms).
[12:01:13.407] <TB0>     INFO: Test took 4685ms.
[12:01:13.409] <TB0>     INFO: scanning low vcal = 70
[12:01:13.823] <TB0>     INFO: Expecting 41600 events.
[12:01:18.098] <TB0>     INFO: 41600 events read in total (3560ms).
[12:01:18.099] <TB0>     INFO: Test took 4690ms.
[12:01:18.102] <TB0>     INFO: scanning low vcal = 80
[12:01:18.522] <TB0>     INFO: Expecting 41600 events.
[12:01:22.823] <TB0>     INFO: 41600 events read in total (3582ms).
[12:01:22.824] <TB0>     INFO: Test took 4722ms.
[12:01:22.827] <TB0>     INFO: scanning low vcal = 90
[12:01:23.244] <TB0>     INFO: Expecting 41600 events.
[12:01:27.505] <TB0>     INFO: 41600 events read in total (3546ms).
[12:01:27.506] <TB0>     INFO: Test took 4679ms.
[12:01:27.510] <TB0>     INFO: scanning low vcal = 100
[12:01:27.928] <TB0>     INFO: Expecting 41600 events.
[12:01:32.325] <TB0>     INFO: 41600 events read in total (3682ms).
[12:01:32.326] <TB0>     INFO: Test took 4816ms.
[12:01:32.330] <TB0>     INFO: scanning low vcal = 110
[12:01:32.745] <TB0>     INFO: Expecting 41600 events.
[12:01:37.019] <TB0>     INFO: 41600 events read in total (3559ms).
[12:01:37.019] <TB0>     INFO: Test took 4689ms.
[12:01:37.023] <TB0>     INFO: scanning low vcal = 120
[12:01:37.440] <TB0>     INFO: Expecting 41600 events.
[12:01:41.694] <TB0>     INFO: 41600 events read in total (3540ms).
[12:01:41.694] <TB0>     INFO: Test took 4671ms.
[12:01:41.698] <TB0>     INFO: scanning low vcal = 130
[12:01:42.114] <TB0>     INFO: Expecting 41600 events.
[12:01:46.389] <TB0>     INFO: 41600 events read in total (3560ms).
[12:01:46.390] <TB0>     INFO: Test took 4692ms.
[12:01:46.393] <TB0>     INFO: scanning low vcal = 140
[12:01:46.811] <TB0>     INFO: Expecting 41600 events.
[12:01:51.052] <TB0>     INFO: 41600 events read in total (3526ms).
[12:01:51.053] <TB0>     INFO: Test took 4660ms.
[12:01:51.056] <TB0>     INFO: scanning low vcal = 150
[12:01:51.473] <TB0>     INFO: Expecting 41600 events.
[12:01:55.728] <TB0>     INFO: 41600 events read in total (3540ms).
[12:01:55.729] <TB0>     INFO: Test took 4673ms.
[12:01:55.732] <TB0>     INFO: scanning low vcal = 160
[12:01:56.148] <TB0>     INFO: Expecting 41600 events.
[12:02:00.409] <TB0>     INFO: 41600 events read in total (3546ms).
[12:02:00.409] <TB0>     INFO: Test took 4677ms.
[12:02:00.413] <TB0>     INFO: scanning low vcal = 170
[12:02:00.828] <TB0>     INFO: Expecting 41600 events.
[12:02:05.125] <TB0>     INFO: 41600 events read in total (3582ms).
[12:02:05.125] <TB0>     INFO: Test took 4712ms.
[12:02:05.130] <TB0>     INFO: scanning low vcal = 180
[12:02:05.545] <TB0>     INFO: Expecting 41600 events.
[12:02:09.835] <TB0>     INFO: 41600 events read in total (3574ms).
[12:02:09.835] <TB0>     INFO: Test took 4705ms.
[12:02:09.838] <TB0>     INFO: scanning low vcal = 190
[12:02:10.253] <TB0>     INFO: Expecting 41600 events.
[12:02:14.547] <TB0>     INFO: 41600 events read in total (3579ms).
[12:02:14.547] <TB0>     INFO: Test took 4709ms.
[12:02:14.551] <TB0>     INFO: scanning low vcal = 200
[12:02:14.966] <TB0>     INFO: Expecting 41600 events.
[12:02:19.256] <TB0>     INFO: 41600 events read in total (3575ms).
[12:02:19.257] <TB0>     INFO: Test took 4706ms.
[12:02:19.260] <TB0>     INFO: scanning low vcal = 210
[12:02:19.681] <TB0>     INFO: Expecting 41600 events.
[12:02:23.963] <TB0>     INFO: 41600 events read in total (3568ms).
[12:02:23.963] <TB0>     INFO: Test took 4703ms.
[12:02:23.966] <TB0>     INFO: scanning low vcal = 220
[12:02:24.382] <TB0>     INFO: Expecting 41600 events.
[12:02:28.650] <TB0>     INFO: 41600 events read in total (3553ms).
[12:02:28.651] <TB0>     INFO: Test took 4685ms.
[12:02:28.654] <TB0>     INFO: scanning low vcal = 230
[12:02:29.069] <TB0>     INFO: Expecting 41600 events.
[12:02:33.332] <TB0>     INFO: 41600 events read in total (3548ms).
[12:02:33.332] <TB0>     INFO: Test took 4677ms.
[12:02:33.335] <TB0>     INFO: scanning low vcal = 240
[12:02:33.751] <TB0>     INFO: Expecting 41600 events.
[12:02:38.005] <TB0>     INFO: 41600 events read in total (3535ms).
[12:02:38.005] <TB0>     INFO: Test took 4670ms.
[12:02:38.008] <TB0>     INFO: scanning low vcal = 250
[12:02:38.428] <TB0>     INFO: Expecting 41600 events.
[12:02:42.715] <TB0>     INFO: 41600 events read in total (3572ms).
[12:02:42.716] <TB0>     INFO: Test took 4707ms.
[12:02:42.720] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:02:43.136] <TB0>     INFO: Expecting 41600 events.
[12:02:47.404] <TB0>     INFO: 41600 events read in total (3553ms).
[12:02:47.405] <TB0>     INFO: Test took 4685ms.
[12:02:47.408] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:02:47.826] <TB0>     INFO: Expecting 41600 events.
[12:02:52.107] <TB0>     INFO: 41600 events read in total (3566ms).
[12:02:52.107] <TB0>     INFO: Test took 4699ms.
[12:02:52.111] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:02:52.526] <TB0>     INFO: Expecting 41600 events.
[12:02:56.798] <TB0>     INFO: 41600 events read in total (3558ms).
[12:02:56.799] <TB0>     INFO: Test took 4688ms.
[12:02:56.802] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:02:57.215] <TB0>     INFO: Expecting 41600 events.
[12:03:01.475] <TB0>     INFO: 41600 events read in total (3545ms).
[12:03:01.476] <TB0>     INFO: Test took 4674ms.
[12:03:01.480] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:03:01.895] <TB0>     INFO: Expecting 41600 events.
[12:03:06.161] <TB0>     INFO: 41600 events read in total (3551ms).
[12:03:06.161] <TB0>     INFO: Test took 4681ms.
[12:03:06.702] <TB0>     INFO: PixTestGainPedestal::measure() done 
[12:03:06.706] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:03:06.706] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:03:06.706] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:03:06.706] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:03:06.706] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:03:06.707] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:03:06.707] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:03:06.707] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:03:06.707] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:03:06.708] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:03:47.201] <TB0>     INFO: PixTestGainPedestal::fit() done
[12:03:47.201] <TB0>     INFO: non-linearity mean:  0.954 0.961 0.962 0.959 0.957 0.959 0.967 0.956 0.955 0.965 0.955 0.958 0.960 0.962 0.952 0.962
[12:03:47.201] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.006 0.005 0.005 0.004 0.006 0.007 0.005 0.006 0.005 0.006 0.006 0.007 0.004
[12:03:47.201] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:03:47.224] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:03:47.246] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:03:47.269] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:03:47.291] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:03:47.313] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:03:47.336] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:03:47.359] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:03:47.381] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:03:47.404] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:03:47.426] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:03:47.449] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:03:47.471] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:03:47.494] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:03:47.517] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:03:47.540] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-43_FPIXTest-17C-Nebraska-160617-1039_2016-06-17_10h39m_1466177953//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:03:47.562] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[12:03:47.562] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:03:47.569] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:03:47.569] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:03:47.572] <TB0>     INFO: ######################################################################
[12:03:47.572] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:03:47.572] <TB0>     INFO: ######################################################################
[12:03:47.574] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:03:47.586] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:47.586] <TB0>     INFO:     run 1 of 1
[12:03:47.586] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:47.932] <TB0>     INFO: Expecting 3120000 events.
[12:04:37.694] <TB0>     INFO: 1251525 events read in total (49047ms).
[12:05:26.546] <TB0>     INFO: 2498370 events read in total (97900ms).
[12:05:50.179] <TB0>     INFO: 3120000 events read in total (121533ms).
[12:05:50.226] <TB0>     INFO: Test took 122639ms.
[12:05:50.306] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:05:50.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:05:52.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:05:53.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:05:55.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:05:56.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:05:58.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:05:59.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:01.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:02.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:04.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:05.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:07.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:08.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:10.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:11.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:13.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:14.847] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426029056
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1755, RMS = 1.1568
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7091, RMS = 1.32542
[12:06:14.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5302, RMS = 1.44353
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5173, RMS = 1.29194
[12:06:14.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6111, RMS = 2.16626
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.506, RMS = 1.81662
[12:06:14.881] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6781, RMS = 1.89049
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8494, RMS = 1.87956
[12:06:14.882] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3823, RMS = 1.36116
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6139, RMS = 1.14133
[12:06:14.884] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8476, RMS = 1.80941
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2419, RMS = 1.43596
[12:06:14.885] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[12:06:14.886] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:06:14.887] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3835, RMS = 1.35202
[12:06:14.887] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:06:14.887] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:06:14.887] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2066, RMS = 1.77012
[12:06:14.887] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4731, RMS = 1.5584
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1793, RMS = 1.56021
[12:06:14.888] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4292, RMS = 2.49408
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2961, RMS = 2.46754
[12:06:14.889] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:06:14.890] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:06:14.891] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7809, RMS = 1.24742
[12:06:14.891] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:06:14.891] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:06:14.891] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6395, RMS = 1.22794
[12:06:14.891] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1851, RMS = 1.84423
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0645, RMS = 1.98526
[12:06:14.892] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3475, RMS = 1.05037
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4388, RMS = 1.03247
[12:06:14.893] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:06:14.894] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:06:14.894] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6448, RMS = 1.22036
[12:06:14.894] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:06:14.894] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:06:14.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0833, RMS = 1.34463
[12:06:14.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2693, RMS = 1.60061
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4787, RMS = 1.49703
[12:06:14.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7579, RMS = 1.44729
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3685, RMS = 1.3772
[12:06:14.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8381, RMS = 1.73288
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9582, RMS = 1.79473
[12:06:14.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[12:06:14.905] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[12:06:14.905] <TB0>     INFO: number of dead bumps (per ROC):     0    0    3    0    0    2    9    0    0    0    0    1    0    0    0    0
[12:06:14.905] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:06:14.002] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:06:14.002] <TB0>     INFO: enter test to run
[12:06:14.002] <TB0>     INFO:   test:  no parameter change
[12:06:14.002] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.1mA
[12:06:15.004] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[12:06:15.004] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[12:06:15.004] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:06:15.562] <TB0>    QUIET: Connection to board 133 closed.
[12:06:15.563] <TB0>     INFO: pXar: this is the end, my friend
[12:06:15.563] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
