{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1477767883682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1477767883684 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_top 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ov7670_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477767883796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477767883974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477767883974 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477767885683 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477767885790 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477767887570 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1477767887928 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "85 85 " "No exact pin location assignment(s) for 85 pins of 85 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1477767888797 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1477767927635 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 129 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 129 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1477767929818 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_0\[6\]~inputCLKENA0 33 global CLKCTRL_G8 " "GPIO_0\[6\]~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1477767929818 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1477767929818 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477767929821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477767930073 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477767930078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477767930089 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1477767930098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1477767930099 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477767930104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1477767934593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov7670_top.sdc " "Synopsys Design Constraints File file not found: 'ov7670_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477767934614 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477767934616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477767934887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1477767934891 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477767934898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477767935824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477767935837 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477767935837 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:49 " "Fitter preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477767936616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477767971698 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1477767974439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:41 " "Fitter placement preparation operations ending: elapsed time is 00:00:41" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477768012941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477768055854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477768120348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:47 " "Fitter placement operations ending: elapsed time is 00:01:47" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477768120350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477768128595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X56_Y35 X66_Y45 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y35 to location X66_Y45" {  } { { "loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X56_Y35 to location X66_Y45"} { { 12 { 0 ""} 56 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477768185493 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477768185493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1477768603016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477768603016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:07:24 " "Fitter routing operations ending: elapsed time is 00:07:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477768603043 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 32.68 " "Total time spent on timing analysis during the Fitter is 32.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1477768625036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477768625357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477768634838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1477768634847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1477768647199 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:48 " "Fitter post-fit operations ending: elapsed time is 00:00:48" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477768673892 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 39 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 40 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 47 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 49 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 50 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 51 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "top_geral.vhd" "" { Text "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/top_geral.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1477768675557 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1477768675557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/output_files/ov7670_top.fit.smsg " "Generated suppressed messages file C:/Users/João Vicente/Documents/vhdl/Projeto SD/Projeto160x120 - Sem VGA/output_files/ov7670_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477768676765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2788 " "Peak virtual memory: 2788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477768683207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 17:18:03 2016 " "Processing ended: Sat Oct 29 17:18:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477768683207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:26 " "Elapsed time: 00:13:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477768683207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:52 " "Total CPU time (on all processors): 00:21:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477768683207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477768683207 ""}
