Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Aug 21 04:49:46 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file AccQuant_cnn_control_sets.rpt
| Design       : AccQuant_cnn
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   223 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           51 |
| No           | No                    | Yes                    |               9 |            2 |
| No           | Yes                   | No                     |             285 |          111 |
| Yes          | No                    | No                     |            1212 |          408 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |             552 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                    Enable Signal                                    |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk125_IBUF_BUFG                         | serial_tx_i_2_n_0                                                                   | serial_tx_i_1_n_0                                                                                |                1 |              1 |
|  clk_div                                  |                                                                                     |                                                                                                  |                2 |              2 |
|  clk125_IBUF_BUFG                         | VexRiscv/_zz_158_                                                                   | VexRiscv/dataCache_1_/reset0                                                                     |                1 |              3 |
|  clk125_IBUF_BUFG                         | rx_tick[0]                                                                          | p_17_in                                                                                          |                2 |              4 |
|  clk125_IBUF_BUFG                         | tx_tick[0]                                                                          | serial_tx0_out                                                                                   |                1 |              4 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_wrport_we__0                                                           | int_rst                                                                                          |                1 |              4 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_syncfifo_re                                                            | int_rst                                                                                          |                2 |              4 |
| ~clk125_IBUF_BUFG                         |                                                                                     | accQuant_cnn/conv1/rst_quant                                                                     |                1 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/memory_to_writeBack_INSTRUCTION_reg[29][0]                    | VexRiscv/dataCache_1_/reset0                                                                     |                2 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1                         | int_rst                                                                                          |                1 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_writeEnable0                                | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0                          |                2 |              4 |
|  clk125_IBUF_BUFG                         | uart_tx_fifo_syncfifo_re                                                            | int_rst                                                                                          |                1 |              4 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                        | int_rst                                                                                          |                1 |              5 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/_zz_198_                                            |                                                                                                  |                2 |              5 |
|  clk125_IBUF_BUFG                         |                                                                                     | accQuant_cnn/conv1/rst_relu                                                                      |                1 |              5 |
|  clk125_IBUF_BUFG                         | accQuant_cnn/conv1/activation/p_0_in                                                |                                                                                                  |                1 |              5 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_level0[4]_i_1_n_0                                                      | int_rst                                                                                          |                1 |              5 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/dataCache_1_/SR[0]                                                                      |                3 |              6 |
|  clk125_IBUF_BUFG                         | accQuant_cnn/conv1/activation/aux_num4                                              | accQuant_cnn/conv1/activation/aux_num4[6]_i_1_n_0                                                |                1 |              7 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                     | VexRiscv/dataCache_1_/stageB_flusher_start_reg_n_0                                               |                2 |              7 |
|  clk125_IBUF_BUFG                         | tx_data1_in0                                                                        |                                                                                                  |                2 |              7 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_syncfifo_re                                                            |                                                                                                  |                2 |              8 |
|  clk125_IBUF_BUFG                         | rx_data_rs232phyrx_next_value_ce1                                                   |                                                                                                  |                2 |              8 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/quant/remainder[7]_i_1_n_0                                       |                                                                                                  |                2 |              8 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                             | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                                          |                2 |              8 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/IBusCachedPlugin_cache/state_reg_1[0]                                                   |                3 |              8 |
|  clk125_IBUF_BUFG                         | uart_tx_fifo_syncfifo_re                                                            |                                                                                                  |                2 |              8 |
|  clk125_IBUF_BUFG                         | accQuant_cnn/conv1/activation/aux_num_0                                             | accQuant_cnn/conv1/activation/aux_num[7]_i_1_n_0                                                 |                2 |              8 |
|  clk125_IBUF_BUFG                         | accQuant_cnn/conv1/activation/aux_num3_1                                            |                                                                                                  |                2 |              8 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/quant/res1[8]_i_1_n_0                                            |                                                                                                  |                2 |              9 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/quant/result4[8]_i_2_n_0                                         | accQuant_cnn/conv1/quant/result4[8]_i_1_n_0                                                      |                2 |              9 |
|  clk125_IBUF_BUFG                         | accQuant_cnn/conv1/activation/aux_num2_2                                            |                                                                                                  |                2 |              9 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_2[0]                      | int_rst                                                                                          |                4 |             10 |
|  clk_div                                  | accQuant_cnn/positionImage/en_count                                                 | accQuant_cnn/pos_memory_conv/count[9]_i_1_n_0                                                    |                3 |             10 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                 | VexRiscv/IBusCachedPlugin_fetchPc_pcReg[11]_i_1_n_0                                              |                3 |             10 |
|  clk_div                                  | accQuant_cnn/positionImage/counter_i/E[0]                                           | RST_storage                                                                                      |                3 |             11 |
|  accQuant_cnn/positionImage/counter_j/CLK | accQuant_cnn/positionImage/counter_i/E[0]                                           | RST_storage                                                                                      |                3 |             11 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/quant/result1[13]__0_i_1_n_0                                     |                                                                                                  |                4 |             14 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/E[0]                                                | int_rst                                                                                          |                4 |             16 |
|  clk125_IBUF_BUFG                         | uart_rx_fifo_wrport_we__0                                                           |                                                                                                  |                2 |             16 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1                         |                                                                                                  |                2 |             16 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/csr_bankarray_csrbank0_RADD_IMAGE0_re               | int_rst                                                                                          |                4 |             16 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]_1[0]                                  |                7 |             16 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/rstl_sum[16]_i_1_n_0                                             |                                                                                                  |                5 |             17 |
| ~clk125_IBUF_BUFG                         |                                                                                     |                                                                                                  |                6 |             17 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/quant/result2[16]_i_1_n_0                                        |                                                                                                  |                4 |             17 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                 |                                                                                                  |               10 |             20 |
|  clk125_IBUF_BUFG                         | sel                                                                                 | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                                      |                5 |             20 |
|  clk125_IBUF_BUFG                         |                                                                                     | tx_phase[31]_i_1_n_0                                                                             |                7 |             20 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/dataCache_1_/reset0                                                                     |               15 |             23 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/p_2_out0                                                      |                                                                                                  |                8 |             25 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                      |                                                                                                  |                8 |             27 |
|  clk125_IBUF_BUFG                         | VexRiscv/_zz_214_                                                                   | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_address[31]_i_1_n_0                               |                6 |             27 |
|  clk125_IBUF_BUFG                         | EN_storage                                                                          | accQuant_cnn/clk_second/counter[0]_i_1_n_0                                                       |                7 |             28 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_773_reg[0]                              |                                                                                                  |                9 |             30 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/E[0]                                                          |                                                                                                  |                8 |             30 |
|  clk125_IBUF_BUFG                         |                                                                                     | rx_phase[30]_i_1_n_0                                                                             |                9 |             31 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/timer_reload_storage[31]_i_2_0[0]                   | int_rst                                                                                          |                6 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_1[0]                            |                                                                                                  |                8 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/IBusCachedPlugin_cache/dataCache_1__io_mem_cmd_s2mPipe_m2sPipe_rData_address_reg[11][0] |               12 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/IBusCachedPlugin_cache/count_reg_0_sn_1                                                 |               13 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]_0[0]                     | int_rst                                                                                          |                6 |             32 |
|  clk125_IBUF_BUFG                         |                                                                                     | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                            |               10 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/timer_load_storage[31]_i_4_0[0]                     | int_rst                                                                                          |                6 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/memory_DivPlugin_rs1[31]                                                   | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                                     |                8 |             32 |
|  clk125_IBUF_BUFG                         | timer_update_value_re                                                               | int_rst                                                                                          |               11 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/CsrPlugin_hadException                                                     |                                                                                                  |               13 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_csr_3008_reg[0]                             | VexRiscv/dataCache_1_/reset0                                                                     |               16 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                    |                                                                                                  |                8 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg[0] |                                                                                                  |               13 |             32 |
|  clk125_IBUF_BUFG                         | soccontroller_bus_errors                                                            | int_rst                                                                                          |                8 |             32 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg[0]                  |                                                                                                  |               18 |             35 |
|  clk125_IBUF_BUFG                         | VexRiscv/_zz_214_                                                                   |                                                                                                  |                9 |             41 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                    | VexRiscv/dataCache_1_/reset0                                                                     |               19 |             42 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/p_83_in                                             |                                                                                                  |               15 |             64 |
|  clk125_IBUF_BUFG                         | VexRiscv/IBusCachedPlugin_cache/csr_bankarray_csrbank0_WADD_IMAGE0_re               | int_rst                                                                                          |                9 |             64 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                      |                                                                                                  |               22 |             68 |
|  clk125_IBUF_BUFG                         |                                                                                     | int_rst                                                                                          |               32 |             85 |
|  clk125_IBUF_BUFG                         |                                                                                     |                                                                                                  |               43 |             86 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                    |                                                                                                  |               35 |            101 |
| ~clk125_IBUF_BUFG                         | accQuant_cnn/conv1/rstl_mult[1][16]_i_1_n_0                                         |                                                                                                  |               40 |            144 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/execute_CsrPlugin_writeEnable0                                |                                                                                                  |               71 |            158 |
|  clk125_IBUF_BUFG                         | VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear                        |                                                                                                  |               81 |            218 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_384_447_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_704_767_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_640_703_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_768_831_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_512_575_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_256_319_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_448_511_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_576_639_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_128_191_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_320_383_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_192_255_0_2_i_1_n_0                              |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_64_127_0_2_i_1_n_0                               |                                                                                                  |               60 |            220 |
|  clk_div                                  | accQuant_cnn/image/register_reg_r1_0_63_0_2_i_1_n_0                                 |                                                                                                  |               60 |            220 |
+-------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+


