5 18 101 51 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm1.4.vcd) 2 -o (fsm1.4.cdd) 2 -y (lib) 2 -v (fsm1.4.v) 2 -F (fsm=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm1.4.v 1 55 1
2 1 3d 50 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 1 3 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 4 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 5 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 6 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 7 7000b 1 0 0 0 1 17 0 1 0 1 1 0
4 1 50 8 1 0 0 1
3 0 fsm "main.fsm" 0 lib/fsm.v 1 37 1
2 2 1 23 110015 32 100c 0 0 1 1 clock
2 3 27 23 90015 4c 100a 2 0 1 18 0 1 0 0 0 0
2 4 1 23 36003f 7 100c 0 0 2 1 next_state
2 5 32 23 290032 1 1004 0 0 2 1 STATE_IDLE
2 6 1a 23 210032 8 10cc 4 5 2 18 0 3 3 3 0 0
2 7 1 23 210025 2 100c 0 0 1 1 reset
2 8 19 23 21003f 8 100c 6 7 2 18 0 3 3 3 0 0
2 9 1 23 18001c 0 1410 0 0 2 1 state
2 10 38 23 18003f 19 e 8 9
2 11 1 26 230026 5 100c 0 0 1 1 tail
2 12 29 26 230026 5 1008 11 0 1 18 0 1 0 0 0 0
2 13 1 26 1a001e 3 100c 0 0 1 1 valid
2 14 29 26 1a001e 3 1008 13 0 1 18 0 1 0 0 0 0
2 15 1 26 120015 5 100c 0 0 1 1 head
2 16 29 26 120015 5 1008 15 0 1 18 0 1 0 0 0 0
2 17 1 26 9000d 7 100c 0 0 2 1 state
2 18 29 26 9000d 7 1008 17 0 1 18 0 1 0 0 0 0
2 19 2b 26 90015 9 1008 16 18 1 18 0 1 0 0 0 0
2 20 2b 26 9001e 9 1008 14 19 1 18 0 1 0 0 0 0
2 21 2b 26 90026 15 100a 12 20 1 18 0 1 0 0 0 0
2 22 3d 27 20006 a 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 23 1 0 0 a 100e 0 0 2 1 next_state
2 24 1 0 0 8 100e 0 0 2 1 state
1 clock 6 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 7 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 8 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 9 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 10 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 11 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 12 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 13 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 14 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 15 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 16 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 0 0 f 23 23 0
4 24 0 0 f 24 24 0
4 3 23 9 1 10 0 3
4 10 23 24 6 3 3 3
4 21 26 9 1 22 0 21
4 22 27 2 6 21 0 21
6 0 24 23 1  0 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0   8  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 1 1  1 3 1  3 0 1
3 1 fsm.$u0 "main.fsm.$u0" 0 lib/fsm.v 0 34 1
2 25 32 29 5000e 1 1004 0 0 2 1 STATE_IDLE
2 26 1 28 9000d 19 100e 0 0 2 1 state
2 27 2d 29 0 a 114e 25 26 1 18 0 1 1 1 0 0
2 28 32 30 5000e 1 1008 0 0 2 1 STATE_HEAD
2 29 2d 30 0 7 120e 28 26 1 18 0 1 1 1 0 0
2 30 32 31 5000e 1 1008 0 0 2 1 STATE_DATA
2 31 2d 31 0 5 120e 30 26 1 18 0 1 1 1 0 0
2 32 32 32 5000e 1 1008 0 0 2 1 STATE_TAIL
2 33 2d 32 0 3 120e 32 26 1 18 0 1 1 1 0 0
2 34 32 32 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 35 32 32 300039 1 1008 0 0 2 1 STATE_HEAD
2 36 1a 32 1f0039 2 110c 34 35 2 18 0 3 3 1 0 0
2 37 1 32 28002b 2 100c 0 0 1 1 head
2 38 1 32 200024 2 100c 0 0 1 1 valid
2 39 8 32 20002b 2 20124c 37 38 1 18 0 1 1 1 1 0
2 40 19 32 1f0046 2 100c 36 39 2 18 0 3 3 1 0 0
2 41 1 32 12001b 0 1410 0 0 2 1 next_state
2 42 37 32 120046 2 1e 40 41
2 43 32 31 3d0046 1 1008 0 0 2 1 STATE_DATA
2 44 32 31 300039 1 1008 0 0 2 1 STATE_TAIL
2 45 1a 31 1f0039 2 1208 43 44 2 18 0 3 1 3 0 0
2 46 1 31 28002b 2 101c 0 0 1 1 tail
2 47 1 31 200024 1 1018 0 0 1 1 valid
2 48 8 31 20002b 2 20133c 46 47 1 18 0 1 0 1 1 0
2 49 19 31 1f0046 2 1038 45 48 2 18 0 3 1 3 0 0
2 50 1 31 12001b 0 1410 0 0 2 1 next_state
2 51 37 31 120046 2 3a 49 50
2 52 32 30 3d0046 1 1008 0 0 2 1 STATE_DATA
2 53 32 30 300039 1 1008 0 0 2 1 STATE_TAIL
2 54 1a 30 1f0039 2 1208 52 53 2 18 0 3 1 3 0 0
2 55 1 30 28002b 2 101c 0 0 1 1 tail
2 56 1 30 200024 1 1018 0 0 1 1 valid
2 57 8 30 20002b 2 20133c 55 56 1 18 0 1 0 1 1 0
2 58 19 30 1f0046 2 1038 54 57 2 18 0 3 1 3 0 0
2 59 1 30 12001b 0 1410 0 0 2 1 next_state
2 60 37 30 120046 2 3a 58 59
2 61 32 29 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 62 32 29 300039 1 1008 0 0 2 1 STATE_HEAD
2 63 1a 29 1f0039 3 110c 61 62 2 18 0 3 3 1 0 0
2 64 1 29 28002b 3 100c 0 0 1 1 head
2 65 1 29 200024 3 100c 0 0 1 1 valid
2 66 8 29 20002b 3 20124c 64 65 1 18 0 1 1 1 1 0
2 67 19 29 1f0046 3 100c 63 66 2 18 0 3 3 1 0 0
2 68 1 29 12001b 0 1410 0 0 2 1 next_state
2 69 37 29 120046 3 e 67 68
4 27 29 0 11 69 29 27
4 69 29 18 0 0 0 27
4 29 30 0 0 60 31 27
4 60 30 18 0 0 0 27
4 31 31 0 0 51 33 27
4 51 31 18 0 0 0 27
4 33 32 0 0 42 0 27
4 42 32 18 0 0 0 27
3 1 main.$u0 "main.$u0" 0 fsm1.4.v 0 48 1
3 1 main.$u1 "main.$u1" 0 fsm1.4.v 0 53 1
2 70 0 51 7000a 1 21004 0 0 1 16 0 0
2 71 1 51 10003 0 1410 0 0 1 1 clk
2 72 37 51 1000a 1 16 70 71
2 73 68 52 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 74 0 52 120012 1 1008 0 0 32 48 2 0
2 75 2c 52 100013 65 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 1 52 1c001e 32 101c 0 0 1 1 clk
2 77 1b 52 1b001b 32 102c 76 0 1 18 0 1 1 1 0 0
2 78 1 52 150017 0 1410 0 0 1 1 clk
2 79 37 52 15001e 32 3e 77 78
4 72 51 1 11 73 73 72
4 73 52 8 0 0 75 72
4 75 52 16 0 79 0 72
4 79 52 21 6 75 75 72
