verilog xil_defaultlib  \
"../../../bd/can_split/ip/can_split_can_top_split_0_0/sim/can_split_can_top_split_0_0.v" \
"../../../bd/can_split/ip/can_split_can_top_split_1_0/sim/can_split_can_top_split_1_0.v" \
"../../../bd/can_split/ip/can_split_can_transceiver_0_0/sim/can_split_can_transceiver_0_0.v" \
"../../../bd/can_split/ip/can_split_can_transceiver_0_1/sim/can_split_can_transceiver_0_1.v" \
"../../../bd/can_split/sim/can_split.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
