m255
K3
13
cModel Technology
Z0 dC:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3\modelsim
va_graycounter
IP<AX6mUoT700Sl@Jl;70a3
VMk:N^O83OA1@aDzHMfGYh3
Z1 dC:\Users\Megan\Documents\Megan\Spring 2009\EECE 681\vlsi681spring09\projects\LC3
Z2 w1244489188
Z3 8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/altera_mf.v
Z4 FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/altera_mf.v
L0 48864
Z5 OV;L;6.3g_p1;37
r1
31
Z6 o-work work -nocovercells -O0
!s85 0
valt3pram
I@oQecOSS7SOTaiCZmEbn33
VUKKgN]:SQmIASC9>5c=DV2
R1
R2
R3
R4
L0 45943
R5
r1
31
R6
!s85 0
valt_cal
IH0oG2lKV^mYG>BZjcX26U3
V^WgCfoG=kSA]QBZbT=m@?3
R1
R2
R3
R4
L0 52234
R5
r1
31
R6
!s85 0
valtaccumulate
I@Noa9YV`FQT4c0gL?ENJK3
V9Ul5<MUi1M<Q[bF:E9QnI3
R1
R2
R3
R4
L0 29077
R5
r1
31
R6
!s85 0
valtcam
IAV]g9iRkdeUSJm4?ga^jj1
VIEb61C9T]FlHZKRaP>7]11
R1
R2
R3
R4
L0 40097
R5
r1
31
R6
!s85 0
valtclklock
InH5K5ghl=]62SO8fn0O5V0
V;IPe`k:JLNNXn5in4T7Ma2
R1
R2
R3
R4
L0 38523
R5
r1
31
R6
!s85 0
valtddio_bidir
ICMYfZhAAo`^F1?4MlacB03
VoTfTYbdiNn7UFIQ65NB7m1
R1
R2
R3
R4
L0 39953
R5
r1
31
R6
!s85 0
valtddio_in
IOaT@2JOX1?M8E?g@8;m<`3
VXVT;H0<I3WI06G7WNA8KR3
R1
R2
R3
R4
L0 39463
R5
r1
31
R6
!s85 0
valtddio_out
I^`gWCPJOKDGE[5JoAX6AY2
VVeP4keOm?>5fN6fOzgNKZ3
R1
R2
R3
R4
L0 39717
R5
r1
31
R6
!s85 0
valtdpram
IbGH80T>nS6n31BlNRL0n@2
VFg1S69K=?BKghK;@YEaN?0
R1
R2
R3
R4
L0 42687
R5
r1
31
R6
!s85 0
valtdq_dqs
IFQ`Qim3mmY=;<lkBL=4Ea2
V>faZ5LdI7TlN9LWE1V6@N0
R1
R2
R3
R4
L0 49084
R5
r1
31
R6
!s85 0
vALTERA_DEVICE_FAMILIES
I^3PzJHV0BZgZLKm4V95n02
VQ9;YfM0O8T<kA:7iO^6?T3
R1
R2
R3
R4
L0 1354
R5
r1
31
R6
n@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
!s85 0
vALTERA_MF_HINT_EVALUATION
IBSJbb>DJe@8b<?=KjbFf81
V[TNbJ9iHGC?N;=65V>b_Z0
R1
R2
R3
R4
L0 1232
R5
r1
31
R6
n@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
!s85 0
vALTERA_MF_MEMORY_INITIALIZATION
IgI9X@R04WbjXb<lmD[F]o1
VdGgz5CJfH?XAb0VYP<f=T2
R1
R2
R3
R4
L0 71
R5
r1
31
R6
n@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
!s85 0
valtera_std_synchronizer
I[jZK^@506=mBzm]e;TbI;1
V1?ZYm2mf^02V[`L<FBIlB3
R1
R2
R3
R4
L0 52041
R5
r1
31
R6
!s85 0
valtera_std_synchronizer_bundle
ID11eL>k:TDSzkOm^5OQF91
V[Ng6B=4omCNoYdRCU=goA1
R1
R2
R3
R4
L0 52200
R5
r1
31
R6
!s85 0
valtfp_mult
IE_J9bzdkaQBg42UhSckWW0
Vf5E2:zFiDXB^haN`XIMiL3
R1
R2
R3
R4
L0 37634
R5
r1
31
R6
!s85 0
valtlvds_rx
I6A<5AhFb<W[b`6R?]CGca0
VzlhdE;IJnTYEcm7L4_]z31
R1
R2
R3
R4
L0 19530
R5
r1
31
R6
!s85 0
valtlvds_tx
I^0MTLH^n;`JLXDdbNc=@X1
VKNf;9zn`JQD=VjKK[n`2[3
R1
R2
R3
R4
L0 24870
R5
r1
31
R6
!s85 0
valtmult_accum
IG@3BPda?W3iPS;ih@_Zzd2
VIQoQ=S9Fc0RNO;6hP_DVY3
R1
R2
R3
R4
L0 29316
R5
r1
31
R6
!s85 0
valtmult_add
IKB3I0_:Sg:7@c4NcU:UMO2
V;nN520E07f4]T6fJ7l27D3
R1
R2
R3
R4
L0 31391
R5
r1
31
R6
!s85 0
valtparallel_flash_loader
IQT=Ccd8Tz0]I0C;6S8X4]1
VS=63[^QGBK<aoN24^R=aB1
R1
R2
R3
R4
L0 53924
R5
r1
31
R6
!s85 0
valtpll
IH0OmkKE=9JZCkS62CWF1Z0
V[bA5A^87_gA429WEc3>`W2
R1
R2
R3
R4
L0 17812
R5
r1
31
R6
!s85 0
valtqpram
I1;MHJV66i5d[P;:hEBYWf1
Vn2X^JLc_lzd9<nK?>RSl01
R1
R2
R3
R4
L0 46636
R5
r1
31
R6
!s85 0
valtserial_flash_loader
IklZmKjiFzdQ@VLM?ZjdPU0
VnQlZ7WMgF:F;gc^PP9H6g1
R1
R2
R3
R4
L0 53996
R5
r1
31
R6
!s85 0
valtshift_taps
If4VX3OD:5F=mdGTD?_]:82
VR@oKod4ALS^hjjG^J23G:2
R1
R2
R3
R4
L0 48736
R5
r1
31
R6
!s85 0
valtsource_probe
I78lO>93=:6P2h`lcPDSkf1
V[PZGOMk8zbLzE^k9UZ3gL3
R1
R2
R3
R4
L0 54021
R5
r1
31
R6
!s85 0
valtsqrt
IZ9R><adV]81`9XB5Uann23
VBV3>bZnYUS9WHCPheVOgW2
R1
R2
R3
R4
L0 38316
R5
r1
31
R6
!s85 0
valtsquare
IVL01S`Sb[KDR3HKY^4^Qz2
VeJ80a6R1RJze9P:1mYE=<2
R1
R2
R3
R4
L0 48953
R5
r1
31
R6
!s85 0
valtstratixii_oct
I8J@2ci88=PC^L4j8UeS0n2
VH6P>o>1Oz4dAh@hQc0WKG1
R1
R2
R3
R4
L0 53908
R5
r1
31
R6
!s85 0
valtsyncram
I=Cjf?_=HiinjMPhj;zHBR0
VoH;4V6;1^]^2hPL`>^G<]1
R1
R2
R3
R4
L0 43180
R5
r1
31
R6
!s85 0
vALU
ICDNlodR<Z=OA=5@l:P_Vd1
V10R^Skj?c[H^n0c=:>^fN2
R1
w1244489187
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/ALU.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/ALU.v
L0 1
R5
r1
31
R6
n@a@l@u
!s85 0
varm_m_cntr
I]>b^l0VoVBF3b<mT<96L_1
VnZ7bTfk5X@6QmGaNoIOHO1
R1
R2
R3
R4
L0 6273
R5
r1
31
R6
!s85 0
varm_n_cntr
INPGhU57ES`khOSK1^Ok070
V@_zlT2DBKV43W5lIQ08O:0
R1
R2
R3
R4
L0 6353
R5
r1
31
R6
!s85 0
varm_scale_cntr
IeFPM?RcNU=mM=:e?aobWQ3
VXREJKCNbUEi[38_3KRk5Y1
R1
R2
R3
R4
L0 6435
R5
r1
31
R6
!s85 0
vcda_m_cntr
I1>=0mo4KmM5W2gkz]Hlc:1
V;Zbk3ONaD><RF`o<@o<ii0
R1
R2
R3
R4
L0 14190
R5
r1
31
R6
!s85 0
vcda_n_cntr
I4jB:OIglJZb;MT7=kS0C_2
VSZ:RS?[@mA;M4Im<[m?9>2
R1
R2
R3
R4
L0 14271
R5
r1
31
R6
!s85 0
vcda_scale_cntr
IYFo6@=XU<V2XTMG_`NEE:3
VS<5Xi@4Ba>4H^82]e]BXQ0
R1
R2
R3
R4
L0 14342
R5
r1
31
R6
!s85 0
vcontrol
I2mA_LL<;W_Rb>W_3:UE:j0
VGO9>VWeK_EMULCQ4K>b5i3
R1
<<<<<<< HEAD:projects/LC3/work/_info
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/control.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/control.v
=======
w1244484793
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v
>>>>>>> origin/master:projects/LC3/work/_info
L0 1
R5
r1
31
R6
<<<<<<< HEAD:projects/LC3/work/_info
=======
!s100 ]YH:aK0D=AHW_2REjBa[N2
>>>>>>> origin/master:projects/LC3/work/_info
!s85 0
vData
IPF[B[j98DQb?cOL2NVMLN1
V8o9ONaV3<K3E<KH@d0;>83
R1
<<<<<<< HEAD:projects/LC3/work/_info
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Data.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Data.v
=======
w1244484728
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Data.v
>>>>>>> origin/master:projects/LC3/work/_info
L0 1
R5
r1
31
R6
n@data
<<<<<<< HEAD:projects/LC3/work/_info
=======
!s100 2=YM;@:Vdb3BO]JzFUKon0
>>>>>>> origin/master:projects/LC3/work/_info
!s85 0
vDataram
IQ>nA=;NjmAhlJl1]4<;el2
V7XSWV@jgU]iI@n:z8AFd42
Z7 dZ:\Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3
Z8 w1244472570
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/Dataram.v
L0 5
Z9 OV;L;6.4a;39
r1
31
R6
n@dataram
!s100 4bB9UGhRLY3V1zSOE=iF50
!s85 0
vdcfifo
IKNOVbOo;hYL]?SCeWR55I2
V@l6c:alaHOQX>>zah1b<A3
R1
R2
R3
R4
L0 28948
R5
r1
31
R6
!s85 0
vdcfifo_async
I6VKCnQZRgD>I]:Ph60ST90
VlG<C]TZglf2TNB@P1NM<61
R1
R2
R3
R4
L0 27317
R5
r1
31
R6
!s85 0
vdcfifo_dffpipe
IUYTTIjR6DQ<eL10X_z5o@1
V5oD^gL3I[RhLlE`]D9m4^2
R1
R2
R3
R4
L0 27096
R5
r1
31
R6
!s85 0
vdcfifo_fefifo
I_=lYDKQB0=n?<@PIgX0f72
V`z7m6ThEgzU5BllSDblSG3
R1
R2
R3
R4
L0 27174
R5
r1
31
R6
!s85 0
vdcfifo_low_latency
IKDV]zZ>3SzYQTaUP:el@d1
VWgT<jz?=VI^aiG^GZz62e0
R1
R2
R3
R4
L0 28093
R5
r1
31
R6
!s85 0
vdcfifo_mixed_widths
I6A36>c?e<1EP<oHYf=VW92
V2gE`@Qj20PeH>EEM[9gJW2
R1
R2
R3
R4
L0 28661
R5
r1
31
R6
!s85 0
vdcfifo_sync
IjCUOiQIVeVJO[CeahS??S1
V[dVnCn7`FK;`DOzPIgIl01
R1
R2
R3
R4
L0 27798
R5
r1
31
R6
!s85 0
vdffp
IbhBlzf41dPh`ceBm4i;iF3
VheeUl3zRZ0fNAP7CaC4WR1
R1
R2
R3
R4
L0 2114
R5
r1
31
R6
!s85 0
vDRAM
I0S2?[@7Q`^X7WHY0CKS930
VCF^M?04TXzICdHnAUQML=3
R1
<<<<<<< HEAD:projects/LC3/work/_info
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/DRAM.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/DRAM.v
=======
w1244488685
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/DRAM.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/DRAM.v
>>>>>>> origin/master:projects/LC3/work/_info
L0 39
R5
r1
31
R6
n@d@r@a@m
!s85 0
vdummy_hub
I>Dz@]I[i@69gRDKOA5R@O0
V[JRMDkHim?YjSMlb?k10N1
R1
R2
R3
R4
L0 53418
R5
r1
31
R6
!s85 0
veffective_address
IR7P^EzP5T`UBkm89eHRM53
VYNKjjI_b>hzeHD]Y34foL3
Z10 dC:\Documents and Settings\Greg Mefford\My Documents\My Dropbox\UC Stuff\VLSI System Design\git\vlsi681spring09\projects\LC3
w1242591347
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/effective_address.v
L0 1
R9
r1
31
R6
!s100 4@bOZMmUY6f[:j@]cAV_Y2
!s85 0
vExecution
IDo0<j<WPF3caRTlBGJRH^0
Vho_[>Ho[O_L66ji`a>Z`k3
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Execution.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Execution.v
L0 1
R5
r1
31
R6
n@execution
!s85 0
vflexible_lvds_rx
I>7RGO=ndmi_4oLeM_ocR92
V?[Y0MQHNF?GUfe;05;AW<3
R1
R2
R3
R4
L0 21806
R5
r1
31
R6
!s85 0
vflexible_lvds_tx
I24k4=6BGh6Y9LI0Z]TTKm1
VkECV><=TVheY_T=VMlBhG1
R1
R2
R3
R4
L0 26536
R5
r1
31
R6
!s85 0
vinc16
IUi=WnU?DGLTkndhnbKD[A3
VFoAoBXz9_YDoZizNC5_8n0
R10
w1242483164
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/inc16.v
L0 1
R9
r1
31
R6
!s100 LUHn9bUI`Vi7_o3VgLTg52
!s85 0
vInstram
IzReAL>feR3kMeD:aDFD[z1
V0_5]c7]M^`2`VhYWnUa621
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/RAM_instruction.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/RAM_instruction.v
L0 1
R5
r1
31
R6
n@instram
!s85 0
vInstruction_Fetch
I>?>B?R;MS6d7DMWhd`1`L3
Vn6jL;`^nfPikH0>3kj4J@2
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Instruction_Fetch.v
L0 1
R5
r1
31
R6
n@instruction_@fetch
!s85 0
vIRAM
I1Zd5m^cc2MK]EMk<5Zm`i2
VobYB5I[mPHamo[P;cj50j1
R1
<<<<<<< HEAD:projects/LC3/work/_info
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/IRAM.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/IRAM.v
=======
w1244488692
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/IRAM.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/IRAM.v
>>>>>>> origin/master:projects/LC3/work/_info
L0 39
R5
r1
31
R6
n@i@r@a@m
!s85 0
vjtag_tap_controller
Ie=DcU<EWZXl0lHoX1e[1g0
VLVXNVh5kF^ZDk6ZPJcHhR2
R1
R2
R3
R4
L0 52963
R5
r1
31
R6
!s85 0
vLC3
IKHFaf?:8nYXIIcJ;YEUlU1
V8[fBITPcfBoa9LmhLTA343
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/LC3.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/LC3.v
L0 1
R5
r1
31
R6
n@l@c3
!s85 0
vlcell
IzhPCWYC2z9lfRQ^4L;ACf3
VJ?L2VaGMcgJV7T`@^5DkR1
R1
R2
R3
R4
L0 34
R5
r1
31
R6
!s85 0
vlpm_counter0
I6:K58hWA2P`TL9I3FSQRJ3
V;W6A_VfY_F<@HZMz@M0b30
R7
R8
8Z:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v
FZ:/Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/lpm_counter0.v
L0 39
R9
r1
31
R6
!s100 Mg`FlPFN8<VjZ2l7Megj42
!s85 0
vMF_cycloneiii_pll
IBC>fVK8E9UfM@Q9JN>J5A3
Vl<eadaaGfNdj:YFoe]V_N3
R1
R2
R3
R4
L0 14469
R5
r1
31
R6
n@m@f_cycloneiii_pll
!s85 0
vMF_pll_reg
IaHWeES]AJ8_JM=>I1DePD3
VNCKUEDQ^OBUgncngA<V;H2
R1
R2
R3
R4
L0 2471
R5
r1
31
R6
n@m@f_pll_reg
!s85 0
vMF_stratix_pll
IY?@`8=;o9hZNVlmh:[IXF3
Vb1;QYHeWPiPOkfVTG>QGJ3
R1
R2
R3
R4
L0 2530
R5
r1
31
R6
n@m@f_stratix_pll
!s85 0
vMF_stratixii_pll
Ifa?cHDSQ9TR4aahF^dniK1
V1LkKNEQ4[e<JgDRIUc`G22
R1
R2
R3
R4
L0 6558
R5
r1
31
R6
n@m@f_stratixii_pll
!s85 0
vMF_stratixiii_pll
IWkWk1D^?RWzHVJ2egYW[11
VK];IcIT>5o09o23^fkJ5;3
R1
R2
R3
R4
L0 10371
R5
r1
31
R6
n@m@f_stratixiii_pll
!s85 0
vmux16
IBi:=b4fJVLP2_AiP6P91P1
V8=[TP;g?P9a@6SV=e7ME;1
R10
w1241484736
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/mux16.v
L0 1
R9
r1
31
R6
!s100 fLJ5=hMNcBl2noeXe[[Ec2
!s85 0
vparallel_add
Ig;oWQS=b`doASHKPc:TSU2
V6DXd<J7<?`IL4[cfG?e8L3
R1
R2
R3
R4
L0 47778
R5
r1
31
R6
!s85 0
vpll_iobuf
I8BI>mGo<4^HgzSGm9FCF71
VEGl7X@h1ghgJczPPMaRcj3
R1
R2
R3
R4
L0 2147
R5
r1
31
R6
!s85 0
vRAM_data
I113DX=hihbigABdf89]i81
VI;lSf;AR]k2O[TS^HS_8_0
Z11 w1240882867
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_data.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_data.v
L0 1
R9
r1
31
R6
n@r@a@m_data
!s100 DC9dPYL;V5koB@hFEMb_z0
!s85 0
vRAM_instruction
I9e<MEe?j0`XUi^U0^>60o2
VUjCbYjkZFoRdOYA[3Sf^T3
R11
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_instruction.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/modelsim/RAM_instruction.v
L0 1
R9
r1
31
R6
n@r@a@m_instruction
!s100 ofA@N<ZLzidAf8DoP5;Ra3
!s85 0
vreg16
IcSF`>GoaCnQjWC?RADzgd3
V2z4lZ5JIDMB42K62CekF11
R10
R11
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/reg16.v
L0 1
R9
r1
31
R6
!s100 [hg?^zlLBDmGi[jVFVaG03
!s85 0
vregister_file
IdmJ50nKlf=mPfo0lHM_6j0
V[3_g9Plf?65_iMBCzAzJP1
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/register_file.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/register_file.v
L0 1
R5
r1
31
R6
!s85 0
vRegisters
Ia1D=2SBCD5cBK]JhI5IPj2
Vfbl46c@>Lh:bBYbC`[I6I3
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Registers.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Registers.v
L0 1
R5
r1
!s85 0
31
R6
n@registers
vscfifo
IJ]jR[jikc0>gJU8WD?mn30
VfTPPJP4B>B>SFiWJU6HFB3
R1
R2
R3
R4
L0 47947
R5
r1
31
R6
!s85 0
vSE5
IYl5<3oEeI;87YbR:Gf0<@2
V7;C>52ZTGlMXi4CUZ2DdR1
R10
w1242485125
8C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v
FC:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/SE5.v
L0 1
R9
r1
31
R6
n@s@e5
!s100 oh>ReI3V0>DCD<9:I[0Xg1
!s85 0
vsignal_gen
IVUk9OMLAG4631_ioH_<<81
VbM?X2]ROS]bUQXiZU8E:F2
R1
R2
R3
R4
L0 52396
R5
r1
31
R6
!s85 0
vsingle_port_rom
IFk5L`fL3N6dGHeSI:W0YV1
VjHb>Vo0iN42Z9ZL_0jjTc1
R1
R2
8C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Instram.v
FC:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/src/Instram.v
L0 4
R5
r1
31
R6
!s85 0
vsld_signaltap
Il4MJ5ZY^4;B`TDmCPYH?b1
V:[E0k^9j=YYgXBiF_0N?12
R1
R2
R3
R4
L0 53802
R5
r1
31
R6
!s85 0
vsld_virtual_jtag
IMl4^zihCeD5CXI7GcC[eX2
Vi[CYM9b2OFX:PjIjRn?FQ3
R1
R2
R3
R4
L0 53675
R5
r1
31
R6
!s85 0
vstratix_lvds_rx
IZl?6:zTn;MndNBP1W<a0<1
VfP2o;eO=6gjB:1z@0B[H<3
R1
R2
R3
R4
L0 20976
R5
r1
31
R6
!s85 0
vstratix_tx_outclk
I`Kni6bfkN>]gIg01Pm8CE0
Ved_>9J>LzJSi:TmZFPV0B0
R1
R2
R3
R4
L0 26328
R5
r1
31
R6
!s85 0
vstratixgx_dpa_lvds_rx
I_=aAf`l8N5k:lNFWocK?=3
Vk0jgEIPAn?]Ad=47]fjUh2
R1
R2
R3
R4
L0 21084
R5
r1
31
R6
!s85 0
vstratixii_lvds_rx
I@eE1KWD1P21U_>:HK5al?2
VLGYnCj4;4dBlB1[Nb?LWS0
R1
R2
R3
R4
L0 21481
R5
r1
31
R6
!s85 0
vstratixii_tx_outclk
IW9JjJ>K5InPIkQERCJb?L1
VhiKQk=cGj_572RXUO=nYd3
R1
R2
R3
R4
L0 26435
R5
r1
31
R6
!s85 0
vstratixiii_lvds_rx
IbWI]PTOU9BV6Xj1:l:<F[1
VC;mMbNCVZczJ2=a@;MGJl0
R1
R2
R3
R4
L0 22258
R5
r1
31
R6
!s85 0
vstratixiii_lvds_rx_channel
I62aRHT8`fkH1J>]1^8F6b3
VJ1LcHL1WmZemn1U9SHLF@1
R1
R2
R3
R4
L0 24056
R5
r1
31
R6
!s85 0
vstratixiii_lvds_rx_dpa
I;Td8IAnCT1V;^IL?2Sm7A3
VL`6o1CMecoaI6[W;e3J]f2
R1
R2
R3
R4
L0 24601
R5
r1
31
R6
!s85 0
vstx_m_cntr
I;gXNW_^J`hoY6QPB5W@I`0
V:[2:D[_10ghn[bgc=CD302
R1
R2
R3
R4
L0 2173
R5
r1
31
R6
!s85 0
vstx_n_cntr
IOg;2cZUCh:U<80jz_z:Sg3
V4CiQB5Uz?;=OULO:MD>Eo1
R1
R2
R3
R4
L0 2251
R5
r1
31
R6
!s85 0
vstx_scale_cntr
ITzHKkBaebi>bOje5=@^A63
VG8KIUm2mDHoX1DjR8TDdJ1
R1
R2
R3
R4
L0 2336
R5
r1
31
R6
!s85 0
vttn_m_cntr
ITEAVW2i`K@0EiWY_``XO61
ViEB@`bJmQ[jz8=2kGYhDn3
R1
R2
R3
R4
L0 10092
R5
r1
31
R6
!s85 0
vttn_n_cntr
IY<So0nzo8IIO<>z2fi0=21
VWh8a]<5HCnf>2<AJGoZ2`0
R1
R2
R3
R4
L0 10173
R5
r1
31
R6
!s85 0
vttn_scale_cntr
InIM;`bSbBRO[HQfeJ[NmQ3
VXPfdhMTXDmY9JYEiBjd?Q2
R1
R2
R3
R4
L0 10244
R5
r1
31
R6
!s85 0
