Flow report for lab4
Thu Nov 09 21:00:13 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; Flow Summary                                                      ;
+-------------------------+-----------------------------------------+
; Flow Status             ; Successful - Thu Nov 09 21:00:13 2023   ;
; Quartus II Version      ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name           ; lab4                                    ;
; Top-level Entity Name   ; lab4                                    ;
; Family                  ; Cyclone                                 ;
; Met timing requirements ; No                                      ;
; Total logic elements    ; 35 / 2,910 ( 1 % )                      ;
; Total pins              ; 33 / 65 ( 51 % )                        ;
; Total virtual pins      ; 0                                       ;
; Total memory bits       ; 512 / 59,904 ( < 1 % )                  ;
; Total PLLs              ; 0 / 1 ( 0 % )                           ;
; Device                  ; EP1C3T100C6                             ;
; Timing Models           ; Final                                   ;
+-------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/09/2023 20:59:55 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab4                ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                       ;
+------------------------------------+------------------------------+---------------+-------------+----------------------+
; Assignment Name                    ; Value                        ; Default Value ; Entity Name ; Section Id           ;
+------------------------------------+------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID              ; 121376371356.169955279512740 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL    ; Design Compiler              ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT              ; Edif                         ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                 ; Vdd                          ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                       ; altsyn.lmf                   ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                         ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                  ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (VHDL)       ; <None>        ; --          ; --                   ;
; EDA_TIMING_ANALYSIS_TOOL           ; PrimeTime (Verilog)          ; <None>        ; --          ; --                   ;
; IP_TOOL_NAME                       ; LPM_ROM                      ; --            ; --          ; --                   ;
; IP_TOOL_NAME                       ; LPM_BUSTRI                   ; --            ; --          ; --                   ;
; IP_TOOL_NAME                       ; LPM_FF                       ; --            ; --          ; --                   ;
; IP_TOOL_NAME                       ; LPM_BUSTRI                   ; --            ; --          ; --                   ;
; IP_TOOL_VERSION                    ; 9.1                          ; --            ; --          ; --                   ;
; IP_TOOL_VERSION                    ; 9.1                          ; --            ; --          ; --                   ;
; IP_TOOL_VERSION                    ; 9.1                          ; --            ; --          ; --                   ;
; IP_TOOL_VERSION                    ; 9.1                          ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_rom0.bsf                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_rom0_bb.v                ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_rom0.inc                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_rom0.cmp                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri0.bsf              ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri0_bb.v             ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri0.inc              ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri0.cmp              ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_dff0.bsf                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_dff0_bb.v                ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_dff0.inc                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_dff0.cmp                 ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri1.bsf              ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri1_bb.v             ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri1.inc              ; --            ; --          ; --                   ;
; MISC_FILE                          ; lpm_bustri1.cmp              ; --            ; --          ; --                   ;
; PARTITION_COLOR                    ; 16764057                     ; --            ; --          ; Top                  ;
; PARTITION_NETLIST_TYPE             ; SOURCE                       ; --            ; --          ; Top                  ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                          ; --            ; --          ; eda_blast_fpga       ;
+------------------------------------+------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:03     ; 1.0                     ; 405 MB              ; 00:00:05                           ;
; Fitter                  ; 00:00:03     ; 1.0                     ; 380 MB              ; 00:00:05                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 351 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 312 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 347 MB              ; 00:00:01                           ;
; Total                   ; 00:00:09     ; --                      ; --                  ; 00:00:13                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; MATVEYKHODO25EF  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; MATVEYKHODO25EF  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; MATVEYKHODO25EF  ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; MATVEYKHODO25EF  ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; MATVEYKHODO25EF  ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
quartus_fit --read_settings_files=off --write_settings_files=off lab4 -c lab4
quartus_asm --read_settings_files=off --write_settings_files=off lab4 -c lab4
quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off lab4 -c lab4



