#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Tools\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: Y9000P
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Nov 20 11:26:15 2024
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Compiling technology operator (valence) library.
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_ddr.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_ddr.v". 
E: Verilog-4119: [D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_ddr.v(line number: 899)] Referenced port name 'axi_wusero_last' was not defined in module 'axi_bist_top_v1_0'
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v". 
E: Verilog-4119: [D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/axi_bist_top_v1_0.v(line number: 168)] Referenced port name 'axi_wusero_last' was not defined in module 'test_wr_ctrl_v1_0'
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_wr_ctrl_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_wr_ctrl_v1_0.v". 
Parse module hierarchy of project 'D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/pnr/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Files/Pango/examples/07_ddr3_test/ipcore/ddr3_test/example_design/rtl/test_wr_ctrl_v1_0.v". 
