Simulator report for Block1
Fri Sep 28 15:17:43 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 10.0 us      ;
; Simulation Netlist Size     ; 170 nodes    ;
; Simulation Coverage         ;      36.61 % ;
; Total Number of Transitions ; 87296        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX II       ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; WaveformBlock1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      36.61 % ;
; Total nodes checked                                 ; 170          ;
; Total output ports checked                          ; 183          ;
; Total output ports with complete 1/0-value coverage ; 67           ;
; Total output ports with no 1/0-value coverage       ; 116          ;
; Total output ports with no 1-value coverage         ; 116          ;
; Total output ports with no 0-value coverage         ; 116          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|clk_in                                                                                                  ; |Block1|clk_in                                                                                                  ; pin_out          ;
; |Block1|clk                                                                                                     ; |Block1|clk                                                                                                     ; out              ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aeb_int~0                  ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aeb_int~0                  ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~3                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~3                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~4                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~4                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~5                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~5                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~6                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~6                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~7                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~7                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aleb                       ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aleb                       ; out0             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella0              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella0~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella1              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella1~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella2              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella2~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella3              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella3~COUT         ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~1                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~1                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~2                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~2                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~3                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~3                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~6                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~6                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~7                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~7                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~8                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~8                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~11                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~11                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~13                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~13                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~14                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~14                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~15                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~15                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~18                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~18                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~20                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~20                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~22                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~22                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~24                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~24                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~26                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~26                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~28                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~28                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~1                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~1                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~2                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~2                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~3                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~3                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~4                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~4                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~5                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~5                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~6                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~6                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~8                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~8                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~10                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~10                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~11                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~11                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~13                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~13                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~14                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~14                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~15                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~15                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~16                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~16                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~18                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~18                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~20                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~20                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~24                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~24                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~26                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~26                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~28                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~28                    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|m[7]                                                                                                    ; |Block1|m[7]                                                                                                    ; out              ;
; |Block1|m[6]                                                                                                    ; |Block1|m[6]                                                                                                    ; out              ;
; |Block1|m[5]                                                                                                    ; |Block1|m[5]                                                                                                    ; out              ;
; |Block1|m[4]                                                                                                    ; |Block1|m[4]                                                                                                    ; out              ;
; |Block1|m[3]                                                                                                    ; |Block1|m[3]                                                                                                    ; out              ;
; |Block1|m[2]                                                                                                    ; |Block1|m[2]                                                                                                    ; out              ;
; |Block1|m[1]                                                                                                    ; |Block1|m[1]                                                                                                    ; out              ;
; |Block1|m[0]                                                                                                    ; |Block1|m[0]                                                                                                    ; out              ;
; |Block1|n[7]                                                                                                    ; |Block1|n[7]                                                                                                    ; out              ;
; |Block1|n[6]                                                                                                    ; |Block1|n[6]                                                                                                    ; out              ;
; |Block1|n[5]                                                                                                    ; |Block1|n[5]                                                                                                    ; out              ;
; |Block1|n[4]                                                                                                    ; |Block1|n[4]                                                                                                    ; out              ;
; |Block1|n[3]                                                                                                    ; |Block1|n[3]                                                                                                    ; out              ;
; |Block1|n[2]                                                                                                    ; |Block1|n[2]                                                                                                    ; out              ;
; |Block1|n[1]                                                                                                    ; |Block1|n[1]                                                                                                    ; out              ;
; |Block1|n[0]                                                                                                    ; |Block1|n[0]                                                                                                    ; out              ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~1                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~1                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~2                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~2                        ; out0             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella4              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella4~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella5              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella5~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella6              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella6~COUT         ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[0]~0                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~1                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~1                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~2                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~2                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~4                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~4                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]~1                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]~1                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]~2                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]~2                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]~3                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]~3                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]~4                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]~4                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]~5                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]~5                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]~6                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]~6                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]~7                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]~7                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~5                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~5                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~6                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~6                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~7                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~7                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~8                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~8                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~9                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~9                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~10                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~10                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~11                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~11                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~12                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~12                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~13                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~13                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~14                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~14                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~15                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~15                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~16                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~16                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~17                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~17                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~25                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~25                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~26                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~26                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~27                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~27                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~28                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~28                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~29                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~29                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~30                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~30                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~31                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~31                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~32                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~32                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~0                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~0                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~4                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~4                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~5                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~5                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~9                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~9                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~10                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~10                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~12                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~12                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~16                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~16                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~17                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~17                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~19                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~19                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~21                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~21                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~23                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~23                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~25                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~25                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~27                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~27                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~9                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~9                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~19                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~19                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~21                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~21                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~23                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~23                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~25                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~25                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27                    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |Block1|m[7]                                                                                                    ; |Block1|m[7]                                                                                                    ; out              ;
; |Block1|m[6]                                                                                                    ; |Block1|m[6]                                                                                                    ; out              ;
; |Block1|m[5]                                                                                                    ; |Block1|m[5]                                                                                                    ; out              ;
; |Block1|m[4]                                                                                                    ; |Block1|m[4]                                                                                                    ; out              ;
; |Block1|m[3]                                                                                                    ; |Block1|m[3]                                                                                                    ; out              ;
; |Block1|m[2]                                                                                                    ; |Block1|m[2]                                                                                                    ; out              ;
; |Block1|m[1]                                                                                                    ; |Block1|m[1]                                                                                                    ; out              ;
; |Block1|m[0]                                                                                                    ; |Block1|m[0]                                                                                                    ; out              ;
; |Block1|n[7]                                                                                                    ; |Block1|n[7]                                                                                                    ; out              ;
; |Block1|n[6]                                                                                                    ; |Block1|n[6]                                                                                                    ; out              ;
; |Block1|n[5]                                                                                                    ; |Block1|n[5]                                                                                                    ; out              ;
; |Block1|n[4]                                                                                                    ; |Block1|n[4]                                                                                                    ; out              ;
; |Block1|n[3]                                                                                                    ; |Block1|n[3]                                                                                                    ; out              ;
; |Block1|n[2]                                                                                                    ; |Block1|n[2]                                                                                                    ; out              ;
; |Block1|n[1]                                                                                                    ; |Block1|n[1]                                                                                                    ; out              ;
; |Block1|n[0]                                                                                                    ; |Block1|n[0]                                                                                                    ; out              ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~1                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~1                        ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~2                        ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~2                        ; out0             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella4              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella4~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella5              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella5~COUT         ; cout             ;
; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella6              ; |Block1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|counter_cella6~COUT         ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; out0             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[0]~0                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~1                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~1                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~2                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~2                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~4                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~4                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]~1                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]~1                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]~2                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]~2                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]~3                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]~3                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]~4                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]~4                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]~5                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]~5                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]~6                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]~6                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]~7                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]~7                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[7]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[6]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~5                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~5                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~6                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~6                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~7                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~7                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~8                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~8                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~9                                  ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~9                                  ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~10                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~10                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~11                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~11                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~12                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~12                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~13                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~13                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~14                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~14                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~15                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~15                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~16                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~16                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~17                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~17                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~18                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~19                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~20                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~21                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~22                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~23                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~24                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~25                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~25                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~26                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~26                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~27                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~27                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~28                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~28                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~29                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~29                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~30                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~30                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~31                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~31                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~32                                 ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|_~32                                 ; out0             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[6]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[5]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Block1|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~0                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~0                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~4                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~4                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~5                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~5                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~9                     ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~9                     ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~10                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~10                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~12                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~12                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~16                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~16                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~17                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~17                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~19                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~19                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~21                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~21                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~23                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~23                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~25                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~25                    ; out0             ;
; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~27                    ; |Block1|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|op_1~27                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~9                     ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~9                     ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~19                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~19                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~21                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~21                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~23                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~23                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~25                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~25                    ; out0             ;
; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27                    ; |Block1|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27                    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 28 15:17:41 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Block1 -c Block1
Info: Using vector source file "E://5 /C/sifo-master/sifo-master/lab2/WaveformBlock1.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of WaveformBlock1.vwf called Block1.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      36.61 %
Info: Number of transitions in simulation is 87296
Info: Vector file WaveformBlock1.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri Sep 28 15:17:43 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


