git clone --depth 1 --no-tags https://github.com/Dave2468/VerilogProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131551825
git clone --depth 1 --no-tags https://github.com/lequocthang/Floating-Point-Arithmetic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131876546
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/change_trans_by_sw_Verilog_miya.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858818
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_notad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858517
git clone --depth 1 --no-tags https://github.com/msorce26/Scrumbody-Toucha-My-Spaget-LEGv8-Processor-Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132202447
git clone --depth 1 --no-tags https://github.com/dmitrybarsukov/fpga-schoolmips-vga-debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132152246
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_3_4_100mm_powad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132861351
git clone --depth 1 --no-tags https://github.com/halferty/worksp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133204028
git clone --depth 1 --no-tags https://github.com/Osal222/EE480-Assigment4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130925345
git clone --depth 1 --no-tags https://github.com/wyue0824/Traffic-Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131118061
git clone --depth 1 --no-tags https://github.com/prateekmohan1/oooexecution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131609042
git clone --depth 1 --no-tags https://github.com/tanay07021993/5-stage-pipelined-MIPS-processor-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131617565
git clone --depth 1 --no-tags https://github.com/marwagaser/MIPS-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132318337
git clone --depth 1 --no-tags https://github.com/dchammond/simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132304455
git clone --depth 1 --no-tags https://github.com/wcchang1019/NCTU_CO_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134003245
git clone --depth 1 --no-tags https://github.com/NeilVeira/Suspect2vec-ASPDAC19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134186649
git clone --depth 1 --no-tags https://github.com/ChristianDosSantos/Arqui2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132833815
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/vortex_50mm_6_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132860483
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_trap_fixed_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132861548
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/Check_all_transducers_H_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859446
git clone --depth 1 --no-tags https://github.com/SwallowLee/About_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132994599
git clone --depth 1 --no-tags https://github.com/NDR0216/CS-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132957419
git clone --depth 1 --no-tags https://github.com/luuis9am/State-Machine-The-Laundry-Washing-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134380903
git clone --depth 1 --no-tags https://github.com/hansenp2/hardware_graphics_engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134870509
git clone --depth 1 --no-tags https://github.com/suyiyi/ex1_beep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130652635
git clone --depth 1 --no-tags https://github.com/joeretter/EE460M_lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131079105
git clone --depth 1 --no-tags https://github.com/jh01010011/STEPPER_MOTOR_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133686481
git clone --depth 1 --no-tags https://github.com/vlasikov/rit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133555627
git clone --depth 1 --no-tags https://github.com/samuelluiz/ex12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133561302
git clone --depth 1 --no-tags https://github.com/tomtomesteves/I2O2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133668379
git clone --depth 1 --no-tags https://github.com/li1867/ASIC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132529226
git clone --depth 1 --no-tags https://github.com/SYSUcarey/Computer_Organization_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132540525
git clone --depth 1 --no-tags https://github.com/gehhilfe/vpcie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130958913
git clone --depth 1 --no-tags https://github.com/engstad/sap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132682172
git clone --depth 1 --no-tags https://github.com/wenalan123/sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132108418
git clone --depth 1 --no-tags https://github.com/f2015232/Computer-Architecture-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130562300
git clone --depth 1 --no-tags https://github.com/Sampath1290/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131948199
git clone --depth 1 --no-tags https://github.com/ashmanskas/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133713731
git clone --depth 1 --no-tags https://github.com/jmine83/ece2700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134520108
git clone --depth 1 --no-tags https://github.com/fatih-iver/Digital-Systems-and-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133863909
git clone --depth 1 --no-tags https://github.com/RickyTino/MIPS-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134541523
git clone --depth 1 --no-tags https://github.com/cbodes/PSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134602820
git clone --depth 1 --no-tags https://github.com/mattthesis/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133458123
git clone --depth 1 --no-tags https://github.com/guygrubbs/apes_fpga_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131624045
git clone --depth 1 --no-tags https://github.com/XtraIce/Single-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131520635
git clone --depth 1 --no-tags https://github.com/ckrichardson/FPGA-Boolean-LEDs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133449892
git clone --depth 1 --no-tags https://github.com/zhangkai0121/mytest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133677007
git clone --depth 1 --no-tags https://github.com/shengwen-tw/verilog_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131405762
git clone --depth 1 --no-tags https://github.com/henrytran0711/Sloth_Chess_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131264151
git clone --depth 1 --no-tags https://github.com/wkyoshida/computer_org_and_design_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131659303
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_power_ad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132860737
git clone --depth 1 --no-tags https://github.com/HaRshA10D/VLSI_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132287051
git clone --depth 1 --no-tags https://github.com/dotomato/MyCompliar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130971376
git clone --depth 1 --no-tags https://github.com/ZRHonor/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131086615
git clone --depth 1 --no-tags https://github.com/GkHabib/ComputerArchitecture_MultiCycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131521042
git clone --depth 1 --no-tags https://github.com/zaqc/stick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131599202
git clone --depth 1 --no-tags https://github.com/austinmw/CPU-Verilog-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131449275
git clone --depth 1 --no-tags https://github.com/hansungk/tsc-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132083815
git clone --depth 1 --no-tags https://github.com/ahmedius2/Simple-ALU-for-DE0-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134719388
git clone --depth 1 --no-tags https://github.com/jhosoume/ula.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134726545
git clone --depth 1 --no-tags https://github.com/MuggleJinx/FPGA_and_32-bitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133844695
git clone --depth 1 --no-tags https://github.com/farbius/gray_world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133955522
git clone --depth 1 --no-tags https://github.com/EquipoVeri/Equ_P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133100481
git clone --depth 1 --no-tags https://github.com/asrdav/CS226_Verilog-and-Logisim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133863514
git clone --depth 1 --no-tags https://github.com/lyysky/openmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133898917
git clone --depth 1 --no-tags https://github.com/wyue0824/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133491565
git clone --depth 1 --no-tags https://github.com/rhthomas/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133571498
git clone --depth 1 --no-tags https://github.com/mingming97/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134217505
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/Processor1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134407780
git clone --depth 1 --no-tags https://github.com/batuhanmetu/oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134067656
git clone --depth 1 --no-tags https://github.com/liizzee18/EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134597139
git clone --depth 1 --no-tags https://github.com/SparKKKKK/Cplus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134804783
git clone --depth 1 --no-tags https://github.com/BruceUit/FloatingPointMultiply.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130694360
git clone --depth 1 --no-tags https://github.com/elmcgee/CAOPart4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130878994
git clone --depth 1 --no-tags https://github.com/guygrubbs/apes_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131182119
git clone --depth 1 --no-tags https://github.com/prateeksahu/uarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132854843
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad_7_7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132859779
git clone --depth 1 --no-tags https://github.com/qiang-stepfpga/STEP_Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133010044
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/sw_led_change.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132858350
git clone --depth 1 --no-tags https://github.com/skytll/CPU_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133649086
git clone --depth 1 --no-tags https://github.com/snehashis1997/fifo-model-in-verilog-with-test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133188457
git clone --depth 1 --no-tags https://github.com/cnwakama/Simple-Instruction-Set-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131542217
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/Proyect1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132198697
git clone --depth 1 --no-tags https://github.com/gamadjg/MIPS-Pipelined-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132160239
git clone --depth 1 --no-tags https://github.com/diep-michael/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132425664
git clone --depth 1 --no-tags https://github.com/yuriborborema/ufg-sistemasEmbarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132458606
git clone --depth 1 --no-tags https://github.com/karim-elngr/MIPSPipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134620416
git clone --depth 1 --no-tags https://github.com/matheusmstos/LAOC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134565416
git clone --depth 1 --no-tags https://github.com/shubham9898/Cache-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134477850
git clone --depth 1 --no-tags https://github.com/vikusiq/project2940.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130514005
git clone --depth 1 --no-tags https://github.com/amitavamiddya/Booth-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130677245
git clone --depth 1 --no-tags https://github.com/awmiller/sdr_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130585725
git clone --depth 1 --no-tags https://github.com/gulakim/cory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130642274
git clone --depth 1 --no-tags https://github.com/nasm716/Computer-orgnization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131116003
git clone --depth 1 --no-tags https://github.com/jiruotong1024/EE577b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133120526
git clone --depth 1 --no-tags https://github.com/ckrichardson/FPGA-7-Segment-LED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133451616
git clone --depth 1 --no-tags https://github.com/timmy139710/CVSD-HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131460424
git clone --depth 1 --no-tags https://github.com/SebSoc/Obsluga-portu-RS-232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132333202
