
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-Beta2
Install: D:\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GW-SW-029

Implementation : rev_1

# Written on Thu Nov 22 16:19:38 2018

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                               Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       System                              234.5 MHz     4.264         system       system_clkgroup           0    
                                                                                                                      
0 -       GW_CLKDIV|clkout_inferred_clock     116.7 MHz     8.569         inferred     Autoconstr_clkgroup_0     148  
======================================================================================================================


Clock Load Summary
******************

                                    Clock     Source                                                Clock Pin                                                                                       Non-clock Pin     Non-clock Pin                                                                              
Clock                               Load      Pin                                                   Seq Example                                                                                     Seq Example       Comb Example                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              0         -                                                     -                                                                                               -                 -                                                                                          
                                                                                                                                                                                                                                                                                                                 
GW_CLKDIV|clkout_inferred_clock     148       Gowin_EMPU_inst.sysclk.clkdiv_inst.CLKOUT(CLKDIV)     Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.latch_s_data[7:0].C     -                 Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.un1_CLK_I.I[0](inv)
=================================================================================================================================================================================================================================================================================================================
