
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401380 <tigetstr@plt+0x60>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	mov	x29, #0x0                   	// #0
  401334:	mov	x30, #0x0                   	// #0
  401338:	mov	x5, x0
  40133c:	ldr	x1, [sp]
  401340:	add	x2, sp, #0x8
  401344:	mov	x6, sp
  401348:	movz	x0, #0x0, lsl #48
  40134c:	movk	x0, #0x0, lsl #32
  401350:	movk	x0, #0x40, lsl #16
  401354:	movk	x0, #0x143c
  401358:	movz	x3, #0x0, lsl #48
  40135c:	movk	x3, #0x0, lsl #32
  401360:	movk	x3, #0x40, lsl #16
  401364:	movk	x3, #0x2f80
  401368:	movz	x4, #0x0, lsl #48
  40136c:	movk	x4, #0x0, lsl #32
  401370:	movk	x4, #0x40, lsl #16
  401374:	movk	x4, #0x3000
  401378:	bl	401180 <__libc_start_main@plt>
  40137c:	bl	401200 <abort@plt>
  401380:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401384:	ldr	x0, [x0, #4064]
  401388:	cbz	x0, 401390 <tigetstr@plt+0x70>
  40138c:	b	4011e0 <__gmon_start__@plt>
  401390:	ret
  401394:	nop
  401398:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40139c:	add	x0, x0, #0x168
  4013a0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013a4:	add	x1, x1, #0x168
  4013a8:	cmp	x1, x0
  4013ac:	b.eq	4013c4 <tigetstr@plt+0xa4>  // b.none
  4013b0:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4013b4:	ldr	x1, [x1, #48]
  4013b8:	cbz	x1, 4013c4 <tigetstr@plt+0xa4>
  4013bc:	mov	x16, x1
  4013c0:	br	x16
  4013c4:	ret
  4013c8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4013cc:	add	x0, x0, #0x168
  4013d0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013d4:	add	x1, x1, #0x168
  4013d8:	sub	x1, x1, x0
  4013dc:	lsr	x2, x1, #63
  4013e0:	add	x1, x2, x1, asr #3
  4013e4:	cmp	xzr, x1, asr #1
  4013e8:	asr	x1, x1, #1
  4013ec:	b.eq	401404 <tigetstr@plt+0xe4>  // b.none
  4013f0:	adrp	x2, 403000 <tigetstr@plt+0x1ce0>
  4013f4:	ldr	x2, [x2, #56]
  4013f8:	cbz	x2, 401404 <tigetstr@plt+0xe4>
  4013fc:	mov	x16, x2
  401400:	br	x16
  401404:	ret
  401408:	stp	x29, x30, [sp, #-32]!
  40140c:	mov	x29, sp
  401410:	str	x19, [sp, #16]
  401414:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401418:	ldrb	w0, [x19, #408]
  40141c:	cbnz	w0, 40142c <tigetstr@plt+0x10c>
  401420:	bl	401398 <tigetstr@plt+0x78>
  401424:	mov	w0, #0x1                   	// #1
  401428:	strb	w0, [x19, #408]
  40142c:	ldr	x19, [sp, #16]
  401430:	ldp	x29, x30, [sp], #32
  401434:	ret
  401438:	b	4013c8 <tigetstr@plt+0xa8>
  40143c:	sub	sp, sp, #0x70
  401440:	stp	x20, x19, [sp, #96]
  401444:	mov	x19, x1
  401448:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40144c:	mov	w20, w0
  401450:	add	x1, x1, #0x4a9
  401454:	mov	w0, #0x6                   	// #6
  401458:	stp	x29, x30, [sp, #16]
  40145c:	stp	x28, x27, [sp, #32]
  401460:	stp	x26, x25, [sp, #48]
  401464:	stp	x24, x23, [sp, #64]
  401468:	stp	x22, x21, [sp, #80]
  40146c:	add	x29, sp, #0x10
  401470:	bl	401300 <setlocale@plt>
  401474:	adrp	x21, 403000 <tigetstr@plt+0x1ce0>
  401478:	add	x21, x21, #0x223
  40147c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401480:	add	x1, x1, #0x22e
  401484:	mov	x0, x21
  401488:	bl	401160 <bindtextdomain@plt>
  40148c:	mov	x0, x21
  401490:	bl	401210 <textdomain@plt>
  401494:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401498:	add	x0, x0, #0x77c
  40149c:	bl	403008 <tigetstr@plt+0x1ce8>
  4014a0:	adrp	x21, 401000 <_exit@plt-0x80>
  4014a4:	add	x21, x21, #0xa10
  4014a8:	mov	w0, #0x2                   	// #2
  4014ac:	mov	x1, x21
  4014b0:	bl	401120 <signal@plt>
  4014b4:	mov	w0, #0xf                   	// #15
  4014b8:	mov	x1, x21
  4014bc:	bl	401120 <signal@plt>
  4014c0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4014c4:	add	x0, x0, #0x240
  4014c8:	bl	4012d0 <getenv@plt>
  4014cc:	adrp	x22, 403000 <tigetstr@plt+0x1ce0>
  4014d0:	adrp	x23, 403000 <tigetstr@plt+0x1ce0>
  4014d4:	adrp	x25, 403000 <tigetstr@plt+0x1ce0>
  4014d8:	mov	x21, x0
  4014dc:	mov	w24, wzr
  4014e0:	add	x22, x22, #0x245
  4014e4:	add	x23, x23, #0x168
  4014e8:	add	x25, x25, #0x40
  4014ec:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4014f0:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  4014f4:	mov	w28, #0x1                   	// #1
  4014f8:	mov	w0, w20
  4014fc:	mov	x1, x19
  401500:	mov	x2, x22
  401504:	mov	x3, x23
  401508:	mov	x4, xzr
  40150c:	bl	401220 <getopt_long@plt>
  401510:	sub	w8, w0, #0x54
  401514:	cmp	w8, #0x20
  401518:	b.hi	401540 <tigetstr@plt+0x220>  // b.pmore
  40151c:	adr	x9, 40152c <tigetstr@plt+0x20c>
  401520:	ldrh	w10, [x25, x8, lsl #1]
  401524:	add	x9, x9, x10, lsl #2
  401528:	br	x9
  40152c:	ldr	x21, [x26, #368]
  401530:	mov	w24, #0x1                   	// #1
  401534:	b	4014f8 <tigetstr@plt+0x1d8>
  401538:	strb	w28, [x27, #416]
  40153c:	b	4014f8 <tigetstr@plt+0x1d8>
  401540:	cmn	w0, #0x1
  401544:	b.ne	40196c <tigetstr@plt+0x64c>  // b.any
  401548:	sub	x2, x29, #0x4
  40154c:	mov	w1, #0x1                   	// #1
  401550:	mov	x0, x21
  401554:	bl	4010c0 <setupterm@plt>
  401558:	ldur	w8, [x29, #-4]
  40155c:	cbz	w8, 401580 <tigetstr@plt+0x260>
  401560:	cmp	w8, #0x1
  401564:	b.eq	4015b4 <tigetstr@plt+0x294>  // b.none
  401568:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40156c:	add	x1, x1, #0x292
  401570:	mov	w2, #0x5                   	// #5
  401574:	mov	x0, xzr
  401578:	bl	401280 <dcgettext@plt>
  40157c:	bl	401260 <warnx@plt>
  401580:	cbz	w24, 4015a0 <tigetstr@plt+0x280>
  401584:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401588:	add	x1, x1, #0x2ab
  40158c:	mov	w2, #0x5                   	// #5
  401590:	mov	x0, xzr
  401594:	bl	401280 <dcgettext@plt>
  401598:	mov	x1, x21
  40159c:	bl	401260 <warnx@plt>
  4015a0:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015a4:	add	x0, x0, #0x2dc
  4015a8:	mov	w1, #0x1                   	// #1
  4015ac:	mov	x2, xzr
  4015b0:	bl	4010c0 <setupterm@plt>
  4015b4:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015b8:	add	x0, x0, #0x499
  4015bc:	bl	401320 <tigetstr@plt>
  4015c0:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4015c4:	add	x21, x21, #0x1c8
  4015c8:	str	x0, [x21, #32]
  4015cc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015d0:	add	x0, x0, #0x49e
  4015d4:	bl	401320 <tigetstr@plt>
  4015d8:	str	x0, [x21, #40]
  4015dc:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015e0:	add	x0, x0, #0x4a3
  4015e4:	bl	401320 <tigetstr@plt>
  4015e8:	adrp	x8, 403000 <tigetstr@plt+0x1ce0>
  4015ec:	add	x8, x8, #0x4a8
  4015f0:	cmp	x0, #0x0
  4015f4:	csel	x8, x8, x0, eq  // eq = none
  4015f8:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4015fc:	add	x0, x0, #0x4aa
  401600:	str	x8, [x21, #88]
  401604:	bl	401320 <tigetstr@plt>
  401608:	str	x0, [x21, #80]
  40160c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401610:	add	x0, x0, #0x4af
  401614:	bl	401320 <tigetstr@plt>
  401618:	str	x0, [x21, #96]
  40161c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401620:	add	x0, x0, #0x4b4
  401624:	bl	401320 <tigetstr@plt>
  401628:	str	x0, [x21, #8]
  40162c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401630:	add	x0, x0, #0x4b9
  401634:	bl	401320 <tigetstr@plt>
  401638:	str	x0, [x21, #48]
  40163c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401640:	add	x0, x0, #0x4be
  401644:	bl	401320 <tigetstr@plt>
  401648:	str	x0, [x21, #72]
  40164c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401650:	add	x0, x0, #0x4c2
  401654:	bl	401320 <tigetstr@plt>
  401658:	str	x0, [x21]
  40165c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401660:	add	x0, x0, #0x4c7
  401664:	bl	401320 <tigetstr@plt>
  401668:	str	x0, [x21, #64]
  40166c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401670:	add	x0, x0, #0x4cb
  401674:	bl	401320 <tigetstr@plt>
  401678:	ldr	x11, [x21]
  40167c:	ldr	x8, [x21, #64]
  401680:	str	x0, [x21, #56]
  401684:	cbnz	x11, 4016a0 <tigetstr@plt+0x380>
  401688:	cbz	x8, 4016a0 <tigetstr@plt+0x380>
  40168c:	ldr	x9, [x21, #80]
  401690:	str	x8, [x21]
  401694:	cmp	x9, #0x0
  401698:	cset	w10, ne  // ne = any
  40169c:	b	4016c4 <tigetstr@plt+0x3a4>
  4016a0:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  4016a4:	ldr	x9, [x9, #536]
  4016a8:	cmp	x9, #0x0
  4016ac:	cset	w10, ne  // ne = any
  4016b0:	cbnz	x11, 4016c4 <tigetstr@plt+0x3a4>
  4016b4:	cbz	x9, 4016c4 <tigetstr@plt+0x3a4>
  4016b8:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  4016bc:	str	x9, [x10, #456]
  4016c0:	mov	w10, #0x1                   	// #1
  4016c4:	cbz	w10, 4016e8 <tigetstr@plt+0x3c8>
  4016c8:	adrp	x11, 414000 <tigetstr@plt+0x12ce0>
  4016cc:	ldr	x11, [x11, #464]
  4016d0:	cbnz	x11, 4016e8 <tigetstr@plt+0x3c8>
  4016d4:	adrp	x11, 414000 <tigetstr@plt+0x12ce0>
  4016d8:	add	x11, x11, #0x1d0
  4016dc:	ldr	x12, [x11, #88]
  4016e0:	str	x9, [x11]
  4016e4:	str	x12, [x11, #40]
  4016e8:	adrp	x11, 414000 <tigetstr@plt+0x12ce0>
  4016ec:	ldr	x12, [x11, #528]
  4016f0:	eor	w10, w10, #0x1
  4016f4:	cmp	x12, #0x0
  4016f8:	cset	w12, ne  // ne = any
  4016fc:	orr	w12, w10, w12
  401700:	tbz	w12, #0, 40171c <tigetstr@plt+0x3fc>
  401704:	cmp	x8, #0x0
  401708:	cset	w8, ne  // ne = any
  40170c:	orr	w8, w8, w10
  401710:	tbz	w8, #0, 401730 <tigetstr@plt+0x410>
  401714:	cbz	x0, 40173c <tigetstr@plt+0x41c>
  401718:	b	401750 <tigetstr@plt+0x430>
  40171c:	str	x9, [x11, #528]
  401720:	cmp	x8, #0x0
  401724:	cset	w8, ne  // ne = any
  401728:	orr	w8, w8, w10
  40172c:	tbnz	w8, #0, 401714 <tigetstr@plt+0x3f4>
  401730:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401734:	str	x9, [x8, #520]
  401738:	cbnz	x0, 401750 <tigetstr@plt+0x430>
  40173c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401740:	ldr	x8, [x8, #552]
  401744:	cbz	x8, 401750 <tigetstr@plt+0x430>
  401748:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  40174c:	str	x8, [x9, #512]
  401750:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401754:	add	x0, x0, #0x4d0
  401758:	bl	401320 <tigetstr@plt>
  40175c:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  401760:	add	x21, x21, #0x1c0
  401764:	ldr	x8, [x21, #16]
  401768:	cmp	x0, #0x0
  40176c:	cset	w9, ne  // ne = any
  401770:	str	x0, [x21, #24]
  401774:	cmp	x8, #0x0
  401778:	cset	w8, eq  // eq = none
  40177c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401780:	and	w8, w9, w8
  401784:	add	x0, x0, #0x2e1
  401788:	str	w8, [x21]
  40178c:	bl	401190 <tigetflag@plt>
  401790:	cbz	w0, 40179c <tigetstr@plt+0x47c>
  401794:	ldr	x8, [x21, #8]
  401798:	cbz	x8, 4017c4 <tigetstr@plt+0x4a4>
  40179c:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  4017a0:	add	x0, x0, #0x4bb
  4017a4:	bl	401190 <tigetflag@plt>
  4017a8:	cbz	w0, 4017d0 <tigetstr@plt+0x4b0>
  4017ac:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017b0:	add	x8, x8, #0x1d0
  4017b4:	ldr	x9, [x8]
  4017b8:	cbnz	x9, 4017d0 <tigetstr@plt+0x4b0>
  4017bc:	ldr	x8, [x8, #8]
  4017c0:	cbnz	x8, 4017d0 <tigetstr@plt+0x4b0>
  4017c4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017c8:	mov	w9, #0x1                   	// #1
  4017cc:	strb	w9, [x8, #420]
  4017d0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017d4:	ldr	x21, [x8, #480]
  4017d8:	cbz	x21, 401808 <tigetstr@plt+0x4e8>
  4017dc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017e0:	ldrsw	x22, [x8, #432]
  4017e4:	mov	x0, x21
  4017e8:	mov	w1, wzr
  4017ec:	add	x8, x22, x22, lsl #1
  4017f0:	lsl	x2, x8, #2
  4017f4:	bl	4011a0 <memset@plt>
  4017f8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017fc:	str	wzr, [x8, #424]
  401800:	tbz	w22, #31, 40185c <tigetstr@plt+0x53c>
  401804:	b	401844 <tigetstr@plt+0x524>
  401808:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40180c:	mov	w9, #0x2000                	// #8192
  401810:	mov	w0, #0x2000                	// #8192
  401814:	mov	w1, #0xc                   	// #12
  401818:	str	w9, [x8, #452]
  40181c:	bl	4011b0 <calloc@plt>
  401820:	cbz	x0, 4019fc <tigetstr@plt+0x6dc>
  401824:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401828:	add	x8, x8, #0x1b0
  40182c:	ldr	w22, [x8]
  401830:	mov	x21, x0
  401834:	str	x0, [x8, #48]
  401838:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40183c:	str	wzr, [x8, #424]
  401840:	tbz	w22, #31, 40185c <tigetstr@plt+0x53c>
  401844:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401848:	add	x9, x9, #0x1b0
  40184c:	ldr	w8, [x9, #20]
  401850:	str	wzr, [x9]
  401854:	cmp	w8, #0x0
  401858:	b.le	401900 <tigetstr@plt+0x5e0>
  40185c:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401860:	add	x9, x9, #0x1ac
  401864:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  401868:	ldr	w10, [x9]
  40186c:	ldr	w8, [x24, #376]
  401870:	and	w10, w10, #0x1
  401874:	cmp	w8, w20
  401878:	stp	w10, wzr, [x9]
  40187c:	b.ne	401890 <tigetstr@plt+0x570>  // b.any
  401880:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401884:	ldr	x0, [x8, #392]
  401888:	bl	401b78 <tigetstr@plt+0x858>
  40188c:	b	4018d0 <tigetstr@plt+0x5b0>
  401890:	b.ge	4018d0 <tigetstr@plt+0x5b0>  // b.tcont
  401894:	adrp	x21, 403000 <tigetstr@plt+0x1ce0>
  401898:	add	x21, x21, #0x2fd
  40189c:	ldr	x0, [x19, w8, sxtw #3]
  4018a0:	mov	x1, x21
  4018a4:	bl	401140 <fopen@plt>
  4018a8:	cbz	x0, 4019a4 <tigetstr@plt+0x684>
  4018ac:	mov	x22, x0
  4018b0:	bl	401b78 <tigetstr@plt+0x858>
  4018b4:	mov	x0, x22
  4018b8:	bl	401130 <fclose@plt>
  4018bc:	ldr	w8, [x24, #376]
  4018c0:	add	w8, w8, #0x1
  4018c4:	cmp	w8, w20
  4018c8:	str	w8, [x24, #376]
  4018cc:	b.lt	40189c <tigetstr@plt+0x57c>  // b.tstop
  4018d0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4018d4:	ldr	x0, [x8, #480]
  4018d8:	bl	401240 <free@plt>
  4018dc:	ldp	x20, x19, [sp, #96]
  4018e0:	ldp	x22, x21, [sp, #80]
  4018e4:	ldp	x24, x23, [sp, #64]
  4018e8:	ldp	x26, x25, [sp, #48]
  4018ec:	ldp	x28, x27, [sp, #32]
  4018f0:	ldp	x29, x30, [sp, #16]
  4018f4:	mov	w0, wzr
  4018f8:	add	sp, sp, #0x70
  4018fc:	ret
  401900:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  401904:	mov	w24, #0x3fffffff            	// #1073741823
  401908:	mov	w25, #0x7fffffff            	// #2147483647
  40190c:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  401910:	mov	w27, #0xc                   	// #12
  401914:	add	x28, x28, #0x1c4
  401918:	b	40192c <tigetstr@plt+0x60c>
  40191c:	ldr	w8, [x28]
  401920:	stur	x21, [x28, #28]
  401924:	cmp	w8, #0x1
  401928:	b.ge	40185c <tigetstr@plt+0x53c>  // b.tcont
  40192c:	lsl	w9, w8, #1
  401930:	cmp	w8, w24
  401934:	csel	w23, w9, w25, lt  // lt = tstop
  401938:	smull	x22, w23, w27
  40193c:	mov	x0, x21
  401940:	mov	x1, x22
  401944:	str	w23, [x26, #452]
  401948:	bl	4011c0 <realloc@plt>
  40194c:	mov	x21, x0
  401950:	cbz	w23, 40191c <tigetstr@plt+0x5fc>
  401954:	cbnz	x21, 40191c <tigetstr@plt+0x5fc>
  401958:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  40195c:	add	x1, x1, #0x46a
  401960:	mov	w0, #0x1                   	// #1
  401964:	mov	x2, x22
  401968:	bl	4012f0 <err@plt>
  40196c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401970:	ldr	x19, [x8, #360]
  401974:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401978:	add	x1, x1, #0x26b
  40197c:	mov	w2, #0x5                   	// #5
  401980:	mov	x0, xzr
  401984:	bl	401280 <dcgettext@plt>
  401988:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40198c:	ldr	x2, [x8, #400]
  401990:	mov	x1, x0
  401994:	mov	x0, x19
  401998:	bl	4012e0 <fprintf@plt>
  40199c:	mov	w0, #0x1                   	// #1
  4019a0:	bl	4010a0 <exit@plt>
  4019a4:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4019a8:	add	x1, x1, #0x2e4
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	bl	401280 <dcgettext@plt>
  4019b4:	ldrsw	x8, [x24, #376]
  4019b8:	mov	x1, x0
  4019bc:	mov	w0, #0x1                   	// #1
  4019c0:	ldr	x2, [x19, x8, lsl #3]
  4019c4:	bl	4012f0 <err@plt>
  4019c8:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4019cc:	add	x1, x1, #0x24d
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	mov	x0, xzr
  4019d8:	bl	401280 <dcgettext@plt>
  4019dc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4019e0:	ldr	x1, [x8, #400]
  4019e4:	adrp	x2, 403000 <tigetstr@plt+0x1ce0>
  4019e8:	add	x2, x2, #0x259
  4019ec:	bl	4012b0 <printf@plt>
  4019f0:	mov	w0, wzr
  4019f4:	bl	4010a0 <exit@plt>
  4019f8:	bl	401a20 <tigetstr@plt+0x700>
  4019fc:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401a00:	add	x1, x1, #0x46a
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	mov	w2, #0xc                   	// #12
  401a0c:	bl	4012f0 <err@plt>
  401a10:	stp	x29, x30, [sp, #-16]!
  401a14:	mov	w0, wzr
  401a18:	mov	x29, sp
  401a1c:	bl	401080 <_exit@plt>
  401a20:	stp	x29, x30, [sp, #-32]!
  401a24:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401a28:	str	x19, [sp, #16]
  401a2c:	ldr	x19, [x8, #384]
  401a30:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401a34:	add	x1, x1, #0x2ff
  401a38:	mov	w2, #0x5                   	// #5
  401a3c:	mov	x0, xzr
  401a40:	mov	x29, sp
  401a44:	bl	401280 <dcgettext@plt>
  401a48:	mov	x1, x19
  401a4c:	bl	401090 <fputs@plt>
  401a50:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401a54:	add	x1, x1, #0x308
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	mov	x0, xzr
  401a60:	bl	401280 <dcgettext@plt>
  401a64:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401a68:	ldr	x2, [x8, #400]
  401a6c:	mov	x1, x0
  401a70:	mov	x0, x19
  401a74:	bl	4012e0 <fprintf@plt>
  401a78:	mov	w0, #0xa                   	// #10
  401a7c:	mov	x1, x19
  401a80:	bl	4010f0 <fputc@plt>
  401a84:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401a88:	add	x1, x1, #0x324
  401a8c:	mov	w2, #0x5                   	// #5
  401a90:	mov	x0, xzr
  401a94:	bl	401280 <dcgettext@plt>
  401a98:	mov	x1, x19
  401a9c:	bl	401090 <fputs@plt>
  401aa0:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401aa4:	add	x1, x1, #0x335
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x0, xzr
  401ab0:	bl	401280 <dcgettext@plt>
  401ab4:	mov	x1, x19
  401ab8:	bl	401090 <fputs@plt>
  401abc:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401ac0:	add	x1, x1, #0x340
  401ac4:	mov	w2, #0x5                   	// #5
  401ac8:	mov	x0, xzr
  401acc:	bl	401280 <dcgettext@plt>
  401ad0:	mov	x1, x19
  401ad4:	bl	401090 <fputs@plt>
  401ad8:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401adc:	add	x1, x1, #0x386
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	mov	x0, xzr
  401ae8:	bl	401280 <dcgettext@plt>
  401aec:	mov	x1, x19
  401af0:	bl	401090 <fputs@plt>
  401af4:	mov	w0, #0xa                   	// #10
  401af8:	mov	x1, x19
  401afc:	bl	4010f0 <fputc@plt>
  401b00:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b04:	add	x1, x1, #0x3ef
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, xzr
  401b10:	bl	401280 <dcgettext@plt>
  401b14:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b18:	mov	x19, x0
  401b1c:	add	x1, x1, #0x410
  401b20:	mov	w2, #0x5                   	// #5
  401b24:	mov	x0, xzr
  401b28:	bl	401280 <dcgettext@plt>
  401b2c:	mov	x4, x0
  401b30:	adrp	x0, 403000 <tigetstr@plt+0x1ce0>
  401b34:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b38:	adrp	x3, 403000 <tigetstr@plt+0x1ce0>
  401b3c:	add	x0, x0, #0x3d2
  401b40:	add	x1, x1, #0x3e3
  401b44:	add	x3, x3, #0x401
  401b48:	mov	x2, x19
  401b4c:	bl	4012b0 <printf@plt>
  401b50:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b54:	add	x1, x1, #0x420
  401b58:	mov	w2, #0x5                   	// #5
  401b5c:	mov	x0, xzr
  401b60:	bl	401280 <dcgettext@plt>
  401b64:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  401b68:	add	x1, x1, #0x43b
  401b6c:	bl	4012b0 <printf@plt>
  401b70:	mov	w0, wzr
  401b74:	bl	4010a0 <exit@plt>
  401b78:	str	d8, [sp, #-112]!
  401b7c:	adrp	x8, 403000 <tigetstr@plt+0x1ce0>
  401b80:	ldr	d8, [x8, #520]
  401b84:	stp	x28, x27, [sp, #32]
  401b88:	stp	x24, x23, [sp, #64]
  401b8c:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  401b90:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  401b94:	stp	x26, x25, [sp, #48]
  401b98:	stp	x20, x19, [sp, #96]
  401b9c:	mov	x19, x0
  401ba0:	add	x28, x28, #0x1a8
  401ba4:	mov	w26, #0xc                   	// #12
  401ba8:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  401bac:	mov	w20, #0x7fffffff            	// #2147483647
  401bb0:	mov	w27, #0x3fffffff            	// #1073741823
  401bb4:	add	x24, x24, #0x1c4
  401bb8:	stp	x29, x30, [sp, #16]
  401bbc:	stp	x22, x21, [sp, #80]
  401bc0:	mov	x29, sp
  401bc4:	b	401bcc <tigetstr@plt+0x8ac>
  401bc8:	bl	40288c <tigetstr@plt+0x156c>
  401bcc:	mov	x0, x19
  401bd0:	bl	4011f0 <getwc@plt>
  401bd4:	add	w8, w0, #0x1
  401bd8:	mov	w22, w0
  401bdc:	cmp	w8, #0x60
  401be0:	b.hi	401de4 <tigetstr@plt+0xac4>  // b.pmore
  401be4:	adrp	x11, 403000 <tigetstr@plt+0x1ce0>
  401be8:	add	x11, x11, #0x82
  401bec:	adr	x9, 401bc8 <tigetstr@plt+0x8a8>
  401bf0:	ldrh	w10, [x11, x8, lsl #1]
  401bf4:	add	x9, x9, x10, lsl #2
  401bf8:	br	x9
  401bfc:	ldr	w22, [x25, #424]
  401c00:	sub	w9, w22, #0x1
  401c04:	cmp	w22, #0x0
  401c08:	str	w9, [x25, #424]
  401c0c:	b.le	401ef0 <tigetstr@plt+0xbd0>
  401c10:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401c14:	ldr	w8, [x8, #432]
  401c18:	cmp	w8, w9
  401c1c:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  401c20:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  401c24:	add	x10, x10, #0x1b0
  401c28:	ldr	w8, [x10, #20]
  401c2c:	str	w9, [x10]
  401c30:	cmp	w8, w22
  401c34:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  401c38:	b	401c4c <tigetstr@plt+0x92c>
  401c3c:	ldr	w8, [x24]
  401c40:	stur	x0, [x24, #28]
  401c44:	cmp	w8, w22
  401c48:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  401c4c:	lsl	w9, w8, #1
  401c50:	cmp	w8, w27
  401c54:	ldur	x0, [x24, #28]
  401c58:	csel	w23, w9, w20, lt  // lt = tstop
  401c5c:	smull	x21, w23, w26
  401c60:	mov	x1, x21
  401c64:	str	w23, [x24]
  401c68:	bl	4011c0 <realloc@plt>
  401c6c:	cbz	w23, 401c3c <tigetstr@plt+0x91c>
  401c70:	cbnz	x0, 401c3c <tigetstr@plt+0x91c>
  401c74:	b	4026f8 <tigetstr@plt+0x13d8>
  401c78:	ldr	w22, [x25, #424]
  401c7c:	add	w23, w22, #0x1
  401c80:	cmn	w22, #0x2
  401c84:	str	w23, [x25, #424]
  401c88:	b.gt	401f20 <tigetstr@plt+0xc00>
  401c8c:	str	wzr, [x25, #424]
  401c90:	b	401bcc <tigetstr@plt+0x8ac>
  401c94:	ldr	w8, [x28, #8]
  401c98:	str	wzr, [x28]
  401c9c:	tbz	w8, #31, 401bcc <tigetstr@plt+0x8ac>
  401ca0:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401ca4:	add	x9, x9, #0x1b0
  401ca8:	ldr	w8, [x9, #20]
  401cac:	str	wzr, [x9]
  401cb0:	cmp	w8, #0x0
  401cb4:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401cb8:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401cbc:	ldr	x0, [x9, #480]
  401cc0:	b	401cd4 <tigetstr@plt+0x9b4>
  401cc4:	ldr	w8, [x24]
  401cc8:	stur	x0, [x24, #28]
  401ccc:	cmp	w8, #0x0
  401cd0:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401cd4:	lsl	w9, w8, #1
  401cd8:	cmp	w8, w27
  401cdc:	csel	w22, w9, w20, lt  // lt = tstop
  401ce0:	smull	x21, w22, w26
  401ce4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401ce8:	mov	x1, x21
  401cec:	str	w22, [x8, #452]
  401cf0:	bl	4011c0 <realloc@plt>
  401cf4:	cbz	w22, 401cc4 <tigetstr@plt+0x9a4>
  401cf8:	cbnz	x0, 401cc4 <tigetstr@plt+0x9a4>
  401cfc:	b	4026f8 <tigetstr@plt+0x13d8>
  401d00:	ldr	w8, [x25, #424]
  401d04:	add	w8, w8, #0x8
  401d08:	and	w22, w8, #0xfffffff8
  401d0c:	tst	w8, #0xfffffff8
  401d10:	str	w22, [x25, #424]
  401d14:	b.lt	401ef8 <tigetstr@plt+0xbd8>  // b.tstop
  401d18:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401d1c:	ldr	w8, [x8, #432]
  401d20:	cmp	w8, w22
  401d24:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  401d28:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401d2c:	add	x9, x9, #0x1b0
  401d30:	ldr	w8, [x9, #20]
  401d34:	str	w22, [x9]
  401d38:	cmp	w8, w22
  401d3c:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401d40:	b	401d54 <tigetstr@plt+0xa34>
  401d44:	ldr	w8, [x24]
  401d48:	stur	x0, [x24, #28]
  401d4c:	cmp	w8, w22
  401d50:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401d54:	cmp	w8, w20
  401d58:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  401d5c:	lsl	w9, w8, #1
  401d60:	cmp	w8, w27
  401d64:	ldur	x0, [x24, #28]
  401d68:	csel	w23, w9, w20, lt  // lt = tstop
  401d6c:	smull	x21, w23, w26
  401d70:	mov	x1, x21
  401d74:	str	w23, [x24]
  401d78:	bl	4011c0 <realloc@plt>
  401d7c:	cbz	w23, 401d44 <tigetstr@plt+0xa24>
  401d80:	cbnz	x0, 401d44 <tigetstr@plt+0xa24>
  401d84:	b	4026f8 <tigetstr@plt+0x13d8>
  401d88:	mov	x0, x19
  401d8c:	bl	4011f0 <getwc@plt>
  401d90:	cmp	w0, #0x37
  401d94:	b.eq	402028 <tigetstr@plt+0xd08>  // b.none
  401d98:	cmp	w0, #0x39
  401d9c:	b.eq	401f90 <tigetstr@plt+0xc70>  // b.none
  401da0:	cmp	w0, #0x38
  401da4:	mov	w9, #0xffffffff            	// #-1
  401da8:	b.ne	402740 <tigetstr@plt+0x1420>  // b.any
  401dac:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401db0:	ldr	w8, [x8, #436]
  401db4:	cbz	w8, 40225c <tigetstr@plt+0xf3c>
  401db8:	subs	w8, w8, #0x1
  401dbc:	b.lt	4022cc <tigetstr@plt+0xfac>  // b.tstop
  401dc0:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  401dc4:	add	x10, x10, #0x1ac
  401dc8:	ldr	w9, [x10]
  401dcc:	and	w9, w9, #0xfffffffb
  401dd0:	b	4023d0 <tigetstr@plt+0x10b0>
  401dd4:	bl	40288c <tigetstr@plt+0x156c>
  401dd8:	mov	w0, #0xc                   	// #12
  401ddc:	bl	401100 <putwchar@plt>
  401de0:	b	401bcc <tigetstr@plt+0x8ac>
  401de4:	mov	w0, w22
  401de8:	bl	4012a0 <iswprint@plt>
  401dec:	cbz	w0, 401bcc <tigetstr@plt+0x8ac>
  401df0:	mov	w0, w22
  401df4:	bl	401150 <wcwidth@plt>
  401df8:	ldr	w9, [x28]
  401dfc:	ldr	w8, [x28, #28]
  401e00:	mov	x10, x28
  401e04:	mov	w17, w0
  401e08:	add	w28, w9, w0
  401e0c:	cmp	w8, w28
  401e10:	str	w28, [x10, #8]
  401e14:	b.le	4020b8 <tigetstr@plt+0xd98>
  401e18:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  401e1c:	ldr	x0, [x10, #480]
  401e20:	b	40210c <tigetstr@plt+0xdec>
  401e24:	ldr	x0, [x28, #56]
  401e28:	ldr	w22, [x28]
  401e2c:	smaddl	x8, w22, w26, x0
  401e30:	ldr	w9, [x8, #4]!
  401e34:	sxtw	x11, w22
  401e38:	cbz	w9, 401f00 <tigetstr@plt+0xbe0>
  401e3c:	cmp	w22, #0x1
  401e40:	b.lt	401e60 <tigetstr@plt+0xb40>  // b.tstop
  401e44:	umaddl	x8, w22, w26, x0
  401e48:	ldr	w8, [x8, #8]
  401e4c:	tbz	w8, #31, 401e5c <tigetstr@plt+0xb3c>
  401e50:	subs	w22, w22, #0x1
  401e54:	str	w22, [x25, #424]
  401e58:	b.gt	401e44 <tigetstr@plt+0xb24>
  401e5c:	sxtw	x11, w22
  401e60:	madd	x8, x11, x26, x0
  401e64:	ldr	w9, [x8, #8]
  401e68:	subs	w10, w9, #0x1
  401e6c:	b.lt	402188 <tigetstr@plt+0xe68>  // b.tstop
  401e70:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401e74:	ldr	w8, [x8, #428]
  401e78:	b.eq	402158 <tigetstr@plt+0xe38>  // b.none
  401e7c:	add	x12, x10, #0x1
  401e80:	and	x10, x12, #0x1fffffffe
  401e84:	add	x22, x11, x10
  401e88:	madd	x11, x11, x26, x0
  401e8c:	mov	x13, x10
  401e90:	ldrb	w14, [x11]
  401e94:	ldrb	w15, [x11, #12]
  401e98:	subs	x13, x13, #0x2
  401e9c:	orr	w14, w14, w8
  401ea0:	orr	w15, w15, w8
  401ea4:	orr	w14, w14, #0x8
  401ea8:	orr	w15, w15, #0x8
  401eac:	strb	w14, [x11]
  401eb0:	strb	w15, [x11, #12]
  401eb4:	add	x11, x11, #0x18
  401eb8:	b.ne	401e90 <tigetstr@plt+0xb70>  // b.any
  401ebc:	cmp	x12, x10
  401ec0:	b.ne	402160 <tigetstr@plt+0xe40>  // b.any
  401ec4:	b	402184 <tigetstr@plt+0xe64>
  401ec8:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401ecc:	ldr	w8, [x9, #428]
  401ed0:	orr	w8, w8, #0x1
  401ed4:	str	w8, [x9, #428]
  401ed8:	b	401bcc <tigetstr@plt+0x8ac>
  401edc:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401ee0:	ldr	w8, [x9, #428]
  401ee4:	and	w8, w8, #0xfffffffe
  401ee8:	str	w8, [x9, #428]
  401eec:	b	401bcc <tigetstr@plt+0x8ac>
  401ef0:	str	wzr, [x25, #424]
  401ef4:	b	401bcc <tigetstr@plt+0x8ac>
  401ef8:	str	wzr, [x25, #424]
  401efc:	b	401bcc <tigetstr@plt+0x8ac>
  401f00:	madd	x9, x11, x26, x0
  401f04:	ldr	w9, [x9, #8]
  401f08:	tbnz	w9, #31, 401e3c <tigetstr@plt+0xb1c>
  401f0c:	str	d8, [x8]
  401f10:	add	w23, w22, #0x1
  401f14:	cmn	w22, #0x2
  401f18:	str	w23, [x25, #424]
  401f1c:	b.le	401c8c <tigetstr@plt+0x96c>
  401f20:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401f24:	ldr	w8, [x8, #432]
  401f28:	cmp	w8, w22
  401f2c:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401f30:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401f34:	add	x9, x9, #0x1b0
  401f38:	ldr	w8, [x9, #20]
  401f3c:	str	w23, [x9]
  401f40:	cmp	w8, w23
  401f44:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401f48:	b	401f5c <tigetstr@plt+0xc3c>
  401f4c:	ldr	w8, [x24]
  401f50:	stur	x0, [x24, #28]
  401f54:	cmp	w8, w23
  401f58:	b.gt	401bcc <tigetstr@plt+0x8ac>
  401f5c:	cmp	w8, w20
  401f60:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  401f64:	lsl	w9, w8, #1
  401f68:	cmp	w8, w27
  401f6c:	ldur	x0, [x24, #28]
  401f70:	csel	w22, w9, w20, lt  // lt = tstop
  401f74:	smull	x21, w22, w26
  401f78:	mov	x1, x21
  401f7c:	str	w22, [x24]
  401f80:	bl	4011c0 <realloc@plt>
  401f84:	cbz	w22, 401f4c <tigetstr@plt+0xc2c>
  401f88:	cbnz	x0, 401f4c <tigetstr@plt+0xc2c>
  401f8c:	b	4026f8 <tigetstr@plt+0x13d8>
  401f90:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401f94:	ldr	w8, [x8, #436]
  401f98:	cbz	w8, 402278 <tigetstr@plt+0xf58>
  401f9c:	tbnz	w8, #31, 4023bc <tigetstr@plt+0x109c>
  401fa0:	ldr	w23, [x28]
  401fa4:	ldr	w22, [x28, #8]
  401fa8:	str	wzr, [x28, #12]
  401fac:	bl	40288c <tigetstr@plt+0x156c>
  401fb0:	str	w23, [x28]
  401fb4:	tbnz	w23, #31, 4024d0 <tigetstr@plt+0x11b0>
  401fb8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401fbc:	ldr	w8, [x8, #432]
  401fc0:	cmp	w8, w23
  401fc4:	b.ge	4024d4 <tigetstr@plt+0x11b4>  // b.tcont
  401fc8:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401fcc:	add	x9, x9, #0x1b0
  401fd0:	ldr	w8, [x9, #20]
  401fd4:	str	w23, [x9]
  401fd8:	cmp	w8, w23
  401fdc:	b.le	401ff4 <tigetstr@plt+0xcd4>
  401fe0:	b	4024d4 <tigetstr@plt+0x11b4>
  401fe4:	ldr	w8, [x24]
  401fe8:	stur	x0, [x24, #28]
  401fec:	cmp	w8, w23
  401ff0:	b.gt	4024d4 <tigetstr@plt+0x11b4>
  401ff4:	cmp	w8, w20
  401ff8:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  401ffc:	lsl	w9, w8, #1
  402000:	cmp	w8, w27
  402004:	ldur	x0, [x24, #28]
  402008:	csel	w28, w9, w20, lt  // lt = tstop
  40200c:	smull	x21, w28, w26
  402010:	mov	x1, x21
  402014:	str	w28, [x24]
  402018:	bl	4011c0 <realloc@plt>
  40201c:	cbz	w28, 401fe4 <tigetstr@plt+0xcc4>
  402020:	cbnz	x0, 401fe4 <tigetstr@plt+0xcc4>
  402024:	b	4026f8 <tigetstr@plt+0x13d8>
  402028:	ldr	w8, [x28, #16]
  40202c:	ldr	w23, [x28]
  402030:	ldr	w22, [x28, #8]
  402034:	add	w8, w8, #0x1
  402038:	str	w8, [x28, #16]
  40203c:	bl	40288c <tigetstr@plt+0x156c>
  402040:	str	w23, [x28]
  402044:	tbnz	w23, #31, 40235c <tigetstr@plt+0x103c>
  402048:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40204c:	ldr	w8, [x8, #432]
  402050:	cmp	w8, w23
  402054:	b.ge	402360 <tigetstr@plt+0x1040>  // b.tcont
  402058:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  40205c:	add	x9, x9, #0x1b0
  402060:	ldr	w8, [x9, #20]
  402064:	str	w23, [x9]
  402068:	cmp	w8, w23
  40206c:	b.le	402084 <tigetstr@plt+0xd64>
  402070:	b	402360 <tigetstr@plt+0x1040>
  402074:	ldr	w8, [x24]
  402078:	stur	x0, [x24, #28]
  40207c:	cmp	w8, w23
  402080:	b.gt	402360 <tigetstr@plt+0x1040>
  402084:	cmp	w8, w20
  402088:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  40208c:	lsl	w9, w8, #1
  402090:	cmp	w8, w27
  402094:	ldur	x0, [x24, #28]
  402098:	csel	w28, w9, w20, lt  // lt = tstop
  40209c:	smull	x21, w28, w26
  4020a0:	mov	x1, x21
  4020a4:	str	w28, [x24]
  4020a8:	bl	4011c0 <realloc@plt>
  4020ac:	cbz	w28, 402074 <tigetstr@plt+0xd54>
  4020b0:	cbnz	x0, 402074 <tigetstr@plt+0xd54>
  4020b4:	b	4026f8 <tigetstr@plt+0x13d8>
  4020b8:	str	x17, [x29, #8]
  4020bc:	b	4020d0 <tigetstr@plt+0xdb0>
  4020c0:	ldr	w8, [x24]
  4020c4:	stur	x0, [x24, #28]
  4020c8:	cmp	w8, w28
  4020cc:	b.gt	402104 <tigetstr@plt+0xde4>
  4020d0:	cmp	w8, w20
  4020d4:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  4020d8:	lsl	w9, w8, #1
  4020dc:	cmp	w8, w27
  4020e0:	ldur	x0, [x24, #28]
  4020e4:	csel	w21, w9, w20, lt  // lt = tstop
  4020e8:	smull	x23, w21, w26
  4020ec:	mov	x1, x23
  4020f0:	str	w21, [x24]
  4020f4:	bl	4011c0 <realloc@plt>
  4020f8:	cbz	w21, 4020c0 <tigetstr@plt+0xda0>
  4020fc:	cbnz	x0, 4020c0 <tigetstr@plt+0xda0>
  402100:	b	40272c <tigetstr@plt+0x140c>
  402104:	ldr	w9, [x25, #424]
  402108:	ldr	x17, [x29, #8]
  40210c:	smaddl	x10, w9, w26, x0
  402110:	ldr	w11, [x10, #4]!
  402114:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  402118:	sxtw	x9, w9
  40211c:	add	x28, x28, #0x1a8
  402120:	cmp	w11, #0x5f
  402124:	b.eq	402204 <tigetstr@plt+0xee4>  // b.none
  402128:	cbnz	w11, 402230 <tigetstr@plt+0xf10>
  40212c:	cmp	w17, #0x0
  402130:	str	w22, [x10]
  402134:	b.le	402298 <tigetstr@plt+0xf78>
  402138:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  40213c:	ldr	w11, [x10, #428]
  402140:	cmp	w17, #0x1
  402144:	mov	w10, w17
  402148:	b.ne	4023dc <tigetstr@plt+0x10bc>  // b.any
  40214c:	mov	x12, xzr
  402150:	mov	w16, #0xffffffff            	// #-1
  402154:	b	402408 <tigetstr@plt+0x10e8>
  402158:	mov	w10, wzr
  40215c:	mov	x22, x11
  402160:	madd	x11, x22, x26, x0
  402164:	sub	w9, w9, w10
  402168:	ldrb	w10, [x11]
  40216c:	add	x22, x22, #0x1
  402170:	subs	w9, w9, #0x1
  402174:	orr	w10, w10, w8
  402178:	orr	w10, w10, #0x8
  40217c:	strb	w10, [x11], #12
  402180:	b.ne	402168 <tigetstr@plt+0xe48>  // b.any
  402184:	str	w22, [x25, #424]
  402188:	tbnz	w22, #31, 4021fc <tigetstr@plt+0xedc>
  40218c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402190:	ldr	w8, [x8, #432]
  402194:	cmp	w8, w22
  402198:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  40219c:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  4021a0:	add	x9, x9, #0x1b0
  4021a4:	ldr	w8, [x9, #20]
  4021a8:	str	w22, [x9]
  4021ac:	cmp	w8, w22
  4021b0:	b.gt	401bcc <tigetstr@plt+0x8ac>
  4021b4:	b	4021c8 <tigetstr@plt+0xea8>
  4021b8:	ldr	w8, [x24]
  4021bc:	stur	x0, [x24, #28]
  4021c0:	cmp	w8, w22
  4021c4:	b.gt	401bcc <tigetstr@plt+0x8ac>
  4021c8:	cmp	w8, w20
  4021cc:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  4021d0:	lsl	w9, w8, #1
  4021d4:	cmp	w8, w27
  4021d8:	csel	w23, w9, w20, lt  // lt = tstop
  4021dc:	smull	x21, w23, w26
  4021e0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4021e4:	mov	x1, x21
  4021e8:	str	w23, [x8, #452]
  4021ec:	bl	4011c0 <realloc@plt>
  4021f0:	cbz	w23, 4021b8 <tigetstr@plt+0xe98>
  4021f4:	cbnz	x0, 4021b8 <tigetstr@plt+0xe98>
  4021f8:	b	4026f8 <tigetstr@plt+0x13d8>
  4021fc:	str	wzr, [x25, #424]
  402200:	b	401bcc <tigetstr@plt+0x8ac>
  402204:	cmp	w17, #0x0
  402208:	str	w22, [x10]
  40220c:	b.le	402298 <tigetstr@plt+0xf78>
  402210:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  402214:	ldr	w11, [x10, #428]
  402218:	cmp	w17, #0x1
  40221c:	mov	w10, w17
  402220:	b.ne	402444 <tigetstr@plt+0x1124>  // b.any
  402224:	mov	x12, xzr
  402228:	mov	w16, #0xffffffff            	// #-1
  40222c:	b	402488 <tigetstr@plt+0x1168>
  402230:	cmp	w11, w22
  402234:	b.ne	4022a4 <tigetstr@plt+0xf84>  // b.any
  402238:	cmp	w17, #0x1
  40223c:	b.lt	402630 <tigetstr@plt+0x1310>  // b.tstop
  402240:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  402244:	ldr	w10, [x10, #428]
  402248:	cmp	w17, #0x1
  40224c:	mov	w11, w17
  402250:	b.ne	402588 <tigetstr@plt+0x1268>  // b.any
  402254:	mov	x12, xzr
  402258:	b	4025c8 <tigetstr@plt+0x12a8>
  40225c:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  402260:	add	x10, x10, #0x1ac
  402264:	ldr	w8, [x10]
  402268:	str	w9, [x10, #8]
  40226c:	orr	w8, w8, #0x2
  402270:	str	w8, [x10]
  402274:	b	401bcc <tigetstr@plt+0x8ac>
  402278:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  40227c:	add	x9, x9, #0x1ac
  402280:	ldr	w8, [x9]
  402284:	orr	w8, w8, #0x4
  402288:	str	w8, [x9]
  40228c:	mov	w8, #0x1                   	// #1
  402290:	str	w8, [x9, #8]
  402294:	b	401bcc <tigetstr@plt+0x8ac>
  402298:	madd	x10, x9, x26, x0
  40229c:	str	w17, [x10, #8]
  4022a0:	b	402630 <tigetstr@plt+0x1310>
  4022a4:	madd	x10, x9, x26, x0
  4022a8:	ldr	w17, [x10, #8]
  4022ac:	cmp	w17, #0x1
  4022b0:	b.lt	402630 <tigetstr@plt+0x1310>  // b.tstop
  4022b4:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  4022b8:	ldr	w10, [x10, #428]
  4022bc:	cmp	w17, #0x1
  4022c0:	b.ne	4025f0 <tigetstr@plt+0x12d0>  // b.any
  4022c4:	mov	x11, xzr
  4022c8:	b	402618 <tigetstr@plt+0x12f8>
  4022cc:	ldr	w8, [x28, #16]
  4022d0:	ldr	w23, [x28]
  4022d4:	ldr	w22, [x28, #8]
  4022d8:	add	w8, w8, #0x1
  4022dc:	stp	wzr, w8, [x28, #12]
  4022e0:	bl	40288c <tigetstr@plt+0x156c>
  4022e4:	str	w23, [x28]
  4022e8:	tbnz	w23, #31, 40235c <tigetstr@plt+0x103c>
  4022ec:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4022f0:	ldr	w8, [x8, #432]
  4022f4:	cmp	w8, w23
  4022f8:	b.ge	402360 <tigetstr@plt+0x1040>  // b.tcont
  4022fc:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402300:	add	x9, x9, #0x1b0
  402304:	ldr	w8, [x9, #20]
  402308:	str	w23, [x9]
  40230c:	cmp	w8, w23
  402310:	b.le	402328 <tigetstr@plt+0x1008>
  402314:	b	402360 <tigetstr@plt+0x1040>
  402318:	ldr	w8, [x24]
  40231c:	stur	x0, [x24, #28]
  402320:	cmp	w8, w23
  402324:	b.gt	402360 <tigetstr@plt+0x1040>
  402328:	cmp	w8, w20
  40232c:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  402330:	lsl	w9, w8, #1
  402334:	cmp	w8, w27
  402338:	ldur	x0, [x24, #28]
  40233c:	csel	w28, w9, w20, lt  // lt = tstop
  402340:	smull	x21, w28, w26
  402344:	mov	x1, x21
  402348:	str	w28, [x24]
  40234c:	bl	4011c0 <realloc@plt>
  402350:	cbz	w28, 402318 <tigetstr@plt+0xff8>
  402354:	cbnz	x0, 402318 <tigetstr@plt+0xff8>
  402358:	b	4026f8 <tigetstr@plt+0x13d8>
  40235c:	str	wzr, [x25, #424]
  402360:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402364:	add	x8, x8, #0x1b0
  402368:	ldr	x0, [x8, #56]
  40236c:	str	w22, [x8]
  402370:	cbz	x0, 4023a0 <tigetstr@plt+0x1080>
  402374:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  402378:	mov	w1, #0x1                   	// #1
  40237c:	add	x2, x2, #0xf54
  402380:	bl	4010d0 <tputs@plt>
  402384:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402388:	ldr	x0, [x8, #488]
  40238c:	cbz	x0, 4023a0 <tigetstr@plt+0x1080>
  402390:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  402394:	mov	w1, #0x1                   	// #1
  402398:	add	x2, x2, #0xf54
  40239c:	bl	4010d0 <tputs@plt>
  4023a0:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  4023a4:	ldr	w8, [x9, #440]
  4023a8:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  4023ac:	add	x28, x28, #0x1a8
  4023b0:	add	w8, w8, #0x1
  4023b4:	str	w8, [x9, #440]
  4023b8:	b	401bcc <tigetstr@plt+0x8ac>
  4023bc:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  4023c0:	add	x10, x10, #0x1ac
  4023c4:	ldr	w9, [x10]
  4023c8:	add	w8, w8, #0x1
  4023cc:	and	w9, w9, #0xfffffffd
  4023d0:	str	w9, [x10]
  4023d4:	str	w8, [x10, #8]
  4023d8:	b	401bcc <tigetstr@plt+0x8ac>
  4023dc:	and	x12, x10, #0xfffffffe
  4023e0:	madd	x13, x9, x26, x0
  4023e4:	mov	x14, x12
  4023e8:	strb	w11, [x13]
  4023ec:	strb	w11, [x13, #12]
  4023f0:	subs	x14, x14, #0x2
  4023f4:	add	x13, x13, #0x18
  4023f8:	b.ne	4023e8 <tigetstr@plt+0x10c8>  // b.any
  4023fc:	cmp	x12, x10
  402400:	mov	w16, #0xffffffff            	// #-1
  402404:	b.eq	402420 <tigetstr@plt+0x1100>  // b.none
  402408:	add	x13, x12, x9
  40240c:	madd	x13, x13, x26, x0
  402410:	sub	x12, x10, x12
  402414:	subs	x12, x12, #0x1
  402418:	strb	w11, [x13], #12
  40241c:	b.ne	402414 <tigetstr@plt+0x10f4>  // b.any
  402420:	madd	x11, x9, x26, x0
  402424:	cmp	w17, #0x2
  402428:	str	w17, [x11, #8]
  40242c:	b.lt	402630 <tigetstr@plt+0x1310>  // b.tstop
  402430:	sub	x12, x10, #0x1
  402434:	cmp	x12, #0x2
  402438:	b.cs	4024e8 <tigetstr@plt+0x11c8>  // b.hs, b.nlast
  40243c:	mov	w11, #0x1                   	// #1
  402440:	b	402518 <tigetstr@plt+0x11f8>
  402444:	and	x12, x10, #0xfffffffe
  402448:	madd	x13, x9, x26, x0
  40244c:	mov	x14, x12
  402450:	ldrb	w15, [x13]
  402454:	ldrb	w16, [x13, #12]
  402458:	subs	x14, x14, #0x2
  40245c:	orr	w15, w15, w11
  402460:	orr	w16, w16, w11
  402464:	orr	w15, w15, #0x8
  402468:	orr	w16, w16, #0x8
  40246c:	strb	w15, [x13]
  402470:	strb	w16, [x13, #12]
  402474:	add	x13, x13, #0x18
  402478:	b.ne	402450 <tigetstr@plt+0x1130>  // b.any
  40247c:	cmp	x12, x10
  402480:	mov	w16, #0xffffffff            	// #-1
  402484:	b.eq	4024ac <tigetstr@plt+0x118c>  // b.none
  402488:	add	x13, x12, x9
  40248c:	madd	x13, x13, x26, x0
  402490:	sub	x12, x10, x12
  402494:	ldrb	w14, [x13]
  402498:	subs	x12, x12, #0x1
  40249c:	orr	w14, w14, w11
  4024a0:	orr	w14, w14, #0x8
  4024a4:	strb	w14, [x13], #12
  4024a8:	b.ne	402494 <tigetstr@plt+0x1174>  // b.any
  4024ac:	madd	x11, x9, x26, x0
  4024b0:	cmp	w17, #0x2
  4024b4:	str	w17, [x11, #8]
  4024b8:	b.lt	402630 <tigetstr@plt+0x1310>  // b.tstop
  4024bc:	sub	x12, x10, #0x1
  4024c0:	cmp	x12, #0x2
  4024c4:	b.cs	402538 <tigetstr@plt+0x1218>  // b.hs, b.nlast
  4024c8:	mov	w11, #0x1                   	// #1
  4024cc:	b	402568 <tigetstr@plt+0x1248>
  4024d0:	str	wzr, [x25, #424]
  4024d4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4024d8:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  4024dc:	str	w22, [x8, #432]
  4024e0:	add	x28, x28, #0x1a8
  4024e4:	b	401bcc <tigetstr@plt+0x8ac>
  4024e8:	and	x13, x12, #0xfffffffffffffffe
  4024ec:	madd	x14, x9, x26, x0
  4024f0:	orr	x11, x12, #0x1
  4024f4:	add	x14, x14, #0x14
  4024f8:	mov	x15, x13
  4024fc:	str	w16, [x14]
  402500:	str	w16, [x14, #12]
  402504:	subs	x15, x15, #0x2
  402508:	add	x14, x14, #0x18
  40250c:	b.ne	4024fc <tigetstr@plt+0x11dc>  // b.any
  402510:	cmp	x12, x13
  402514:	b.eq	402630 <tigetstr@plt+0x1310>  // b.none
  402518:	add	x12, x11, x9
  40251c:	madd	x12, x12, x26, x0
  402520:	add	x12, x12, #0x8
  402524:	sub	x10, x10, x11
  402528:	subs	x10, x10, #0x1
  40252c:	str	w16, [x12], #12
  402530:	b.ne	402528 <tigetstr@plt+0x1208>  // b.any
  402534:	b	402630 <tigetstr@plt+0x1310>
  402538:	and	x13, x12, #0xfffffffffffffffe
  40253c:	madd	x14, x9, x26, x0
  402540:	orr	x11, x12, #0x1
  402544:	add	x14, x14, #0x14
  402548:	mov	x15, x13
  40254c:	str	w16, [x14]
  402550:	str	w16, [x14, #12]
  402554:	subs	x15, x15, #0x2
  402558:	add	x14, x14, #0x18
  40255c:	b.ne	40254c <tigetstr@plt+0x122c>  // b.any
  402560:	cmp	x12, x13
  402564:	b.eq	402630 <tigetstr@plt+0x1310>  // b.none
  402568:	add	x12, x11, x9
  40256c:	madd	x12, x12, x26, x0
  402570:	add	x12, x12, #0x8
  402574:	sub	x10, x10, x11
  402578:	subs	x10, x10, #0x1
  40257c:	str	w16, [x12], #12
  402580:	b.ne	402578 <tigetstr@plt+0x1258>  // b.any
  402584:	b	402630 <tigetstr@plt+0x1310>
  402588:	and	x12, x11, #0xfffffffe
  40258c:	madd	x13, x9, x26, x0
  402590:	mov	x14, x12
  402594:	ldrb	w15, [x13]
  402598:	ldrb	w16, [x13, #12]
  40259c:	subs	x14, x14, #0x2
  4025a0:	orr	w15, w15, w10
  4025a4:	orr	w16, w16, w10
  4025a8:	orr	w15, w15, #0x10
  4025ac:	orr	w16, w16, #0x10
  4025b0:	strb	w15, [x13]
  4025b4:	strb	w16, [x13, #12]
  4025b8:	add	x13, x13, #0x18
  4025bc:	b.ne	402594 <tigetstr@plt+0x1274>  // b.any
  4025c0:	cmp	x12, x11
  4025c4:	b.eq	402630 <tigetstr@plt+0x1310>  // b.none
  4025c8:	add	x13, x12, x9
  4025cc:	madd	x13, x13, x26, x0
  4025d0:	sub	x11, x11, x12
  4025d4:	ldrb	w12, [x13]
  4025d8:	subs	x11, x11, #0x1
  4025dc:	orr	w12, w12, w10
  4025e0:	orr	w12, w12, #0x10
  4025e4:	strb	w12, [x13], #12
  4025e8:	b.ne	4025d4 <tigetstr@plt+0x12b4>  // b.any
  4025ec:	b	402630 <tigetstr@plt+0x1310>
  4025f0:	and	x11, x17, #0xfffffffe
  4025f4:	madd	x12, x9, x26, x0
  4025f8:	mov	x13, x11
  4025fc:	strb	w10, [x12]
  402600:	strb	w10, [x12, #12]
  402604:	subs	x13, x13, #0x2
  402608:	add	x12, x12, #0x18
  40260c:	b.ne	4025fc <tigetstr@plt+0x12dc>  // b.any
  402610:	cmp	x11, x17
  402614:	b.eq	402630 <tigetstr@plt+0x1310>  // b.none
  402618:	add	x12, x11, x9
  40261c:	madd	x12, x12, x26, x0
  402620:	sub	x11, x17, x11
  402624:	subs	x11, x11, #0x1
  402628:	strb	w10, [x12], #12
  40262c:	b.ne	402624 <tigetstr@plt+0x1304>  // b.any
  402630:	adds	w22, w17, w9
  402634:	str	w22, [x25, #424]
  402638:	b.mi	4026a4 <tigetstr@plt+0x1384>  // b.first
  40263c:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402640:	ldr	w9, [x9, #432]
  402644:	cmp	w9, w22
  402648:	b.ge	401bcc <tigetstr@plt+0x8ac>  // b.tcont
  40264c:	cmp	w8, w22
  402650:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402654:	str	w22, [x9, #432]
  402658:	b.gt	401bcc <tigetstr@plt+0x8ac>
  40265c:	b	402670 <tigetstr@plt+0x1350>
  402660:	ldr	w8, [x24]
  402664:	stur	x0, [x24, #28]
  402668:	cmp	w8, w22
  40266c:	b.gt	401bcc <tigetstr@plt+0x8ac>
  402670:	cmp	w8, w20
  402674:	b.eq	40270c <tigetstr@plt+0x13ec>  // b.none
  402678:	lsl	w9, w8, #1
  40267c:	cmp	w8, w27
  402680:	csel	w23, w9, w20, lt  // lt = tstop
  402684:	smull	x21, w23, w26
  402688:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40268c:	mov	x1, x21
  402690:	str	w23, [x8, #452]
  402694:	bl	4011c0 <realloc@plt>
  402698:	cbz	w23, 402660 <tigetstr@plt+0x1340>
  40269c:	cbnz	x0, 402660 <tigetstr@plt+0x1340>
  4026a0:	b	4026f8 <tigetstr@plt+0x13d8>
  4026a4:	str	wzr, [x25, #424]
  4026a8:	b	401bcc <tigetstr@plt+0x8ac>
  4026ac:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4026b0:	ldr	w8, [x8, #432]
  4026b4:	cbz	w8, 4026d8 <tigetstr@plt+0x13b8>
  4026b8:	ldp	x20, x19, [sp, #96]
  4026bc:	ldp	x22, x21, [sp, #80]
  4026c0:	ldp	x24, x23, [sp, #64]
  4026c4:	ldp	x26, x25, [sp, #48]
  4026c8:	ldp	x28, x27, [sp, #32]
  4026cc:	ldp	x29, x30, [sp, #16]
  4026d0:	ldr	d8, [sp], #112
  4026d4:	b	40288c <tigetstr@plt+0x156c>
  4026d8:	ldp	x20, x19, [sp, #96]
  4026dc:	ldp	x22, x21, [sp, #80]
  4026e0:	ldp	x24, x23, [sp, #64]
  4026e4:	ldp	x26, x25, [sp, #48]
  4026e8:	ldp	x28, x27, [sp, #32]
  4026ec:	ldp	x29, x30, [sp, #16]
  4026f0:	ldr	d8, [sp], #112
  4026f4:	ret
  4026f8:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  4026fc:	add	x1, x1, #0x46a
  402700:	mov	w0, #0x1                   	// #1
  402704:	mov	x2, x21
  402708:	bl	4012f0 <err@plt>
  40270c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402710:	add	x1, x1, #0x484
  402714:	mov	w2, #0x5                   	// #5
  402718:	mov	x0, xzr
  40271c:	bl	401280 <dcgettext@plt>
  402720:	mov	x1, x0
  402724:	mov	w0, #0x1                   	// #1
  402728:	bl	401290 <errx@plt>
  40272c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402730:	add	x1, x1, #0x46a
  402734:	mov	w0, #0x1                   	// #1
  402738:	mov	x2, x23
  40273c:	bl	4012f0 <err@plt>
  402740:	mov	x1, x19
  402744:	bl	401170 <ungetwc@plt>
  402748:	mov	x0, x19
  40274c:	bl	4011f0 <getwc@plt>
  402750:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402754:	mov	w19, w0
  402758:	add	x1, x1, #0x441
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401280 <dcgettext@plt>
  402768:	mov	x1, x0
  40276c:	mov	w0, #0x1                   	// #1
  402770:	mov	w2, #0x1b                  	// #27
  402774:	mov	w3, w19
  402778:	bl	401290 <errx@plt>
  40277c:	stp	x29, x30, [sp, #-32]!
  402780:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402784:	stp	x20, x19, [sp, #16]
  402788:	ldr	x20, [x8, #384]
  40278c:	mov	x29, sp
  402790:	bl	4012c0 <__errno_location@plt>
  402794:	mov	x19, x0
  402798:	str	wzr, [x0]
  40279c:	mov	x0, x20
  4027a0:	bl	401310 <ferror@plt>
  4027a4:	cbnz	w0, 402844 <tigetstr@plt+0x1524>
  4027a8:	mov	x0, x20
  4027ac:	bl	401250 <fflush@plt>
  4027b0:	cbz	w0, 402804 <tigetstr@plt+0x14e4>
  4027b4:	ldr	w20, [x19]
  4027b8:	cmp	w20, #0x9
  4027bc:	b.eq	4027c8 <tigetstr@plt+0x14a8>  // b.none
  4027c0:	cmp	w20, #0x20
  4027c4:	b.ne	40285c <tigetstr@plt+0x153c>  // b.any
  4027c8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4027cc:	ldr	x20, [x8, #360]
  4027d0:	str	wzr, [x19]
  4027d4:	mov	x0, x20
  4027d8:	bl	401310 <ferror@plt>
  4027dc:	cbnz	w0, 402884 <tigetstr@plt+0x1564>
  4027e0:	mov	x0, x20
  4027e4:	bl	401250 <fflush@plt>
  4027e8:	cbz	w0, 402824 <tigetstr@plt+0x1504>
  4027ec:	ldr	w8, [x19]
  4027f0:	cmp	w8, #0x9
  4027f4:	b.ne	402884 <tigetstr@plt+0x1564>  // b.any
  4027f8:	ldp	x20, x19, [sp, #16]
  4027fc:	ldp	x29, x30, [sp], #32
  402800:	ret
  402804:	mov	x0, x20
  402808:	bl	401110 <fileno@plt>
  40280c:	tbnz	w0, #31, 4027b4 <tigetstr@plt+0x1494>
  402810:	bl	4010b0 <dup@plt>
  402814:	tbnz	w0, #31, 4027b4 <tigetstr@plt+0x1494>
  402818:	bl	4011d0 <close@plt>
  40281c:	cbnz	w0, 4027b4 <tigetstr@plt+0x1494>
  402820:	b	4027c8 <tigetstr@plt+0x14a8>
  402824:	mov	x0, x20
  402828:	bl	401110 <fileno@plt>
  40282c:	tbnz	w0, #31, 4027ec <tigetstr@plt+0x14cc>
  402830:	bl	4010b0 <dup@plt>
  402834:	tbnz	w0, #31, 4027ec <tigetstr@plt+0x14cc>
  402838:	bl	4011d0 <close@plt>
  40283c:	cbnz	w0, 4027ec <tigetstr@plt+0x14cc>
  402840:	b	4027f8 <tigetstr@plt+0x14d8>
  402844:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402848:	add	x1, x1, #0x2f3
  40284c:	mov	w2, #0x5                   	// #5
  402850:	mov	x0, xzr
  402854:	bl	401280 <dcgettext@plt>
  402858:	b	402874 <tigetstr@plt+0x1554>
  40285c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402860:	add	x1, x1, #0x2f3
  402864:	mov	w2, #0x5                   	// #5
  402868:	mov	x0, xzr
  40286c:	bl	401280 <dcgettext@plt>
  402870:	cbnz	w20, 402880 <tigetstr@plt+0x1560>
  402874:	bl	401260 <warnx@plt>
  402878:	mov	w0, #0x1                   	// #1
  40287c:	bl	401080 <_exit@plt>
  402880:	bl	401230 <warn@plt>
  402884:	mov	w0, #0x1                   	// #1
  402888:	bl	401080 <_exit@plt>
  40288c:	stp	x29, x30, [sp, #-96]!
  402890:	stp	x24, x23, [sp, #48]
  402894:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  402898:	ldr	w8, [x23, #432]
  40289c:	stp	x28, x27, [sp, #16]
  4028a0:	stp	x26, x25, [sp, #32]
  4028a4:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  4028a8:	cmp	w8, #0x0
  4028ac:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4028b0:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  4028b4:	stp	x22, x21, [sp, #64]
  4028b8:	stp	x20, x19, [sp, #80]
  4028bc:	mov	x29, sp
  4028c0:	b.le	402c54 <tigetstr@plt+0x1934>
  4028c4:	ldr	x8, [x24, #480]
  4028c8:	adrp	x19, 402000 <tigetstr@plt+0xce0>
  4028cc:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  4028d0:	mov	w25, wzr
  4028d4:	mov	w9, wzr
  4028d8:	mov	w22, wzr
  4028dc:	mov	w24, #0xc                   	// #12
  4028e0:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4028e4:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  4028e8:	add	x19, x19, #0xf54
  4028ec:	add	x23, x23, #0x1b0
  4028f0:	b	402928 <tigetstr@plt+0x1608>
  4028f4:	mov	w1, #0x1                   	// #1
  4028f8:	mov	x2, x19
  4028fc:	bl	4010d0 <tputs@plt>
  402900:	ldr	x8, [x23, #48]
  402904:	ldr	w10, [x23]
  402908:	madd	x9, x26, x24, x8
  40290c:	ldr	w9, [x9, #8]
  402910:	subs	w9, w9, #0x1
  402914:	csel	w9, w9, wzr, gt
  402918:	add	w9, w26, w9
  40291c:	add	w9, w9, #0x1
  402920:	cmp	w9, w10
  402924:	b.ge	402b48 <tigetstr@plt+0x1828>  // b.tcont
  402928:	smull	x10, w9, w24
  40292c:	ldrsb	w20, [x8, x10]
  402930:	sxtw	x26, w9
  402934:	cmp	w22, w20
  402938:	b.eq	402a4c <tigetstr@plt+0x172c>  // b.none
  40293c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402940:	ldrb	w8, [x8, #416]
  402944:	add	w25, w25, #0x1
  402948:	tbnz	w8, #0, 402a34 <tigetstr@plt+0x1714>
  40294c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402950:	ldr	w8, [x8, #444]
  402954:	cbz	w20, 402998 <tigetstr@plt+0x1678>
  402958:	cbz	w8, 402998 <tigetstr@plt+0x1678>
  40295c:	cmp	w8, #0x8
  402960:	b.ne	402974 <tigetstr@plt+0x1654>  // b.any
  402964:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402968:	ldr	x0, [x8, #504]
  40296c:	cbnz	x0, 402980 <tigetstr@plt+0x1660>
  402970:	b	40298c <tigetstr@plt+0x166c>
  402974:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402978:	ldr	x0, [x8, #512]
  40297c:	cbz	x0, 40298c <tigetstr@plt+0x166c>
  402980:	mov	w1, #0x1                   	// #1
  402984:	mov	x2, x19
  402988:	bl	4010d0 <tputs@plt>
  40298c:	mov	w8, wzr
  402990:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402994:	str	wzr, [x9, #444]
  402998:	cmp	w20, #0x10
  40299c:	b.hi	4029e4 <tigetstr@plt+0x16c4>  // b.pmore
  4029a0:	adrp	x11, 403000 <tigetstr@plt+0x1ce0>
  4029a4:	add	x11, x11, #0x144
  4029a8:	adr	x9, 4029b8 <tigetstr@plt+0x1698>
  4029ac:	ldrb	w10, [x11, x20]
  4029b0:	add	x9, x9, x10, lsl #2
  4029b4:	br	x9
  4029b8:	cbz	w8, 402a34 <tigetstr@plt+0x1714>
  4029bc:	cmp	w8, #0x8
  4029c0:	b.ne	402b38 <tigetstr@plt+0x1818>  // b.any
  4029c4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4029c8:	ldr	x0, [x8, #504]
  4029cc:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  4029d0:	b	402a34 <tigetstr@plt+0x1714>
  4029d4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4029d8:	ldr	x0, [x8, #456]
  4029dc:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  4029e0:	b	402a34 <tigetstr@plt+0x1714>
  4029e4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4029e8:	ldr	x0, [x8, #536]
  4029ec:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  4029f0:	b	402a34 <tigetstr@plt+0x1714>
  4029f4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4029f8:	ldr	x0, [x8, #520]
  4029fc:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  402a00:	b	402a34 <tigetstr@plt+0x1714>
  402a04:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402a08:	ldr	x0, [x8, #464]
  402a0c:	cbz	x0, 402a1c <tigetstr@plt+0x16fc>
  402a10:	mov	w1, #0x1                   	// #1
  402a14:	mov	x2, x19
  402a18:	bl	4010d0 <tputs@plt>
  402a1c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402a20:	ldr	x0, [x8, #528]
  402a24:	cbz	x0, 402a34 <tigetstr@plt+0x1714>
  402a28:	mov	w1, #0x1                   	// #1
  402a2c:	mov	x2, x19
  402a30:	bl	4010d0 <tputs@plt>
  402a34:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402a38:	add	x9, x9, #0x1bc
  402a3c:	ldur	x8, [x9, #36]
  402a40:	str	w20, [x9]
  402a44:	mul	x9, x26, x24
  402a48:	ldrsb	w22, [x8, x9]
  402a4c:	madd	x9, x26, x24, x8
  402a50:	ldr	w0, [x9, #4]
  402a54:	cbz	w0, 402acc <tigetstr@plt+0x17ac>
  402a58:	madd	x8, x26, x24, x8
  402a5c:	ldr	w28, [x8, #8]
  402a60:	bl	401100 <putwchar@plt>
  402a64:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402a68:	ldr	w8, [x8, #448]
  402a6c:	cbz	w8, 402900 <tigetstr@plt+0x15e0>
  402a70:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402a74:	ldrb	w8, [x8, #444]
  402a78:	tbz	w8, #3, 402900 <tigetstr@plt+0x15e0>
  402a7c:	cmp	w28, #0x1
  402a80:	b.lt	402900 <tigetstr@plt+0x15e0>  // b.tstop
  402a84:	mov	w20, w28
  402a88:	b	402a94 <tigetstr@plt+0x1774>
  402a8c:	subs	w20, w20, #0x1
  402a90:	b.eq	402ab4 <tigetstr@plt+0x1794>  // b.none
  402a94:	ldr	x0, [x21, #544]
  402a98:	cbz	x0, 402a8c <tigetstr@plt+0x176c>
  402a9c:	mov	w1, #0x1                   	// #1
  402aa0:	mov	x2, x19
  402aa4:	bl	4010d0 <tputs@plt>
  402aa8:	b	402a8c <tigetstr@plt+0x176c>
  402aac:	subs	w28, w28, #0x1
  402ab0:	b.eq	402900 <tigetstr@plt+0x15e0>  // b.none
  402ab4:	ldr	x0, [x27, #472]
  402ab8:	cbz	x0, 402aac <tigetstr@plt+0x178c>
  402abc:	mov	w1, #0x1                   	// #1
  402ac0:	mov	x2, x19
  402ac4:	bl	4010d0 <tputs@plt>
  402ac8:	b	402aac <tigetstr@plt+0x178c>
  402acc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402ad0:	ldr	w8, [x8, #440]
  402ad4:	cbz	w8, 402ae8 <tigetstr@plt+0x17c8>
  402ad8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402adc:	ldr	x0, [x8, #496]
  402ae0:	cbnz	x0, 4028f4 <tigetstr@plt+0x15d4>
  402ae4:	b	402900 <tigetstr@plt+0x15e0>
  402ae8:	mov	w0, #0x20                  	// #32
  402aec:	bl	401100 <putwchar@plt>
  402af0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402af4:	ldr	w8, [x8, #448]
  402af8:	cbz	w8, 402900 <tigetstr@plt+0x15e0>
  402afc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b00:	ldrb	w8, [x8, #444]
  402b04:	tbz	w8, #3, 402900 <tigetstr@plt+0x15e0>
  402b08:	ldr	x0, [x21, #544]
  402b0c:	cbz	x0, 402b1c <tigetstr@plt+0x17fc>
  402b10:	mov	w1, #0x1                   	// #1
  402b14:	mov	x2, x19
  402b18:	bl	4010d0 <tputs@plt>
  402b1c:	ldr	x0, [x27, #472]
  402b20:	cbnz	x0, 4028f4 <tigetstr@plt+0x15d4>
  402b24:	b	402900 <tigetstr@plt+0x15e0>
  402b28:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b2c:	ldr	x0, [x8, #464]
  402b30:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  402b34:	b	402a34 <tigetstr@plt+0x1714>
  402b38:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b3c:	ldr	x0, [x8, #512]
  402b40:	cbnz	x0, 402a28 <tigetstr@plt+0x1708>
  402b44:	b	402a34 <tigetstr@plt+0x1714>
  402b48:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  402b4c:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  402b50:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  402b54:	cbz	w22, 402b9c <tigetstr@plt+0x187c>
  402b58:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b5c:	ldrb	w8, [x8, #416]
  402b60:	tbnz	w8, #0, 402b94 <tigetstr@plt+0x1874>
  402b64:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b68:	ldr	w8, [x8, #444]
  402b6c:	cbz	w8, 402b94 <tigetstr@plt+0x1874>
  402b70:	cmp	w8, #0x8
  402b74:	b.ne	402f1c <tigetstr@plt+0x1bfc>  // b.any
  402b78:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b7c:	ldr	x0, [x8, #504]
  402b80:	cbz	x0, 402b94 <tigetstr@plt+0x1874>
  402b84:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  402b88:	add	x2, x2, #0xf54
  402b8c:	mov	w1, #0x1                   	// #1
  402b90:	bl	4010d0 <tputs@plt>
  402b94:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402b98:	str	wzr, [x8, #444]
  402b9c:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  402ba0:	cbz	w25, 402cf8 <tigetstr@plt+0x19d8>
  402ba4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402ba8:	ldrb	w8, [x8, #420]
  402bac:	cbz	w8, 402cf8 <tigetstr@plt+0x19d8>
  402bb0:	ldrsw	x21, [x23, #432]
  402bb4:	mov	w1, #0x4                   	// #4
  402bb8:	add	x20, x21, #0x1
  402bbc:	mov	x0, x20
  402bc0:	bl	4011b0 <calloc@plt>
  402bc4:	mov	x19, x0
  402bc8:	cbz	w20, 402bd0 <tigetstr@plt+0x18b0>
  402bcc:	cbz	x19, 402f2c <tigetstr@plt+0x1c0c>
  402bd0:	cmp	w21, #0x1
  402bd4:	b.lt	402c60 <tigetstr@plt+0x1940>  // b.tstop
  402bd8:	ldr	x9, [x24, #480]
  402bdc:	mov	w20, wzr
  402be0:	mov	w8, wzr
  402be4:	mov	w10, #0xc                   	// #12
  402be8:	mov	w11, #0x5f                  	// #95
  402bec:	mov	w12, #0x20                  	// #32
  402bf0:	mov	x22, x19
  402bf4:	b	402c0c <tigetstr@plt+0x18ec>
  402bf8:	str	w11, [x22]
  402bfc:	add	w8, w8, #0x1
  402c00:	cmp	w8, w21
  402c04:	add	x22, x22, #0x4
  402c08:	b.ge	402c68 <tigetstr@plt+0x1948>  // b.tcont
  402c0c:	smull	x13, w8, w10
  402c10:	ldrsb	w13, [x9, x13]
  402c14:	cmp	w13, #0x8
  402c18:	b.eq	402bf8 <tigetstr@plt+0x18d8>  // b.none
  402c1c:	cmp	w13, #0x10
  402c20:	b.ne	402c4c <tigetstr@plt+0x192c>  // b.any
  402c24:	sxtw	x13, w8
  402c28:	madd	x13, x13, x10, x9
  402c2c:	ldr	w14, [x13, #4]
  402c30:	mov	w20, #0x1                   	// #1
  402c34:	str	w14, [x22]
  402c38:	ldr	w13, [x13, #8]
  402c3c:	subs	w13, w13, #0x1
  402c40:	csel	w13, w13, wzr, gt
  402c44:	add	w8, w13, w8
  402c48:	b	402bfc <tigetstr@plt+0x18dc>
  402c4c:	str	w12, [x22]
  402c50:	b	402bfc <tigetstr@plt+0x18dc>
  402c54:	mov	w0, #0xa                   	// #10
  402c58:	bl	401100 <putwchar@plt>
  402c5c:	b	402de4 <tigetstr@plt+0x1ac4>
  402c60:	mov	w20, wzr
  402c64:	mov	x22, x19
  402c68:	mov	w0, #0xd                   	// #13
  402c6c:	bl	401100 <putwchar@plt>
  402c70:	mov	w8, #0x20                  	// #32
  402c74:	str	w8, [x22]
  402c78:	str	wzr, [x22]
  402c7c:	ldr	w8, [x22, #-4]!
  402c80:	cmp	w8, #0x20
  402c84:	b.eq	402c78 <tigetstr@plt+0x1958>  // b.none
  402c88:	ldr	x1, [x27, #384]
  402c8c:	mov	x0, x19
  402c90:	bl	401270 <fputws@plt>
  402c94:	cbz	w20, 402cf0 <tigetstr@plt+0x19d0>
  402c98:	mov	w0, #0xd                   	// #13
  402c9c:	bl	401100 <putwchar@plt>
  402ca0:	mov	x20, x19
  402ca4:	b	402cb4 <tigetstr@plt+0x1994>
  402ca8:	mov	w0, #0x20                  	// #32
  402cac:	bl	401100 <putwchar@plt>
  402cb0:	add	x20, x20, #0x4
  402cb4:	ldr	w0, [x20]
  402cb8:	cmp	w0, #0x5f
  402cbc:	b.eq	402ca8 <tigetstr@plt+0x1988>  // b.none
  402cc0:	cbnz	w0, 402cac <tigetstr@plt+0x198c>
  402cc4:	mov	w0, #0xd                   	// #13
  402cc8:	bl	401100 <putwchar@plt>
  402ccc:	mov	x20, x19
  402cd0:	b	402ce0 <tigetstr@plt+0x19c0>
  402cd4:	mov	w0, #0x20                  	// #32
  402cd8:	bl	401100 <putwchar@plt>
  402cdc:	add	x20, x20, #0x4
  402ce0:	ldr	w0, [x20]
  402ce4:	cmp	w0, #0x5f
  402ce8:	b.eq	402cd4 <tigetstr@plt+0x19b4>  // b.none
  402cec:	cbnz	w0, 402cd8 <tigetstr@plt+0x19b8>
  402cf0:	mov	x0, x19
  402cf4:	bl	401240 <free@plt>
  402cf8:	mov	w0, #0xa                   	// #10
  402cfc:	bl	401100 <putwchar@plt>
  402d00:	cbz	w25, 402de4 <tigetstr@plt+0x1ac4>
  402d04:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402d08:	ldrb	w8, [x8, #416]
  402d0c:	cbz	w8, 402de4 <tigetstr@plt+0x1ac4>
  402d10:	ldrsw	x21, [x23, #432]
  402d14:	mov	w1, #0x4                   	// #4
  402d18:	add	x20, x21, #0x1
  402d1c:	mov	x0, x20
  402d20:	bl	4011b0 <calloc@plt>
  402d24:	mov	x19, x0
  402d28:	cbz	w20, 402d30 <tigetstr@plt+0x1a10>
  402d2c:	cbz	x19, 402f2c <tigetstr@plt+0x1c0c>
  402d30:	and	x9, x21, #0xffffffff
  402d34:	cmp	w9, #0x1
  402d38:	b.lt	402dac <tigetstr@plt+0x1a8c>  // b.tstop
  402d3c:	ldr	x10, [x24, #480]
  402d40:	adrp	x11, 403000 <tigetstr@plt+0x1ce0>
  402d44:	add	x11, x11, #0x155
  402d48:	mov	x8, x19
  402d4c:	b	402d64 <tigetstr@plt+0x1a44>
  402d50:	mov	w12, #0x5e                  	// #94
  402d54:	str	w12, [x8], #4
  402d58:	subs	x9, x9, #0x1
  402d5c:	add	x10, x10, #0xc
  402d60:	b.eq	402db0 <tigetstr@plt+0x1a90>  // b.none
  402d64:	ldrsb	w12, [x10]
  402d68:	cmp	w12, #0x10
  402d6c:	b.hi	402d94 <tigetstr@plt+0x1a74>  // b.pmore
  402d70:	adr	x13, 402d50 <tigetstr@plt+0x1a30>
  402d74:	ldrb	w14, [x11, x12]
  402d78:	add	x13, x13, x14, lsl #2
  402d7c:	mov	w12, #0x20                  	// #32
  402d80:	br	x13
  402d84:	mov	w12, #0x67                  	// #103
  402d88:	b	402d54 <tigetstr@plt+0x1a34>
  402d8c:	mov	w12, #0x21                  	// #33
  402d90:	b	402d54 <tigetstr@plt+0x1a34>
  402d94:	mov	w12, #0x58                  	// #88
  402d98:	b	402d54 <tigetstr@plt+0x1a34>
  402d9c:	mov	w12, #0x76                  	// #118
  402da0:	b	402d54 <tigetstr@plt+0x1a34>
  402da4:	mov	w12, #0x5f                  	// #95
  402da8:	b	402d54 <tigetstr@plt+0x1a34>
  402dac:	mov	x8, x19
  402db0:	mov	w9, #0x20                  	// #32
  402db4:	str	w9, [x8]
  402db8:	str	wzr, [x8]
  402dbc:	ldr	w9, [x8, #-4]!
  402dc0:	cmp	w9, #0x20
  402dc4:	b.eq	402db8 <tigetstr@plt+0x1a98>  // b.none
  402dc8:	ldr	x1, [x27, #384]
  402dcc:	mov	x0, x19
  402dd0:	bl	401270 <fputws@plt>
  402dd4:	mov	w0, #0xa                   	// #10
  402dd8:	bl	401100 <putwchar@plt>
  402ddc:	mov	x0, x19
  402de0:	bl	401240 <free@plt>
  402de4:	ldr	x0, [x27, #384]
  402de8:	bl	401250 <fflush@plt>
  402dec:	ldr	w8, [x26, #440]
  402df0:	cbz	w8, 402dfc <tigetstr@plt+0x1adc>
  402df4:	sub	w8, w8, #0x1
  402df8:	str	w8, [x26, #440]
  402dfc:	ldr	x19, [x24, #480]
  402e00:	cbz	x19, 402e2c <tigetstr@plt+0x1b0c>
  402e04:	ldrsw	x20, [x23, #432]
  402e08:	mov	x0, x19
  402e0c:	mov	w1, wzr
  402e10:	add	x8, x20, x20, lsl #1
  402e14:	lsl	x2, x8, #2
  402e18:	bl	4011a0 <memset@plt>
  402e1c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402e20:	str	wzr, [x8, #424]
  402e24:	tbz	w20, #31, 402e80 <tigetstr@plt+0x1b60>
  402e28:	b	402e68 <tigetstr@plt+0x1b48>
  402e2c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402e30:	mov	w9, #0x2000                	// #8192
  402e34:	mov	w0, #0x2000                	// #8192
  402e38:	mov	w1, #0xc                   	// #12
  402e3c:	str	w9, [x8, #452]
  402e40:	bl	4011b0 <calloc@plt>
  402e44:	cbz	x0, 402f40 <tigetstr@plt+0x1c20>
  402e48:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402e4c:	add	x8, x8, #0x1b0
  402e50:	ldr	w20, [x8]
  402e54:	mov	x19, x0
  402e58:	str	x0, [x8, #48]
  402e5c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402e60:	str	wzr, [x8, #424]
  402e64:	tbz	w20, #31, 402e80 <tigetstr@plt+0x1b60>
  402e68:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  402e6c:	add	x9, x9, #0x1b0
  402e70:	ldr	w8, [x9, #20]
  402e74:	str	wzr, [x9]
  402e78:	cmp	w8, #0x0
  402e7c:	b.le	402eb0 <tigetstr@plt+0x1b90>
  402e80:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402e84:	add	x8, x8, #0x1ac
  402e88:	ldr	w9, [x8]
  402e8c:	ldp	x20, x19, [sp, #80]
  402e90:	ldp	x22, x21, [sp, #64]
  402e94:	ldp	x24, x23, [sp, #48]
  402e98:	ldp	x26, x25, [sp, #32]
  402e9c:	ldp	x28, x27, [sp, #16]
  402ea0:	and	w9, w9, #0x1
  402ea4:	stp	w9, wzr, [x8]
  402ea8:	ldp	x29, x30, [sp], #96
  402eac:	ret
  402eb0:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  402eb4:	mov	w21, #0x3fffffff            	// #1073741823
  402eb8:	mov	w22, #0x7fffffff            	// #2147483647
  402ebc:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  402ec0:	mov	w24, #0xc                   	// #12
  402ec4:	add	x25, x25, #0x1c4
  402ec8:	b	402edc <tigetstr@plt+0x1bbc>
  402ecc:	ldr	w8, [x25]
  402ed0:	stur	x19, [x25, #28]
  402ed4:	cmp	w8, #0x1
  402ed8:	b.ge	402e80 <tigetstr@plt+0x1b60>  // b.tcont
  402edc:	lsl	w9, w8, #1
  402ee0:	cmp	w8, w21
  402ee4:	csel	w26, w9, w22, lt  // lt = tstop
  402ee8:	smull	x20, w26, w24
  402eec:	mov	x0, x19
  402ef0:	mov	x1, x20
  402ef4:	str	w26, [x23, #452]
  402ef8:	bl	4011c0 <realloc@plt>
  402efc:	mov	x19, x0
  402f00:	cbz	w26, 402ecc <tigetstr@plt+0x1bac>
  402f04:	cbnz	x19, 402ecc <tigetstr@plt+0x1bac>
  402f08:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402f0c:	add	x1, x1, #0x46a
  402f10:	mov	w0, #0x1                   	// #1
  402f14:	mov	x2, x20
  402f18:	bl	4012f0 <err@plt>
  402f1c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402f20:	ldr	x0, [x8, #512]
  402f24:	cbnz	x0, 402b84 <tigetstr@plt+0x1864>
  402f28:	b	402b94 <tigetstr@plt+0x1874>
  402f2c:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402f30:	add	x1, x1, #0x46a
  402f34:	mov	w0, #0x1                   	// #1
  402f38:	mov	w2, #0x4                   	// #4
  402f3c:	bl	4012f0 <err@plt>
  402f40:	adrp	x1, 403000 <tigetstr@plt+0x1ce0>
  402f44:	add	x1, x1, #0x46a
  402f48:	mov	w0, #0x1                   	// #1
  402f4c:	mov	w2, #0xc                   	// #12
  402f50:	bl	4012f0 <err@plt>
  402f54:	stp	x29, x30, [sp, #-32]!
  402f58:	str	x19, [sp, #16]
  402f5c:	mov	x29, sp
  402f60:	mov	w19, w0
  402f64:	bl	401100 <putwchar@plt>
  402f68:	cmn	w0, #0x1
  402f6c:	csinv	w0, w19, wzr, ne  // ne = any
  402f70:	ldr	x19, [sp, #16]
  402f74:	ldp	x29, x30, [sp], #32
  402f78:	ret
  402f7c:	nop
  402f80:	stp	x29, x30, [sp, #-64]!
  402f84:	mov	x29, sp
  402f88:	stp	x19, x20, [sp, #16]
  402f8c:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402f90:	add	x20, x20, #0xde0
  402f94:	stp	x21, x22, [sp, #32]
  402f98:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  402f9c:	add	x21, x21, #0xdd8
  402fa0:	sub	x20, x20, x21
  402fa4:	mov	w22, w0
  402fa8:	stp	x23, x24, [sp, #48]
  402fac:	mov	x23, x1
  402fb0:	mov	x24, x2
  402fb4:	bl	401040 <_exit@plt-0x40>
  402fb8:	cmp	xzr, x20, asr #3
  402fbc:	b.eq	402fe8 <tigetstr@plt+0x1cc8>  // b.none
  402fc0:	asr	x20, x20, #3
  402fc4:	mov	x19, #0x0                   	// #0
  402fc8:	ldr	x3, [x21, x19, lsl #3]
  402fcc:	mov	x2, x24
  402fd0:	add	x19, x19, #0x1
  402fd4:	mov	x1, x23
  402fd8:	mov	w0, w22
  402fdc:	blr	x3
  402fe0:	cmp	x20, x19
  402fe4:	b.ne	402fc8 <tigetstr@plt+0x1ca8>  // b.any
  402fe8:	ldp	x19, x20, [sp, #16]
  402fec:	ldp	x21, x22, [sp, #32]
  402ff0:	ldp	x23, x24, [sp, #48]
  402ff4:	ldp	x29, x30, [sp], #64
  402ff8:	ret
  402ffc:	nop
  403000:	ret
  403004:	nop
  403008:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  40300c:	mov	x1, #0x0                   	// #0
  403010:	ldr	x2, [x2, #352]
  403014:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403018 <.fini>:
  403018:	stp	x29, x30, [sp, #-16]!
  40301c:	mov	x29, sp
  403020:	ldp	x29, x30, [sp], #16
  403024:	ret
