
*** Running vivado
    with args -log gtwizard_ultrascale_0_example_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_ultrascale_0_example_top.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source gtwizard_ultrascale_0_example_top.tcl -notrace
Command: synth_design -top gtwizard_ultrascale_0_example_top -part xcvu095-ffva2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu095'
INFO: [Device 21-403] Loading part xcvu095-ffva2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3528
WARNING: [Synth 8-992] link_down_latched_reset_sync is already implicitly declared earlier [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:640]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2455.715 ; gain = 203.719 ; free physical = 121929 ; free virtual = 124605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_top' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:58]
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE3' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33150]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE3' (2#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33150]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_stimulus_64b66b_async' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_stimulus_64b66b_async.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:58]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_reset_synchronizer' (3#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_reset_sync.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any' (4#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_stimulus_64b66b_async' (5#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_stimulus_64b66b_async.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_checking_64b66b_async' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_checking_64b66b_async.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 1 - type: integer 
	Parameter INV_PATTERN bound to: 1 - type: integer 
	Parameter POLY_LENGHT bound to: 31 - type: integer 
	Parameter POLY_TAP bound to: 28 - type: integer 
	Parameter NBITS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' (5#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_checking_64b66b_async' (6#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_checking_64b66b_async.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:619]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_bit_synchronizer' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:58]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_bit_synchronizer' (7#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_bit_sync.v:58]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_init' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_init.v:59]
	Parameter P_FREERUN_FREQUENCY bound to: 250.000000 - type: double 
	Parameter P_TX_TIMER_DURATION_US bound to: 30000.000000 - type: double 
	Parameter P_RX_TIMER_DURATION_US bound to: 130000.000000 - type: double 
	Parameter ST_START bound to: 2'b00 
	Parameter ST_TX_WAIT bound to: 2'b01 
	Parameter ST_RX_WAIT bound to: 2'b10 
	Parameter ST_MONITOR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_init' (8#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_init.v:59]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/realtime/vio_0_stub.vhdl:29]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_wrapper' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_wrapper.v:57]
	Parameter P_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ila_xcvr_data' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/realtime/ila_xcvr_data_stub.vhdl:17]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_tx' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:60]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (9#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_tx' (10#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_tx.v:60]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_rx' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:60]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_gtwiz_userclk_rx' (11#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_gtwiz_userclk_rx.v:60]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_0' [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/realtime/gtwizard_ultrascale_0_stub.vhdl:49]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_wrapper' (12#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_wrapper.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'example_init_inst'. This will prevent further optimization [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:688]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_example_top' (13#1) [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_example_top.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2505.621 ; gain = 253.625 ; free physical = 122023 ; free virtual = 124709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.434 ; gain = 271.438 ; free physical = 122025 ; free virtual = 124710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.434 ; gain = 271.438 ; free physical = 122025 ; free virtual = 124710
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.340 ; gain = 0.000 ; free physical = 122020 ; free virtual = 124705
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst'
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:12]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:14]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:16]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:18]
WARNING: [Vivado 12-584] No ports matched ''. [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc:20]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'example_wrapper_inst/gtwizard_ultrascale_0_inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'gtwizard_ultrascale_0_vio_0_inst'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_xcvr_data/ila_xcvr_data_in_context.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_xcvr_data/ila_xcvr_data_in_context.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_tx'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_xcvr_data/ila_xcvr_data_in_context.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx'
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/ila_xcvr_data/ila_xcvr_data/ila_xcvr_data_in_context.xdc] for cell 'example_wrapper_inst/ila_xcvr_data_inst_rx'
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/constrs_1/imports/imports/gtwizard_ultrascale_0_example_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_ultrascale_0_example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_ultrascale_0_example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2695.152 ; gain = 0.000 ; free physical = 121947 ; free virtual = 124642
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2695.152 ; gain = 0.000 ; free physical = 121947 ; free virtual = 124642
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gtwizard_ultrascale_0_vio_0_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'example_wrapper_inst/ila_xcvr_data_inst_rx' at clock pin 'clk' is different from the actual clock period '2.560', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'example_wrapper_inst/ila_xcvr_data_inst_tx' at clock pin 'clk' is different from the actual clock period '2.560', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.152 ; gain = 443.156 ; free physical = 122012 ; free virtual = 124701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu095-ffva2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.152 ; gain = 443.156 ; free physical = 122012 ; free virtual = 124701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hb_gtwiz_reset_clk_freerun_in_n. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hb_gtwiz_reset_clk_freerun_in_n. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hb_gtwiz_reset_clk_freerun_in_p. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hb_gtwiz_reset_clk_freerun_in_p. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/.Xil/Vivado-3498-lab521-amd-1/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ch2_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch2_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ch3_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch3_gtyrxn_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ch2_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch2_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ch3_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch3_gtyrxp_in. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ch2_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch2_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ch3_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch3_gtytxn_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ch0_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch0_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ch1_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch1_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ch2_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch2_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ch3_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ch3_gtytxp_out. (constraint file  /home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 52).
Applied set_property DONT_TOUCH = true for clk_wiz_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_wrapper_inst/gtwizard_ultrascale_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gtwizard_ultrascale_0_vio_0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_wrapper_inst/ila_xcvr_data_inst_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for example_wrapper_inst/ila_xcvr_data_inst_tx. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.152 ; gain = 443.156 ; free physical = 122012 ; free virtual = 124701
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_init_reg' in module 'gtwizard_ultrascale_0_example_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_START |                               00 |                               00
              ST_TX_WAIT |                               01 |                               01
              ST_RX_WAIT |                               10 |                               10
              ST_MONITOR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_init_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_0_example_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2695.152 ; gain = 443.156 ; free physical = 122007 ; free virtual = 124697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 512   
	   3 Input      1 Bit         XORs := 256   
+---Registers : 
	               64 Bit    Registers := 8     
	               31 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 202   
+---Muxes : 
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 768 (col length:192)
BRAMs: 3456 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2695.152 ; gain = 443.156 ; free physical = 121992 ; free virtual = 124688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2730.824 ; gain = 478.828 ; free physical = 121720 ; free virtual = 124439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2752.855 ; gain = 500.859 ; free physical = 121719 ; free virtual = 124438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2755.879 ; gain = 503.883 ; free physical = 121720 ; free virtual = 124439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |ila_xcvr_data         |         2|
|2     |gtwizard_ultrascale_0 |         1|
|3     |clk_wiz_0             |         1|
|4     |vio_0                 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |clk_wiz_0_bbox             |     1|
|2     |gtwizard_ultrascale_0_bbox |     1|
|3     |ila_xcvr_data_bbox         |     2|
|5     |vio_0_bbox                 |     1|
|6     |BUFG_GT                    |     2|
|7     |CARRY8                     |     5|
|8     |IBUFDS_GTE3                |     1|
|9     |LUT1                       |   127|
|10    |LUT2                       |   312|
|11    |LUT3                       |   338|
|12    |LUT4                       |    36|
|13    |LUT5                       |    28|
|14    |LUT6                       |    73|
|15    |FDCE                       |     4|
|16    |FDPE                       |    50|
|17    |FDRE                       |   216|
|18    |FDSE                       |   762|
|19    |IBUF                       |     2|
|20    |OBUF                       |     2|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2761.816 ; gain = 509.820 ; free physical = 121718 ; free virtual = 124437
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2761.816 ; gain = 338.102 ; free physical = 121740 ; free virtual = 124459
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2761.824 ; gain = 509.820 ; free physical = 121740 ; free virtual = 124459
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2761.824 ; gain = 0.000 ; free physical = 121810 ; free virtual = 124531
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.488 ; gain = 0.000 ; free physical = 121754 ; free virtual = 124476
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2829.488 ; gain = 717.496 ; free physical = 121891 ; free virtual = 124613
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dewei/Documents/vcu108/gty_vcu108/gty_vcu108/gty_vcu108.runs/synth_1/gtwizard_ultrascale_0_example_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gtwizard_ultrascale_0_example_top_utilization_synth.rpt -pb gtwizard_ultrascale_0_example_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 10:05:49 2020...
