{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667503737571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667503737572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 16:28:57 2022 " "Processing started: Thu Nov 03 16:28:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667503737572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667503737572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tarefa_2 -c tarefa_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tarefa_2 -c tarefa_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667503737572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1667503737978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-structure " "Found design unit 1: part1-structure" {  } { { "part1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738376 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-structure " "Found design unit 1: part3-structure" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738379 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fa-structure " "Found design unit 2: fa-structure" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738379 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738379 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa " "Found entity 2: fa" {  } { { "part3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738379 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" part2_solution.vhd(17) " "VHDL syntax error at part2_solution.vhd(17) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" part2_solution.vhd(17) " "VHDL syntax error at part2_solution.vhd(17) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" part2_solution.vhd(18) " "VHDL syntax error at part2_solution.vhd(18) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" part2_solution.vhd(18) " "VHDL syntax error at part2_solution.vhd(18) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" part2_solution.vhd(21) " "VHDL syntax error at part2_solution.vhd(21) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" part2_solution.vhd(21) " "VHDL syntax error at part2_solution.vhd(21) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" part2_solution.vhd(22) " "VHDL syntax error at part2_solution.vhd(22) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" part2_solution.vhd(22) " "VHDL syntax error at part2_solution.vhd(22) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2_solution.vhd 0 0 " "Found 0 design units, including 0 entities, in source file part2_solution.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738381 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "part2 work part2.vhd(4) " "VHDL Primary Unit Declaration error at part2.vhd(4): primary unit \"part2\" already exists in library \"work\"" {  } { { "part2.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667503738383 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "part2 part2_solution.vhd(5) " "HDL error at part2_solution.vhd(5): see declaration for object \"part2\"" {  } { { "part2_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part2_solution.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667503738383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file part2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_solution.vhd 4 2 " "Found 4 design units, including 2 entities, in source file part3_solution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3_solution-structure " "Found design unit 1: part3_solution-structure" {  } { { "part3_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3_solution.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738386 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fa_solution-structure " "Found design unit 2: fa_solution-structure" {  } { { "part3_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3_solution.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738386 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3_solution " "Found entity 1: part3_solution" {  } { { "part3_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3_solution.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738386 ""} { "Info" "ISGN_ENTITY_NAME" "2 fa_solution " "Found entity 2: fa_solution" {  } { { "part3_solution.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part3_solution.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 4 2 " "Found 4 design units, including 2 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-structure " "Found design unit 1: part4-structure" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 part2_part4-structure " "Found design unit 2: part2_part4-structure" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part4.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738388 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738388 ""} { "Info" "ISGN_ENTITY_NAME" "2 part2_part4 " "Found entity 2: part2_part4" {  } { { "part4.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part4.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_4bit-structure " "Found design unit 1: mux2to1_4bit-structure" {  } { { "mux2to1_4bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/mux2to1_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_4bit " "Found entity 1: mux2to1_4bit" {  } { { "mux2to1_4bit.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/mux2to1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavior " "Found design unit 1: bcd7seg-behavior" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738393 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-behavior " "Found design unit 1: part5-behavior" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738395 ""} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-behavior " "Found design unit 1: part6-behavior" {  } { { "part6.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738397 ""} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/tarefa_2/part6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667503738397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667503738397 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667503738593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 03 16:28:58 2022 " "Processing ended: Thu Nov 03 16:28:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667503738593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667503738593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667503738593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667503738593 ""}
