#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  7 09:21:50 2018
# Process ID: 24633
# Current directory: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1
# Command line: vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/top_level.vds
# Journal file: /group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/gsd/vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.719 ; gain = 467.266 ; free physical = 42848 ; free virtual = 56287
Command: synth_design -top top_level -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25734 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1704.719 ; gain = 0.000 ; free physical = 42661 ; free virtual = 56100
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/group/techsup/parkerh/remote_axi/remote_axi.srcs/sources_1/new/top_level.v:3]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (1#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (2#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:218]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:429]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1233]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (3#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1233]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1379]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (4#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1379]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1511]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (5#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (6#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (7#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1511]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1921]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (8#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (9#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (10#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1921]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (11#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1194]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_1' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:1198]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (12#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:429]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (13#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:347]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_gpio_0' [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/axi_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_gpio_0' (15#1) [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/.Xil/Vivado-24633-xsjapps53/realtime/axi_gpio_0_stub.v:6]
WARNING: [Synth 8-689] width (40) of port connection 's_axi_awaddr' does not match port width (9) of module 'axi_gpio_0' [/group/techsup/parkerh/remote_axi/remote_axi.srcs/sources_1/new/top_level.v:58]
WARNING: [Synth 8-689] width (40) of port connection 's_axi_araddr' does not match port width (9) of module 'axi_gpio_0' [/group/techsup/parkerh/remote_axi/remote_axi.srcs/sources_1/new/top_level.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (16#1) [/group/techsup/parkerh/remote_axi/remote_axi.srcs/sources_1/new/top_level.v:3]
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_KGUFR9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.719 ; gain = 0.000 ; free physical = 42602 ; free virtual = 56042
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.719 ; gain = 0.000 ; free physical = 42591 ; free virtual = 56031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1704.719 ; gain = 0.000 ; free physical = 42591 ; free virtual = 56031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0/axi_gpio_0_in_context.xdc] for cell 'stimulate_gpio'
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.srcs/sources_1/ip/axi_gpio_0/axi_gpio_0/axi_gpio_0_in_context.xdc] for cell 'stimulate_gpio'
Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2423.969 ; gain = 0.000 ; free physical = 41375 ; free virtual = 54236
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2423.969 ; gain = 719.250 ; free physical = 41428 ; free virtual = 54302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2423.969 ; gain = 719.250 ; free physical = 41438 ; free virtual = 54300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stimulate_gpio. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2423.969 ; gain = 719.250 ; free physical = 41438 ; free virtual = 54304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 2423.969 ; gain = 719.250 ; free physical = 41423 ; free virtual = 54294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2423.969 ; gain = 719.250 ; free physical = 41407 ; free virtual = 54274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2631.633 ; gain = 926.914 ; free physical = 39285 ; free virtual = 52170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2631.633 ; gain = 926.914 ; free physical = 39285 ; free virtual = 52170
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:40 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39283 ; free virtual = 52169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39283 ; free virtual = 52169
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39283 ; free virtual = 52168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39282 ; free virtual = 52168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39282 ; free virtual = 52168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39282 ; free virtual = 52168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39282 ; free virtual = 52168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_1              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_gpio_0_0        |         1|
|7     |design_1_proc_sys_reset_0_0  |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
|9     |axi_gpio_0                   |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |axi_gpio_0                   |     1|
|2     |design_1_auto_ds_0           |     1|
|3     |design_1_auto_ds_1           |     1|
|4     |design_1_auto_pc_0           |     1|
|5     |design_1_auto_pc_1           |     1|
|6     |design_1_axi_gpio_0_0        |     1|
|7     |design_1_proc_sys_reset_0_0  |     1|
|8     |design_1_xbar_1              |     1|
|9     |design_1_zynq_ultra_ps_e_0_0 |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  2183|
|2     |  design_1_i         |design_1                    |  2110|
|3     |    ps8_0_axi_periph |design_1_ps8_0_axi_periph_0 |  1374|
|4     |      s00_couplers   |s00_couplers_imp_1A7ZMW4    |   519|
|5     |      s01_couplers   |s01_couplers_imp_KGUFR9     |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.633 ; gain = 928.914 ; free physical = 39282 ; free virtual = 52168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 2633.633 ; gain = 209.664 ; free physical = 39319 ; free virtual = 52205
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:41 . Memory (MB): peak = 2633.641 ; gain = 928.914 ; free physical = 39330 ; free virtual = 52216
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:43 . Memory (MB): peak = 2695.688 ; gain = 990.969 ; free physical = 39283 ; free virtual = 52169
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/group/techsup/parkerh/ext_axi_interface/ext_axi_interface.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2695.688 ; gain = 0.000 ; free physical = 39294 ; free virtual = 52179
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 09:24:05 2018...
