Loading plugins phase: Elapsed time ==> 0s.136ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -d CY8C5268AXI-LP047 -s C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.940ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AS76_FFP3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 AS76_FFP3.v -verilog
======================================================================

======================================================================
Compiling:  AS76_FFP3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 AS76_FFP3.v -verilog
======================================================================

======================================================================
Compiling:  AS76_FFP3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 -verilog AS76_FFP3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 07 16:53:29 2024


======================================================================
Compiling:  AS76_FFP3.v
Program  :   vpp
Options  :    -yv2 -q10 AS76_FFP3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 07 16:53:29 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AS76_FFP3.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AS76_FFP3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 -verilog AS76_FFP3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 07 16:53:29 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\codegentemp\AS76_FFP3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\codegentemp\AS76_FFP3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AS76_FFP3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 -verilog AS76_FFP3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 07 16:53:30 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\codegentemp\AS76_FFP3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\codegentemp\AS76_FFP3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_13074
	Net_13079
	\PWM_CondenserLED:Net_114\
	\QuadDec_TZ:Net_1129\
	\QuadDec_TZ:Cnt16:Net_82\
	\QuadDec_TZ:Cnt16:Net_95\
	\QuadDec_TZ:Cnt16:Net_91\
	\QuadDec_TZ:Cnt16:Net_102\
	\QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_TZ:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_12052
	Net_12057
	\PWM_Buzzer:Net_114\
	\QuadDec_X:Net_1129\
	\QuadDec_X:Cnt16:Net_82\
	\QuadDec_X:Cnt16:Net_95\
	\QuadDec_X:Cnt16:Net_91\
	\QuadDec_X:Cnt16:Net_102\
	\QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_X:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_Y:Net_1129\
	\QuadDec_Y:Cnt16:Net_82\
	\QuadDec_Y:Cnt16:Net_95\
	\QuadDec_Y:Cnt16:Net_91\
	\QuadDec_Y:Cnt16:Net_102\
	\QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_Y:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_12032
	Net_12037
	\PWM_BarcodeCondenser_LED:Net_114\
	Net_6053
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	Net_10958
	Net_10577
	Net_10578
	Net_10579
	Net_10580
	Net_10581
	Net_10582
	\UART_PCB_LOG:BUART:reset_sr\
	Net_6589
	\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_6584
	\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:lt\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:eq\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:gt\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:gte\
	\UART_PCB_LOG:BUART:sRX:MODULE_5:lte\
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\
	Net_13136


Deleted 100 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_7234
Aliasing one to tmpOE__Pin_Buzzer_net_0
Aliasing Net_11626 to Net_7234
Aliasing tmpOE__Pin_Backlight_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_X_A_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_Z_A_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_Z_B_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_CSMotorY_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_CSMotorZ_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_CondenserLED_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing Net_1444 to Net_7234
Aliasing \PWM_CondenserLED:Net_113\ to tmpOE__Pin_Buzzer_net_0
Aliasing Net_11650 to Net_7234
Aliasing tmpOE__Pin_CSMotorO_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_CSMotorT_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_BC_LED_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_7234
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_7234
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:capt_rising\ to Net_7234
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:underflow\ to \QuadDec_TZ:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:tc_i\ to \QuadDec_TZ:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_TZ:bQuadDec:status_4\ to Net_7234
Aliasing \QuadDec_TZ:bQuadDec:status_5\ to Net_7234
Aliasing \QuadDec_TZ:bQuadDec:status_6\ to Net_7234
Aliasing \QuadDec_TZ:Net_1229\ to tmpOE__Pin_Buzzer_net_0
Aliasing \PWM_Buzzer:Net_113\ to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_X_B_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_Y_A_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_7234
Aliasing \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_7234
Aliasing \QuadDec_X:Cnt16:CounterUDB:capt_rising\ to Net_7234
Aliasing \QuadDec_X:Cnt16:CounterUDB:underflow\ to \QuadDec_X:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_X:Cnt16:CounterUDB:tc_i\ to \QuadDec_X:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_X:bQuadDec:status_4\ to Net_7234
Aliasing \QuadDec_X:bQuadDec:status_5\ to Net_7234
Aliasing \QuadDec_X:bQuadDec:status_6\ to Net_7234
Aliasing \QuadDec_X:Net_1229\ to tmpOE__Pin_Buzzer_net_0
Aliasing \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_1\ to Net_7234
Aliasing \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_0\ to Net_7234
Aliasing \QuadDec_Y:Cnt16:CounterUDB:capt_rising\ to Net_7234
Aliasing \QuadDec_Y:Cnt16:CounterUDB:underflow\ to \QuadDec_Y:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_Y:Cnt16:CounterUDB:tc_i\ to \QuadDec_Y:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_Y:bQuadDec:status_4\ to Net_7234
Aliasing \QuadDec_Y:bQuadDec:status_5\ to Net_7234
Aliasing \QuadDec_Y:bQuadDec:status_6\ to Net_7234
Aliasing \QuadDec_Y:Net_1229\ to tmpOE__Pin_Buzzer_net_0
Aliasing \PWM_BarcodeCondenser_LED:Net_113\ to tmpOE__Pin_Buzzer_net_0
Aliasing Net_7198 to Net_7234
Aliasing Net_11638 to Net_7234
Aliasing tmpOE__LED3_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_Encoder_T_A_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_Encoder_T_B_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_SCK_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_SDI_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_SDO_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to tmpOE__Pin_Buzzer_net_0
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to Net_7234
Aliasing \SPIM:BSPIM:tx_status_5\ to Net_7234
Aliasing \SPIM:BSPIM:rx_status_3\ to Net_7234
Aliasing \SPIM:BSPIM:rx_status_2\ to Net_7234
Aliasing \SPIM:BSPIM:rx_status_1\ to Net_7234
Aliasing \SPIM:BSPIM:rx_status_0\ to Net_7234
Aliasing \SPIM:Net_289\ to Net_7234
Aliasing tmpOE__Pin_CSMotorX_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__UART_TX_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing \Encoder_T_Z_Select:clk\ to Net_7234
Aliasing \Encoder_T_Z_Select:rst\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:tx_hd_send_break\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:HalfDuplexSend\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:FinalParityType_1\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:FinalParityType_0\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:FinalAddrMode_2\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:FinalAddrMode_1\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:FinalAddrMode_0\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:tx_ctrl_mark\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:tx_status_6\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:tx_status_5\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:tx_status_4\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_count7_bit8_wire\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_Buzzer_net_0
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_Buzzer_net_0
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_Buzzer_net_0
Aliasing \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_status_1\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_Buzzer_net_0
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_Buzzer_net_0
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_Buzzer_net_0
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__Pin_Buzzer_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__TMC5160_MotorX_EN_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__TMC5160_MotorY_EN_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__TMC5160_MotorZ_EN_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__TMC5160_MotorT_EN_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__TMC5160_MotorO_EN_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__Pin_OptDec_Y_B_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__UART_RX_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_X_L_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_X_R_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_Y_L_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_Y_R_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_Z_L_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_Z_R_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_T_L_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing tmpOE__LIM_T_R_net_0 to tmpOE__Pin_Buzzer_net_0
Aliasing Net_12 to Net_7234
Aliasing \wait_timer:Net_260\ to Net_7234
Aliasing \wait_timer:Net_102\ to tmpOE__Pin_Buzzer_net_0
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\\D\ to Net_7234
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_X:Cnt16:CounterUDB:prevCapture\\D\ to Net_7234
Aliasing \QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_X:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_Y:Cnt16:CounterUDB:prevCapture\\D\ to Net_7234
Aliasing \QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_Y:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to Net_7234
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to Net_7234
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:ld_ident\\D\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:reset_reg\\D\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_break_status\\D\ to Net_7234
Removing Rhs of wire Net_11627[5] = \PWM_Buzzer:Net_57\[296]
Removing Lhs of wire zero[9] = Net_7234[2]
Removing Lhs of wire one[10] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire Net_11626[12] = Net_7234[2]
Removing Lhs of wire tmpOE__Pin_Backlight_net_0[14] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_X_A_net_0[20] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LED2_net_0[26] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_Z_A_net_0[32] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_Z_B_net_0[38] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_CSMotorY_net_0[44] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_CSMotorZ_net_0[50] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire Net_13130[56] = \Encoder_T_Z_Select:control_out_0\[868]
Removing Rhs of wire Net_13130[56] = \Encoder_T_Z_Select:control_0\[891]
Removing Rhs of wire Net_6384[58] = \mux_1:tmp__mux_1_reg\[55]
Removing Lhs of wire tmpOE__Pin_CondenserLED_net_0[62] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire Net_11651[63] = \PWM_CondenserLED:Net_57\[73]
Removing Lhs of wire Net_1444[68] = Net_7234[2]
Removing Lhs of wire \PWM_CondenserLED:Net_107\[70] = Net_7234[2]
Removing Lhs of wire \PWM_CondenserLED:Net_113\[71] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire Net_11650[77] = Net_7234[2]
Removing Lhs of wire tmpOE__Pin_CSMotorO_net_0[80] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_CSMotorT_net_0[86] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_BC_LED_net_0[92] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire Net_11639[93] = \PWM_BarcodeCondenser_LED:Net_57\[705]
Removing Rhs of wire \QuadDec_TZ:Net_1275\[102] = \QuadDec_TZ:Cnt16:Net_49\[103]
Removing Rhs of wire \QuadDec_TZ:Net_1275\[102] = \QuadDec_TZ:Cnt16:CounterUDB:tc_reg_i\[159]
Removing Lhs of wire \QuadDec_TZ:Cnt16:Net_89\[105] = \QuadDec_TZ:Net_1251\[106]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_1\[115] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:ctrl_capmode_0\[116] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:ctrl_enable\[128] = \QuadDec_TZ:Cnt16:CounterUDB:control_7\[120]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:capt_rising\[130] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:capt_falling\[131] = \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\[129]
Removing Rhs of wire \QuadDec_TZ:Net_1260\[135] = \QuadDec_TZ:bQuadDec:state_2\[272]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:final_enable\[137] = \QuadDec_TZ:Cnt16:CounterUDB:control_7\[120]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:counter_enable\[138] = \QuadDec_TZ:Cnt16:CounterUDB:control_7\[120]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_0\[139] = \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_status\[140]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_1\[141] = \QuadDec_TZ:Cnt16:CounterUDB:per_zero\[142]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_2\[143] = \QuadDec_TZ:Cnt16:CounterUDB:overflow_status\[144]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_3\[145] = \QuadDec_TZ:Cnt16:CounterUDB:underflow_status\[146]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_4\[147] = \QuadDec_TZ:Cnt16:CounterUDB:hwCapture\[133]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_5\[148] = \QuadDec_TZ:Cnt16:CounterUDB:fifo_full\[149]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:status_6\[150] = \QuadDec_TZ:Cnt16:CounterUDB:fifo_nempty\[151]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:overflow\[153] = \QuadDec_TZ:Cnt16:CounterUDB:per_FF\[154]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:underflow\[155] = \QuadDec_TZ:Cnt16:CounterUDB:status_1\[141]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:tc_i\[158] = \QuadDec_TZ:Cnt16:CounterUDB:reload_tc\[136]
Removing Rhs of wire \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\[160] = \QuadDec_TZ:Cnt16:CounterUDB:cmp_equal\[161]
Removing Rhs of wire \QuadDec_TZ:Net_1264\[164] = \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\[163]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:dp_dir\[168] = \QuadDec_TZ:Net_1251\[106]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_2\[169] = \QuadDec_TZ:Net_1251\[106]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_1\[170] = \QuadDec_TZ:Cnt16:CounterUDB:count_enable\[167]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:cs_addr_0\[171] = \QuadDec_TZ:Cnt16:CounterUDB:reload\[134]
Removing Lhs of wire \QuadDec_TZ:Net_1290\[248] = \QuadDec_TZ:Net_1275\[102]
Removing Rhs of wire Net_6497[261] = \mux_2:tmp__mux_2_reg\[858]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:index_filt\[270] = \QuadDec_TZ:Net_1232\[271]
Removing Lhs of wire \QuadDec_TZ:Net_1232\[271] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire \QuadDec_TZ:bQuadDec:error\[273] = \QuadDec_TZ:bQuadDec:state_3\[274]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_0\[277] = \QuadDec_TZ:Net_530\[278]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_1\[279] = \QuadDec_TZ:Net_611\[280]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_2\[281] = \QuadDec_TZ:Net_1260\[135]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_3\[282] = \QuadDec_TZ:bQuadDec:error\[273]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_4\[283] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_5\[284] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:bQuadDec:status_6\[285] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:Net_1229\[289] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \QuadDec_TZ:Net_1272\[290] = \QuadDec_TZ:Net_1264\[164]
Removing Lhs of wire \PWM_Buzzer:Net_107\[293] = Net_7234[2]
Removing Lhs of wire \PWM_Buzzer:Net_113\[294] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_X_B_net_0[302] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_Y_A_net_0[308] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire \QuadDec_X:Net_1275\[317] = \QuadDec_X:Cnt16:Net_49\[318]
Removing Rhs of wire \QuadDec_X:Net_1275\[317] = \QuadDec_X:Cnt16:CounterUDB:tc_reg_i\[374]
Removing Lhs of wire \QuadDec_X:Cnt16:Net_89\[320] = \QuadDec_X:Net_1251\[321]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_1\[330] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:ctrl_capmode_0\[331] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:ctrl_enable\[343] = \QuadDec_X:Cnt16:CounterUDB:control_7\[335]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:capt_rising\[345] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:capt_falling\[346] = \QuadDec_X:Cnt16:CounterUDB:prevCapture\[344]
Removing Rhs of wire \QuadDec_X:Net_1260\[350] = \QuadDec_X:bQuadDec:state_2\[486]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:final_enable\[352] = \QuadDec_X:Cnt16:CounterUDB:control_7\[335]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:counter_enable\[353] = \QuadDec_X:Cnt16:CounterUDB:control_7\[335]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_0\[354] = \QuadDec_X:Cnt16:CounterUDB:cmp_out_status\[355]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_1\[356] = \QuadDec_X:Cnt16:CounterUDB:per_zero\[357]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_2\[358] = \QuadDec_X:Cnt16:CounterUDB:overflow_status\[359]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_3\[360] = \QuadDec_X:Cnt16:CounterUDB:underflow_status\[361]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:status_4\[362] = \QuadDec_X:Cnt16:CounterUDB:hwCapture\[348]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_5\[363] = \QuadDec_X:Cnt16:CounterUDB:fifo_full\[364]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:status_6\[365] = \QuadDec_X:Cnt16:CounterUDB:fifo_nempty\[366]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:overflow\[368] = \QuadDec_X:Cnt16:CounterUDB:per_FF\[369]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:underflow\[370] = \QuadDec_X:Cnt16:CounterUDB:status_1\[356]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:tc_i\[373] = \QuadDec_X:Cnt16:CounterUDB:reload_tc\[351]
Removing Rhs of wire \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\[375] = \QuadDec_X:Cnt16:CounterUDB:cmp_equal\[376]
Removing Rhs of wire \QuadDec_X:Net_1264\[379] = \QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\[378]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:dp_dir\[383] = \QuadDec_X:Net_1251\[321]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:cs_addr_2\[384] = \QuadDec_X:Net_1251\[321]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:cs_addr_1\[385] = \QuadDec_X:Cnt16:CounterUDB:count_enable\[382]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:cs_addr_0\[386] = \QuadDec_X:Cnt16:CounterUDB:reload\[349]
Removing Lhs of wire \QuadDec_X:Net_1290\[463] = \QuadDec_X:Net_1275\[317]
Removing Lhs of wire \QuadDec_X:bQuadDec:index_filt\[484] = \QuadDec_X:Net_1232\[485]
Removing Lhs of wire \QuadDec_X:Net_1232\[485] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire \QuadDec_X:bQuadDec:error\[487] = \QuadDec_X:bQuadDec:state_3\[488]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_0\[491] = \QuadDec_X:Net_530\[492]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_1\[493] = \QuadDec_X:Net_611\[494]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_2\[495] = \QuadDec_X:Net_1260\[350]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_3\[496] = \QuadDec_X:bQuadDec:error\[487]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_4\[497] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_5\[498] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:bQuadDec:status_6\[499] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Net_1229\[503] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \QuadDec_X:Net_1272\[504] = \QuadDec_X:Net_1264\[379]
Removing Rhs of wire \QuadDec_Y:Net_1275\[510] = \QuadDec_Y:Cnt16:Net_49\[511]
Removing Rhs of wire \QuadDec_Y:Net_1275\[510] = \QuadDec_Y:Cnt16:CounterUDB:tc_reg_i\[567]
Removing Lhs of wire \QuadDec_Y:Cnt16:Net_89\[513] = \QuadDec_Y:Net_1251\[514]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_1\[523] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:ctrl_capmode_0\[524] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:ctrl_enable\[536] = \QuadDec_Y:Cnt16:CounterUDB:control_7\[528]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:capt_rising\[538] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:capt_falling\[539] = \QuadDec_Y:Cnt16:CounterUDB:prevCapture\[537]
Removing Rhs of wire \QuadDec_Y:Net_1260\[543] = \QuadDec_Y:bQuadDec:state_2\[680]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:final_enable\[545] = \QuadDec_Y:Cnt16:CounterUDB:control_7\[528]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:counter_enable\[546] = \QuadDec_Y:Cnt16:CounterUDB:control_7\[528]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_0\[547] = \QuadDec_Y:Cnt16:CounterUDB:cmp_out_status\[548]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_1\[549] = \QuadDec_Y:Cnt16:CounterUDB:per_zero\[550]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_2\[551] = \QuadDec_Y:Cnt16:CounterUDB:overflow_status\[552]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_3\[553] = \QuadDec_Y:Cnt16:CounterUDB:underflow_status\[554]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_4\[555] = \QuadDec_Y:Cnt16:CounterUDB:hwCapture\[541]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_5\[556] = \QuadDec_Y:Cnt16:CounterUDB:fifo_full\[557]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:status_6\[558] = \QuadDec_Y:Cnt16:CounterUDB:fifo_nempty\[559]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:overflow\[561] = \QuadDec_Y:Cnt16:CounterUDB:per_FF\[562]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:underflow\[563] = \QuadDec_Y:Cnt16:CounterUDB:status_1\[549]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:tc_i\[566] = \QuadDec_Y:Cnt16:CounterUDB:reload_tc\[544]
Removing Rhs of wire \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\[568] = \QuadDec_Y:Cnt16:CounterUDB:cmp_equal\[569]
Removing Rhs of wire \QuadDec_Y:Net_1264\[572] = \QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\[571]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:dp_dir\[576] = \QuadDec_Y:Net_1251\[514]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:cs_addr_2\[577] = \QuadDec_Y:Net_1251\[514]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:cs_addr_1\[578] = \QuadDec_Y:Cnt16:CounterUDB:count_enable\[575]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:cs_addr_0\[579] = \QuadDec_Y:Cnt16:CounterUDB:reload\[542]
Removing Lhs of wire \QuadDec_Y:Net_1290\[656] = \QuadDec_Y:Net_1275\[510]
Removing Lhs of wire \QuadDec_Y:bQuadDec:index_filt\[678] = \QuadDec_Y:Net_1232\[679]
Removing Lhs of wire \QuadDec_Y:Net_1232\[679] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire \QuadDec_Y:bQuadDec:error\[681] = \QuadDec_Y:bQuadDec:state_3\[682]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_0\[685] = \QuadDec_Y:Net_530\[686]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_1\[687] = \QuadDec_Y:Net_611\[688]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_2\[689] = \QuadDec_Y:Net_1260\[543]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_3\[690] = \QuadDec_Y:bQuadDec:error\[681]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_4\[691] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_5\[692] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:bQuadDec:status_6\[693] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Net_1229\[697] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \QuadDec_Y:Net_1272\[698] = \QuadDec_Y:Net_1264\[572]
Removing Lhs of wire \PWM_BarcodeCondenser_LED:Net_107\[701] = Net_7234[2]
Removing Lhs of wire \PWM_BarcodeCondenser_LED:Net_113\[702] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire Net_7198[703] = Net_7234[2]
Removing Lhs of wire Net_11638[709] = Net_7234[2]
Removing Lhs of wire tmpOE__LED3_net_0[713] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_Encoder_T_A_net_0[719] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_Encoder_T_B_net_0[724] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_SCK_net_0[730] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_SDI_net_0[737] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire Net_6749[738] = \SPIM:BSPIM:mosi_reg\[764]
Removing Lhs of wire tmpOE__Pin_SDO_net_0[744] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire \SPIM:Net_276\[749] = \SPIM:Net_288\[750]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[756] = \SPIM:BSPIM:dpcounter_one\[757]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[758] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[759] = \SPIM:Net_244\[760]
Removing Lhs of wire \SPIM:Net_244\[760] = Net_6751[745]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[786] = \SPIM:BSPIM:dpMOSI_fifo_empty\[787]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[788] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[789]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[790] = \SPIM:BSPIM:load_rx_data\[756]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[792] = \SPIM:BSPIM:dpMISO_fifo_full\[793]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[794] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[795]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[797] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[798] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[799] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[800] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[801] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[802] = Net_7234[2]
Removing Lhs of wire \SPIM:Net_273\[813] = Net_7234[2]
Removing Lhs of wire \SPIM:Net_289\[851] = Net_7234[2]
Removing Lhs of wire tmpOE__Pin_CSMotorX_net_0[853] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__UART_TX_net_0[860] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \Encoder_T_Z_Select:clk\[866] = Net_7234[2]
Removing Lhs of wire \Encoder_T_Z_Select:rst\[867] = Net_7234[2]
Removing Rhs of wire Net_6590[895] = \UART_PCB_LOG:BUART:rx_interrupt_out\[913]
Removing Lhs of wire \UART_PCB_LOG:Net_61\[896] = \UART_PCB_LOG:Net_9\[893]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_hd_send_break\[900] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:HalfDuplexSend\[901] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:FinalParityType_1\[902] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:FinalParityType_0\[903] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:FinalAddrMode_2\[904] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:FinalAddrMode_1\[905] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:FinalAddrMode_0\[906] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_ctrl_mark\[907] = Net_7234[2]
Removing Rhs of wire \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\[917] = \UART_PCB_LOG:BUART:tx_bitclk_dp\[953]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_counter_tc\[963] = \UART_PCB_LOG:BUART:tx_counter_dp\[954]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_status_6\[964] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_status_5\[965] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_status_4\[966] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_status_1\[968] = \UART_PCB_LOG:BUART:tx_fifo_empty\[931]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_status_3\[970] = \UART_PCB_LOG:BUART:tx_fifo_notfull\[930]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_count7_bit8_wire\[1030] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[1038] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[1049]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[1040] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[1050]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[1041] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[1066]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1042] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1080]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[1043] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_1\[1044]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_1\[1044] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[1045] = \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_0\[1046]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN1_0\[1046] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1052] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1053] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[1054] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_1\[1055] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[1056] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN2_0\[1057] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[1058] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[1059] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[1060] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[1061] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[1062] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[1063] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1068] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_1\[1069] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1070] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODIN3_0\[1071] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1072] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1073] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1074] = \UART_PCB_LOG:BUART:pollcount_1\[1036]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1075] = \UART_PCB_LOG:BUART:pollcount_0\[1039]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1076] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1077] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_status_1\[1084] = Net_7234[2]
Removing Rhs of wire \UART_PCB_LOG:BUART:rx_status_2\[1085] = \UART_PCB_LOG:BUART:rx_parity_error_status\[1086]
Removing Rhs of wire \UART_PCB_LOG:BUART:rx_status_3\[1087] = \UART_PCB_LOG:BUART:rx_stop_bit_error\[1088]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[1098] = \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[1147]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[1102] = \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[1169]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[1103] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[1104] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[1105] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[1106] = \UART_PCB_LOG:BUART:sRX:MODIN4_6\[1107]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODIN4_6\[1107] = \UART_PCB_LOG:BUART:rx_count_6\[1025]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[1108] = \UART_PCB_LOG:BUART:sRX:MODIN4_5\[1109]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODIN4_5\[1109] = \UART_PCB_LOG:BUART:rx_count_5\[1026]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[1110] = \UART_PCB_LOG:BUART:sRX:MODIN4_4\[1111]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODIN4_4\[1111] = \UART_PCB_LOG:BUART:rx_count_4\[1027]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[1112] = \UART_PCB_LOG:BUART:sRX:MODIN4_3\[1113]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODIN4_3\[1113] = \UART_PCB_LOG:BUART:rx_count_3\[1028]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[1114] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[1115] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[1116] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[1117] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[1118] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[1119] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[1120] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1121] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1122] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1123] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1124] = \UART_PCB_LOG:BUART:rx_count_6\[1025]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1125] = \UART_PCB_LOG:BUART:rx_count_5\[1026]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1126] = \UART_PCB_LOG:BUART:rx_count_4\[1027]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1127] = \UART_PCB_LOG:BUART:rx_count_3\[1028]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[1128] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[1129] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[1130] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[1131] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[1132] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[1133] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[1134] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[1149] = \UART_PCB_LOG:BUART:rx_postpoll\[984]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[1150] = \UART_PCB_LOG:BUART:rx_parity_bit\[1101]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1151] = \UART_PCB_LOG:BUART:rx_postpoll\[984]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[1152] = \UART_PCB_LOG:BUART:rx_parity_bit\[1101]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1153] = \UART_PCB_LOG:BUART:rx_postpoll\[984]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1154] = \UART_PCB_LOG:BUART:rx_parity_bit\[1101]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1156] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1157] = \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1155]
Removing Lhs of wire \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1158] = \UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1155]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[1182] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[1189] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__TMC5160_MotorX_EN_net_0[1241] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__TMC5160_MotorY_EN_net_0[1247] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__TMC5160_MotorZ_EN_net_0[1253] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__TMC5160_MotorT_EN_net_0[1259] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__TMC5160_MotorO_EN_net_0[1265] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__Pin_OptDec_Y_B_net_0[1271] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__UART_RX_net_0[1276] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_X_L_net_0[1281] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_X_R_net_0[1287] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_Y_L_net_0[1293] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_Y_R_net_0[1299] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_Z_L_net_0[1305] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_Z_R_net_0[1311] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_T_L_net_0[1317] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire tmpOE__LIM_T_R_net_0[1323] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire Net_12[1330] = Net_7234[2]
Removing Lhs of wire \wait_timer:Net_260\[1332] = Net_7234[2]
Removing Lhs of wire \wait_timer:Net_266\[1333] = tmpOE__Pin_Buzzer_net_0[4]
Removing Rhs of wire Net_13164[1338] = \wait_timer:Net_51\[1334]
Removing Lhs of wire \wait_timer:Net_102\[1339] = tmpOE__Pin_Buzzer_net_0[4]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\\D\[1342] = Net_7234[2]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\\D\[1343] = \QuadDec_TZ:Cnt16:CounterUDB:overflow\[153]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\\D\[1344] = \QuadDec_TZ:Cnt16:CounterUDB:status_1\[141]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:tc_reg_i\\D\[1345] = \QuadDec_TZ:Cnt16:CounterUDB:reload_tc\[136]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\\D\[1346] = \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\[160]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1347] = \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\[160]
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\\D\[1348] = \QuadDec_TZ:Net_1203\[166]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:prevCapture\\D\[1357] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\\D\[1358] = \QuadDec_X:Cnt16:CounterUDB:overflow\[368]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\\D\[1359] = \QuadDec_X:Cnt16:CounterUDB:status_1\[356]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:tc_reg_i\\D\[1360] = \QuadDec_X:Cnt16:CounterUDB:reload_tc\[351]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:prevCompare\\D\[1361] = \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\[375]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1362] = \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\[375]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:count_stored_i\\D\[1363] = \QuadDec_X:Net_1203\[381]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:prevCapture\\D\[1372] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\\D\[1373] = \QuadDec_Y:Cnt16:CounterUDB:overflow\[561]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\\D\[1374] = \QuadDec_Y:Cnt16:CounterUDB:status_1\[549]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:tc_reg_i\\D\[1375] = \QuadDec_Y:Cnt16:CounterUDB:reload_tc\[544]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:prevCompare\\D\[1376] = \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1377] = \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\\D\[1378] = \QuadDec_Y:Net_1203\[574]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1387] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1393] = Net_7234[2]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1395] = \SPIM:BSPIM:load_rx_data\[756]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1396] = \SPIM:BSPIM:mosi_from_dp\[770]
Removing Lhs of wire \SPIM:BSPIM:ld_ident\\D\[1397] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:reset_reg\\D\[1399] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_bitclk\\D\[1414] = \UART_PCB_LOG:BUART:rx_bitclk_pre\[1019]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_parity_error_pre\\D\[1423] = \UART_PCB_LOG:BUART:rx_parity_error_pre\[1096]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_break_status\\D\[1424] = Net_7234[2]

------------------------------------------------------
Aliased 0 equations, 328 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_7234' (cost = 0):
Net_7234 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_Buzzer_net_0' (cost = 0):
tmpOE__Pin_Buzzer_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\QuadDec_TZ:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_TZ:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_TZ:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_TZ:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_TZ:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_TZ:Cnt16:CounterUDB:status_1\
	OR \QuadDec_TZ:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_TZ:bQuadDec:A_j\' (cost = 1):
\QuadDec_TZ:bQuadDec:A_j\ <= ((\QuadDec_TZ:bQuadDec:quad_A_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TZ:bQuadDec:A_k\' (cost = 3):
\QuadDec_TZ:bQuadDec:A_k\ <= ((not \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ and not \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ and not \QuadDec_TZ:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TZ:bQuadDec:B_j\' (cost = 1):
\QuadDec_TZ:bQuadDec:B_j\ <= ((\QuadDec_TZ:bQuadDec:quad_B_delayed_0\ and \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ and \QuadDec_TZ:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TZ:bQuadDec:B_k\' (cost = 3):
\QuadDec_TZ:bQuadDec:B_k\ <= ((not \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ and not \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ and not \QuadDec_TZ:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_TZ:Net_1151\' (cost = 0):
\QuadDec_TZ:Net_1151\ <= (not \QuadDec_TZ:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_TZ:Net_1287\' (cost = 0):
\QuadDec_TZ:Net_1287\ <= (not \QuadDec_TZ:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_X:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_X:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_X:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_X:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_X:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_X:Cnt16:CounterUDB:status_1\
	OR \QuadDec_X:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_X:bQuadDec:A_j\' (cost = 1):
\QuadDec_X:bQuadDec:A_j\ <= ((\QuadDec_X:bQuadDec:quad_A_delayed_0\ and \QuadDec_X:bQuadDec:quad_A_delayed_1\ and \QuadDec_X:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_X:bQuadDec:A_k\' (cost = 3):
\QuadDec_X:bQuadDec:A_k\ <= ((not \QuadDec_X:bQuadDec:quad_A_delayed_0\ and not \QuadDec_X:bQuadDec:quad_A_delayed_1\ and not \QuadDec_X:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_X:bQuadDec:B_j\' (cost = 1):
\QuadDec_X:bQuadDec:B_j\ <= ((\QuadDec_X:bQuadDec:quad_B_delayed_0\ and \QuadDec_X:bQuadDec:quad_B_delayed_1\ and \QuadDec_X:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_X:bQuadDec:B_k\' (cost = 3):
\QuadDec_X:bQuadDec:B_k\ <= ((not \QuadDec_X:bQuadDec:quad_B_delayed_0\ and not \QuadDec_X:bQuadDec:quad_B_delayed_1\ and not \QuadDec_X:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_X:Net_1151\' (cost = 0):
\QuadDec_X:Net_1151\ <= (not \QuadDec_X:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_X:Net_1287\' (cost = 0):
\QuadDec_X:Net_1287\ <= (not \QuadDec_X:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_Y:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_Y:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_Y:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_Y:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_Y:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_Y:Cnt16:CounterUDB:status_1\
	OR \QuadDec_Y:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_Y:bQuadDec:A_j\' (cost = 1):
\QuadDec_Y:bQuadDec:A_j\ <= ((\QuadDec_Y:bQuadDec:quad_A_delayed_0\ and \QuadDec_Y:bQuadDec:quad_A_delayed_1\ and \QuadDec_Y:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Y:bQuadDec:A_k\' (cost = 3):
\QuadDec_Y:bQuadDec:A_k\ <= ((not \QuadDec_Y:bQuadDec:quad_A_delayed_0\ and not \QuadDec_Y:bQuadDec:quad_A_delayed_1\ and not \QuadDec_Y:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Y:bQuadDec:B_j\' (cost = 1):
\QuadDec_Y:bQuadDec:B_j\ <= ((\QuadDec_Y:bQuadDec:quad_B_delayed_0\ and \QuadDec_Y:bQuadDec:quad_B_delayed_1\ and \QuadDec_Y:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Y:bQuadDec:B_k\' (cost = 3):
\QuadDec_Y:bQuadDec:B_k\ <= ((not \QuadDec_Y:bQuadDec:quad_B_delayed_0\ and not \QuadDec_Y:bQuadDec:quad_B_delayed_1\ and not \QuadDec_Y:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_Y:Net_1151\' (cost = 0):
\QuadDec_Y:Net_1151\ <= (not \QuadDec_Y:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_Y:Net_1287\' (cost = 0):
\QuadDec_Y:Net_1287\ <= (not \QuadDec_Y:Net_1264\);

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_PCB_LOG:BUART:rx_addressmatch\ <= (\UART_PCB_LOG:BUART:rx_addressmatch2\
	OR \UART_PCB_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_PCB_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_PCB_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and \UART_PCB_LOG:BUART:rx_count_1\ and \UART_PCB_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_PCB_LOG:BUART:rx_poll_bit1\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and \UART_PCB_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_PCB_LOG:BUART:rx_poll_bit2\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\ and not \UART_PCB_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:pollingrange\' (cost = 4):
\UART_PCB_LOG:BUART:pollingrange\ <= ((not \UART_PCB_LOG:BUART:rx_count_2\ and not \UART_PCB_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_PCB_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_PCB_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_PCB_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_PCB_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_PCB_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_PCB_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_4\)
	OR (not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_PCB_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_PCB_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_4\)
	OR (not \UART_PCB_LOG:BUART:rx_count_6\ and not \UART_PCB_LOG:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_TZ:Net_1248\' (cost = 2):
\QuadDec_TZ:Net_1248\ <= ((not \QuadDec_TZ:Net_1264\ and \QuadDec_TZ:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_X:Net_1248\' (cost = 2):
\QuadDec_X:Net_1248\ <= ((not \QuadDec_X:Net_1264\ and \QuadDec_X:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_Y:Net_1248\' (cost = 2):
\QuadDec_Y:Net_1248\ <= ((not \QuadDec_Y:Net_1264\ and \QuadDec_Y:Net_1275\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_PCB_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_PCB_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:pollcount_1\)
	OR (not \UART_PCB_LOG:BUART:pollcount_1\ and \UART_PCB_LOG:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_PCB_LOG:BUART:rx_postpoll\ <= (\UART_PCB_LOG:BUART:pollcount_1\
	OR (Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_PCB_LOG:BUART:pollcount_1\ and not Net_9680 and not \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and not \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (\UART_PCB_LOG:BUART:pollcount_1\ and \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_PCB_LOG:BUART:pollcount_1\ and not Net_9680 and not \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and not \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (\UART_PCB_LOG:BUART:pollcount_1\ and \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 61 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_TZ:Cnt16:CounterUDB:hwCapture\ to Net_7234
Aliasing \QuadDec_X:Cnt16:CounterUDB:hwCapture\ to Net_7234
Aliasing \QuadDec_Y:Cnt16:CounterUDB:hwCapture\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_status_0\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_status_6\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_markspace_status\\D\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_parity_error_status\\D\ to Net_7234
Aliasing \UART_PCB_LOG:BUART:rx_addr_match_status\\D\ to Net_7234
Removing Lhs of wire \QuadDec_TZ:Cnt16:CounterUDB:hwCapture\[133] = Net_7234[2]
Removing Lhs of wire \QuadDec_X:Cnt16:CounterUDB:hwCapture\[348] = Net_7234[2]
Removing Lhs of wire \QuadDec_Y:Cnt16:CounterUDB:hwCapture\[541] = Net_7234[2]
Removing Rhs of wire \UART_PCB_LOG:BUART:rx_bitclk_enable\[983] = \UART_PCB_LOG:BUART:rx_bitclk\[1031]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_status_0\[1082] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_status_6\[1091] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:tx_ctrl_mark_last\\D\[1406] = \UART_PCB_LOG:BUART:tx_ctrl_mark_last\[974]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_markspace_status\\D\[1418] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_parity_error_status\\D\[1419] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_addr_match_status\\D\[1421] = Net_7234[2]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_markspace_pre\\D\[1422] = \UART_PCB_LOG:BUART:rx_markspace_pre\[1095]
Removing Lhs of wire \UART_PCB_LOG:BUART:rx_parity_bit\\D\[1427] = \UART_PCB_LOG:BUART:rx_parity_bit\[1101]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_PCB_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_PCB_LOG:BUART:rx_parity_bit\ and Net_9680 and \UART_PCB_LOG:BUART:pollcount_0\)
	OR (not \UART_PCB_LOG:BUART:pollcount_1\ and not \UART_PCB_LOG:BUART:pollcount_0\ and \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (not \UART_PCB_LOG:BUART:pollcount_1\ and not Net_9680 and \UART_PCB_LOG:BUART:rx_parity_bit\)
	OR (not \UART_PCB_LOG:BUART:rx_parity_bit\ and \UART_PCB_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -dcpsoc3 AS76_FFP3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.906ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 07 May 2024 16:53:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Revanth\Documents\GitHub\AS76_FFP\AS76_FFP\AS76_FFP3.cydsn\AS76_FFP3.cyprj -d CY8C5268AXI-LP047 AS76_FFP3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \QuadDec_TZ:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_X:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_Y:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \UART_PCB_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_PCB_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PCB_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_PCB_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_PCB_LOG:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_10
    Digital Clock 1: Automatic-assigning  clock 'PWM_CLK'. Fanout=3, Signal=Net_11722
    Digital Clock 2: Automatic-assigning  clock 'Clock_Encoder_24Mhz'. Fanout=9, Signal=Net_8190
    Digital Clock 3: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Digital Clock 4: Automatic-assigning  clock 'UART_PCB_LOG_IntClock'. Fanout=1, Signal=\UART_PCB_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_TZ:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_TZ:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_TZ:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_X:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_X:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_X:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Y:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_Y:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_Encoder_24Mhz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Encoder_24Mhz, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_PCB_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_PCB_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_PCB_LOG_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_Y:Net_1264\, Duplicate of \QuadDec_Y:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_Y:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Y:Net_1264\ (fanout=2)

    Removing \QuadDec_X:Net_1264\, Duplicate of \QuadDec_X:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_X:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_X:Net_1264\ (fanout=2)

    Removing \QuadDec_TZ:Net_1264\, Duplicate of \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_TZ:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TZ:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_PCB_LOG:BUART:rx_parity_bit\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_PCB_LOG:BUART:rx_address_detected\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_PCB_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_PCB_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_PCB_LOG:BUART:rx_state_1\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_PCB_LOG:BUART:tx_parity_bit\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_PCB_LOG:BUART:tx_mark\, Duplicate of \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_PCB_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Buzzer(0)__PA ,
            pin_input => Net_11627 ,
            pad => Pin_Buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Backlight(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Backlight(0)__PA ,
            pad => Pin_Backlight(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_X_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_X_A(0)__PA ,
            fb => Net_7698 ,
            pad => Pin_OptDec_X_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_Z_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_Z_A(0)__PA ,
            fb => Net_13127 ,
            pad => Pin_OptDec_Z_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_Z_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_Z_B(0)__PA ,
            fb => Net_13129 ,
            pad => Pin_OptDec_Z_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CSMotorY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CSMotorY(0)__PA ,
            pad => Pin_CSMotorY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CSMotorZ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CSMotorZ(0)__PA ,
            pad => Pin_CSMotorZ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CondenserLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CondenserLED(0)__PA ,
            pin_input => Net_11651 ,
            pad => Pin_CondenserLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CSMotorO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CSMotorO(0)__PA ,
            pad => Pin_CSMotorO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CSMotorT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CSMotorT(0)__PA ,
            pad => Pin_CSMotorT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_BC_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BC_LED(0)__PA ,
            pin_input => Net_11639 ,
            pad => Pin_BC_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_X_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_X_B(0)__PA ,
            fb => Net_7424 ,
            pad => Pin_OptDec_X_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_Y_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_Y_A(0)__PA ,
            fb => Net_7302 ,
            pad => Pin_OptDec_Y_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_T_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_T_A(0)__PA ,
            fb => Net_13126 ,
            pad => Pin_Encoder_T_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Encoder_T_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Encoder_T_B(0)__PA ,
            fb => Net_10553 ,
            pad => Pin_Encoder_T_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCK(0)__PA ,
            pin_input => Net_6050 ,
            pad => Pin_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SDI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SDI(0)__PA ,
            pin_input => Net_6749 ,
            pad => Pin_SDI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SDO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SDO(0)__PA ,
            fb => Net_6751 ,
            pad => Pin_SDO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_CSMotorX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_CSMotorX(0)__PA ,
            pad => Pin_CSMotorX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_TX(0)__PA ,
            pin_input => Net_6517 ,
            pad => UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = TMC5160_MotorX_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC5160_MotorX_EN(0)__PA ,
            pad => TMC5160_MotorX_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC5160_MotorY_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC5160_MotorY_EN(0)__PA ,
            pad => TMC5160_MotorY_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC5160_MotorZ_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC5160_MotorZ_EN(0)__PA ,
            pad => TMC5160_MotorZ_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC5160_MotorT_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC5160_MotorT_EN(0)__PA ,
            pad => TMC5160_MotorT_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TMC5160_MotorO_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TMC5160_MotorO_EN(0)__PA ,
            pad => TMC5160_MotorO_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OptDec_Y_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OptDec_Y_B(0)__PA ,
            fb => Net_7303 ,
            pad => Pin_OptDec_Y_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_RX(0)__PA ,
            fb => Net_9680 ,
            pad => UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_X_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_X_L(0)__PA ,
            pad => LIM_X_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_X_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_X_R(0)__PA ,
            pad => LIM_X_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_Y_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_Y_L(0)__PA ,
            pad => LIM_Y_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_Y_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_Y_R(0)__PA ,
            pad => LIM_Y_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_Z_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_Z_L(0)__PA ,
            pad => LIM_Z_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_Z_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_Z_R(0)__PA ,
            pad => LIM_Z_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_T_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_T_L(0)__PA ,
            pad => LIM_T_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIM_T_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIM_T_R(0)__PA ,
            pad => LIM_T_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_X:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:Net_1203\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_TZ:Net_1203\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1275\ * \QuadDec_TZ:Net_1251\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1275\ * !\QuadDec_TZ:Net_1251\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_X:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_X:Net_1203\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_X:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1275\ * \QuadDec_X:Net_1251\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1275\ * !\QuadDec_X:Net_1251\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Y:Net_1203\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1275\ * \QuadDec_Y:Net_1251\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1275\ * !\QuadDec_Y:Net_1251\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Net_611\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_6517, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:txn\
        );
        Output = Net_6517 (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_PCB_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_PCB_LOG:BUART:pollcount_1\
            + \UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PCB_LOG:BUART:rx_load_fifo\ * 
              \UART_PCB_LOG:BUART:rx_fifofull\
        );
        Output = \UART_PCB_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PCB_LOG:BUART:rx_fifonotempty\ * 
              \UART_PCB_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PCB_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13127 * Net_13130
            + !Net_13130 * Net_13126
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13129 * Net_13130
            + !Net_13130 * Net_10553
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7698
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7424
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7302
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7303
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + \QuadDec_TZ:Net_1251_split\
        );
        Output = \QuadDec_TZ:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_TZ:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1203\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_TZ:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1203_split\
        );
        Output = \QuadDec_TZ:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_TZ:bQuadDec:quad_A_filt\
            + \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_TZ:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\
            + \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_TZ:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_TZ:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:error\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_TZ:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_X:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              !\QuadDec_X:bQuadDec:quad_A_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:quad_A_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\
            + \QuadDec_X:Net_1251_split\
        );
        Output = \QuadDec_X:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_TZ:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:Net_1203\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1203\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_X:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1203_split\
        );
        Output = \QuadDec_X:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_X:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_X:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_X:bQuadDec:quad_A_filt\
            + \QuadDec_X:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_X:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_X:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_X:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_X:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_X:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\
            + \QuadDec_X:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_X:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_X:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_X:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:error\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_X:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_X:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * \QuadDec_X:bQuadDec:state_1\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_X:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_Y:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              !\QuadDec_Y:bQuadDec:quad_A_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:quad_A_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\
            + \QuadDec_Y:Net_1251_split\
        );
        Output = \QuadDec_Y:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_X:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1203\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_Y:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1203_split\
        );
        Output = \QuadDec_Y:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Y:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Y:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Y:bQuadDec:quad_A_filt\
            + \QuadDec_Y:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Y:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Y:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Y:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Y:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Y:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\
            + \QuadDec_Y:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Y:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Y:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_Y:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:error\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_Y:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_Y:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * \QuadDec_Y:bQuadDec:state_1\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_Y:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=Net_6050, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_6050 (fanout=1)

    MacroCell: Name=Net_6749, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6749 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_6749 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_6749 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_9517, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_9517
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_9517
        );
        Output = Net_9517 (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_Y:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:Net_1203\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1203_split\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_PCB_LOG:BUART:txn\ * \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:txn\ * \UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_shift_out\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              !\UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_shift_out\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              !\UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_PCB_LOG:BUART:tx_fifo_empty\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_PCB_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_PCB_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * \UART_PCB_LOG:BUART:rx_last\ * 
              !Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:rx_count_0\
        );
        Output = \UART_PCB_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              \UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_PCB_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_0\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\QuadDec_Y:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1251_split\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_PCB_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_TZ:Net_1251\ ,
            cs_addr_1 => \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_TZ:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_TZ:Net_1251\ ,
            cs_addr_1 => \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_TZ:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_TZ:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_X:Net_1251\ ,
            cs_addr_1 => \QuadDec_X:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_X:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_X:Net_1251\ ,
            cs_addr_1 => \QuadDec_X:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_X:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_X:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_X:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_X:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_X:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_Y:Net_1251\ ,
            cs_addr_1 => \QuadDec_Y:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Y:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_8190 ,
            cs_addr_2 => \QuadDec_Y:Net_1251\ ,
            cs_addr_1 => \QuadDec_Y:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_Y:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_Y:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_Y:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_Y:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_Y:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_6751 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PCB_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            cs_addr_2 => \UART_PCB_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_PCB_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_PCB_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_PCB_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_PCB_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            cs_addr_0 => \UART_PCB_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_PCB_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_PCB_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            cs_addr_2 => \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_PCB_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_PCB_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_PCB_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_PCB_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_PCB_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_PCB_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_TZ:Net_1260\ ,
            clock => Net_8190 ,
            status_6 => \QuadDec_TZ:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_TZ:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_TZ:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_TZ:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_TZ:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_TZ:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_TZ:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8190 ,
            status_3 => \QuadDec_TZ:bQuadDec:error\ ,
            status_2 => \QuadDec_TZ:Net_1260\ ,
            status_1 => \QuadDec_TZ:Net_611\ ,
            status_0 => \QuadDec_TZ:Net_530\ ,
            interrupt => Net_10836 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_X:Net_1260\ ,
            clock => Net_8190 ,
            status_6 => \QuadDec_X:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_X:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_X:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_X:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_X:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_X:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_X:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8190 ,
            status_3 => \QuadDec_X:bQuadDec:error\ ,
            status_2 => \QuadDec_X:Net_1260\ ,
            status_1 => \QuadDec_X:Net_611\ ,
            status_0 => \QuadDec_X:Net_530\ ,
            interrupt => Net_8098 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_Y:Net_1260\ ,
            clock => Net_8190 ,
            status_6 => \QuadDec_Y:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_Y:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_Y:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_Y:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_Y:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_Y:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_Y:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_8190 ,
            status_3 => \QuadDec_Y:bQuadDec:error\ ,
            status_2 => \QuadDec_Y:Net_1260\ ,
            status_1 => \QuadDec_Y:Net_611\ ,
            status_0 => \QuadDec_Y:Net_530\ ,
            interrupt => Net_7301 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ ,
            interrupt => Net_9518 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ ,
            interrupt => Net_9515 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PCB_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            status_3 => \UART_PCB_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_PCB_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_PCB_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_PCB_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_PCB_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            status_5 => \UART_PCB_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_PCB_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_PCB_LOG:BUART:rx_status_3\ ,
            interrupt => Net_6590 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =UART_RX(0)_SYNC
        PORT MAP (
            in => Net_9680 ,
            out => Net_9680_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8190 ,
            control_7 => \QuadDec_TZ:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_TZ:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_TZ:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_TZ:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_TZ:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_TZ:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_TZ:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_TZ:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_X:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8190 ,
            control_7 => \QuadDec_X:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_X:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_X:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_X:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_X:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_X:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_X:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_X:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_8190 ,
            control_7 => \QuadDec_Y:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_Y:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_Y:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_Y:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_Y:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_Y:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_Y:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_Y:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Encoder_T_Z_Select:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Encoder_T_Z_Select:control_7\ ,
            control_6 => \Encoder_T_Z_Select:control_6\ ,
            control_5 => \Encoder_T_Z_Select:control_5\ ,
            control_4 => \Encoder_T_Z_Select:control_4\ ,
            control_3 => \Encoder_T_Z_Select:control_3\ ,
            control_2 => \Encoder_T_Z_Select:control_2\ ,
            control_1 => \Encoder_T_Z_Select:control_1\ ,
            control_0 => Net_13130 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_PCB_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_PCB_LOG:Net_9\ ,
            load => \UART_PCB_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_PCB_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_PCB_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_PCB_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_PCB_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_PCB_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_PCB_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_PCB_LOG:BUART:rx_count_0\ ,
            tc => \UART_PCB_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_TZ:isr\
        PORT MAP (
            interrupt => Net_10836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_X:isr\
        PORT MAP (
            interrupt => Net_8098 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_Y:isr\
        PORT MAP (
            interrupt => Net_7301 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_9515 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_9518 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_PCB_LOG:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6590 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_6696 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =wait_interrupt
        PORT MAP (
            interrupt => Net_13164 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   15 :   17 :   32 : 46.88 %
IO                            :   42 :   30 :   72 : 58.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  121 :   71 :  192 : 63.02 %
  Unique P-terms              :  234 :  150 :  384 : 60.94 %
  Total P-terms               :  263 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    2 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.313ms
Tech Mapping phase: Elapsed time ==> 0s.384ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : LED2(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : LED3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LIM_T_L(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LIM_T_R(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : LIM_X_L(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : LIM_X_R(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : LIM_Y_L(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : LIM_Y_R(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : LIM_Z_L(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : LIM_Z_R(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_BC_LED(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Pin_Backlight(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_Buzzer(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_CSMotorO(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_CSMotorT(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_CSMotorX(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pin_CSMotorY(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_CSMotorZ(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Pin_CondenserLED(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_Encoder_T_A(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Pin_Encoder_T_B(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Pin_OptDec_X_A(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : Pin_OptDec_X_B(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_OptDec_Y_A(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_OptDec_Y_B(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Pin_OptDec_Z_A(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_OptDec_Z_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_SCK(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_SDI(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_SDO(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : TMC5160_MotorO_EN(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : TMC5160_MotorT_EN(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : TMC5160_MotorX_EN(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : TMC5160_MotorY_EN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : TMC5160_MotorZ_EN(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : UART_RX(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : UART_TX(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.255ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.93
                   Pterms :            5.84
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :      12.00 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:Net_1275\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_X:Net_1251\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              !\QuadDec_X:bQuadDec:quad_A_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:quad_A_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\
            + \QuadDec_X:Net_1251_split\
        );
        Output = \QuadDec_X:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\QuadDec_X:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8190 ,
        control_7 => \QuadDec_X:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_X:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_X:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_X:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_X:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_X:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_X:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_X:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:Net_1260\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1251\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Net_1203\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:Net_1203_split\
        );
        Output = \QuadDec_X:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:Net_611\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1275\ * !\QuadDec_X:Net_1251\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_X:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_B_filt\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:Net_530\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1275\ * \QuadDec_X:Net_1251\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_X:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8190 ,
        status_3 => \QuadDec_X:bQuadDec:error\ ,
        status_2 => \QuadDec_X:Net_1260\ ,
        status_1 => \QuadDec_X:Net_611\ ,
        status_0 => \QuadDec_X:Net_530\ ,
        interrupt => Net_8098 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:Net_1203\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Net_1203\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1203_split\
        );
        Output = \QuadDec_Y:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6517, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:txn\
        );
        Output = Net_6517 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:Net_1203\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_X:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_X:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\
            + \QuadDec_X:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_X:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_X:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Net_530\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1275\ * \QuadDec_Y:Net_1251\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:Net_611\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1275\ * !\QuadDec_Y:Net_1251\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7424
        );
        Output = \QuadDec_X:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:Net_1251\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              !\QuadDec_Y:bQuadDec:quad_A_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              \QuadDec_Y:bQuadDec:quad_A_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:Net_1251\ * !\QuadDec_Y:Net_1260\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\
            + \QuadDec_Y:Net_1251_split\
        );
        Output = \QuadDec_Y:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_Y:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8190 ,
        status_3 => \QuadDec_Y:bQuadDec:error\ ,
        status_2 => \QuadDec_Y:Net_1260\ ,
        status_1 => \QuadDec_Y:Net_611\ ,
        status_0 => \QuadDec_Y:Net_530\ ,
        interrupt => Net_7301 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_PCB_LOG:BUART:tx_fifo_empty\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_fifo_empty\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_PCB_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_PCB_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_PCB_LOG:BUART:txn\ * \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:txn\ * \UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_shift_out\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              !\UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_shift_out\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              !\UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_PCB_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        cs_addr_2 => \UART_PCB_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_PCB_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_PCB_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_PCB_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_PCB_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_PCB_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        status_3 => \UART_PCB_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_PCB_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_PCB_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_PCB_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_PCB_LOG:BUART:tx_state_2\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              \UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
            + \UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\ * 
              \UART_PCB_LOG:BUART:tx_counter_dp\ * 
              \UART_PCB_LOG:BUART:tx_bitclk\
        );
        Output = \UART_PCB_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_PCB_LOG:BUART:tx_state_1\ * 
              !\UART_PCB_LOG:BUART:tx_state_0\ * 
              !\UART_PCB_LOG:BUART:tx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:error\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\
            + \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_TZ:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_TZ:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_PCB_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        cs_addr_0 => \UART_PCB_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_PCB_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_PCB_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:error\ * \QuadDec_X:bQuadDec:state_1\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:error\ * !\QuadDec_X:bQuadDec:state_1\ * 
              !\QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Net_1203\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_Y:Net_1203\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * !\QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              \QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
            + !\QuadDec_X:Net_1260\ * \QuadDec_X:bQuadDec:quad_A_filt\ * 
              !\QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * \QuadDec_X:bQuadDec:state_0\
            + \QuadDec_X:bQuadDec:quad_A_filt\ * 
              \QuadDec_X:bQuadDec:quad_B_filt\ * !\QuadDec_X:bQuadDec:error\ * 
              !\QuadDec_X:bQuadDec:state_1\ * !\QuadDec_X:bQuadDec:state_0\
        );
        Output = \QuadDec_X:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_X:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_X:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_X:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_X:bQuadDec:quad_A_filt\
            + \QuadDec_X:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_X:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_X:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_X:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_X:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_Y:Net_1251\ ,
        cs_addr_1 => \QuadDec_Y:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Y:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_Y:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * \QuadDec_Y:bQuadDec:state_1\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:error\
            + !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_Y:Net_1251\ ,
        cs_addr_1 => \QuadDec_Y:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_Y:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_Y:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_Y:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_Y:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_Y:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_Y:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_Y:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_Y:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_Y:Net_1260\ ,
        clock => Net_8190 ,
        status_6 => \QuadDec_Y:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_Y:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_Y:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_Y:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_Y:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_Y:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              \QuadDec_Y:bQuadDec:state_1\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              !\QuadDec_Y:bQuadDec:error\ * \QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:Net_1260\ * \QuadDec_Y:bQuadDec:quad_B_filt\ * 
              \QuadDec_Y:bQuadDec:error\ * !\QuadDec_Y:bQuadDec:state_1\ * 
              !\QuadDec_Y:bQuadDec:state_0\
            + !\QuadDec_Y:bQuadDec:quad_A_filt\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\ * !\QuadDec_Y:bQuadDec:error\ * 
              !\QuadDec_Y:bQuadDec:state_1\ * !\QuadDec_Y:bQuadDec:state_0\
        );
        Output = \QuadDec_Y:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_Y:Net_1260\ * !\QuadDec_Y:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_Y:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_Y:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_Y:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_Y:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_Y:bQuadDec:quad_B_filt\
            + \QuadDec_Y:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_Y:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_Y:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_Y:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7303
        );
        Output = \QuadDec_Y:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\QuadDec_Y:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8190 ,
        control_7 => \QuadDec_Y:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_Y:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_Y:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_Y:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_Y:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_Y:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_Y:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_Y:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9517, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_9517
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * !Net_9517
        );
        Output = Net_9517 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_TZ:Net_1260\ ,
        clock => Net_8190 ,
        status_6 => \QuadDec_TZ:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_TZ:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_TZ:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_TZ:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_TZ:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_TZ:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_X:Net_1260\ * !\QuadDec_X:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Net_1203\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_X:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_X:Net_1203\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_X:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec_X:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_X:Net_1260\ ,
        clock => Net_8190 ,
        status_6 => \QuadDec_X:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_X:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_X:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_X:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_X:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_X:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_X:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_X:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_X:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:Net_1275\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_TZ:Net_1251\ ,
        cs_addr_1 => \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_TZ:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_TZ:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_TZ:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\

synccell: Name =UART_RX(0)_SYNC
    PORT MAP (
        in => Net_9680 ,
        out => Net_9680_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:error\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TZ:Net_1203\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1203_split\
        );
        Output = \QuadDec_TZ:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ ,
        interrupt => Net_9515 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7302
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_Y:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_Y:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_Y:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_Y:bQuadDec:quad_A_filt\
            + \QuadDec_Y:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_Y:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_Y:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_Y:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_Y:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_Y:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_Y:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_6751 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ ,
        interrupt => Net_9518 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_6749, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_6749 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + Net_6749 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_6749 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6050, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_6050 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_TZ:bQuadDec:quad_A_filt\
            + \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_TZ:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13129 * Net_13130
            + !Net_13130 * Net_10553
        );
        Output = \QuadDec_TZ:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_13127 * Net_13130
            + !Net_13130 * Net_13126
        );
        Output = \QuadDec_TZ:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_X:Net_1251\ ,
        cs_addr_1 => \QuadDec_X:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_X:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Encoder_T_Z_Select:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Encoder_T_Z_Select:control_7\ ,
        control_6 => \Encoder_T_Z_Select:control_6\ ,
        control_5 => \Encoder_T_Z_Select:control_5\ ,
        control_4 => \Encoder_T_Z_Select:control_4\ ,
        control_3 => \Encoder_T_Z_Select:control_3\ ,
        control_2 => \Encoder_T_Z_Select:control_2\ ,
        control_1 => \Encoder_T_Z_Select:control_1\ ,
        control_0 => Net_13130 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * \UART_PCB_LOG:BUART:rx_last\ * 
              !Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_X:Net_1251\ ,
        cs_addr_1 => \QuadDec_X:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_X:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_X:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_X:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_X:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_X:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_X:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_X:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_TZ:Net_1203\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1203\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_TZ:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Net_530\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1275\ * \QuadDec_TZ:Net_1251\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_TZ:Net_611\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_TZ:Net_1275\ * !\QuadDec_TZ:Net_1251\ * 
              !\QuadDec_TZ:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_TZ:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_TZ:Net_1251\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:Net_1251\ * !\QuadDec_TZ:Net_1260\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\
            + \QuadDec_TZ:Net_1251_split\
        );
        Output = \QuadDec_TZ:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_8190 ,
        cs_addr_2 => \QuadDec_TZ:Net_1251\ ,
        cs_addr_1 => \QuadDec_TZ:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_TZ:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_TZ:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec_TZ:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_8190 ,
        status_3 => \QuadDec_TZ:bQuadDec:error\ ,
        status_2 => \QuadDec_TZ:Net_1260\ ,
        status_1 => \QuadDec_TZ:Net_611\ ,
        status_0 => \QuadDec_TZ:Net_530\ ,
        interrupt => Net_10836 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_TZ:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_8190 ,
        control_7 => \QuadDec_TZ:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_TZ:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_TZ:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_TZ:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_TZ:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_TZ:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_TZ:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_TZ:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              \UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
            + !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              \UART_PCB_LOG:BUART:pollcount_0\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_PCB_LOG:BUART:pollcount_1\
            + \UART_PCB_LOG:BUART:pollcount_0\ * Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:rx_count_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_1\ * 
              !\UART_PCB_LOG:BUART:rx_count_0\
        );
        Output = \UART_PCB_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_TZ:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:Net_1203\ * 
              \QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * !\QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              \QuadDec_TZ:bQuadDec:state_0\
            + !\QuadDec_TZ:Net_1260\ * \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              \QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * \QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
            + \QuadDec_TZ:bQuadDec:quad_A_filt\ * 
              !\QuadDec_TZ:bQuadDec:quad_B_filt\ * 
              !\QuadDec_TZ:bQuadDec:error\ * !\QuadDec_TZ:bQuadDec:state_1\ * 
              !\QuadDec_TZ:bQuadDec:state_0\
        );
        Output = \QuadDec_TZ:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_PCB_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        cs_addr_2 => \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_PCB_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_PCB_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_PCB_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_PCB_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_PCB_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_PCB_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PCB_LOG:BUART:rx_load_fifo\ * 
              \UART_PCB_LOG:BUART:rx_fifofull\
        );
        Output = \UART_PCB_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * 
              !\UART_PCB_LOG:BUART:pollcount_0\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:pollcount_1\ * !Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_PCB_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9680_SYNCOUT
        );
        Output = \UART_PCB_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_bitclk_enable\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_5\
            + !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\ * 
              !\UART_PCB_LOG:BUART:rx_count_6\ * 
              !\UART_PCB_LOG:BUART:rx_count_4\
        );
        Output = \UART_PCB_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_PCB_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        load => \UART_PCB_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_PCB_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_PCB_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_PCB_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_PCB_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_PCB_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_PCB_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_PCB_LOG:BUART:rx_count_0\ ,
        tc => \UART_PCB_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_PCB_LOG:BUART:rx_fifonotempty\ * 
              \UART_PCB_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_PCB_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_X:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_8190) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7698
        );
        Output = \QuadDec_X:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_PCB_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              \UART_PCB_LOG:BUART:rx_state_3\ * 
              \UART_PCB_LOG:BUART:rx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_PCB_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_PCB_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_PCB_LOG:BUART:rx_state_0\ * 
              !\UART_PCB_LOG:BUART:rx_state_3\ * 
              !\UART_PCB_LOG:BUART:rx_state_2\
        );
        Output = \UART_PCB_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_PCB_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_PCB_LOG:Net_9\ ,
        status_5 => \UART_PCB_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_PCB_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_PCB_LOG:BUART:rx_status_3\ ,
        interrupt => Net_6590 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_TZ:isr\
        PORT MAP (
            interrupt => Net_10836 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_X:isr\
        PORT MAP (
            interrupt => Net_8098 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\QuadDec_Y:isr\
        PORT MAP (
            interrupt => Net_7301 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\SPIM:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_9515 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\SPIM:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_9518 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART_PCB_LOG:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6590 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USB:ep_3\
        PORT MAP (
            interrupt => \USB:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =wait_interrupt
        PORT MAP (
            interrupt => Net_13164 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_6696 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_BC_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BC_LED(0)__PA ,
        pin_input => Net_11639 ,
        pad => Pin_BC_LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Buzzer(0)__PA ,
        pin_input => Net_11627 ,
        pad => Pin_Buzzer(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_SDO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SDO(0)__PA ,
        fb => Net_6751 ,
        pad => Pin_SDO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_SDI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SDI(0)__PA ,
        pin_input => Net_6749 ,
        pad => Pin_SDI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCK(0)__PA ,
        pin_input => Net_6050 ,
        pad => Pin_SCK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_CSMotorX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CSMotorX(0)__PA ,
        pad => Pin_CSMotorX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_CSMotorY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CSMotorY(0)__PA ,
        pad => Pin_CSMotorY(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_CSMotorZ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CSMotorZ(0)__PA ,
        pad => Pin_CSMotorZ(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_CSMotorT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CSMotorT(0)__PA ,
        pad => Pin_CSMotorT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_CSMotorO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CSMotorO(0)__PA ,
        pad => Pin_CSMotorO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIM_T_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_T_L(0)__PA ,
        pad => LIM_T_L(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIM_T_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_T_R(0)__PA ,
        pad => LIM_T_R(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_Encoder_T_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_T_A(0)__PA ,
        fb => Net_13126 ,
        pad => Pin_Encoder_T_A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Encoder_T_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Encoder_T_B(0)__PA ,
        fb => Net_10553 ,
        pad => Pin_Encoder_T_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_OptDec_Z_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_Z_B(0)__PA ,
        fb => Net_13129 ,
        pad => Pin_OptDec_Z_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_OptDec_Z_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_Z_A(0)__PA ,
        fb => Net_13127 ,
        pad => Pin_OptDec_Z_A(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIM_Z_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_Z_R(0)__PA ,
        pad => LIM_Z_R(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIM_Z_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_Z_L(0)__PA ,
        pad => LIM_Z_L(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_OptDec_Y_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_Y_B(0)__PA ,
        fb => Net_7303 ,
        pad => Pin_OptDec_Y_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_OptDec_Y_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_Y_A(0)__PA ,
        fb => Net_7302 ,
        pad => Pin_OptDec_Y_A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIM_Y_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_Y_R(0)__PA ,
        pad => LIM_Y_R(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIM_Y_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_Y_L(0)__PA ,
        pad => LIM_Y_L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_OptDec_X_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_X_B(0)__PA ,
        fb => Net_7424 ,
        pad => Pin_OptDec_X_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_OptDec_X_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OptDec_X_A(0)__PA ,
        fb => Net_7698 ,
        pad => Pin_OptDec_X_A(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIM_X_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_X_R(0)__PA ,
        pad => LIM_X_R(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIM_X_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIM_X_L(0)__PA ,
        pad => LIM_X_L(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TMC5160_MotorX_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC5160_MotorX_EN(0)__PA ,
        pad => TMC5160_MotorX_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = TMC5160_MotorY_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC5160_MotorY_EN(0)__PA ,
        pad => TMC5160_MotorY_EN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TMC5160_MotorZ_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC5160_MotorZ_EN(0)__PA ,
        pad => TMC5160_MotorZ_EN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TMC5160_MotorT_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC5160_MotorT_EN(0)__PA ,
        pad => TMC5160_MotorT_EN(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TMC5160_MotorO_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TMC5160_MotorO_EN(0)__PA ,
        pad => TMC5160_MotorO_EN(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__Pin_Buzzer_net_0 ,
            in_reset => Net_7234 ,
            out_clock_en => tmpOE__Pin_Buzzer_net_0 ,
            out_reset => Net_7234 ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Backlight(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Backlight(0)__PA ,
        pad => Pin_Backlight(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_CondenserLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_CondenserLED(0)__PA ,
        pin_input => Net_11651 ,
        pad => Pin_CondenserLED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_RX(0)__PA ,
        fb => Net_9680 ,
        pad => UART_RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_TX(0)__PA ,
        pin_input => Net_6517 ,
        pad => UART_TX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_10 ,
            dclk_0 => Net_10_local ,
            dclk_glb_1 => Net_11722 ,
            dclk_1 => Net_11722_local ,
            dclk_glb_2 => Net_8190 ,
            dclk_2 => Net_8190_local ,
            dclk_glb_3 => \SPIM:Net_276\ ,
            dclk_3 => \SPIM:Net_276_local\ ,
            dclk_glb_4 => \UART_PCB_LOG:Net_9\ ,
            dclk_4 => \UART_PCB_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_BarcodeCondenser_LED:PWMHW\
        PORT MAP (
            clock => Net_11722 ,
            enable => __ONE__ ,
            tc => \PWM_BarcodeCondenser_LED:Net_63\ ,
            cmp => Net_11639 ,
            irq => \PWM_BarcodeCondenser_LED:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM_Buzzer:PWMHW\
        PORT MAP (
            clock => Net_11722 ,
            enable => __ONE__ ,
            tc => \PWM_Buzzer:Net_63\ ,
            cmp => Net_11627 ,
            irq => \PWM_Buzzer:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWM_CondenserLED:PWMHW\
        PORT MAP (
            clock => Net_11722 ,
            enable => __ONE__ ,
            tc => \PWM_CondenserLED:Net_63\ ,
            cmp => Net_11651 ,
            irq => \PWM_CondenserLED:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\wait_timer:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_13164 ,
            cmp => \wait_timer:Net_261\ ,
            irq => \wait_timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_6696 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        Pin_BC_LED(0) | In(Net_11639)
     |   1 |     * |      NONE |         CMOS_OUT |        Pin_Buzzer(0) | In(Net_11627)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           Pin_SDO(0) | FB(Net_6751)
     |   6 |     * |      NONE |         CMOS_OUT |           Pin_SDI(0) | In(Net_6749)
     |   7 |     * |      NONE |         CMOS_OUT |           Pin_SCK(0) | In(Net_6050)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      Pin_CSMotorX(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      Pin_CSMotorY(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |      Pin_CSMotorZ(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      Pin_CSMotorT(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      Pin_CSMotorO(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |              LED2(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |              LED3(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |           LIM_T_L(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           LIM_T_R(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |   Pin_Encoder_T_A(0) | FB(Net_13126)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |   Pin_Encoder_T_B(0) | FB(Net_10553)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_Z_B(0) | FB(Net_13129)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_Z_A(0) | FB(Net_13127)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |           LIM_Z_R(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           LIM_Z_L(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_Y_B(0) | FB(Net_7303)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_Y_A(0) | FB(Net_7302)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           LIM_Y_R(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           LIM_Y_L(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_X_B(0) | FB(Net_7424)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    Pin_OptDec_X_A(0) | FB(Net_7698)
-----+-----+-------+-----------+------------------+----------------------+-----------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |           LIM_X_R(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |           LIM_X_L(0) | 
     |   2 |     * |      NONE |         CMOS_OUT | TMC5160_MotorX_EN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | TMC5160_MotorY_EN(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | TMC5160_MotorZ_EN(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | TMC5160_MotorT_EN(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | TMC5160_MotorO_EN(0) | 
-----+-----+-------+-----------+------------------+----------------------+-----------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |     Pin_Backlight(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |  Pin_CondenserLED(0) | In(Net_11651)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           UART_RX(0) | FB(Net_9680)
     |   5 |     * |      NONE |         CMOS_OUT |           UART_TX(0) | In(Net_6517)
     |   6 |     * |   FALLING |      HI_Z_ANALOG |          \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          \USB:Dm(0)\ | Analog(\USB:Net_597\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.106ms
Digital Placement phase: Elapsed time ==> 2s.871ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AS76_FFP3_r.vh2" --pcf-path "AS76_FFP3.pco" --des-name "AS76_FFP3" --dsf-path "AS76_FFP3.dsf" --sdc-path "AS76_FFP3.sdc" --lib-path "AS76_FFP3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.941ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AS76_FFP3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.594ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.711ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.713ms
API generation phase: Elapsed time ==> 3s.228ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
