#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun May  5 23:44:53 2024
# Process ID: 20932
# Current directory: L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34820 L:\Documents\Xilinx\to submit\Improved Nanoprocessor\FinalNanoprocessor - Iterative Add\Nanoprocessor2.xpr
# Log file: L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/vivado.log
# Journal file: L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add'
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'L:/Documents/Xilinx/to submit/Processor1/Nanoprocessor/needed components/CLOCK.vhd', nor could it be found using path 'C:/Users/USER/Documents/vivado/Processor1/Nanoprocessor/needed components/CLOCK.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Applications/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 959.770 ; gain = 197.621
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.793 ; gain = 81.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor2' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:50]
INFO: [Synth 8-3491] module 'CLOCK' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/CLOCK.vhd:17' bound to instance 'Slow_Clock' of component 'CLOCK' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:195]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/CLOCK.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/CLOCK.vhd:22]
INFO: [Synth 8-3491] module 'Bit14_Instruction_Decoder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/14Bit_Instruction_Decoder.vhd:34' bound to instance 'Shakthis_Instruction_Decoder' of component 'Bit14_Instruction_Decoder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Bit14_Instruction_Decoder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/14Bit_Instruction_Decoder.vhd:52]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_3_bit.vhd:34' bound to instance 'Internal_Mux' of component 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/14Bit_Instruction_Decoder.vhd:84]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (2#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Bit14_Instruction_Decoder' (3#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/14Bit_Instruction_Decoder.vhd:52]
INFO: [Synth 8-3491] module 'Carry_Look_Ahead_Adder_Subtractor' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:17' bound to instance 'Lords_Adder' of component 'Carry_Look_Ahead_Adder_Subtractor' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Carry_Look_Ahead_Adder_Subtractor' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:30]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:17' bound to instance 'Full_Adder_0' of component 'Full_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Half_Adder.vhd:17' bound to instance 'Half_Adder_2' of component 'Half_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'Half_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Half_Adder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Half_Adder' (4#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Half_Adder.vhd:24]
INFO: [Synth 8-3491] module 'Half_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Half_Adder.vhd:17' bound to instance 'Half_Adder_1' of component 'Half_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (5#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:17' bound to instance 'Full_Adder_1' of component 'Full_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:67]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:17' bound to instance 'Full_Adder_2' of component 'Full_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:75]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Full_Adder.vhd:17' bound to instance 'Full_Adder_3' of component 'Full_Adder' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:83]
INFO: [Synth 8-3491] module 'Carry_Look_Ahead' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead.vhd:17' bound to instance 'Carry_Look_Ahead_0' of component 'Carry_Look_Ahead' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:90]
INFO: [Synth 8-638] synthesizing module 'Carry_Look_Ahead' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Carry_Look_Ahead' (6#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'Carry_Look_Ahead_Adder_Subtractor' (7#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Carry_Look_Ahead_Adder_Subtractor.vhd:30]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_4_bit.vhd:34' bound to instance 'Madhawas_Mux_Above_InstructionDecoder' of component 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:226]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (8#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:34' bound to instance 'Madhawas_Register_Bank' of component 'RegisterBank' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:232]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (10#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_0' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4_bit' (11#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_1' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_2' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_3' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:101]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_4' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:108]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_5' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_6' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:122]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_7' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (12#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Madhawas_Mux_A_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:245]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_1' (13#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:75]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:90]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (14#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Madhawas_Mux_B_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:257]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:34' bound to instance 'Shakthis_Program_Counter' of component 'ProgramCounter' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:269]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:25' bound to instance 'D0' of component 'D_FF' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (15#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:33]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:25' bound to instance 'D1' of component 'D_FF' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:25' bound to instance 'D2' of component 'D_FF' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:71]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/D_FF.vhd:25' bound to instance 'D3' of component 'D_FF' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (16#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:34' bound to instance 'Sansalas_Adder_For_Program_Counter' of component 'RCA_4' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:275]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (17#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (18#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (19#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/RCA_4.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/MUX_2_way_4_bit.vhd:34' bound to instance 'Madhawas_Mux_For_Program_Counter' of component 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:279]
INFO: [Synth 8-3491] module 'PROM' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/PROM.vhd:36' bound to instance 'Sansalas_ROM' of component 'PROM' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:285]
INFO: [Synth 8-638] synthesizing module 'PROM' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/PROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PROM' (20#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/PROM.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/LUT_16_7.vhd:26' bound to instance 'To_Display' of component 'LUT_16_7' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:289]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (21#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-3491] module 'Comparator' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:18' bound to instance 'Lords_Comparator' of component 'Comparator' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:294]
INFO: [Synth 8-638] synthesizing module 'Comparator' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:27]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_3' of component 'Comparator_Latch' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Comparator_Latch' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator_Latch.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Comparator_Latch' (22#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator_Latch.vhd:29]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_2' of component 'Comparator_Latch' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:55]
INFO: [Synth 8-3491] module 'Comparator_Latch' declared at 'L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator_Latch.vhd:18' bound to instance 'Comparator_Latch_1' of component 'Comparator_Latch' [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (23#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/needed components/Comparator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor2' (24#1) [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.srcs/sources_1/new/Nanoprocessor2.vhd:50]
WARNING: [Synth 8-3917] design Nanoprocessor2 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor2 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor2 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor2 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1061.551 ; gain = 101.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1061.551 ; gain = 101.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1061.551 ; gain = 101.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [L:/Documents/Xilinx/to submit/Improved Nanoprocessor/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1450.934 ; gain = 490.949
103 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1450.934 ; gain = 490.949
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May  5 23:45:39 2024] Launched synth_1...
Run output will be captured here: L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May  5 23:46:16 2024] Launched impl_1...
Run output will be captured here: L:/Documents/Xilinx/to submit/Improved Nanoprocessor/FinalNanoprocessor - Iterative Add/Nanoprocessor2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1915.047 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1915.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.336 ; gain = 511.527
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 23:47:38 2024...
