[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<87> s<86> l<2:1> el<1:2>
n<> u<2> t<IntegerAtomType_Int> p<3> l<2:9> el<2:12>
n<> u<3> t<Data_type> p<5> c<2> s<4> l<2:9> el<2:12>
n<DataPath> u<4> t<StringConst> p<5> l<2:13> el<2:21>
n<> u<5> t<Type_declaration> p<6> c<3> l<2:1> el<2:22>
n<> u<6> t<Data_declaration> p<7> c<5> l<2:1> el<2:22>
n<> u<7> t<Package_or_generate_item_declaration> p<8> c<6> l<2:1> el<2:22>
n<> u<8> t<Package_item> p<9> c<7> l<2:1> el<2:22>
n<> u<9> t<Description> p<86> c<8> s<26> l<2:1> el<2:22>
n<> u<10> t<Struct_keyword> p<11> l<4:9> el<4:15>
n<> u<11> t<Struct_union> p<20> c<10> s<12> l<4:9> el<4:15>
n<> u<12> t<Packed_keyword> p<20> s<19> l<4:16> el<4:22>
n<DataPath> u<13> t<StringConst> p<14> l<6:1> el<6:9>
n<> u<14> t<Data_type> p<15> c<13> l<6:1> el<6:9>
n<> u<15> t<Data_type_or_void> p<19> c<14> s<18> l<6:1> el<6:9>
n<numLoadMiss> u<16> t<StringConst> p<17> l<6:10> el<6:21>
n<> u<17> t<Variable_decl_assignment> p<18> c<16> l<6:10> el<6:21>
n<> u<18> t<List_of_variable_decl_assignments> p<19> c<17> l<6:10> el<6:21>
n<> u<19> t<Struct_union_member> p<20> c<15> l<6:1> el<6:22>
n<> u<20> t<Data_type> p<22> c<11> s<21> l<4:9> el<8:2>
n<PerfCounterPath> u<21> t<StringConst> p<22> l<8:3> el<8:18>
n<> u<22> t<Type_declaration> p<23> c<20> l<4:1> el<8:19>
n<> u<23> t<Data_declaration> p<24> c<22> l<4:1> el<8:19>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<4:1> el<8:19>
n<> u<25> t<Package_item> p<26> c<24> l<4:1> el<8:19>
n<> u<26> t<Description> p<86> c<25> s<53> l<4:1> el<8:19>
n<> u<27> t<INTERFACE> p<32> s<29> l<11:1> el<11:10>
n<PerformanceCounterIF> u<28> t<StringConst> p<29> l<11:11> el<11:31>
n<> u<29> t<Interface_identifier> p<32> c<28> s<31> l<11:11> el<11:31>
n<> u<30> t<Port> p<31> l<11:34> el<11:34>
n<> u<31> t<List_of_ports> p<32> c<30> l<11:31> el<11:35>
n<> u<32> t<Interface_nonansi_header> p<52> c<27> s<40> l<11:1> el<11:36>
n<PerfCounterPath> u<33> t<StringConst> p<34> l<13:5> el<13:20>
n<> u<34> t<Interface_identifier> p<38> c<33> s<37> l<13:5> el<13:20>
n<perfCounter> u<35> t<StringConst> p<36> l<13:21> el<13:32>
n<> u<36> t<Interface_identifier> p<37> c<35> l<13:21> el<13:32>
n<> u<37> t<List_of_interface_identifiers> p<38> c<36> l<13:21> el<13:32>
n<> u<38> t<Interface_port_declaration> p<39> c<34> l<13:5> el<13:32>
n<> u<39> t<Port_declaration> p<40> c<38> l<13:5> el<13:32>
n<> u<40> t<Interface_item> p<52> c<39> s<50> l<13:5> el<13:33>
n<CSR> u<41> t<StringConst> p<47> s<46> l<14:13> el<14:16>
n<> u<42> t<PortDir_Inp> p<45> s<44> l<15:5> el<15:10>
n<perfCounter> u<43> t<StringConst> p<44> l<16:5> el<16:16>
n<> u<44> t<Modport_simple_port> p<45> c<43> l<16:5> el<16:16>
n<> u<45> t<Modport_simple_ports_declaration> p<46> c<42> l<15:5> el<16:16>
n<> u<46> t<Modport_ports_declaration> p<47> c<45> l<15:5> el<16:16>
n<> u<47> t<Modport_item> p<48> c<41> l<14:13> el<17:2>
n<> u<48> t<Interface_or_generate_item> p<49> c<47> l<14:5> el<17:3>
n<> u<49> t<Non_port_interface_item> p<50> c<48> l<14:5> el<17:3>
n<> u<50> t<Interface_item> p<52> c<49> s<51> l<14:5> el<17:3>
n<> u<51> t<ENDINTERFACE> p<52> l<18:1> el<18:13>
n<> u<52> t<Interface_declaration> p<53> c<32> l<11:1> el<18:13>
n<> u<53> t<Description> p<86> c<52> s<85> l<11:1> el<18:13>
n<module> u<54> t<Module_keyword> p<63> s<55> l<20:1> el<20:7>
n<CSR_Unit> u<55> t<StringConst> p<63> s<62> l<20:8> el<20:16>
n<PerformanceCounterIF> u<56> t<StringConst> p<58> s<57> l<21:5> el<21:25>
n<CSR> u<57> t<StringConst> p<58> l<21:26> el<21:29>
n<> u<58> t<Interface_identifier> p<59> c<56> l<21:5> el<21:29>
n<> u<59> t<Interface_port_header> p<61> c<58> s<60> l<21:5> el<21:29>
n<perfCounter> u<60> t<StringConst> p<61> l<21:30> el<21:41>
n<> u<61> t<Ansi_port_declaration> p<62> c<59> l<21:5> el<21:41>
n<> u<62> t<List_of_port_declarations> p<63> c<61> l<20:16> el<22:2>
n<> u<63> t<Module_ansi_header> p<84> c<54> s<82> l<20:1> el<22:3>
n<mshrID> u<64> t<StringConst> p<65> l<25:9> el<25:15>
n<> u<65> t<Ps_or_hierarchical_identifier> p<68> c<64> s<67> l<25:9> el<25:15>
n<> u<66> t<Constant_bit_select> p<67> l<25:16> el<25:16>
n<> u<67> t<Constant_select> p<68> c<66> l<25:16> el<25:16>
n<> u<68> t<Net_lvalue> p<77> c<65> s<76> l<25:9> el<25:15>
n<perfCounter> u<69> t<StringConst> p<74> s<70> l<25:18> el<25:29>
n<perfCounter> u<70> t<StringConst> p<74> s<71> l<25:30> el<25:41>
n<numLoadMiss> u<71> t<StringConst> p<74> s<73> l<25:42> el<25:53>
n<> u<72> t<Bit_select> p<73> l<25:53> el<25:53>
n<> u<73> t<Select> p<74> c<72> l<25:53> el<25:53>
n<> u<74> t<Complex_func_call> p<75> c<69> l<25:18> el<25:53>
n<> u<75> t<Primary> p<76> c<74> l<25:18> el<25:53>
n<> u<76> t<Expression> p<77> c<75> l<25:18> el<25:53>
n<> u<77> t<Net_assignment> p<78> c<68> l<25:9> el<25:53>
n<> u<78> t<List_of_net_assignments> p<79> c<77> l<25:9> el<25:53>
n<> u<79> t<Continuous_assign> p<80> c<78> l<25:1> el<25:54>
n<> u<80> t<Module_common_item> p<81> c<79> l<25:1> el<25:54>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<25:1> el<25:54>
n<> u<82> t<Non_port_module_item> p<84> c<81> s<83> l<25:1> el<25:54>
n<> u<83> t<ENDMODULE> p<84> l<27:1> el<27:10>
n<> u<84> t<Module_declaration> p<85> c<63> l<20:1> el<27:10>
n<> u<85> t<Description> p<86> c<84> l<20:1> el<27:10>
n<> u<86> t<Source_text> p<87> c<9> l<2:1> el<27:10>
n<> u<87> t<Top_level_rule> c<1> l<2:1> el<28:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:11:1: No timescale set for "PerformanceCounterIF".
[WRN:PA0205] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:20:1: No timescale set for "CSR_Unit".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:20:1: Compile module "work@CSR_Unit".
[INF:CP0304] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:11:1: Compile interface "work@PerformanceCounterIF".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv:20:1: Top level module "work@CSR_Unit".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
cont_assign                                            1
design                                                 1
hier_path                                              1
int_typespec                                           2
interface_inst                                         2
interface_typespec                                     6
io_decl                                                2
logic_net                                              3
modport                                                2
module_inst                                            3
port                                                   2
ref_obj                                                6
ref_typespec                                           5
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
cont_assign                                            2
design                                                 1
hier_path                                              2
int_typespec                                           2
interface_inst                                         2
interface_typespec                                     6
io_decl                                                2
logic_net                                              3
modport                                                2
module_inst                                            3
port                                                   3
ref_obj                                               11
ref_typespec                                           6
struct_typespec                                        1
struct_var                                             1
typespec_member                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/NameCollisionBind/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@CSR_Unit)
|vpiElaborated:1
|vpiName:work@CSR_Unit
|uhdmallInterfaces:
\_interface_inst: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
  |vpiParent:
  \_design: (work@CSR_Unit)
  |vpiFullName:work@PerformanceCounterIF
  |vpiDefName:work@PerformanceCounterIF
  |vpiNet:
  \_logic_net: (work@PerformanceCounterIF.perfCounter), line:13:21, endln:13:32
    |vpiParent:
    \_interface_inst: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
    |vpiName:perfCounter
    |vpiFullName:work@PerformanceCounterIF.perfCounter
  |vpiModport:
  \_modport: (CSR), line:14:13, endln:14:16
    |vpiParent:
    \_interface_inst: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:11:1, endln:18:13
    |vpiName:CSR
    |vpiIODecl:
    \_io_decl: (perfCounter), line:16:5, endln:16:16
      |vpiParent:
      \_modport: (CSR), line:14:13, endln:14:16
      |vpiDirection:1
      |vpiName:perfCounter
|uhdmallModules:
\_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
  |vpiParent:
  \_design: (work@CSR_Unit)
  |vpiFullName:work@CSR_Unit
  |vpiDefName:work@CSR_Unit
  |vpiNet:
  \_logic_net: (work@CSR_Unit.perfCounter), line:21:30, endln:21:41
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:perfCounter
    |vpiFullName:work@CSR_Unit.perfCounter
  |vpiNet:
  \_logic_net: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:mshrID
    |vpiFullName:work@CSR_Unit.mshrID
    |vpiNetType:1
  |vpiPort:
  \_port: (perfCounter), line:21:30, endln:21:41
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@CSR_Unit.perfCounter.perfCounter), line:21:30, endln:21:41
      |vpiParent:
      \_port: (perfCounter), line:21:30, endln:21:41
      |vpiName:perfCounter
      |vpiFullName:work@CSR_Unit.perfCounter.perfCounter
      |vpiActual:
      \_modport: (CSR), line:14:13, endln:14:16
    |vpiTypedef:
    \_ref_typespec: (work@CSR_Unit.perfCounter)
      |vpiParent:
      \_port: (perfCounter), line:21:30, endln:21:41
      |vpiFullName:work@CSR_Unit.perfCounter
      |vpiActual:
      \_interface_typespec: (CSR), line:21:26, endln:21:29
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:53
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiRhs:
    \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:53
      |vpiName:perfCounter.perfCounter.numLoadMiss
      |vpiActual:
      \_ref_obj: (perfCounter), line:25:18, endln:25:29
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
      |vpiActual:
      \_ref_obj: (perfCounter), line:25:30, endln:25:41
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
      |vpiActual:
      \_ref_obj: (work@CSR_Unit.numLoadMiss), line:25:42, endln:25:53
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:numLoadMiss
        |vpiFullName:work@CSR_Unit.numLoadMiss
    |vpiLhs:
    \_ref_obj: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:53
      |vpiName:mshrID
      |vpiFullName:work@CSR_Unit.mshrID
      |vpiActual:
      \_logic_net: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
|vpiTypedef:
\_int_typespec: (DataPath), line:2:9, endln:2:12
  |vpiParent:
  \_design: (work@CSR_Unit)
  |vpiName:DataPath
  |vpiInstance:
  \_design: (work@CSR_Unit)
  |vpiSigned:1
|vpiTypedef:
\_struct_typespec: (PerfCounterPath), line:4:9, endln:8:2
  |vpiParent:
  \_design: (work@CSR_Unit)
  |vpiName:PerfCounterPath
  |vpiInstance:
  \_design: (work@CSR_Unit)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (numLoadMiss), line:6:10, endln:6:21
    |vpiParent:
    \_struct_typespec: (PerfCounterPath), line:4:9, endln:8:2
    |vpiName:numLoadMiss
    |vpiTypespec:
    \_ref_typespec: (PerfCounterPath.numLoadMiss)
      |vpiParent:
      \_typespec_member: (numLoadMiss), line:6:10, endln:6:21
      |vpiFullName:PerfCounterPath.numLoadMiss
      |vpiActual:
      \_int_typespec: (DataPath), line:2:9, endln:2:12
    |vpiRefFile:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv
    |vpiRefLineNo:6
    |vpiRefColumnNo:1
    |vpiRefEndLineNo:6
    |vpiRefEndColumnNo:9
|uhdmtopModules:
\_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
  |vpiName:work@CSR_Unit
  |vpiDefName:work@CSR_Unit
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (perfCounter), line:21:30, endln:21:41
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@CSR_Unit.perfCounter), line:21:30, endln:21:41
      |vpiParent:
      \_port: (perfCounter), line:21:30, endln:21:41
      |vpiFullName:work@CSR_Unit.perfCounter
      |vpiActual:
      \_modport: (CSR), line:14:13, endln:14:16
    |vpiTypedef:
    \_ref_typespec: (work@CSR_Unit.perfCounter)
      |vpiParent:
      \_port: (perfCounter), line:21:30, endln:21:41
      |vpiFullName:work@CSR_Unit.perfCounter
      |vpiActual:
      \_interface_typespec: (CSR), line:21:26, endln:21:29
    |vpiInstance:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
  |vpiInterface:
  \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiName:perfCounter
    |vpiFullName:work@CSR_Unit.perfCounter
    |vpiVariables:
    \_struct_var: (work@CSR_Unit.perfCounter.perfCounter), line:13:21, endln:13:32
      |vpiParent:
      \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
      |vpiTypespec:
      \_ref_typespec: (work@CSR_Unit.perfCounter.perfCounter)
        |vpiParent:
        \_struct_var: (work@CSR_Unit.perfCounter.perfCounter), line:13:21, endln:13:32
        |vpiFullName:work@CSR_Unit.perfCounter.perfCounter
        |vpiActual:
        \_struct_typespec: (PerfCounterPath), line:4:9, endln:8:2
      |vpiName:perfCounter
      |vpiFullName:work@CSR_Unit.perfCounter.perfCounter
      |vpiVisibility:1
    |vpiDefName:work@PerformanceCounterIF
    |vpiModport:
    \_modport: (CSR), line:14:13, endln:14:16
      |vpiParent:
      \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
      |vpiName:CSR
      |vpiIODecl:
      \_io_decl: (perfCounter), line:16:5, endln:16:16
        |vpiParent:
        \_modport: (CSR), line:14:13, endln:14:16
        |vpiDirection:1
        |vpiName:perfCounter
        |vpiExpr:
        \_struct_var: (work@CSR_Unit.perfCounter.perfCounter), line:13:21, endln:13:32
      |vpiInterface:
      \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:53
    |vpiParent:
    \_module_inst: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:1, endln:27:10
    |vpiRhs:
    \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:53
      |vpiName:perfCounter.perfCounter.numLoadMiss
      |vpiActual:
      \_ref_obj: (perfCounter), line:25:18, endln:25:29
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
        |vpiActual:
        \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
      |vpiActual:
      \_ref_obj: (perfCounter), line:25:30, endln:25:41
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:perfCounter
        |vpiActual:
        \_interface_inst: work@PerformanceCounterIF (work@CSR_Unit.perfCounter), file:${SURELOG_DIR}/tests/NameCollisionBind/dut.sv, line:20:0
      |vpiActual:
      \_ref_obj: (work@CSR_Unit.numLoadMiss), line:25:42, endln:25:53
        |vpiParent:
        \_hier_path: (perfCounter.perfCounter.numLoadMiss), line:25:18, endln:25:53
        |vpiName:numLoadMiss
        |vpiFullName:work@CSR_Unit.numLoadMiss
        |vpiActual:
        \_typespec_member: (numLoadMiss), line:6:10, endln:6:21
    |vpiLhs:
    \_ref_obj: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
      |vpiParent:
      \_cont_assign: , line:25:9, endln:25:53
      |vpiName:mshrID
      |vpiFullName:work@CSR_Unit.mshrID
      |vpiActual:
      \_logic_net: (work@CSR_Unit.mshrID), line:25:9, endln:25:15
\_weaklyReferenced:
\_int_typespec: (DataPath), line:2:9, endln:2:12
  |vpiParent:
  \_typespec_member: (numLoadMiss), line:6:10, endln:6:21
  |vpiName:DataPath
  |vpiTypedefAlias:
  \_ref_typespec: (PerfCounterPath.numLoadMiss.DataPath)
    |vpiParent:
    \_int_typespec: (DataPath), line:2:9, endln:2:12
    |vpiFullName:PerfCounterPath.numLoadMiss.DataPath
    |vpiActual:
    \_int_typespec: (DataPath), line:2:9, endln:2:12
  |vpiSigned:1
\_interface_typespec: (CSR), line:21:26, endln:21:29
  |vpiParent:
  \_interface_typespec: (PerformanceCounterIF), line:21:5, endln:21:25
  |vpiName:CSR
  |vpiIsModPort:1
\_interface_typespec: (PerformanceCounterIF), line:21:5, endln:21:25
  |vpiName:PerformanceCounterIF
\_interface_typespec: (CSR), line:21:26, endln:21:29
  |vpiParent:
  \_interface_typespec: (PerformanceCounterIF), line:21:5, endln:21:25
  |vpiName:CSR
  |vpiIsModPort:1
\_interface_typespec: (PerformanceCounterIF), line:21:5, endln:21:25
  |vpiName:PerformanceCounterIF
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/NameCollisionBind/dut.sv | ${SURELOG_DIR}/build/regression/NameCollisionBind/roundtrip/dut_000.sv | 11 | 27 |
============================== End RoundTrip Results ==============================
