{
  "abstract" : "The value that controls whether reading the timestamp-counter MSRs changes depending on the value of the timestamp-counter offset field.",
  "codeExamples" : [

  ],
  "contentHash" : "9fd1495aec4ccd7314ae0cf43f1458fc3331520c4738b23d1dde4276bd905c3f",
  "crawledAt" : "2025-12-07T23:45:16Z",
  "declaration" : {
    "code" : "var CPU_BASED_TSC_OFFSET: UInt32 { get }",
    "language" : "swift"
  },
  "id" : "845CCA5F-D64C-4F9D-998B-4C9FCBE25BD5",
  "kind" : "unknown",
  "language" : "swift",
  "module" : "Hypervisor",
  "overview" : "## Discussion\n\nMust be `1`.",
  "platforms" : [
    "macOS"
  ],
  "rawMarkdown" : "---\nsource: https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_TSC_OFFSET\ncrawled: 2025-12-07T23:45:16Z\n---\n\n# CPU_BASED_TSC_OFFSET\n\n**Global Variable**\n\nThe value that controls whether reading the timestamp-counter MSRs changes depending on the value of the timestamp-counter offset field.\n\n## Declaration\n\n```swift\nvar CPU_BASED_TSC_OFFSET: UInt32 { get }\n```\n\n## Discussion\n\nMust be `1`.\n\n## Capabilities\n\n- **PIN_BASED_INTR**: The value that controls whether external interrupts cause VM exits.\n- **PIN_BASED_NMI**: The value that controls whether external non-maskable interrupts cause VM exits.\n- **PIN_BASED_VIRTUAL_NMI**: The value that controls blocking of non-maskable interrupts.\n- **PIN_BASED_PREEMPTION_TIMER**: The value that controls whether the VMX-preemption timer counts down in VMX non-root operation.\n- **PIN_BASED_POSTED_INTR**: The value that controls whether the processor gives special treatment to interrupts with posted-interrupt notification vectors.\n- **CPU_BASED_IRQ_WND**: The value that controls whether a VM exits at the beginning of any instruction where there’s no blocking of interrupts and the interrupt flag is 1.\n- **CPU_BASED_HLT**: The value that controls whether the execution of HALT instructions cause VM exits.\n- **CPU_BASED_INVLPG**: The value that controls whether the execution of invalid page instructions (INVLPG) cause VM exits.\n- **CPU_BASED_MWAIT**: The value that controls whether the execution of Monitor Wait instructions (MWAIT) cause VM exits.\n- **CPU_BASED_RDPMC**: The value that controls whether the execution of Read Performance Monitoring Counters instructions (RDPMC) cause VM exits.\n- **CPU_BASED_RDTSC**: The value that controls whether the execution of Read Timestamp-Counter instructions (RDTSC) cause VM exits.\n- **CPU_BASED_CR3_LOAD**: The value that controls whether executions of MOV to Control Register 3 (CR3) cause VM exits.\n- **CPU_BASED_CR3_STORE**: The value that controls whether executions of MOV from Control Register 3 (CR3) cause VM exits.\n- **CPU_BASED_CR8_LOAD**: The value that controls whether executions of MOV to Control Register 8 (CR8) cause VM exits.\n- **CPU_BASED_CR8_STORE**: The value that controls whether executions of MOV from Control Register 8 (CR8) cause VM exits.\n\n",
  "sections" : [
    {
      "content" : "",
      "items" : [
        {
          "description" : "The value that controls whether external interrupts cause VM exits.",
          "name" : "PIN_BASED_INTR",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/PIN_BASED_INTR"
        },
        {
          "description" : "The value that controls whether external non-maskable interrupts cause VM exits.",
          "name" : "PIN_BASED_NMI",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/PIN_BASED_NMI"
        },
        {
          "description" : "The value that controls blocking of non-maskable interrupts.",
          "name" : "PIN_BASED_VIRTUAL_NMI",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/PIN_BASED_VIRTUAL_NMI"
        },
        {
          "description" : "The value that controls whether the VMX-preemption timer counts down in VMX non-root operation.",
          "name" : "PIN_BASED_PREEMPTION_TIMER",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/PIN_BASED_PREEMPTION_TIMER"
        },
        {
          "description" : "The value that controls whether the processor gives special treatment to interrupts with posted-interrupt notification vectors.",
          "name" : "PIN_BASED_POSTED_INTR",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/PIN_BASED_POSTED_INTR"
        },
        {
          "description" : "The value that controls whether a VM exits at the beginning of any instruction where there’s no blocking of interrupts and the interrupt flag is 1.",
          "name" : "CPU_BASED_IRQ_WND",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_IRQ_WND"
        },
        {
          "description" : "The value that controls whether the execution of HALT instructions cause VM exits.",
          "name" : "CPU_BASED_HLT",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_HLT"
        },
        {
          "description" : "The value that controls whether the execution of invalid page instructions (INVLPG) cause VM exits.",
          "name" : "CPU_BASED_INVLPG",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_INVLPG"
        },
        {
          "description" : "The value that controls whether the execution of Monitor Wait instructions (MWAIT) cause VM exits.",
          "name" : "CPU_BASED_MWAIT",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_MWAIT"
        },
        {
          "description" : "The value that controls whether the execution of Read Performance Monitoring Counters instructions (RDPMC) cause VM exits.",
          "name" : "CPU_BASED_RDPMC",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_RDPMC"
        },
        {
          "description" : "The value that controls whether the execution of Read Timestamp-Counter instructions (RDTSC) cause VM exits.",
          "name" : "CPU_BASED_RDTSC",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_RDTSC"
        },
        {
          "description" : "The value that controls whether executions of MOV to Control Register 3 (CR3) cause VM exits.",
          "name" : "CPU_BASED_CR3_LOAD",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_CR3_LOAD"
        },
        {
          "description" : "The value that controls whether executions of MOV from Control Register 3 (CR3) cause VM exits.",
          "name" : "CPU_BASED_CR3_STORE",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_CR3_STORE"
        },
        {
          "description" : "The value that controls whether executions of MOV to Control Register 8 (CR8) cause VM exits.",
          "name" : "CPU_BASED_CR8_LOAD",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_CR8_LOAD"
        },
        {
          "description" : "The value that controls whether executions of MOV from Control Register 8 (CR8) cause VM exits.",
          "name" : "CPU_BASED_CR8_STORE",
          "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_CR8_STORE"
        }
      ],
      "title" : "Capabilities"
    }
  ],
  "source" : "appleJSON",
  "title" : "CPU_BASED_TSC_OFFSET",
  "url" : "https:\/\/developer.apple.com\/documentation\/Hypervisor\/CPU_BASED_TSC_OFFSET"
}