-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.13
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component a
    generic (
          g_width : integer
         );
    port (
          clk : in std_logic;
          reset_n : in std_logic
         );
  end component;


begin
  a_0 : a
    generic map (
      g_width => g_Width)
    port map (
      clk => clk,
      reset_n => reset_n);
  a_1 : a
    generic map (
      g_width => g_Width)
    port map (
      clk => clk,
      reset_n => reset_n);

end rtl;
