/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.13
Hash     : 54d3631
Date     : Oct  2 2024
Type     : Engineering
Log Time   : Wed Oct  2 10:06:08 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:76: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:77: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:64: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:65: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:66: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:67: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:68: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:69: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:70: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:71: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:73: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:74: warning: Timing checks are not supported. 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:75: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:76: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.03 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:16: warning: Port 2 (din) of fltr_compute_f1 expects 56 bits, got 16.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./rtl/test.v:16:        : Padding 40 high bits of the port.
RUNNING FUNCTORS
 ... done, 0.03 seconds.
 -F cprop ...
 ... Iteration detected 26 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 987 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 987 dangling signals and 7 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.CODE GENERATION

 ... invoking target_design
 ... done, 0.02 seconds.
STATISTICS
lex_string: add_count=5851 hit_count=40946
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg251494176" -f"/tmp/ivrlg51494176" -p"/tmp/ivrli51494176" |/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh51494176" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/10_02_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
FST info: dumpfile tb.vcd opened for output.
Data Matched: Actual output: 0, Netlist Output 0, Time: 20000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 30000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 40000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 50000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 60000 
Data Matched: Actual output: 0, Netlist Output 0, Time: 70000 
Data Mismatch: Actual output: 0, Netlist Output 454, Time: 80000 
Data Matched: Actual output: 454, Netlist Output 454, Time: 90000 
Data Mismatch: Actual output: 454, Netlist Output 113, Time: 100000 
Data Mismatch: Actual output: 113, Netlist Output 164, Time: 110000 
Data Matched: Actual output: 164, Netlist Output 164, Time: 120000 
Data Matched: Actual output: 164, Netlist Output 164, Time: 130000 
Data Matched: Actual output: 164, Netlist Output 164, Time: 140000 
Data Mismatch: Actual output: 164, Netlist Output 143, Time: 150000 
Data Mismatch: Actual output: 143, Netlist Output 1522, Time: 160000 
Data Matched: Actual output: 1522, Netlist Output 1522, Time: 170000 
Data Mismatch: Actual output: 1522, Netlist Output 2938, Time: 180000 
Data Mismatch: Actual output: 2938, Netlist Output 230, Time: 190000 
Data Mismatch: Actual output: 230, Netlist Output 3356, Time: 200000 
Data Matched: Actual output: 3356, Netlist Output 3356, Time: 210000 
Data Matched: Actual output: 3356, Netlist Output 3356, Time: 220000 
Data Mismatch: Actual output: 3356, Netlist Output 1991, Time: 230000 
Data Mismatch: Actual output: 1991, Netlist Output 633, Time: 240000 
Data Mismatch: Actual output: 633, Netlist Output 2987, Time: 250000 
Data Mismatch: Actual output: 2987, Netlist Output 2227, Time: 260000 
Data Matched: Actual output: 2227, Netlist Output 2227, Time: 270000 
Data Mismatch: Actual output: 2227, Netlist Output 327, Time: 280000 
Data Matched: Actual output: 327, Netlist Output 327, Time: 290000 
Data Matched: Actual output: 327, Netlist Output 327, Time: 300000 
Data Matched: Actual output: 327, Netlist Output 327, Time: 310000 
Data Matched: Actual output: 327, Netlist Output 327, Time: 320000 
Data Mismatch: Actual output: 327, Netlist Output 1967, Time: 330000 
Data Matched: Actual output: 1967, Netlist Output 1967, Time: 340000 
Data Matched: Actual output: 1967, Netlist Output 1967, Time: 350000 
Data Matched: Actual output: 1967, Netlist Output 1967, Time: 360000 
Data Mismatch: Actual output: 1967, Netlist Output 909, Time: 370000 
Data Mismatch: Actual output: 909, Netlist Output 1562, Time: 380000 
Data Matched: Actual output: 1562, Netlist Output 1562, Time: 390000 
Data Mismatch: Actual output: 1562, Netlist Output 526, Time: 400000 
Data Mismatch: Actual output: 526, Netlist Output 1784, Time: 410000 
Data Matched: Actual output: 1784, Netlist Output 1784, Time: 420000 
Data Mismatch: Actual output: 1784, Netlist Output 2025, Time: 430000 
Data Mismatch: Actual output: 2025, Netlist Output 3082, Time: 440000 
Data Matched: Actual output: 3082, Netlist Output 3082, Time: 450000 
Data Mismatch: Actual output: 3082, Netlist Output 2489, Time: 460000 
Data Matched: Actual output: 2489, Netlist Output 2489, Time: 470000 
Data Mismatch: Actual output: 2489, Netlist Output 3587, Time: 480000 
Data Matched: Actual output: 3587, Netlist Output 3587, Time: 490000 
Data Matched: Actual output: 3587, Netlist Output 3587, Time: 500000 
Data Mismatch: Actual output: 3587, Netlist Output 2022, Time: 510000 
Data Matched: Actual output: 2022, Netlist Output 2022, Time: 520000 
Data Mismatch: Actual output: 2022, Netlist Output 3290, Time: 530000 
Data Mismatch: Actual output: 3290, Netlist Output 2401, Time: 540000 
Data Matched: Actual output: 2401, Netlist Output 2401, Time: 550000 
Data Mismatch: Actual output: 2401, Netlist Output 1706, Time: 560000 
Data Matched: Actual output: 1706, Netlist Output 1706, Time: 570000 
Data Matched: Actual output: 1706, Netlist Output 1706, Time: 580000 
Data Matched: Actual output: 1706, Netlist Output 1706, Time: 590000 
Data Matched: Actual output: 1706, Netlist Output 1706, Time: 600000 
Data Mismatch: Actual output: 1706, Netlist Output 1170, Time: 610000 
Data Mismatch: Actual output: 1170, Netlist Output 1580, Time: 620000 
Data Matched: Actual output: 1580, Netlist Output 1580, Time: 630000 
Data Mismatch: Actual output: 1580, Netlist Output 1847, Time: 640000 
Data Matched: Actual output: 1847, Netlist Output 1847, Time: 650000 
Data Mismatch: Actual output: 1847, Netlist Output 705, Time: 660000 
Data Mismatch: Actual output: 705, Netlist Output 3448, Time: 670000 
Data Mismatch: Actual output: 3448, Netlist Output 934, Time: 680000 
Data Matched: Actual output: 934, Netlist Output 934, Time: 690000 
Data Matched: Actual output: 934, Netlist Output 934, Time: 700000 
Data Matched: Actual output: 934, Netlist Output 934, Time: 710000 
Data Matched: Actual output: 934, Netlist Output 934, Time: 720000 
Data Mismatch: Actual output: 934, Netlist Output 2922, Time: 730000 
Data Matched: Actual output: 2922, Netlist Output 2922, Time: 740000 
Data Matched: Actual output: 2922, Netlist Output 2922, Time: 750000 
Data Matched: Actual output: 2922, Netlist Output 2922, Time: 760000 
Data Matched: Actual output: 2922, Netlist Output 2922, Time: 770000 
Data Mismatch: Actual output: 2922, Netlist Output 3180, Time: 780000 
Data Mismatch: Actual output: 3180, Netlist Output 3342, Time: 790000 
Data Mismatch: Actual output: 3342, Netlist Output 2658, Time: 800000 
Data Mismatch: Actual output: 2658, Netlist Output 706, Time: 810000 
Data Matched: Actual output: 706, Netlist Output 706, Time: 820000 
Data Mismatch: Actual output: 706, Netlist Output 3682, Time: 830000 
Data Matched: Actual output: 3682, Netlist Output 3682, Time: 840000 
Data Mismatch: Actual output: 3682, Netlist Output 3276, Time: 850000 
Data Matched: Actual output: 3276, Netlist Output 3276, Time: 860000 
Data Mismatch: Actual output: 3276, Netlist Output 2312, Time: 870000 
Data Matched: Actual output: 2312, Netlist Output 2312, Time: 880000 
Data Matched: Actual output: 2312, Netlist Output 2312, Time: 890000 
Data Mismatch: Actual output: 2312, Netlist Output 3912, Time: 900000 
Data Matched: Actual output: 3912, Netlist Output 3912, Time: 910000 
Data Mismatch: Actual output: 3912, Netlist Output 1291, Time: 920000 
Data Matched: Actual output: 1291, Netlist Output 1291, Time: 930000 
Data Matched: Actual output: 1291, Netlist Output 1291, Time: 940000 
Data Matched: Actual output: 1291, Netlist Output 1291, Time: 950000 
Data Matched: Actual output: 1291, Netlist Output 1291, Time: 960000 
Data Mismatch: Actual output: 1291, Netlist Output 3853, Time: 970000 
Data Matched: Actual output: 3853, Netlist Output 3853, Time: 980000 
Data Matched: Actual output: 3853, Netlist Output 3853, Time: 990000 
Data Matched: Actual output: 3853, Netlist Output 3853, Time: 1000000 
Data Matched: Actual output: 3853, Netlist Output 3853, Time: 1010000 
Data Mismatch: Actual output: 3853, Netlist Output 3647, Time: 1020000 
Data Mismatch: Actual output: 3403, Netlist Output 3826, Time: 1060000 
45 comparison(s) mismatched
ERROR: SIM: Simulation Failed
FATAL: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/stereovision2/./sim/co_sim_tb/co_sim_test.v:55: 
       Time: 1060000  Scope: co_sim_test
