# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Mult_test.vhd" \
"../../../../project_1.srcs/sim_1/new/Mult_test_tb.vhd" \

# Do not sort compile order
nosort
