{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-06-30 12:39:45.631998: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-06-30 12:39:45.786710: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-06-30 12:39:45.792065: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-06-30 12:39:45.792094: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2025-06-30 12:39:46.688640: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-30 12:39:46.688789: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2025-06-30 12:39:46.688800: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from recurrent.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/aelabd/RHEED/hls4ml/hls4ml/converters/__init__.py:29: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import copy\n",
    "from pathlib import Path\n",
    "import json\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from tqdm import tqdm\n",
    "\n",
    "import tensorflow as tf\n",
    "from tensorflow.keras import layers\n",
    "from tensorflow.keras.models import Model, Sequential\n",
    "\n",
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import parse_default_keras_layer\n",
    "from hls4ml.model.attributes import ConfigurableAttribute, TypeAttribute\n",
    "from hls4ml.model.types import FixedPrecisionType, RoundingMode, SaturationMode\n",
    "from hls4ml.model.attributes import Attribute\n",
    "\n",
    "import h5py\n",
    "\n",
    "import qkeras\n",
    "from qkeras.estimate import print_qstats\n",
    "from qkeras.utils import model_quantize\n",
    "from qkeras.utils import quantized_model_dump\n",
    "from qkeras import QActivation, QDense, QConv2DBatchnorm\n",
    "\n",
    "# Source the Vivado path\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "np.random.seed(0)\n",
    "tf.random.set_seed(0)\n",
    "\n",
    "# BACKEND = \"Vivado\"\n",
    "BACKEND = \"Vitis\"\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Globals"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. Load Keras model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"sequential_2\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " q_conv2d_batchnorm_5 (QConv  (None, 46, 46, 8)        113       \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_8 (QActivation  (None, 46, 46, 8)        0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_5 (MaxPooling  (None, 11, 11, 8)        0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_6 (QConv  (None, 9, 9, 16)         1233      \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_9 (QActivation  (None, 9, 9, 16)         0         \n",
      " )                                                               \n",
      "                                                                 \n",
      " max_pooling2d_6 (MaxPooling  (None, 4, 4, 16)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " q_conv2d_batchnorm_7 (QConv  (None, 2, 2, 32)         4769      \n",
      " 2DBatchnorm)                                                    \n",
      "                                                                 \n",
      " q_activation_10 (QActivatio  (None, 2, 2, 32)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " max_pooling2d_7 (MaxPooling  (None, 1, 1, 32)         0         \n",
      " 2D)                                                             \n",
      "                                                                 \n",
      " global_average_pooling2d_1   (None, 32)               0         \n",
      " (GlobalAveragePooling2D)                                        \n",
      "                                                                 \n",
      " q_dense_5 (QDense)          (None, 32)                1056      \n",
      "                                                                 \n",
      " q_activation_11 (QActivatio  (None, 32)               0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_dense_6 (QDense)          (None, 5)                 165       \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 7,336\n",
      "Trainable params: 7,221\n",
      "Non-trainable params: 115\n",
      "_________________________________________________________________\n",
      "q_conv2d_batchnorm_5 f=8 quantized_bits(8,0,0,alpha=1) quantized_bits(8,0,0,alpha=1) \n",
      "q_activation_8       quantized_relu(8, 2)\n",
      "q_conv2d_batchnorm_6 f=16 quantized_bits(8,2,0,alpha=1) quantized_bits(8,2,0,alpha=1) \n",
      "q_activation_9       quantized_relu(8, 2)\n",
      "q_conv2d_batchnorm_7 f=32 quantized_bits(8,2,0,alpha=1) quantized_bits(8,2,0,alpha=1) \n",
      "q_activation_10      quantized_relu(8, 2)\n",
      "q_dense_5            u=32 quantized_bits(8,2,0,alpha=1) quantized_bits(8,2,0,alpha=1) \n",
      "q_activation_11      quantized_relu(8, 2)\n",
      "q_dense_6            u=5 quantized_bits(8,2,0,alpha=1) quantized_bits(8,2,0,alpha=1) \n",
      "\n"
     ]
    }
   ],
   "source": [
    "KERAS_DIR = \"/home/aelabd/RHEED/keras_models\"\n",
    "\n",
    "def dice_loss(y_true, y_pred, delta=0.6):\n",
    "    error = y_true - y_pred\n",
    "    is_small = tf.abs(error) <= delta\n",
    "    squared_loss = 0.5 * tf.square(error)\n",
    "    linear_loss = delta * (tf.abs(error) - 0.5 * delta)\n",
    "    return tf.reduce_mean(tf.where(is_small, squared_loss, linear_loss))\n",
    "\n",
    "fpath_model_keras = os.path.join(KERAS_DIR, \"model.keras\")\n",
    "with tf.keras.utils.custom_object_scope({'dice_loss': dice_loss,\n",
    "                                         'QConv2DBatchnorm': QConv2DBatchnorm,\n",
    "                                         'QActivation': QActivation,\n",
    "                                         'QDense': QDense\n",
    "                                         }):\n",
    "        model = tf.keras.models.load_model(fpath_model_keras)\n",
    "\n",
    "model.summary()\n",
    "\n",
    "from qkeras.autoqkeras.utils import print_qmodel_summary\n",
    "print_qmodel_summary(model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'_self_setattr_tracking': True,\n",
       " '_obj_reference_counts_dict': ObjectIdentityDictionary({<_ObjectIdentityWrapper wrapping True>: 3, <_ObjectIdentityWrapper wrapping <keras.utils.generic_utils.Config object at 0x7feb90023400>>: 1, <_ObjectIdentityWrapper wrapping DictWrapper({'class_name': 'quantized_bits', 'config': DictWrapper({'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0})})>: 1, <_ObjectIdentityWrapper wrapping DictWrapper({'class_name': 'quantized_bits', 'config': DictWrapper({'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0})})>: 1, <_ObjectIdentityWrapper wrapping <qkeras.quantizers.quantized_bits object at 0x7feb900212d0>>: 1, <_ObjectIdentityWrapper wrapping <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>>: 1, <_ObjectIdentityWrapper wrapping ListWrapper([<qkeras.quantizers.quantized_bits object at 0x7feb900212d0>, <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>])>: 1, <_ObjectIdentityWrapper wrapping 2>: 1, <_ObjectIdentityWrapper wrapping 8>: 1, <_ObjectIdentityWrapper wrapping 1>: 1, <_ObjectIdentityWrapper wrapping (3, 3)>: 1, <_ObjectIdentityWrapper wrapping (1, 1)>: 1, <_ObjectIdentityWrapper wrapping 'valid'>: 1, <_ObjectIdentityWrapper wrapping 'channels_last'>: 1, <_ObjectIdentityWrapper wrapping (1, 1)>: 1, <_ObjectIdentityWrapper wrapping <function linear at 0x7feb985d4430>>: 1, <_ObjectIdentityWrapper wrapping <qkeras.qlayers.QInitializer object at 0x7feb920933a0>>: 1, <_ObjectIdentityWrapper wrapping <keras.initializers.initializers_v2.Zeros object at 0x7feb88309f60>>: 1, <_ObjectIdentityWrapper wrapping <keras.regularizers.L1 object at 0x7feb90020b20>>: 1, <_ObjectIdentityWrapper wrapping <qkeras.qlayers.Clip object at 0x7feb900202b0>>: 1, <_ObjectIdentityWrapper wrapping <qkeras.qlayers.Clip object at 0x7feb92093220>>: 1, <_ObjectIdentityWrapper wrapping False>: 1, <_ObjectIdentityWrapper wrapping 'NHWC'>: 1, <_ObjectIdentityWrapper wrapping <keras.layers.normalization.batch_normalization.BatchNormalization object at 0x7feb90023af0>>: 1, <_ObjectIdentityWrapper wrapping 'ema_stats_folding'>: 1, <_ObjectIdentityWrapper wrapping <tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       " array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "            0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       " \n",
       "         [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "           -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       " \n",
       "         [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "           -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       " \n",
       " \n",
       "        [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "            0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       " \n",
       "         [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "           -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       " \n",
       "         [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "           -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       " \n",
       " \n",
       "        [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "           -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       " \n",
       "         [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "            0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       " \n",
       "         [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "           -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "       dtype=float32)>>: 1, <_ObjectIdentityWrapper wrapping <tf.Variable 'q_conv2d_batchnorm_5/bias:0' shape=(8,) dtype=float32, numpy=\n",
       " array([ 0.        , -0.08817643, -0.09779941,  0.12250467,  0.        ,\n",
       "         0.        , -0.0283232 , -0.02208163], dtype=float32)>>: 1, <_ObjectIdentityWrapper wrapping <tf.Variable 'q_conv2d_batchnorm_5/iteration:0' shape=() dtype=int64, numpy=-1>>: 1}),\n",
       " '_auto_get_config': True,\n",
       " '_auto_config': <keras.utils.generic_utils.Config at 0x7feb90023400>,\n",
       " 'kernel_range': None,\n",
       " 'bias_range': None,\n",
       " '_self_unconditional_checkpoint_dependencies': [TrackableReference(name=kernel_quantizer, ref={'class_name': 'quantized_bits', 'config': DictWrapper({'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0})}),\n",
       "  TrackableReference(name=bias_quantizer, ref={'class_name': 'quantized_bits', 'config': DictWrapper({'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0})}),\n",
       "  TrackableReference(name=kernel_quantizer_internal, ref=quantized_bits(8,0,0,alpha=1)),\n",
       "  TrackableReference(name=bias_quantizer_internal, ref=quantized_bits(8,0,0,alpha=1)),\n",
       "  TrackableReference(name=quantizers, ref=ListWrapper([<qkeras.quantizers.quantized_bits object at 0x7feb900212d0>, <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>])),\n",
       "  TrackableReference(name=batchnorm, ref=<keras.layers.normalization.batch_normalization.BatchNormalization object at 0x7feb90023af0>),\n",
       "  TrackableReference(name=kernel, ref=<tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       "  array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "             0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       "  \n",
       "          [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "            -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       "  \n",
       "          [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "            -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       "  \n",
       "  \n",
       "         [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "             0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       "  \n",
       "          [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "            -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       "  \n",
       "          [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "            -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       "  \n",
       "  \n",
       "         [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "            -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       "  \n",
       "          [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "             0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       "  \n",
       "          [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "            -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "        dtype=float32)>),\n",
       "  TrackableReference(name=bias, ref=<tf.Variable 'q_conv2d_batchnorm_5/bias:0' shape=(8,) dtype=float32, numpy=\n",
       "  array([ 0.        , -0.08817643, -0.09779941,  0.12250467,  0.        ,\n",
       "          0.        , -0.0283232 , -0.02208163], dtype=float32)>),\n",
       "  TrackableReference(name=_iteration, ref=<tf.Variable 'q_conv2d_batchnorm_5/iteration:0' shape=() dtype=int64, numpy=-1>)],\n",
       " '_self_unconditional_dependency_names': {'kernel_quantizer': {'class_name': 'quantized_bits',\n",
       "   'config': {'bits': 8,\n",
       "    'integer': 0,\n",
       "    'symmetric': 0,\n",
       "    'alpha': 1,\n",
       "    'keep_negative': True,\n",
       "    'use_stochastic_rounding': False,\n",
       "    'qnoise_factor': 1.0}},\n",
       "  'bias_quantizer': {'class_name': 'quantized_bits',\n",
       "   'config': {'bits': 8,\n",
       "    'integer': 0,\n",
       "    'symmetric': 0,\n",
       "    'alpha': 1,\n",
       "    'keep_negative': True,\n",
       "    'use_stochastic_rounding': False,\n",
       "    'qnoise_factor': 1.0}},\n",
       "  'kernel_quantizer_internal': <qkeras.quantizers.quantized_bits at 0x7feb900212d0>,\n",
       "  'bias_quantizer_internal': <qkeras.quantizers.quantized_bits at 0x7feb900224a0>,\n",
       "  'quantizers': ListWrapper([<qkeras.quantizers.quantized_bits object at 0x7feb900212d0>, <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>]),\n",
       "  'batchnorm': <keras.layers.normalization.batch_normalization.BatchNormalization at 0x7feb90023af0>,\n",
       "  'kernel': <tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       "  array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "             0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       "  \n",
       "          [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "            -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       "  \n",
       "          [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "            -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       "  \n",
       "  \n",
       "         [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "             0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       "  \n",
       "          [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "            -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       "  \n",
       "          [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "            -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       "  \n",
       "  \n",
       "         [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "            -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       "  \n",
       "          [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "             0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       "  \n",
       "          [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "            -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "        dtype=float32)>,\n",
       "  'bias': <tf.Variable 'q_conv2d_batchnorm_5/bias:0' shape=(8,) dtype=float32, numpy=\n",
       "  array([ 0.        , -0.08817643, -0.09779941,  0.12250467,  0.        ,\n",
       "          0.        , -0.0283232 , -0.02208163], dtype=float32)>,\n",
       "  '_iteration': <tf.Variable 'q_conv2d_batchnorm_5/iteration:0' shape=() dtype=int64, numpy=-1>},\n",
       " '_self_unconditional_deferred_dependencies': {},\n",
       " '_self_update_uid': -1,\n",
       " '_self_name_based_restores': set(),\n",
       " '_self_saveable_object_factories': {},\n",
       " '_self_tracked_trackables': [{'class_name': 'quantized_bits',\n",
       "   'config': {'bits': 8,\n",
       "    'integer': 0,\n",
       "    'symmetric': 0,\n",
       "    'alpha': 1,\n",
       "    'keep_negative': True,\n",
       "    'use_stochastic_rounding': False,\n",
       "    'qnoise_factor': 1.0}},\n",
       "  {'class_name': 'quantized_bits',\n",
       "   'config': {'bits': 8,\n",
       "    'integer': 0,\n",
       "    'symmetric': 0,\n",
       "    'alpha': 1,\n",
       "    'keep_negative': True,\n",
       "    'use_stochastic_rounding': False,\n",
       "    'qnoise_factor': 1.0}},\n",
       "  <qkeras.quantizers.quantized_bits at 0x7feb900212d0>,\n",
       "  <qkeras.quantizers.quantized_bits at 0x7feb900224a0>,\n",
       "  ListWrapper([<qkeras.quantizers.quantized_bits object at 0x7feb900212d0>, <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>]),\n",
       "  <keras.layers.normalization.batch_normalization.BatchNormalization at 0x7feb90023af0>],\n",
       " 'kernel_quantizer': {'class_name': 'quantized_bits',\n",
       "  'config': {'bits': 8,\n",
       "   'integer': 0,\n",
       "   'symmetric': 0,\n",
       "   'alpha': 1,\n",
       "   'keep_negative': True,\n",
       "   'use_stochastic_rounding': False,\n",
       "   'qnoise_factor': 1.0}},\n",
       " 'bias_quantizer': {'class_name': 'quantized_bits',\n",
       "  'config': {'bits': 8,\n",
       "   'integer': 0,\n",
       "   'symmetric': 0,\n",
       "   'alpha': 1,\n",
       "   'keep_negative': True,\n",
       "   'use_stochastic_rounding': False,\n",
       "   'qnoise_factor': 1.0}},\n",
       " 'kernel_quantizer_internal': <qkeras.quantizers.quantized_bits at 0x7feb900212d0>,\n",
       " 'bias_quantizer_internal': <qkeras.quantizers.quantized_bits at 0x7feb900224a0>,\n",
       " 'quantizers': ListWrapper([<qkeras.quantizers.quantized_bits object at 0x7feb900212d0>, <qkeras.quantizers.quantized_bits object at 0x7feb900224a0>]),\n",
       " '_instrumented_keras_api': True,\n",
       " '_instrumented_keras_layer_class': True,\n",
       " '_instrumented_keras_model_class': False,\n",
       " '_trainable': True,\n",
       " '_stateful': False,\n",
       " '_input_spec': InputSpec(min_ndim=4, axes={-1: 1}),\n",
       " '_build_input_shape': TensorShape([None, 48, 48, 1]),\n",
       " '_saved_model_inputs_spec': TensorSpec(shape=(None, 48, 48, 1), dtype=tf.float32, name='q_conv2d_batchnorm_5_input'),\n",
       " '_saved_model_arg_spec': ([TensorSpec(shape=(None, 48, 48, 1), dtype=tf.float32, name='q_conv2d_batchnorm_5_input')],\n",
       "  {}),\n",
       " '_supports_masking': False,\n",
       " '_name': 'q_conv2d_batchnorm_5',\n",
       " '_activity_regularizer': None,\n",
       " '_trainable_weights': [<tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       "  array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "             0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       "  \n",
       "          [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "            -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       "  \n",
       "          [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "            -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       "  \n",
       "  \n",
       "         [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "             0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       "  \n",
       "          [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "            -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       "  \n",
       "          [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "            -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       "  \n",
       "  \n",
       "         [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "            -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       "  \n",
       "          [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "             0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       "  \n",
       "          [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "            -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "        dtype=float32)>,\n",
       "  <tf.Variable 'q_conv2d_batchnorm_5/bias:0' shape=(8,) dtype=float32, numpy=\n",
       "  array([ 0.        , -0.08817643, -0.09779941,  0.12250467,  0.        ,\n",
       "          0.        , -0.0283232 , -0.02208163], dtype=float32)>],\n",
       " '_non_trainable_weights': [<tf.Variable 'q_conv2d_batchnorm_5/iteration:0' shape=() dtype=int64, numpy=-1>],\n",
       " '_updates': [],\n",
       " '_thread_local': <_thread._local at 0x7fece03270b0>,\n",
       " '_callable_losses': [functools.partial(<function Layer.add_loss.<locals>._tag_callable at 0x7feb90283250>, functools.partial(<function Layer._handle_weight_regularization.<locals>._loss_for_variable at 0x7feb90280d30>, <tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       "  array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "             0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       "  \n",
       "          [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "            -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       "  \n",
       "          [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "            -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       "  \n",
       "  \n",
       "         [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "             0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       "  \n",
       "          [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "            -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       "  \n",
       "          [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "            -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       "  \n",
       "  \n",
       "         [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "            -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       "  \n",
       "          [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "             0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       "  \n",
       "          [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "            -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "        dtype=float32)>))],\n",
       " '_losses': [],\n",
       " '_metrics': [],\n",
       " '_metrics_lock': <unlocked _thread.lock object at 0x7feb91a62080>,\n",
       " '_dtype_policy': <Policy \"float32\">,\n",
       " '_compute_dtype_object': tf.float32,\n",
       " '_autocast': True,\n",
       " '_inbound_nodes_value': [<keras.engine.node.Node at 0x7feb90020d90>],\n",
       " '_outbound_nodes_value': [<keras.engine.node.Node at 0x7feb92093a00>],\n",
       " '_call_spec': <keras.utils.layer_utils.CallFunctionSpec at 0x7feb92093d00>,\n",
       " '_dynamic': False,\n",
       " '_initial_weights': None,\n",
       " '_auto_track_sub_layers': True,\n",
       " '_preserve_input_structure_in_config': False,\n",
       " '_name_scope_on_declaration': '',\n",
       " '_captured_weight_regularizer': [],\n",
       " 'rank': 2,\n",
       " 'filters': 8,\n",
       " 'groups': 1,\n",
       " 'kernel_size': (3, 3),\n",
       " 'strides': (1, 1),\n",
       " 'padding': 'valid',\n",
       " 'data_format': 'channels_last',\n",
       " 'dilation_rate': (1, 1),\n",
       " 'activation': <function keras.activations.linear(x)>,\n",
       " 'use_bias': True,\n",
       " 'kernel_initializer': <qkeras.qlayers.QInitializer at 0x7feb920933a0>,\n",
       " 'bias_initializer': <keras.initializers.initializers_v2.Zeros at 0x7feb88309f60>,\n",
       " 'kernel_regularizer': <keras.regularizers.L1 at 0x7feb90020b20>,\n",
       " 'bias_regularizer': None,\n",
       " 'kernel_constraint': <qkeras.qlayers.Clip at 0x7feb900202b0>,\n",
       " 'bias_constraint': <qkeras.qlayers.Clip at 0x7feb92093220>,\n",
       " '_is_causal': False,\n",
       " '_channels_first': False,\n",
       " '_tf_data_format': 'NHWC',\n",
       " 'batchnorm': <keras.layers.normalization.batch_normalization.BatchNormalization at 0x7feb90023af0>,\n",
       " 'ema_freeze_delay': None,\n",
       " 'folding_mode': 'ema_stats_folding',\n",
       " 'kernel': <tf.Variable 'q_conv2d_batchnorm_5/kernel:0' shape=(3, 3, 1, 8) dtype=float32, numpy=\n",
       " array([[[[-0.5468811 , -0.01515391,  0.17416324, -0.1479764 ,\n",
       "            0.21439314, -0.54237866, -0.17594534, -0.4112644 ]],\n",
       " \n",
       "         [[ 0.44477677,  0.14114434, -0.23385094,  0.22092465,\n",
       "           -0.25272867,  0.13274956,  0.39614058,  0.35026523]],\n",
       " \n",
       "         [[ 0.17144942,  0.4604699 ,  0.18787065,  0.07158394,\n",
       "           -0.315908  ,  0.11231345, -0.39945906,  0.25174245]]],\n",
       " \n",
       " \n",
       "        [[[ 0.3429669 ,  0.20819141,  0.00380307, -0.21706383,\n",
       "            0.2427656 , -0.43349585,  0.0755255 ,  0.062764  ]],\n",
       " \n",
       "         [[-0.5118106 ,  0.31923413,  0.22539283,  0.2356792 ,\n",
       "           -0.46133247,  0.20831269, -0.22608927, -0.38420165]],\n",
       " \n",
       "         [[-0.57000756, -0.44416264,  0.6034393 ,  0.441862  ,\n",
       "           -0.352324  ,  0.3374998 , -0.08413598,  0.10636265]]],\n",
       " \n",
       " \n",
       "        [[[-0.3190364 ,  0.09700751,  0.28892872, -0.57684964,\n",
       "           -0.503518  , -0.20563218,  0.51511425, -0.56515694]],\n",
       " \n",
       "         [[-0.48215616,  0.5114423 ,  0.38652462, -0.6059689 ,\n",
       "            0.36458004,  0.15505809, -0.16130078,  0.41483036]],\n",
       " \n",
       "         [[ 0.29462922, -0.48585603, -0.44756377, -0.23254745,\n",
       "           -0.09662277, -0.34934467, -0.1227316 , -0.06854539]]]],\n",
       "       dtype=float32)>,\n",
       " 'bias': <tf.Variable 'q_conv2d_batchnorm_5/bias:0' shape=(8,) dtype=float32, numpy=\n",
       " array([ 0.        , -0.08817643, -0.09779941,  0.12250467,  0.        ,\n",
       "         0.        , -0.0283232 , -0.02208163], dtype=float32)>,\n",
       " 'built': True,\n",
       " '_iteration': <tf.Variable 'q_conv2d_batchnorm_5/iteration:0' shape=() dtype=int64, numpy=-1>}"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.get_layer(\"q_conv2d_batchnorm_5\").__dict__"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. Create hls4ml model\n",
    "\n",
    "For now, skip evaluation and creating benchmark results. JUST convert it. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_5_input, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm_5, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 8]\n",
      "Layer name: q_activation_8, layer type: Activation, input shapes: [[None, 46, 46, 8]], output shape: [None, 46, 46, 8]\n",
      "Layer name: max_pooling2d_5, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: q_conv2d_batchnorm_6, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 8]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_9, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_6, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_7, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 32]\n",
      "Layer name: q_activation_10, layer type: Activation, input shapes: [[None, 2, 2, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: max_pooling2d_7, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 32]], output shape: [None, 1, 1, 32]\n",
      "Layer name: global_average_pooling2d_1, layer type: GlobalAveragePooling2D, input shapes: [[None, 1, 1, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_activation_11, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_6, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n"
     ]
    }
   ],
   "source": [
    "config = hls4ml.utils.config_from_keras_model(model, \n",
    "                                              granularity='name', \n",
    "                                              backend='Vitis',\n",
    "                                              default_precision='fixed<32,16>', \n",
    "                                              default_reuse_factor=32,\n",
    "                                             )\n",
    "\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "config[\"LayerName\"] = {\"q_conv2d_batchnorm_5_input\": {\"Precision\": {\"result\": \"ap_ufixed<8,0>\"}}}\n",
    "# TODO: Inspect output precision\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Sequential\n",
      "Topology:\n",
      "Layer name: q_conv2d_batchnorm_5_input, layer type: InputLayer, input shapes: [[None, 48, 48, 1]], output shape: [None, 48, 48, 1]\n",
      "Layer name: q_conv2d_batchnorm_5, layer type: QConv2DBatchnorm, input shapes: [[None, 48, 48, 1]], output shape: [None, 46, 46, 8]\n",
      "Layer name: q_activation_8, layer type: Activation, input shapes: [[None, 46, 46, 8]], output shape: [None, 46, 46, 8]\n",
      "Layer name: max_pooling2d_5, layer type: MaxPooling2D, input shapes: [[None, 46, 46, 8]], output shape: [None, 11, 11, 8]\n",
      "Layer name: q_conv2d_batchnorm_6, layer type: QConv2DBatchnorm, input shapes: [[None, 11, 11, 8]], output shape: [None, 9, 9, 16]\n",
      "Layer name: q_activation_9, layer type: Activation, input shapes: [[None, 9, 9, 16]], output shape: [None, 9, 9, 16]\n",
      "Layer name: max_pooling2d_6, layer type: MaxPooling2D, input shapes: [[None, 9, 9, 16]], output shape: [None, 4, 4, 16]\n",
      "Layer name: q_conv2d_batchnorm_7, layer type: QConv2DBatchnorm, input shapes: [[None, 4, 4, 16]], output shape: [None, 2, 2, 32]\n",
      "Layer name: q_activation_10, layer type: Activation, input shapes: [[None, 2, 2, 32]], output shape: [None, 2, 2, 32]\n",
      "Layer name: max_pooling2d_7, layer type: MaxPooling2D, input shapes: [[None, 2, 2, 32]], output shape: [None, 1, 1, 32]\n",
      "Layer name: global_average_pooling2d_1, layer type: GlobalAveragePooling2D, input shapes: [[None, 1, 1, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_5, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_activation_11, layer type: Activation, input shapes: [[None, 32]], output shape: [None, 32]\n",
      "Layer name: q_dense_6, layer type: QDense, input shapes: [[None, 32]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_5\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,3,9,18,36,72.\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_6\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,18,24,36,72,144,288,576,1152.\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_conv2d_batchnorm_7\".Using ReuseFactor=36 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,16,18,24,36,48,72,144,288,576,1152,2304,4608.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model\n"
     ]
    }
   ],
   "source": [
    "# Attempt conversion on simplified model\n",
    "if BACKEND==\"Vivado\":\n",
    "    output_dir = f\"/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2019.1/yuhao_model\"\n",
    "elif BACKEND==\"Vitis\":\n",
    "    output_dir = f\"/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model\"\n",
    "else: raise NotImplementedError\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, \n",
    "    hls_config=config, \n",
    "    output_dir=output_dir, \n",
    "    backend=BACKEND,\n",
    "    part='xcku035-fbva676-2-e', \n",
    "    io_type=\"io_stream\"\n",
    ")\n",
    "\n",
    "hls_model.compile() # hls_model.write for Windows \n",
    "\n",
    "print(\"\")\n",
    "print(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 1s 887ms/step\n",
      "[ 0.4345703   0.50683594 -0.5961914  -0.40478516 -0.12548828]\n",
      "[ 0.43218994  0.5052948  -0.59460449 -0.40483093 -0.1235199 ]\n"
     ]
    }
   ],
   "source": [
    "x_test = np.random.randint(0, 256, size=(5, 48, 48, 1), dtype=np.uint8) / 256. \n",
    "y_test = model.predict(x_test)\n",
    "y_hls = hls_model.predict(np.ascontiguousarray(x_test))\n",
    "\n",
    "print(y_test[0].flatten())\n",
    "print(y_hls[0].flatten())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'OutputDir': '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model',\n",
       " 'ProjectName': 'myproject',\n",
       " 'Backend': 'Vitis',\n",
       " 'Version': '1.0.0',\n",
       " 'Part': 'xcku035-fbva676-2-e',\n",
       " 'ClockPeriod': 5,\n",
       " 'ClockUncertainty': '27%',\n",
       " 'IOType': 'io_stream',\n",
       " 'HLSConfig': {'Model': {'Precision': {'default': 'fixed<32,16>'},\n",
       "   'ReuseFactor': 32,\n",
       "   'Strategy': 'Resource',\n",
       "   'BramFactor': 1000000000,\n",
       "   'TraceOutput': False},\n",
       "  'LayerName': {'q_conv2d_batchnorm_5_input': {'Precision': {'result': 'ap_ufixed<8,0>'}}}},\n",
       " 'WriterConfig': {'Namespace': None,\n",
       "  'WriteWeightsTxt': True,\n",
       "  'WriteTar': False},\n",
       " 'KerasModel': <keras.engine.sequential.Sequential at 0x7fec171bc8b0>,\n",
       " 'InputData': None,\n",
       " 'OutputPredictions': None,\n",
       " 'Stamp': 'b8e0E54c'}"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generate RTL model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)\n",
      "  **** SW Build 3670227 on Oct 13 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'aelabd' on host 'DESKTOP-Q0UCNGC.' (Linux_x86_64 version 5.15.133.1-microsoft-standard-WSL2) on Mon Jun 30 13:29:27 PDT 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project myproject_prj \n",
      "INFO: [HLS 200-10] Opening project '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj'.\n",
      "INFO: [HLS 200-1510] Running: set_top myproject \n",
      "INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x \n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb firmware/weights \n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-1510] Running: add_files -tb tb_data \n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-1510] Running: open_solution solution1 \n",
      "INFO: [HLS 200-10] Opening solution '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.\n",
      "INFO: [HLS 200-1611] Setting target device to 'xcku035-fbva676-2-e'\n",
      "INFO: [HLS 200-1505] Using flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0\n",
      "INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 \n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.\n",
      "INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: set_part xcku035-fbva676-2-e \n",
      "INFO: [XFORM 203-1161] The maximum of name length is set to 80.\n",
      "INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false \n",
      "INFO: [HLS 200-1510] Running: create_clock -period 5 -name default \n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default \n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "Running Dispatch Server on port: 41501\n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 750.395 MB.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:87)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:40:91)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:52:76)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:75)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:80)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:72)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:77)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:74)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:79)\n",
      "Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-113.html\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html\n",
      "WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)\n",
      "WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)\n",
      "WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)\n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.98 seconds. CPU system time: 0.64 seconds. Elapsed time: 9.33 seconds; current allocated memory: 756.168 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:139:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type (*) [config5::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config5>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type (*) [config9::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type (*) [config10::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type (*) [config13::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_filt], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)\n",
      "INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_global_pool<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config14>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:222:26)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:56:17)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)\n",
      "INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:52:9)\n",
      "INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)\n",
      "INFO: [HLS 214-291] Loop 'AvgPoolPack' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:277:13)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:45:37)\n",
      "INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)\n",
      "INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)\n",
      "INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)\n",
      "INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)\n",
      "INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)\n",
      "INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:229:30)\n",
      "INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:136:9)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'AvgPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:277:13) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:241:5) in function 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:211:5) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:218:9) in function 'nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' completely with a factor of 1 (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 128 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>' completely with a factor of 32 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 128 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 128 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>' completely with a factor of 8 (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>' completely with a factor of 8 (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 8 (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:86:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>(hls::stream<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.42.53.64)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>) (.26)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.93.96)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>) (.26)' into 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.93.96)' (firmware/nnet_utils/nnet_common.h:36:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config10>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(config10_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config10_mult::weight_t*, config10_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type, config10::in_width> (*) [config10::n_chan], hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config10::weight_t*, config10::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, ap_shift_reg<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type, config13::in_width> (*) [config13::n_chan], nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long) const' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_add<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'void nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u> const&, config14::accum_t*)' (firmware/nnet_utils/nnet_pooling_stream.h:209:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::global_pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:228:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)\n",
      "INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_I8ap_fixedILi32ELi16ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b10': Complete partitioning on dimension 1. (firmware/weights/b10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRKT_PAsrT1_6n_filt_12ap_shift_regINS8_10value_typeEXsrSB_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi8ELi0EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_I8ap_fixedILi32ELi16ELS3_5ELS4_3ELi0EELj8EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:104:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:42:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data_window': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:232:32)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)\n",
      "INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer17_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:82:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer15_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:78:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:74:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:70:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer12_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:66:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 1024-bits (firmware/myproject.cpp:62:28)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:58:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:54:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 512-bits (firmware/myproject.cpp:50:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:46:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:42:27)\n",
      "INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 256-bits (firmware/myproject.cpp:38:24)\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_0_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_1_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEES6_7config5EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_2_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj8EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEES6_7config9EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_8' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_9' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_10' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_11' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_12' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_13' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_14' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_15' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_6' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_7' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_8' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_9' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_10' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_11' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_12' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_13' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_14' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj16EEENS1_IS5_Lj32EEE8config10EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_15' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>(hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&, hls::stream<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, 0>&)::line_buffer' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_16' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_17' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_18' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_19' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_20' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_21' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_22' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_23' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_24' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_25' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_26' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_27' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_28' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_29' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_30' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj32EEES6_8config13EEvRN3hls6streamIT_Li0EEERNS9_IT0_Li0EEEE11line_buffer_31' with compact=bit mode in 32-bits\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w2': Block reshaping with factor 2 on dimension 1. (firmware/weights/w2.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w6': Block reshaping with factor 32 on dimension 1. (firmware/weights/w6.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w10': Block reshaping with factor 128 on dimension 1. (firmware/weights/w10.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w15': Block reshaping with factor 32 on dimension 1. (firmware/weights/w15.h:12:0)\n",
      "INFO: [HLS 214-248] Applying array_reshape to 'w18': Block reshaping with factor 5 on dimension 1. (firmware/weights/w18.h:12:0)\n",
      "INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma\n",
      "INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.43 seconds. CPU system time: 1.47 seconds. Elapsed time: 15.04 seconds; current allocated memory: 763.199 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.199 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:24).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.61 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.76 seconds; current allocated memory: 854.395 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.13 seconds; current allocated memory: 1021.027 MB.\n",
      "INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::compute_global_pool<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' into 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>' (firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 13 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config4>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, relu_config8>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config12>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>'\n",
      "\t 'nnet::global_pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config14>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config15>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config17>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config18>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:130:9) to (firmware/nnet_utils/nnet_dense_resource.h:129:5) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'... converting 19 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:104:5)...6 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_mult>' (firmware/nnet_utils/nnet_dense_resource.h:43:5)...128 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.18 seconds. CPU system time: 0.16 seconds. Elapsed time: 5.41 seconds; current allocated memory: 1.164 GB.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config10>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:104) in function 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config2_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config6_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config10_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,5u>,config18>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,32u>,config15>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.434 GB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 0, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed,ap_fixed<32,16,5,3,0>,config2_mult>' to 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<32,16,5,3,0>,8u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,1u>,array<ap_fixed<32,16,5,3,0>,8u>,config2>' to 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<32,16,5,3,0>,8u>,relu_config4>' to 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<32,16,5,3,0>,8u>,config5>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config6>' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config6_mult>' to 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<32,16,5,3,0>,16u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,8u>,array<ap_fixed<32,16,5,3,0>,16u>,config6>' to 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_fixed<32,16,5,3,0>,16u>,relu_config8>' to 'relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<32,16,5,3,0>,16u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 16u>, config10>' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed,ap_fixed<32,16,5,3,0>,config10_mult>' to 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<32,16,5,3,0>,32u>,config10>' to 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed<32,16,5,3,0>,32u>,config10>' to 'conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,32u>,relu_config12>' to 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<32,16,5,3,0>,32u>,config13>' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'global_pooling2d_cl<array,array<ap_fixed<32,16,5,3,0>,32u>,config14>' to 'global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,32u>,config15>' to 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,32u>,relu_config17>' to 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<32,16,5,3,0>,5u>,config18>' to 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 0, 5, 3, 0>, 1u>, config2>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<8, 0, 5, 3, 0>, 1u>, config2>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.438 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.438 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'\n",
      "WARNING: [HLS 200-871] Estimated clock period (4.49327ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' consists of the following:\t'or' operation ('or_ln808_1') [81]  (0.337 ns)\n",
      "\t'or' operation ('or_ln808_2') [82]  (0 ns)\n",
      "\t'select' operation ('acc.V') [83]  (0.44 ns)\n",
      "\t'select' operation ('acc_V_11') [89]  (0.44 ns)\n",
      "\t'phi' operation ('acc.V') with incoming values : ('acc_V_11') [26]  (0 ns)\n",
      "\t'mux' operation ('lhs') [72]  (0.639 ns)\n",
      "\t'sub' operation ('sub_ln1420') [75]  (1.49 ns)\n",
      "\t'icmp' operation ('icmp_ln1420') [79]  (1.15 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.440 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.441 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.441 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.448 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.448 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config6>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 8u>, config6>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.448 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.448 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.451 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.451 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.451 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.451 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.452 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.452 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.452 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.453 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.455 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.455 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 16u>, config10>'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<32, 16, 5, 3, 0>, 16u>, config10>'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.456 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.457 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.479 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.479 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.480 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.480 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'ReuseLoop'\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.482 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.482 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer13_out (from pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0 to global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0 to dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer15_out (from dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0 to relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer17_out (from relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0 to dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0) to 2 to improve performance and/or avoid deadlocks.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.484 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_cud' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.484 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_16_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_94_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.486 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.489 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.490 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.491 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_67' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4Aem' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s'. Estimated max control fanout for pipeline is 6978.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.497 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dQgW' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.510 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_4s_36_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_37_3_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_366_32_1_1': 2 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.518 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.529 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.533 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_220' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_cl0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_51_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_50_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_49_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_48_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_47_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_46_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_p_ZZN4nnet12pooli6jw' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.538 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_47_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_46_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_brm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_btn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_byn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_bCo' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.546 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' is 9216 from HDL expression: (do_init_reg_883 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_4s_36_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_37_3_1': 127 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_366_32_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.566 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_288' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_289' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_290' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.596 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.599 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.602 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_248' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbGp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_45_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_44_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbOq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_43_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_42_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_41_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_40_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_39_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_38_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_37_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_36_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_35_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbXr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_34_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_33_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolbZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_32_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_31_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_30_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_29_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_28_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_27_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_26_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_25_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_24_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_p_ZZN4nnet12poolb8t' due to the length limit 80\n",
      "INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'\n",
      "INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'ReadInputHeight_ReadInputWidth' in module 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s'. Estimated max control fanout for pipeline is 7714.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.610 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.620 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUTO_1R' to 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_37_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_37_3_1': 31 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.626 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.631 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTO_1R' to 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_37_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_37_3_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s'.\n",
      "INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau' using auto ROMs.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.636 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/q_conv2d_batchnorm_5_input' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer18_out' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0' to 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0' to 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0' to 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0' to 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w256_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w256_d2116_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w256_d121_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w512_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w512_d81_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w512_d16_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w1024_d4_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_U(myproject_fifo_w1024_d4_A)' using Vivado Default RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_U(myproject_fifo_w1024_d1_S)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu_U(myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu_U(myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0_U(myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0_U(myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0_U(myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu_U(myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0_U(myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.643 GB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.15 seconds; current allocated memory: 1.647 GB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.657 GB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 222.56 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64.77 seconds. CPU system time: 3.76 seconds. Elapsed time: 69.91 seconds; current allocated memory: 949.715 MB.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m19s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 \n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 13:31:10 2025...\n",
      "INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip\n",
      "INFO: [HLS 200-111] Finished Command export_design CPU user time: 22.27 seconds. CPU system time: 0.68 seconds. Elapsed time: 32.86 seconds; current allocated memory: 14.652 MB.\n",
      "***** EXPORT IP COMPLETED IN 0h0m32s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcku035-fbva676-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 27%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcku035-fbva676-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes\n",
      "INFO: [Synth 8-7075] Helper process launched with PID 80682\n",
      "INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]\n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2108.117 ; gain = 383.543 ; free physical = 11409 ; free virtual = 29588\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1546.580; parent = 1333.526; children = 213.054\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3076.516; parent = 2111.086; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0' of component 'myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:876]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:127]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:29]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_fu_93' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:201]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.vhd:48]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.vhd:91]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 48 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:72]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 48 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.vhd:57' bound to instance 'void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U' of component 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.vhd:105]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.vhd:48]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121' of component 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:235]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:40]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R.vhd:10' bound to instance 'outidx_U' of component 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:343]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R.vhd:10' bound to instance 'w2_U' of component 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:355]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_94_8_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:11' bound to instance 'mux_94_8_1_1_U12' of component 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:367]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_94_8_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_94_8_1_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_94_8_1_1.vhd:40]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_16_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_16_1_1.vhd:11' bound to instance 'mul_8s_8ns_16_1_1_U13' of component 'myproject_mul_8s_8ns_16_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:395]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_8s_8ns_16_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_16_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8s_8ns_16_1_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_16_1_1.vhd:24]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_8s_8ns_16_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_8s_8ns_16_1_1.vhd:11' bound to instance 'mul_8s_8ns_16_1_1_U14' of component 'myproject_mul_8s_8ns_16_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:407]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:11' bound to instance 'mux_42_32_1_1_U15' of component 'myproject_mux_42_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:419]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_32_1_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:30]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_32_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_42_32_1_1.vhd:11' bound to instance 'mux_42_32_1_1_U16' of component 'myproject_mux_42_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:437]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe_no_ap_cont' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:11' bound to instance 'flow_control_loop_pipe_no_ap_cont_U' of component 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:455]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe_no_ap_cont' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe_no_ap_cont.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s.vhd:40]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:29]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_regslice_both' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:11' bound to instance 'regslice_both_q_conv2d_batchnorm_5_input_U' of component 'myproject_regslice_both' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:142]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s.vhd:12' bound to instance 'relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0' of component 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:897]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s.vhd:180]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_flow_control_loop_pipe' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:38]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:920]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_23_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:867]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:13' bound to instance 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 46 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_15_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:881]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_7_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:895]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_22_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:909]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_14_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:923]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_6_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:937]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_21_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:951]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_13_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:965]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_5_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:979]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_20_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:993]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_12_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1007]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_4_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1021]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_19_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1035]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_11_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1049]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_3_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1063]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_18_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1077]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_10_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1091]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_2_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1105]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_17_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1119]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_9_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1133]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_1_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1147]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_16_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1161]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_8_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1175]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 46 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe.vhd:57' bound to instance 'p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_U' of component 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1189]\n",
      "INFO: [Synth 8-3491] module 'myproject_flow_control_loop_pipe' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_flow_control_loop_pipe.vhd:11' bound to instance 'flow_control_loop_pipe_U' of component 'myproject_flow_control_loop_pipe' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1203]\n",
      "\tParameter PipelineLatency bound to: 5 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 3 - type: integer \n",
      "\tParameter ExitLatency bound to: 0 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_frp_pipeline_valid' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:14' bound to instance 'frp_pipeline_valid_U' of component 'myproject_frp_pipeline_valid' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1219]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_frp_pipeline_valid' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:30]\n",
      "\tParameter PipelineLatency bound to: 5 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter ExitLatency bound to: 0 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 3 - type: integer \n",
      "WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:60]\n",
      "WARNING: [Synth 8-614] signal 'valid_out_tmp' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:170]\n",
      "WARNING: [Synth 8-614] signal 'valid_disable' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:170]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_frp_pipeline_valid' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:30]\n",
      "WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:802]\n",
      "\tParameter BlockingType bound to: 1 - type: integer \n",
      "\tParameter PipeLatency bound to: 5 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 256 - type: integer \n",
      "\tParameter NumWrites bound to: 1 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 3 - type: integer \n",
      "\tParameter CeilLog2FDepth bound to: 3 - type: integer \n",
      "\tParameter PfAllDoneEnable bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_frp_fifoout' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:14' bound to instance 'pf_layer5_out_U' of component 'myproject_frp_fifoout' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1233]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_frp_fifoout' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:47]\n",
      "\tParameter BlockingType bound to: 1 - type: integer \n",
      "\tParameter PipeLatency bound to: 5 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 256 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 3 - type: integer \n",
      "\tParameter CeilLog2FDepth bound to: 3 - type: integer \n",
      "\tParameter NumWrites bound to: 1 - type: integer \n",
      "\tParameter PfAllDoneEnable bound to: 2 - type: integer \n",
      "WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:83]\n",
      "WARNING: [Synth 8-614] signal 'blocking_type' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:374]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_frp_fifoout' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:47]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0' of component 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:943]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-3491] module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:12' bound to instance 'grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262' of component 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:137]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:36]\n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:12' bound to instance 'call_ln286_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_fu_301' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:651]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:223]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_15_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:308]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:13' bound to instance 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:88]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 11 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_7_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:322]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_14_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:336]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_6_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:350]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_13_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:364]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_5_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:378]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_12_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:392]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_4_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:406]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_11_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:420]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_3_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:434]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_10_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:448]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_2_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:462]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_9_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:476]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_1_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:490]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_8_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:504]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 11 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew.vhd:57' bound to instance 'p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_U' of component 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:518]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s.vhd:223]\n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:12' bound to instance 'grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497' of component 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:860]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:111]\n",
      "\tParameter DataWidth bound to: 252 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R.vhd:10' bound to instance 'w6_U' of component 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:951]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 252 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_366_32_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_366_32_1_1.vhd:11' bound to instance 'mux_366_32_1_1_U123' of component 'myproject_mux_366_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:963]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_366_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_366_32_1_1.vhd:94]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_366_32_1_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_366_32_1_1.vhd:94]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_366_32_1_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_366_32_1_1.vhd:11' bound to instance 'mux_366_32_1_1_U124' of component 'myproject_mux_366_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1045]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U125' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1127]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:26]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_32s_8s_37_3_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:26]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U126' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1142]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U127' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1157]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U128' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1172]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U129' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1187]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U130' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1202]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U131' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1217]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U132' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1232]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U133' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1247]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U134' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1262]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U135' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1277]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U136' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1292]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U137' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1307]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U138' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1322]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U139' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1337]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U140' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1352]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U141' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1367]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U142' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1382]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U143' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1397]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U144' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1412]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U145' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1427]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U146' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1442]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U147' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1457]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U148' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1472]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U149' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1487]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U150' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1502]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U151' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1517]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U152' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1532]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mul_32s_8s_37_3_1' declared at '/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:10' bound to instance 'mul_32s_8s_37_3_1_U153' of component 'myproject_mul_32s_8s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:1547]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 36 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_32s_4s_36_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_4s_36_3_1.vhd:26]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_32s_4s_36_3_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_4s_36_3_1.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.vhd:111]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 9 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 9 - type: integer \n",
      "\tParameter AddressWidth bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s.vhd:44]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s.vhd:423]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 4 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 4 - type: integer \n",
      "\tParameter AddressWidth bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s.vhd:423]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s.vhd:199]\n",
      "\tParameter DataWidth bound to: 1020 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter DataWidth bound to: 1020 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 36 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s.vhd:199]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s.vhd:44]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo.vhd:30]\n",
      "\tParameter DATA_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo.vhd:30]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo.vhd:72]\n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 32 - type: integer \n",
      "\tParameter AddressRange bound to: 2 - type: integer \n",
      "\tParameter AddressWidth bound to: 1 - type: integer \n",
      "\tParameter PipelineLatency bound to: 4 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 2 - type: integer \n",
      "\tParameter ExitLatency bound to: 0 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_frp_pipeline_valid__parameterized1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:30]\n",
      "\tParameter PipelineLatency bound to: 4 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter ExitLatency bound to: 0 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 2 - type: integer \n",
      "WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:60]\n",
      "WARNING: [Synth 8-614] signal 'valid_out_tmp' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:170]\n",
      "WARNING: [Synth 8-614] signal 'valid_disable' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:170]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_frp_pipeline_valid__parameterized1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_pipeline_valid.vhd:30]\n",
      "WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s.vhd:808]\n",
      "\tParameter BlockingType bound to: 1 - type: integer \n",
      "\tParameter PipeLatency bound to: 4 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 1024 - type: integer \n",
      "\tParameter NumWrites bound to: 1 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 2 - type: integer \n",
      "\tParameter CeilLog2FDepth bound to: 3 - type: integer \n",
      "\tParameter PfAllDoneEnable bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_frp_fifoout__parameterized1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:47]\n",
      "\tParameter BlockingType bound to: 1 - type: integer \n",
      "\tParameter PipeLatency bound to: 4 - type: integer \n",
      "\tParameter PipelineII bound to: 1 - type: integer \n",
      "\tParameter DataWidth bound to: 1024 - type: integer \n",
      "\tParameter CeilLog2Stages bound to: 2 - type: integer \n",
      "\tParameter CeilLog2FDepth bound to: 3 - type: integer \n",
      "\tParameter NumWrites bound to: 1 - type: integer \n",
      "\tParameter PfAllDoneEnable bound to: 2 - type: integer \n",
      "WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:83]\n",
      "WARNING: [Synth 8-614] signal 'blocking_type' is read in the process but is not in the sensitivity list [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:374]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_frp_fifoout__parameterized1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:47]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s.vhd:37]\n",
      "\tParameter DataWidth bound to: 254 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t.vhd:28]\n",
      "\tParameter DataWidth bound to: 254 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_325_32_1_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:86]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_325_32_1_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mux_325_32_1_1.vhd:86]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_32s_6s_37_3_1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_6s_37_3_1.vhd:26]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_32s_6s_37_3_1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_6s_37_3_1.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s.vhd:37]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s.vhd:32]\n",
      "\tParameter DataWidth bound to: 38 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau.vhd:28]\n",
      "\tParameter DataWidth bound to: 38 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 32 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau.vhd:28]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 32 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 3 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 32 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 37 - type: integer \n",
      "\tParameter DataWidth bound to: 160 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_regslice_both__parameterized1' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "\tParameter DataWidth bound to: 160 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_regslice_both__parameterized1' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_regslice_both.vhd:26]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s.vhd:32]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d2116_A' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d2116_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d2116_A_ram' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d2116_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 12 - type: integer \n",
      "\tParameter DEPTH bound to: 2115 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d2116_A_ram' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d2116_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d2116_A' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d2116_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d121_A' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d121_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w256_d121_A_ram' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d121_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 256 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 120 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d121_A_ram' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d121_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w256_d121_A' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w256_d121_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w512_d81_A' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d81_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 512 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w512_d81_A_ram' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d81_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 512 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 80 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w512_d81_A_ram' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d81_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w512_d81_A' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d81_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w512_d16_A' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d16_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 512 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w512_d16_A_ram' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d16_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 512 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 4 - type: integer \n",
      "\tParameter DEPTH bound to: 15 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w512_d16_A_ram' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d16_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w512_d16_A' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w512_d16_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w1024_d4_A' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d4_A.vhd:39]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1024 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 3 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w1024_d4_A_ram' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d4_A.vhd:246]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1024 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 2 - type: integer \n",
      "\tParameter DEPTH bound to: 3 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w1024_d4_A_ram' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d4_A.vhd:246]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w1024_d4_A' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d4_A.vhd:39]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w1024_d1_S' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d1_S.vhd:38]\n",
      "\tParameter DATA_WIDTH bound to: 1024 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_fifo_w1024_d1_S_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d1_S.vhd:154]\n",
      "\tParameter DATA_WIDTH bound to: 1024 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w1024_d1_S_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d1_S.vhd:154]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_fifo_w1024_d1_S' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_fifo_w1024_d1_S.vhd:38]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu.vhd:36]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0.vhd:36]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0_ShiftReg' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0.vhd:150]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0_ShiftReg' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0.vhd:150]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0.vhd:36]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:29]\n",
      "WARNING: [Synth 8-3848] Net empty in module/entity myproject_frp_fifoout does not have driver. [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:44]\n",
      "WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s.vhd:1280]\n",
      "WARNING: [Synth 8-3848] Net empty in module/entity myproject_frp_fifoout__parameterized1 does not have driver. [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_frp_fifoout.vhd:44]\n",
      "WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s.vhd:1398]\n",
      "WARNING: [Synth 8-7129] Port addr[0] in module myproject_fifo_w1024_d1_S_ShiftReg is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_mul_32s_6s_37_3_1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_mul_32s_8s_37_3_1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer17_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_num_data_valid[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_num_data_valid[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_fifo_cap[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_fifo_cap[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_num_data_valid[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[1] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer15_out_fifo_cap[0] in module myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_num_data_valid[1] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_num_data_valid[0] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_fifo_cap[1] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer14_out_fifo_cap[0] in module myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port empty in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_start in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port valid[3] in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port valid[2] in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port valid[1] in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port valid[0] in module myproject_frp_fifoout__parameterized1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_done_int in module myproject_flow_control_loop_pipe is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_empty_n in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[1] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer13_out_fifo_cap[0] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[2] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_num_data_valid[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[2] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[1] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer12_out_fifo_cap[0] in module myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ap_done_int in module myproject_flow_control_loop_pipe_no_ap_cont is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_mul_32s_4s_36_3_1 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[4] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[3] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[2] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[1] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_num_data_valid[0] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[4] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[3] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[2] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[1] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer9_out_fifo_cap[0] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[2] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[1] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_num_data_valid[0] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[2] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[1] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer10_out_fifo_cap[0] in module myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port reset in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port ce0 in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6 is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[7] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[6] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[5] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[4] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[3] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[2] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[1] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_num_data_valid[0] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "WARNING: [Synth 8-7129] Port layer8_out_fifo_cap[7] in module myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s is either unconnected or has no load\n",
      "INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2355.336 ; gain = 630.762 ; free physical = 11346 ; free virtual = 29530\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.251; parent = 1393.393; children = 213.054\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3320.766; parent = 2355.336; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2367.211 ; gain = 642.637 ; free physical = 11371 ; free virtual = 29555\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.251; parent = 1393.393; children = 213.054\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 3332.641; parent = 2367.211; children = 965.430\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input   32 Bit       Adders := 55    \n",
      "\t   5 Input   32 Bit       Adders := 32    \n",
      "\t   3 Input   32 Bit       Adders := 16    \n",
      "\t   2 Input   13 Bit       Adders := 6     \n",
      "\t   2 Input   12 Bit       Adders := 7     \n",
      "\t   2 Input    9 Bit       Adders := 1     \n",
      "\t   2 Input    8 Bit       Adders := 10    \n",
      "\t   2 Input    7 Bit       Adders := 9     \n",
      "\t   2 Input    6 Bit       Adders := 3     \n",
      "\t   2 Input    5 Bit       Adders := 9     \n",
      "\t   2 Input    4 Bit       Adders := 7     \n",
      "\t   2 Input    3 Bit       Adders := 8     \n",
      "\t   4 Input    2 Bit       Adders := 2     \n",
      "\t   3 Input    2 Bit       Adders := 2     \n",
      "\t   2 Input    2 Bit       Adders := 26    \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 264   \n",
      "+---Registers : \n",
      "\t             1024 Bit    Registers := 6     \n",
      "\t              596 Bit    Registers := 1     \n",
      "\t              512 Bit    Registers := 3     \n",
      "\t              256 Bit    Registers := 3     \n",
      "\t              183 Bit    Registers := 1     \n",
      "\t              160 Bit    Registers := 2     \n",
      "\t              158 Bit    Registers := 1     \n",
      "\t               37 Bit    Registers := 195   \n",
      "\t               36 Bit    Registers := 2     \n",
      "\t               32 Bit    Registers := 1769  \n",
      "\t               31 Bit    Registers := 90    \n",
      "\t               28 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t               13 Bit    Registers := 4     \n",
      "\t               12 Bit    Registers := 7     \n",
      "\t                8 Bit    Registers := 414   \n",
      "\t                7 Bit    Registers := 9     \n",
      "\t                6 Bit    Registers := 10    \n",
      "\t                5 Bit    Registers := 8     \n",
      "\t                4 Bit    Registers := 9     \n",
      "\t                3 Bit    Registers := 11    \n",
      "\t                2 Bit    Registers := 29    \n",
      "\t                1 Bit    Registers := 297   \n",
      "+---Multipliers : \n",
      "\t               8x32  Multipliers := 193   \n",
      "\t               6x32  Multipliers := 2     \n",
      "\t               4x32  Multipliers := 2     \n",
      "+---RAMs : \n",
      "\t             528K Bit\t(2115 X 256 bit)          RAMs := 2     \n",
      "\t              40K Bit\t(80 X 512 bit)          RAMs := 2     \n",
      "\t              30K Bit\t(120 X 256 bit)          RAMs := 1     \n",
      "\t               7K Bit\t(15 X 512 bit)          RAMs := 1     \n",
      "\t               3K Bit\t(3 X 1024 bit)          RAMs := 2     \n",
      "+---ROMs : \n",
      "\t                    ROMs := 4     \n",
      "+---Muxes : \n",
      "\t   2 Input 1024 Bit        Muxes := 1     \n",
      "\t   2 Input  256 Bit        Muxes := 1     \n",
      "\t   2 Input  160 Bit        Muxes := 1     \n",
      "\t   2 Input   32 Bit        Muxes := 1534  \n",
      "\t   4 Input   32 Bit        Muxes := 3     \n",
      "\t   2 Input   31 Bit        Muxes := 88    \n",
      "\t   2 Input   13 Bit        Muxes := 8     \n",
      "\t   2 Input   12 Bit        Muxes := 9     \n",
      "\t   2 Input    8 Bit        Muxes := 47    \n",
      "\t   2 Input    7 Bit        Muxes := 8     \n",
      "\t   2 Input    6 Bit        Muxes := 16    \n",
      "\t   2 Input    5 Bit        Muxes := 8     \n",
      "\t   2 Input    4 Bit        Muxes := 7     \n",
      "\t   6 Input    3 Bit        Muxes := 2     \n",
      "\t   7 Input    3 Bit        Muxes := 3     \n",
      "\t   5 Input    3 Bit        Muxes := 2     \n",
      "\t   2 Input    3 Bit        Muxes := 9     \n",
      "\t   2 Input    2 Bit        Muxes := 40    \n",
      "\t   3 Input    2 Bit        Muxes := 2     \n",
      "\t   4 Input    2 Bit        Muxes := 3     \n",
      "\t   6 Input    2 Bit        Muxes := 1     \n",
      "\t   5 Input    2 Bit        Muxes := 1     \n",
      "\t   2 Input    1 Bit        Muxes := 254   \n",
      "\t   8 Input    1 Bit        Muxes := 2     \n",
      "\t   3 Input    1 Bit        Muxes := 22    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1700 (col length:120)\n",
      "BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U539/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_156_reg_11950_reg is absorbed into DSP mul_32s_8s_37_3_1_U539/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U539/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U539/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U539/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U539/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U539/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U539/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U539/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U539/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U539/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_156_reg_11950_reg is absorbed into DSP mul_32s_8s_37_3_1_U539/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U539/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U539/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U539/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U539/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U539/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U539/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U539/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U539/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U538/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_155_reg_11945_reg is absorbed into DSP mul_32s_8s_37_3_1_U538/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U538/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U538/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U538/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U538/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U538/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U538/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U538/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U538/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U538/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_155_reg_11945_reg is absorbed into DSP mul_32s_8s_37_3_1_U538/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U538/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U538/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U538/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U538/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U538/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U538/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U538/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U538/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U540/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_157_reg_11955_reg is absorbed into DSP mul_32s_8s_37_3_1_U540/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U540/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U540/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U540/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U540/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U540/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U540/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U540/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U540/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U540/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_157_reg_11955_reg is absorbed into DSP mul_32s_8s_37_3_1_U540/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U540/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U540/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U540/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U540/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U540/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U540/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U540/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U540/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U535/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_152_reg_11930_reg is absorbed into DSP mul_32s_8s_37_3_1_U535/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U535/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U535/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U535/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U535/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U535/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U535/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U535/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U535/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U535/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_152_reg_11930_reg is absorbed into DSP mul_32s_8s_37_3_1_U535/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U535/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U535/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U535/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U535/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U535/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U535/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U535/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U535/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U537/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_154_reg_11940_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U537/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U537/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_154_reg_11940_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U537/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U537/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U537/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U537/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U534/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_151_reg_11925_reg is absorbed into DSP mul_32s_8s_37_3_1_U534/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U534/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U534/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U534/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U534/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U534/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U534/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U534/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U534/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U534/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_151_reg_11925_reg is absorbed into DSP mul_32s_8s_37_3_1_U534/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U534/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U534/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U534/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U534/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U534/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U534/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U534/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U534/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U536/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_153_reg_11935_reg is absorbed into DSP mul_32s_8s_37_3_1_U536/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U536/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U536/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U536/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U536/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U536/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U536/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U536/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U536/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U536/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_153_reg_11935_reg is absorbed into DSP mul_32s_8s_37_3_1_U536/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U536/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U536/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U536/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U536/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U536/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U536/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U536/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U536/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U531/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_148_reg_11910_reg is absorbed into DSP mul_32s_8s_37_3_1_U531/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U531/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U531/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U531/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U531/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U531/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U531/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U531/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U531/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U531/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_148_reg_11910_reg is absorbed into DSP mul_32s_8s_37_3_1_U531/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U531/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U531/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U531/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U531/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U531/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U531/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U531/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U531/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U533/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_150_reg_11920_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U533/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U533/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_150_reg_11920_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U533/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U533/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U533/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U533/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U530/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_147_reg_11905_reg is absorbed into DSP mul_32s_8s_37_3_1_U530/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U530/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U530/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U530/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U530/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U530/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U530/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U530/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U530/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U530/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_147_reg_11905_reg is absorbed into DSP mul_32s_8s_37_3_1_U530/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U530/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U530/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U530/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U530/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U530/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U530/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U530/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U530/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U532/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_149_reg_11915_reg is absorbed into DSP mul_32s_8s_37_3_1_U532/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U532/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U532/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U532/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U532/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U532/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U532/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U532/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U532/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U532/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_149_reg_11915_reg is absorbed into DSP mul_32s_8s_37_3_1_U532/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U532/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U532/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U532/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U532/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U532/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U532/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U532/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U532/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U527/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_144_reg_11890_reg is absorbed into DSP mul_32s_8s_37_3_1_U527/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U527/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U527/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U527/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U527/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U527/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U527/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U527/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U527/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U527/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_144_reg_11890_reg is absorbed into DSP mul_32s_8s_37_3_1_U527/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U527/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U527/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U527/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U527/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U527/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U527/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U527/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U527/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U529/tmp_product, operation Mode is: A''*B2.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U529/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U529/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U529/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U529/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U529/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U529/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U529/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U529/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U529/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U529/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U526/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_143_reg_11885_reg is absorbed into DSP mul_32s_8s_37_3_1_U526/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U526/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U526/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U526/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U526/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U526/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U526/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U526/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U526/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U526/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_143_reg_11885_reg is absorbed into DSP mul_32s_8s_37_3_1_U526/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U526/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U526/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U526/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U526/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U526/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U526/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U526/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U526/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U528/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_145_reg_11895_reg is absorbed into DSP mul_32s_8s_37_3_1_U528/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U528/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U528/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U528/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U528/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U528/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U528/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U528/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U528/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U528/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_145_reg_11895_reg is absorbed into DSP mul_32s_8s_37_3_1_U528/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U528/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U528/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U528/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U528/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U528/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U528/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U528/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U528/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U523/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_140_reg_11870_reg is absorbed into DSP mul_32s_8s_37_3_1_U523/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U523/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U523/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U523/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U523/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U523/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U523/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U523/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U523/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U523/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_140_reg_11870_reg is absorbed into DSP mul_32s_8s_37_3_1_U523/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U523/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U523/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U523/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U523/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U523/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U523/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U523/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U523/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U525/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_142_reg_11880_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U525/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U525/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_142_reg_11880_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U525/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U525/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U525/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U525/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U522/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_139_reg_11865_reg is absorbed into DSP mul_32s_8s_37_3_1_U522/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U522/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U522/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U522/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U522/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U522/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U522/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U522/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U522/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U522/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_139_reg_11865_reg is absorbed into DSP mul_32s_8s_37_3_1_U522/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U522/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U522/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U522/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U522/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U522/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U522/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U522/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U522/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U524/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_141_reg_11875_reg is absorbed into DSP mul_32s_8s_37_3_1_U524/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U524/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U524/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U524/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U524/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U524/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U524/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U524/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U524/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U524/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_141_reg_11875_reg is absorbed into DSP mul_32s_8s_37_3_1_U524/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U524/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U524/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U524/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U524/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U524/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U524/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U524/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U524/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U519/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_136_reg_11850_reg is absorbed into DSP mul_32s_8s_37_3_1_U519/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U519/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U519/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U519/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U519/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U519/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U519/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U519/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U519/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U519/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_136_reg_11850_reg is absorbed into DSP mul_32s_8s_37_3_1_U519/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U519/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U519/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U519/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U519/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U519/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U519/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U519/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U519/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U521/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_138_reg_11860_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U521/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U521/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_138_reg_11860_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U521/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U521/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U521/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U521/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U518/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_135_reg_11845_reg is absorbed into DSP mul_32s_8s_37_3_1_U518/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U518/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U518/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U518/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U518/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U518/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U518/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U518/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U518/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U518/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_135_reg_11845_reg is absorbed into DSP mul_32s_8s_37_3_1_U518/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U518/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U518/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U518/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U518/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U518/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U518/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U518/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U518/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U520/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_137_reg_11855_reg is absorbed into DSP mul_32s_8s_37_3_1_U520/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U520/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U520/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U520/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U520/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U520/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U520/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U520/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U520/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U520/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_137_reg_11855_reg is absorbed into DSP mul_32s_8s_37_3_1_U520/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U520/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U520/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U520/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U520/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U520/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U520/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U520/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U520/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U515/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_132_reg_11830_reg is absorbed into DSP mul_32s_8s_37_3_1_U515/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U515/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U515/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U515/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U515/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U515/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U515/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U515/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U515/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U515/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_132_reg_11830_reg is absorbed into DSP mul_32s_8s_37_3_1_U515/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U515/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U515/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U515/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U515/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U515/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U515/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U515/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U515/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U517/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_134_reg_11840_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U517/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U517/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_134_reg_11840_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U517/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U517/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U517/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U517/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U514/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_131_reg_11825_reg is absorbed into DSP mul_32s_8s_37_3_1_U514/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U514/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U514/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U514/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U514/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U514/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U514/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U514/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U514/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U514/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_131_reg_11825_reg is absorbed into DSP mul_32s_8s_37_3_1_U514/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U514/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U514/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U514/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U514/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U514/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U514/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U514/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U514/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U516/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_133_reg_11835_reg is absorbed into DSP mul_32s_8s_37_3_1_U516/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U516/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U516/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U516/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U516/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U516/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U516/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U516/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U516/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U516/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_133_reg_11835_reg is absorbed into DSP mul_32s_8s_37_3_1_U516/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U516/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U516/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U516/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U516/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U516/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U516/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U516/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U516/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U511/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_128_reg_11810_reg is absorbed into DSP mul_32s_8s_37_3_1_U511/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U511/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U511/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U511/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U511/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U511/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U511/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U511/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U511/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U511/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_128_reg_11810_reg is absorbed into DSP mul_32s_8s_37_3_1_U511/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U511/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U511/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U511/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U511/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U511/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U511/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U511/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U511/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U513/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_130_reg_11820_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U513/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U513/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_130_reg_11820_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: register mul_32s_4s_36_3_1_U541/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U513/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U513/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U513/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U513/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U510/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_127_reg_11805_reg is absorbed into DSP mul_32s_8s_37_3_1_U510/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U510/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U510/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U510/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U510/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U510/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U510/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U510/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U510/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U510/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_127_reg_11805_reg is absorbed into DSP mul_32s_8s_37_3_1_U510/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U510/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U510/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U510/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U510/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U510/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U510/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U510/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U510/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U512/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_129_reg_11815_reg is absorbed into DSP mul_32s_8s_37_3_1_U512/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U512/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U512/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U512/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U512/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U512/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U512/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U512/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U512/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U512/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_129_reg_11815_reg is absorbed into DSP mul_32s_8s_37_3_1_U512/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U512/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U512/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U512/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U512/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U512/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U512/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U512/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U512/buff0_reg.\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[31]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[1]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[0]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[2]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[3]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[4]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[5]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[6]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[7]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[8]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[9]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[10]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[11]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[12]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[13]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[14]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[15]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[16]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[17]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[18]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[19]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[20]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[21]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[22]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[23]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[24]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[25]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[26]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[27]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[28]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[29]' (FDRE) to 'ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\ap_phi_reg_pp0_iter1_storemerge_reg_395_reg[30] )\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U418/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U419/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U420/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U421/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U422/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U423/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U424/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U425/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U426/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U427/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U428/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U429/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U430/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U431/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U432/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U433/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U434/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U435/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U436/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U437/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U438/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U439/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U440/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U441/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U442/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U443/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U444/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U445/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U446/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U447/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U448/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U449/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U450/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U451/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U452/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U453/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U454/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U455/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U456/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U457/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U458/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U459/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U460/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U461/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U462/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U463/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U464/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U465/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U466/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U467/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U468/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U469/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U470/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U471/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U472/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U473/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U474/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U475/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U476/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U477/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U478/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U479/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U480/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U481/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U482/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U483/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U484/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U485/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U486/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U487/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U488/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U489/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U490/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U491/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U492/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U493/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U494/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U495/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U496/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U497/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U498/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U499/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U500/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U501/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U502/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U503/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U504/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U505/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U506/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U414/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U507/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U415/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U508/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U416/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U509/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U417/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U415/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_32_reg_11319_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U415/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_32_reg_11319_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U415/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U415/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U417/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_34_reg_11340_reg is absorbed into DSP mul_32s_8s_37_3_1_U417/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U417/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U417/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U417/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U417/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U417/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U417/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U417/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U417/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U417/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_34_reg_11340_reg is absorbed into DSP mul_32s_8s_37_3_1_U417/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U417/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U417/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U417/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U417/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U417/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U417/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U417/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U417/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U414/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_reg_11309_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U414/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_reg_11309_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U414/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U414/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U416/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_33_reg_11329_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U416/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_33_reg_11329_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U416/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U416/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U419/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_36_reg_11350_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U419/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U419/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_36_reg_11350_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U419/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U419/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U419/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U419/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U421/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_38_reg_11360_reg is absorbed into DSP mul_32s_8s_37_3_1_U421/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U421/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U421/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U421/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U421/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U421/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U421/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U421/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U421/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U421/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_38_reg_11360_reg is absorbed into DSP mul_32s_8s_37_3_1_U421/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U421/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U421/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U421/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U421/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U421/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U421/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U421/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U421/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U418/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_35_reg_11345_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U418/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U418/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_35_reg_11345_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U418/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U418/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U418/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U418/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U420/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_37_reg_11355_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U420/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U420/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_37_reg_11355_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U420/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U420/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U420/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U420/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U423/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_40_reg_11370_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U423/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U423/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_40_reg_11370_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U423/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U423/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U423/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U423/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U425/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_42_reg_11380_reg is absorbed into DSP mul_32s_8s_37_3_1_U425/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U425/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U425/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U425/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U425/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U425/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U425/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U425/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U425/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U425/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_42_reg_11380_reg is absorbed into DSP mul_32s_8s_37_3_1_U425/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U425/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U425/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U425/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U425/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U425/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U425/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U425/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U425/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U422/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_39_reg_11365_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U422/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U422/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_39_reg_11365_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U422/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U422/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U422/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U422/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U424/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_41_reg_11375_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U424/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U424/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_41_reg_11375_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U424/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U424/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U424/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U424/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U427/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_44_reg_11390_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U427/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U427/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_44_reg_11390_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U427/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U427/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U427/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U427/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U429/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_46_reg_11400_reg is absorbed into DSP mul_32s_8s_37_3_1_U429/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U429/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U429/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U429/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U429/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U429/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U429/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U429/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U429/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U429/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_46_reg_11400_reg is absorbed into DSP mul_32s_8s_37_3_1_U429/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U429/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U429/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U429/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U429/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U429/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U429/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U429/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U429/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U426/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_43_reg_11385_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U426/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U426/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_43_reg_11385_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U426/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U426/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U426/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U426/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U428/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_45_reg_11395_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U428/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U428/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_45_reg_11395_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U428/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U428/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U428/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U428/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U431/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_48_reg_11410_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U431/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U431/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_48_reg_11410_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U431/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U431/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U431/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U431/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U433/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_50_reg_11420_reg is absorbed into DSP mul_32s_8s_37_3_1_U433/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U433/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U433/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U433/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U433/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U433/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U433/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U433/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U433/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U433/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_50_reg_11420_reg is absorbed into DSP mul_32s_8s_37_3_1_U433/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U433/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U433/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U433/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U433/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U433/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U433/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U433/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U433/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U430/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_47_reg_11405_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U430/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U430/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_47_reg_11405_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U430/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U430/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U430/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U430/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U432/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_49_reg_11415_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U432/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U432/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_49_reg_11415_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U432/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U432/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U432/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U432/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U435/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_52_reg_11430_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U435/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U435/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_52_reg_11430_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U435/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U435/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U435/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U435/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U437/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_54_reg_11440_reg is absorbed into DSP mul_32s_8s_37_3_1_U437/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U437/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U437/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U437/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U437/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U437/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U437/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U437/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U437/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U437/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_54_reg_11440_reg is absorbed into DSP mul_32s_8s_37_3_1_U437/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U437/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U437/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U437/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U437/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U437/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U437/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U437/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U437/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U434/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_51_reg_11425_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U434/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U434/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_51_reg_11425_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U434/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U434/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U434/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U434/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U436/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_53_reg_11435_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U436/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U436/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_53_reg_11435_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U436/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U436/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U436/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U436/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U439/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_56_reg_11450_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U439/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U439/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_56_reg_11450_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U439/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U439/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U439/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U439/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U441/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_58_reg_11460_reg is absorbed into DSP mul_32s_8s_37_3_1_U441/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U441/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U441/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U441/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U441/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U441/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U441/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U441/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U441/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U441/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_58_reg_11460_reg is absorbed into DSP mul_32s_8s_37_3_1_U441/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U441/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U441/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U441/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U441/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U441/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U441/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U441/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U441/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U438/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_55_reg_11445_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U438/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U438/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_55_reg_11445_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U438/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U438/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U438/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U438/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U440/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_57_reg_11455_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U440/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U440/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_57_reg_11455_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U440/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U440/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U440/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U440/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U443/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_60_reg_11470_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U443/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U443/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_60_reg_11470_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U443/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U443/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U443/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U443/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U445/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_62_reg_11480_reg is absorbed into DSP mul_32s_8s_37_3_1_U445/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U445/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U445/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U445/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U445/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U445/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U445/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U445/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U445/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U445/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_62_reg_11480_reg is absorbed into DSP mul_32s_8s_37_3_1_U445/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U445/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U445/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U445/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U445/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U445/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U445/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U445/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U445/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U442/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_59_reg_11465_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U442/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U442/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_59_reg_11465_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U442/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U442/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U442/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U442/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U444/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_61_reg_11475_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U444/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U444/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_61_reg_11475_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U444/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U444/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U444/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U444/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U447/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_64_reg_11490_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U447/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U447/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_64_reg_11490_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U447/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U447/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U447/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U447/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U449/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_66_reg_11500_reg is absorbed into DSP mul_32s_8s_37_3_1_U449/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U449/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U449/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U449/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U449/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U449/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U449/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U449/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U449/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U449/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_66_reg_11500_reg is absorbed into DSP mul_32s_8s_37_3_1_U449/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U449/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U449/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U449/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U449/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U449/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U449/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U449/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U449/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U446/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_63_reg_11485_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U446/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U446/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_63_reg_11485_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U446/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U446/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U446/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U446/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U448/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_65_reg_11495_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U448/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U448/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_65_reg_11495_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U448/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U448/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U448/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U448/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U451/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_68_reg_11510_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U451/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U451/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_68_reg_11510_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U451/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U451/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U451/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U451/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U453/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_70_reg_11520_reg is absorbed into DSP mul_32s_8s_37_3_1_U453/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U453/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U453/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U453/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U453/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U453/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U453/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U453/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U453/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U453/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_70_reg_11520_reg is absorbed into DSP mul_32s_8s_37_3_1_U453/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U453/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U453/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U453/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U453/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U453/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U453/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U453/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U453/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U450/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_67_reg_11505_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U450/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U450/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_67_reg_11505_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U450/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U450/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U450/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U450/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U452/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_69_reg_11515_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U452/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U452/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_69_reg_11515_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U452/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U452/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U452/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U452/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U455/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_72_reg_11530_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U455/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U455/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_72_reg_11530_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U455/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U455/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U455/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U455/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U457/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_74_reg_11540_reg is absorbed into DSP mul_32s_8s_37_3_1_U457/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U457/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U457/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U457/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U457/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U457/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U457/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U457/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U457/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U457/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_74_reg_11540_reg is absorbed into DSP mul_32s_8s_37_3_1_U457/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U457/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U457/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U457/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U457/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U457/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U457/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U457/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U457/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U454/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_71_reg_11525_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U454/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U454/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_71_reg_11525_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U454/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U454/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U454/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U454/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U456/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_73_reg_11535_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U456/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U456/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_73_reg_11535_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U456/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U456/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U456/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U456/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U459/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_76_reg_11550_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U459/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U459/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_76_reg_11550_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U459/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U459/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U459/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U459/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U461/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_78_reg_11560_reg is absorbed into DSP mul_32s_8s_37_3_1_U461/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U461/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U461/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U461/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U461/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U461/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U461/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U461/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U461/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U461/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_78_reg_11560_reg is absorbed into DSP mul_32s_8s_37_3_1_U461/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U461/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U461/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U461/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U461/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U461/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U461/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U461/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U461/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U458/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_75_reg_11545_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U458/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U458/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_75_reg_11545_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U458/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U458/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U458/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U458/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U460/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_77_reg_11555_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U460/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U460/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_77_reg_11555_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U460/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U460/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U460/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U460/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U463/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_80_reg_11570_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U463/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U463/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_80_reg_11570_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U463/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U463/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U463/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U463/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U465/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_82_reg_11580_reg is absorbed into DSP mul_32s_8s_37_3_1_U465/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U465/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U465/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U465/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U465/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U465/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U465/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U465/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U465/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U465/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_82_reg_11580_reg is absorbed into DSP mul_32s_8s_37_3_1_U465/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U465/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U465/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U465/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U465/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U465/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U465/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U465/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U465/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U462/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_79_reg_11565_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U462/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U462/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_79_reg_11565_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U462/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U462/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U462/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U462/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U464/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_81_reg_11575_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U464/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U464/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_81_reg_11575_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U464/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U464/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U464/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U464/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U467/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_84_reg_11590_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U467/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U467/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_84_reg_11590_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U467/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U467/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U467/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U467/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U469/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_86_reg_11600_reg is absorbed into DSP mul_32s_8s_37_3_1_U469/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U469/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U469/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U469/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U469/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U469/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U469/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U469/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U469/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U469/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_86_reg_11600_reg is absorbed into DSP mul_32s_8s_37_3_1_U469/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U469/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U469/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U469/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U469/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U469/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U469/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U469/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U469/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U466/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_83_reg_11585_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U466/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U466/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_83_reg_11585_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U466/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U466/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U466/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U466/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U468/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_85_reg_11595_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U468/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U468/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_85_reg_11595_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U468/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U468/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U468/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U468/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U471/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_88_reg_11610_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U471/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U471/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_88_reg_11610_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U471/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U471/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U471/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U471/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U473/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_90_reg_11620_reg is absorbed into DSP mul_32s_8s_37_3_1_U473/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U473/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U473/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U473/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U473/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U473/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U473/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U473/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U473/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U473/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_90_reg_11620_reg is absorbed into DSP mul_32s_8s_37_3_1_U473/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U473/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U473/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U473/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U473/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U473/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U473/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U473/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U473/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U470/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_87_reg_11605_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U470/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U470/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_87_reg_11605_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U470/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U470/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U470/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U470/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U472/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_89_reg_11615_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U472/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U472/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_89_reg_11615_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U472/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U472/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U472/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U472/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U475/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_92_reg_11630_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U475/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U475/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_92_reg_11630_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U475/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U475/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U475/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U475/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U477/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_94_reg_11640_reg is absorbed into DSP mul_32s_8s_37_3_1_U477/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U477/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U477/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U477/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U477/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U477/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U477/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U477/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U477/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U477/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_94_reg_11640_reg is absorbed into DSP mul_32s_8s_37_3_1_U477/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U477/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U477/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U477/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U477/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U477/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U477/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U477/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U477/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U474/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_91_reg_11625_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U474/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U474/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_91_reg_11625_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U474/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U474/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U474/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U474/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U476/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_93_reg_11635_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U476/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U476/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_93_reg_11635_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U476/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U476/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U476/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U476/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U479/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_96_reg_11650_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U479/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U479/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_96_reg_11650_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U479/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U479/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U479/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U479/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U481/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_98_reg_11660_reg is absorbed into DSP mul_32s_8s_37_3_1_U481/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U481/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U481/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U481/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U481/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U481/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U481/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U481/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U481/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U481/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_98_reg_11660_reg is absorbed into DSP mul_32s_8s_37_3_1_U481/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U481/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U481/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U481/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U481/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U481/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U481/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U481/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U481/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U478/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_95_reg_11645_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U478/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U478/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_95_reg_11645_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U478/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U478/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U478/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U478/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U480/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_97_reg_11655_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U480/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U480/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_97_reg_11655_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U480/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U480/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U480/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U480/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U483/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_100_reg_11670_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U483/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U483/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_100_reg_11670_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U483/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U483/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U483/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U483/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U485/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_102_reg_11680_reg is absorbed into DSP mul_32s_8s_37_3_1_U485/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U485/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U485/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U485/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U485/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U485/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U485/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U485/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U485/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U485/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_102_reg_11680_reg is absorbed into DSP mul_32s_8s_37_3_1_U485/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U485/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U485/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U485/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U485/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U485/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U485/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U485/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U485/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U482/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_99_reg_11665_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U482/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U482/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_99_reg_11665_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U482/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U482/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U482/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U482/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U484/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_101_reg_11675_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U484/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U484/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_101_reg_11675_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U484/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U484/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U484/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U484/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U487/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_104_reg_11690_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U487/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U487/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_104_reg_11690_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U487/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U487/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U487/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U487/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U489/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_106_reg_11700_reg is absorbed into DSP mul_32s_8s_37_3_1_U489/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U489/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U489/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U489/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U489/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U489/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U489/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U489/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U489/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U489/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_106_reg_11700_reg is absorbed into DSP mul_32s_8s_37_3_1_U489/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U489/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U489/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U489/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U489/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U489/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U489/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U489/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U489/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U486/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_103_reg_11685_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U486/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U486/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_103_reg_11685_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U486/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U486/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U486/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U486/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U488/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_105_reg_11695_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U488/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U488/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_105_reg_11695_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U488/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U488/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U488/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U488/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U491/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_108_reg_11710_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U491/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U491/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_108_reg_11710_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U491/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U491/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U491/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U491/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U493/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_110_reg_11720_reg is absorbed into DSP mul_32s_8s_37_3_1_U493/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U493/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U493/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U493/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U493/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U493/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U493/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U493/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U493/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U493/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_110_reg_11720_reg is absorbed into DSP mul_32s_8s_37_3_1_U493/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U493/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U493/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U493/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U493/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U493/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U493/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U493/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U493/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U490/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_107_reg_11705_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U490/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U490/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_107_reg_11705_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U490/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U490/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U490/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U490/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U492/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_109_reg_11715_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U492/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U492/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_109_reg_11715_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U492/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U492/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U492/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U492/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U495/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_112_reg_11730_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U495/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U495/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_112_reg_11730_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U495/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U495/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U495/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U495/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U497/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_114_reg_11740_reg is absorbed into DSP mul_32s_8s_37_3_1_U497/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U497/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U497/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U497/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U497/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U497/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U497/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U497/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U497/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U497/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_114_reg_11740_reg is absorbed into DSP mul_32s_8s_37_3_1_U497/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U497/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U497/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U497/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U497/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U497/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U497/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U497/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U497/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U494/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_111_reg_11725_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U494/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U494/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_111_reg_11725_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U494/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U494/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U494/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U494/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U496/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_113_reg_11735_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U496/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U496/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_113_reg_11735_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U496/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U496/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U496/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U496/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U499/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_116_reg_11750_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U499/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U499/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_116_reg_11750_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U499/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U499/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U499/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U499/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U501/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_118_reg_11760_reg is absorbed into DSP mul_32s_8s_37_3_1_U501/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U501/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U501/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U501/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U501/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U501/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U501/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U501/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U501/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U501/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_118_reg_11760_reg is absorbed into DSP mul_32s_8s_37_3_1_U501/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U501/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U501/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U501/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U501/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U501/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U501/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U501/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U501/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U498/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_115_reg_11745_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U498/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U498/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_115_reg_11745_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U498/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U498/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U498/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U498/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U500/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_117_reg_11755_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U500/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U500/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_117_reg_11755_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U500/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U500/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U500/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U500/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U503/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_120_reg_11770_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U503/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U503/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_120_reg_11770_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U503/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U503/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U503/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U503/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U505/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_122_reg_11780_reg is absorbed into DSP mul_32s_8s_37_3_1_U505/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U505/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U505/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U505/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U505/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U505/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U505/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U505/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U505/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U505/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_122_reg_11780_reg is absorbed into DSP mul_32s_8s_37_3_1_U505/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U505/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U505/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U505/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U505/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U505/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U505/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U505/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U505/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U502/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_119_reg_11765_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U502/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U502/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_119_reg_11765_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U502/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U502/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U502/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U502/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U504/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_121_reg_11775_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U504/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U504/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_121_reg_11775_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U504/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U504/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U504/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U504/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U507/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_124_reg_11790_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U507/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U507/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_124_reg_11790_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U415/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U507/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U507/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U507/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U507/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U509/tmp_product, operation Mode is: A2*B''.\n",
      "DSP Report: register w_V_126_reg_11800_reg is absorbed into DSP mul_32s_8s_37_3_1_U509/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U509/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U509/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U509/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U509/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U509/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U509/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U509/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U509/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U509/buff0_reg, operation Mode is: (PCIN>>17)+A*B''.\n",
      "DSP Report: register w_V_126_reg_11800_reg is absorbed into DSP mul_32s_8s_37_3_1_U509/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U509/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U509/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U509/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U509/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U509/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U509/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U509/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U509/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U506/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_123_reg_11785_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U506/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U506/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_123_reg_11785_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U414/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U506/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U506/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U506/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U506/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U508/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_125_reg_11795_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U508/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U508/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_125_reg_11795_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U416/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U508/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U508/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U508/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U508/buff0_reg.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)\n",
      "INFO: [Synth 8-3886] merging instance 'w_V_146_reg_11900_reg[3]' (FDE) to 'w_V_146_reg_11900_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'w_V_146_reg_11900_reg[4]' (FDE) to 'w_V_146_reg_11900_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'w_V_146_reg_11900_reg[5]' (FDE) to 'w_V_146_reg_11900_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'w_V_146_reg_11900_reg[6]' (FDE) to 'w_V_146_reg_11900_reg[7]'\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (call_ln286_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_fu_541/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM \"layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 8 bits of RAM \"U_myproject_fifo_w256_d2116_A_ram/mem_reg\" due to constant propagation. Old ram width 256 bits, new ram width 248 bits.\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\" is not power of 2. \n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 36 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 5 for RAM \"layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 16 bits of RAM \"U_myproject_fifo_w512_d81_A_ram/mem_reg\" due to constant propagation. Old ram width 512 bits, new ram width 496 bits.\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84/call_ln286_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_fu_93/ap_CS_fsm_reg[0]' (FDSE) to 'conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121/ap_CS_fsm_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[31]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[30]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[29]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[28]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[27]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[26]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[25]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[24]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[23]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[22]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[21]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[20]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[19]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[18]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[17]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[16]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[15]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[14]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[13]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[12]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[11]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[10]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[9]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[8]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[7]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[6]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[5]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[4]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[3]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[2]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[1]' (FDRE) to 'pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\ap_phi_reg_pp0_iter1_storemerge_reg_261_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_228_reg_2008_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_186_reg_2029_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_187_reg_2036_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_188_reg_2043_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_189_reg_2050_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_190_reg_2057_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_191_reg_2064_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_192_reg_2071_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_193_reg_2078_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_194_reg_2085_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_195_reg_2092_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_196_reg_2099_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_197_reg_2106_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_198_reg_2113_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_257_reg_2015_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\pool_window_V_185_reg_2022_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_205_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_206_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_207_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_208_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_209_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_210_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_211_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_212_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_213_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_214_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_215_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_216_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_217_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_218_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_219_reg[31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0/\\p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9a_220_reg[31] )\n",
      "INFO: [Synth 8-6904] The RAM \"layer9_out_U/U_myproject_fifo_w512_d16_A_ram/mem_reg\" of size (depth=15 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U127/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U125/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U128/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U126/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U129/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U125/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U130/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U126/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U131/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U125/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U132/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U126/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U133/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U125/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-4471] merging register 'mul_32s_8s_37_3_1_U134/a_reg0_reg[31:0]' into 'mul_32s_8s_37_3_1_U126/a_reg0_reg[31:0]' [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/vhdl/myproject_mul_32s_8s_37_3_1.vhd:41]\n",
      "INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U125/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_reg_4515_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U125/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_reg_4515_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U125/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U125/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U126/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_2_reg_4526_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U126/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_2_reg_4526_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U126/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U126/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U127/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_3_reg_4531_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U127/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U127/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_3_reg_4531_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U127/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U127/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U127/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U127/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U128/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_4_reg_4536_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U128/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U128/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_4_reg_4536_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U128/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U128/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U128/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U128/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U129/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_5_reg_4541_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U129/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U129/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_5_reg_4541_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U129/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U129/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U129/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U129/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U130/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_6_reg_4546_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U130/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U130/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_6_reg_4546_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U130/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U130/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U130/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U130/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U131/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_7_reg_4551_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U131/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U131/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_7_reg_4551_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U131/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U131/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U131/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U131/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U132/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_8_reg_4556_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U132/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U132/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_8_reg_4556_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U132/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U132/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U132/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U132/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U133/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_9_reg_4561_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U133/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U133/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_9_reg_4561_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U133/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U133/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U133/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U133/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U134/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_10_reg_4566_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U134/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U134/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_10_reg_4566_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U134/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U134/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U134/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U134/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U135/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_11_reg_4571_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U135/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U135/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_11_reg_4571_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U135/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U135/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U135/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U135/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U136/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_12_reg_4576_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U136/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_12_reg_4576_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U136/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U136/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U136/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U136/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U137/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_13_reg_4581_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U137/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_13_reg_4581_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U137/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U137/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U137/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U137/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U138/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_14_reg_4586_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U138/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U138/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_14_reg_4586_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U138/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U138/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U138/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U138/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U139/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_15_reg_4591_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U139/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U139/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_15_reg_4591_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U139/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U139/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U139/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U139/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U140/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_16_reg_4596_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U140/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U140/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_16_reg_4596_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U140/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U140/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U140/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U140/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U141/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_17_reg_4601_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U141/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U141/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_17_reg_4601_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U141/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U141/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U141/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U141/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U142/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_18_reg_4606_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U142/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U142/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_18_reg_4606_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U142/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U142/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U142/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U142/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U143/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_19_reg_4611_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U143/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U143/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_19_reg_4611_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U143/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U143/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U143/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U143/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U144/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_20_reg_4616_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U144/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U144/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_20_reg_4616_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U144/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U144/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U144/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U144/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U145/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_21_reg_4621_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U145/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U145/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_21_reg_4621_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U145/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U145/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U145/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U145/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U146/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_22_reg_4626_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U146/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U146/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_22_reg_4626_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U146/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U146/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U146/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U146/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U147/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_23_reg_4631_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U147/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U147/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_23_reg_4631_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U147/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U147/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U147/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U147/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U148/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_24_reg_4636_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U148/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U148/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_24_reg_4636_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U148/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U148/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U148/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U148/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U149/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_25_reg_4641_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U149/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U149/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_25_reg_4641_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U149/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U149/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U149/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U149/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U150/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_26_reg_4646_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U150/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U150/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_26_reg_4646_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U150/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U150/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U150/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U150/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U151/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_27_reg_4651_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U151/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U151/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_27_reg_4651_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U151/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U151/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U151/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U151/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U152/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_28_reg_4656_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U152/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U152/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_28_reg_4656_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U152/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U152/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U152/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U152/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U153/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_29_reg_4661_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U153/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U153/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_29_reg_4661_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U153/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U153/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U153/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U153/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U154/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_30_reg_4666_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U154/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U154/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_30_reg_4666_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U126/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U154/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U154/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U154/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U154/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U155/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_31_reg_4671_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U155/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U155/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_31_reg_4671_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U125/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U155/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U155/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U155/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U155/buff0_reg.\n",
      "INFO: [Synth 8-6904] The RAM \"layer9_out_U/U_myproject_fifo_w512_d16_A_ram/mem_reg\" of size (depth=15 x width=512) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/call_ln286_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_fu_301/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497 /\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/\\grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497 /ap_done_reg_reg)\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[47]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[46]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[45]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[44]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[43]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[42]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[41]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[40]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[39]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[38]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[37]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[36]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[35]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[34]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[33]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[32]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[31]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[30]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[29]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[28]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[27]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[26]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[25]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[24]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[23]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[22]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[21]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[20]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[19]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[18]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[17]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[4]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[3]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[2]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[1]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U125/buff0_reg[0]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[47]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[46]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[45]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[44]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[43]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[42]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[41]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[40]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[39]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[38]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[37]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[36]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[35]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[34]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[33]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[32]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[31]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[30]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[29]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[28]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[27]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[26]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[25]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[24]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[23]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[22]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[21]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[20]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[19]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[18]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[17]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[4]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[3]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[2]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[1]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U126/buff0_reg[0]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[47]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[46]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[45]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[44]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[43]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[42]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[41]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[40]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[39]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[38]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[37]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[36]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[35]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[34]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[33]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[32]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[31]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[30]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[29]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[28]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[27]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[26]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[25]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[24]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[23]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[22]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[21]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "WARNING: [Synth 8-3332] Sequential element (mul_32s_8s_37_3_1_U127/buff0_reg[20]) is unused and will be removed from module myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s.\n",
      "INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U715/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_reg_3257_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U715/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_reg_3257_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U715/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U715/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U716/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_161_reg_3262_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U716/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U716/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_161_reg_3262_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U716/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U716/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U716/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U716/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U717/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_162_reg_3267_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U717/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U717/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_162_reg_3267_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U717/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U717/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U717/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U717/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U718/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_163_reg_3272_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U718/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U718/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_163_reg_3272_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U718/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U718/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U718/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U718/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U719/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_164_reg_3277_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U719/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U719/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_164_reg_3277_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U719/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U719/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U719/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U719/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U720/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_165_reg_3282_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U720/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U720/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_165_reg_3282_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U720/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U720/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U720/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U720/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U721/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_166_reg_3287_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U721/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U721/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_166_reg_3287_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U721/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U721/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U721/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U721/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U722/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_167_reg_3292_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U722/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U722/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_167_reg_3292_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U722/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U722/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U722/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U722/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U723/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_168_reg_3297_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U723/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U723/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_168_reg_3297_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U723/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U723/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U723/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U723/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U724/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_169_reg_3302_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U724/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U724/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_169_reg_3302_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U724/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U724/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U724/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U724/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U725/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_170_reg_3307_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U725/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U725/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_170_reg_3307_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U725/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U725/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U725/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U725/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U726/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_171_reg_3312_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U726/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U726/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_171_reg_3312_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U726/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U726/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U726/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U726/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U727/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_172_reg_3317_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U727/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U727/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_172_reg_3317_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U727/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U727/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U727/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U727/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U728/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_173_reg_3322_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U728/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U728/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_173_reg_3322_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U728/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U728/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U728/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U728/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U729/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_174_reg_3327_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U729/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U729/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_174_reg_3327_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U729/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U729/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U729/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U729/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U730/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_175_reg_3332_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U730/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U730/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_175_reg_3332_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U730/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U730/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U730/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U730/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U731/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_176_reg_3337_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U731/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U731/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_176_reg_3337_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U731/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U731/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U731/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U731/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U732/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_177_reg_3342_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U732/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U732/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_177_reg_3342_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U732/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U732/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U732/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U732/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U733/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_178_reg_3347_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U733/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U733/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_178_reg_3347_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U733/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U733/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U733/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U733/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U734/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_179_reg_3352_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U734/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U734/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_179_reg_3352_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U734/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U734/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U734/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U734/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U735/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_180_reg_3357_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U735/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U735/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_180_reg_3357_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U735/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U735/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U735/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U735/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U736/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_181_reg_3362_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U736/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U736/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_181_reg_3362_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U736/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U736/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U736/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U736/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U737/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_182_reg_3367_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U737/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U737/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_182_reg_3367_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U737/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U737/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U737/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U737/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U738/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_183_reg_3372_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U738/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U738/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_183_reg_3372_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U738/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U738/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U738/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U738/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U739/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_184_reg_3377_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U739/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U739/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_184_reg_3377_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U739/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U739/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U739/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U739/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U740/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_185_reg_3382_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U740/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U740/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_185_reg_3382_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U740/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U740/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U740/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U740/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U741/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_186_reg_3387_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U741/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U741/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_186_reg_3387_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U741/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U741/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U741/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U741/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U742/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_187_reg_3392_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U742/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U742/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_187_reg_3392_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U742/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U742/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U742/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U742/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U743/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_188_reg_3397_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U743/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U743/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_188_reg_3397_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U743/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U743/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U743/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U743/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U744/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_189_reg_3402_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U744/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U744/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_189_reg_3402_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U744/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U744/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U744/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U744/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U745/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_190_reg_3407_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U745/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U745/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_190_reg_3407_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U745/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U745/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U745/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U745/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_6s_37_3_1_U746/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register tmp_s_reg_3412_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U746/b_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_6s_37_3_1_U746/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register tmp_s_reg_3412_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U715/a_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U746/b_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U746/buff0_reg is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U746/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U746/buff0_reg.\n",
      "INFO: [Synth 8-6904] The RAM \"myproject__GCB2/layer12_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg\" of size (depth=3 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject__GCB2/layer10_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg\" of size (depth=3 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port if_fifo_cap[2] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port if_fifo_cap[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port if_fifo_cap[0] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[2] driven by constant 1\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[0] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[0] driven by constant 1\n",
      "INFO: [Synth 8-6904] The RAM \"myproject__GCB2/layer12_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg\" of size (depth=3 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-6904] The RAM \"myproject__GCB2/layer10_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg\" of size (depth=3 x width=1024) is automatically implemented using LUTRAM. BRAM implementation would be inefficient \n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U755/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_reg_1815_reg is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U755/buff0_reg, operation Mode is: (PCIN>>17)+A2*BCIN2.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U755/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U755/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U755/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U755/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U755/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U756/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_158_reg_1820_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U756/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U756/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_158_reg_1820_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U756/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U756/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U756/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U756/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U757/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_159_reg_1825_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U757/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U757/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_159_reg_1825_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U757/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U757/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U757/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U757/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U758/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register w_V_160_reg_1830_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U758/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_8s_37_3_1_U758/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register w_V_160_reg_1830_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/a_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U758/b_reg0_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U758/buff0_reg is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: operator mul_32s_8s_37_3_1_U758/tmp_product is absorbed into DSP mul_32s_8s_37_3_1_U758/buff0_reg.\n",
      "DSP Report: Generating DSP mul_32s_6s_37_3_1_U759/tmp_product, operation Mode is: A''*B''.\n",
      "DSP Report: register tmp_s_reg_1835_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U759/b_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/tmp_product.\n",
      "DSP Report: Generating DSP mul_32s_6s_37_3_1_U759/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.\n",
      "DSP Report: register tmp_s_reg_1835_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "DSP Report: register mul_32s_8s_37_3_1_U755/a_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U759/b_reg0_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "DSP Report: register mul_32s_6s_37_3_1_U759/buff0_reg is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "DSP Report: operator mul_32s_6s_37_3_1_U759/tmp_product is absorbed into DSP mul_32s_6s_37_3_1_U759/buff0_reg.\n",
      "WARNING: [Synth 8-3917] design myproject__GCB3 has port if_fifo_cap[1] driven by constant 0\n",
      "WARNING: [Synth 8-3917] design myproject__GCB3 has port if_fifo_cap[0] driven by constant 1\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][1023]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][991]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][959]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][927]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][895]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][863]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][831]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][799]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][767]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][735]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][703]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][671]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][639]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][607]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][575]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][543]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][511]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][479]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][447]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][415]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][383]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][351]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][319]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][287]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][255]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][223]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][191]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][159]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][127]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][95]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3886] merging instance 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][63]' (FDE) to 'layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\layer17_out_U/U_myproject_fifo_w1024_d1_S_ShiftReg/SRL_SIG_reg[0][31] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/ap_done_reg_reg)\n",
      "INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 2888.461 ; gain = 1163.887 ; free physical = 2944 ; free virtual = 21219\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9708.405; parent = 1972.801; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15314.250; parent = 2884.543; children = 12429.711\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM: Preliminary Mapping Report\n",
      "+-------------------------------------------------------------------------------------------+------------+---------------+----------------+\n",
      "|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | \n",
      "+-------------------------------------------------------------------------------------------+------------+---------------+----------------+\n",
      "|myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R  | mem0       | 64x2          | LUT            | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau | mem0       | 32x28         | LUT            | \n",
      "+-------------------------------------------------------------------------------------------+------------+---------------+----------------+\n",
      "\n",
      "\n",
      "Block RAM: Preliminary Mapping Report (see note below)\n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name                      | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer2_out_U                     | U_myproject_fifo_w256_d2116_A_ram/mem_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 3,3,3,3,3,3,3,1 | \n",
      "|myproject_fifo_w256_d2116_A_ram: | mem_reg                                   | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 3,3,3,3,3,3,3,1 | \n",
      "|layer5_out_U                     | U_myproject_fifo_w256_d121_A_ram/mem_reg  | 120 x 256(READ_FIRST)  | W |   | 120 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | \n",
      "|layer6_out_U                     | U_myproject_fifo_w512_d81_A_ram/mem_reg   | 80 x 512(READ_FIRST)   | W |   | 80 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      |                 | \n",
      "|layer8_out_U                     | U_myproject_fifo_w512_d81_A_ram/mem_reg   | 80 x 512(READ_FIRST)   | W |   | 80 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      |                 | \n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "Distributed RAM: Preliminary Mapping Report (see note below)\n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|Module Name     | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | \n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|layer9_out_U    | U_myproject_fifo_w512_d16_A_ram/mem_reg               | Implied   | 16 x 512             | RAM32M16 x 37  | \n",
      "|myproject__GCB2 | layer12_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg | Implied   | 4 x 1024             | RAM32M16 x 74  | \n",
      "|myproject__GCB2 | layer10_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg | Implied   | 4 x 1024             | RAM32M16 x 74  | \n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.\n",
      "\n",
      "DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)\n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                                  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B2              | 18     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B2    | 15     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A2*B''              | 18     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A*B''    | 15     | 8      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 18     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17)+A2*B''   | 15     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17)+A2*BCIN2 | 15     | 8      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 18     | 8      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17)+A2*B''   | 15     | 8      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 18     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17)+A2*B''   | 15     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | \n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2888.461 ; gain = 1163.887 ; free physical = 2850 ; free virtual = 21197\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9708.405; parent = 1979.580; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15317.219; parent = 2887.508; children = 12429.711\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping Report\n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name                      | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer2_out_U                     | U_myproject_fifo_w256_d2116_A_ram/mem_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 3,3,3,3,3,3,3,1 | \n",
      "|myproject_fifo_w256_d2116_A_ram: | mem_reg                                   | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 21     | 3,3,3,3,3,3,3,1 | \n",
      "|layer5_out_U                     | U_myproject_fifo_w256_d121_A_ram/mem_reg  | 120 x 256(READ_FIRST)  | W |   | 120 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      |                 | \n",
      "|layer6_out_U                     | U_myproject_fifo_w512_d81_A_ram/mem_reg   | 80 x 512(READ_FIRST)   | W |   | 80 x 512(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      |                 | \n",
      "|layer8_out_U                     | U_myproject_fifo_w512_d81_A_ram/mem_reg   | 80 x 512(READ_FIRST)   | W |   | 80 x 512(WRITE_FIRST)  |   | R | Port A and B     | 0      | 7      |                 | \n",
      "+---------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "\n",
      "Distributed RAM: Final Mapping Report\n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|Module Name     | RTL Object                                            | Inference | Size (Depth x Width) | Primitives     | \n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "|layer9_out_U    | U_myproject_fifo_w512_d16_A_ram/mem_reg               | Implied   | 16 x 512             | RAM32M16 x 37  | \n",
      "|myproject__GCB2 | layer12_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg | Implied   | 4 x 1024             | RAM32M16 x 74  | \n",
      "|myproject__GCB2 | layer10_out_U/U_myproject_fifo_w1024_d4_A_ram/mem_reg | Implied   | 4 x 1024             | RAM32M16 x 74  | \n",
      "+----------------+-------------------------------------------------------+-----------+----------------------+----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929i_6/conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer5_out_U/U_myproject_fifo_w256_d121_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer5_out_U/U_myproject_fifo_w256_d121_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer5_out_U/U_myproject_fifo_w256_d121_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer5_out_U/U_myproject_fifo_w256_d121_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_7_0/layer8_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_1/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_1/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_1/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_1/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_1/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance i_5_2/dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2907.441 ; gain = 1182.867 ; free physical = 2789 ; free virtual = 21151\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9708.405; parent = 1989.262; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15374.832; parent = 2903.523; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer2_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer4_out_U/U_myproject_fifo_w256_d2116_A_ram/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7052] The timing for the instance layer6_out_U/U_myproject_fifo_w512_d81_A_ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2591 ; free virtual = 21029\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9756.585; parent = 2079.359; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:27 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2572 ; free virtual = 21010\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9756.585; parent = 2079.359; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2570 ; free virtual = 21008\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9788.374; parent = 2111.168; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2571 ; free virtual = 21008\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9788.374; parent = 2111.168; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:36 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2572 ; free virtual = 21010\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9788.374; parent = 2111.168; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:36 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2572 ; free virtual = 21010\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9788.374; parent = 2111.168; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Static Shift Register Report:\n",
      "+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|Module Name | RTL Name                                                                                                                                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | \n",
      "+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "|myproject   | pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0/ap_loop_exit_ready_pp0_iter3_reg_reg                                                                                                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/icmp_ln43_reg_11300_pp0_iter4_reg_reg[0]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/ap_loop_init_pp0_iter5_reg_reg                   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/ap_loop_exit_ready_pp0_iter5_reg_reg             | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84/grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121/ap_loop_exit_ready_pp0_iter3_reg_reg     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/icmp_ln43_reg_4506_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/ap_loop_init_pp0_iter5_reg_reg          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/ap_loop_exit_ready_pp0_iter5_reg_reg    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/icmp_ln43_reg_3248_pp0_iter4_reg_reg[0]                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/icmp_ln43_reg_1806_pp0_iter4_reg_reg[0]                                                                                                                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/ap_enable_reg_pp0_iter5_reg                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | \n",
      "|myproject   | conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/ap_enable_reg_pp0_iter5_reg             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | \n",
      "+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+\n",
      "\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[47] | 8      | 8          | 0      | 16      | 8      | 0      | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[45] | 32     | 32         | 0      | 64      | 32     | 0      | 0      | \n",
      "|dsrl__2     | fifo_reg[5]         | 258    | 258        | 258    | 0       | 0      | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[10] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__4     | ShiftRegMem_reg[8]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__5     | ShiftRegMem_reg[3]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | \n",
      "|dsrl__6     | fifo_reg[4]         | 1026   | 1026       | 1026   | 0       | 0      | 0      | 0      | \n",
      "+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP, Shift Register and Retiming Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "DSP Final Report (the ' indicates corresponding REG is set)\n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                                  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s        | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s__GB0  | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject                                                                    | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject                                                                    | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s | (PCIN>>17+A''*B'')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17+A''*B'')' | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17+A''*B')'  | 14     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17+A''*B'')' | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17+A''*B'')' | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | A''*B''             | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | \n",
      "|myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s  | (PCIN>>17+A''*B'')' | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | \n",
      "+-----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+----------------+------+\n",
      "|      |Cell            |Count |\n",
      "+------+----------------+------+\n",
      "|1     |BUFG            |     1|\n",
      "|2     |CARRY8          |  1559|\n",
      "|3     |DSP48E2         |     5|\n",
      "|4     |DSP_ALU         |   385|\n",
      "|5     |DSP_A_B_DATA    |   385|\n",
      "|6     |DSP_C_DATA      |   385|\n",
      "|7     |DSP_MULTIPLIER  |   385|\n",
      "|8     |DSP_M_DATA      |   385|\n",
      "|9     |DSP_OUTPUT      |   385|\n",
      "|10    |DSP_PREADD      |   385|\n",
      "|11    |DSP_PREADD_DATA |   385|\n",
      "|12    |LUT1            |    69|\n",
      "|13    |LUT2            |  5802|\n",
      "|14    |LUT3            | 20045|\n",
      "|15    |LUT4            |  8724|\n",
      "|16    |LUT5            |  8196|\n",
      "|17    |LUT6            |  9422|\n",
      "|18    |MUXF7           |  2968|\n",
      "|19    |MUXF8           |   516|\n",
      "|20    |RAM32M16        |   183|\n",
      "|21    |RAM32X1D        |     4|\n",
      "|22    |RAMB18E2        |     5|\n",
      "|23    |RAMB36E2        |    73|\n",
      "|24    |SRL16E          |  3344|\n",
      "|25    |SRLC32E         |  1568|\n",
      "|26    |FDRE            | 63339|\n",
      "|27    |FDSE            |  1314|\n",
      "|28    |IBUF            |    13|\n",
      "|29    |OBUF            |   165|\n",
      "+------+----------------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|      |Instance                                                                                                    |Module                                                                                                                                                                                                                                                                          |Cells  |\n",
      "+------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "|1     |top                                                                                                         |                                                                                                                                                                                                                                                                                | 130395|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0                                    |myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s                                                                                                                                                                                                 |  17560|\n",
      "|3     |    grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262                      |myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s                                                                                                                                                                                               |  17528|\n",
      "|4     |      call_ln286_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_fu_301                           |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s                                                                                                                                                                                                             |   1025|\n",
      "|5     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_10_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew                                                                                                                                                                                      |     64|\n",
      "|6     |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__11                                                                                                                                                                             |     64|\n",
      "|7     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_11_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_320                                                                                                                                                                                  |     64|\n",
      "|8     |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__9                                                                                                                                                                              |     64|\n",
      "|9     |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_12_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_321                                                                                                                                                                                  |     64|\n",
      "|10    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__7                                                                                                                                                                              |     64|\n",
      "|11    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_13_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_322                                                                                                                                                                                  |     64|\n",
      "|12    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__5                                                                                                                                                                              |     64|\n",
      "|13    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_14_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_323                                                                                                                                                                                  |     64|\n",
      "|14    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__3                                                                                                                                                                              |     64|\n",
      "|15    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_15_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_324                                                                                                                                                                                  |     64|\n",
      "|16    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__1                                                                                                                                                                              |     64|\n",
      "|17    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_1_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_325                                                                                                                                                                                  |     64|\n",
      "|18    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__14                                                                                                                                                                             |     64|\n",
      "|19    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_2_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_326                                                                                                                                                                                  |     64|\n",
      "|20    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__12                                                                                                                                                                             |     64|\n",
      "|21    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_3_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_327                                                                                                                                                                                  |     64|\n",
      "|22    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__10                                                                                                                                                                             |     64|\n",
      "|23    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_4_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_328                                                                                                                                                                                  |     64|\n",
      "|24    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__8                                                                                                                                                                              |     64|\n",
      "|25    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_5_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_329                                                                                                                                                                                  |     64|\n",
      "|26    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__6                                                                                                                                                                              |     64|\n",
      "|27    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_6_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_330                                                                                                                                                                                  |     64|\n",
      "|28    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__4                                                                                                                                                                              |     64|\n",
      "|29    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_7_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_331                                                                                                                                                                                  |     64|\n",
      "|30    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__2                                                                                                                                                                              |     64|\n",
      "|31    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_8_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_332                                                                                                                                                                                  |     65|\n",
      "|32    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__15                                                                                                                                                                             |     64|\n",
      "|33    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_9_U               |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_333                                                                                                                                                                                  |     64|\n",
      "|34    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core__13                                                                                                                                                                             |     64|\n",
      "|35    |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_U                 |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_334                                                                                                                                                                                  |     64|\n",
      "|36    |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2dBew_core                                                                                                                                                                                 |     64|\n",
      "|37    |      grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497                                |myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s                                                                                                                                                                                                           |  13890|\n",
      "|38    |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont_285                                                                                                                                                                                                                                 |     66|\n",
      "|39    |        mul_32s_4s_36_3_1_U156                                                                              |myproject_mul_32s_4s_36_3_1_286                                                                                                                                                                                                                                                 |    195|\n",
      "|40    |        mul_32s_8s_37_3_1_U125                                                                              |myproject_mul_32s_8s_37_3_1_287                                                                                                                                                                                                                                                 |     28|\n",
      "|41    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__90          |      8|\n",
      "|42    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__180  |      8|\n",
      "|43    |        mul_32s_8s_37_3_1_U126                                                                              |myproject_mul_32s_8s_37_3_1_288                                                                                                                                                                                                                                                 |     95|\n",
      "|44    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__1           |      8|\n",
      "|45    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__159  |      8|\n",
      "|46    |        mul_32s_8s_37_3_1_U127                                                                              |myproject_mul_32s_8s_37_3_1_289                                                                                                                                                                                                                                                 |     28|\n",
      "|47    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__156         |      8|\n",
      "|48    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__101  |      8|\n",
      "|49    |        mul_32s_8s_37_3_1_U128                                                                              |myproject_mul_32s_8s_37_3_1_290                                                                                                                                                                                                                                                 |     28|\n",
      "|50    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__14          |      8|\n",
      "|51    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__127  |      8|\n",
      "|52    |        mul_32s_8s_37_3_1_U129                                                                              |myproject_mul_32s_8s_37_3_1_291                                                                                                                                                                                                                                                 |     28|\n",
      "|53    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__166         |      8|\n",
      "|54    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__24   |      8|\n",
      "|55    |        mul_32s_8s_37_3_1_U130                                                                              |myproject_mul_32s_8s_37_3_1_292                                                                                                                                                                                                                                                 |     28|\n",
      "|56    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__35          |      8|\n",
      "|57    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__164  |      8|\n",
      "|58    |        mul_32s_8s_37_3_1_U131                                                                              |myproject_mul_32s_8s_37_3_1_293                                                                                                                                                                                                                                                 |     28|\n",
      "|59    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__91          |      8|\n",
      "|60    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__57   |      8|\n",
      "|61    |        mul_32s_8s_37_3_1_U132                                                                              |myproject_mul_32s_8s_37_3_1_294                                                                                                                                                                                                                                                 |     28|\n",
      "|62    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__67          |      8|\n",
      "|63    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__15   |      8|\n",
      "|64    |        mul_32s_8s_37_3_1_U133                                                                              |myproject_mul_32s_8s_37_3_1_295                                                                                                                                                                                                                                                 |     28|\n",
      "|65    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__139         |      8|\n",
      "|66    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__83   |      8|\n",
      "|67    |        mul_32s_8s_37_3_1_U134                                                                              |myproject_mul_32s_8s_37_3_1_296                                                                                                                                                                                                                                                 |     28|\n",
      "|68    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__168         |      8|\n",
      "|69    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__111  |      8|\n",
      "|70    |        mul_32s_8s_37_3_1_U135                                                                              |myproject_mul_32s_8s_37_3_1_297                                                                                                                                                                                                                                                 |     28|\n",
      "|71    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__137         |      8|\n",
      "|72    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__81   |      8|\n",
      "|73    |        mul_32s_8s_37_3_1_U136                                                                              |myproject_mul_32s_8s_37_3_1_298                                                                                                                                                                                                                                                 |     28|\n",
      "|74    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__47          |      8|\n",
      "|75    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__176  |      8|\n",
      "|76    |        mul_32s_8s_37_3_1_U137                                                                              |myproject_mul_32s_8s_37_3_1_299                                                                                                                                                                                                                                                 |     28|\n",
      "|77    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__114         |      8|\n",
      "|78    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__60   |      8|\n",
      "|79    |        mul_32s_8s_37_3_1_U138                                                                              |myproject_mul_32s_8s_37_3_1_300                                                                                                                                                                                                                                                 |     28|\n",
      "|80    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__71          |      8|\n",
      "|81    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__109  |      8|\n",
      "|82    |        mul_32s_8s_37_3_1_U139                                                                              |myproject_mul_32s_8s_37_3_1_301                                                                                                                                                                                                                                                 |     28|\n",
      "|83    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__72          |      8|\n",
      "|84    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__150  |      8|\n",
      "|85    |        mul_32s_8s_37_3_1_U140                                                                              |myproject_mul_32s_8s_37_3_1_302                                                                                                                                                                                                                                                 |     28|\n",
      "|86    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__85          |      8|\n",
      "|87    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__72   |      8|\n",
      "|88    |        mul_32s_8s_37_3_1_U141                                                                              |myproject_mul_32s_8s_37_3_1_303                                                                                                                                                                                                                                                 |     28|\n",
      "|89    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__81          |      8|\n",
      "|90    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__23   |      8|\n",
      "|91    |        mul_32s_8s_37_3_1_U142                                                                              |myproject_mul_32s_8s_37_3_1_304                                                                                                                                                                                                                                                 |     28|\n",
      "|92    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__34          |      8|\n",
      "|93    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__177  |      8|\n",
      "|94    |        mul_32s_8s_37_3_1_U143                                                                              |myproject_mul_32s_8s_37_3_1_305                                                                                                                                                                                                                                                 |     28|\n",
      "|95    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__111         |      8|\n",
      "|96    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__51   |      8|\n",
      "|97    |        mul_32s_8s_37_3_1_U144                                                                              |myproject_mul_32s_8s_37_3_1_306                                                                                                                                                                                                                                                 |     28|\n",
      "|98    |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__63          |      8|\n",
      "|99    |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__10   |      8|\n",
      "|100   |        mul_32s_8s_37_3_1_U145                                                                              |myproject_mul_32s_8s_37_3_1_307                                                                                                                                                                                                                                                 |     28|\n",
      "|101   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__49          |      8|\n",
      "|102   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__136  |      8|\n",
      "|103   |        mul_32s_8s_37_3_1_U146                                                                              |myproject_mul_32s_8s_37_3_1_308                                                                                                                                                                                                                                                 |     28|\n",
      "|104   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__141         |      8|\n",
      "|105   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__89   |      8|\n",
      "|106   |        mul_32s_8s_37_3_1_U147                                                                              |myproject_mul_32s_8s_37_3_1_309                                                                                                                                                                                                                                                 |     28|\n",
      "|107   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__46          |      8|\n",
      "|108   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__175  |      8|\n",
      "|109   |        mul_32s_8s_37_3_1_U148                                                                              |myproject_mul_32s_8s_37_3_1_310                                                                                                                                                                                                                                                 |     28|\n",
      "|110   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__13          |      8|\n",
      "|111   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__145  |      8|\n",
      "|112   |        mul_32s_8s_37_3_1_U149                                                                              |myproject_mul_32s_8s_37_3_1_311                                                                                                                                                                                                                                                 |     28|\n",
      "|113   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__75          |      8|\n",
      "|114   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__17   |      8|\n",
      "|115   |        mul_32s_8s_37_3_1_U150                                                                              |myproject_mul_32s_8s_37_3_1_312                                                                                                                                                                                                                                                 |     28|\n",
      "|116   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__127         |      8|\n",
      "|117   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__73   |      8|\n",
      "|118   |        mul_32s_8s_37_3_1_U151                                                                              |myproject_mul_32s_8s_37_3_1_313                                                                                                                                                                                                                                                 |     28|\n",
      "|119   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__105         |      8|\n",
      "|120   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel       |      8|\n",
      "|121   |        mul_32s_8s_37_3_1_U152                                                                              |myproject_mul_32s_8s_37_3_1_314                                                                                                                                                                                                                                                 |     28|\n",
      "|122   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__144         |      8|\n",
      "|123   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__143  |      8|\n",
      "|124   |        mul_32s_8s_37_3_1_U153                                                                              |myproject_mul_32s_8s_37_3_1_315                                                                                                                                                                                                                                                 |     28|\n",
      "|125   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__97          |      8|\n",
      "|126   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__39   |      8|\n",
      "|127   |        mul_32s_8s_37_3_1_U154                                                                              |myproject_mul_32s_8s_37_3_1_316                                                                                                                                                                                                                                                 |     28|\n",
      "|128   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__138         |      8|\n",
      "|129   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__68   |      8|\n",
      "|130   |        mul_32s_8s_37_3_1_U155                                                                              |myproject_mul_32s_8s_37_3_1_317                                                                                                                                                                                                                                                 |     28|\n",
      "|131   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__56          |      8|\n",
      "|132   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__140  |      8|\n",
      "|133   |        mux_366_32_1_1_U123                                                                                 |myproject_mux_366_32_1_1_318                                                                                                                                                                                                                                                    |   1024|\n",
      "|134   |        mux_366_32_1_1_U124                                                                                 |myproject_mux_366_32_1_1_319                                                                                                                                                                                                                                                    |   1024|\n",
      "|135   |        w6_U                                                                                                |myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_w6_ROM_AUTO_1R                                                                                                                                                                                            |      3|\n",
      "|136   |  conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0                                    |myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s                                                                                                                                                                                                 |   2947|\n",
      "|137   |    grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s_fu_84                        |myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_8u_config2_s                                                                                                                                                                                                |   2871|\n",
      "|138   |      call_ln286_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_fu_93                             |myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s                                                                                                                                                                                                              |     65|\n",
      "|139   |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U                       |myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb                                                                                                                                                                                      |     32|\n",
      "|140   |          myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core__1                                                                                                                                                                              |     32|\n",
      "|141   |        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U                         |myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_284                                                                                                                                                                                  |     33|\n",
      "|142   |          myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core_U |myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core                                                                                                                                                                                 |     32|\n",
      "|143   |      grp_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_fu_121                               |myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s                                                                                                                                                                                                          |   2428|\n",
      "|144   |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont_282                                                                                                                                                                                                                                 |    294|\n",
      "|145   |        mul_8s_8ns_16_1_1_U13                                                                               |myproject_mul_8s_8ns_16_1_1                                                                                                                                                                                                                                                     |     33|\n",
      "|146   |        mul_8s_8ns_16_1_1_U14                                                                               |myproject_mul_8s_8ns_16_1_1_283                                                                                                                                                                                                                                                 |     33|\n",
      "|147   |        outidx_U                                                                                            |myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_outidx_ROM_AUTO_1R                                                                                                                                                                                       |      2|\n",
      "|148   |        w2_U                                                                                                |myproject_dense_resource_ap_ufixed_ap_fixed_32_16_5_3_0_config2_mult_s_w2_ROM_AUTO_1R                                                                                                                                                                                           |    148|\n",
      "|149   |    regslice_both_q_conv2d_batchnorm_5_input_U                                                              |myproject_regslice_both                                                                                                                                                                                                                                                         |     41|\n",
      "|150   |  conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0                                               |myproject_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s                                                                                                                                                                                                            |  40540|\n",
      "|151   |    grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470                     |myproject_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s                                                                                                                                                                                              |  40003|\n",
      "|152   |      call_ln286_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_fu_541                         |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s                                                                                                                                                                                                           |   1025|\n",
      "|153   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_16_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG                                                                                                                                                                                      |     32|\n",
      "|154   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__20                                                                                                                                                                             |     32|\n",
      "|155   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_17_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_251                                                                                                                                                                                  |     32|\n",
      "|156   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__18                                                                                                                                                                             |     32|\n",
      "|157   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_18_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_252                                                                                                                                                                                  |     32|\n",
      "|158   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__16                                                                                                                                                                             |     32|\n",
      "|159   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_19_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_253                                                                                                                                                                                  |     32|\n",
      "|160   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__14                                                                                                                                                                             |     32|\n",
      "|161   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_20_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_254                                                                                                                                                                                  |     32|\n",
      "|162   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__12                                                                                                                                                                             |     32|\n",
      "|163   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_21_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_255                                                                                                                                                                                  |     32|\n",
      "|164   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__10                                                                                                                                                                             |     32|\n",
      "|165   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_22_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_256                                                                                                                                                                                  |     32|\n",
      "|166   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__8                                                                                                                                                                              |     32|\n",
      "|167   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_23_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_257                                                                                                                                                                                  |     32|\n",
      "|168   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__6                                                                                                                                                                              |     32|\n",
      "|169   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_24_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_258                                                                                                                                                                                  |     32|\n",
      "|170   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core                                                                                                                                                                                 |     32|\n",
      "|171   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_25_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_259                                                                                                                                                                                  |     32|\n",
      "|172   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__30                                                                                                                                                                             |     32|\n",
      "|173   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_26_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_260                                                                                                                                                                                  |     32|\n",
      "|174   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__28                                                                                                                                                                             |     32|\n",
      "|175   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_27_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_261                                                                                                                                                                                  |     32|\n",
      "|176   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__26                                                                                                                                                                             |     32|\n",
      "|177   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_28_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_262                                                                                                                                                                                  |     32|\n",
      "|178   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__24                                                                                                                                                                             |     32|\n",
      "|179   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_29_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_263                                                                                                                                                                                  |     32|\n",
      "|180   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__22                                                                                                                                                                             |     32|\n",
      "|181   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_30_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_264                                                                                                                                                                                  |     32|\n",
      "|182   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__4                                                                                                                                                                              |     32|\n",
      "|183   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_31_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_265                                                                                                                                                                                  |     32|\n",
      "|184   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__2                                                                                                                                                                              |     32|\n",
      "|185   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_32_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_266                                                                                                                                                                                  |     32|\n",
      "|186   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__19                                                                                                                                                                             |     32|\n",
      "|187   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_33_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_267                                                                                                                                                                                  |     32|\n",
      "|188   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__17                                                                                                                                                                             |     32|\n",
      "|189   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_34_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_268                                                                                                                                                                                  |     32|\n",
      "|190   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__15                                                                                                                                                                             |     32|\n",
      "|191   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_35_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_269                                                                                                                                                                                  |     32|\n",
      "|192   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__13                                                                                                                                                                             |     32|\n",
      "|193   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_36_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_270                                                                                                                                                                                  |     32|\n",
      "|194   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__11                                                                                                                                                                             |     32|\n",
      "|195   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_37_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_271                                                                                                                                                                                  |     32|\n",
      "|196   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__9                                                                                                                                                                              |     32|\n",
      "|197   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_38_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_272                                                                                                                                                                                  |     32|\n",
      "|198   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__7                                                                                                                                                                              |     32|\n",
      "|199   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_39_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_273                                                                                                                                                                                  |     32|\n",
      "|200   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__5                                                                                                                                                                              |     32|\n",
      "|201   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_40_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_274                                                                                                                                                                                  |     33|\n",
      "|202   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__31                                                                                                                                                                             |     32|\n",
      "|203   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_41_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_275                                                                                                                                                                                  |     32|\n",
      "|204   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__29                                                                                                                                                                             |     32|\n",
      "|205   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_42_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_276                                                                                                                                                                                  |     32|\n",
      "|206   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__27                                                                                                                                                                             |     32|\n",
      "|207   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_43_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_277                                                                                                                                                                                  |     32|\n",
      "|208   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__25                                                                                                                                                                             |     32|\n",
      "|209   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_44_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_278                                                                                                                                                                                  |     32|\n",
      "|210   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__23                                                                                                                                                                             |     32|\n",
      "|211   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_45_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_279                                                                                                                                                                                  |     32|\n",
      "|212   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__21                                                                                                                                                                             |     32|\n",
      "|213   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_46_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_280                                                                                                                                                                                  |     32|\n",
      "|214   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__3                                                                                                                                                                              |     32|\n",
      "|215   |        p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5_47_U              |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_281                                                                                                                                                                                  |     32|\n",
      "|216   |          myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core_U |myproject_shift_line_buffer_array_ap_fixed_32_16_5_3_0_16u_config10_s_p_ZZN4nnet26conv_7jG_core__1                                                                                                                                                                              |     32|\n",
      "|217   |      grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929                               |myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s                                                                                                                                                                                                          |  33024|\n",
      "|218   |        flow_control_loop_pipe_no_ap_cont_U                                                                 |myproject_flow_control_loop_pipe_no_ap_cont                                                                                                                                                                                                                                     |     32|\n",
      "|219   |        mul_32s_4s_36_3_1_U541                                                                              |myproject_mul_32s_4s_36_3_1                                                                                                                                                                                                                                                     |    262|\n",
      "|220   |        mul_32s_8s_37_3_1_U414                                                                              |myproject_mul_32s_8s_37_3_1_121                                                                                                                                                                                                                                                 |     28|\n",
      "|221   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__173         |      8|\n",
      "|222   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__170  |      8|\n",
      "|223   |        mul_32s_8s_37_3_1_U415                                                                              |myproject_mul_32s_8s_37_3_1_122                                                                                                                                                                                                                                                 |     28|\n",
      "|224   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__78          |      8|\n",
      "|225   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__188  |      8|\n",
      "|226   |        mul_32s_8s_37_3_1_U416                                                                              |myproject_mul_32s_8s_37_3_1_123                                                                                                                                                                                                                                                 |     28|\n",
      "|227   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__187         |      8|\n",
      "|228   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__182  |      8|\n",
      "|229   |        mul_32s_8s_37_3_1_U417                                                                              |myproject_mul_32s_8s_37_3_1_124                                                                                                                                                                                                                                                 |     28|\n",
      "|230   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__9           |      8|\n",
      "|231   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__142  |      8|\n",
      "|232   |        mul_32s_8s_37_3_1_U418                                                                              |myproject_mul_32s_8s_37_3_1_125                                                                                                                                                                                                                                                 |     28|\n",
      "|233   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel              |      8|\n",
      "|234   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__91   |      8|\n",
      "|235   |        mul_32s_8s_37_3_1_U419                                                                              |myproject_mul_32s_8s_37_3_1_126                                                                                                                                                                                                                                                 |     28|\n",
      "|236   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__64          |      8|\n",
      "|237   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__135  |      8|\n",
      "|238   |        mul_32s_8s_37_3_1_U420                                                                              |myproject_mul_32s_8s_37_3_1_127                                                                                                                                                                                                                                                 |     28|\n",
      "|239   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__54          |      8|\n",
      "|240   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__141  |      8|\n",
      "|241   |        mul_32s_8s_37_3_1_U421                                                                              |myproject_mul_32s_8s_37_3_1_128                                                                                                                                                                                                                                                 |     28|\n",
      "|242   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__140         |      8|\n",
      "|243   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__88   |      8|\n",
      "|244   |        mul_32s_8s_37_3_1_U422                                                                              |myproject_mul_32s_8s_37_3_1_129                                                                                                                                                                                                                                                 |     28|\n",
      "|245   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__27          |      8|\n",
      "|246   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__114  |      8|\n",
      "|247   |        mul_32s_8s_37_3_1_U423                                                                              |myproject_mul_32s_8s_37_3_1_130                                                                                                                                                                                                                                                 |     28|\n",
      "|248   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__61          |      8|\n",
      "|249   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__34   |      8|\n",
      "|250   |        mul_32s_8s_37_3_1_U424                                                                              |myproject_mul_32s_8s_37_3_1_131                                                                                                                                                                                                                                                 |     28|\n",
      "|251   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__74          |      8|\n",
      "|252   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__112  |      8|\n",
      "|253   |        mul_32s_8s_37_3_1_U425                                                                              |myproject_mul_32s_8s_37_3_1_132                                                                                                                                                                                                                                                 |     28|\n",
      "|254   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__183         |      8|\n",
      "|255   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__33   |      8|\n",
      "|256   |        mul_32s_8s_37_3_1_U426                                                                              |myproject_mul_32s_8s_37_3_1_133                                                                                                                                                                                                                                                 |     28|\n",
      "|257   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__11          |      8|\n",
      "|258   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__32   |      8|\n",
      "|259   |        mul_32s_8s_37_3_1_U427                                                                              |myproject_mul_32s_8s_37_3_1_134                                                                                                                                                                                                                                                 |     28|\n",
      "|260   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__68          |      8|\n",
      "|261   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__138  |      8|\n",
      "|262   |        mul_32s_8s_37_3_1_U428                                                                              |myproject_mul_32s_8s_37_3_1_135                                                                                                                                                                                                                                                 |     28|\n",
      "|263   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__130         |      8|\n",
      "|264   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__168  |      8|\n",
      "|265   |        mul_32s_8s_37_3_1_U429                                                                              |myproject_mul_32s_8s_37_3_1_136                                                                                                                                                                                                                                                 |     28|\n",
      "|266   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__57          |      8|\n",
      "|267   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__94   |      8|\n",
      "|268   |        mul_32s_8s_37_3_1_U430                                                                              |myproject_mul_32s_8s_37_3_1_137                                                                                                                                                                                                                                                 |     28|\n",
      "|269   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__108         |      8|\n",
      "|270   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__84   |      8|\n",
      "|271   |        mul_32s_8s_37_3_1_U431                                                                              |myproject_mul_32s_8s_37_3_1_138                                                                                                                                                                                                                                                 |     28|\n",
      "|272   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__77          |      8|\n",
      "|273   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__19   |      8|\n",
      "|274   |        mul_32s_8s_37_3_1_U432                                                                              |myproject_mul_32s_8s_37_3_1_139                                                                                                                                                                                                                                                 |     28|\n",
      "|275   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__186         |      8|\n",
      "|276   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__125  |      8|\n",
      "|277   |        mul_32s_8s_37_3_1_U433                                                                              |myproject_mul_32s_8s_37_3_1_140                                                                                                                                                                                                                                                 |     28|\n",
      "|278   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__59          |      8|\n",
      "|279   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__8    |      8|\n",
      "|280   |        mul_32s_8s_37_3_1_U434                                                                              |myproject_mul_32s_8s_37_3_1_141                                                                                                                                                                                                                                                 |     28|\n",
      "|281   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__165         |      8|\n",
      "|282   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__107  |      8|\n",
      "|283   |        mul_32s_8s_37_3_1_U435                                                                              |myproject_mul_32s_8s_37_3_1_142                                                                                                                                                                                                                                                 |     28|\n",
      "|284   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__43          |      8|\n",
      "|285   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__78   |      8|\n",
      "|286   |        mul_32s_8s_37_3_1_U436                                                                              |myproject_mul_32s_8s_37_3_1_143                                                                                                                                                                                                                                                 |     28|\n",
      "|287   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__103         |      8|\n",
      "|288   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__137  |      8|\n",
      "|289   |        mul_32s_8s_37_3_1_U437                                                                              |myproject_mul_32s_8s_37_3_1_144                                                                                                                                                                                                                                                 |     28|\n",
      "|290   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__118         |      8|\n",
      "|291   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__62   |      8|\n",
      "|292   |        mul_32s_8s_37_3_1_U438                                                                              |myproject_mul_32s_8s_37_3_1_145                                                                                                                                                                                                                                                 |     28|\n",
      "|293   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__170         |      8|\n",
      "|294   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__113  |      8|\n",
      "|295   |        mul_32s_8s_37_3_1_U439                                                                              |myproject_mul_32s_8s_37_3_1_146                                                                                                                                                                                                                                                 |     28|\n",
      "|296   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__48          |      8|\n",
      "|297   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__178  |      8|\n",
      "|298   |        mul_32s_8s_37_3_1_U440                                                                              |myproject_mul_32s_8s_37_3_1_147                                                                                                                                                                                                                                                 |     28|\n",
      "|299   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__60          |      8|\n",
      "|300   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__99   |      8|\n",
      "|301   |        mul_32s_8s_37_3_1_U441                                                                              |myproject_mul_32s_8s_37_3_1_148                                                                                                                                                                                                                                                 |     28|\n",
      "|302   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__31          |      8|\n",
      "|303   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__71   |      8|\n",
      "|304   |        mul_32s_8s_37_3_1_U442                                                                              |myproject_mul_32s_8s_37_3_1_149                                                                                                                                                                                                                                                 |     28|\n",
      "|305   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__178         |      8|\n",
      "|306   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__25   |      8|\n",
      "|307   |        mul_32s_8s_37_3_1_U443                                                                              |myproject_mul_32s_8s_37_3_1_150                                                                                                                                                                                                                                                 |     28|\n",
      "|308   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__143         |      8|\n",
      "|309   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__92   |      8|\n",
      "|310   |        mul_32s_8s_37_3_1_U444                                                                              |myproject_mul_32s_8s_37_3_1_151                                                                                                                                                                                                                                                 |     28|\n",
      "|311   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__119         |      8|\n",
      "|312   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__61   |      8|\n",
      "|313   |        mul_32s_8s_37_3_1_U445                                                                              |myproject_mul_32s_8s_37_3_1_152                                                                                                                                                                                                                                                 |     28|\n",
      "|314   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__128         |      8|\n",
      "|315   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__74   |      8|\n",
      "|316   |        mul_32s_8s_37_3_1_U446                                                                              |myproject_mul_32s_8s_37_3_1_153                                                                                                                                                                                                                                                 |     28|\n",
      "|317   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__16          |      8|\n",
      "|318   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__183  |      8|\n",
      "|319   |        mul_32s_8s_37_3_1_U447                                                                              |myproject_mul_32s_8s_37_3_1_154                                                                                                                                                                                                                                                 |     28|\n",
      "|320   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__70          |      8|\n",
      "|321   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__2    |      8|\n",
      "|322   |        mul_32s_8s_37_3_1_U448                                                                              |myproject_mul_32s_8s_37_3_1_155                                                                                                                                                                                                                                                 |     28|\n",
      "|323   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__148         |      8|\n",
      "|324   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__14   |      8|\n",
      "|325   |        mul_32s_8s_37_3_1_U449                                                                              |myproject_mul_32s_8s_37_3_1_156                                                                                                                                                                                                                                                 |     28|\n",
      "|326   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__161         |      8|\n",
      "|327   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__18   |      8|\n",
      "|328   |        mul_32s_8s_37_3_1_U450                                                                              |myproject_mul_32s_8s_37_3_1_157                                                                                                                                                                                                                                                 |     28|\n",
      "|329   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__115         |      8|\n",
      "|330   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__130  |      8|\n",
      "|331   |        mul_32s_8s_37_3_1_U451                                                                              |myproject_mul_32s_8s_37_3_1_158                                                                                                                                                                                                                                                 |     28|\n",
      "|332   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__51          |      8|\n",
      "|333   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__122  |      8|\n",
      "|334   |        mul_32s_8s_37_3_1_U452                                                                              |myproject_mul_32s_8s_37_3_1_159                                                                                                                                                                                                                                                 |     28|\n",
      "|335   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__146         |      8|\n",
      "|336   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__38   |      8|\n",
      "|337   |        mul_32s_8s_37_3_1_U453                                                                              |myproject_mul_32s_8s_37_3_1_160                                                                                                                                                                                                                                                 |     28|\n",
      "|338   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__18          |      8|\n",
      "|339   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__139  |      8|\n",
      "|340   |        mul_32s_8s_37_3_1_U454                                                                              |myproject_mul_32s_8s_37_3_1_161                                                                                                                                                                                                                                                 |     28|\n",
      "|341   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__116         |      8|\n",
      "|342   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__181  |      8|\n",
      "|343   |        mul_32s_8s_37_3_1_U455                                                                              |myproject_mul_32s_8s_37_3_1_162                                                                                                                                                                                                                                                 |     28|\n",
      "|344   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__79          |      8|\n",
      "|345   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__126  |      8|\n",
      "|346   |        mul_32s_8s_37_3_1_U456                                                                              |myproject_mul_32s_8s_37_3_1_163                                                                                                                                                                                                                                                 |     28|\n",
      "|347   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__182         |      8|\n",
      "|348   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__124  |      8|\n",
      "|349   |        mul_32s_8s_37_3_1_U457                                                                              |myproject_mul_32s_8s_37_3_1_164                                                                                                                                                                                                                                                 |     28|\n",
      "|350   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__38          |      8|\n",
      "|351   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__22   |      8|\n",
      "|352   |        mul_32s_8s_37_3_1_U458                                                                              |myproject_mul_32s_8s_37_3_1_165                                                                                                                                                                                                                                                 |     28|\n",
      "|353   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__181         |      8|\n",
      "|354   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__52   |      8|\n",
      "|355   |        mul_32s_8s_37_3_1_U459                                                                              |myproject_mul_32s_8s_37_3_1_166                                                                                                                                                                                                                                                 |     28|\n",
      "|356   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__117         |      8|\n",
      "|357   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__152  |      8|\n",
      "|358   |        mul_32s_8s_37_3_1_U460                                                                              |myproject_mul_32s_8s_37_3_1_167                                                                                                                                                                                                                                                 |     28|\n",
      "|359   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__132         |      8|\n",
      "|360   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__169  |      8|\n",
      "|361   |        mul_32s_8s_37_3_1_U461                                                                              |myproject_mul_32s_8s_37_3_1_168                                                                                                                                                                                                                                                 |     28|\n",
      "|362   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__150         |      8|\n",
      "|363   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__48   |      8|\n",
      "|364   |        mul_32s_8s_37_3_1_U462                                                                              |myproject_mul_32s_8s_37_3_1_169                                                                                                                                                                                                                                                 |     28|\n",
      "|365   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__73          |      8|\n",
      "|366   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__20   |      8|\n",
      "|367   |        mul_32s_8s_37_3_1_U463                                                                              |myproject_mul_32s_8s_37_3_1_170                                                                                                                                                                                                                                                 |     28|\n",
      "|368   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__82          |      8|\n",
      "|369   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__86   |      8|\n",
      "|370   |        mul_32s_8s_37_3_1_U464                                                                              |myproject_mul_32s_8s_37_3_1_171                                                                                                                                                                                                                                                 |     28|\n",
      "|371   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__6           |      8|\n",
      "|372   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__59   |      8|\n",
      "|373   |        mul_32s_8s_37_3_1_U465                                                                              |myproject_mul_32s_8s_37_3_1_172                                                                                                                                                                                                                                                 |     28|\n",
      "|374   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__26          |      8|\n",
      "|375   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__155  |      8|\n",
      "|376   |        mul_32s_8s_37_3_1_U466                                                                              |myproject_mul_32s_8s_37_3_1_173                                                                                                                                                                                                                                                 |     28|\n",
      "|377   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__22          |      8|\n",
      "|378   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__28   |      8|\n",
      "|379   |        mul_32s_8s_37_3_1_U467                                                                              |myproject_mul_32s_8s_37_3_1_174                                                                                                                                                                                                                                                 |     28|\n",
      "|380   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__102         |      8|\n",
      "|381   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__100  |      8|\n",
      "|382   |        mul_32s_8s_37_3_1_U468                                                                              |myproject_mul_32s_8s_37_3_1_175                                                                                                                                                                                                                                                 |     28|\n",
      "|383   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__149         |      8|\n",
      "|384   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__97   |      8|\n",
      "|385   |        mul_32s_8s_37_3_1_U469                                                                              |myproject_mul_32s_8s_37_3_1_176                                                                                                                                                                                                                                                 |     28|\n",
      "|386   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__28          |      8|\n",
      "|387   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__128  |      8|\n",
      "|388   |        mul_32s_8s_37_3_1_U470                                                                              |myproject_mul_32s_8s_37_3_1_177                                                                                                                                                                                                                                                 |     28|\n",
      "|389   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__154         |      8|\n",
      "|390   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__40   |      8|\n",
      "|391   |        mul_32s_8s_37_3_1_U471                                                                              |myproject_mul_32s_8s_37_3_1_178                                                                                                                                                                                                                                                 |     28|\n",
      "|392   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__179         |      8|\n",
      "|393   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__102  |      8|\n",
      "|394   |        mul_32s_8s_37_3_1_U472                                                                              |myproject_mul_32s_8s_37_3_1_179                                                                                                                                                                                                                                                 |     28|\n",
      "|395   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__62          |      8|\n",
      "|396   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__7    |      8|\n",
      "|397   |        mul_32s_8s_37_3_1_U473                                                                              |myproject_mul_32s_8s_37_3_1_180                                                                                                                                                                                                                                                 |     28|\n",
      "|398   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__39          |      8|\n",
      "|399   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__166  |      8|\n",
      "|400   |        mul_32s_8s_37_3_1_U474                                                                              |myproject_mul_32s_8s_37_3_1_181                                                                                                                                                                                                                                                 |     28|\n",
      "|401   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__95          |      8|\n",
      "|402   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__37   |      8|\n",
      "|403   |        mul_32s_8s_37_3_1_U475                                                                              |myproject_mul_32s_8s_37_3_1_182                                                                                                                                                                                                                                                 |     28|\n",
      "|404   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__33          |      8|\n",
      "|405   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__47   |      8|\n",
      "|406   |        mul_32s_8s_37_3_1_U476                                                                              |myproject_mul_32s_8s_37_3_1_183                                                                                                                                                                                                                                                 |     28|\n",
      "|407   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__189         |      8|\n",
      "|408   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__80   |      8|\n",
      "|409   |        mul_32s_8s_37_3_1_U477                                                                              |myproject_mul_32s_8s_37_3_1_184                                                                                                                                                                                                                                                 |     28|\n",
      "|410   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__122         |      8|\n",
      "|411   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__123  |      8|\n",
      "|412   |        mul_32s_8s_37_3_1_U478                                                                              |myproject_mul_32s_8s_37_3_1_185                                                                                                                                                                                                                                                 |     28|\n",
      "|413   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__134         |      8|\n",
      "|414   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__1    |      8|\n",
      "|415   |        mul_32s_8s_37_3_1_U479                                                                              |myproject_mul_32s_8s_37_3_1_186                                                                                                                                                                                                                                                 |     28|\n",
      "|416   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__15          |      8|\n",
      "|417   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__58   |      8|\n",
      "|418   |        mul_32s_8s_37_3_1_U480                                                                              |myproject_mul_32s_8s_37_3_1_187                                                                                                                                                                                                                                                 |     28|\n",
      "|419   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__29          |      8|\n",
      "|420   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__85   |      8|\n",
      "|421   |        mul_32s_8s_37_3_1_U481                                                                              |myproject_mul_32s_8s_37_3_1_188                                                                                                                                                                                                                                                 |     28|\n",
      "|422   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__53          |      8|\n",
      "|423   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__42   |      8|\n",
      "|424   |        mul_32s_8s_37_3_1_U482                                                                              |myproject_mul_32s_8s_37_3_1_189                                                                                                                                                                                                                                                 |     28|\n",
      "|425   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__185         |      8|\n",
      "|426   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__16   |      8|\n",
      "|427   |        mul_32s_8s_37_3_1_U483                                                                              |myproject_mul_32s_8s_37_3_1_190                                                                                                                                                                                                                                                 |     28|\n",
      "|428   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__126         |      8|\n",
      "|429   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__31   |      8|\n",
      "|430   |        mul_32s_8s_37_3_1_U484                                                                              |myproject_mul_32s_8s_37_3_1_191                                                                                                                                                                                                                                                 |     28|\n",
      "|431   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__36          |      8|\n",
      "|432   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__151  |      8|\n",
      "|433   |        mul_32s_8s_37_3_1_U485                                                                              |myproject_mul_32s_8s_37_3_1_192                                                                                                                                                                                                                                                 |     28|\n",
      "|434   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__17          |      8|\n",
      "|435   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__54   |      8|\n",
      "|436   |        mul_32s_8s_37_3_1_U486                                                                              |myproject_mul_32s_8s_37_3_1_193                                                                                                                                                                                                                                                 |     28|\n",
      "|437   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__3           |      8|\n",
      "|438   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__120  |      8|\n",
      "|439   |        mul_32s_8s_37_3_1_U487                                                                              |myproject_mul_32s_8s_37_3_1_194                                                                                                                                                                                                                                                 |     28|\n",
      "|440   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__145         |      8|\n",
      "|441   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__105  |      8|\n",
      "|442   |        mul_32s_8s_37_3_1_U488                                                                              |myproject_mul_32s_8s_37_3_1_195                                                                                                                                                                                                                                                 |     28|\n",
      "|443   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__160         |      8|\n",
      "|444   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__13   |      8|\n",
      "|445   |        mul_32s_8s_37_3_1_U489                                                                              |myproject_mul_32s_8s_37_3_1_196                                                                                                                                                                                                                                                 |     28|\n",
      "|446   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__19          |      8|\n",
      "|447   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__35   |      8|\n",
      "|448   |        mul_32s_8s_37_3_1_U490                                                                              |myproject_mul_32s_8s_37_3_1_197                                                                                                                                                                                                                                                 |     28|\n",
      "|449   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__164         |      8|\n",
      "|450   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__134  |      8|\n",
      "|451   |        mul_32s_8s_37_3_1_U491                                                                              |myproject_mul_32s_8s_37_3_1_198                                                                                                                                                                                                                                                 |     28|\n",
      "|452   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__169         |      8|\n",
      "|453   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__158  |      8|\n",
      "|454   |        mul_32s_8s_37_3_1_U492                                                                              |myproject_mul_32s_8s_37_3_1_199                                                                                                                                                                                                                                                 |     28|\n",
      "|455   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__171         |      8|\n",
      "|456   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__90   |      8|\n",
      "|457   |        mul_32s_8s_37_3_1_U493                                                                              |myproject_mul_32s_8s_37_3_1_200                                                                                                                                                                                                                                                 |     28|\n",
      "|458   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__109         |      8|\n",
      "|459   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__156  |      8|\n",
      "|460   |        mul_32s_8s_37_3_1_U494                                                                              |myproject_mul_32s_8s_37_3_1_201                                                                                                                                                                                                                                                 |     28|\n",
      "|461   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__106         |      8|\n",
      "|462   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__133  |      8|\n",
      "|463   |        mul_32s_8s_37_3_1_U495                                                                              |myproject_mul_32s_8s_37_3_1_202                                                                                                                                                                                                                                                 |     28|\n",
      "|464   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__76          |      8|\n",
      "|465   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__187  |      8|\n",
      "|466   |        mul_32s_8s_37_3_1_U496                                                                              |myproject_mul_32s_8s_37_3_1_203                                                                                                                                                                                                                                                 |     28|\n",
      "|467   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__41          |      8|\n",
      "|468   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__26   |      8|\n",
      "|469   |        mul_32s_8s_37_3_1_U497                                                                              |myproject_mul_32s_8s_37_3_1_204                                                                                                                                                                                                                                                 |     28|\n",
      "|470   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__142         |      8|\n",
      "|471   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__63   |      8|\n",
      "|472   |        mul_32s_8s_37_3_1_U498                                                                              |myproject_mul_32s_8s_37_3_1_205                                                                                                                                                                                                                                                 |     28|\n",
      "|473   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__120         |      8|\n",
      "|474   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__161  |      8|\n",
      "|475   |        mul_32s_8s_37_3_1_U499                                                                              |myproject_mul_32s_8s_37_3_1_206                                                                                                                                                                                                                                                 |     28|\n",
      "|476   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__83          |      8|\n",
      "|477   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__149  |      8|\n",
      "|478   |        mul_32s_8s_37_3_1_U500                                                                              |myproject_mul_32s_8s_37_3_1_207                                                                                                                                                                                                                                                 |     28|\n",
      "|479   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__98          |      8|\n",
      "|480   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__184  |      8|\n",
      "|481   |        mul_32s_8s_37_3_1_U501                                                                              |myproject_mul_32s_8s_37_3_1_208                                                                                                                                                                                                                                                 |     28|\n",
      "|482   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__7           |      8|\n",
      "|483   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__144  |      8|\n",
      "|484   |        mul_32s_8s_37_3_1_U502                                                                              |myproject_mul_32s_8s_37_3_1_209                                                                                                                                                                                                                                                 |     28|\n",
      "|485   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__87          |      8|\n",
      "|486   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__45   |      8|\n",
      "|487   |        mul_32s_8s_37_3_1_U503                                                                              |myproject_mul_32s_8s_37_3_1_210                                                                                                                                                                                                                                                 |     28|\n",
      "|488   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__158         |      8|\n",
      "|489   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__115  |      8|\n",
      "|490   |        mul_32s_8s_37_3_1_U504                                                                              |myproject_mul_32s_8s_37_3_1_211                                                                                                                                                                                                                                                 |     28|\n",
      "|491   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__4           |      8|\n",
      "|492   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__129  |      8|\n",
      "|493   |        mul_32s_8s_37_3_1_U505                                                                              |myproject_mul_32s_8s_37_3_1_212                                                                                                                                                                                                                                                 |     28|\n",
      "|494   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__45          |      8|\n",
      "|495   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__148  |      8|\n",
      "|496   |        mul_32s_8s_37_3_1_U506                                                                              |myproject_mul_32s_8s_37_3_1_213                                                                                                                                                                                                                                                 |     28|\n",
      "|497   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__92          |      8|\n",
      "|498   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__106  |      8|\n",
      "|499   |        mul_32s_8s_37_3_1_U507                                                                              |myproject_mul_32s_8s_37_3_1_214                                                                                                                                                                                                                                                 |     28|\n",
      "|500   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__89          |      8|\n",
      "|501   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__6    |      8|\n",
      "|502   |        mul_32s_8s_37_3_1_U508                                                                              |myproject_mul_32s_8s_37_3_1_215                                                                                                                                                                                                                                                 |     28|\n",
      "|503   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__52          |      8|\n",
      "|504   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__146  |      8|\n",
      "|505   |        mul_32s_8s_37_3_1_U509                                                                              |myproject_mul_32s_8s_37_3_1_216                                                                                                                                                                                                                                                 |     28|\n",
      "|506   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__25          |      8|\n",
      "|507   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__67   |      8|\n",
      "|508   |        mul_32s_8s_37_3_1_U510                                                                              |myproject_mul_32s_8s_37_3_1_217                                                                                                                                                                                                                                                 |     28|\n",
      "|509   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__86          |      8|\n",
      "|510   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__189  |      8|\n",
      "|511   |        mul_32s_8s_37_3_1_U511                                                                              |myproject_mul_32s_8s_37_3_1_218                                                                                                                                                                                                                                                 |     28|\n",
      "|512   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__55          |      8|\n",
      "|513   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__186  |      8|\n",
      "|514   |        mul_32s_8s_37_3_1_U512                                                                              |myproject_mul_32s_8s_37_3_1_219                                                                                                                                                                                                                                                 |     28|\n",
      "|515   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__151         |      8|\n",
      "|516   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__121  |      8|\n",
      "|517   |        mul_32s_8s_37_3_1_U513                                                                              |myproject_mul_32s_8s_37_3_1_220                                                                                                                                                                                                                                                 |     28|\n",
      "|518   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__104         |      8|\n",
      "|519   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__165  |      8|\n",
      "|520   |        mul_32s_8s_37_3_1_U514                                                                              |myproject_mul_32s_8s_37_3_1_221                                                                                                                                                                                                                                                 |     28|\n",
      "|521   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__93          |      8|\n",
      "|522   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__98   |      8|\n",
      "|523   |        mul_32s_8s_37_3_1_U515                                                                              |myproject_mul_32s_8s_37_3_1_222                                                                                                                                                                                                                                                 |     28|\n",
      "|524   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__180         |      8|\n",
      "|525   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__95   |      8|\n",
      "|526   |        mul_32s_8s_37_3_1_U516                                                                              |myproject_mul_32s_8s_37_3_1_223                                                                                                                                                                                                                                                 |     28|\n",
      "|527   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__188         |      8|\n",
      "|528   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__36   |      8|\n",
      "|529   |        mul_32s_8s_37_3_1_U517                                                                              |myproject_mul_32s_8s_37_3_1_224                                                                                                                                                                                                                                                 |     28|\n",
      "|530   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__12          |      8|\n",
      "|531   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__82   |      8|\n",
      "|532   |        mul_32s_8s_37_3_1_U518                                                                              |myproject_mul_32s_8s_37_3_1_225                                                                                                                                                                                                                                                 |     28|\n",
      "|533   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__66          |      8|\n",
      "|534   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__154  |      8|\n",
      "|535   |        mul_32s_8s_37_3_1_U519                                                                              |myproject_mul_32s_8s_37_3_1_226                                                                                                                                                                                                                                                 |     28|\n",
      "|536   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__44          |      8|\n",
      "|537   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__131  |      8|\n",
      "|538   |        mul_32s_8s_37_3_1_U520                                                                              |myproject_mul_32s_8s_37_3_1_227                                                                                                                                                                                                                                                 |     28|\n",
      "|539   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__184         |      8|\n",
      "|540   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__44   |      8|\n",
      "|541   |        mul_32s_8s_37_3_1_U521                                                                              |myproject_mul_32s_8s_37_3_1_228                                                                                                                                                                                                                                                 |     28|\n",
      "|542   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__123         |      8|\n",
      "|543   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__167  |      8|\n",
      "|544   |        mul_32s_8s_37_3_1_U522                                                                              |myproject_mul_32s_8s_37_3_1_229                                                                                                                                                                                                                                                 |     28|\n",
      "|545   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__112         |      8|\n",
      "|546   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__56   |      8|\n",
      "|547   |        mul_32s_8s_37_3_1_U523                                                                              |myproject_mul_32s_8s_37_3_1_230                                                                                                                                                                                                                                                 |     28|\n",
      "|548   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__69          |      8|\n",
      "|549   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__75   |      8|\n",
      "|550   |        mul_32s_8s_37_3_1_U524                                                                              |myproject_mul_32s_8s_37_3_1_231                                                                                                                                                                                                                                                 |     28|\n",
      "|551   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__99          |      8|\n",
      "|552   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__185  |      8|\n",
      "|553   |        mul_32s_8s_37_3_1_U525                                                                              |myproject_mul_32s_8s_37_3_1_232                                                                                                                                                                                                                                                 |     28|\n",
      "|554   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__175         |      8|\n",
      "|555   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__147  |      8|\n",
      "|556   |        mul_32s_8s_37_3_1_U526                                                                              |myproject_mul_32s_8s_37_3_1_233                                                                                                                                                                                                                                                 |     28|\n",
      "|557   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__133         |      8|\n",
      "|558   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__76   |      8|\n",
      "|559   |        mul_32s_8s_37_3_1_U527                                                                              |myproject_mul_32s_8s_37_3_1_234                                                                                                                                                                                                                                                 |     28|\n",
      "|560   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__157         |      8|\n",
      "|561   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__163  |      8|\n",
      "|562   |        mul_32s_8s_37_3_1_U528                                                                              |myproject_mul_32s_8s_37_3_1_235                                                                                                                                                                                                                                                 |     28|\n",
      "|563   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__129         |      8|\n",
      "|564   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__21   |      8|\n",
      "|565   |        mul_32s_8s_37_3_1_U529                                                                              |myproject_mul_32s_8s_37_3_1_236                                                                                                                                                                                                                                                 |     28|\n",
      "|566   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__177         |      8|\n",
      "|567   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__103  |      8|\n",
      "|568   |        mul_32s_8s_37_3_1_U530                                                                              |myproject_mul_32s_8s_37_3_1_237                                                                                                                                                                                                                                                 |     28|\n",
      "|569   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__32          |      8|\n",
      "|570   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__79   |      8|\n",
      "|571   |        mul_32s_8s_37_3_1_U531                                                                              |myproject_mul_32s_8s_37_3_1_238                                                                                                                                                                                                                                                 |     28|\n",
      "|572   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__107         |      8|\n",
      "|573   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__70   |      8|\n",
      "|574   |        mul_32s_8s_37_3_1_U532                                                                              |myproject_mul_32s_8s_37_3_1_239                                                                                                                                                                                                                                                 |     28|\n",
      "|575   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__176         |      8|\n",
      "|576   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__66   |      8|\n",
      "|577   |        mul_32s_8s_37_3_1_U533                                                                              |myproject_mul_32s_8s_37_3_1_240                                                                                                                                                                                                                                                 |     28|\n",
      "|578   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__30          |      8|\n",
      "|579   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__174  |      8|\n",
      "|580   |        mul_32s_8s_37_3_1_U534                                                                              |myproject_mul_32s_8s_37_3_1_241                                                                                                                                                                                                                                                 |     28|\n",
      "|581   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__136         |      8|\n",
      "|582   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__77   |      8|\n",
      "|583   |        mul_32s_8s_37_3_1_U535                                                                              |myproject_mul_32s_8s_37_3_1_242                                                                                                                                                                                                                                                 |     28|\n",
      "|584   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__5           |      8|\n",
      "|585   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__65   |      8|\n",
      "|586   |        mul_32s_8s_37_3_1_U536                                                                              |myproject_mul_32s_8s_37_3_1_243                                                                                                                                                                                                                                                 |     28|\n",
      "|587   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__50          |      8|\n",
      "|588   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__69   |      8|\n",
      "|589   |        mul_32s_8s_37_3_1_U537                                                                              |myproject_mul_32s_8s_37_3_1_244                                                                                                                                                                                                                                                 |     28|\n",
      "|590   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__88          |      8|\n",
      "|591   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__172  |      8|\n",
      "|592   |        mul_32s_8s_37_3_1_U538                                                                              |myproject_mul_32s_8s_37_3_1_245                                                                                                                                                                                                                                                 |     28|\n",
      "|593   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__96          |      8|\n",
      "|594   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__160  |      8|\n",
      "|595   |        mul_32s_8s_37_3_1_U539                                                                              |myproject_mul_32s_8s_37_3_1_246                                                                                                                                                                                                                                                 |     28|\n",
      "|596   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__2           |      8|\n",
      "|597   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__41   |      8|\n",
      "|598   |        mul_32s_8s_37_3_1_U540                                                                              |myproject_mul_32s_8s_37_3_1_247                                                                                                                                                                                                                                                 |     28|\n",
      "|599   |          tmp_product                                                                                       |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__94          |      8|\n",
      "|600   |          buff0_reg                                                                                         |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__104  |      8|\n",
      "|601   |        mux_366_32_1_1_U410                                                                                 |myproject_mux_366_32_1_1                                                                                                                                                                                                                                                        |    960|\n",
      "|602   |        mux_366_32_1_1_U411                                                                                 |myproject_mux_366_32_1_1_248                                                                                                                                                                                                                                                    |    960|\n",
      "|603   |        mux_366_32_1_1_U412                                                                                 |myproject_mux_366_32_1_1_249                                                                                                                                                                                                                                                    |    960|\n",
      "|604   |        mux_366_32_1_1_U413                                                                                 |myproject_mux_366_32_1_1_250                                                                                                                                                                                                                                                    |    960|\n",
      "|605   |        w10_U                                                                                               |myproject_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_w10_ROM_AUTO_1R                                                                                                                                                                                          |      9|\n",
      "|606   |  dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0                                       |myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s                                                                                                                                                                                                    |   8320|\n",
      "|607   |    mul_32s_6s_37_3_1_U746                                                                                  |myproject_mul_32s_6s_37_3_1_89                                                                                                                                                                                                                                                  |    959|\n",
      "|608   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__121         |      8|\n",
      "|609   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__96   |      8|\n",
      "|610   |    mul_32s_8s_37_3_1_U715                                                                                  |myproject_mul_32s_8s_37_3_1_90                                                                                                                                                                                                                                                  |     28|\n",
      "|611   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__110         |      8|\n",
      "|612   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__64   |      8|\n",
      "|613   |    mul_32s_8s_37_3_1_U716                                                                                  |myproject_mul_32s_8s_37_3_1_91                                                                                                                                                                                                                                                  |     28|\n",
      "|614   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__80          |      8|\n",
      "|615   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__4    |      8|\n",
      "|616   |    mul_32s_8s_37_3_1_U717                                                                                  |myproject_mul_32s_8s_37_3_1_92                                                                                                                                                                                                                                                  |     28|\n",
      "|617   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__8           |      8|\n",
      "|618   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__110  |      8|\n",
      "|619   |    mul_32s_8s_37_3_1_U718                                                                                  |myproject_mul_32s_8s_37_3_1_93                                                                                                                                                                                                                                                  |     28|\n",
      "|620   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__167         |      8|\n",
      "|621   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__53   |      8|\n",
      "|622   |    mul_32s_8s_37_3_1_U719                                                                                  |myproject_mul_32s_8s_37_3_1_94                                                                                                                                                                                                                                                  |     28|\n",
      "|623   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__58          |      8|\n",
      "|624   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__55   |      8|\n",
      "|625   |    mul_32s_8s_37_3_1_U720                                                                                  |myproject_mul_32s_8s_37_3_1_95                                                                                                                                                                                                                                                  |     28|\n",
      "|626   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__147         |      8|\n",
      "|627   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__119  |      8|\n",
      "|628   |    mul_32s_8s_37_3_1_U721                                                                                  |myproject_mul_32s_8s_37_3_1_96                                                                                                                                                                                                                                                  |     28|\n",
      "|629   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__40          |      8|\n",
      "|630   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__46   |      8|\n",
      "|631   |    mul_32s_8s_37_3_1_U722                                                                                  |myproject_mul_32s_8s_37_3_1_97                                                                                                                                                                                                                                                  |     28|\n",
      "|632   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__21          |      8|\n",
      "|633   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__50   |      8|\n",
      "|634   |    mul_32s_8s_37_3_1_U723                                                                                  |myproject_mul_32s_8s_37_3_1_98                                                                                                                                                                                                                                                  |     28|\n",
      "|635   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__42          |      8|\n",
      "|636   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__87   |      8|\n",
      "|637   |    mul_32s_8s_37_3_1_U724                                                                                  |myproject_mul_32s_8s_37_3_1_99                                                                                                                                                                                                                                                  |     28|\n",
      "|638   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__155         |      8|\n",
      "|639   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__12   |      8|\n",
      "|640   |    mul_32s_8s_37_3_1_U725                                                                                  |myproject_mul_32s_8s_37_3_1_100                                                                                                                                                                                                                                                 |     28|\n",
      "|641   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__135         |      8|\n",
      "|642   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__118  |      8|\n",
      "|643   |    mul_32s_8s_37_3_1_U726                                                                                  |myproject_mul_32s_8s_37_3_1_101                                                                                                                                                                                                                                                 |     28|\n",
      "|644   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__24          |      8|\n",
      "|645   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__43   |      8|\n",
      "|646   |    mul_32s_8s_37_3_1_U727                                                                                  |myproject_mul_32s_8s_37_3_1_102                                                                                                                                                                                                                                                 |     28|\n",
      "|647   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__10          |      8|\n",
      "|648   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__5    |      8|\n",
      "|649   |    mul_32s_8s_37_3_1_U728                                                                                  |myproject_mul_32s_8s_37_3_1_103                                                                                                                                                                                                                                                 |     28|\n",
      "|650   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__23          |      8|\n",
      "|651   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__171  |      8|\n",
      "|652   |    mul_32s_8s_37_3_1_U729                                                                                  |myproject_mul_32s_8s_37_3_1_104                                                                                                                                                                                                                                                 |     28|\n",
      "|653   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__101         |      8|\n",
      "|654   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__162  |      8|\n",
      "|655   |    mul_32s_8s_37_3_1_U730                                                                                  |myproject_mul_32s_8s_37_3_1_105                                                                                                                                                                                                                                                 |     28|\n",
      "|656   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__113         |      8|\n",
      "|657   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__173  |      8|\n",
      "|658   |    mul_32s_8s_37_3_1_U731                                                                                  |myproject_mul_32s_8s_37_3_1_106                                                                                                                                                                                                                                                 |     28|\n",
      "|659   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__163         |      8|\n",
      "|660   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__132  |      8|\n",
      "|661   |    mul_32s_8s_37_3_1_U732                                                                                  |myproject_mul_32s_8s_37_3_1_107                                                                                                                                                                                                                                                 |     28|\n",
      "|662   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__125         |      8|\n",
      "|663   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__179  |      8|\n",
      "|664   |    mul_32s_8s_37_3_1_U733                                                                                  |myproject_mul_32s_8s_37_3_1_108                                                                                                                                                                                                                                                 |     28|\n",
      "|665   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__172         |      8|\n",
      "|666   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__116  |      8|\n",
      "|667   |    mul_32s_8s_37_3_1_U734                                                                                  |myproject_mul_32s_8s_37_3_1_109                                                                                                                                                                                                                                                 |     28|\n",
      "|668   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__162         |      8|\n",
      "|669   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__93   |      8|\n",
      "|670   |    mul_32s_8s_37_3_1_U735                                                                                  |myproject_mul_32s_8s_37_3_1_110                                                                                                                                                                                                                                                 |     28|\n",
      "|671   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__100         |      8|\n",
      "|672   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__30   |      8|\n",
      "|673   |    mul_32s_8s_37_3_1_U736                                                                                  |myproject_mul_32s_8s_37_3_1_111                                                                                                                                                                                                                                                 |     28|\n",
      "|674   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__131         |      8|\n",
      "|675   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__27   |      8|\n",
      "|676   |    mul_32s_8s_37_3_1_U737                                                                                  |myproject_mul_32s_8s_37_3_1_112                                                                                                                                                                                                                                                 |     28|\n",
      "|677   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__124         |      8|\n",
      "|678   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__29   |      8|\n",
      "|679   |    mul_32s_8s_37_3_1_U738                                                                                  |myproject_mul_32s_8s_37_3_1_113                                                                                                                                                                                                                                                 |     28|\n",
      "|680   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__159         |      8|\n",
      "|681   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__117  |      8|\n",
      "|682   |    mul_32s_8s_37_3_1_U739                                                                                  |myproject_mul_32s_8s_37_3_1_114                                                                                                                                                                                                                                                 |     28|\n",
      "|683   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__20          |      8|\n",
      "|684   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__11   |      8|\n",
      "|685   |    mul_32s_8s_37_3_1_U740                                                                                  |myproject_mul_32s_8s_37_3_1_115                                                                                                                                                                                                                                                 |     28|\n",
      "|686   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__174         |      8|\n",
      "|687   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__153  |      8|\n",
      "|688   |    mul_32s_8s_37_3_1_U741                                                                                  |myproject_mul_32s_8s_37_3_1_116                                                                                                                                                                                                                                                 |     28|\n",
      "|689   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__65          |      8|\n",
      "|690   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__3    |      8|\n",
      "|691   |    mul_32s_8s_37_3_1_U742                                                                                  |myproject_mul_32s_8s_37_3_1_117                                                                                                                                                                                                                                                 |     28|\n",
      "|692   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__37          |      8|\n",
      "|693   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__108  |      8|\n",
      "|694   |    mul_32s_8s_37_3_1_U743                                                                                  |myproject_mul_32s_8s_37_3_1_118                                                                                                                                                                                                                                                 |     28|\n",
      "|695   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__84          |      8|\n",
      "|696   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__49   |      8|\n",
      "|697   |    mul_32s_8s_37_3_1_U744                                                                                  |myproject_mul_32s_8s_37_3_1_119                                                                                                                                                                                                                                                 |     28|\n",
      "|698   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__152         |      8|\n",
      "|699   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__157  |      8|\n",
      "|700   |    mul_32s_8s_37_3_1_U745                                                                                  |myproject_mul_32s_8s_37_3_1_120                                                                                                                                                                                                                                                 |     28|\n",
      "|701   |      tmp_product                                                                                           |\\conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/mul_32s_8s_37_3_1_U418/tmp_product_funnel__153         |      8|\n",
      "|702   |      buff0_reg                                                                                             |\\conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/mul_32s_8s_37_3_1_U151/buff0_reg_funnel__9    |      8|\n",
      "|703   |    w15_U                                                                                                   |myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s_w15_ROM_AUb9t                                                                                                                                                                                      |      9|\n",
      "|704   |  dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0                                        |myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s                                                                                                                                                                                                     |   4258|\n",
      "|705   |    mul_32s_6s_37_3_1_U759                                                                                  |myproject_mul_32s_6s_37_3_1                                                                                                                                                                                                                                                     |    921|\n",
      "|706   |      buff0_reg                                                                                             |\\dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/mul_32s_6s_37_3_1_U759/buff0_reg_funnel                                                                                                                                                                     |      8|\n",
      "|707   |    mul_32s_8s_37_3_1_U755                                                                                  |myproject_mul_32s_8s_37_3_1                                                                                                                                                                                                                                                     |     21|\n",
      "|708   |      buff0_reg                                                                                             |\\dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/mul_32s_8s_37_3_1_U755/buff0_reg_funnel                                                                                                                                                                     |      8|\n",
      "|709   |    mul_32s_8s_37_3_1_U756                                                                                  |myproject_mul_32s_8s_37_3_1_86                                                                                                                                                                                                                                                  |     21|\n",
      "|710   |      buff0_reg                                                                                             |\\dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/mul_32s_6s_37_3_1_U759/buff0_reg_funnel__3                                                                                                                                                                  |      8|\n",
      "|711   |    mul_32s_8s_37_3_1_U757                                                                                  |myproject_mul_32s_8s_37_3_1_87                                                                                                                                                                                                                                                  |     21|\n",
      "|712   |      buff0_reg                                                                                             |\\dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/mul_32s_6s_37_3_1_U759/buff0_reg_funnel__2                                                                                                                                                                  |      8|\n",
      "|713   |    mul_32s_8s_37_3_1_U758                                                                                  |myproject_mul_32s_8s_37_3_1_88                                                                                                                                                                                                                                                  |     21|\n",
      "|714   |      buff0_reg                                                                                             |\\dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0/mul_32s_6s_37_3_1_U759/buff0_reg_funnel__1                                                                                                                                                                  |      8|\n",
      "|715   |    regslice_both_layer18_out_U                                                                             |myproject_regslice_both__parameterized1                                                                                                                                                                                                                                         |    691|\n",
      "|716   |    w18_U                                                                                                   |myproject_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s_w18_ROM_AUTcau                                                                                                                                                                                      |     61|\n",
      "|717   |  global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0                                      |myproject_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s                                                                                                                                                                                                   |      1|\n",
      "|718   |  layer10_out_U                                                                                             |myproject_fifo_w1024_d4_A                                                                                                                                                                                                                                                       |   2262|\n",
      "|719   |    U_myproject_fifo_w1024_d4_A_ram                                                                         |myproject_fifo_w1024_d4_A_ram_85                                                                                                                                                                                                                                                |   2241|\n",
      "|720   |  layer12_out_U                                                                                             |myproject_fifo_w1024_d4_A_0                                                                                                                                                                                                                                                     |   1148|\n",
      "|721   |    U_myproject_fifo_w1024_d4_A_ram                                                                         |myproject_fifo_w1024_d4_A_ram                                                                                                                                                                                                                                                   |   1120|\n",
      "|722   |  layer13_out_U                                                                                             |myproject_fifo_w1024_d1_S                                                                                                                                                                                                                                                       |   1033|\n",
      "|723   |    U_myproject_fifo_w1024_d1_S_ShiftReg                                                                    |myproject_fifo_w1024_d1_S_ShiftReg_84                                                                                                                                                                                                                                           |   1024|\n",
      "|724   |  layer14_out_U                                                                                             |myproject_fifo_w1024_d1_S_1                                                                                                                                                                                                                                                     |   1032|\n",
      "|725   |    U_myproject_fifo_w1024_d1_S_ShiftReg                                                                    |myproject_fifo_w1024_d1_S_ShiftReg_83                                                                                                                                                                                                                                           |   1024|\n",
      "|726   |  layer15_out_U                                                                                             |myproject_fifo_w1024_d1_S_2                                                                                                                                                                                                                                                     |   2120|\n",
      "|727   |    U_myproject_fifo_w1024_d1_S_ShiftReg                                                                    |myproject_fifo_w1024_d1_S_ShiftReg_82                                                                                                                                                                                                                                           |   2112|\n",
      "|728   |  layer17_out_U                                                                                             |myproject_fifo_w1024_d1_S_3                                                                                                                                                                                                                                                     |   1002|\n",
      "|729   |    U_myproject_fifo_w1024_d1_S_ShiftReg                                                                    |myproject_fifo_w1024_d1_S_ShiftReg                                                                                                                                                                                                                                              |    992|\n",
      "|730   |  layer2_out_U                                                                                              |myproject_fifo_w256_d2116_A                                                                                                                                                                                                                                                     |    436|\n",
      "|731   |    U_myproject_fifo_w256_d2116_A_ram                                                                       |myproject_fifo_w256_d2116_A_ram_81                                                                                                                                                                                                                                              |    338|\n",
      "|732   |  layer4_out_U                                                                                              |myproject_fifo_w256_d2116_A_4                                                                                                                                                                                                                                                   |    202|\n",
      "|733   |    U_myproject_fifo_w256_d2116_A_ram                                                                       |myproject_fifo_w256_d2116_A_ram                                                                                                                                                                                                                                                 |     67|\n",
      "|734   |  layer5_out_U                                                                                              |myproject_fifo_w256_d121_A                                                                                                                                                                                                                                                      |     71|\n",
      "|735   |    U_myproject_fifo_w256_d121_A_ram                                                                        |myproject_fifo_w256_d121_A_ram                                                                                                                                                                                                                                                  |     19|\n",
      "|736   |  layer6_out_U                                                                                              |myproject_fifo_w512_d81_A                                                                                                                                                                                                                                                       |    620|\n",
      "|737   |    U_myproject_fifo_w512_d81_A_ram                                                                         |myproject_fifo_w512_d81_A_ram_80                                                                                                                                                                                                                                                |    569|\n",
      "|738   |  layer8_out_U                                                                                              |myproject_fifo_w512_d81_A_5                                                                                                                                                                                                                                                     |     75|\n",
      "|739   |    U_myproject_fifo_w512_d81_A_ram                                                                         |myproject_fifo_w512_d81_A_ram                                                                                                                                                                                                                                                   |     24|\n",
      "|740   |  layer9_out_U                                                                                              |myproject_fifo_w512_d16_A                                                                                                                                                                                                                                                       |    590|\n",
      "|741   |    U_myproject_fifo_w512_d16_A_ram                                                                         |myproject_fifo_w512_d16_A_ram                                                                                                                                                                                                                                                   |    559|\n",
      "|742   |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0                                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s                                                                                                                                                                                                |  17985|\n",
      "|743   |    frp_pipeline_valid_U                                                                                    |myproject_frp_pipeline_valid                                                                                                                                                                                                                                                    |     14|\n",
      "|744   |    pf_layer5_out_U                                                                                         |myproject_frp_fifoout                                                                                                                                                                                                                                                           |    568|\n",
      "|745   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_56                                                                                                                                                                                                                                             |     35|\n",
      "|746   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_10_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe                                                                                                                                                                                      |    128|\n",
      "|747   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__14                                                                                                                                                                             |    128|\n",
      "|748   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_11_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_57                                                                                                                                                                                   |    128|\n",
      "|749   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__11                                                                                                                                                                             |    128|\n",
      "|750   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_12_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_58                                                                                                                                                                                   |    128|\n",
      "|751   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__23                                                                                                                                                                             |    128|\n",
      "|752   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_13_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_59                                                                                                                                                                                   |    128|\n",
      "|753   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__8                                                                                                                                                                              |    128|\n",
      "|754   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_14_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_60                                                                                                                                                                                   |    128|\n",
      "|755   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__5                                                                                                                                                                              |    128|\n",
      "|756   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_15_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_61                                                                                                                                                                                   |    128|\n",
      "|757   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__2                                                                                                                                                                              |    128|\n",
      "|758   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_16_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_62                                                                                                                                                                                   |    128|\n",
      "|759   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__16                                                                                                                                                                             |    128|\n",
      "|760   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_17_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_63                                                                                                                                                                                   |    128|\n",
      "|761   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__21                                                                                                                                                                             |    128|\n",
      "|762   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_18_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_64                                                                                                                                                                                   |    128|\n",
      "|763   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__13                                                                                                                                                                             |    128|\n",
      "|764   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_19_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_65                                                                                                                                                                                   |    128|\n",
      "|765   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__10                                                                                                                                                                             |    128|\n",
      "|766   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_1_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_66                                                                                                                                                                                   |    128|\n",
      "|767   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__19                                                                                                                                                                             |    128|\n",
      "|768   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_20_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_67                                                                                                                                                                                   |    128|\n",
      "|769   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core                                                                                                                                                                                 |    128|\n",
      "|770   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_21_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_68                                                                                                                                                                                   |    128|\n",
      "|771   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__7                                                                                                                                                                              |    128|\n",
      "|772   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_22_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_69                                                                                                                                                                                   |    128|\n",
      "|773   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__4                                                                                                                                                                              |    128|\n",
      "|774   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_23_U                  |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_70                                                                                                                                                                                   |    128|\n",
      "|775   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__1                                                                                                                                                                              |    128|\n",
      "|776   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_2_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_71                                                                                                                                                                                   |    128|\n",
      "|777   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__15                                                                                                                                                                             |    128|\n",
      "|778   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_3_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_72                                                                                                                                                                                   |    128|\n",
      "|779   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__12                                                                                                                                                                             |    128|\n",
      "|780   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_4_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_73                                                                                                                                                                                   |    128|\n",
      "|781   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__22                                                                                                                                                                             |    128|\n",
      "|782   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_5_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_74                                                                                                                                                                                   |    128|\n",
      "|783   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__9                                                                                                                                                                              |    128|\n",
      "|784   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_6_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_75                                                                                                                                                                                   |    128|\n",
      "|785   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__6                                                                                                                                                                              |    128|\n",
      "|786   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_7_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_76                                                                                                                                                                                   |    128|\n",
      "|787   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__3                                                                                                                                                                              |    128|\n",
      "|788   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_8_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_77                                                                                                                                                                                   |    128|\n",
      "|789   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__17                                                                                                                                                                             |    128|\n",
      "|790   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_9_U                   |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_78                                                                                                                                                                                   |    128|\n",
      "|791   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__20                                                                                                                                                                             |    128|\n",
      "|792   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_U                     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_79                                                                                                                                                                                   |    128|\n",
      "|793   |      myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core_U     |myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s_p_ZZN4dEe_core__18                                                                                                                                                                             |    128|\n",
      "|794   |  pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0                                              |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s                                                                                                                                                                                                           |   7360|\n",
      "|795   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_40                                                                                                                                                                                                                                             |     25|\n",
      "|796   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_46_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6                                                                                                                                                                                      |     65|\n",
      "|797   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core                                                                                                                                                                                 |     64|\n",
      "|798   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_47_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_41                                                                                                                                                                                   |     64|\n",
      "|799   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__15                                                                                                                                                                             |     64|\n",
      "|800   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_48_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_42                                                                                                                                                                                   |     64|\n",
      "|801   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__14                                                                                                                                                                             |     64|\n",
      "|802   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_49_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_43                                                                                                                                                                                   |     64|\n",
      "|803   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__13                                                                                                                                                                             |     64|\n",
      "|804   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_50_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_44                                                                                                                                                                                   |     64|\n",
      "|805   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__12                                                                                                                                                                             |     64|\n",
      "|806   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_51_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_45                                                                                                                                                                                   |     64|\n",
      "|807   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__11                                                                                                                                                                             |     64|\n",
      "|808   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_46                                                                                                                                                                                   |     64|\n",
      "|809   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__9                                                                                                                                                                              |     64|\n",
      "|810   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_47                                                                                                                                                                                   |     64|\n",
      "|811   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__8                                                                                                                                                                              |     64|\n",
      "|812   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_48                                                                                                                                                                                   |     64|\n",
      "|813   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__7                                                                                                                                                                              |     64|\n",
      "|814   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_49                                                                                                                                                                                   |     64|\n",
      "|815   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__6                                                                                                                                                                              |     64|\n",
      "|816   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_50                                                                                                                                                                                   |     64|\n",
      "|817   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__5                                                                                                                                                                              |     64|\n",
      "|818   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_51                                                                                                                                                                                   |     64|\n",
      "|819   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__4                                                                                                                                                                              |     64|\n",
      "|820   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_52                                                                                                                                                                                   |     64|\n",
      "|821   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__3                                                                                                                                                                              |     64|\n",
      "|822   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_53                                                                                                                                                                                   |     64|\n",
      "|823   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__2                                                                                                                                                                              |     64|\n",
      "|824   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_54                                                                                                                                                                                   |     64|\n",
      "|825   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__1                                                                                                                                                                              |     64|\n",
      "|826   |    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U                                      |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_55                                                                                                                                                                                   |     64|\n",
      "|827   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s_void_pooling2d_clRg6_core__10                                                                                                                                                                             |     64|\n",
      "|828   |  pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0                                             |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s                                                                                                                                                                                                          |  17624|\n",
      "|829   |    frp_pipeline_valid_U                                                                                    |myproject_frp_pipeline_valid__parameterized1                                                                                                                                                                                                                                    |     10|\n",
      "|830   |    pf_layer13_out_U                                                                                        |myproject_frp_fifoout__parameterized1                                                                                                                                                                                                                                           |   2137|\n",
      "|831   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_8                                                                                                                                                                                                                                              |     19|\n",
      "|832   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_24_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo                                                                                                                                                                                      |     96|\n",
      "|833   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__26                                                                                                                                                                             |     96|\n",
      "|834   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_25_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_9                                                                                                                                                                                    |     96|\n",
      "|835   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__25                                                                                                                                                                             |     96|\n",
      "|836   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_26_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_10                                                                                                                                                                                   |     96|\n",
      "|837   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__24                                                                                                                                                                             |     96|\n",
      "|838   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_27_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_11                                                                                                                                                                                   |     96|\n",
      "|839   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__23                                                                                                                                                                             |     96|\n",
      "|840   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_28_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_12                                                                                                                                                                                   |     96|\n",
      "|841   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__22                                                                                                                                                                             |     96|\n",
      "|842   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_29_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_13                                                                                                                                                                                   |     96|\n",
      "|843   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__21                                                                                                                                                                             |     96|\n",
      "|844   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_30_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_14                                                                                                                                                                                   |     96|\n",
      "|845   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__20                                                                                                                                                                             |     96|\n",
      "|846   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_31_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_15                                                                                                                                                                                   |     96|\n",
      "|847   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__19                                                                                                                                                                             |     96|\n",
      "|848   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_32_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_16                                                                                                                                                                                   |     96|\n",
      "|849   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__18                                                                                                                                                                             |     96|\n",
      "|850   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_33_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_17                                                                                                                                                                                   |     96|\n",
      "|851   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__17                                                                                                                                                                             |     96|\n",
      "|852   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_34_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_18                                                                                                                                                                                   |     96|\n",
      "|853   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__16                                                                                                                                                                             |     96|\n",
      "|854   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_35_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_19                                                                                                                                                                                   |     96|\n",
      "|855   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__15                                                                                                                                                                             |     96|\n",
      "|856   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_36_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_20                                                                                                                                                                                   |     96|\n",
      "|857   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__27                                                                                                                                                                             |     96|\n",
      "|858   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_37_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_21                                                                                                                                                                                   |     96|\n",
      "|859   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__14                                                                                                                                                                             |     96|\n",
      "|860   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_38_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_22                                                                                                                                                                                   |     96|\n",
      "|861   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__13                                                                                                                                                                             |     96|\n",
      "|862   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_39_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_23                                                                                                                                                                                   |     96|\n",
      "|863   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__12                                                                                                                                                                             |     96|\n",
      "|864   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_40_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_24                                                                                                                                                                                   |     96|\n",
      "|865   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__11                                                                                                                                                                             |     96|\n",
      "|866   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_41_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_25                                                                                                                                                                                   |     96|\n",
      "|867   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__10                                                                                                                                                                             |     96|\n",
      "|868   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_42_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_26                                                                                                                                                                                   |     96|\n",
      "|869   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__9                                                                                                                                                                              |     96|\n",
      "|870   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_43_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_27                                                                                                                                                                                   |     96|\n",
      "|871   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__8                                                                                                                                                                              |     96|\n",
      "|872   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_44_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_28                                                                                                                                                                                   |     96|\n",
      "|873   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__7                                                                                                                                                                              |     96|\n",
      "|874   |    p_ZZN4nnet12pooling2d_clINS_5arrayI8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3E_45_U                  |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_29                                                                                                                                                                                   |     96|\n",
      "|875   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__6                                                                                                                                                                              |     96|\n",
      "|876   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_30                                                                                                                                                                                   |     96|\n",
      "|877   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__4                                                                                                                                                                              |     96|\n",
      "|878   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_31                                                                                                                                                                                   |     96|\n",
      "|879   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__3                                                                                                                                                                              |     96|\n",
      "|880   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_32                                                                                                                                                                                   |     96|\n",
      "|881   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__2                                                                                                                                                                              |     96|\n",
      "|882   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_33                                                                                                                                                                                   |     96|\n",
      "|883   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__28                                                                                                                                                                             |     96|\n",
      "|884   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_34                                                                                                                                                                                   |     96|\n",
      "|885   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__1                                                                                                                                                                              |     96|\n",
      "|886   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_35                                                                                                                                                                                   |     96|\n",
      "|887   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__29                                                                                                                                                                             |     96|\n",
      "|888   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_36                                                                                                                                                                                   |     96|\n",
      "|889   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__30                                                                                                                                                                             |     96|\n",
      "|890   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_37                                                                                                                                                                                   |     96|\n",
      "|891   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__31                                                                                                                                                                             |     96|\n",
      "|892   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U                                    |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_38                                                                                                                                                                                   |     96|\n",
      "|893   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core                                                                                                                                                                                 |     96|\n",
      "|894   |    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U                                      |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_39                                                                                                                                                                                   |     96|\n",
      "|895   |      myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core_U     |myproject_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s_void_pooling2d_cbDo_core__5                                                                                                                                                                              |     96|\n",
      "|896   |  relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0                                    |myproject_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s                                                                                                                                                                                                 |    546|\n",
      "|897   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_7                                                                                                                                                                                                                                              |     19|\n",
      "|898   |  relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0                                   |myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s                                                                                                                                                                                                |   1014|\n",
      "|899   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe_6                                                                                                                                                                                                                                              |     11|\n",
      "|900   |  relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0                                   |myproject_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s                                                                                                                                                                                                |   1037|\n",
      "|901   |  relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0                                      |myproject_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s                                                                                                                                                                                                   |    305|\n",
      "|902   |    flow_control_loop_pipe_U                                                                                |myproject_flow_control_loop_pipe                                                                                                                                                                                                                                                |     29|\n",
      "|903   |  start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu_U                        |myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6ccu                                                                                                                                                                                      |     10|\n",
      "|904   |  start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0_U                                   |myproject_start_for_conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0                                                                                                                                                                                                 |      9|\n",
      "|905   |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0_U                           |myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0                                                                                                                                                                                         |     14|\n",
      "|906   |  start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0_U                            |myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0                                                                                                                                                                                          |      8|\n",
      "|907   |  start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0_U                          |myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0                                                                                                                                                                                        |     10|\n",
      "|908   |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu_U                        |myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_configcbu                                                                                                                                                                                      |     14|\n",
      "|909   |  start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0_U                                  |myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0                                                                                                                                                                                                |     11|\n",
      "|910   |  start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0_U                                 |myproject_start_for_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0                                                                                                                                                                                               |     11|\n",
      "|911   |  start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu_U                        |myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8cdu                                                                                                                                                                                      |      9|\n",
      "|912   |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu_U                        |myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1ceu                                                                                                                                                                                      |     11|\n",
      "|913   |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu_U                        |myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config1cfu                                                                                                                                                                                      |     12|\n",
      "|914   |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0_U                          |myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0                                                                                                                                                                                        |      9|\n",
      "+------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:36 . Memory (MB): peak = 3107.504 ; gain = 1382.930 ; free physical = 2571 ; free virtual = 21009\n",
      "Synthesis current peak Physical Memory [PSS] (MB): peak = 9788.374; parent = 2111.168; children = 7787.114\n",
      "Synthesis current peak Virtual Memory [VSS] (MB): peak = 15578.816; parent = 3107.504; children = 12471.312\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 838 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:38 . Memory (MB): peak = 3111.414 ; gain = 1386.840 ; free physical = 10312 ; free virtual = 28751\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:38 . Memory (MB): peak = 3111.414 ; gain = 1386.840 ; free physical = 10330 ; free virtual = 28750\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3133.520 ; gain = 0.000 ; free physical = 10192 ; free virtual = 28612\n",
      "INFO: [Netlist 29-17] Analyzing 5634 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_16u_config6_s_fu_262/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config6_mult_s_fu_497/w6_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_32_16_5_3_0_32u_config10_s_fu_470/grp_dense_resource_ap_fixed_ap_fixed_32_16_5_3_0_config10_mult_s_fu_929/w10_U/q0_reg_8 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0/w15_U/q0_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3376.398 ; gain = 0.000 ; free physical = 9998 ; free virtual = 28418\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 591 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 390 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 13 instances\n",
      "  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 183 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances\n",
      "\n",
      "Synth Design complete, checksum: 2cfe0c9e\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "849 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 3376.398 ; gain = 1675.801 ; free physical = 10375 ; free virtual = 28795\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 13:33:25 2025...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h2m15s *****\n",
      "INFO: [HLS 200-112] Total CPU user time: 200.05 seconds. Total CPU system time: 11.45 seconds. Total elapsed time: 251.96 seconds; peak allocated memory: 1.675 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Mon Jun 30 13:33:36 2025...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.493',\n",
       "  'BestLatency': '99056',\n",
       "  'WorstLatency': '99093',\n",
       "  'IntervalMin': '9218',\n",
       "  'IntervalMax': '99074',\n",
       "  'BRAM_18K': '350',\n",
       "  'DSP': '195',\n",
       "  'FF': '89237',\n",
       "  'LUT': '53224',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '1080',\n",
       "  'AvailableDSP': '1700',\n",
       "  'AvailableFF': '406256',\n",
       "  'AvailableLUT': '203128',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '40432',\n",
       "  'FF': '64653',\n",
       "  'BRAM_18K': '75.5',\n",
       "  'DSP48E': '390'}}"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True, export=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in /home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C SIMULATION RESULT:\n",
      "INFO: [SIM 2] *************** CSIM start ***************\n",
      "INFO: [SIM 4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../../myproject_test.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.37/bin/ld: cannot find crt1.o: No such file or directory\n",
      "/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.37/bin/ld: cannot find crti.o: No such file or directory\n",
      "/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.37/bin/ld: cannot find -lpthread\n",
      "/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.37/bin/ld: cannot find -lm\n",
      "collect2: error: ld returned 1 exit status\n",
      "make: *** [Makefile.rules:323: csim.exe] Error 1\n",
      "ERR: [SIM 100] 'csim_design' failed: compilation error(s).\n",
      "INFO: [SIM 3] *************** CSIM finish ***************\n",
      "\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vitis HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Mon Jun 30 13:30:43 2025\n",
      "\n",
      "* Version:        2022.2 (Build 3670227 on Oct 13 2022)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1 (Vivado IP Flow Target)\n",
      "* Product family: kintexu\n",
      "* Target device:  xcku035-fbva676-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  |  5.00 ns|  4.493 ns|     1.35 ns|\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |\n",
      "    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |\n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "    |    99056|    99093|  0.495 ms|  0.495 ms|  9218|  99074|  dataflow|\n",
      "    +---------+---------+----------+----------+------+-------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval   |                 Pipeline                 |\n",
      "        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max  |                   Type                   |\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "        |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0   |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s   |     9217|    99073|  46.085 us|   0.495 ms|  9217|  99073|                                        no|\n",
      "        |relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0     |relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s     |     2119|     2119|  10.595 us|  10.595 us|  2119|   2119|                                        no|\n",
      "        |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s  |     2121|     2121|  10.605 us|  10.605 us|  2121|   2121|                                        no|\n",
      "        |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0   |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s   |      485|     5446|   2.425 us|  27.230 us|   485|   5446|                                        no|\n",
      "        |relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0   |relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s   |       84|       84|   0.420 us|   0.420 us|    84|     84|                                        no|\n",
      "        |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0             |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s             |       85|       85|   0.425 us|   0.425 us|    85|     85|                                        no|\n",
      "        |conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0              |conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s              |       65|      737|   0.325 us|   3.685 us|    65|    737|                                        no|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0  |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s  |        7|        7|  35.000 ns|  35.000 ns|     7|      7|                                        no|\n",
      "        |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0            |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s            |        8|        8|  40.000 ns|  40.000 ns|     8|      8|                                        no|\n",
      "        |global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0     |global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s     |        0|        0|       0 ns|       0 ns|     0|      0|                                        no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0      |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s      |       36|       37|   0.180 us|   0.185 us|    32|     32|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0  |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s  |        1|        1|   5.000 ns|   5.000 ns|     1|      1|                                        no|\n",
      "        |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0       |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s       |       37|       38|   0.185 us|   0.190 us|    32|     32|  loop rewind stp(delay=0 clock cycles(s))|\n",
      "        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+-------+------------------------------------------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|DSP              |        -|     -|       -|       -|    -|\n",
      "|Expression       |        -|     -|       0|       2|    -|\n",
      "|FIFO             |      304|     -|    1645|     706|    -|\n",
      "|Instance         |       46|   195|   87592|   52516|    -|\n",
      "|Memory           |        -|     -|       -|       -|    -|\n",
      "|Multiplexer      |        -|     -|       -|       -|    -|\n",
      "|Register         |        -|     -|       -|       -|    -|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Total            |      350|   195|   89237|   53224|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Available        |     1080|  1700|  406256|  203128|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "|Utilization (%)  |       32|    11|      21|      26|    0|\n",
      "+-----------------+---------+------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+\n",
      "    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+\n",
      "    |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_U0   |conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_16u_config6_s   |        7|   31|  15022|   6336|    0|\n",
      "    |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_U0   |conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_32_16_5_3_0_8u_config2_s   |        0|    0|    970|   1949|    0|\n",
      "    |conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_U0              |conv_2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config10_s              |       29|  127|  44077|  17706|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_U0      |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_config15_s      |        8|   32|   8691|   4284|    0|\n",
      "    |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_U0       |dense_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_5u_config18_s       |        2|    5|   2425|   1732|    0|\n",
      "    |global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_U0     |global_pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config14_s     |        0|    0|      3|     38|    0|\n",
      "    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_config5_s  |        0|    0|   5577|   6946|    0|\n",
      "    |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_U0             |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_16u_config9_s             |        0|    0|   2743|   3061|    0|\n",
      "    |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_U0            |pooling2d_cl_array_array_ap_fixed_32_16_5_3_0_32u_config13_s            |        0|    0|   5312|   5643|    0|\n",
      "    |relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_U0   |relu_array_ap_fixed_16u_array_ap_fixed_32_16_5_3_0_16u_relu_config8_s   |        0|    0|    509|    909|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_U0  |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config12_s  |        0|    0|   1001|   1720|    0|\n",
      "    |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_U0  |relu_array_ap_fixed_32u_array_ap_fixed_32_16_5_3_0_32u_relu_config17_s  |        0|    0|    996|   1684|    0|\n",
      "    |relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_U0     |relu_array_ap_fixed_8u_array_ap_fixed_32_16_5_3_0_8u_relu_config4_s     |        0|    0|    266|    508|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+\n",
      "    |Total                                                                    |                                                                        |       46|  195|  87592|  52516|    0|\n",
      "    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+\n",
      "\n",
      "    * DSP: \n",
      "    N/A\n",
      "\n",
      "    * Memory: \n",
      "    N/A\n",
      "\n",
      "    * FIFO: \n",
      "    +---------------+---------+-----+----+-----+------+------+---------+\n",
      "    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits | Size:D*B|\n",
      "    +---------------+---------+-----+----+-----+------+------+---------+\n",
      "    |layer10_out_U  |       57|  147|   0|    -|     4|  1024|     4096|\n",
      "    |layer12_out_U  |       57|  147|   0|    -|     4|  1024|     4096|\n",
      "    |layer13_out_U  |        0|   99|   0|    -|     1|  1024|     1024|\n",
      "    |layer14_out_U  |        0|   99|   0|    -|     1|  1024|     1024|\n",
      "    |layer15_out_U  |        0|   99|   0|    -|     1|  1024|     1024|\n",
      "    |layer17_out_U  |        0|   99|   0|    -|     1|  1024|     1024|\n",
      "    |layer2_out_U   |       44|  163|   0|    -|  2116|   256|   541696|\n",
      "    |layer4_out_U   |       44|  163|   0|    -|  2116|   256|   541696|\n",
      "    |layer5_out_U   |       15|  158|   0|    -|   121|   256|    30976|\n",
      "    |layer6_out_U   |       29|  160|   0|    -|    81|   512|    41472|\n",
      "    |layer8_out_U   |       29|  160|   0|    -|    81|   512|    41472|\n",
      "    |layer9_out_U   |       29|  151|   0|    -|    16|   512|     8192|\n",
      "    +---------------+---------+-----+----+-----+------+------+---------+\n",
      "    |Total          |      304| 1645|   0|    0|  4543|  8448|  1217792|\n",
      "    +---------------+---------+-----+----+-----+------+------+---------+\n",
      "\n",
      "    * Expression: \n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |ap_idle       |       and|   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "    |Total         |          |   0|  0|   2|           1|           1|\n",
      "    +--------------+----------+----+---+----+------------+------------+\n",
      "\n",
      "    * Multiplexer: \n",
      "    N/A\n",
      "\n",
      "    * Register: \n",
      "    N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Interface\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "|             RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |\n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "|q_conv2d_batchnorm_5_input_TDATA   |   in|    8|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|q_conv2d_batchnorm_5_input_TVALID  |   in|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|q_conv2d_batchnorm_5_input_TREADY  |  out|    1|        axis|  q_conv2d_batchnorm_5_input|       pointer|\n",
      "|layer18_out_TDATA                  |  out|  160|        axis|                 layer18_out|       pointer|\n",
      "|layer18_out_TVALID                 |  out|    1|        axis|                 layer18_out|       pointer|\n",
      "|layer18_out_TREADY                 |   in|    1|        axis|                 layer18_out|       pointer|\n",
      "|ap_clk                             |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_rst_n                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_start                           |   in|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_done                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_ready                           |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "|ap_idle                            |  out|    1|  ap_ctrl_hs|                   myproject|  return value|\n",
      "+-----------------------------------+-----+-----+------------+----------------------------+--------------+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'/home/aelabd/RHEED/04_ref_design/rtl_models/vivado_2022.2/yuhao_model'"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config['OutputDir']"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# IMPORTANT NOTE:\n",
    "\n",
    "(I suspect this is only on Linux)\n",
    "\n",
    "You must go into the verilog directory and find where the \".dat\" ROM imports are, e.g. \"CoaxlinkQuadCxp12_1cam/rtl_models/vivado_2019.1/yuhao_model/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_8_0_5_3_0_ap_fixed_22_9_5_3_0_config15_s_w15_V.v\" has an import \"./dense_wrapper_ap_fixed_8_0_5_3_0_ap_fixed_22_9_5_3_0_config15_s_w15_V_rom.dat\". You must go and manually change all of these relative paths into ABSOLUTE paths. Otherwise, vivado doesn't know where to find them. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w64_d16_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe_no_ap_cont.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_outidbjl.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_ufixed_8_2_4_0_0_10u_relu_config12bsm.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_23_12_5_3_0_8u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s_w6_ROJfO.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_ufixed_8_2_4_0_0_10u_relu_config12_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_10u_array_ap_fixed_22_11_5_3_0_5u_config21_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_config5_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_ufixed_8_2_4_0_0_6u_configbpm.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_ufixed_8_2_4_0_0_10u_relu_config20_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config8_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config5_s_p_ZZN4nnet12pooling2fYi.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_10u_config13_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_array_ap_fixed_24_13_5_3_0_10u_config10_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_w2_ROM_NP_BRAeOg.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config10_s_p_ZZN4nnet26conv_2dShg.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_pooling2d_cl_array_array_ap_ufixed_8_2_4_0_0_10u_config13_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_8ns_4s_16s_17_2_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_w18_Rbml.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_7_2_21_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_10u_config13_s_void_pooling2d_cl_9j0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config5_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_31_4_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_2_4_0_0_8u_configbrm.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_outidx_1_ROM_dEe.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_7_2_45_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_outidbnm.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_1u_array_ap_fixed_45_22_5_3_0_6u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_outidbnm.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_45_22_5_3_0_6u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_ap_ufixed_8u_array_ap_ufixed_8_2_4_0_0_8u_config9_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_ufixed_8_2_4_0_0_10u_relu_config20bun.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_8ns_5s_16s_17_2_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w210_d1_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_10u_array_ap_fixed_22_11_5_3_0_5u_config21_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mul_8s_8ns_16_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w48_d2116_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_w21_Rbom.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_w21_Rbom.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_73_6_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_8s_8ns_16s_17_2_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w184_d81_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_8u_array_ap_ufixed_8_2_4_0_0_8u_relu_config8_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_24_13_5_3_0_10u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w80_d4_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config9_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_outidx_1_ROM_dEe.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_8ns_6s_21s_22_2_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_outidbll.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_15u_array_ap_ufixed_8_2_4_0_0_15u_relu_config17btn.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w270_d2116_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_w2_ROM_NP_BRAeOg.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_10u_array_ap_fixed_21_10_5_3_0_15u_config15_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_mac_muladd_8s_8ns_21s_22_2_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w80_d1_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w315_d1_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_21_4_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w120_d1_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_23_12_5_3_0_8u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w64_d81_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_w15_Rbkl.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_6u_config6_s_p_ZZN4nnet26conv_2d_xdS.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w240_d4_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_15u_array_ap_fixed_21_10_5_3_0_10u_config18_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_fifo_w48_d121_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_10u_array_ap_fixed_21_10_5_3_0_15u_config15_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_23_12_5_3_0_8u_config6bqm.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_24_13_5_3_0_10u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_15u_array_ap_ufixed_8_2_4_0_0_15u_relu_config17_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_outidbll.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_outidbjl.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_w18_Rbml.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_w15_Rbkl.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_15u_array_ap_fixed_21_10_5_3_0_10u_config18_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_8u_config9_s_void_pooling2d_cl_stKfY.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s_w6_ROJfO.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s_w10_8jQ.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s_w10_8jQ.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_55_5_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_11_3_21_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_8_2_4_0_0_10u_config13_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_sparsemux_19_4_8_1_1.v\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "src_old = \"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog\"\n",
    "for f in os.listdir(src_old):\n",
    "    print(f\"remove_files {os.path.join(src_old, f)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_outidbjl.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_outidbjl.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_outidbjl.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_10u_array_ap_fixed_22_11_5_3_0_5u_config21_U0.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_outidx_1_ROM_dEe.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_outidx_1_ROM_dEe.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_outidx_1_ROM_dEe.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_outidbnm.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_outidbnm.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_outidbnm.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_10u_array_ap_fixed_22_11_5_3_0_5u_config21_s.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_w21_Rbom.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_w21_Rbom.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_22_11_5_3_0_config21_s_w21_Rbom.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_outidbll.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_outidbll.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_outidbll.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_w2_ROM_NP_BRAeOg.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_w2_ROM_NP_BRAeOg.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_config2_mult_s_w2_ROM_NP_BRAeOg.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_10u_array_ap_fixed_21_10_5_3_0_15u_config15_U0.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_ufixed_15u_array_ap_fixed_21_10_5_3_0_10u_config18_U0.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_10u_array_ap_fixed_21_10_5_3_0_15u_config15_s.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_w18_Rbml.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_w18_Rbml.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config18_s_w18_Rbml.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_w15_Rbkl.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_w15_Rbkl.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_gt_nin_rem0_ap_ufixed_ap_fixed_21_10_5_3_0_config15_s_w15_Rbkl.v\n",
      "\n",
      "\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_15u_array_ap_fixed_21_10_5_3_0_10u_config18_s.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s_w6_ROJfO.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s_w6_ROJfO.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_23_12_5_3_0_config6_mult_s_w6_ROJfO.v\n",
      "\n",
      "\n",
      "\n",
      "old_line:     $readmemh(\"./myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s_w10_8jQ.dat\", rom0);\n",
      "\n",
      "new_line:     $readmemh(\"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s_w10_8jQ.dat\", rom0);\n",
      "\n",
      "Updated file: /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_24_13_5_3_0_config10_mult_s_w10_8jQ.v\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "# src_new = hls_model.config.config['OutputDir'] + \"/myproject_prj/solution1/syn/verilog\"\n",
    "src_new = \"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/rtl_models/vivado_2023.2/yuhao_model_good1/myproject_prj/solution1/syn/verilog\"\n",
    "for f in os.listdir(src_new):\n",
    "    if f.endswith(\".dat\") or (\"dense\" not in f): continue\n",
    "    v_file = os.path.join(src_new, f)\n",
    "    v_file_temp = v_file.replace(\".v\", \"_TEMP.v\")\n",
    "    with open(v_file, 'r') as og_file:\n",
    "        with open(v_file_temp, 'w') as new_file:\n",
    "            for line in og_file:\n",
    "                if ('.dat\"') in line:\n",
    "                    print(f\"old_line: {line}\")\n",
    "                    line = line.replace(r'$readmemh(\"./', f'$readmemh(\"{src_new}/')\n",
    "                    print(f\"new_line: {line}\")\n",
    "                new_file.write(line)\n",
    "    \n",
    "        os.remove(v_file)\n",
    "        os.rename(v_file_temp, v_file)\n",
    "        print(f\"Updated file: {v_file}\\n\\n\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
