Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bfbfd768946b4f0cb0aa6ad564e786fa --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L axi_utils_v2_0_5 -L cordic_v6_0_14 -L xil_defaultlib -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L secureip -L xpm --snapshot tb_pcfg_behav xil_defaultlib.tb_pcfg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
