
C:\Users\cwiec\Atollic\TrueSTUDIO\ARM_workspace_7.0\WeatherStation\Debug\WeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a0  080001d0  080001d0  000101d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bd8  08006670  08006670  00016670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000018  08007248  08007248  00017248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007260  08007260  00017260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  08007264  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000026c  20000080  080072e4  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  200002ec  080072e4  000202ec  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_info   00013073  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002c86  00000000  00000000  0003311c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001230  00000000  00000000  00035da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001110  00000000  00000000  00036fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005e0c  00000000  00000000  000380e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00009f49  00000000  00000000  0003def4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00047e3d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000c06c  00000000  00000000  00047ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stab         00000030  00000000  00000000  000540e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      000001b7  00000000  00000000  00053f28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000080 	.word	0x20000080
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006658 	.word	0x08006658

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000084 	.word	0x20000084
 800020c:	08006658 	.word	0x08006658

08000210 <__aeabi_frsub>:
 8000210:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000214:	e002      	b.n	800021c <__addsf3>
 8000216:	bf00      	nop

08000218 <__aeabi_fsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800021c <__addsf3>:
 800021c:	0042      	lsls	r2, r0, #1
 800021e:	bf1f      	itttt	ne
 8000220:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000224:	ea92 0f03 	teqne	r2, r3
 8000228:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800022c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000230:	d06a      	beq.n	8000308 <__addsf3+0xec>
 8000232:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000236:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800023a:	bfc1      	itttt	gt
 800023c:	18d2      	addgt	r2, r2, r3
 800023e:	4041      	eorgt	r1, r0
 8000240:	4048      	eorgt	r0, r1
 8000242:	4041      	eorgt	r1, r0
 8000244:	bfb8      	it	lt
 8000246:	425b      	neglt	r3, r3
 8000248:	2b19      	cmp	r3, #25
 800024a:	bf88      	it	hi
 800024c:	4770      	bxhi	lr
 800024e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000252:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000256:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800025a:	bf18      	it	ne
 800025c:	4240      	negne	r0, r0
 800025e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000262:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000266:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800026a:	bf18      	it	ne
 800026c:	4249      	negne	r1, r1
 800026e:	ea92 0f03 	teq	r2, r3
 8000272:	d03f      	beq.n	80002f4 <__addsf3+0xd8>
 8000274:	f1a2 0201 	sub.w	r2, r2, #1
 8000278:	fa41 fc03 	asr.w	ip, r1, r3
 800027c:	eb10 000c 	adds.w	r0, r0, ip
 8000280:	f1c3 0320 	rsb	r3, r3, #32
 8000284:	fa01 f103 	lsl.w	r1, r1, r3
 8000288:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028c:	d502      	bpl.n	8000294 <__addsf3+0x78>
 800028e:	4249      	negs	r1, r1
 8000290:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000294:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000298:	d313      	bcc.n	80002c2 <__addsf3+0xa6>
 800029a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800029e:	d306      	bcc.n	80002ae <__addsf3+0x92>
 80002a0:	0840      	lsrs	r0, r0, #1
 80002a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80002a6:	f102 0201 	add.w	r2, r2, #1
 80002aa:	2afe      	cmp	r2, #254	; 0xfe
 80002ac:	d251      	bcs.n	8000352 <__addsf3+0x136>
 80002ae:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002b2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002b6:	bf08      	it	eq
 80002b8:	f020 0001 	biceq.w	r0, r0, #1
 80002bc:	ea40 0003 	orr.w	r0, r0, r3
 80002c0:	4770      	bx	lr
 80002c2:	0049      	lsls	r1, r1, #1
 80002c4:	eb40 0000 	adc.w	r0, r0, r0
 80002c8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80002cc:	f1a2 0201 	sub.w	r2, r2, #1
 80002d0:	d1ed      	bne.n	80002ae <__addsf3+0x92>
 80002d2:	fab0 fc80 	clz	ip, r0
 80002d6:	f1ac 0c08 	sub.w	ip, ip, #8
 80002da:	ebb2 020c 	subs.w	r2, r2, ip
 80002de:	fa00 f00c 	lsl.w	r0, r0, ip
 80002e2:	bfaa      	itet	ge
 80002e4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002e8:	4252      	neglt	r2, r2
 80002ea:	4318      	orrge	r0, r3
 80002ec:	bfbc      	itt	lt
 80002ee:	40d0      	lsrlt	r0, r2
 80002f0:	4318      	orrlt	r0, r3
 80002f2:	4770      	bx	lr
 80002f4:	f092 0f00 	teq	r2, #0
 80002f8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002fc:	bf06      	itte	eq
 80002fe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000302:	3201      	addeq	r2, #1
 8000304:	3b01      	subne	r3, #1
 8000306:	e7b5      	b.n	8000274 <__addsf3+0x58>
 8000308:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800030c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000310:	bf18      	it	ne
 8000312:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000316:	d021      	beq.n	800035c <__addsf3+0x140>
 8000318:	ea92 0f03 	teq	r2, r3
 800031c:	d004      	beq.n	8000328 <__addsf3+0x10c>
 800031e:	f092 0f00 	teq	r2, #0
 8000322:	bf08      	it	eq
 8000324:	4608      	moveq	r0, r1
 8000326:	4770      	bx	lr
 8000328:	ea90 0f01 	teq	r0, r1
 800032c:	bf1c      	itt	ne
 800032e:	2000      	movne	r0, #0
 8000330:	4770      	bxne	lr
 8000332:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000336:	d104      	bne.n	8000342 <__addsf3+0x126>
 8000338:	0040      	lsls	r0, r0, #1
 800033a:	bf28      	it	cs
 800033c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000340:	4770      	bx	lr
 8000342:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000346:	bf3c      	itt	cc
 8000348:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800034c:	4770      	bxcc	lr
 800034e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000352:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000356:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800035a:	4770      	bx	lr
 800035c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000360:	bf16      	itet	ne
 8000362:	4608      	movne	r0, r1
 8000364:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000368:	4601      	movne	r1, r0
 800036a:	0242      	lsls	r2, r0, #9
 800036c:	bf06      	itte	eq
 800036e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000372:	ea90 0f01 	teqeq	r0, r1
 8000376:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800037a:	4770      	bx	lr

0800037c <__aeabi_ui2f>:
 800037c:	f04f 0300 	mov.w	r3, #0
 8000380:	e004      	b.n	800038c <__aeabi_i2f+0x8>
 8000382:	bf00      	nop

08000384 <__aeabi_i2f>:
 8000384:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000388:	bf48      	it	mi
 800038a:	4240      	negmi	r0, r0
 800038c:	ea5f 0c00 	movs.w	ip, r0
 8000390:	bf08      	it	eq
 8000392:	4770      	bxeq	lr
 8000394:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000398:	4601      	mov	r1, r0
 800039a:	f04f 0000 	mov.w	r0, #0
 800039e:	e01c      	b.n	80003da <__aeabi_l2f+0x2a>

080003a0 <__aeabi_ul2f>:
 80003a0:	ea50 0201 	orrs.w	r2, r0, r1
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f04f 0300 	mov.w	r3, #0
 80003ac:	e00a      	b.n	80003c4 <__aeabi_l2f+0x14>
 80003ae:	bf00      	nop

080003b0 <__aeabi_l2f>:
 80003b0:	ea50 0201 	orrs.w	r2, r0, r1
 80003b4:	bf08      	it	eq
 80003b6:	4770      	bxeq	lr
 80003b8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003bc:	d502      	bpl.n	80003c4 <__aeabi_l2f+0x14>
 80003be:	4240      	negs	r0, r0
 80003c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003c4:	ea5f 0c01 	movs.w	ip, r1
 80003c8:	bf02      	ittt	eq
 80003ca:	4684      	moveq	ip, r0
 80003cc:	4601      	moveq	r1, r0
 80003ce:	2000      	moveq	r0, #0
 80003d0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003d4:	bf08      	it	eq
 80003d6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003da:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003de:	fabc f28c 	clz	r2, ip
 80003e2:	3a08      	subs	r2, #8
 80003e4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003e8:	db10      	blt.n	800040c <__aeabi_l2f+0x5c>
 80003ea:	fa01 fc02 	lsl.w	ip, r1, r2
 80003ee:	4463      	add	r3, ip
 80003f0:	fa00 fc02 	lsl.w	ip, r0, r2
 80003f4:	f1c2 0220 	rsb	r2, r2, #32
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	fa20 f202 	lsr.w	r2, r0, r2
 8000400:	eb43 0002 	adc.w	r0, r3, r2
 8000404:	bf08      	it	eq
 8000406:	f020 0001 	biceq.w	r0, r0, #1
 800040a:	4770      	bx	lr
 800040c:	f102 0220 	add.w	r2, r2, #32
 8000410:	fa01 fc02 	lsl.w	ip, r1, r2
 8000414:	f1c2 0220 	rsb	r2, r2, #32
 8000418:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800041c:	fa21 f202 	lsr.w	r2, r1, r2
 8000420:	eb43 0002 	adc.w	r0, r3, r2
 8000424:	bf08      	it	eq
 8000426:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042a:	4770      	bx	lr

0800042c <__aeabi_fmul>:
 800042c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000430:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000434:	bf1e      	ittt	ne
 8000436:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800043a:	ea92 0f0c 	teqne	r2, ip
 800043e:	ea93 0f0c 	teqne	r3, ip
 8000442:	d06f      	beq.n	8000524 <__aeabi_fmul+0xf8>
 8000444:	441a      	add	r2, r3
 8000446:	ea80 0c01 	eor.w	ip, r0, r1
 800044a:	0240      	lsls	r0, r0, #9
 800044c:	bf18      	it	ne
 800044e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000452:	d01e      	beq.n	8000492 <__aeabi_fmul+0x66>
 8000454:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000458:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800045c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000460:	fba0 3101 	umull	r3, r1, r0, r1
 8000464:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000468:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800046c:	bf3e      	ittt	cc
 800046e:	0049      	lslcc	r1, r1, #1
 8000470:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000474:	005b      	lslcc	r3, r3, #1
 8000476:	ea40 0001 	orr.w	r0, r0, r1
 800047a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800047e:	2afd      	cmp	r2, #253	; 0xfd
 8000480:	d81d      	bhi.n	80004be <__aeabi_fmul+0x92>
 8000482:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000486:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800048a:	bf08      	it	eq
 800048c:	f020 0001 	biceq.w	r0, r0, #1
 8000490:	4770      	bx	lr
 8000492:	f090 0f00 	teq	r0, #0
 8000496:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800049a:	bf08      	it	eq
 800049c:	0249      	lsleq	r1, r1, #9
 800049e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004a2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004a6:	3a7f      	subs	r2, #127	; 0x7f
 80004a8:	bfc2      	ittt	gt
 80004aa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004ae:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004b2:	4770      	bxgt	lr
 80004b4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004b8:	f04f 0300 	mov.w	r3, #0
 80004bc:	3a01      	subs	r2, #1
 80004be:	dc5d      	bgt.n	800057c <__aeabi_fmul+0x150>
 80004c0:	f112 0f19 	cmn.w	r2, #25
 80004c4:	bfdc      	itt	le
 80004c6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004ca:	4770      	bxle	lr
 80004cc:	f1c2 0200 	rsb	r2, r2, #0
 80004d0:	0041      	lsls	r1, r0, #1
 80004d2:	fa21 f102 	lsr.w	r1, r1, r2
 80004d6:	f1c2 0220 	rsb	r2, r2, #32
 80004da:	fa00 fc02 	lsl.w	ip, r0, r2
 80004de:	ea5f 0031 	movs.w	r0, r1, rrx
 80004e2:	f140 0000 	adc.w	r0, r0, #0
 80004e6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004ea:	bf08      	it	eq
 80004ec:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004f0:	4770      	bx	lr
 80004f2:	f092 0f00 	teq	r2, #0
 80004f6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80004fa:	bf02      	ittt	eq
 80004fc:	0040      	lsleq	r0, r0, #1
 80004fe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000502:	3a01      	subeq	r2, #1
 8000504:	d0f9      	beq.n	80004fa <__aeabi_fmul+0xce>
 8000506:	ea40 000c 	orr.w	r0, r0, ip
 800050a:	f093 0f00 	teq	r3, #0
 800050e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000512:	bf02      	ittt	eq
 8000514:	0049      	lsleq	r1, r1, #1
 8000516:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800051a:	3b01      	subeq	r3, #1
 800051c:	d0f9      	beq.n	8000512 <__aeabi_fmul+0xe6>
 800051e:	ea41 010c 	orr.w	r1, r1, ip
 8000522:	e78f      	b.n	8000444 <__aeabi_fmul+0x18>
 8000524:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000528:	ea92 0f0c 	teq	r2, ip
 800052c:	bf18      	it	ne
 800052e:	ea93 0f0c 	teqne	r3, ip
 8000532:	d00a      	beq.n	800054a <__aeabi_fmul+0x11e>
 8000534:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000538:	bf18      	it	ne
 800053a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800053e:	d1d8      	bne.n	80004f2 <__aeabi_fmul+0xc6>
 8000540:	ea80 0001 	eor.w	r0, r0, r1
 8000544:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000548:	4770      	bx	lr
 800054a:	f090 0f00 	teq	r0, #0
 800054e:	bf17      	itett	ne
 8000550:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000554:	4608      	moveq	r0, r1
 8000556:	f091 0f00 	teqne	r1, #0
 800055a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800055e:	d014      	beq.n	800058a <__aeabi_fmul+0x15e>
 8000560:	ea92 0f0c 	teq	r2, ip
 8000564:	d101      	bne.n	800056a <__aeabi_fmul+0x13e>
 8000566:	0242      	lsls	r2, r0, #9
 8000568:	d10f      	bne.n	800058a <__aeabi_fmul+0x15e>
 800056a:	ea93 0f0c 	teq	r3, ip
 800056e:	d103      	bne.n	8000578 <__aeabi_fmul+0x14c>
 8000570:	024b      	lsls	r3, r1, #9
 8000572:	bf18      	it	ne
 8000574:	4608      	movne	r0, r1
 8000576:	d108      	bne.n	800058a <__aeabi_fmul+0x15e>
 8000578:	ea80 0001 	eor.w	r0, r0, r1
 800057c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000580:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000584:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000588:	4770      	bx	lr
 800058a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800058e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000592:	4770      	bx	lr

08000594 <__aeabi_fdiv>:
 8000594:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000598:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800059c:	bf1e      	ittt	ne
 800059e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005a2:	ea92 0f0c 	teqne	r2, ip
 80005a6:	ea93 0f0c 	teqne	r3, ip
 80005aa:	d069      	beq.n	8000680 <__aeabi_fdiv+0xec>
 80005ac:	eba2 0203 	sub.w	r2, r2, r3
 80005b0:	ea80 0c01 	eor.w	ip, r0, r1
 80005b4:	0249      	lsls	r1, r1, #9
 80005b6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ba:	d037      	beq.n	800062c <__aeabi_fdiv+0x98>
 80005bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005c0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005c4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005c8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005cc:	428b      	cmp	r3, r1
 80005ce:	bf38      	it	cc
 80005d0:	005b      	lslcc	r3, r3, #1
 80005d2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005d6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005da:	428b      	cmp	r3, r1
 80005dc:	bf24      	itt	cs
 80005de:	1a5b      	subcs	r3, r3, r1
 80005e0:	ea40 000c 	orrcs.w	r0, r0, ip
 80005e4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005e8:	bf24      	itt	cs
 80005ea:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005ee:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005f2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005f6:	bf24      	itt	cs
 80005f8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000600:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000604:	bf24      	itt	cs
 8000606:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800060a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800060e:	011b      	lsls	r3, r3, #4
 8000610:	bf18      	it	ne
 8000612:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000616:	d1e0      	bne.n	80005da <__aeabi_fdiv+0x46>
 8000618:	2afd      	cmp	r2, #253	; 0xfd
 800061a:	f63f af50 	bhi.w	80004be <__aeabi_fmul+0x92>
 800061e:	428b      	cmp	r3, r1
 8000620:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000624:	bf08      	it	eq
 8000626:	f020 0001 	biceq.w	r0, r0, #1
 800062a:	4770      	bx	lr
 800062c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000630:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000634:	327f      	adds	r2, #127	; 0x7f
 8000636:	bfc2      	ittt	gt
 8000638:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800063c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000640:	4770      	bxgt	lr
 8000642:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000646:	f04f 0300 	mov.w	r3, #0
 800064a:	3a01      	subs	r2, #1
 800064c:	e737      	b.n	80004be <__aeabi_fmul+0x92>
 800064e:	f092 0f00 	teq	r2, #0
 8000652:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000656:	bf02      	ittt	eq
 8000658:	0040      	lsleq	r0, r0, #1
 800065a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800065e:	3a01      	subeq	r2, #1
 8000660:	d0f9      	beq.n	8000656 <__aeabi_fdiv+0xc2>
 8000662:	ea40 000c 	orr.w	r0, r0, ip
 8000666:	f093 0f00 	teq	r3, #0
 800066a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800066e:	bf02      	ittt	eq
 8000670:	0049      	lsleq	r1, r1, #1
 8000672:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000676:	3b01      	subeq	r3, #1
 8000678:	d0f9      	beq.n	800066e <__aeabi_fdiv+0xda>
 800067a:	ea41 010c 	orr.w	r1, r1, ip
 800067e:	e795      	b.n	80005ac <__aeabi_fdiv+0x18>
 8000680:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000684:	ea92 0f0c 	teq	r2, ip
 8000688:	d108      	bne.n	800069c <__aeabi_fdiv+0x108>
 800068a:	0242      	lsls	r2, r0, #9
 800068c:	f47f af7d 	bne.w	800058a <__aeabi_fmul+0x15e>
 8000690:	ea93 0f0c 	teq	r3, ip
 8000694:	f47f af70 	bne.w	8000578 <__aeabi_fmul+0x14c>
 8000698:	4608      	mov	r0, r1
 800069a:	e776      	b.n	800058a <__aeabi_fmul+0x15e>
 800069c:	ea93 0f0c 	teq	r3, ip
 80006a0:	d104      	bne.n	80006ac <__aeabi_fdiv+0x118>
 80006a2:	024b      	lsls	r3, r1, #9
 80006a4:	f43f af4c 	beq.w	8000540 <__aeabi_fmul+0x114>
 80006a8:	4608      	mov	r0, r1
 80006aa:	e76e      	b.n	800058a <__aeabi_fmul+0x15e>
 80006ac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006b0:	bf18      	it	ne
 80006b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006b6:	d1ca      	bne.n	800064e <__aeabi_fdiv+0xba>
 80006b8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006bc:	f47f af5c 	bne.w	8000578 <__aeabi_fmul+0x14c>
 80006c0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006c4:	f47f af3c 	bne.w	8000540 <__aeabi_fmul+0x114>
 80006c8:	e75f      	b.n	800058a <__aeabi_fmul+0x15e>
 80006ca:	bf00      	nop

080006cc <__gesf2>:
 80006cc:	f04f 3cff 	mov.w	ip, #4294967295
 80006d0:	e006      	b.n	80006e0 <__cmpsf2+0x4>
 80006d2:	bf00      	nop

080006d4 <__lesf2>:
 80006d4:	f04f 0c01 	mov.w	ip, #1
 80006d8:	e002      	b.n	80006e0 <__cmpsf2+0x4>
 80006da:	bf00      	nop

080006dc <__cmpsf2>:
 80006dc:	f04f 0c01 	mov.w	ip, #1
 80006e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006e4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006e8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80006f0:	bf18      	it	ne
 80006f2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006f6:	d011      	beq.n	800071c <__cmpsf2+0x40>
 80006f8:	b001      	add	sp, #4
 80006fa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80006fe:	bf18      	it	ne
 8000700:	ea90 0f01 	teqne	r0, r1
 8000704:	bf58      	it	pl
 8000706:	ebb2 0003 	subspl.w	r0, r2, r3
 800070a:	bf88      	it	hi
 800070c:	17c8      	asrhi	r0, r1, #31
 800070e:	bf38      	it	cc
 8000710:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000714:	bf18      	it	ne
 8000716:	f040 0001 	orrne.w	r0, r0, #1
 800071a:	4770      	bx	lr
 800071c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000720:	d102      	bne.n	8000728 <__cmpsf2+0x4c>
 8000722:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000726:	d105      	bne.n	8000734 <__cmpsf2+0x58>
 8000728:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800072c:	d1e4      	bne.n	80006f8 <__cmpsf2+0x1c>
 800072e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000732:	d0e1      	beq.n	80006f8 <__cmpsf2+0x1c>
 8000734:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop

0800073c <__aeabi_cfrcmple>:
 800073c:	4684      	mov	ip, r0
 800073e:	4608      	mov	r0, r1
 8000740:	4661      	mov	r1, ip
 8000742:	e7ff      	b.n	8000744 <__aeabi_cfcmpeq>

08000744 <__aeabi_cfcmpeq>:
 8000744:	b50f      	push	{r0, r1, r2, r3, lr}
 8000746:	f7ff ffc9 	bl	80006dc <__cmpsf2>
 800074a:	2800      	cmp	r0, #0
 800074c:	bf48      	it	mi
 800074e:	f110 0f00 	cmnmi.w	r0, #0
 8000752:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000754 <__aeabi_fcmpeq>:
 8000754:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000758:	f7ff fff4 	bl	8000744 <__aeabi_cfcmpeq>
 800075c:	bf0c      	ite	eq
 800075e:	2001      	moveq	r0, #1
 8000760:	2000      	movne	r0, #0
 8000762:	f85d fb08 	ldr.w	pc, [sp], #8
 8000766:	bf00      	nop

08000768 <__aeabi_fcmplt>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff ffea 	bl	8000744 <__aeabi_cfcmpeq>
 8000770:	bf34      	ite	cc
 8000772:	2001      	movcc	r0, #1
 8000774:	2000      	movcs	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmple>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffe0 	bl	8000744 <__aeabi_cfcmpeq>
 8000784:	bf94      	ite	ls
 8000786:	2001      	movls	r0, #1
 8000788:	2000      	movhi	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmpge>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffd2 	bl	800073c <__aeabi_cfrcmple>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpgt>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffc8 	bl	800073c <__aeabi_cfrcmple>
 80007ac:	bf34      	ite	cc
 80007ae:	2001      	movcc	r0, #1
 80007b0:	2000      	movcs	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_f2iz>:
 80007b8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007bc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80007c0:	d30f      	bcc.n	80007e2 <__aeabi_f2iz+0x2a>
 80007c2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80007c6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007ca:	d90d      	bls.n	80007e8 <__aeabi_f2iz+0x30>
 80007cc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007d4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80007d8:	fa23 f002 	lsr.w	r0, r3, r2
 80007dc:	bf18      	it	ne
 80007de:	4240      	negne	r0, r0
 80007e0:	4770      	bx	lr
 80007e2:	f04f 0000 	mov.w	r0, #0
 80007e6:	4770      	bx	lr
 80007e8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80007ec:	d101      	bne.n	80007f2 <__aeabi_f2iz+0x3a>
 80007ee:	0242      	lsls	r2, r0, #9
 80007f0:	d105      	bne.n	80007fe <__aeabi_f2iz+0x46>
 80007f2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80007f6:	bf08      	it	eq
 80007f8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80007fc:	4770      	bx	lr
 80007fe:	f04f 0000 	mov.w	r0, #0
 8000802:	4770      	bx	lr

08000804 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800080c:	4a05      	ldr	r2, [pc, #20]	; (8000824 <NVIC_PriorityGroupConfig+0x20>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000818:	60d3      	str	r3, [r2, #12]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr
 8000824:	e000ed00 	.word	0xe000ed00

08000828 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000828:	b480      	push	{r7}
 800082a:	b087      	sub	sp, #28
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	230f      	movs	r3, #15
 800083a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	78db      	ldrb	r3, [r3, #3]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d03a      	beq.n	80008ba <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000844:	4b27      	ldr	r3, [pc, #156]	; (80008e4 <NVIC_Init+0xbc>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	43db      	mvns	r3, r3
 800084a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	f1c3 0304 	rsb	r3, r3, #4
 8000858:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800085a:	68fa      	ldr	r2, [r7, #12]
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	fa22 f303 	lsr.w	r3, r2, r3
 8000862:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	785b      	ldrb	r3, [r3, #1]
 8000868:	461a      	mov	r2, r3
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	fa02 f303 	lsl.w	r3, r2, r3
 8000870:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	789b      	ldrb	r3, [r3, #2]
 8000876:	461a      	mov	r2, r3
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	4013      	ands	r3, r2
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	4313      	orrs	r3, r2
 8000880:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	011b      	lsls	r3, r3, #4
 8000886:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000888:	4a17      	ldr	r2, [pc, #92]	; (80008e8 <NVIC_Init+0xc0>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	6979      	ldr	r1, [r7, #20]
 8000890:	b2c9      	uxtb	r1, r1
 8000892:	4413      	add	r3, r2
 8000894:	460a      	mov	r2, r1
 8000896:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800089a:	4a13      	ldr	r2, [pc, #76]	; (80008e8 <NVIC_Init+0xc0>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	095b      	lsrs	r3, r3, #5
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	f003 031f 	and.w	r3, r3, #31
 80008ae:	2101      	movs	r1, #1
 80008b0:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80008b4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80008b8:	e00f      	b.n	80008da <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80008ba:	490b      	ldr	r1, [pc, #44]	; (80008e8 <NVIC_Init+0xc0>)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	095b      	lsrs	r3, r3, #5
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	f003 031f 	and.w	r3, r3, #31
 80008ce:	2201      	movs	r2, #1
 80008d0:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80008d2:	f100 0320 	add.w	r3, r0, #32
 80008d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80008da:	bf00      	nop
 80008dc:	371c      	adds	r7, #28
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr
 80008e4:	e000ed00 	.word	0xe000ed00
 80008e8:	e000e100 	.word	0xe000e100

080008ec <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800090a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800090e:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	681a      	ldr	r2, [r3, #0]
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	791b      	ldrb	r3, [r3, #4]
 8000918:	021b      	lsls	r3, r3, #8
 800091a:	4313      	orrs	r3, r2
 800091c:	68fa      	ldr	r2, [r7, #12]
 800091e:	4313      	orrs	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	68fa      	ldr	r2, [r7, #12]
 8000926:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	689b      	ldr	r3, [r3, #8]
 800092c:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	4b16      	ldr	r3, [pc, #88]	; (800098c <ADC_Init+0xa0>)
 8000932:	4013      	ands	r3, r2
 8000934:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	68da      	ldr	r2, [r3, #12]
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	795b      	ldrb	r3, [r3, #5]
 8000944:	005b      	lsls	r3, r3, #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000946:	4313      	orrs	r3, r2
 8000948:	68fa      	ldr	r2, [r7, #12]
 800094a:	4313      	orrs	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	68fa      	ldr	r2, [r7, #12]
 8000952:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000958:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000960:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	7c1b      	ldrb	r3, [r3, #16]
 8000966:	3b01      	subs	r3, #1
 8000968:	b2da      	uxtb	r2, r3
 800096a:	7afb      	ldrb	r3, [r7, #11]
 800096c:	4313      	orrs	r3, r2
 800096e:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000970:	7afb      	ldrb	r3, [r7, #11]
 8000972:	051b      	lsls	r3, r3, #20
 8000974:	68fa      	ldr	r2, [r7, #12]
 8000976:	4313      	orrs	r3, r2
 8000978:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000980:	bf00      	nop
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	bc80      	pop	{r7}
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	fff1f7fd 	.word	0xfff1f7fd

08000990 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	2200      	movs	r2, #0
 80009a2:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2200      	movs	r2, #0
 80009a8:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2201      	movs	r2, #1
 80009ba:	741a      	strb	r2, [r3, #16]
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop

080009c8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	460b      	mov	r3, r1
 80009d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d006      	beq.n	80009e8 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689b      	ldr	r3, [r3, #8]
 80009de:	f043 0201 	orr.w	r2, r3, #1
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 80009e6:	e005      	b.n	80009f4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= CR2_ADON_Set;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	689b      	ldr	r3, [r3, #8]
 80009ec:	f023 0201 	bic.w	r2, r3, #1
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	609a      	str	r2, [r3, #8]
  }
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	460b      	mov	r3, r1
 8000a0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a0c:	78fb      	ldrb	r3, [r7, #3]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d006      	beq.n	8000a20 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
  }
}
 8000a1e:	e005      	b.n	8000a2c <ADC_DMACmd+0x2c>
    ADCx->CR2 |= CR2_DMA_Set;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
  }
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	f043 0208 	orr.w	r2, r3, #8
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
}
 8000a4c:	bf00      	nop
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bc80      	pop	{r7}
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000a60:	2300      	movs	r3, #0
 8000a62:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	f003 0308 	and.w	r3, r3, #8
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d002      	beq.n	8000a76 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 8000a70:	2301      	movs	r3, #1
 8000a72:	73fb      	strb	r3, [r7, #15]
 8000a74:	e001      	b.n	8000a7a <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 8000a76:	2300      	movs	r3, #0
 8000a78:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3714      	adds	r7, #20
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	f043 0204 	orr.w	r2, r3, #4
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bc80      	pop	{r7}
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	689b      	ldr	r3, [r3, #8]
 8000ab8:	f003 0304 	and.w	r3, r3, #4
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d002      	beq.n	8000ac6 <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	73fb      	strb	r3, [r7, #15]
 8000ac4:	e001      	b.n	8000aca <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3714      	adds	r7, #20
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bc80      	pop	{r7}
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000ae4:	78fb      	ldrb	r3, [r7, #3]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 8000af6:	e005      	b.n	8000b04 <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	609a      	str	r2, [r3, #8]
  }
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	4608      	mov	r0, r1
 8000b1a:	4611      	mov	r1, r2
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4603      	mov	r3, r0
 8000b20:	70fb      	strb	r3, [r7, #3]
 8000b22:	460b      	mov	r3, r1
 8000b24:	70bb      	strb	r3, [r7, #2]
 8000b26:	4613      	mov	r3, r2
 8000b28:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000b32:	78fb      	ldrb	r3, [r7, #3]
 8000b34:	2b09      	cmp	r3, #9
 8000b36:	d923      	bls.n	8000b80 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000b3e:	78fb      	ldrb	r3, [r7, #3]
 8000b40:	f1a3 020a 	sub.w	r2, r3, #10
 8000b44:	4613      	mov	r3, r2
 8000b46:	005b      	lsls	r3, r3, #1
 8000b48:	4413      	add	r3, r2
 8000b4a:	2207      	movs	r2, #7
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	43db      	mvns	r3, r3
 8000b56:	68fa      	ldr	r2, [r7, #12]
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000b5c:	7879      	ldrb	r1, [r7, #1]
 8000b5e:	78fb      	ldrb	r3, [r7, #3]
 8000b60:	f1a3 020a 	sub.w	r2, r3, #10
 8000b64:	4613      	mov	r3, r2
 8000b66:	005b      	lsls	r3, r3, #1
 8000b68:	4413      	add	r3, r2
 8000b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6e:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000b70:	68fa      	ldr	r2, [r7, #12]
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	e01e      	b.n	8000bbe <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	691b      	ldr	r3, [r3, #16]
 8000b84:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000b86:	78fa      	ldrb	r2, [r7, #3]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	4413      	add	r3, r2
 8000b8e:	2207      	movs	r2, #7
 8000b90:	fa02 f303 	lsl.w	r3, r2, r3
 8000b94:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000b96:	68bb      	ldr	r3, [r7, #8]
 8000b98:	43db      	mvns	r3, r3
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000ba0:	7879      	ldrb	r1, [r7, #1]
 8000ba2:	78fa      	ldrb	r2, [r7, #3]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	005b      	lsls	r3, r3, #1
 8000ba8:	4413      	add	r3, r2
 8000baa:	fa01 f303 	lsl.w	r3, r1, r3
 8000bae:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000bb0:	68fa      	ldr	r2, [r7, #12]
 8000bb2:	68bb      	ldr	r3, [r7, #8]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000bbe:	78bb      	ldrb	r3, [r7, #2]
 8000bc0:	2b06      	cmp	r3, #6
 8000bc2:	d821      	bhi.n	8000c08 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bc8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000bca:	78bb      	ldrb	r3, [r7, #2]
 8000bcc:	1e5a      	subs	r2, r3, #1
 8000bce:	4613      	mov	r3, r2
 8000bd0:	009b      	lsls	r3, r3, #2
 8000bd2:	4413      	add	r3, r2
 8000bd4:	221f      	movs	r2, #31
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	43db      	mvns	r3, r3
 8000be0:	68fa      	ldr	r2, [r7, #12]
 8000be2:	4013      	ands	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000be6:	78f9      	ldrb	r1, [r7, #3]
 8000be8:	78bb      	ldrb	r3, [r7, #2]
 8000bea:	1e5a      	subs	r2, r3, #1
 8000bec:	4613      	mov	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	4413      	add	r3, r2
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000c06:	e047      	b.n	8000c98 <ADC_RegularChannelConfig+0x188>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000c08:	78bb      	ldrb	r3, [r7, #2]
 8000c0a:	2b0c      	cmp	r3, #12
 8000c0c:	d821      	bhi.n	8000c52 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000c14:	78bb      	ldrb	r3, [r7, #2]
 8000c16:	1fda      	subs	r2, r3, #7
 8000c18:	4613      	mov	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4413      	add	r3, r2
 8000c1e:	221f      	movs	r2, #31
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000c30:	78f9      	ldrb	r1, [r7, #3]
 8000c32:	78bb      	ldrb	r3, [r7, #2]
 8000c34:	1fda      	subs	r2, r3, #7
 8000c36:	4613      	mov	r3, r2
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	4413      	add	r3, r2
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000c50:	e022      	b.n	8000c98 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c56:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000c58:	78bb      	ldrb	r3, [r7, #2]
 8000c5a:	f1a3 020d 	sub.w	r2, r3, #13
 8000c5e:	4613      	mov	r3, r2
 8000c60:	009b      	lsls	r3, r3, #2
 8000c62:	4413      	add	r3, r2
 8000c64:	221f      	movs	r2, #31
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	68fa      	ldr	r2, [r7, #12]
 8000c72:	4013      	ands	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000c76:	78f9      	ldrb	r1, [r7, #3]
 8000c78:	78bb      	ldrb	r3, [r7, #2]
 8000c7a:	f1a3 020d 	sub.w	r2, r3, #13
 8000c7e:	4613      	mov	r3, r2
 8000c80:	009b      	lsls	r3, r3, #2
 8000c82:	4413      	add	r3, r2
 8000c84:	fa01 f303 	lsl.w	r3, r1, r3
 8000c88:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000c8a:	68fa      	ldr	r2, [r7, #12]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8000c98:	bf00      	nop
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bc80      	pop	{r7}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d006      	beq.n	8000cc2 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8000cb4:	4a08      	ldr	r2, [pc, #32]	; (8000cd8 <ADC_TempSensorVrefintCmd+0x34>)
 8000cb6:	4b08      	ldr	r3, [pc, #32]	; (8000cd8 <ADC_TempSensorVrefintCmd+0x34>)
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000cbe:	6093      	str	r3, [r2, #8]
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
  }
}
 8000cc0:	e005      	b.n	8000cce <ADC_TempSensorVrefintCmd+0x2a>
    ADC1->CR2 |= CR2_TSVREFE_Set;
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8000cc2:	4a05      	ldr	r2, [pc, #20]	; (8000cd8 <ADC_TempSensorVrefintCmd+0x34>)
 8000cc4:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <ADC_TempSensorVrefintCmd+0x34>)
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000ccc:	6093      	str	r3, [r2, #8]
  }
}
 8000cce:	bf00      	nop
 8000cd0:	370c      	adds	r7, #12
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bc80      	pop	{r7}
 8000cd6:	4770      	bx	lr
 8000cd8:	40012400 	.word	0x40012400

08000cdc <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000cfa:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	689a      	ldr	r2, [r3, #8]
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	6a1b      	ldr	r3, [r3, #32]
 8000d04:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000d0a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	695b      	ldr	r3, [r3, #20]
 8000d10:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000d16:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	69db      	ldr	r3, [r3, #28]
 8000d1c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000d22:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d28:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	68da      	ldr	r2, [r3, #12]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	60da      	str	r2, [r3, #12]
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr

08000d58 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2200      	movs	r2, #0
 8000d82:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2200      	movs	r2, #0
 8000d94:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr

08000dac <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000db8:	78fb      	ldrb	r3, [r7, #3]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d006      	beq.n	8000dcc <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f043 0201 	orr.w	r2, r3, #1
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8000dca:	e006      	b.n	8000dda <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	6013      	str	r3, [r2, #0]
  }
}
 8000dda:	bf00      	nop
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bc80      	pop	{r7}
 8000de2:	4770      	bx	lr

08000de4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b089      	sub	sp, #36	; 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	2300      	movs	r3, #0
 8000df8:	61bb      	str	r3, [r7, #24]
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	78db      	ldrb	r3, [r3, #3]
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	78db      	ldrb	r3, [r3, #3]
 8000e14:	f003 0310 	and.w	r3, r3, #16
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d005      	beq.n	8000e28 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	789b      	ldrb	r3, [r3, #2]
 8000e20:	461a      	mov	r2, r3
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d044      	beq.n	8000ebc <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e38:	2300      	movs	r3, #0
 8000e3a:	61bb      	str	r3, [r7, #24]
 8000e3c:	e038      	b.n	8000eb0 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000e3e:	2201      	movs	r2, #1
 8000e40:	69bb      	ldr	r3, [r7, #24]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	881b      	ldrh	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4013      	ands	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d126      	bne.n	8000eaa <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000e62:	220f      	movs	r2, #15
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	697a      	ldr	r2, [r7, #20]
 8000e72:	4013      	ands	r3, r2
 8000e74:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e76:	69fa      	ldr	r2, [r7, #28]
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	697a      	ldr	r2, [r7, #20]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	78db      	ldrb	r3, [r3, #3]
 8000e88:	2b28      	cmp	r3, #40	; 0x28
 8000e8a:	d105      	bne.n	8000e98 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	409a      	lsls	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	615a      	str	r2, [r3, #20]
 8000e96:	e008      	b.n	8000eaa <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	78db      	ldrb	r3, [r3, #3]
 8000e9c:	2b48      	cmp	r3, #72	; 0x48
 8000e9e:	d104      	bne.n	8000eaa <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	409a      	lsls	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	3301      	adds	r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	2b07      	cmp	r3, #7
 8000eb4:	d9c3      	bls.n	8000e3e <GPIO_Init+0x5a>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	697a      	ldr	r2, [r7, #20]
 8000eba:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	2bff      	cmp	r3, #255	; 0xff
 8000ec2:	d946      	bls.n	8000f52 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61bb      	str	r3, [r7, #24]
 8000ece:	e03a      	b.n	8000f46 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	3308      	adds	r3, #8
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d127      	bne.n	8000f40 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000ef6:	220f      	movs	r2, #15
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	43db      	mvns	r3, r3
 8000f04:	697a      	ldr	r2, [r7, #20]
 8000f06:	4013      	ands	r3, r2
 8000f08:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000f0a:	69fa      	ldr	r2, [r7, #28]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	78db      	ldrb	r3, [r3, #3]
 8000f1c:	2b28      	cmp	r3, #40	; 0x28
 8000f1e:	d105      	bne.n	8000f2c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	3308      	adds	r3, #8
 8000f24:	2201      	movs	r2, #1
 8000f26:	409a      	lsls	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	78db      	ldrb	r3, [r3, #3]
 8000f30:	2b48      	cmp	r3, #72	; 0x48
 8000f32:	d105      	bne.n	8000f40 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000f34:	69bb      	ldr	r3, [r7, #24]
 8000f36:	3308      	adds	r3, #8
 8000f38:	2201      	movs	r2, #1
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	3301      	adds	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	2b07      	cmp	r3, #7
 8000f4a:	d9c1      	bls.n	8000ed0 <GPIO_Init+0xec>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	605a      	str	r2, [r3, #4]
  }
}
 8000f52:	bf00      	nop
 8000f54:	3724      	adds	r7, #36	; 0x24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000f68:	887a      	ldrh	r2, [r7, #2]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	611a      	str	r2, [r3, #16]
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr

08000f78 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	460b      	mov	r3, r1
 8000f82:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000f84:	887a      	ldrh	r2, [r7, #2]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	615a      	str	r2, [r3, #20]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bc80      	pop	{r7}
 8000f92:	4770      	bx	lr

08000f94 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	807b      	strh	r3, [r7, #2]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8000fa4:	787b      	ldrb	r3, [r7, #1]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d003      	beq.n	8000fb2 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000faa:	887a      	ldrh	r2, [r7, #2]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
  }
}
 8000fb0:	e002      	b.n	8000fb8 <GPIO_WriteBit+0x24>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8000fb2:	887a      	ldrh	r2, [r7, #2]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	615a      	str	r2, [r3, #20]
  }
}
 8000fb8:	bf00      	nop
 8000fba:	370c      	adds	r7, #12
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000fd0:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <RCC_ADCCLKConfig+0x34>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fdc:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000fe6:	4a04      	ldr	r2, [pc, #16]	; (8000ff8 <RCC_ADCCLKConfig+0x34>)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6053      	str	r3, [r2, #4]
}
 8000fec:	bf00      	nop
 8000fee:	3714      	adds	r7, #20
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40021000 	.word	0x40021000

08000ffc <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	; 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]
#ifdef  STM32F10X_CL
  uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
#endif /* STM32F10X_CL */

#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001018:	4b4a      	ldr	r3, [pc, #296]	; (8001144 <RCC_GetClocksFreq+0x148>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 030c 	and.w	r3, r3, #12
 8001020:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	2b04      	cmp	r3, #4
 8001026:	d007      	beq.n	8001038 <RCC_GetClocksFreq+0x3c>
 8001028:	2b08      	cmp	r3, #8
 800102a:	d009      	beq.n	8001040 <RCC_GetClocksFreq+0x44>
 800102c:	2b00      	cmp	r3, #0
 800102e:	d12f      	bne.n	8001090 <RCC_GetClocksFreq+0x94>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a45      	ldr	r2, [pc, #276]	; (8001148 <RCC_GetClocksFreq+0x14c>)
 8001034:	601a      	str	r2, [r3, #0]
      break;
 8001036:	e02f      	b.n	8001098 <RCC_GetClocksFreq+0x9c>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	4a43      	ldr	r2, [pc, #268]	; (8001148 <RCC_GetClocksFreq+0x14c>)
 800103c:	601a      	str	r2, [r3, #0]
      break;
 800103e:	e02b      	b.n	8001098 <RCC_GetClocksFreq+0x9c>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001040:	4b40      	ldr	r3, [pc, #256]	; (8001144 <RCC_GetClocksFreq+0x148>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001048:	61bb      	str	r3, [r7, #24]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800104a:	4b3e      	ldr	r3, [pc, #248]	; (8001144 <RCC_GetClocksFreq+0x148>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001052:	617b      	str	r3, [r7, #20]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	0c9b      	lsrs	r3, r3, #18
 8001058:	3302      	adds	r3, #2
 800105a:	61bb      	str	r3, [r7, #24]
      
      if (pllsource == 0x00)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d106      	bne.n	8001070 <RCC_GetClocksFreq+0x74>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	4a39      	ldr	r2, [pc, #228]	; (800114c <RCC_GetClocksFreq+0x150>)
 8001066:	fb02 f203 	mul.w	r2, r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800106e:	e013      	b.n	8001098 <RCC_GetClocksFreq+0x9c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
      }
      else
      {
 #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 8001070:	4b34      	ldr	r3, [pc, #208]	; (8001144 <RCC_GetClocksFreq+0x148>)
 8001072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001074:	f003 030f 	and.w	r3, r3, #15
 8001078:	3301      	adds	r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 800107c:	4a32      	ldr	r2, [pc, #200]	; (8001148 <RCC_GetClocksFreq+0x14c>)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	fbb2 f3f3 	udiv	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	fb02 f203 	mul.w	r2, r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800108e:	e003      	b.n	8001098 <RCC_GetClocksFreq+0x9c>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a2d      	ldr	r2, [pc, #180]	; (8001148 <RCC_GetClocksFreq+0x14c>)
 8001094:	601a      	str	r2, [r3, #0]
      break;
 8001096:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8001098:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <RCC_GetClocksFreq+0x148>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010a0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80010a8:	4a29      	ldr	r2, [pc, #164]	; (8001150 <RCC_GetClocksFreq+0x154>)
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	4413      	add	r3, r2
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	613b      	str	r3, [r7, #16]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	40da      	lsrs	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80010c0:	4b20      	ldr	r3, [pc, #128]	; (8001144 <RCC_GetClocksFreq+0x148>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80010c8:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80010d0:	4a1f      	ldr	r2, [pc, #124]	; (8001150 <RCC_GetClocksFreq+0x154>)
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	4413      	add	r3, r2
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	40da      	lsrs	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80010e8:	4b16      	ldr	r3, [pc, #88]	; (8001144 <RCC_GetClocksFreq+0x148>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80010f0:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	0adb      	lsrs	r3, r3, #11
 80010f6:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80010f8:	4a15      	ldr	r2, [pc, #84]	; (8001150 <RCC_GetClocksFreq+0x154>)
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	4413      	add	r3, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	613b      	str	r3, [r7, #16]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	40da      	lsrs	r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8001110:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <RCC_GetClocksFreq+0x148>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001118:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 14;
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	0b9b      	lsrs	r3, r3, #14
 800111e:	61fb      	str	r3, [r7, #28]
  presc = ADCPrescTable[tmp];
 8001120:	4a0c      	ldr	r2, [pc, #48]	; (8001154 <RCC_GetClocksFreq+0x158>)
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	4413      	add	r3, r2
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	b2db      	uxtb	r3, r3
 800112a:	613b      	str	r3, [r7, #16]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	68da      	ldr	r2, [r3, #12]
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	fbb2 f2f3 	udiv	r2, r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	611a      	str	r2, [r3, #16]
}
 800113a:	bf00      	nop
 800113c:	3724      	adds	r7, #36	; 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	40021000 	.word	0x40021000
 8001148:	007a1200 	.word	0x007a1200
 800114c:	003d0900 	.word	0x003d0900
 8001150:	20000004 	.word	0x20000004
 8001154:	20000014 	.word	0x20000014

08001158 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	460b      	mov	r3, r1
 8001162:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d006      	beq.n	8001178 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800116a:	4909      	ldr	r1, [pc, #36]	; (8001190 <RCC_AHBPeriphClockCmd+0x38>)
 800116c:	4b08      	ldr	r3, [pc, #32]	; (8001190 <RCC_AHBPeriphClockCmd+0x38>)
 800116e:	695a      	ldr	r2, [r3, #20]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4313      	orrs	r3, r2
 8001174:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001176:	e006      	b.n	8001186 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001178:	4905      	ldr	r1, [pc, #20]	; (8001190 <RCC_AHBPeriphClockCmd+0x38>)
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <RCC_AHBPeriphClockCmd+0x38>)
 800117c:	695a      	ldr	r2, [r3, #20]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	43db      	mvns	r3, r3
 8001182:	4013      	ands	r3, r2
 8001184:	614b      	str	r3, [r1, #20]
  }
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr
 8001190:	40021000 	.word	0x40021000

08001194 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011a0:	78fb      	ldrb	r3, [r7, #3]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d006      	beq.n	80011b4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80011a6:	4909      	ldr	r1, [pc, #36]	; (80011cc <RCC_APB2PeriphClockCmd+0x38>)
 80011a8:	4b08      	ldr	r3, [pc, #32]	; (80011cc <RCC_APB2PeriphClockCmd+0x38>)
 80011aa:	699a      	ldr	r2, [r3, #24]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80011b2:	e006      	b.n	80011c2 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80011b4:	4905      	ldr	r1, [pc, #20]	; (80011cc <RCC_APB2PeriphClockCmd+0x38>)
 80011b6:	4b05      	ldr	r3, [pc, #20]	; (80011cc <RCC_APB2PeriphClockCmd+0x38>)
 80011b8:	699a      	ldr	r2, [r3, #24]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	43db      	mvns	r3, r3
 80011be:	4013      	ands	r3, r2
 80011c0:	618b      	str	r3, [r1, #24]
  }
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr
 80011cc:	40021000 	.word	0x40021000

080011d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011dc:	78fb      	ldrb	r3, [r7, #3]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d006      	beq.n	80011f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80011e2:	4909      	ldr	r1, [pc, #36]	; (8001208 <RCC_APB1PeriphClockCmd+0x38>)
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <RCC_APB1PeriphClockCmd+0x38>)
 80011e6:	69da      	ldr	r2, [r3, #28]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80011ee:	e006      	b.n	80011fe <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80011f0:	4905      	ldr	r1, [pc, #20]	; (8001208 <RCC_APB1PeriphClockCmd+0x38>)
 80011f2:	4b05      	ldr	r3, [pc, #20]	; (8001208 <RCC_APB1PeriphClockCmd+0x38>)
 80011f4:	69da      	ldr	r2, [r3, #28]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	4013      	ands	r3, r2
 80011fc:	61cb      	str	r3, [r1, #28]
  }
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr
 8001208:	40021000 	.word	0x40021000

0800120c <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001220:	89fb      	ldrh	r3, [r7, #14]
 8001222:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8001226:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	881a      	ldrh	r2, [r3, #0]
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	885b      	ldrh	r3, [r3, #2]
 8001230:	4313      	orrs	r3, r2
 8001232:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001238:	4313      	orrs	r3, r2
 800123a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001240:	4313      	orrs	r3, r2
 8001242:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001248:	4313      	orrs	r3, r2
 800124a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001250:	4313      	orrs	r3, r2
 8001252:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001258:	4313      	orrs	r3, r2
 800125a:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001260:	4313      	orrs	r3, r2
 8001262:	b29a      	uxth	r2, r3
 8001264:	89fb      	ldrh	r3, [r7, #14]
 8001266:	4313      	orrs	r3, r2
 8001268:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	89fa      	ldrh	r2, [r7, #14]
 800126e:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	8b9b      	ldrh	r3, [r3, #28]
 8001274:	b29b      	uxth	r3, r3
 8001276:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800127a:	b29a      	uxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	8a1a      	ldrh	r2, [r3, #16]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	821a      	strh	r2, [r3, #16]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop

08001294 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2200      	movs	r2, #0
 80012a6:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2207      	movs	r2, #7
 80012d0:	821a      	strh	r2, [r3, #16]
}
 80012d2:	bf00      	nop
 80012d4:	370c      	adds	r7, #12
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	460b      	mov	r3, r1
 80012e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80012e8:	78fb      	ldrb	r3, [r7, #3]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d008      	beq.n	8001300 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 80012fe:	e007      	b.n	8001310 <SPI_Cmd+0x34>
    SPIx->CR1 |= CR1_SPE_Set;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	b29b      	uxth	r3, r3
 8001306:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800130a:	b29a      	uxth	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	801a      	strh	r2, [r3, #0]
  }
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop

0800131c <SPI_I2S_ITConfig>:
  * @param  NewState: new state of the specified SPI/I2S interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
{
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	70fb      	strb	r3, [r7, #3]
 8001328:	4613      	mov	r3, r2
 800132a:	70bb      	strb	r3, [r7, #2]
  uint16_t itpos = 0, itmask = 0 ;
 800132c:	2300      	movs	r3, #0
 800132e:	81fb      	strh	r3, [r7, #14]
 8001330:	2300      	movs	r3, #0
 8001332:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
 8001334:	78fb      	ldrb	r3, [r7, #3]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	b2db      	uxtb	r3, r3
 800133a:	81fb      	strh	r3, [r7, #14]

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 800133c:	89fb      	ldrh	r3, [r7, #14]
 800133e:	2201      	movs	r2, #1
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	81bb      	strh	r3, [r7, #12]

  if (NewState != DISABLE)
 8001346:	78bb      	ldrb	r3, [r7, #2]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d008      	beq.n	800135e <SPI_I2S_ITConfig+0x42>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	889b      	ldrh	r3, [r3, #4]
 8001350:	b29a      	uxth	r2, r3
 8001352:	89bb      	ldrh	r3, [r7, #12]
 8001354:	4313      	orrs	r3, r2
 8001356:	b29a      	uxth	r2, r3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
  }
}
 800135c:	e009      	b.n	8001372 <SPI_I2S_ITConfig+0x56>
    SPIx->CR2 |= itmask;
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	889b      	ldrh	r3, [r3, #4]
 8001362:	b29a      	uxth	r2, r3
 8001364:	89bb      	ldrh	r3, [r7, #12]
 8001366:	43db      	mvns	r3, r3
 8001368:	b29b      	uxth	r3, r3
 800136a:	4013      	ands	r3, r2
 800136c:	b29a      	uxth	r2, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	809a      	strh	r2, [r3, #4]
  }
}
 8001372:	bf00      	nop
 8001374:	3714      	adds	r7, #20
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	887a      	ldrh	r2, [r7, #2]
 800138c:	819a      	strh	r2, [r3, #12]
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	899b      	ldrh	r3, [r3, #12]
 80013a4:	b29b      	uxth	r3, r3
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr

080013b0 <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	460b      	mov	r3, r1
 80013ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80013bc:	78fb      	ldrb	r3, [r7, #3]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d008      	beq.n	80013d4 <SPI_SSOutputCmd+0x24>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	889b      	ldrh	r3, [r3, #4]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	f043 0304 	orr.w	r3, r3, #4
 80013cc:	b29a      	uxth	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
  }
}
 80013d2:	e007      	b.n	80013e4 <SPI_SSOutputCmd+0x34>
    SPIx->CR2 |= CR2_SSOE_Set;
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	889b      	ldrh	r3, [r3, #4]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	f023 0304 	bic.w	r3, r3, #4
 80013de:	b29a      	uxth	r2, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	809a      	strh	r2, [r3, #4]
  }
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <SPI_I2S_ClearFlag>:
  *     operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
  *     write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	460b      	mov	r3, r1
 80013fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 80013fc:	887b      	ldrh	r3, [r7, #2]
 80013fe:	43db      	mvns	r3, r3
 8001400:	b29a      	uxth	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	811a      	strh	r2, [r3, #8]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <SPI_I2S_GetITStatus>:
  *     @arg SPI_IT_CRCERR: CRC Error interrupt.
  *     @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	70fb      	strb	r3, [r7, #3]
  ITStatus bitstatus = RESET;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	81bb      	strh	r3, [r7, #12]
 8001424:	2300      	movs	r3, #0
 8001426:	817b      	strh	r3, [r7, #10]
 8001428:	2300      	movs	r3, #0
 800142a:	813b      	strh	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	f003 030f 	and.w	r3, r3, #15
 8001432:	2201      	movs	r2, #1
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	81bb      	strh	r3, [r7, #12]

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	091b      	lsrs	r3, r3, #4
 800143e:	b2db      	uxtb	r3, r3
 8001440:	817b      	strh	r3, [r7, #10]

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8001442:	897b      	ldrh	r3, [r7, #10]
 8001444:	2201      	movs	r2, #1
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	817b      	strh	r3, [r7, #10]

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	889b      	ldrh	r3, [r3, #4]
 8001450:	b29a      	uxth	r2, r3
 8001452:	897b      	ldrh	r3, [r7, #10]
 8001454:	4013      	ands	r3, r2
 8001456:	813b      	strh	r3, [r7, #8]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	891b      	ldrh	r3, [r3, #8]
 800145c:	b29a      	uxth	r2, r3
 800145e:	89bb      	ldrh	r3, [r7, #12]
 8001460:	4013      	ands	r3, r2
 8001462:	b29b      	uxth	r3, r3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d005      	beq.n	8001474 <SPI_I2S_GetITStatus+0x64>
 8001468:	893b      	ldrh	r3, [r7, #8]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d002      	beq.n	8001474 <SPI_I2S_GetITStatus+0x64>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 800146e:	2301      	movs	r3, #1
 8001470:	73fb      	strb	r3, [r7, #15]
 8001472:	e001      	b.n	8001478 <SPI_I2S_GetITStatus+0x68>
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	; 0x30
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800148e:	2300      	movs	r3, #0
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001492:	2300      	movs	r3, #0
 8001494:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8001496:	2300      	movs	r3, #0
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	8a1b      	ldrh	r3, [r3, #16]
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80014ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014b0:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80014b4:	4013      	ands	r3, r2
 80014b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	88db      	ldrh	r3, [r3, #6]
 80014bc:	461a      	mov	r2, r3
 80014be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c0:	4313      	orrs	r3, r2
 80014c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80014c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014c6:	b29a      	uxth	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	899b      	ldrh	r3, [r3, #12]
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80014d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014d6:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80014da:	4013      	ands	r3, r2
 80014dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	889a      	ldrh	r2, [r3, #4]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	891b      	ldrh	r3, [r3, #8]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80014ee:	4313      	orrs	r3, r2
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	461a      	mov	r2, r3
 80014f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f6:	4313      	orrs	r3, r2
 80014f8:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80014fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	8a9b      	ldrh	r3, [r3, #20]
 8001506:	b29b      	uxth	r3, r3
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800150a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800150c:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001510:	4013      	ands	r3, r2
 8001512:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	899b      	ldrh	r3, [r3, #12]
 8001518:	461a      	mov	r2, r3
 800151a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800151c:	4313      	orrs	r3, r2
 800151e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001522:	b29a      	uxth	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001528:	f107 0308 	add.w	r3, r7, #8
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fd65 	bl	8000ffc <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	4a2e      	ldr	r2, [pc, #184]	; (80015f0 <USART_Init+0x16c>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d102      	bne.n	8001540 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	62bb      	str	r3, [r7, #40]	; 0x28
 800153e:	e001      	b.n	8001544 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	899b      	ldrh	r3, [r3, #12]
 8001548:	b29b      	uxth	r3, r3
 800154a:	b21b      	sxth	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	da0c      	bge.n	800156a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001550:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001552:	4613      	mov	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	009a      	lsls	r2, r3, #2
 800155a:	441a      	add	r2, r3
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	fbb2 f3f3 	udiv	r3, r2, r3
 8001566:	627b      	str	r3, [r7, #36]	; 0x24
 8001568:	e00b      	b.n	8001582 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800156a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009a      	lsls	r2, r3, #2
 8001574:	441a      	add	r2, r3
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8001582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001584:	4a1b      	ldr	r2, [pc, #108]	; (80015f4 <USART_Init+0x170>)
 8001586:	fba2 2303 	umull	r2, r3, r2, r3
 800158a:	095b      	lsrs	r3, r3, #5
 800158c:	011b      	lsls	r3, r3, #4
 800158e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001592:	091b      	lsrs	r3, r3, #4
 8001594:	2264      	movs	r2, #100	; 0x64
 8001596:	fb02 f303 	mul.w	r3, r2, r3
 800159a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	899b      	ldrh	r3, [r3, #12]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	da0c      	bge.n	80015c6 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80015ac:	6a3b      	ldr	r3, [r7, #32]
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	3332      	adds	r3, #50	; 0x32
 80015b2:	4a10      	ldr	r2, [pc, #64]	; (80015f4 <USART_Init+0x170>)
 80015b4:	fba2 2303 	umull	r2, r3, r2, r3
 80015b8:	095b      	lsrs	r3, r3, #5
 80015ba:	f003 0307 	and.w	r3, r3, #7
 80015be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015c0:	4313      	orrs	r3, r2
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80015c4:	e00b      	b.n	80015de <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	011b      	lsls	r3, r3, #4
 80015ca:	3332      	adds	r3, #50	; 0x32
 80015cc:	4a09      	ldr	r2, [pc, #36]	; (80015f4 <USART_Init+0x170>)
 80015ce:	fba2 2303 	umull	r2, r3, r2, r3
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	f003 030f 	and.w	r3, r3, #15
 80015d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015da:	4313      	orrs	r3, r2
 80015dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80015de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	811a      	strh	r2, [r3, #8]
}
 80015e6:	bf00      	nop
 80015e8:	3730      	adds	r7, #48	; 0x30
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40013800 	.word	0x40013800
 80015f4:	51eb851f 	.word	0x51eb851f

080015f8 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001604:	78fb      	ldrb	r3, [r7, #3]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d008      	beq.n	800161c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	899b      	ldrh	r3, [r3, #12]
 800160e:	b29b      	uxth	r3, r3
 8001610:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001614:	b29a      	uxth	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800161a:	e007      	b.n	800162c <USART_Cmd+0x34>
    USARTx->CR1 |= CR1_UE_Set;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	899b      	ldrh	r3, [r3, #12]
 8001620:	b29b      	uxth	r3, r3
 8001622:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001626:	b29a      	uxth	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	819a      	strh	r2, [r3, #12]
  }
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop

08001638 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	807b      	strh	r3, [r7, #2]
 8001644:	4613      	mov	r3, r2
 8001646:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001648:	2300      	movs	r3, #0
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	2300      	movs	r3, #0
 8001652:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800165c:	887b      	ldrh	r3, [r7, #2]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	095b      	lsrs	r3, r3, #5
 8001662:	b2db      	uxtb	r3, r3
 8001664:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8001666:	887b      	ldrh	r3, [r7, #2]
 8001668:	f003 031f 	and.w	r3, r3, #31
 800166c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800166e:	2201      	movs	r2, #1
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b01      	cmp	r3, #1
 800167c:	d103      	bne.n	8001686 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	330c      	adds	r3, #12
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	e009      	b.n	800169a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d103      	bne.n	8001694 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	3310      	adds	r3, #16
 8001690:	617b      	str	r3, [r7, #20]
 8001692:	e002      	b.n	800169a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	3314      	adds	r3, #20
 8001698:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800169a:	787b      	ldrb	r3, [r7, #1]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d006      	beq.n	80016ae <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	6811      	ldr	r1, [r2, #0]
 80016a6:	68ba      	ldr	r2, [r7, #8]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80016ac:	e006      	b.n	80016bc <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	6811      	ldr	r1, [r2, #0]
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	43d2      	mvns	r2, r2
 80016b8:	400a      	ands	r2, r1
 80016ba:	601a      	str	r2, [r3, #0]
  }
}
 80016bc:	bf00      	nop
 80016be:	371c      	adds	r7, #28
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bc80      	pop	{r7}
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop

080016c8 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016da:	b29a      	uxth	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	809a      	strh	r2, [r3, #4]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop

080016ec <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	889b      	ldrh	r3, [r3, #4]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016fe:	b29b      	uxth	r3, r3
}
 8001700:	4618      	mov	r0, r3
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop

0800170c <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001718:	2300      	movs	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	2300      	movs	r3, #0
 8001722:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001724:	2300      	movs	r3, #0
 8001726:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	b2db      	uxtb	r3, r3
 8001730:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001732:	887b      	ldrh	r3, [r7, #2]
 8001734:	f003 031f 	and.w	r3, r3, #31
 8001738:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800173a:	2201      	movs	r2, #1
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d107      	bne.n	800175a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	899b      	ldrh	r3, [r3, #12]
 800174e:	b29b      	uxth	r3, r3
 8001750:	461a      	mov	r2, r3
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	4013      	ands	r3, r2
 8001756:	617b      	str	r3, [r7, #20]
 8001758:	e011      	b.n	800177e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	2b02      	cmp	r3, #2
 800175e:	d107      	bne.n	8001770 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	8a1b      	ldrh	r3, [r3, #16]
 8001764:	b29b      	uxth	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	4013      	ands	r3, r2
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	e006      	b.n	800177e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	8a9b      	ldrh	r3, [r3, #20]
 8001774:	b29b      	uxth	r3, r3
 8001776:	461a      	mov	r2, r3
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	4013      	ands	r3, r2
 800177c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800177e:	887b      	ldrh	r3, [r7, #2]
 8001780:	0a1b      	lsrs	r3, r3, #8
 8001782:	b29b      	uxth	r3, r3
 8001784:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001786:	2201      	movs	r2, #1
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	881b      	ldrh	r3, [r3, #0]
 8001794:	b29b      	uxth	r3, r3
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4013      	ands	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d005      	beq.n	80017b0 <USART_GetITStatus+0xa4>
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d002      	beq.n	80017b0 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80017aa:	2301      	movs	r3, #1
 80017ac:	74fb      	strb	r3, [r7, #19]
 80017ae:	e001      	b.n	80017b4 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80017b0:	2300      	movs	r3, #0
 80017b2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80017b4:	7cfb      	ldrb	r3, [r7, #19]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	371c      	adds	r7, #28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr

080017c0 <_ZnwjPv>:
void operator delete[](void*, const std::nothrow_t&) _GLIBCXX_USE_NOEXCEPT
  __attribute__((__externally_visible__));

// Default placement versions of operator new.
inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bc80      	pop	{r7}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop

080017d8 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017e6:	d205      	bcs.n	80017f4 <_ZSt16__deque_buf_sizej+0x1c>
 80017e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f2:	e000      	b.n	80017f6 <_ZSt16__deque_buf_sizej+0x1e>
 80017f4:	2301      	movs	r3, #1
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <_ZN3SpiD1Ev>:
	 * @retval None
	 */
	virtual void send() = 0;

	/*destructor*/
	virtual ~Spi() {};
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	4a06      	ldr	r2, [pc, #24]	; (8001824 <_ZN3SpiD1Ev+0x24>)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d002      	beq.n	800181a <_ZN3SpiD1Ev+0x1a>
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f004 fc37 	bl	8006088 <_ZdlPv>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4618      	mov	r0, r3
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	080066e8 	.word	0x080066e8

08001828 <_ZN3SpiD0Ev>:
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ffe5 	bl	8001800 <_ZN3SpiD1Ev>
 8001836:	6878      	ldr	r0, [r7, #4]
 8001838:	f004 fc26 	bl	8006088 <_ZdlPv>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop

08001848 <_ZL10storeBytevi>:
static int (*pGetByteSpi)() = 0;
static void (*pStoreByteSpi)(int byte) = 0;
static void (*pDisableCSSpi)() = 0;

static void storeBytev(int byte)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	SPI1_class & sp = SPI1_class::getInstance();
 8001850:	f000 f832 	bl	80018b8 <_ZN10SPI1_class11getInstanceEv>
 8001854:	60f8      	str	r0, [r7, #12]
	sp.storeByte(byte);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3308      	adds	r3, #8
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	4798      	blx	r3
}
 8001864:	bf00      	nop
 8001866:	3710      	adds	r7, #16
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}

0800186c <_ZL8getBytevv>:

static int getBytev()
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
	SPI1_class & sp = SPI1_class::getInstance();
 8001872:	f000 f821 	bl	80018b8 <_ZN10SPI1_class11getInstanceEv>
 8001876:	6078      	str	r0, [r7, #4]
	int retVal = sp.getByte();
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	3304      	adds	r3, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	4798      	blx	r3
 8001884:	6038      	str	r0, [r7, #0]
	return retVal;
 8001886:	683b      	ldr	r3, [r7, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_ZL10disableCSvv>:

static void disableCSv()
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
	SPI1_class & sp = SPI1_class::getInstance();
 8001896:	f000 f80f 	bl	80018b8 <_ZN10SPI1_class11getInstanceEv>
 800189a:	6078      	str	r0, [r7, #4]
	if(sp.isLastByte())
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f000 f92b 	bl	8001af8 <_ZN10SPI1_class10isLastByteEv>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d002      	beq.n	80018ae <_ZL10disableCSvv+0x1e>
	{
		sp.disableCS();
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f000 f88d 	bl	80019c8 <_ZN10SPI1_class9disableCSEv>
	}
}
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop

080018b8 <_ZN10SPI1_class11getInstanceEv>:

SPI1_class& SPI1_class::getInstance()
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	static SPI1_class sp;
 80018bc:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <_ZN10SPI1_class11getInstanceEv+0x2c>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d10a      	bne.n	80018de <_ZN10SPI1_class11getInstanceEv+0x26>
 80018c8:	4807      	ldr	r0, [pc, #28]	; (80018e8 <_ZN10SPI1_class11getInstanceEv+0x30>)
 80018ca:	f000 f831 	bl	8001930 <_ZN10SPI1_classC1Ev>
 80018ce:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <_ZN10SPI1_class11getInstanceEv+0x2c>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	4a05      	ldr	r2, [pc, #20]	; (80018ec <_ZN10SPI1_class11getInstanceEv+0x34>)
 80018d6:	4906      	ldr	r1, [pc, #24]	; (80018f0 <_ZN10SPI1_class11getInstanceEv+0x38>)
 80018d8:	4803      	ldr	r0, [pc, #12]	; (80018e8 <_ZN10SPI1_class11getInstanceEv+0x30>)
 80018da:	f004 fbd0 	bl	800607e <__aeabi_atexit>
	return sp;
 80018de:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <_ZN10SPI1_class11getInstanceEv+0x30>)
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	200000a8 	.word	0x200000a8
 80018e8:	200000ac 	.word	0x200000ac
 80018ec:	20000000 	.word	0x20000000
 80018f0:	08001b2d 	.word	0x08001b2d

080018f4 <_ZN3SpiC1Ev>:
{
	GPIO_TypeDef* gpioType;
	uint16_t csPin;
};

class Spi {
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	4a04      	ldr	r2, [pc, #16]	; (8001910 <_ZN3SpiC1Ev+0x1c>)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4618      	mov	r0, r3
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	080066e8 	.word	0x080066e8

08001914 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEED1Ev>:
   *  Members not found in @a normal containers are @c container_type,
   *  which is a typedef for the second Sequence parameter, and @c push and
   *  @c pop, which are standard %queue/FIFO operations.
  */
  template<typename _Tp, typename _Sequence = deque<_Tp> >
    class queue
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4618      	mov	r0, r3
 8001920:	f000 f980 	bl	8001c24 <_ZNSt5dequeI8CommandSSaIS0_EED1Ev>
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop

08001930 <_ZN10SPI1_classC1Ev>:

SPI1_class::SPI1_class()
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b08d      	sub	sp, #52	; 0x34
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff ffda 	bl	80018f4 <_ZN3SpiC1Ev>
 8001940:	4a11      	ldr	r2, [pc, #68]	; (8001988 <_ZN10SPI1_classC1Ev+0x58>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f103 040c 	add.w	r4, r3, #12
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	4618      	mov	r0, r3
 8001952:	f000 f959 	bl	8001c08 <_ZNSt5dequeI8CommandSSaIS0_EEC1Ev>
 8001956:	f107 0308 	add.w	r3, r7, #8
 800195a:	4619      	mov	r1, r3
 800195c:	4620      	mov	r0, r4
 800195e:	f000 f987 	bl	8001c70 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEEC1ERKS3_>
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	4618      	mov	r0, r3
 8001968:	f000 f95c 	bl	8001c24 <_ZNSt5dequeI8CommandSSaIS0_EED1Ev>
{
	pStoreByteSpi = storeBytev;
 800196c:	4b07      	ldr	r3, [pc, #28]	; (800198c <_ZN10SPI1_classC1Ev+0x5c>)
 800196e:	4a08      	ldr	r2, [pc, #32]	; (8001990 <_ZN10SPI1_classC1Ev+0x60>)
 8001970:	601a      	str	r2, [r3, #0]
	pGetByteSpi = getBytev;
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <_ZN10SPI1_classC1Ev+0x64>)
 8001974:	4a08      	ldr	r2, [pc, #32]	; (8001998 <_ZN10SPI1_classC1Ev+0x68>)
 8001976:	601a      	str	r2, [r3, #0]
	pDisableCSSpi = disableCSv;
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <_ZN10SPI1_classC1Ev+0x6c>)
 800197a:	4a09      	ldr	r2, [pc, #36]	; (80019a0 <_ZN10SPI1_classC1Ev+0x70>)
 800197c:	601a      	str	r2, [r3, #0]
}
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4618      	mov	r0, r3
 8001982:	3734      	adds	r7, #52	; 0x34
 8001984:	46bd      	mov	sp, r7
 8001986:	bd90      	pop	{r4, r7, pc}
 8001988:	080066c8 	.word	0x080066c8
 800198c:	200000a0 	.word	0x200000a0
 8001990:	08001849 	.word	0x08001849
 8001994:	2000009c 	.word	0x2000009c
 8001998:	0800186d 	.word	0x0800186d
 800199c:	200000a4 	.word	0x200000a4
 80019a0:	08001891 	.word	0x08001891

080019a4 <_ZN10SPI1_class5setCSE6CSsetS>:

void SPI1_class::setCS(CSsetS settings)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	e883 0006 	stmia.w	r3, {r1, r2}
	m_csSet.gpioType = settings.gpioType;
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	605a      	str	r2, [r3, #4]
	m_csSet.csPin = settings.csPin;
 80019b8:	893a      	ldrh	r2, [r7, #8]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	811a      	strh	r2, [r3, #8]
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr

080019c8 <_ZN10SPI1_class9disableCSEv>:

void SPI1_class::disableCS()
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(m_csSet.gpioType,m_csSet.csPin);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	891b      	ldrh	r3, [r3, #8]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	4619      	mov	r1, r3
 80019dc:	4610      	mov	r0, r2
 80019de:	f7ff fabd 	bl	8000f5c <GPIO_SetBits>
}
 80019e2:	bf00      	nop
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop

080019ec <_ZN10SPI1_class6isBusyEv>:

bool SPI1_class::isBusy()
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
	bool state = SPI_I2S_GetITStatus(SPI1,SPI_I2S_IT_TXE);
 80019f4:	2171      	movs	r1, #113	; 0x71
 80019f6:	4807      	ldr	r0, [pc, #28]	; (8001a14 <_ZN10SPI1_class6isBusyEv+0x28>)
 80019f8:	f7ff fd0a 	bl	8001410 <SPI_I2S_GetITStatus>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	bf14      	ite	ne
 8001a02:	2301      	movne	r3, #1
 8001a04:	2300      	moveq	r3, #0
 8001a06:	73fb      	strb	r3, [r7, #15]
	return state;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40013000 	.word	0x40013000

08001a18 <_ZN10SPI1_class7getByteEv>:

int SPI1_class::getByte()
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
	int msg = BUFFER_EMPTY;
 8001a20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a24:	617b      	str	r3, [r7, #20]

	if(m_outBuffer.size() != 0)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	330c      	adds	r3, #12
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f000 f930 	bl	8001c90 <_ZNKSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE4sizeEv>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	bf14      	ite	ne
 8001a36:	2301      	movne	r3, #1
 8001a38:	2300      	moveq	r3, #0
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d021      	beq.n	8001a84 <_ZN10SPI1_class7getByteEv+0x6c>
	{
		CommandS command = m_outBuffer.front();
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	330c      	adds	r3, #12
 8001a44:	4618      	mov	r0, r3
 8001a46:	f000 f931 	bl	8001cac <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE5frontEv>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	f107 030c 	add.w	r3, r7, #12
 8001a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a54:	e883 0003 	stmia.w	r3, {r0, r1}
		msg = command.msg;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	617b      	str	r3, [r7, #20]

		//update D/C# line
		GPIO_WriteBit(GPIOA,SPI1_D_C_PIN, (BitAction)command.d_c);
 8001a5c:	7c3b      	ldrb	r3, [r7, #16]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	2140      	movs	r1, #64	; 0x40
 8001a62:	480b      	ldr	r0, [pc, #44]	; (8001a90 <_ZN10SPI1_class7getByteEv+0x78>)
 8001a64:	f7ff fa96 	bl	8000f94 <GPIO_WriteBit>
		GPIO_ResetBits(m_csSet.gpioType,m_csSet.csPin);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	891b      	ldrh	r3, [r3, #8]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	4619      	mov	r1, r3
 8001a74:	4610      	mov	r0, r2
 8001a76:	f7ff fa7f 	bl	8000f78 <GPIO_ResetBits>
		//remove job from queue
		m_outBuffer.pop();
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f000 f922 	bl	8001cc8 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE3popEv>
	}
	return msg;
 8001a84:	697b      	ldr	r3, [r7, #20]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40010800 	.word	0x40010800

08001a94 <_ZN10SPI1_class9storeByteEi>:

void SPI1_class::storeByte(int byte)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
}
 8001a9e:	bf00      	nop
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>:

void SPI1_class::storeCommand(int msg, CommandE cmd)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	4613      	mov	r3, r2
 8001ab4:	71fb      	strb	r3, [r7, #7]
	CommandS commands;
	commands.msg = msg;
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	613b      	str	r3, [r7, #16]
	commands.d_c = cmd;
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	753b      	strb	r3, [r7, #20]
	m_outBuffer.push(commands);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	330c      	adds	r3, #12
 8001ac2:	f107 0210 	add.w	r2, r7, #16
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f000 f909 	bl	8001ce0 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE4pushERKS0_>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop

08001ad8 <_ZN10SPI1_class4sendEv>:

void SPI1_class::send()
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	SPI_I2S_ITConfig(SPI1,SPI_I2S_IT_TXE,ENABLE);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	2171      	movs	r1, #113	; 0x71
 8001ae4:	4803      	ldr	r0, [pc, #12]	; (8001af4 <_ZN10SPI1_class4sendEv+0x1c>)
 8001ae6:	f7ff fc19 	bl	800131c <SPI_I2S_ITConfig>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40013000 	.word	0x40013000

08001af8 <_ZN10SPI1_class10isLastByteEv>:

bool SPI1_class::isLastByte()
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	bool retVal = false;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
	if(m_outBuffer.size() < 1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	330c      	adds	r3, #12
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 f8c1 	bl	8001c90 <_ZNKSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE4sizeEv>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	bf0c      	ite	eq
 8001b14:	2301      	moveq	r3, #1
 8001b16:	2300      	movne	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <_ZN10SPI1_class10isLastByteEv+0x2a>
	{
		retVal =  true;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	73fb      	strb	r3, [r7, #15]
	}
	return retVal;
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3710      	adds	r7, #16
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}

08001b2c <_ZN10SPI1_classD1Ev>:

SPI1_class::~SPI1_class()
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <_ZN10SPI1_classD1Ev+0x38>)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	330c      	adds	r3, #12
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fee8 	bl	8001914 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEED1Ev>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fe5a 	bl	8001800 <_ZN3SpiD1Ev>
{

}
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d002      	beq.n	8001b58 <_ZN10SPI1_classD1Ev+0x2c>
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f004 fa98 	bl	8006088 <_ZdlPv>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	080066c8 	.word	0x080066c8

08001b68 <_ZN10SPI1_classD0Ev>:
		retVal =  true;
	}
	return retVal;
}

SPI1_class::~SPI1_class()
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
{

}
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f7ff ffdb 	bl	8001b2c <_ZN10SPI1_classD1Ev>
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f004 fa86 	bl	8006088 <_ZdlPv>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop

08001b88 <SPI1_IRQHandler>:

extern "C" void SPI1_IRQHandler()
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
	pDisableCSSpi();
 8001b8e:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <SPI1_IRQHandler+0x74>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4798      	blx	r3

	if(SPI_I2S_GetITStatus(SPI1,SPI_I2S_IT_TXE) != RESET)
 8001b94:	2171      	movs	r1, #113	; 0x71
 8001b96:	481a      	ldr	r0, [pc, #104]	; (8001c00 <SPI1_IRQHandler+0x78>)
 8001b98:	f7ff fc3a 	bl	8001410 <SPI_I2S_GetITStatus>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	bf14      	ite	ne
 8001ba2:	2301      	movne	r3, #1
 8001ba4:	2300      	moveq	r3, #0
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d013      	beq.n	8001bd4 <SPI1_IRQHandler+0x4c>
	{
		int c = pGetByteSpi();
 8001bac:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <SPI1_IRQHandler+0x7c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4798      	blx	r3
 8001bb2:	6078      	str	r0, [r7, #4]
		if(c <= 0xFF)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2bff      	cmp	r3, #255	; 0xff
 8001bb8:	dc07      	bgt.n	8001bca <SPI1_IRQHandler+0x42>
		{
			SPI_I2S_SendData(SPI1,(uint8_t)c);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	480f      	ldr	r0, [pc, #60]	; (8001c00 <SPI1_IRQHandler+0x78>)
 8001bc4:	f7ff fbda 	bl	800137c <SPI_I2S_SendData>
 8001bc8:	e004      	b.n	8001bd4 <SPI1_IRQHandler+0x4c>
		}
		else
		{
			 SPI_I2S_ITConfig(SPI1, SPI_I2S_IT_TXE, DISABLE);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2171      	movs	r1, #113	; 0x71
 8001bce:	480c      	ldr	r0, [pc, #48]	; (8001c00 <SPI1_IRQHandler+0x78>)
 8001bd0:	f7ff fba4 	bl	800131c <SPI_I2S_ITConfig>
		}
	}

	if (SPI_I2S_GetITStatus(SPI1, SPI_I2S_IT_RXNE) != RESET)
 8001bd4:	2160      	movs	r1, #96	; 0x60
 8001bd6:	480a      	ldr	r0, [pc, #40]	; (8001c00 <SPI1_IRQHandler+0x78>)
 8001bd8:	f7ff fc1a 	bl	8001410 <SPI_I2S_GetITStatus>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	bf14      	ite	ne
 8001be2:	2301      	movne	r3, #1
 8001be4:	2300      	moveq	r3, #0
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d003      	beq.n	8001bf4 <SPI1_IRQHandler+0x6c>
	{
		SPI_I2S_ClearFlag(SPI1,SPI_I2S_FLAG_RXNE);
 8001bec:	2101      	movs	r1, #1
 8001bee:	4804      	ldr	r0, [pc, #16]	; (8001c00 <SPI1_IRQHandler+0x78>)
 8001bf0:	f7ff fbfe 	bl	80013f0 <SPI_I2S_ClearFlag>
	}
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	200000a4 	.word	0x200000a4
 8001c00:	40013000 	.word	0x40013000
 8001c04:	2000009c 	.word	0x2000009c

08001c08 <_ZNSt5dequeI8CommandSSaIS0_EEC1Ev>:
      // (assign() and get_allocator() are also listed in this section)

      /**
       *  @brief  Creates a %deque with no elements.
       */
      deque() : _Base() { }
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f000 f87e 	bl	8001d14 <_ZNSt11_Deque_baseI8CommandSSaIS0_EEC1Ev>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop

08001c24 <_ZNSt5dequeI8CommandSSaIS0_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08a      	sub	sp, #40	; 0x28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8001c2c:	f107 0308 	add.w	r3, r7, #8
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 f8a2 	bl	8001d7c <_ZNSt5dequeI8CommandSSaIS0_EE5beginEv>
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	6879      	ldr	r1, [r7, #4]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f8ac 	bl	8001d9c <_ZNSt5dequeI8CommandSSaIS0_EE3endEv>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f8b8 	bl	8001dbc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f107 0218 	add.w	r2, r7, #24
 8001c52:	f107 0108 	add.w	r1, r7, #8
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 f8d6 	bl	8001e08 <_ZNSt5dequeI8CommandSSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f86a 	bl	8001d38 <_ZNSt11_Deque_baseI8CommandSSaIS0_EED1Ev>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4618      	mov	r0, r3
 8001c68:	3728      	adds	r7, #40	; 0x28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop

08001c70 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEEC1ERKS3_>:
      /**
       *  @brief  Default constructor creates no elements.
       */
#if __cplusplus < 201103L
      explicit
      queue(const _Sequence& __c = _Sequence())
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	6039      	str	r1, [r7, #0]
      : c(__c) { }
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6839      	ldr	r1, [r7, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f8ce 	bl	8001e20 <_ZNSt5dequeI8CommandSSaIS0_EEC1ERKS2_>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4618      	mov	r0, r3
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop

08001c90 <_ZNKSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE4sizeEv>:
      empty() const
      { return c.empty(); }

      /**  Returns the number of elements in the %queue.  */
      size_type
      size() const
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
      { return c.size(); }
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f000 f90a 	bl	8001eb4 <_ZNKSt5dequeI8CommandSSaIS0_EE4sizeEv>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop

08001cac <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE5frontEv>:
      /**
       *  Returns a read/write reference to the data at the first
       *  element of the %queue.
       */
      reference
      front()
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	return c.front();
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f000 f90e 	bl	8001ed8 <_ZNSt5dequeI8CommandSSaIS0_EE5frontEv>
 8001cbc:	4603      	mov	r3, r0
      }
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop

08001cc8 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f914 	bl	8001f00 <_ZNSt5dequeI8CommandSSaIS0_EE9pop_frontEv>
      }
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <_ZNSt5queueI8CommandSSt5dequeIS0_SaIS0_EEE4pushERKS0_>:
       *  element at the end of the %queue and assigns the given data
       *  to it.  The time complexity of the operation depends on the
       *  underlying sequence.
       */
      void
      push(const value_type& __x)
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
      { c.push_back(__x); }
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6839      	ldr	r1, [r7, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f926 	bl	8001f40 <_ZNSt5dequeI8CommandSSaIS0_EE9push_backERKS0_>
 8001cf4:	bf00      	nop
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implD1Ev>:
      typedef typename iterator::_Map_pointer _Map_pointer;

      //This struct encapsulates the implementation of the std::deque
      //standard container and at the same time makes use of the EBO
      //for empty allocators.
      struct _Deque_impl
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f959 	bl	8001fbc <_ZNSaI8CommandSED1Ev>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_ZNSt11_Deque_baseI8CommandSSaIS0_EEC1Ev>:
      { return allocator_type(_M_get_Tp_allocator()); }

      typedef _Deque_iterator<_Tp, _Tp&, _Ptr>          iterator;
      typedef _Deque_iterator<_Tp, const _Tp&, _Ptr_const>   const_iterator;

      _Deque_base()
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f930 	bl	8001f84 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8001d24:	2100      	movs	r1, #0
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f954 	bl	8001fd4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_initialize_mapEj>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop

08001d38 <_ZNSt11_Deque_baseI8CommandSSaIS0_EED1Ev>:
      }
#endif
    };

  template<typename _Tp, typename _Alloc>
    _Deque_base<_Tp, _Alloc>::
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
    ~_Deque_base() _GLIBCXX_NOEXCEPT
    {
      if (this->_M_impl._M_map)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d010      	beq.n	8001d6a <_ZNSt11_Deque_baseI8CommandSSaIS0_EED1Ev+0x32>
	{
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    _Deque_base<_Tp, _Alloc>::
    ~_Deque_base() _GLIBCXX_NOEXCEPT
    {
      if (this->_M_impl._M_map)
	{
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8001d50:	3304      	adds	r3, #4
 8001d52:	461a      	mov	r2, r3
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f9a1 	bl	800209c <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_destroy_nodesEPPS0_S4_>
			   this->_M_impl._M_finish._M_node + 1);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6819      	ldr	r1, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	461a      	mov	r2, r3
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 f9b3 	bl	80020d0 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_deallocate_mapEPPS0_j>
	}
    }
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ffc5 	bl	8001cfc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implD1Ev>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <_ZNSt5dequeI8CommandSSaIS0_EE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	3308      	adds	r3, #8
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 f81f 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop

08001d9c <_ZNSt5dequeI8CommandSSaIS0_EE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	3318      	adds	r3, #24
 8001daa:	4619      	mov	r1, r3
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f80f 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop

08001dbc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>:
	  swap(this->_M_map_size, __x._M_map_size);
	}
      };

      _Tp_alloc_type&
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bc80      	pop	{r7}
 8001dce:	4770      	bx	lr

08001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>:
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
      : _M_cur(), _M_first(), _M_last(), _M_node() { }

      _Deque_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
        _M_last(__x._M_last), _M_node(__x._M_node) { }
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop

08001e08 <_ZNSt5dequeI8CommandSSaIS0_EE15_M_destroy_dataESt15_Deque_iteratorIS0_RS0_PS0_ES6_RKS1_>:
        void
        _M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
        { _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 8001e08:	b480      	push	{r7}
 8001e0a:	b08d      	sub	sp, #52	; 0x34
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 8001e16:	bf00      	nop
 8001e18:	3734      	adds	r7, #52	; 0x34
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <_ZNSt5dequeI8CommandSSaIS0_EEC1ERKS2_>:
       *  @param  __x  A %deque of identical element and allocator types.
       *
       *  The newly-created %deque uses a copy of the allocation object used
       *  by @a __x.
       */
      deque(const deque& __x)
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	b09a      	sub	sp, #104	; 0x68
 8001e24:	af08      	add	r7, sp, #32
 8001e26:	6178      	str	r0, [r7, #20]
 8001e28:	6139      	str	r1, [r7, #16]
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
	      __x.size())
 8001e2a:	697c      	ldr	r4, [r7, #20]
       *
       *  The newly-created %deque uses a copy of the allocation object used
       *  by @a __x.
       */
      deque(const deque& __x)
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 f974 	bl	800211c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>
 8001e34:	4603      	mov	r3, r0
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 f966 	bl	8002108 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE17_S_select_on_copyERKS2_>
 8001e3c:	4605      	mov	r5, r0
	      __x.size())
 8001e3e:	6938      	ldr	r0, [r7, #16]
 8001e40:	f000 f838 	bl	8001eb4 <_ZNKSt5dequeI8CommandSSaIS0_EE4sizeEv>
 8001e44:	4603      	mov	r3, r0
 8001e46:	461a      	mov	r2, r3
 8001e48:	4629      	mov	r1, r5
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	f000 f970 	bl	8002130 <_ZNSt11_Deque_baseI8CommandSSaIS0_EEC1ERKS1_j>
      { std::__uninitialized_copy_a(__x.begin(), __x.end(), 
 8001e50:	f107 0318 	add.w	r3, r7, #24
 8001e54:	6939      	ldr	r1, [r7, #16]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 f97e 	bl	8002158 <_ZNKSt5dequeI8CommandSSaIS0_EE5beginEv>
 8001e5c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e60:	6939      	ldr	r1, [r7, #16]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 f988 	bl	8002178 <_ZNKSt5dequeI8CommandSSaIS0_EE3endEv>
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	f103 0208 	add.w	r2, r3, #8
 8001e6e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e72:	4611      	mov	r1, r2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff ffab 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
				    this->_M_impl._M_start,
				    _M_get_Tp_allocator()); }
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff9d 	bl	8001dbc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>
 8001e82:	4603      	mov	r3, r0
       *  by @a __x.
       */
      deque(const deque& __x)
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
	      __x.size())
      { std::__uninitialized_copy_a(__x.begin(), __x.end(), 
 8001e84:	463d      	mov	r5, r7
 8001e86:	9306      	str	r3, [sp, #24]
 8001e88:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e8c:	9305      	str	r3, [sp, #20]
 8001e8e:	ac01      	add	r4, sp, #4
 8001e90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	f107 0318 	add.w	r3, r7, #24
 8001ea2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea4:	4628      	mov	r0, r5
 8001ea6:	f000 f977 	bl	8002198 <_ZSt22__uninitialized_copy_aISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_ES1_ET0_T_SA_S9_RSaIT1_E>
				    this->_M_impl._M_start,
				    _M_get_Tp_allocator()); }
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	4618      	mov	r0, r3
 8001eae:	3748      	adds	r7, #72	; 0x48
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bdb0      	pop	{r4, r5, r7, pc}

08001eb4 <_ZNKSt5dequeI8CommandSSaIS0_EE4sizeEv>:
#endif

      // [23.2.1.2] capacity
      /**  Returns the number of elements in the %deque.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f103 0218 	add.w	r2, r3, #24
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3308      	adds	r3, #8
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f000 f98d 	bl	80021e8 <_ZStmiI8CommandSRS0_PS0_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS7_SA_>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <_ZNSt5dequeI8CommandSSaIS0_EE5frontEv>:
      /**
       *  Returns a read/write reference to the data at the first
       *  element of the %deque.
       */
      reference
      front() _GLIBCXX_NOEXCEPT
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
      { return *begin(); }
 8001ee0:	f107 0308 	add.w	r3, r7, #8
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ff48 	bl	8001d7c <_ZNSt5dequeI8CommandSSaIS0_EE5beginEv>
 8001eec:	f107 0308 	add.w	r3, r7, #8
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 f9a1 	bl	8002238 <_ZNKSt15_Deque_iteratorI8CommandSRS0_PS0_EdeEv>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <_ZNSt5dequeI8CommandSSaIS0_EE9pop_frontEv>:
       *
       *  Note that no data is returned, and if the first element's data is
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
      {
	if (this->_M_impl._M_start._M_cur
	    != this->_M_impl._M_start._M_last - 1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	3b08      	subs	r3, #8
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
      {
	if (this->_M_impl._M_start._M_cur
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d00d      	beq.n	8001f32 <_ZNSt5dequeI8CommandSSaIS0_EE9pop_frontEv+0x32>
	    != this->_M_impl._M_start._M_last - 1)
	  {
	    _Alloc_traits::destroy(this->_M_impl,
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4610      	mov	r0, r2
 8001f20:	f000 f996 	bl	8002250 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE7destroyERS2_PS1_>
	                           this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f103 0208 	add.w	r2, r3, #8
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
	  }
	else
	  _M_pop_front_aux();
      }
 8001f30:	e002      	b.n	8001f38 <_ZNSt5dequeI8CommandSSaIS0_EE9pop_frontEv+0x38>
	    _Alloc_traits::destroy(this->_M_impl,
	                           this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
	  }
	else
	  _M_pop_front_aux();
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f99a 	bl	800226c <_ZNSt5dequeI8CommandSSaIS0_EE16_M_pop_front_auxEv>
      }
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <_ZNSt5dequeI8CommandSSaIS0_EE9push_backERKS0_>:
       *  element at the end of the %deque and assigns the given data
       *  to it.  Due to the nature of a %deque this operation can be
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish._M_cur
	    != this->_M_impl._M_finish._M_last - 1)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	699a      	ldr	r2, [r3, #24]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a1b      	ldr	r3, [r3, #32]
 8001f52:	3b08      	subs	r3, #8
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
      {
	if (this->_M_impl._M_finish._M_cur
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d00d      	beq.n	8001f74 <_ZNSt5dequeI8CommandSSaIS0_EE9push_backERKS0_+0x34>
	    != this->_M_impl._M_finish._M_last - 1)
	  {
	    _Alloc_traits::construct(this->_M_impl,
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	683a      	ldr	r2, [r7, #0]
 8001f60:	4619      	mov	r1, r3
 8001f62:	f000 f9ab 	bl	80022bc <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE9constructIS1_EEvRS2_PS1_RKT_>
	                             this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	f103 0208 	add.w	r2, r3, #8
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	619a      	str	r2, [r3, #24]
	  }
	else
	  _M_push_back_aux(__x);
      }
 8001f72:	e003      	b.n	8001f7c <_ZNSt5dequeI8CommandSSaIS0_EE9push_backERKS0_+0x3c>
	    _Alloc_traits::construct(this->_M_impl,
	                             this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
	  }
	else
	  _M_push_back_aux(__x);
 8001f74:	6839      	ldr	r1, [r7, #0]
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f9b0 	bl	80022dc <_ZNSt5dequeI8CommandSSaIS0_EE16_M_push_back_auxERKS0_>
      }
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implC1Ev>:
	_Map_pointer _M_map;
	size_t _M_map_size;
	iterator _M_start;
	iterator _M_finish;

	_Deque_impl()
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f9d1 	bl	8002334 <_ZNSaI8CommandSEC1Ev>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3308      	adds	r3, #8
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f000 f9d2 	bl	800234c <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1Ev>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3318      	adds	r3, #24
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 f9cd 	bl	800234c <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1Ev>
	{ }
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZNSaI8CommandSED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 f9d7 	bl	8002378 <_ZN9__gnu_cxx13new_allocatorI8CommandSED1Ev>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_initialize_mapEj>:
   *
   *  The initial underlying memory layout is a bit complicated...
  */
  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 8001fd4:	b590      	push	{r4, r7, lr}
 8001fd6:	b089      	sub	sp, #36	; 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
    _M_initialize_map(size_t __num_elements)
    {
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
 8001fde:	2008      	movs	r0, #8
 8001fe0:	f7ff fbfa 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8001fe4:	4602      	mov	r2, r0
				  + 1);
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fec:	3301      	adds	r3, #1
 8001fee:	61fb      	str	r3, [r7, #28]

      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
					   size_t(__num_nodes + 2));
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	3302      	adds	r3, #2
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	f107 0210 	add.w	r2, r7, #16
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f000 f9c1 	bl	800238c <_ZSt3maxIjERKT_S2_S2_>
 800200a:	4603      	mov	r3, r0
    _M_initialize_map(size_t __num_elements)
    {
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
				  + 1);

      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	605a      	str	r2, [r3, #4]
					   size_t(__num_nodes + 2));
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4619      	mov	r1, r3
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f9cb 	bl	80023b4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_allocate_mapEj>
 800201e:	4602      	mov	r2, r0
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	601a      	str	r2, [r3, #0]
      // starts in the middle elements and grows outwards.  So nstart may be
      // the beginning of _M_map, but for small maps it may be as far in as
      // _M_map+3.

      _Map_pointer __nstart = (this->_M_impl._M_map
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6859      	ldr	r1, [r3, #4]
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	1acb      	subs	r3, r1, r3
 8002030:	085b      	lsrs	r3, r3, #1
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	4413      	add	r3, r2
 8002040:	617b      	str	r3, [r7, #20]

      __try
	{ _M_create_nodes(__nstart, __nfinish); }
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	69b9      	ldr	r1, [r7, #24]
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f9d0 	bl	80023ec <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_create_nodesEPPS0_S4_>
	  this->_M_impl._M_map = _Map_pointer();
	  this->_M_impl._M_map_size = 0;
	  __throw_exception_again;
	}

      this->_M_impl._M_start._M_set_node(__nstart);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3308      	adds	r3, #8
 8002050:	69b9      	ldr	r1, [r7, #24]
 8002052:	4618      	mov	r0, r3
 8002054:	f000 f9e4 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f103 0218 	add.w	r2, r3, #24
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	3b04      	subs	r3, #4
 8002062:	4619      	mov	r1, r3
 8002064:	4610      	mov	r0, r2
 8002066:	f000 f9db 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
					+ __num_elements
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8002076:	2008      	movs	r0, #8
 8002078:	f7ff fbae 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 800207c:	4602      	mov	r2, r0

      this->_M_impl._M_start._M_set_node(__nstart);
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
					+ __num_elements
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	fbb3 f1f2 	udiv	r1, r3, r2
 8002084:	fb02 f201 	mul.w	r2, r2, r1
 8002088:	1a9b      	subs	r3, r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	18e2      	adds	r2, r4, r3
	}

      this->_M_impl._M_start._M_set_node(__nstart);
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	619a      	str	r2, [r3, #24]
					+ __num_elements
					% __deque_buf_size(sizeof(_Tp)));
    }
 8002092:	bf00      	nop
 8002094:	3724      	adds	r7, #36	; 0x24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd90      	pop	{r4, r7, pc}
 800209a:	bf00      	nop

0800209c <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_destroy_nodesEPPS0_S4_>:
	}
    }

  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
    _M_destroy_nodes(_Map_pointer __nstart,
		     _Map_pointer __nfinish) _GLIBCXX_NOEXCEPT
    {
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d209      	bcs.n	80020c8 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x2c>
	_M_deallocate_node(*__n);
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4619      	mov	r1, r3
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f9ca 	bl	8002454 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE18_M_deallocate_nodeEPS0_>
    void
    _Deque_base<_Tp, _Alloc>::
    _M_destroy_nodes(_Map_pointer __nstart,
		     _Map_pointer __nfinish) _GLIBCXX_NOEXCEPT
    {
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	3304      	adds	r3, #4
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	e7f1      	b.n	80020ac <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_destroy_nodesEPPS0_S4_+0x10>
	_M_deallocate_node(*__n);
    }
 80020c8:	bf00      	nop
 80020ca:	3718      	adds	r7, #24
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_deallocate_mapEPPS0_j>:
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
	return _Map_alloc_traits::allocate(__map_alloc, __n);
      }

      void
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	68f9      	ldr	r1, [r7, #12]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 f9ca 	bl	800247c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 80020e8:	f107 0314 	add.w	r3, r7, #20
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	68b9      	ldr	r1, [r7, #8]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 f9e1 	bl	80024b8 <_ZN9__gnu_cxx14__alloc_traitsISaIP8CommandSEE10deallocateERS3_PS2_j>
      }

      void
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80020f6:	f107 0314 	add.w	r3, r7, #20
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 f9d0 	bl	80024a0 <_ZNSaIP8CommandSED1Ev>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
      }
 8002100:	bf00      	nop
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE17_S_select_on_copyERKS2_>:
    { __a.destroy(__p); }

    static size_type max_size(const _Alloc& __a)
    { return __a.max_size(); }

    static const _Alloc& _S_select_on_copy(const _Alloc& __a) { return __a; }
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>:
      _Tp_alloc_type&
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }

      const _Tp_alloc_type&
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <_ZNSt11_Deque_baseI8CommandSSaIS0_EEC1ERKS1_j>:

      _Deque_base(size_t __num_elements)
      : _M_impl()
      { _M_initialize_map(__num_elements); }

      _Deque_base(const allocator_type& __a, size_t __num_elements)
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68b9      	ldr	r1, [r7, #8]
 8002140:	4618      	mov	r0, r3
 8002142:	f000 f9c9 	bl	80024d8 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implC1ERKS1_>
      { _M_initialize_map(__num_elements); }
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7ff ff43 	bl	8001fd4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_initialize_mapEj>
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <_ZNKSt5dequeI8CommandSSaIS0_EE5beginEv>:
      /**
       *  Returns a read-only (constant) iterator that points to the first
       *  element in the %deque.  Iteration is done in ordinary element order.
       */
      const_iterator
      begin() const _GLIBCXX_NOEXCEPT
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	3308      	adds	r3, #8
 8002166:	4619      	mov	r1, r3
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 f9d3 	bl	8002514 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EC1ERKS_IS0_RS0_PS0_E>
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop

08002178 <_ZNKSt5dequeI8CommandSSaIS0_EE3endEv>:
       *  Returns a read-only (constant) iterator that points one past
       *  the last element in the %deque.  Iteration is done in
       *  ordinary element order.
       */
      const_iterator
      end() const _GLIBCXX_NOEXCEPT
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	3318      	adds	r3, #24
 8002186:	4619      	mov	r1, r3
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f9c3 	bl	8002514 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EC1ERKS_IS0_RS0_PS0_E>
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop

08002198 <_ZSt22__uninitialized_copy_aISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_ES1_ET0_T_SA_S9_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8002198:	b084      	sub	sp, #16
 800219a:	b5b0      	push	{r4, r5, r7, lr}
 800219c:	b08c      	sub	sp, #48	; 0x30
 800219e:	af06      	add	r7, sp, #24
 80021a0:	6078      	str	r0, [r7, #4]
 80021a2:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80021a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 80021aa:	f107 0308 	add.w	r3, r7, #8
 80021ae:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff fe0d 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 80021b6:	687d      	ldr	r5, [r7, #4]
 80021b8:	f107 0308 	add.w	r3, r7, #8
 80021bc:	9305      	str	r3, [sp, #20]
 80021be:	ac01      	add	r4, sp, #4
 80021c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80021c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80021ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021d4:	4628      	mov	r0, r5
 80021d6:	f000 f9b9 	bl	800254c <_ZSt18uninitialized_copyISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET0_T_SA_S9_>
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80021e4:	b004      	add	sp, #16
 80021e6:	4770      	bx	lr

080021e8 <_ZStmiI8CommandSRS0_PS0_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS7_SA_>:
  // According to the resolution of DR179 not only the various comparison
  // operators but also operator- must accept mixed iterator/const_iterator
  // parameters.
  template<typename _Tp, typename _Ref, typename _Ptr>
    inline typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
 80021f2:	f000 f9d5 	bl	80025a0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E14_S_buffer_sizeEv>
 80021f6:	4603      	mov	r3, r0
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
	+ (__y._M_last - __y._M_cur);
 80021f8:	461a      	mov	r2, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 80021fe:	4619      	mov	r1, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8002204:	1acb      	subs	r3, r1, r3
 8002206:	109b      	asrs	r3, r3, #2
 8002208:	3b01      	subs	r3, #1
 800220a:	fb03 f302 	mul.w	r3, r3, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6812      	ldr	r2, [r2, #0]
	+ (__y._M_last - __y._M_cur);
 8002212:	4611      	mov	r1, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6852      	ldr	r2, [r2, #4]
	+ (__y._M_last - __y._M_cur);
 8002218:	1a8a      	subs	r2, r1, r2
 800221a:	10d2      	asrs	r2, r2, #3
 800221c:	4413      	add	r3, r2
 800221e:	683a      	ldr	r2, [r7, #0]
 8002220:	6892      	ldr	r2, [r2, #8]
 8002222:	4611      	mov	r1, r2
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	6812      	ldr	r2, [r2, #0]
 8002228:	1a8a      	subs	r2, r1, r2
 800222a:	10d2      	asrs	r2, r2, #3
 800222c:	4413      	add	r3, r2
    }
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop

08002238 <_ZNKSt15_Deque_iteratorI8CommandSRS0_PS0_EdeEv>:
      iterator
      _M_const_cast() const _GLIBCXX_NOEXCEPT
      { return iterator(_M_cur, _M_node); }

      reference
      operator*() const _GLIBCXX_NOEXCEPT
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop

08002250 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE7destroyERS2_PS1_>:

    template<typename _Tp>
      static void construct(_Alloc& __a, pointer __p, const _Tp& __arg)
      { __a.construct(__p, __arg); }

    static void destroy(_Alloc& __a, pointer __p)
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
    { __a.destroy(__p); }
 800225a:	6839      	ldr	r1, [r7, #0]
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f9a7 	bl	80025b0 <_ZN9__gnu_cxx13new_allocatorI8CommandSE7destroyEPS1_>
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop

0800226c <_ZNSt5dequeI8CommandSSaIS0_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4618      	mov	r0, r3
 8002278:	f7ff fda0 	bl	8001dbc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>
 800227c:	4602      	mov	r2, r0
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	4619      	mov	r1, r3
 8002284:	4610      	mov	r0, r2
 8002286:	f7ff ffe3 	bl	8002250 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE7destroyERS2_PS1_>
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4619      	mov	r1, r3
 8002292:	4610      	mov	r0, r2
 8002294:	f000 f8de 	bl	8002454 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE18_M_deallocate_nodeEPS0_>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f103 0208 	add.w	r2, r3, #8
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	3304      	adds	r3, #4
 80022a4:	4619      	mov	r1, r3
 80022a6:	4610      	mov	r0, r2
 80022a8:	f000 f8ba 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	609a      	str	r2, [r3, #8]
    }
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE9constructIS1_EEvRS2_PS1_RKT_>:

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
    { __a.deallocate(__p, __n); }

    template<typename _Tp>
      static void construct(_Alloc& __a, pointer __p, const _Tp& __arg)
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
      { __a.construct(__p, __arg); }
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	68b9      	ldr	r1, [r7, #8]
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 f979 	bl	80025c4 <_ZN9__gnu_cxx13new_allocatorI8CommandSE9constructEPS1_RKS1_>
 80022d2:	bf00      	nop
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop

080022dc <_ZNSt5dequeI8CommandSSaIS0_EE16_M_push_back_auxERKS0_>:
      void
      deque<_Tp, _Alloc>::
      _M_push_back_aux(_Args&&... __args)
#else
      void
      deque<_Tp, _Alloc>::
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
      _M_push_back_aux(const value_type& __t)
#endif
      {
	_M_reserve_map_at_back();
 80022e6:	2101      	movs	r1, #1
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f983 	bl	80025f4 <_ZNSt5dequeI8CommandSSaIS0_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f2:	1d1c      	adds	r4, r3, #4
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f000 f998 	bl	800262c <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_allocate_nodeEv>
 80022fc:	4603      	mov	r3, r0
 80022fe:	6023      	str	r3, [r4, #0]
#if __cplusplus >= 201103L
	    _Alloc_traits::construct(this->_M_impl,
	                             this->_M_impl._M_finish._M_cur,
			             std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	4619      	mov	r1, r3
 800230a:	f000 f95b 	bl	80025c4 <_ZN9__gnu_cxx13new_allocatorI8CommandSE9constructEPS1_RKS1_>
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f103 0218 	add.w	r2, r3, #24
						+ 1);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	                             this->_M_impl._M_finish._M_cur,
			             std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 8002318:	3304      	adds	r3, #4
 800231a:	4619      	mov	r1, r3
 800231c:	4610      	mov	r0, r2
 800231e:	f000 f87f 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
						+ 1);
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69da      	ldr	r2, [r3, #28]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	619a      	str	r2, [r3, #24]
	__catch(...)
	  {
	    _M_deallocate_node(*(this->_M_impl._M_finish._M_node + 1));
	    __throw_exception_again;
	  }
      }
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	bd90      	pop	{r4, r7, pc}
 8002332:	bf00      	nop

08002334 <_ZNSaI8CommandSEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. std::allocator propagate_on_container_move_assignment
      typedef true_type propagate_on_container_move_assignment;
#endif

      allocator() throw() { }
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f987 	bl	8002650 <_ZN9__gnu_cxx13new_allocatorI8CommandSEC1Ev>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1Ev>:

      _Deque_iterator(_Elt_pointer __x, _Map_pointer __y) _GLIBCXX_NOEXCEPT
      : _M_cur(__x), _M_first(*__y),
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	60da      	str	r2, [r3, #12]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	4618      	mov	r0, r3
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <_ZN9__gnu_cxx13new_allocatorI8CommandSED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d201      	bcs.n	80023a6 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	e000      	b.n	80023a8 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80023a6:	687b      	ldr	r3, [r7, #4]
    }
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop

080023b4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_allocate_mapEj>:
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
      }

      _Map_pointer
      _M_allocate_map(size_t __n)
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80023be:	f107 030c 	add.w	r3, r7, #12
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 f859 	bl	800247c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	6839      	ldr	r1, [r7, #0]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 f947 	bl	8002664 <_ZN9__gnu_cxx14__alloc_traitsISaIP8CommandSEE8allocateERS3_j>
 80023d6:	4604      	mov	r4, r0
      }

      _Map_pointer
      _M_allocate_map(size_t __n)
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 f85f 	bl	80024a0 <_ZNSaIP8CommandSED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80023e2:	4623      	mov	r3, r4
      }
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd90      	pop	{r4, r7, pc}

080023ec <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_create_nodesEPPS0_S4_>:
					% __deque_buf_size(sizeof(_Tp)));
    }

  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	607a      	str	r2, [r7, #4]
    _M_create_nodes(_Map_pointer __nstart, _Map_pointer __nfinish)
    {
      _Map_pointer __cur;
      __try
	{
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	429a      	cmp	r2, r3
 8002402:	d209      	bcs.n	8002418 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_create_nodesEPPS0_S4_+0x2c>
	    *__cur = this->_M_allocate_node();
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 f911 	bl	800262c <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_allocate_nodeEv>
 800240a:	4602      	mov	r2, r0
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	601a      	str	r2, [r3, #0]
    _M_create_nodes(_Map_pointer __nstart, _Map_pointer __nfinish)
    {
      _Map_pointer __cur;
      __try
	{
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3304      	adds	r3, #4
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	e7f1      	b.n	80023fc <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_create_nodesEPPS0_S4_+0x10>
      __catch(...)
	{
	  _M_destroy_nodes(__nstart, __cur);
	  __throw_exception_again;
	}
    }
 8002418:	bf00      	nop
 800241a:	3718      	adds	r7, #24
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>:
       *  Prepares to traverse new_node.  Sets everything except
       *  _M_cur, which should therefore be set by the caller
       *  immediately afterwards, based on _M_first and _M_last.
       */
      void
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8002420:	b590      	push	{r4, r7, lr}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
      {
	_M_node = __new_node;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	683a      	ldr	r2, [r7, #0]
 800242e:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685c      	ldr	r4, [r3, #4]
 800243c:	f000 f8b0 	bl	80025a0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E14_S_buffer_sizeEv>
 8002440:	4603      	mov	r3, r0
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	18e2      	adds	r2, r4, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	609a      	str	r2, [r3, #8]
      }
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	bd90      	pop	{r4, r7, pc}
 8002452:	bf00      	nop

08002454 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE18_M_deallocate_nodeEPS0_>:
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
      }

      void
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
      {
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 800245e:	687c      	ldr	r4, [r7, #4]
 8002460:	2008      	movs	r0, #8
 8002462:	f7ff f9b9 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8002466:	4603      	mov	r3, r0
 8002468:	461a      	mov	r2, r3
 800246a:	6839      	ldr	r1, [r7, #0]
 800246c:	4620      	mov	r0, r4
 800246e:	f000 f909 	bl	8002684 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE10deallocateERS2_PS1_j>
      }
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	bd90      	pop	{r4, r7, pc}
 800247a:	bf00      	nop

0800247c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE20_M_get_map_allocatorEv>:
      const _Tp_alloc_type&
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }

      _Map_alloc_type
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 8002486:	6838      	ldr	r0, [r7, #0]
 8002488:	f7ff fe48 	bl	800211c <_ZNKSt11_Deque_baseI8CommandSSaIS0_EE19_M_get_Tp_allocatorEv>
 800248c:	4603      	mov	r3, r0
 800248e:	4619      	mov	r1, r3
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f000 f907 	bl	80026a4 <_ZNSaIP8CommandSEC1IS_EERKSaIT_E>
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop

080024a0 <_ZNSaIP8CommandSED1Ev>:
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f909 	bl	80026c0 <_ZN9__gnu_cxx13new_allocatorIP8CommandSED1Ev>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <_ZN9__gnu_cxx14__alloc_traitsISaIP8CommandSEE10deallocateERS3_PS2_j>:

    static pointer
    allocate(_Alloc& __a, size_type __n)
    { return __a.allocate(__n); }

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
    { __a.deallocate(__p, __n); }
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	68b9      	ldr	r1, [r7, #8]
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f903 	bl	80026d4 <_ZN9__gnu_cxx13new_allocatorIP8CommandSE10deallocateEPS2_j>
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop

080024d8 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE11_Deque_implC1ERKS1_>:
	_Deque_impl()
	: _Tp_alloc_type(), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
	{ }

	_Deque_impl(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
 80024e2:	6839      	ldr	r1, [r7, #0]
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f903 	bl	80026f0 <_ZNSaI8CommandSEC1ERKS0_>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	3308      	adds	r3, #8
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff ff26 	bl	800234c <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1Ev>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3318      	adds	r3, #24
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff ff21 	bl	800234c <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1Ev>
	{ }
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4618      	mov	r0, r3
 800250e:	3708      	adds	r7, #8
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EC1ERKS_IS0_RS0_PS0_E>:
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
      : _M_cur(), _M_first(), _M_last(), _M_node() { }

      _Deque_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
        _M_last(__x._M_last), _M_node(__x._M_node) { }
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	609a      	str	r2, [r3, #8]
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	68da      	ldr	r2, [r3, #12]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop

0800254c <_ZSt18uninitialized_copyISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET0_T_SA_S9_>:
   *
   *  Like copy(), but does not require an initialized output range.
  */
  template<typename _InputIterator, typename _ForwardIterator>
    inline _ForwardIterator
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800254c:	b084      	sub	sp, #16
 800254e:	b5b0      	push	{r4, r5, r7, lr}
 8002550:	b08e      	sub	sp, #56	; 0x38
 8002552:	af06      	add	r7, sp, #24
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800255a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      typedef typename iterator_traits<_InputIterator>::value_type
	_ValueType1;
      typedef typename iterator_traits<_ForwardIterator>::value_type
	_ValueType2;
#if __cplusplus < 201103L
      const bool __assignable = true;
 800255e:	2301      	movs	r3, #1
 8002560:	77fb      	strb	r3, [r7, #31]
#endif

      return std::__uninitialized_copy<__is_trivial(_ValueType1)
				       && __is_trivial(_ValueType2)
				       && __assignable>::
	__uninit_copy(__first, __last, __result);
 8002562:	f107 030c 	add.w	r3, r7, #12
 8002566:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff fc31 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 800256e:	687d      	ldr	r5, [r7, #4]
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	9305      	str	r3, [sp, #20]
 8002576:	ac01      	add	r4, sp, #4
 8002578:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800257c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800257e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002582:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002584:	9300      	str	r3, [sp, #0]
 8002586:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800258a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800258c:	4628      	mov	r0, r5
 800258e:	f000 f8bd 	bl	800270c <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt15_Deque_iteratorI8CommandSRKS3_PS4_ES2_IS3_RS3_PS3_EEET0_T_SC_SB_>
    }
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	3720      	adds	r7, #32
 8002596:	46bd      	mov	sp, r7
 8002598:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800259c:	b004      	add	sp, #16
 800259e:	4770      	bx	lr

080025a0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E14_S_buffer_sizeEv>:
      typedef __iter<const _Tp>		const_iterator;
      typedef __ptr_to<_Tp>		_Elt_pointer;
      typedef __ptr_to<_Elt_pointer>	_Map_pointer;
#endif

      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 80025a4:	2008      	movs	r0, #8
 80025a6:	f7ff f917 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 80025aa:	4603      	mov	r3, r0
 80025ac:	4618      	mov	r0, r3
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_ZN9__gnu_cxx13new_allocatorI8CommandSE7destroyEPS1_>:
      void 
      construct(pointer __p, const _Tp& __val) 
      { ::new((void *)__p) _Tp(__val); }

      void 
      destroy(pointer __p) { __p->~_Tp(); }
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <_ZN9__gnu_cxx13new_allocatorI8CommandSE9constructEPS1_RKS1_>:
        destroy(_Up* __p) { __p->~_Up(); }
#else
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 402. wrong new expression in [some_] allocator::construct
      void 
      construct(pointer __p, const _Tp& __val) 
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
      { ::new((void *)__p) _Tp(__val); }
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4619      	mov	r1, r3
 80025d4:	2008      	movs	r0, #8
 80025d6:	f7ff f8f3 	bl	80017c0 <_ZnwjPv>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d004      	beq.n	80025ea <_ZN9__gnu_cxx13new_allocatorI8CommandSE9constructEPS1_RKS1_+0x26>
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025e6:	e883 0003 	stmia.w	r3, {r0, r1}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop

080025f4 <_ZNSt5dequeI8CommandSSaIS0_EE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	1c5a      	adds	r2, r3, #1
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	6a49      	ldr	r1, [r1, #36]	; 0x24
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800260a:	4608      	mov	r0, r1
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 800260c:	6879      	ldr	r1, [r7, #4]
 800260e:	6809      	ldr	r1, [r1, #0]
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8002610:	1a41      	subs	r1, r0, r1
 8002612:	1089      	asrs	r1, r1, #2
 8002614:	1a5b      	subs	r3, r3, r1
 8002616:	429a      	cmp	r2, r3
 8002618:	d904      	bls.n	8002624 <_ZNSt5dequeI8CommandSSaIS0_EE22_M_reserve_map_at_backEj+0x30>
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
	  _M_reallocate_map(__nodes_to_add, false);
 800261a:	2200      	movs	r2, #0
 800261c:	6839      	ldr	r1, [r7, #0]
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f89c 	bl	800275c <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb>
      }
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <_ZNSt11_Deque_baseI8CommandSSaIS0_EE16_M_allocate_nodeEv>:
      _Map_alloc_type
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
      { return _Map_alloc_type(_M_get_Tp_allocator()); }

      _Ptr
      _M_allocate_node()
 800262c:	b590      	push	{r4, r7, lr}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
      { 
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8002634:	687c      	ldr	r4, [r7, #4]
 8002636:	2008      	movs	r0, #8
 8002638:	f7ff f8ce 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 800263c:	4603      	mov	r3, r0
 800263e:	4619      	mov	r1, r3
 8002640:	4620      	mov	r0, r4
 8002642:	f000 f927 	bl	8002894 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE8allocateERS2_j>
 8002646:	4603      	mov	r3, r0
      }
 8002648:	4618      	mov	r0, r3
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	bd90      	pop	{r4, r7, pc}

08002650 <_ZN9__gnu_cxx13new_allocatorI8CommandSEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <_ZN9__gnu_cxx14__alloc_traitsISaIP8CommandSEE8allocateERS3_j>:
    typedef typename _Alloc::const_reference        const_reference;
    typedef typename _Alloc::size_type              size_type;
    typedef typename _Alloc::difference_type        difference_type;

    static pointer
    allocate(_Alloc& __a, size_type __n)
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
    { return __a.allocate(__n); }
 800266e:	2200      	movs	r2, #0
 8002670:	6839      	ldr	r1, [r7, #0]
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f91e 	bl	80028b4 <_ZN9__gnu_cxx13new_allocatorIP8CommandSE8allocateEjPKv>
 8002678:	4603      	mov	r3, r0
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop

08002684 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE10deallocateERS2_PS1_j>:

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
 8002684:	b580      	push	{r7, lr}
 8002686:	b084      	sub	sp, #16
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
    { __a.deallocate(__p, __n); }
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	68b9      	ldr	r1, [r7, #8]
 8002694:	68f8      	ldr	r0, [r7, #12]
 8002696:	f000 f92b 	bl	80028f0 <_ZN9__gnu_cxx13new_allocatorI8CommandSE10deallocateEPS1_j>
 800269a:	bf00      	nop
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop

080026a4 <_ZNSaIP8CommandSEC1IS_EERKSaIT_E>:

      allocator(const allocator& __a) throw()
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f92c 	bl	800290c <_ZN9__gnu_cxx13new_allocatorIP8CommandSEC1Ev>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop

080026c0 <_ZN9__gnu_cxx13new_allocatorIP8CommandSED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr

080026d4 <_ZN9__gnu_cxx13new_allocatorIP8CommandSE10deallocateEPS2_j>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 80026e0:	68b8      	ldr	r0, [r7, #8]
 80026e2:	f003 fcd1 	bl	8006088 <_ZdlPv>
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop

080026f0 <_ZNSaI8CommandSEC1ERKS0_>:
      typedef true_type propagate_on_container_move_assignment;
#endif

      allocator() throw() { }

      allocator(const allocator& __a) throw()
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 80026fa:	6839      	ldr	r1, [r7, #0]
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 f90f 	bl	8002920 <_ZN9__gnu_cxx13new_allocatorI8CommandSEC1ERKS2_>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt15_Deque_iteratorI8CommandSRKS3_PS4_ES2_IS3_RS3_PS3_EEET0_T_SC_SB_>:
  template<>
    struct __uninitialized_copy<true>
    {
      template<typename _InputIterator, typename _ForwardIterator>
        static _ForwardIterator
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800270c:	b084      	sub	sp, #16
 800270e:	b5b0      	push	{r4, r5, r7, lr}
 8002710:	b08c      	sub	sp, #48	; 0x30
 8002712:	af06      	add	r7, sp, #24
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800271a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
		      _ForwardIterator __result)
        { return std::copy(__first, __last, __result); }
 800271e:	f107 0308 	add.w	r3, r7, #8
 8002722:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fb53 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 800272a:	687d      	ldr	r5, [r7, #4]
 800272c:	f107 0308 	add.w	r3, r7, #8
 8002730:	9305      	str	r3, [sp, #20]
 8002732:	ac01      	add	r4, sp, #4
 8002734:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002738:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800273a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800273e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002740:	9300      	str	r3, [sp, #0]
 8002742:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002746:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002748:	4628      	mov	r0, r5
 800274a:	f000 f8f5 	bl	8002938 <_ZSt4copyISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET0_T_SA_S9_>
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002758:	b004      	add	sp, #16
 800275a:	4770      	bx	lr

0800275c <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb>:
        }
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b08b      	sub	sp, #44	; 0x2c
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	4613      	mov	r3, r2
 8002768:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	695b      	ldr	r3, [r3, #20]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	109b      	asrs	r3, r3, #2
 8002778:	3301      	adds	r3, #1
 800277a:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	6a3a      	ldr	r2, [r7, #32]
 8002780:	4413      	add	r3, r2
 8002782:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	429a      	cmp	r2, r3
 800278e:	d92d      	bls.n	80027ec <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x90>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681a      	ldr	r2, [r3, #0]
					 - __new_num_nodes) / 2
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6859      	ldr	r1, [r3, #4]
	                 + (__add_at_front ? __nodes_to_add : 0);
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	1acb      	subs	r3, r1, r3
 800279c:	085b      	lsrs	r3, r3, #1
 800279e:	0099      	lsls	r1, r3, #2
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x50>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	e000      	b.n	80027ae <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x52>
 80027ac:	2300      	movs	r3, #0
 80027ae:	440b      	add	r3, r1
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 80027b0:	4413      	add	r3, r2
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
					 - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	695a      	ldr	r2, [r3, #20]
 80027b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d909      	bls.n	80027d2 <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x76>
	    std::copy(this->_M_impl._M_start._M_node,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
					 - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  if (__new_nstart < this->_M_impl._M_start._M_node)
	    std::copy(this->_M_impl._M_start._M_node,
 80027c6:	3304      	adds	r3, #4
 80027c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027ca:	4619      	mov	r1, r3
 80027cc:	f000 f8ee 	bl	80029ac <_ZSt4copyIPP8CommandSS2_ET0_T_S4_S3_>
 80027d0:	e048      	b.n	8002864 <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x108>
		      this->_M_impl._M_finish._M_node + 1,
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
	    std::copy(this->_M_impl._M_start._M_node,
		      this->_M_impl._M_finish._M_node + 1,
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 80027da:	1d19      	adds	r1, r3, #4
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027e2:	4413      	add	r3, r2
 80027e4:	461a      	mov	r2, r3
 80027e6:	f000 f8f9 	bl	80029dc <_ZSt13copy_backwardIPP8CommandSS2_ET0_T_S4_S3_>
 80027ea:	e03b      	b.n	8002864 <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0x108>
			       __new_nstart + __old_num_nodes);
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
	                             + std::max(this->_M_impl._M_map_size,
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	685c      	ldr	r4, [r3, #4]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	3304      	adds	r3, #4
 80027f4:	f107 0208 	add.w	r2, r7, #8
 80027f8:	4611      	mov	r1, r2
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fdc6 	bl	800238c <_ZSt3maxIjERKT_S2_S2_>
 8002800:	4603      	mov	r3, r0
						__nodes_to_add) + 2;
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4423      	add	r3, r4
 8002806:	3302      	adds	r3, #2
 8002808:	61bb      	str	r3, [r7, #24]

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	69b9      	ldr	r1, [r7, #24]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fdd0 	bl	80023b4 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE15_M_allocate_mapEj>
 8002814:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	085b      	lsrs	r3, r3, #1
 800281e:	009a      	lsls	r2, r3, #2
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d002      	beq.n	800282c <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0xd0>
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	e000      	b.n	800282e <_ZNSt5dequeI8CommandSSaIS0_EE17_M_reallocate_mapEjb+0xd2>
 800282c:	2300      	movs	r3, #0
 800282e:	4413      	add	r3, r2
	  size_type __new_map_size = this->_M_impl._M_map_size
	                             + std::max(this->_M_impl._M_map_size,
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	4413      	add	r3, r2
 8002834:	627b      	str	r3, [r7, #36]	; 0x24
	                 + (__add_at_front ? __nodes_to_add : 0);
	  std::copy(this->_M_impl._M_start._M_node,
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  std::copy(this->_M_impl._M_start._M_node,
 800283e:	3304      	adds	r3, #4
 8002840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002842:	4619      	mov	r1, r3
 8002844:	f000 f8b2 	bl	80029ac <_ZSt4copyIPP8CommandSS2_ET0_T_S4_S3_>
		    this->_M_impl._M_finish._M_node + 1,
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6819      	ldr	r1, [r3, #0]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	461a      	mov	r2, r3
 8002854:	f7ff fc3c 	bl	80020d0 <_ZNSt11_Deque_baseI8CommandSSaIS0_EE17_M_deallocate_mapEPPS0_j>

	  this->_M_impl._M_map = __new_map;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	3308      	adds	r3, #8
 8002868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff fdd8 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f103 0018 	add.w	r0, r3, #24
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800287c:	3b01      	subs	r3, #1
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002882:	4413      	add	r3, r2
 8002884:	4619      	mov	r1, r3
 8002886:	f7ff fdcb 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
    }
 800288a:	bf00      	nop
 800288c:	372c      	adds	r7, #44	; 0x2c
 800288e:	46bd      	mov	sp, r7
 8002890:	bd90      	pop	{r4, r7, pc}
 8002892:	bf00      	nop

08002894 <_ZN9__gnu_cxx14__alloc_traitsISaI8CommandSEE8allocateERS2_j>:
    typedef typename _Alloc::const_reference        const_reference;
    typedef typename _Alloc::size_type              size_type;
    typedef typename _Alloc::difference_type        difference_type;

    static pointer
    allocate(_Alloc& __a, size_type __n)
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
    { return __a.allocate(__n); }
 800289e:	2200      	movs	r2, #0
 80028a0:	6839      	ldr	r1, [r7, #0]
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f8b2 	bl	8002a0c <_ZN9__gnu_cxx13new_allocatorI8CommandSE8allocateEjPKv>
 80028a8:	4603      	mov	r3, r0
 80028aa:	4618      	mov	r0, r3
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop

080028b4 <_ZN9__gnu_cxx13new_allocatorIP8CommandSE8allocateEjPKv>:
      { return std::__addressof(__x); }

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      pointer
      allocate(size_type __n, const void* = 0)
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
      { 
	if (__n > this->max_size())
 80028c0:	68f8      	ldr	r0, [r7, #12]
 80028c2:	f000 f8c1 	bl	8002a48 <_ZNK9__gnu_cxx13new_allocatorIP8CommandSE8max_sizeEv>
 80028c6:	4602      	mov	r2, r0
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	bf34      	ite	cc
 80028ce:	2301      	movcc	r3, #1
 80028d0:	2300      	movcs	r3, #0
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <_ZN9__gnu_cxx13new_allocatorIP8CommandSE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80028d8:	f003 fbd8 	bl	800608c <_ZSt17__throw_bad_allocv>

	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f003 fbaa 	bl	800603a <_Znwj>
 80028e6:	4603      	mov	r3, r0
      }
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <_ZN9__gnu_cxx13new_allocatorI8CommandSE10deallocateEPS1_j>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 80028fc:	68b8      	ldr	r0, [r7, #8]
 80028fe:	f003 fbc3 	bl	8006088 <_ZdlPv>
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop

0800290c <_ZN9__gnu_cxx13new_allocatorIP8CommandSEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr

08002920 <_ZN9__gnu_cxx13new_allocatorI8CommandSEC1ERKS2_>:

      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	bc80      	pop	{r7}
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop

08002938 <_ZSt4copyISt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET0_T_SA_S9_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8002938:	b084      	sub	sp, #16
 800293a:	b5b0      	push	{r4, r5, r7, lr}
 800293c:	b094      	sub	sp, #80	; 0x50
 800293e:	af06      	add	r7, sp, #24
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8002946:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
	       __result));
 800294a:	f107 0008 	add.w	r0, r7, #8
 800294e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002956:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002958:	f000 f882 	bl	8002a60 <_ZSt12__miter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Miter_baseIT_E13iterator_typeES7_>
 800295c:	f107 0018 	add.w	r0, r7, #24
 8002960:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002968:	cb0e      	ldmia	r3, {r1, r2, r3}
 800296a:	f000 f879 	bl	8002a60 <_ZSt12__miter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Miter_baseIT_E13iterator_typeES7_>
 800296e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002972:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fa2b 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 800297a:	687d      	ldr	r5, [r7, #4]
 800297c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002980:	9305      	str	r3, [sp, #20]
 8002982:	ac01      	add	r4, sp, #4
 8002984:	f107 0318 	add.w	r3, r7, #24
 8002988:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800298a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	f107 0308 	add.w	r3, r7, #8
 8002996:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002998:	4628      	mov	r0, r5
 800299a:	f000 f879 	bl	8002a90 <_ZSt14__copy_move_a2ILb0ESt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET1_T0_SA_S9_>
    }
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	3738      	adds	r7, #56	; 0x38
 80029a2:	46bd      	mov	sp, r7
 80029a4:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80029a8:	b004      	add	sp, #16
 80029aa:	4770      	bx	lr

080029ac <_ZSt4copyIPP8CommandSS2_ET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80029ac:	b590      	push	{r4, r7, lr}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f000 f8ab 	bl	8002b14 <_ZSt12__miter_baseIPP8CommandSENSt11_Miter_baseIT_E13iterator_typeES4_>
 80029be:	4604      	mov	r4, r0
 80029c0:	68b8      	ldr	r0, [r7, #8]
 80029c2:	f000 f8a7 	bl	8002b14 <_ZSt12__miter_baseIPP8CommandSENSt11_Miter_baseIT_E13iterator_typeES4_>
 80029c6:	4603      	mov	r3, r0
	       __result));
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	4619      	mov	r1, r3
 80029cc:	4620      	mov	r0, r4
 80029ce:	f000 f8ad 	bl	8002b2c <_ZSt14__copy_move_a2ILb0EPP8CommandSS2_ET1_T0_S4_S3_>
 80029d2:	4603      	mov	r3, r0
    }
 80029d4:	4618      	mov	r0, r3
 80029d6:	3714      	adds	r7, #20
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd90      	pop	{r4, r7, pc}

080029dc <_ZSt13copy_backwardIPP8CommandSS2_ET0_T_S4_S3_>:
   *  Result may not be in the range (first,last].  Use copy instead.  Note
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 80029dc:	b590      	push	{r4, r7, lr}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f893 	bl	8002b14 <_ZSt12__miter_baseIPP8CommandSENSt11_Miter_baseIT_E13iterator_typeES4_>
 80029ee:	4604      	mov	r4, r0
 80029f0:	68b8      	ldr	r0, [r7, #8]
 80029f2:	f000 f88f 	bl	8002b14 <_ZSt12__miter_baseIPP8CommandSENSt11_Miter_baseIT_E13iterator_typeES4_>
 80029f6:	4603      	mov	r3, r0
	       __result));
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4620      	mov	r0, r4
 80029fe:	f000 f8b1 	bl	8002b64 <_ZSt23__copy_move_backward_a2ILb0EPP8CommandSS2_ET1_T0_S4_S3_>
 8002a02:	4603      	mov	r3, r0
    }
 8002a04:	4618      	mov	r0, r3
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd90      	pop	{r4, r7, pc}

08002a0c <_ZN9__gnu_cxx13new_allocatorI8CommandSE8allocateEjPKv>:
      { return std::__addressof(__x); }

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      pointer
      allocate(size_type __n, const void* = 0)
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
      { 
	if (__n > this->max_size())
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f000 f8bf 	bl	8002b9c <_ZNK9__gnu_cxx13new_allocatorI8CommandSE8max_sizeEv>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	bf34      	ite	cc
 8002a26:	2301      	movcc	r3, #1
 8002a28:	2300      	movcs	r3, #0
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <_ZN9__gnu_cxx13new_allocatorI8CommandSE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8002a30:	f003 fb2c 	bl	800608c <_ZSt17__throw_bad_allocv>

	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	00db      	lsls	r3, r3, #3
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f003 fafe 	bl	800603a <_Znwj>
 8002a3e:	4603      	mov	r3, r0
      }
 8002a40:	4618      	mov	r0, r3
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <_ZNK9__gnu_cxx13new_allocatorIP8CommandSE8max_sizeEv>:
      void
      deallocate(pointer __p, size_type)
      { ::operator delete(__p); }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8002a50:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8002a54:	4618      	mov	r0, r3
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bc80      	pop	{r7}
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop

08002a60 <_ZSt12__miter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Miter_baseIT_E13iterator_typeES7_>:
    : _Iter_base<_Iterator, __is_move_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Miter_base<_Iterator>::iterator_type
    __miter_base(_Iterator __it)
 8002a60:	b084      	sub	sp, #16
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af02      	add	r7, sp, #8
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	f107 0014 	add.w	r0, r7, #20
 8002a6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    { return std::_Miter_base<_Iterator>::_S_base(__it); }
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	f107 0314 	add.w	r3, r7, #20
 8002a7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a7e:	f000 f899 	bl	8002bb4 <_ZNSt10_Iter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_ELb0EE7_S_baseES5_>
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002a8c:	b004      	add	sp, #16
 8002a8e:	4770      	bx	lr

08002a90 <_ZSt14__copy_move_a2ILb0ESt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET1_T0_SA_S9_>:
    __copy_move_a2(istreambuf_iterator<_CharT, char_traits<_CharT> >,
		   istreambuf_iterator<_CharT, char_traits<_CharT> >, _CharT*);

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002a90:	b084      	sub	sp, #16
 8002a92:	b5b0      	push	{r4, r5, r7, lr}
 8002a94:	b098      	sub	sp, #96	; 0x60
 8002a96:	af06      	add	r7, sp, #24
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8002a9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    {
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
					     std::__niter_base(__last),
					     std::__niter_base(__result)));
 8002aa2:	f107 0008 	add.w	r0, r7, #8
 8002aa6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002aae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ab0:	f000 f896 	bl	8002be0 <_ZSt12__niter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Niter_baseIT_E13iterator_typeES7_>
 8002ab4:	f107 0018 	add.w	r0, r7, #24
 8002ab8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ac0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ac2:	f000 f88d 	bl	8002be0 <_ZSt12__niter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Niter_baseIT_E13iterator_typeES7_>
 8002ac6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002aca:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff f97f 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8002ad2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ad6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 f897 	bl	8002c10 <_ZSt12__niter_baseISt15_Deque_iteratorI8CommandSRS1_PS1_EENSt11_Niter_baseIT_E13iterator_typeES6_>
 8002ae2:	687d      	ldr	r5, [r7, #4]
 8002ae4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ae8:	9305      	str	r3, [sp, #20]
 8002aea:	ac01      	add	r4, sp, #4
 8002aec:	f107 0318 	add.w	r3, r7, #24
 8002af0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002af2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	f107 0308 	add.w	r3, r7, #8
 8002afe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b00:	4628      	mov	r0, r5
 8002b02:	f000 f89b 	bl	8002c3c <_ZSt13__copy_move_aILb0ESt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET1_T0_SA_S9_>
    }
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	3748      	adds	r7, #72	; 0x48
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002b10:	b004      	add	sp, #16
 8002b12:	4770      	bx	lr

08002b14 <_ZSt12__miter_baseIPP8CommandSENSt11_Miter_baseIT_E13iterator_typeES4_>:
    : _Iter_base<_Iterator, __is_move_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Miter_base<_Iterator>::iterator_type
    __miter_base(_Iterator __it)
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
    { return std::_Miter_base<_Iterator>::_S_base(__it); }
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 f8b7 	bl	8002c90 <_ZNSt10_Iter_baseIPP8CommandSLb0EE7_S_baseES2_>
 8002b22:	4603      	mov	r3, r0
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <_ZSt14__copy_move_a2ILb0EPP8CommandSS2_ET1_T0_S4_S3_>:
    __copy_move_a2(istreambuf_iterator<_CharT, char_traits<_CharT> >,
		   istreambuf_iterator<_CharT, char_traits<_CharT> >, _CharT*);

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8002b2c:	b5b0      	push	{r4, r5, r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
    {
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f8b3 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b3e:	4604      	mov	r4, r0
 8002b40:	68b8      	ldr	r0, [r7, #8]
 8002b42:	f000 f8af 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b46:	4605      	mov	r5, r0
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f8ab 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b4e:	4603      	mov	r3, r0
					     std::__niter_base(__last),
					     std::__niter_base(__result)));
 8002b50:	461a      	mov	r2, r3
 8002b52:	4629      	mov	r1, r5
 8002b54:	4620      	mov	r0, r4
 8002b56:	f000 f8b1 	bl	8002cbc <_ZSt13__copy_move_aILb0EPP8CommandSS2_ET1_T0_S4_S3_>
 8002b5a:	4603      	mov	r3, r0
    }
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bdb0      	pop	{r4, r5, r7, pc}

08002b64 <_ZSt23__copy_move_backward_a2ILb0EPP8CommandSS2_ET1_T0_S4_S3_>:
								 __result);
    }

  template<bool _IsMove, typename _BI1, typename _BI2>
    inline _BI2
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 8002b64:	b5b0      	push	{r4, r5, r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
    {
      return _BI2(std::__copy_move_backward_a<_IsMove>
		  (std::__niter_base(__first), std::__niter_base(__last),
 8002b70:	68f8      	ldr	r0, [r7, #12]
 8002b72:	f000 f897 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b76:	4604      	mov	r4, r0
 8002b78:	68b8      	ldr	r0, [r7, #8]
 8002b7a:	f000 f893 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b7e:	4605      	mov	r5, r0
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f88f 	bl	8002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>
 8002b86:	4603      	mov	r3, r0
		   std::__niter_base(__result)));
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4629      	mov	r1, r5
 8002b8c:	4620      	mov	r0, r4
 8002b8e:	f000 f8a7 	bl	8002ce0 <_ZSt22__copy_move_backward_aILb0EPP8CommandSS2_ET1_T0_S4_S3_>
 8002b92:	4603      	mov	r3, r0
    }
 8002b94:	4618      	mov	r0, r3
 8002b96:	3710      	adds	r7, #16
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bdb0      	pop	{r4, r5, r7, pc}

08002b9c <_ZNK9__gnu_cxx13new_allocatorI8CommandSE8max_sizeEv>:
      void
      deallocate(pointer __p, size_type)
      { ::operator delete(__p); }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8002ba4:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8002ba8:	4618      	mov	r0, r3
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bc80      	pop	{r7}
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop

08002bb4 <_ZNSt10_Iter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_ELb0EE7_S_baseES5_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8002bb4:	b084      	sub	sp, #16
 8002bb6:	b490      	push	{r4, r7}
 8002bb8:	b082      	sub	sp, #8
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
 8002bbe:	f107 0014 	add.w	r0, r7, #20
 8002bc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      { return __it; }
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	461c      	mov	r4, r3
 8002bca:	f107 0314 	add.w	r3, r7, #20
 8002bce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc90      	pop	{r4, r7}
 8002bdc:	b004      	add	sp, #16
 8002bde:	4770      	bx	lr

08002be0 <_ZSt12__niter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_EENSt11_Niter_baseIT_E13iterator_typeES7_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8002be0:	b084      	sub	sp, #16
 8002be2:	b580      	push	{r7, lr}
 8002be4:	b084      	sub	sp, #16
 8002be6:	af02      	add	r7, sp, #8
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	f107 0014 	add.w	r0, r7, #20
 8002bee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	f107 0314 	add.w	r3, r7, #20
 8002bfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bfe:	f7ff ffd9 	bl	8002bb4 <_ZNSt10_Iter_baseISt15_Deque_iteratorI8CommandSRKS1_PS2_ELb0EE7_S_baseES5_>
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c0c:	b004      	add	sp, #16
 8002c0e:	4770      	bx	lr

08002c10 <_ZSt12__niter_baseISt15_Deque_iteratorI8CommandSRS1_PS1_EENSt11_Niter_baseIT_E13iterator_typeES6_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	6039      	str	r1, [r7, #0]
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8002c1a:	f107 0308 	add.w	r3, r7, #8
 8002c1e:	6839      	ldr	r1, [r7, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff f8d5 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f107 0208 	add.w	r2, r7, #8
 8002c2c:	4611      	mov	r1, r2
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 f868 	bl	8002d04 <_ZNSt10_Iter_baseISt15_Deque_iteratorI8CommandSRS1_PS1_ELb0EE7_S_baseES4_>
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <_ZSt13__copy_move_aILb0ESt15_Deque_iteratorI8CommandSRKS1_PS2_ES0_IS1_RS1_PS1_EET1_T0_SA_S9_>:
	}
    };

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002c3c:	b084      	sub	sp, #16
 8002c3e:	b5b0      	push	{r4, r5, r7, lr}
 8002c40:	b08e      	sub	sp, #56	; 0x38
 8002c42:	af06      	add	r7, sp, #24
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8002c4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
      typedef typename iterator_traits<_II>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueTypeI)
	                     && __is_pointer<_II>::__value
	                     && __is_pointer<_OI>::__value
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 8002c4e:	2300      	movs	r3, #0
 8002c50:	77fb      	strb	r3, [r7, #31]

      return std::__copy_move<_IsMove, __simple,
	                      _Category>::__copy_m(__first, __last, __result);
 8002c52:	f107 030c 	add.w	r3, r7, #12
 8002c56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff f8b9 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8002c5e:	687d      	ldr	r5, [r7, #4]
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	9305      	str	r3, [sp, #20]
 8002c66:	ac01      	add	r4, sp, #4
 8002c68:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002c6c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002c72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	f000 f84f 	bl	8002d20 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorI8CommandSRKS4_PS5_ES3_IS4_RS4_PS4_EEET0_T_SD_SC_>
    }
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	3720      	adds	r7, #32
 8002c86:	46bd      	mov	sp, r7
 8002c88:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002c8c:	b004      	add	sp, #16
 8002c8e:	4770      	bx	lr

08002c90 <_ZNSt10_Iter_baseIPP8CommandSLb0EE7_S_baseES2_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
      { return __it; }
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <_ZSt12__niter_baseIPP8CommandSENSt11_Niter_baseIT_E13iterator_typeES4_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7ff ffef 	bl	8002c90 <_ZNSt10_Iter_baseIPP8CommandSLb0EE7_S_baseES2_>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <_ZSt13__copy_move_aILb0EPP8CommandSS2_ET1_T0_S4_S3_>:
	}
    };

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
      typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
      typedef typename iterator_traits<_II>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueTypeI)
	                     && __is_pointer<_II>::__value
	                     && __is_pointer<_OI>::__value
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 8002cc8:	2301      	movs	r3, #1
 8002cca:	75fb      	strb	r3, [r7, #23]

      return std::__copy_move<_IsMove, __simple,
	                      _Category>::__copy_m(__first, __last, __result);
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	68b9      	ldr	r1, [r7, #8]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 f861 	bl	8002d98 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIP8CommandSEEPT_PKS5_S8_S6_>
 8002cd6:	4603      	mov	r3, r0
    }
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3718      	adds	r7, #24
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <_ZSt22__copy_move_backward_aILb0EPP8CommandSS2_ET1_T0_S4_S3_>:
	}
    };

  template<bool _IsMove, typename _BI1, typename _BI2>
    inline _BI2
    __copy_move_backward_a(_BI1 __first, _BI1 __last, _BI2 __result)
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
      typedef typename iterator_traits<_BI2>::value_type _ValueType2;
      typedef typename iterator_traits<_BI1>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueType1)
	                     && __is_pointer<_BI1>::__value
	                     && __is_pointer<_BI2>::__value
			     && __are_same<_ValueType1, _ValueType2>::__value);
 8002cec:	2301      	movs	r3, #1
 8002cee:	75fb      	strb	r3, [r7, #23]

      return std::__copy_move_backward<_IsMove, __simple,
	                               _Category>::__copy_move_b(__first,
								 __last,
								 __result);
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	68b9      	ldr	r1, [r7, #8]
 8002cf4:	68f8      	ldr	r0, [r7, #12]
 8002cf6:	f000 f86d 	bl	8002dd4 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIP8CommandSEEPT_PKS5_S8_S6_>
 8002cfa:	4603      	mov	r3, r0
    }
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <_ZNSt10_Iter_baseISt15_Deque_iteratorI8CommandSRS1_PS1_ELb0EE7_S_baseES4_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
      { return __it; }
 8002d0e:	6839      	ldr	r1, [r7, #0]
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f7ff f85d 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop

08002d20 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorI8CommandSRKS4_PS5_ES3_IS4_RS4_PS4_EEET0_T_SD_SC_>:
  template<>
    struct __copy_move<false, false, random_access_iterator_tag>
    {
      template<typename _II, typename _OI>
        static _OI
        __copy_m(_II __first, _II __last, _OI __result)
 8002d20:	b084      	sub	sp, #16
 8002d22:	b590      	push	{r4, r7, lr}
 8002d24:	b085      	sub	sp, #20
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002d2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
        { 
	  typedef typename iterator_traits<_II>::difference_type _Distance;
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8002d32:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8002d36:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f86b 	bl	8002e18 <_ZStmiI8CommandSRKS0_PS1_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS8_SB_>
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	dd1a      	ble.n	8002d80 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorI8CommandSRKS4_PS5_ES3_IS4_RS4_PS4_EEET0_T_SD_SC_+0x60>
	    {
	      *__result = *__first;
 8002d4a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002d4c:	f7ff fa74 	bl	8002238 <_ZNKSt15_Deque_iteratorI8CommandSRS0_PS0_EdeEv>
 8002d50:	4604      	mov	r4, r0
 8002d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 f886 	bl	8002e68 <_ZNKSt15_Deque_iteratorI8CommandSRKS0_PS1_EdeEv>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4623      	mov	r3, r4
 8002d60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d64:	e883 0003 	stmia.w	r3, {r0, r1}
	      ++__first;
 8002d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f000 f887 	bl	8002e80 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EppEv>
	      ++__result;
 8002d72:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002d74:	f000 f8a4 	bl	8002ec0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EppEv>
      template<typename _II, typename _OI>
        static _OI
        __copy_m(_II __first, _II __last, _OI __result)
        { 
	  typedef typename iterator_traits<_II>::difference_type _Distance;
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	e7e1      	b.n	8002d44 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorI8CommandSRKS4_PS5_ES3_IS4_RS4_PS4_EEET0_T_SD_SC_+0x24>
	    {
	      *__result = *__first;
	      ++__first;
	      ++__result;
	    }
	  return __result;
 8002d80:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f7ff f824 	bl	8001dd0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EC1ERKS3_>
	}
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002d92:	b004      	add	sp, #16
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop

08002d98 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIP8CommandSEEPT_PKS5_S8_S6_>:
  template<bool _IsMove>
    struct __copy_move<_IsMove, true, random_access_iterator_tag>
    {
      template<typename _Tp>
        static _Tp*
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
#if __cplusplus >= 201103L
	  // trivial types can have deleted assignment
	  static_assert( is_copy_assignable<_Tp>::value,
	                 "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 8002da4:	68ba      	ldr	r2, [r7, #8]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	109b      	asrs	r3, r3, #2
 8002dac:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d006      	beq.n	8002dc2 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIP8CommandSEEPT_PKS5_S8_S6_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	461a      	mov	r2, r3
 8002dba:	68f9      	ldr	r1, [r7, #12]
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f003 fb05 	bl	80063cc <memmove>
	  return __result + _Num;
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	4413      	add	r3, r2
	}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop

08002dd4 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIP8CommandSEEPT_PKS5_S8_S6_>:
  template<bool _IsMove>
    struct __copy_move_backward<_IsMove, true, random_access_iterator_tag>
    {
      template<typename _Tp>
        static _Tp*
        __copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
#if __cplusplus >= 201103L
	  // trivial types can have deleted assignment
	  static_assert( is_copy_assignable<_Tp>::value,
	                 "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	109b      	asrs	r3, r3, #2
 8002de8:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00a      	beq.n	8002e06 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIP8CommandSEEPT_PKS5_S8_S6_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	425b      	negs	r3, r3
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	18d0      	adds	r0, r2, r3
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	461a      	mov	r2, r3
 8002e00:	68f9      	ldr	r1, [r7, #12]
 8002e02:	f003 fae3 	bl	80063cc <memmove>
	  return __result - _Num;
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	4413      	add	r3, r2
	}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3718      	adds	r7, #24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <_ZStmiI8CommandSRKS0_PS1_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS8_SB_>:
  // According to the resolution of DR179 not only the various comparison
  // operators but also operator- must accept mixed iterator/const_iterator
  // parameters.
  template<typename _Tp, typename _Ref, typename _Ptr>
    inline typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
 8002e22:	f000 f86d 	bl	8002f00 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_E14_S_buffer_sizeEv>
 8002e26:	4603      	mov	r3, r0
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
	+ (__y._M_last - __y._M_cur);
 8002e28:	461a      	mov	r2, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8002e2e:	4619      	mov	r1, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8002e34:	1acb      	subs	r3, r1, r3
 8002e36:	109b      	asrs	r3, r3, #2
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	fb03 f302 	mul.w	r3, r3, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002e3e:	687a      	ldr	r2, [r7, #4]
 8002e40:	6812      	ldr	r2, [r2, #0]
	+ (__y._M_last - __y._M_cur);
 8002e42:	4611      	mov	r1, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6852      	ldr	r2, [r2, #4]
	+ (__y._M_last - __y._M_cur);
 8002e48:	1a8a      	subs	r2, r1, r2
 8002e4a:	10d2      	asrs	r2, r2, #3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	6892      	ldr	r2, [r2, #8]
 8002e52:	4611      	mov	r1, r2
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	6812      	ldr	r2, [r2, #0]
 8002e58:	1a8a      	subs	r2, r1, r2
 8002e5a:	10d2      	asrs	r2, r2, #3
 8002e5c:	4413      	add	r3, r2
    }
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop

08002e68 <_ZNKSt15_Deque_iteratorI8CommandSRKS0_PS1_EdeEv>:
      iterator
      _M_const_cast() const _GLIBCXX_NOEXCEPT
      { return iterator(_M_cur, _M_node); }

      reference
      operator*() const _GLIBCXX_NOEXCEPT
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop

08002e80 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EppEv>:
      pointer
      operator->() const _GLIBCXX_NOEXCEPT
      { return _M_cur; }

      _Self&
      operator++() _GLIBCXX_NOEXCEPT
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
      {
	++_M_cur;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f103 0208 	add.w	r2, r3, #8
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	601a      	str	r2, [r3, #0]
	if (_M_cur == _M_last)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d10a      	bne.n	8002eb6 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_EppEv+0x36>
	  {
	    _M_set_node(_M_node + 1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f831 	bl	8002f10 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_E11_M_set_nodeEPPS0_>
	    _M_cur = _M_first;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	601a      	str	r2, [r3, #0]
	  }
	return *this;
 8002eb6:	687b      	ldr	r3, [r7, #4]
      }
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EppEv>:
      pointer
      operator->() const _GLIBCXX_NOEXCEPT
      { return _M_cur; }

      _Self&
      operator++() _GLIBCXX_NOEXCEPT
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b082      	sub	sp, #8
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
      {
	++_M_cur;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f103 0208 	add.w	r2, r3, #8
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	601a      	str	r2, [r3, #0]
	if (_M_cur == _M_last)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d10a      	bne.n	8002ef6 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_EppEv+0x36>
	  {
	    _M_set_node(_M_node + 1);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff fa99 	bl	8002420 <_ZNSt15_Deque_iteratorI8CommandSRS0_PS0_E11_M_set_nodeEPS2_>
	    _M_cur = _M_first;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	601a      	str	r2, [r3, #0]
	  }
	return *this;
 8002ef6:	687b      	ldr	r3, [r7, #4]
      }
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3708      	adds	r7, #8
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_E14_S_buffer_sizeEv>:
      typedef __iter<const _Tp>		const_iterator;
      typedef __ptr_to<_Tp>		_Elt_pointer;
      typedef __ptr_to<_Elt_pointer>	_Map_pointer;
#endif

      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8002f04:	2008      	movs	r0, #8
 8002f06:	f7fe fc67 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_E11_M_set_nodeEPPS0_>:
       *  Prepares to traverse new_node.  Sets everything except
       *  _M_cur, which should therefore be set by the caller
       *  immediately afterwards, based on _M_first and _M_last.
       */
      void
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8002f10:	b590      	push	{r4, r7, lr}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
      {
	_M_node = __new_node;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685c      	ldr	r4, [r3, #4]
 8002f2c:	f7ff ffe8 	bl	8002f00 <_ZNSt15_Deque_iteratorI8CommandSRKS0_PS1_E14_S_buffer_sizeEv>
 8002f30:	4603      	mov	r3, r0
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	18e2      	adds	r2, r4, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	609a      	str	r2, [r3, #8]
      }
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd90      	pop	{r4, r7, pc}
 8002f42:	bf00      	nop

08002f44 <_ZL9storeBytei>:
static int (*pGetByte)() = 0;
static void (*pStoreByte)(int byte) = 0;
static void (*pDisableCS)() = 0;

static void storeByte(int byte)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	SPI2_class & sp = SPI2_class::getInstance();
 8002f4c:	f000 f832 	bl	8002fb4 <_ZN10SPI2_class11getInstanceEv>
 8002f50:	60f8      	str	r0, [r7, #12]
	sp.storeByte(byte);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	3308      	adds	r3, #8
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	4798      	blx	r3
}
 8002f60:	bf00      	nop
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <_ZL7getBytev>:

static int getByte()
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
	SPI2_class & sp = SPI2_class::getInstance();
 8002f6e:	f000 f821 	bl	8002fb4 <_ZN10SPI2_class11getInstanceEv>
 8002f72:	6078      	str	r0, [r7, #4]
	int retVal = sp.getByte();
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	4798      	blx	r3
 8002f80:	6038      	str	r0, [r7, #0]
	return retVal;
 8002f82:	683b      	ldr	r3, [r7, #0]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <_ZL9disableCSv>:

static void disableCS()
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
	SPI2_class & sp = SPI2_class::getInstance();
 8002f92:	f000 f80f 	bl	8002fb4 <_ZN10SPI2_class11getInstanceEv>
 8002f96:	6078      	str	r0, [r7, #4]
	if(sp.isLastByte())
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f000 f90b 	bl	80031b4 <_ZN10SPI2_class10isLastByteEv>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d002      	beq.n	8002faa <_ZL9disableCSv+0x1e>
	{
		sp.disableCS();
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f000 f875 	bl	8003094 <_ZN10SPI2_class9disableCSEv>
	}
}
 8002faa:	bf00      	nop
 8002fac:	3708      	adds	r7, #8
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop

08002fb4 <_ZN10SPI2_class11getInstanceEv>:

SPI2_class& SPI2_class::getInstance()
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
	static SPI2_class sp;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <_ZN10SPI2_class11getInstanceEv+0x2c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10a      	bne.n	8002fda <_ZN10SPI2_class11getInstanceEv+0x26>
 8002fc4:	4807      	ldr	r0, [pc, #28]	; (8002fe4 <_ZN10SPI2_class11getInstanceEv+0x30>)
 8002fc6:	f000 f813 	bl	8002ff0 <_ZN10SPI2_classC1Ev>
 8002fca:	4b05      	ldr	r3, [pc, #20]	; (8002fe0 <_ZN10SPI2_class11getInstanceEv+0x2c>)
 8002fcc:	2201      	movs	r2, #1
 8002fce:	601a      	str	r2, [r3, #0]
 8002fd0:	4a05      	ldr	r2, [pc, #20]	; (8002fe8 <_ZN10SPI2_class11getInstanceEv+0x34>)
 8002fd2:	4906      	ldr	r1, [pc, #24]	; (8002fec <_ZN10SPI2_class11getInstanceEv+0x38>)
 8002fd4:	4803      	ldr	r0, [pc, #12]	; (8002fe4 <_ZN10SPI2_class11getInstanceEv+0x30>)
 8002fd6:	f003 f852 	bl	800607e <__aeabi_atexit>
	return sp;
 8002fda:	4b02      	ldr	r3, [pc, #8]	; (8002fe4 <_ZN10SPI2_class11getInstanceEv+0x30>)
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	200000ec 	.word	0x200000ec
 8002fe4:	200000f0 	.word	0x200000f0
 8002fe8:	20000000 	.word	0x20000000
 8002fec:	080031e9 	.word	0x080031e9

08002ff0 <_ZN10SPI2_classC1Ev>:

SPI2_class::SPI2_class()
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fe fc7a 	bl	80018f4 <_ZN3SpiC1Ev>
 8003000:	4a0b      	ldr	r2, [pc, #44]	; (8003030 <_ZN10SPI2_classC1Ev+0x40>)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	601a      	str	r2, [r3, #0]
{
	m_inBuffer = 0;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	609a      	str	r2, [r3, #8]
	m_outBuffer = 0;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	605a      	str	r2, [r3, #4]
	pStoreByte = ::storeByte;
 8003012:	4b08      	ldr	r3, [pc, #32]	; (8003034 <_ZN10SPI2_classC1Ev+0x44>)
 8003014:	4a08      	ldr	r2, [pc, #32]	; (8003038 <_ZN10SPI2_classC1Ev+0x48>)
 8003016:	601a      	str	r2, [r3, #0]
	pGetByte = ::getByte;
 8003018:	4b08      	ldr	r3, [pc, #32]	; (800303c <_ZN10SPI2_classC1Ev+0x4c>)
 800301a:	4a09      	ldr	r2, [pc, #36]	; (8003040 <_ZN10SPI2_classC1Ev+0x50>)
 800301c:	601a      	str	r2, [r3, #0]
	pDisableCS = ::disableCS;
 800301e:	4b09      	ldr	r3, [pc, #36]	; (8003044 <_ZN10SPI2_classC1Ev+0x54>)
 8003020:	4a09      	ldr	r2, [pc, #36]	; (8003048 <_ZN10SPI2_classC1Ev+0x58>)
 8003022:	601a      	str	r2, [r3, #0]
}
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	08006708 	.word	0x08006708
 8003034:	200000e4 	.word	0x200000e4
 8003038:	08002f45 	.word	0x08002f45
 800303c:	200000e0 	.word	0x200000e0
 8003040:	08002f69 	.word	0x08002f69
 8003044:	200000e8 	.word	0x200000e8
 8003048:	08002f8d 	.word	0x08002f8d

0800304c <_ZN10SPI2_class10setBuffersEPSt5queueIiSt5dequeIiSaIiEEES5_>:

void SPI2_class::setBuffers(BufferQueue* inBuf, BufferQueue* outBuf)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
	m_inBuffer = inBuf;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	609a      	str	r2, [r3, #8]
	m_outBuffer = outBuf;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	605a      	str	r2, [r3, #4]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop

08003070 <_ZN10SPI2_class5setCSE6CSsetS>:

void SPI2_class::setCS(CSsetS settings)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	1d3b      	adds	r3, r7, #4
 800307a:	e883 0006 	stmia.w	r3, {r1, r2}
	m_csSet.gpioType = settings.gpioType;
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	60da      	str	r2, [r3, #12]
	m_csSet.csPin = settings.csPin;
 8003084:	893a      	ldrh	r2, [r7, #8]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	821a      	strh	r2, [r3, #16]
}
 800308a:	bf00      	nop
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <_ZN10SPI2_class9disableCSEv>:

void SPI2_class::disableCS()
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
	GPIO_SetBits(m_csSet.gpioType,m_csSet.csPin);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8a1b      	ldrh	r3, [r3, #16]
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f7fd ff57 	bl	8000f5c <GPIO_SetBits>
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop

080030b8 <_ZN10SPI2_class6isBusyEv>:

bool SPI2_class::isBusy()
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	bool state = SPI_I2S_GetITStatus(SPI2,SPI_I2S_IT_TXE);
 80030c0:	2171      	movs	r1, #113	; 0x71
 80030c2:	4807      	ldr	r0, [pc, #28]	; (80030e0 <_ZN10SPI2_class6isBusyEv+0x28>)
 80030c4:	f7fe f9a4 	bl	8001410 <SPI_I2S_GetITStatus>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	bf14      	ite	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	2300      	moveq	r3, #0
 80030d2:	73fb      	strb	r3, [r7, #15]
	return state;
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40003800 	.word	0x40003800

080030e4 <_ZN10SPI2_class7getByteEv>:

int SPI2_class::getByte()
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
	int byteToSend = BUFFER_EMPTY;
 80030ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030f0:	60fb      	str	r3, [r7, #12]
	if(m_outBuffer != 0)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d023      	beq.n	8003142 <_ZN10SPI2_class7getByteEv+0x5e>
	{
		if(m_outBuffer->size() != 0 )
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	4618      	mov	r0, r3
 8003100:	f000 f8e6 	bl	80032d0 <_ZNKSt5queueIiSt5dequeIiSaIiEEE4sizeEv>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	bf14      	ite	ne
 800310a:	2301      	movne	r3, #1
 800310c:	2300      	moveq	r3, #0
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b00      	cmp	r3, #0
 8003112:	d019      	beq.n	8003148 <_ZN10SPI2_class7getByteEv+0x64>
		{
			byteToSend = m_outBuffer->front();
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	4618      	mov	r0, r3
 800311a:	f000 f8e7 	bl	80032ec <_ZNSt5queueIiSt5dequeIiSaIiEEE5frontEv>
 800311e:	4603      	mov	r3, r0
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	60fb      	str	r3, [r7, #12]
			GPIO_ResetBits(m_csSet.gpioType,m_csSet.csPin);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68da      	ldr	r2, [r3, #12]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	8a1b      	ldrh	r3, [r3, #16]
 800312c:	b29b      	uxth	r3, r3
 800312e:	4619      	mov	r1, r3
 8003130:	4610      	mov	r0, r2
 8003132:	f7fd ff21 	bl	8000f78 <GPIO_ResetBits>
			m_outBuffer->pop();
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	4618      	mov	r0, r3
 800313c:	f000 f8e4 	bl	8003308 <_ZNSt5queueIiSt5dequeIiSaIiEEE3popEv>
 8003140:	e002      	b.n	8003148 <_ZN10SPI2_class7getByteEv+0x64>
		}
	}
	else
	{
		printf("m_outBuffer NULL\n\r");
 8003142:	4804      	ldr	r0, [pc, #16]	; (8003154 <_ZN10SPI2_class7getByteEv+0x70>)
 8003144:	f002 fcc0 	bl	8005ac8 <iprintf>
	}
	return byteToSend;
 8003148:	68fb      	ldr	r3, [r7, #12]
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	08006670 	.word	0x08006670

08003158 <_ZN10SPI2_class9storeByteEi>:

void SPI2_class::storeByte(int byte)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
	if(m_inBuffer != 0)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d007      	beq.n	800317a <_ZN10SPI2_class9storeByteEi+0x22>
	{
		m_inBuffer->push(byte);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	463a      	mov	r2, r7
 8003170:	4611      	mov	r1, r2
 8003172:	4618      	mov	r0, r3
 8003174:	f000 f8d4 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
	}
	else
	{
		printf("m_inBuffer NULL\n\r");
	}
}
 8003178:	e002      	b.n	8003180 <_ZN10SPI2_class9storeByteEi+0x28>
	{
		m_inBuffer->push(byte);
	}
	else
	{
		printf("m_inBuffer NULL\n\r");
 800317a:	4803      	ldr	r0, [pc, #12]	; (8003188 <_ZN10SPI2_class9storeByteEi+0x30>)
 800317c:	f002 fca4 	bl	8005ac8 <iprintf>
	}
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	08006684 	.word	0x08006684

0800318c <_ZN10SPI2_class4sendEv>:

void SPI2_class::send()
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
	SPI_I2S_ITConfig(SPI2,SPI_I2S_IT_TXE,ENABLE);
 8003194:	2201      	movs	r2, #1
 8003196:	2171      	movs	r1, #113	; 0x71
 8003198:	4805      	ldr	r0, [pc, #20]	; (80031b0 <_ZN10SPI2_class4sendEv+0x24>)
 800319a:	f7fe f8bf 	bl	800131c <SPI_I2S_ITConfig>
	SPI_I2S_ITConfig(SPI2,SPI_I2S_IT_RXNE,ENABLE);
 800319e:	2201      	movs	r2, #1
 80031a0:	2160      	movs	r1, #96	; 0x60
 80031a2:	4803      	ldr	r0, [pc, #12]	; (80031b0 <_ZN10SPI2_class4sendEv+0x24>)
 80031a4:	f7fe f8ba 	bl	800131c <SPI_I2S_ITConfig>
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40003800 	.word	0x40003800

080031b4 <_ZN10SPI2_class10isLastByteEv>:

bool SPI2_class::isLastByte()
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
	bool retVal = false;
 80031bc:	2300      	movs	r3, #0
 80031be:	73fb      	strb	r3, [r7, #15]
	if(m_outBuffer->size() < 1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f000 f883 	bl	80032d0 <_ZNKSt5queueIiSt5dequeIiSaIiEEE4sizeEv>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	bf0c      	ite	eq
 80031d0:	2301      	moveq	r3, #1
 80031d2:	2300      	movne	r3, #0
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d001      	beq.n	80031de <_ZN10SPI2_class10isLastByteEv+0x2a>
	{
		retVal =  true;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
	}
	return retVal;
 80031de:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <_ZN10SPI2_classD1Ev>:

SPI2_class::~SPI2_class()
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	4a08      	ldr	r2, [pc, #32]	; (8003214 <_ZN10SPI2_classD1Ev+0x2c>)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7fe fb01 	bl	8001800 <_ZN3SpiD1Ev>
{

}
 80031fe:	2300      	movs	r3, #0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <_ZN10SPI2_classD1Ev+0x22>
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f002 ff3f 	bl	8006088 <_ZdlPv>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4618      	mov	r0, r3
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	08006708 	.word	0x08006708

08003218 <_ZN10SPI2_classD0Ev>:
		retVal =  true;
	}
	return retVal;
}

SPI2_class::~SPI2_class()
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
{

}
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff ffe1 	bl	80031e8 <_ZN10SPI2_classD1Ev>
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f002 ff2e 	bl	8006088 <_ZdlPv>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4618      	mov	r0, r3
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop

08003238 <SPI2_IRQHandler>:

extern "C" void SPI2_IRQHandler()
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
	pDisableCS();
 800323e:	4b20      	ldr	r3, [pc, #128]	; (80032c0 <SPI2_IRQHandler+0x88>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4798      	blx	r3

	if(SPI_I2S_GetITStatus(SPI2,SPI_I2S_IT_TXE) != RESET)
 8003244:	2171      	movs	r1, #113	; 0x71
 8003246:	481f      	ldr	r0, [pc, #124]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 8003248:	f7fe f8e2 	bl	8001410 <SPI_I2S_GetITStatus>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	bf14      	ite	ne
 8003252:	2301      	movne	r3, #1
 8003254:	2300      	moveq	r3, #0
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d013      	beq.n	8003284 <SPI2_IRQHandler+0x4c>
	{
		int c = pGetByte();
 800325c:	4b1a      	ldr	r3, [pc, #104]	; (80032c8 <SPI2_IRQHandler+0x90>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4798      	blx	r3
 8003262:	6078      	str	r0, [r7, #4]
		if(c <= 0xFF)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2bff      	cmp	r3, #255	; 0xff
 8003268:	dc07      	bgt.n	800327a <SPI2_IRQHandler+0x42>
		{
			SPI_I2S_SendData(SPI2,(uint8_t)c);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	b2db      	uxtb	r3, r3
 800326e:	b29b      	uxth	r3, r3
 8003270:	4619      	mov	r1, r3
 8003272:	4814      	ldr	r0, [pc, #80]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 8003274:	f7fe f882 	bl	800137c <SPI_I2S_SendData>
 8003278:	e004      	b.n	8003284 <SPI2_IRQHandler+0x4c>
		}
		else
		{
			 SPI_I2S_ITConfig(SPI2, SPI_I2S_IT_TXE, DISABLE);
 800327a:	2200      	movs	r2, #0
 800327c:	2171      	movs	r1, #113	; 0x71
 800327e:	4811      	ldr	r0, [pc, #68]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 8003280:	f7fe f84c 	bl	800131c <SPI_I2S_ITConfig>
		}
	}

	if (SPI_I2S_GetITStatus(SPI2, SPI_I2S_IT_RXNE) != RESET)
 8003284:	2160      	movs	r1, #96	; 0x60
 8003286:	480f      	ldr	r0, [pc, #60]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 8003288:	f7fe f8c2 	bl	8001410 <SPI_I2S_GetITStatus>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	bf14      	ite	ne
 8003292:	2301      	movne	r3, #1
 8003294:	2300      	moveq	r3, #0
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d00c      	beq.n	80032b6 <SPI2_IRQHandler+0x7e>
	{
		int tmp = SPI_I2S_ReceiveData(SPI2);
 800329c:	4809      	ldr	r0, [pc, #36]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 800329e:	f7fe f87b 	bl	8001398 <SPI_I2S_ReceiveData>
 80032a2:	4603      	mov	r3, r0
 80032a4:	603b      	str	r3, [r7, #0]
		pStoreByte(tmp);
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <SPI2_IRQHandler+0x94>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6838      	ldr	r0, [r7, #0]
 80032ac:	4798      	blx	r3
		SPI_I2S_ClearFlag(SPI2,SPI_I2S_FLAG_RXNE);
 80032ae:	2101      	movs	r1, #1
 80032b0:	4804      	ldr	r0, [pc, #16]	; (80032c4 <SPI2_IRQHandler+0x8c>)
 80032b2:	f7fe f89d 	bl	80013f0 <SPI_I2S_ClearFlag>
	}
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	200000e8 	.word	0x200000e8
 80032c4:	40003800 	.word	0x40003800
 80032c8:	200000e0 	.word	0x200000e0
 80032cc:	200000e4 	.word	0x200000e4

080032d0 <_ZNKSt5queueIiSt5dequeIiSaIiEEE4sizeEv>:
      empty() const
      { return c.empty(); }

      /**  Returns the number of elements in the %queue.  */
      size_type
      size() const
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
      { return c.size(); }
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f82e 	bl	800333c <_ZNKSt5dequeIiSaIiEE4sizeEv>
 80032e0:	4603      	mov	r3, r0
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop

080032ec <_ZNSt5queueIiSt5dequeIiSaIiEEE5frontEv>:
      /**
       *  Returns a read/write reference to the data at the first
       *  element of the %queue.
       */
      reference
      front()
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	return c.front();
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 f832 	bl	8003360 <_ZNSt5dequeIiSaIiEE5frontEv>
 80032fc:	4603      	mov	r3, r0
      }
 80032fe:	4618      	mov	r0, r3
 8003300:	3708      	adds	r7, #8
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop

08003308 <_ZNSt5queueIiSt5dequeIiSaIiEEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4618      	mov	r0, r3
 8003314:	f000 f838 	bl	8003388 <_ZNSt5dequeIiSaIiEE9pop_frontEv>
      }
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>:
       *  element at the end of the %queue and assigns the given data
       *  to it.  The time complexity of the operation depends on the
       *  underlying sequence.
       */
      void
      push(const value_type& __x)
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
      { c.push_back(__x); }
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6839      	ldr	r1, [r7, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f000 f84a 	bl	80033c8 <_ZNSt5dequeIiSaIiEE9push_backERKi>
 8003334:	bf00      	nop
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <_ZNKSt5dequeIiSaIiEE4sizeEv>:
#endif

      // [23.2.1.2] capacity
      /**  Returns the number of elements in the %deque.  */
      size_type
      size() const _GLIBCXX_NOEXCEPT
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f103 0218 	add.w	r2, r3, #24
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	3308      	adds	r3, #8
 800334e:	4619      	mov	r1, r3
 8003350:	4610      	mov	r0, r2
 8003352:	f000 f85b 	bl	800340c <_ZStmiIiRiPiENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS6_S9_>
 8003356:	4603      	mov	r3, r0
 8003358:	4618      	mov	r0, r3
 800335a:	3708      	adds	r7, #8
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <_ZNSt5dequeIiSaIiEE5frontEv>:
      /**
       *  Returns a read/write reference to the data at the first
       *  element of the %deque.
       */
      reference
      front() _GLIBCXX_NOEXCEPT
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
      { return *begin(); }
 8003368:	f107 0308 	add.w	r3, r7, #8
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4618      	mov	r0, r3
 8003370:	f000 f874 	bl	800345c <_ZNSt5dequeIiSaIiEE5beginEv>
 8003374:	f107 0308 	add.w	r3, r7, #8
 8003378:	4618      	mov	r0, r3
 800337a:	f000 f87f 	bl	800347c <_ZNKSt15_Deque_iteratorIiRiPiEdeEv>
 800337e:	4603      	mov	r3, r0
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <_ZNSt5dequeIiSaIiEE9pop_frontEv>:
       *
       *  Note that no data is returned, and if the first element's data is
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
      {
	if (this->_M_impl._M_start._M_cur
	    != this->_M_impl._M_start._M_last - 1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	3b04      	subs	r3, #4
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
      {
	if (this->_M_impl._M_start._M_cur
 800339a:	429a      	cmp	r2, r3
 800339c:	d00c      	beq.n	80033b8 <_ZNSt5dequeIiSaIiEE9pop_frontEv+0x30>
	    != this->_M_impl._M_start._M_last - 1)
	  {
	    _Alloc_traits::destroy(this->_M_impl,
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	4619      	mov	r1, r3
 80033a6:	4610      	mov	r0, r2
 80033a8:	f000 f874 	bl	8003494 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE7destroyERS1_Pi>
	                           this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	1d1a      	adds	r2, r3, #4
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	609a      	str	r2, [r3, #8]
	  }
	else
	  _M_pop_front_aux();
      }
 80033b6:	e002      	b.n	80033be <_ZNSt5dequeIiSaIiEE9pop_frontEv+0x36>
	    _Alloc_traits::destroy(this->_M_impl,
	                           this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
	  }
	else
	  _M_pop_front_aux();
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f879 	bl	80034b0 <_ZNSt5dequeIiSaIiEE16_M_pop_front_auxEv>
      }
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop

080033c8 <_ZNSt5dequeIiSaIiEE9push_backERKi>:
       *  element at the end of the %deque and assigns the given data
       *  to it.  Due to the nature of a %deque this operation can be
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish._M_cur
	    != this->_M_impl._M_finish._M_last - 1)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699a      	ldr	r2, [r3, #24]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	3b04      	subs	r3, #4
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
      {
	if (this->_M_impl._M_finish._M_cur
 80033dc:	429a      	cmp	r2, r3
 80033de:	d00c      	beq.n	80033fa <_ZNSt5dequeIiSaIiEE9push_backERKi+0x32>
	    != this->_M_impl._M_finish._M_last - 1)
	  {
	    _Alloc_traits::construct(this->_M_impl,
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	4619      	mov	r1, r3
 80033ea:	f000 f889 	bl	8003500 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE9constructIiEEvRS1_PiRKT_>
	                             this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	1d1a      	adds	r2, r3, #4
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	619a      	str	r2, [r3, #24]
	  }
	else
	  _M_push_back_aux(__x);
      }
 80033f8:	e003      	b.n	8003402 <_ZNSt5dequeIiSaIiEE9push_backERKi+0x3a>
	    _Alloc_traits::construct(this->_M_impl,
	                             this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
	  }
	else
	  _M_push_back_aux(__x);
 80033fa:	6839      	ldr	r1, [r7, #0]
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 f88f 	bl	8003520 <_ZNSt5dequeIiSaIiEE16_M_push_back_auxERKi>
      }
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop

0800340c <_ZStmiIiRiPiENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS6_S9_>:
  // According to the resolution of DR179 not only the various comparison
  // operators but also operator- must accept mixed iterator/const_iterator
  // parameters.
  template<typename _Tp, typename _Ref, typename _Ptr>
    inline typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
 8003416:	f000 f8af 	bl	8003578 <_ZNSt15_Deque_iteratorIiRiPiE14_S_buffer_sizeEv>
 800341a:	4603      	mov	r3, r0
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
	+ (__y._M_last - __y._M_cur);
 800341c:	461a      	mov	r2, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8003422:	4619      	mov	r1, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8003428:	1acb      	subs	r3, r1, r3
 800342a:	109b      	asrs	r3, r3, #2
 800342c:	3b01      	subs	r3, #1
 800342e:	fb03 f302 	mul.w	r3, r3, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6812      	ldr	r2, [r2, #0]
	+ (__y._M_last - __y._M_cur);
 8003436:	4611      	mov	r1, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	6852      	ldr	r2, [r2, #4]
	+ (__y._M_last - __y._M_cur);
 800343c:	1a8a      	subs	r2, r1, r2
 800343e:	1092      	asrs	r2, r2, #2
 8003440:	4413      	add	r3, r2
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	6892      	ldr	r2, [r2, #8]
 8003446:	4611      	mov	r1, r2
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	6812      	ldr	r2, [r2, #0]
 800344c:	1a8a      	subs	r2, r1, r2
 800344e:	1092      	asrs	r2, r2, #2
 8003450:	4413      	add	r3, r2
    }
 8003452:	4618      	mov	r0, r3
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop

0800345c <_ZNSt5dequeIiSaIiEE5beginEv>:
      /**
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      iterator
      begin() _GLIBCXX_NOEXCEPT
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	3308      	adds	r3, #8
 800346a:	4619      	mov	r1, r3
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 f88b 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop

0800347c <_ZNKSt15_Deque_iteratorIiRiPiEdeEv>:
      iterator
      _M_const_cast() const _GLIBCXX_NOEXCEPT
      { return iterator(_M_cur, _M_node); }

      reference
      operator*() const _GLIBCXX_NOEXCEPT
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4618      	mov	r0, r3
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	bc80      	pop	{r7}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop

08003494 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE7destroyERS1_Pi>:

    template<typename _Tp>
      static void construct(_Alloc& __a, pointer __p, const _Tp& __arg)
      { __a.construct(__p, __arg); }

    static void destroy(_Alloc& __a, pointer __p)
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
    { __a.destroy(__p); }
 800349e:	6839      	ldr	r1, [r7, #0]
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 f88d 	bl	80035c0 <_ZN9__gnu_cxx13new_allocatorIiE7destroyEPi>
 80034a6:	bf00      	nop
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop

080034b0 <_ZNSt5dequeIiSaIiEE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 f88a 	bl	80035d4 <_ZNSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80034c0:	4602      	mov	r2, r0
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	4619      	mov	r1, r3
 80034c8:	4610      	mov	r0, r2
 80034ca:	f7ff ffe3 	bl	8003494 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE7destroyERS1_Pi>
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	4619      	mov	r1, r3
 80034d6:	4610      	mov	r0, r2
 80034d8:	f000 f886 	bl	80035e8 <_ZNSt11_Deque_baseIiSaIiEE18_M_deallocate_nodeEPi>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f103 0208 	add.w	r2, r3, #8
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	3304      	adds	r3, #4
 80034e8:	4619      	mov	r1, r3
 80034ea:	4610      	mov	r0, r2
 80034ec:	f000 f890 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	609a      	str	r2, [r3, #8]
    }
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE9constructIiEEvRS1_PiRKT_>:

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
    { __a.deallocate(__p, __n); }

    template<typename _Tp>
      static void construct(_Alloc& __a, pointer __p, const _Tp& __arg)
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
      { __a.construct(__p, __arg); }
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	68b9      	ldr	r1, [r7, #8]
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 f897 	bl	8003644 <_ZN9__gnu_cxx13new_allocatorIiE9constructEPiRKi>
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop

08003520 <_ZNSt5dequeIiSaIiEE16_M_push_back_auxERKi>:
      void
      deque<_Tp, _Alloc>::
      _M_push_back_aux(_Args&&... __args)
#else
      void
      deque<_Tp, _Alloc>::
 8003520:	b590      	push	{r4, r7, lr}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
      _M_push_back_aux(const value_type& __t)
#endif
      {
	_M_reserve_map_at_back();
 800352a:	2101      	movs	r1, #1
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f89f 	bl	8003670 <_ZNSt5dequeIiSaIiEE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003536:	1d1c      	adds	r4, r3, #4
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	4618      	mov	r0, r3
 800353c:	f000 f8b4 	bl	80036a8 <_ZNSt11_Deque_baseIiSaIiEE16_M_allocate_nodeEv>
 8003540:	4603      	mov	r3, r0
 8003542:	6023      	str	r3, [r4, #0]
#if __cplusplus >= 201103L
	    _Alloc_traits::construct(this->_M_impl,
	                             this->_M_impl._M_finish._M_cur,
			             std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	683a      	ldr	r2, [r7, #0]
 800354c:	4619      	mov	r1, r3
 800354e:	f000 f879 	bl	8003644 <_ZN9__gnu_cxx13new_allocatorIiE9constructEPiRKi>
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 0218 	add.w	r2, r3, #24
						+ 1);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	                             this->_M_impl._M_finish._M_cur,
			             std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 800355c:	3304      	adds	r3, #4
 800355e:	4619      	mov	r1, r3
 8003560:	4610      	mov	r0, r2
 8003562:	f000 f855 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
						+ 1);
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	69da      	ldr	r2, [r3, #28]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	619a      	str	r2, [r3, #24]
	__catch(...)
	  {
	    _M_deallocate_node(*(this->_M_impl._M_finish._M_node + 1));
	    __throw_exception_again;
	  }
      }
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}
 8003576:	bf00      	nop

08003578 <_ZNSt15_Deque_iteratorIiRiPiE14_S_buffer_sizeEv>:
      typedef __iter<const _Tp>		const_iterator;
      typedef __ptr_to<_Tp>		_Elt_pointer;
      typedef __ptr_to<_Elt_pointer>	_Map_pointer;
#endif

      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8003578:	b580      	push	{r7, lr}
 800357a:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 800357c:	2004      	movs	r0, #4
 800357e:	f7fe f92b 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8003582:	4603      	mov	r3, r0
 8003584:	4618      	mov	r0, r3
 8003586:	bd80      	pop	{r7, pc}

08003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>:
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
      : _M_cur(), _M_first(), _M_last(), _M_node() { }

      _Deque_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
        _M_last(__x._M_last), _M_node(__x._M_node) { }
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	605a      	str	r2, [r3, #4]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	609a      	str	r2, [r3, #8]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	60da      	str	r2, [r3, #12]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4618      	mov	r0, r3
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop

080035c0 <_ZN9__gnu_cxx13new_allocatorIiE7destroyEPi>:
      void 
      construct(pointer __p, const _Tp& __val) 
      { ::new((void *)__p) _Tp(__val); }

      void 
      destroy(pointer __p) { __p->~_Tp(); }
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr

080035d4 <_ZNSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
	  swap(this->_M_map_size, __x._M_map_size);
	}
      };

      _Tp_alloc_type&
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	4618      	mov	r0, r3
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr

080035e8 <_ZNSt11_Deque_baseIiSaIiEE18_M_deallocate_nodeEPi>:
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
      }

      void
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
      {
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 80035f2:	687c      	ldr	r4, [r7, #4]
 80035f4:	2004      	movs	r0, #4
 80035f6:	f7fe f8ef 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	6839      	ldr	r1, [r7, #0]
 8003600:	4620      	mov	r0, r4
 8003602:	f000 f863 	bl	80036cc <_ZN9__gnu_cxx14__alloc_traitsISaIiEE10deallocateERS1_Pij>
      }
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	bd90      	pop	{r4, r7, pc}
 800360e:	bf00      	nop

08003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>:
       *  Prepares to traverse new_node.  Sets everything except
       *  _M_cur, which should therefore be set by the caller
       *  immediately afterwards, based on _M_first and _M_last.
       */
      void
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8003610:	b590      	push	{r4, r7, lr}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
      {
	_M_node = __new_node;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685c      	ldr	r4, [r3, #4]
 800362c:	f7ff ffa4 	bl	8003578 <_ZNSt15_Deque_iteratorIiRiPiE14_S_buffer_sizeEv>
 8003630:	4603      	mov	r3, r0
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	18e2      	adds	r2, r4, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	609a      	str	r2, [r3, #8]
      }
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	bd90      	pop	{r4, r7, pc}
 8003642:	bf00      	nop

08003644 <_ZN9__gnu_cxx13new_allocatorIiE9constructEPiRKi>:
        destroy(_Up* __p) { __p->~_Up(); }
#else
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 402. wrong new expression in [some_] allocator::construct
      void 
      construct(pointer __p, const _Tp& __val) 
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
      { ::new((void *)__p) _Tp(__val); }
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	4619      	mov	r1, r3
 8003654:	2004      	movs	r0, #4
 8003656:	f7fe f8b3 	bl	80017c0 <_ZnwjPv>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d002      	beq.n	8003666 <_ZN9__gnu_cxx13new_allocatorIiE9constructEPiRKi+0x22>
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	bf00      	nop
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop

08003670 <_ZNSt5dequeIiSaIiEE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	1c5a      	adds	r2, r3, #1
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	6a49      	ldr	r1, [r1, #36]	; 0x24
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 8003686:	4608      	mov	r0, r1
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	6809      	ldr	r1, [r1, #0]
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800368c:	1a41      	subs	r1, r0, r1
 800368e:	1089      	asrs	r1, r1, #2
 8003690:	1a5b      	subs	r3, r3, r1
 8003692:	429a      	cmp	r2, r3
 8003694:	d904      	bls.n	80036a0 <_ZNSt5dequeIiSaIiEE22_M_reserve_map_at_backEj+0x30>
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
	  _M_reallocate_map(__nodes_to_add, false);
 8003696:	2200      	movs	r2, #0
 8003698:	6839      	ldr	r1, [r7, #0]
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f826 	bl	80036ec <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb>
      }
 80036a0:	bf00      	nop
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <_ZNSt11_Deque_baseIiSaIiEE16_M_allocate_nodeEv>:
      _Map_alloc_type
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
      { return _Map_alloc_type(_M_get_Tp_allocator()); }

      _Ptr
      _M_allocate_node()
 80036a8:	b590      	push	{r4, r7, lr}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
      { 
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 80036b0:	687c      	ldr	r4, [r7, #4]
 80036b2:	2004      	movs	r0, #4
 80036b4:	f7fe f890 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4619      	mov	r1, r3
 80036bc:	4620      	mov	r0, r4
 80036be:	f000 f8b1 	bl	8003824 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE8allocateERS1_j>
 80036c2:	4603      	mov	r3, r0
      }
 80036c4:	4618      	mov	r0, r3
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd90      	pop	{r4, r7, pc}

080036cc <_ZN9__gnu_cxx14__alloc_traitsISaIiEE10deallocateERS1_Pij>:

    static pointer
    allocate(_Alloc& __a, size_type __n)
    { return __a.allocate(__n); }

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
    { __a.deallocate(__p, __n); }
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	68b9      	ldr	r1, [r7, #8]
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 f8b1 	bl	8003844 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>
 80036e2:	bf00      	nop
 80036e4:	3710      	adds	r7, #16
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop

080036ec <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb>:
        }
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b08b      	sub	sp, #44	; 0x2c
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	60f8      	str	r0, [r7, #12]
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	4613      	mov	r3, r2
 80036f8:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fe:	461a      	mov	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	109b      	asrs	r3, r3, #2
 8003708:	3301      	adds	r3, #1
 800370a:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	6a3a      	ldr	r2, [r7, #32]
 8003710:	4413      	add	r3, r2
 8003712:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	429a      	cmp	r2, r3
 800371e:	d92d      	bls.n	800377c <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x90>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681a      	ldr	r2, [r3, #0]
					 - __new_num_nodes) / 2
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6859      	ldr	r1, [r3, #4]
	                 + (__add_at_front ? __nodes_to_add : 0);
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	1acb      	subs	r3, r1, r3
 800372c:	085b      	lsrs	r3, r3, #1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	79fb      	ldrb	r3, [r7, #7]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d002      	beq.n	800373c <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x50>
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	e000      	b.n	800373e <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x52>
 800373c:	2300      	movs	r3, #0
 800373e:	440b      	add	r3, r1
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 8003740:	4413      	add	r3, r2
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
					 - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	695a      	ldr	r2, [r3, #20]
 8003748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800374a:	429a      	cmp	r2, r3
 800374c:	d909      	bls.n	8003762 <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x76>
	    std::copy(this->_M_impl._M_start._M_node,
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
					 - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  if (__new_nstart < this->_M_impl._M_start._M_node)
	    std::copy(this->_M_impl._M_start._M_node,
 8003756:	3304      	adds	r3, #4
 8003758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800375a:	4619      	mov	r1, r3
 800375c:	f000 f880 	bl	8003860 <_ZSt4copyIPPiS1_ET0_T_S3_S2_>
 8003760:	e048      	b.n	80037f4 <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x108>
		      this->_M_impl._M_finish._M_node + 1,
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
	    std::copy(this->_M_impl._M_start._M_node,
		      this->_M_impl._M_finish._M_node + 1,
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 800376a:	1d19      	adds	r1, r3, #4
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003772:	4413      	add	r3, r2
 8003774:	461a      	mov	r2, r3
 8003776:	f000 f88b 	bl	8003890 <_ZSt13copy_backwardIPPiS1_ET0_T_S3_S2_>
 800377a:	e03b      	b.n	80037f4 <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0x108>
			       __new_nstart + __old_num_nodes);
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
	                             + std::max(this->_M_impl._M_map_size,
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	685c      	ldr	r4, [r3, #4]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	3304      	adds	r3, #4
 8003784:	f107 0208 	add.w	r2, r7, #8
 8003788:	4611      	mov	r1, r2
 800378a:	4618      	mov	r0, r3
 800378c:	f7fe fdfe 	bl	800238c <_ZSt3maxIjERKT_S2_S2_>
 8003790:	4603      	mov	r3, r0
						__nodes_to_add) + 2;
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4423      	add	r3, r4
 8003796:	3302      	adds	r3, #2
 8003798:	61bb      	str	r3, [r7, #24]

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	69b9      	ldr	r1, [r7, #24]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 f88e 	bl	80038c0 <_ZNSt11_Deque_baseIiSaIiEE15_M_allocate_mapEj>
 80037a4:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
 80037a6:	69ba      	ldr	r2, [r7, #24]
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	085b      	lsrs	r3, r3, #1
 80037ae:	009a      	lsls	r2, r3, #2
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d002      	beq.n	80037bc <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0xd0>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	e000      	b.n	80037be <_ZNSt5dequeIiSaIiEE17_M_reallocate_mapEjb+0xd2>
 80037bc:	2300      	movs	r3, #0
 80037be:	4413      	add	r3, r2
	  size_type __new_map_size = this->_M_impl._M_map_size
	                             + std::max(this->_M_impl._M_map_size,
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	4413      	add	r3, r2
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24
	                 + (__add_at_front ? __nodes_to_add : 0);
	  std::copy(this->_M_impl._M_start._M_node,
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
	                 + (__add_at_front ? __nodes_to_add : 0);
	  std::copy(this->_M_impl._M_start._M_node,
 80037ce:	3304      	adds	r3, #4
 80037d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037d2:	4619      	mov	r1, r3
 80037d4:	f000 f844 	bl	8003860 <_ZSt4copyIPPiS1_ET0_T_S3_S2_>
		    this->_M_impl._M_finish._M_node + 1,
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6819      	ldr	r1, [r3, #0]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	461a      	mov	r2, r3
 80037e4:	f000 f888 	bl	80038f8 <_ZNSt11_Deque_baseIiSaIiEE17_M_deallocate_mapEPPij>

	  this->_M_impl._M_map = __new_map;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3308      	adds	r3, #8
 80037f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff ff08 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f103 0018 	add.w	r0, r3, #24
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800380c:	3b01      	subs	r3, #1
 800380e:	009b      	lsls	r3, r3, #2
 8003810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003812:	4413      	add	r3, r2
 8003814:	4619      	mov	r1, r3
 8003816:	f7ff fefb 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
    }
 800381a:	bf00      	nop
 800381c:	372c      	adds	r7, #44	; 0x2c
 800381e:	46bd      	mov	sp, r7
 8003820:	bd90      	pop	{r4, r7, pc}
 8003822:	bf00      	nop

08003824 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE8allocateERS1_j>:
    typedef typename _Alloc::const_reference        const_reference;
    typedef typename _Alloc::size_type              size_type;
    typedef typename _Alloc::difference_type        difference_type;

    static pointer
    allocate(_Alloc& __a, size_type __n)
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
    { return __a.allocate(__n); }
 800382e:	2200      	movs	r2, #0
 8003830:	6839      	ldr	r1, [r7, #0]
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f87c 	bl	8003930 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>
 8003838:	4603      	mov	r3, r0
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop

08003844 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 8003850:	68b8      	ldr	r0, [r7, #8]
 8003852:	f002 fc19 	bl	8006088 <_ZdlPv>
 8003856:	bf00      	nop
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop

08003860 <_ZSt4copyIPPiS1_ET0_T_S3_S2_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8003860:	b590      	push	{r4, r7, lr}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f87d 	bl	800396c <_ZSt12__miter_baseIPPiENSt11_Miter_baseIT_E13iterator_typeES3_>
 8003872:	4604      	mov	r4, r0
 8003874:	68b8      	ldr	r0, [r7, #8]
 8003876:	f000 f879 	bl	800396c <_ZSt12__miter_baseIPPiENSt11_Miter_baseIT_E13iterator_typeES3_>
 800387a:	4603      	mov	r3, r0
	       __result));
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	4619      	mov	r1, r3
 8003880:	4620      	mov	r0, r4
 8003882:	f000 f87f 	bl	8003984 <_ZSt14__copy_move_a2ILb0EPPiS1_ET1_T0_S3_S2_>
 8003886:	4603      	mov	r3, r0
    }
 8003888:	4618      	mov	r0, r3
 800388a:	3714      	adds	r7, #20
 800388c:	46bd      	mov	sp, r7
 800388e:	bd90      	pop	{r4, r7, pc}

08003890 <_ZSt13copy_backwardIPPiS1_ET0_T_S3_S2_>:
   *  Result may not be in the range (first,last].  Use copy instead.  Note
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_BI1>::value_type,
	    typename iterator_traits<_BI2>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_backward_a2<__is_move_iterator<_BI1>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f865 	bl	800396c <_ZSt12__miter_baseIPPiENSt11_Miter_baseIT_E13iterator_typeES3_>
 80038a2:	4604      	mov	r4, r0
 80038a4:	68b8      	ldr	r0, [r7, #8]
 80038a6:	f000 f861 	bl	800396c <_ZSt12__miter_baseIPPiENSt11_Miter_baseIT_E13iterator_typeES3_>
 80038aa:	4603      	mov	r3, r0
	       __result));
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	4619      	mov	r1, r3
 80038b0:	4620      	mov	r0, r4
 80038b2:	f000 f883 	bl	80039bc <_ZSt23__copy_move_backward_a2ILb0EPPiS1_ET1_T0_S3_S2_>
 80038b6:	4603      	mov	r3, r0
    }
 80038b8:	4618      	mov	r0, r3
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd90      	pop	{r4, r7, pc}

080038c0 <_ZNSt11_Deque_baseIiSaIiEE15_M_allocate_mapEj>:
	typedef __gnu_cxx::__alloc_traits<_Tp_alloc_type> _Traits;
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
      }

      _Map_pointer
      _M_allocate_map(size_t __n)
 80038c0:	b590      	push	{r4, r7, lr}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	6039      	str	r1, [r7, #0]
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80038ca:	f107 030c 	add.w	r3, r7, #12
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 f88f 	bl	80039f4 <_ZNKSt11_Deque_baseIiSaIiEE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80038d6:	f107 030c 	add.w	r3, r7, #12
 80038da:	6839      	ldr	r1, [r7, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f000 f8a7 	bl	8003a30 <_ZN9__gnu_cxx14__alloc_traitsISaIPiEE8allocateERS2_j>
 80038e2:	4604      	mov	r4, r0
      }

      _Map_pointer
      _M_allocate_map(size_t __n)
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80038e4:	f107 030c 	add.w	r3, r7, #12
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 f895 	bl	8003a18 <_ZNSaIPiED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80038ee:	4623      	mov	r3, r4
      }
 80038f0:	4618      	mov	r0, r3
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd90      	pop	{r4, r7, pc}

080038f8 <_ZNSt11_Deque_baseIiSaIiEE17_M_deallocate_mapEPPij>:

      void
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8003904:	f107 0314 	add.w	r3, r7, #20
 8003908:	68f9      	ldr	r1, [r7, #12]
 800390a:	4618      	mov	r0, r3
 800390c:	f000 f872 	bl	80039f4 <_ZNKSt11_Deque_baseIiSaIiEE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8003910:	f107 0314 	add.w	r3, r7, #20
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	68b9      	ldr	r1, [r7, #8]
 8003918:	4618      	mov	r0, r3
 800391a:	f000 f899 	bl	8003a50 <_ZN9__gnu_cxx14__alloc_traitsISaIPiEE10deallocateERS2_PS1_j>
      }

      void
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
      {
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 800391e:	f107 0314 	add.w	r3, r7, #20
 8003922:	4618      	mov	r0, r3
 8003924:	f000 f878 	bl	8003a18 <_ZNSaIPiED1Ev>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
      }
 8003928:	bf00      	nop
 800392a:	3718      	adds	r7, #24
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>:
      { return std::__addressof(__x); }

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      pointer
      allocate(size_type __n, const void* = 0)
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
      { 
	if (__n > this->max_size())
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 f897 	bl	8003a70 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 8003942:	4602      	mov	r2, r0
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	429a      	cmp	r2, r3
 8003948:	bf34      	ite	cc
 800394a:	2301      	movcc	r3, #1
 800394c:	2300      	movcs	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8003954:	f002 fb9a 	bl	800608c <_ZSt17__throw_bad_allocv>

	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4618      	mov	r0, r3
 800395e:	f002 fb6c 	bl	800603a <_Znwj>
 8003962:	4603      	mov	r3, r0
      }
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <_ZSt12__miter_baseIPPiENSt11_Miter_baseIT_E13iterator_typeES3_>:
    : _Iter_base<_Iterator, __is_move_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Miter_base<_Iterator>::iterator_type
    __miter_base(_Iterator __it)
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
    { return std::_Miter_base<_Iterator>::_S_base(__it); }
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f887 	bl	8003a88 <_ZNSt10_Iter_baseIPPiLb0EE7_S_baseES1_>
 800397a:	4603      	mov	r3, r0
 800397c:	4618      	mov	r0, r3
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <_ZSt14__copy_move_a2ILb0EPPiS1_ET1_T0_S3_S2_>:
    __copy_move_a2(istreambuf_iterator<_CharT, char_traits<_CharT> >,
		   istreambuf_iterator<_CharT, char_traits<_CharT> >, _CharT*);

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8003984:	b5b0      	push	{r4, r5, r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
    {
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 f883 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 8003996:	4604      	mov	r4, r0
 8003998:	68b8      	ldr	r0, [r7, #8]
 800399a:	f000 f87f 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 800399e:	4605      	mov	r5, r0
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f87b 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 80039a6:	4603      	mov	r3, r0
					     std::__niter_base(__last),
					     std::__niter_base(__result)));
 80039a8:	461a      	mov	r2, r3
 80039aa:	4629      	mov	r1, r5
 80039ac:	4620      	mov	r0, r4
 80039ae:	f000 f881 	bl	8003ab4 <_ZSt13__copy_move_aILb0EPPiS1_ET1_T0_S3_S2_>
 80039b2:	4603      	mov	r3, r0
    }
 80039b4:	4618      	mov	r0, r3
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bdb0      	pop	{r4, r5, r7, pc}

080039bc <_ZSt23__copy_move_backward_a2ILb0EPPiS1_ET1_T0_S3_S2_>:
								 __result);
    }

  template<bool _IsMove, typename _BI1, typename _BI2>
    inline _BI2
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 80039bc:	b5b0      	push	{r4, r5, r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
    {
      return _BI2(std::__copy_move_backward_a<_IsMove>
		  (std::__niter_base(__first), std::__niter_base(__last),
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 f867 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 80039ce:	4604      	mov	r4, r0
 80039d0:	68b8      	ldr	r0, [r7, #8]
 80039d2:	f000 f863 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 80039d6:	4605      	mov	r5, r0
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f85f 	bl	8003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>
 80039de:	4603      	mov	r3, r0
		   std::__niter_base(__result)));
 80039e0:	461a      	mov	r2, r3
 80039e2:	4629      	mov	r1, r5
 80039e4:	4620      	mov	r0, r4
 80039e6:	f000 f877 	bl	8003ad8 <_ZSt22__copy_move_backward_aILb0EPPiS1_ET1_T0_S3_S2_>
 80039ea:	4603      	mov	r3, r0
    }
 80039ec:	4618      	mov	r0, r3
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bdb0      	pop	{r4, r5, r7, pc}

080039f4 <_ZNKSt11_Deque_baseIiSaIiEE20_M_get_map_allocatorEv>:
      const _Tp_alloc_type&
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }

      _Map_alloc_type
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 80039fe:	6838      	ldr	r0, [r7, #0]
 8003a00:	f000 f87c 	bl	8003afc <_ZNKSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4619      	mov	r1, r3
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f881 	bl	8003b10 <_ZNSaIPiEC1IiEERKSaIT_E>
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop

08003a18 <_ZNSaIPiED1Ev>:

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }

      ~allocator() throw() { }
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f883 	bl	8003b2c <_ZN9__gnu_cxx13new_allocatorIPiED1Ev>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <_ZN9__gnu_cxx14__alloc_traitsISaIPiEE8allocateERS2_j>:
    typedef typename _Alloc::const_reference        const_reference;
    typedef typename _Alloc::size_type              size_type;
    typedef typename _Alloc::difference_type        difference_type;

    static pointer
    allocate(_Alloc& __a, size_type __n)
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
    { return __a.allocate(__n); }
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	6839      	ldr	r1, [r7, #0]
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f000 f87e 	bl	8003b40 <_ZN9__gnu_cxx13new_allocatorIPiE8allocateEjPKv>
 8003a44:	4603      	mov	r3, r0
 8003a46:	4618      	mov	r0, r3
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop

08003a50 <_ZN9__gnu_cxx14__alloc_traitsISaIPiEE10deallocateERS2_PS1_j>:

    static void deallocate(_Alloc& __a, pointer __p, size_type __n)
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
    { __a.deallocate(__p, __n); }
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f88b 	bl	8003b7c <_ZN9__gnu_cxx13new_allocatorIPiE10deallocateEPS1_j>
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop

08003a70 <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>:
      void
      deallocate(pointer __p, size_type)
      { ::operator delete(__p); }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8003a78:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bc80      	pop	{r7}
 8003a84:	4770      	bx	lr
 8003a86:	bf00      	nop

08003a88 <_ZNSt10_Iter_baseIPPiLb0EE7_S_baseES1_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
      { return __it; }
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4618      	mov	r0, r3
 8003a94:	370c      	adds	r7, #12
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr

08003a9c <_ZSt12__niter_baseIPPiENSt11_Niter_baseIT_E13iterator_typeES3_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f7ff ffef 	bl	8003a88 <_ZNSt10_Iter_baseIPPiLb0EE7_S_baseES1_>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	4618      	mov	r0, r3
 8003aae:	3708      	adds	r7, #8
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <_ZSt13__copy_move_aILb0EPPiS1_ET1_T0_S3_S2_>:
	}
    };

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a(_II __first, _II __last, _OI __result)
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
      typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
      typedef typename iterator_traits<_II>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueTypeI)
	                     && __is_pointer<_II>::__value
	                     && __is_pointer<_OI>::__value
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	75fb      	strb	r3, [r7, #23]

      return std::__copy_move<_IsMove, __simple,
	                      _Category>::__copy_m(__first, __last, __result);
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	68b9      	ldr	r1, [r7, #8]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f865 	bl	8003b98 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPiEEPT_PKS4_S7_S5_>
 8003ace:	4603      	mov	r3, r0
    }
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3718      	adds	r7, #24
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <_ZSt22__copy_move_backward_aILb0EPPiS1_ET1_T0_S3_S2_>:
	}
    };

  template<bool _IsMove, typename _BI1, typename _BI2>
    inline _BI2
    __copy_move_backward_a(_BI1 __first, _BI1 __last, _BI2 __result)
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
      typedef typename iterator_traits<_BI2>::value_type _ValueType2;
      typedef typename iterator_traits<_BI1>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueType1)
	                     && __is_pointer<_BI1>::__value
	                     && __is_pointer<_BI2>::__value
			     && __are_same<_ValueType1, _ValueType2>::__value);
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	75fb      	strb	r3, [r7, #23]

      return std::__copy_move_backward<_IsMove, __simple,
	                               _Category>::__copy_move_b(__first,
								 __last,
								 __result);
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	68b9      	ldr	r1, [r7, #8]
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 f871 	bl	8003bd4 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPiEEPT_PKS4_S7_S5_>
 8003af2:	4603      	mov	r3, r0
    }
 8003af4:	4618      	mov	r0, r3
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <_ZNKSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _Tp_alloc_type&
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
      { return *static_cast<_Tp_alloc_type*>(&this->_M_impl); }

      const _Tp_alloc_type&
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp_alloc_type*>(&this->_M_impl); }
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4618      	mov	r0, r3
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr

08003b10 <_ZNSaIPiEC1IiEERKSaIT_E>:

      allocator(const allocator& __a) throw()
      : __allocator_base<_Tp>(__a) { }

      template<typename _Tp1>
        allocator(const allocator<_Tp1>&) throw() { }
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f87c 	bl	8003c18 <_ZN9__gnu_cxx13new_allocatorIPiEC1Ev>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop

08003b2c <_ZN9__gnu_cxx13new_allocatorIPiED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4618      	mov	r0, r3
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <_ZN9__gnu_cxx13new_allocatorIPiE8allocateEjPKv>:
      { return std::__addressof(__x); }

      // NB: __n is permitted to be 0.  The C++ standard says nothing
      // about what the return value is when __n == 0.
      pointer
      allocate(size_type __n, const void* = 0)
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
      { 
	if (__n > this->max_size())
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f86d 	bl	8003c2c <_ZNK9__gnu_cxx13new_allocatorIPiE8max_sizeEv>
 8003b52:	4602      	mov	r2, r0
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	bf34      	ite	cc
 8003b5a:	2301      	movcc	r3, #1
 8003b5c:	2300      	movcs	r3, #0
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <_ZN9__gnu_cxx13new_allocatorIPiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8003b64:	f002 fa92 	bl	800608c <_ZSt17__throw_bad_allocv>

	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f002 fa64 	bl	800603a <_Znwj>
 8003b72:	4603      	mov	r3, r0
      }
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <_ZN9__gnu_cxx13new_allocatorIPiE10deallocateEPS1_j>:

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
      { ::operator delete(__p); }
 8003b88:	68b8      	ldr	r0, [r7, #8]
 8003b8a:	f002 fa7d 	bl	8006088 <_ZdlPv>
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop

08003b98 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPiEEPT_PKS4_S7_S5_>:
  template<bool _IsMove>
    struct __copy_move<_IsMove, true, random_access_iterator_tag>
    {
      template<typename _Tp>
        static _Tp*
        __copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
#if __cplusplus >= 201103L
	  // trivial types can have deleted assignment
	  static_assert( is_copy_assignable<_Tp>::value,
	                 "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 8003ba4:	68ba      	ldr	r2, [r7, #8]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	109b      	asrs	r3, r3, #2
 8003bac:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d006      	beq.n	8003bc2 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPiEEPT_PKS4_S7_S5_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	461a      	mov	r2, r3
 8003bba:	68f9      	ldr	r1, [r7, #12]
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f002 fc05 	bl	80063cc <memmove>
	  return __result + _Num;
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	4413      	add	r3, r2
	}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3718      	adds	r7, #24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop

08003bd4 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPiEEPT_PKS4_S7_S5_>:
  template<bool _IsMove>
    struct __copy_move_backward<_IsMove, true, random_access_iterator_tag>
    {
      template<typename _Tp>
        static _Tp*
        __copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b086      	sub	sp, #24
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
#if __cplusplus >= 201103L
	  // trivial types can have deleted assignment
	  static_assert( is_copy_assignable<_Tp>::value,
	                 "type is not assignable" );
#endif
	  const ptrdiff_t _Num = __last - __first;
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	109b      	asrs	r3, r3, #2
 8003be8:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPiEEPT_PKS4_S7_S5_+0x32>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	425b      	negs	r3, r3
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	18d0      	adds	r0, r2, r3
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	461a      	mov	r2, r3
 8003c00:	68f9      	ldr	r1, [r7, #12]
 8003c02:	f002 fbe3 	bl	80063cc <memmove>
	  return __result - _Num;
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	425b      	negs	r3, r3
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	4413      	add	r3, r2
	}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3718      	adds	r7, #24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}

08003c18 <_ZN9__gnu_cxx13new_allocatorIPiEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4618      	mov	r0, r3
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr

08003c2c <_ZNK9__gnu_cxx13new_allocatorIPiE8max_sizeEv>:
      void
      deallocate(pointer __p, size_type)
      { ::operator delete(__p); }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
      { return size_t(-1) / sizeof(_Tp); }
 8003c34:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003c38:	4618      	mov	r0, r3
 8003c3a:	370c      	adds	r7, #12
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop

08003c44 <_ZN7DisplayC1Ev>:
		RGB_MACRO( 128, 128, 0)	,RGB_MACRO( 144, 112, 0),RGB_MACRO( 160, 96, 0),
		RGB_MACRO( 176, 80, 0)	,RGB_MACRO( 192, 64, 0)	,RGB_MACRO( 208, 48, 0),
		RGB_MACRO( 224, 32, 0)	,RGB_MACRO( 255, 0, 0)
};

Display::Display() : sp(&SPI1_class::getInstance())
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	4a99      	ldr	r2, [pc, #612]	; (8003eb4 <_ZN7DisplayC1Ev+0x270>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	f7fd fe31 	bl	80018b8 <_ZN10SPI1_class11getInstanceEv>
 8003c56:	4602      	mov	r2, r0
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	605a      	str	r2, [r3, #4]
{
	/*setting of chip select for display*/
	CSsetS csSetting;
	csSetting.csPin = SPI1_CS_PIN;
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	81bb      	strh	r3, [r7, #12]
	csSetting.gpioType = GPIOA;
 8003c60:	4b95      	ldr	r3, [pc, #596]	; (8003eb8 <_ZN7DisplayC1Ev+0x274>)
 8003c62:	60bb      	str	r3, [r7, #8]
	sp->setCS(csSetting);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6858      	ldr	r0, [r3, #4]
 8003c68:	f107 0308 	add.w	r3, r7, #8
 8003c6c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003c70:	f7fd fe98 	bl	80019a4 <_ZN10SPI1_class5setCSE6CSsetS>

	GPIO_ResetBits(GPIOC, SPI1_RES_PIN);
 8003c74:	2110      	movs	r1, #16
 8003c76:	4891      	ldr	r0, [pc, #580]	; (8003ebc <_ZN7DisplayC1Ev+0x278>)
 8003c78:	f7fd f97e 	bl	8000f78 <GPIO_ResetBits>
	GPIO_SetBits(GPIOC, SPI1_RES_PIN);
 8003c7c:	2110      	movs	r1, #16
 8003c7e:	488f      	ldr	r0, [pc, #572]	; (8003ebc <_ZN7DisplayC1Ev+0x278>)
 8003c80:	f7fd f96c 	bl	8000f5c <GPIO_SetBits>

	sp->storeCommand(CMD_DISPLAY_OFF);          //Display Off
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	21ae      	movs	r1, #174	; 0xae
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd ff0b 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_CONTRAST_A);       //Set contrast for color A
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	2181      	movs	r1, #129	; 0x81
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fd ff04 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0xFF);                     //255
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	21ff      	movs	r1, #255	; 0xff
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7fd fefd 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_CONTRAST_B);       //Set contrast for color B
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	2182      	movs	r1, #130	; 0x82
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fd fef6 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0xFF );                     //255
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	21ff      	movs	r1, #255	; 0xff
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fd feef 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_CONTRAST_C);       //Set contrast for color C
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2183      	movs	r1, #131	; 0x83
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7fd fee8 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0xFF);                     //255
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	21ff      	movs	r1, #255	; 0xff
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fd fee1 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_MASTER_CURRENT_CONTROL);//master current control
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	2187      	movs	r1, #135	; 0x87
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd feda 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x06);                     //6
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2106      	movs	r1, #6
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fd fed3 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_PRECHARGE_SPEED_A);//Set Second Pre-change Speed For ColorA
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	218a      	movs	r1, #138	; 0x8a
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fd fecc 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x64);                     //100
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	2164      	movs	r1, #100	; 0x64
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fd fec5 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_PRECHARGE_SPEED_B);//Set Second Pre-change Speed For ColorB
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	218b      	movs	r1, #139	; 0x8b
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fd febe 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x78);                     //120
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2200      	movs	r2, #0
 8003d32:	2178      	movs	r1, #120	; 0x78
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7fd feb7 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_PRECHARGE_SPEED_C);//Set Second Pre-change Speed For ColorC
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	218c      	movs	r1, #140	; 0x8c
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fd feb0 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x64);                     //100
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	2164      	movs	r1, #100	; 0x64
 8003d50:	4618      	mov	r0, r3
 8003d52:	f7fd fea9 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_REMAP);            //set remap & data format
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	21a0      	movs	r1, #160	; 0xa0
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd fea2 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x72);                     //0x72
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2172      	movs	r1, #114	; 0x72
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fd fe9b 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_DISPLAY_START_LINE);//Set display Start Line
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2200      	movs	r2, #0
 8003d78:	21a1      	movs	r1, #161	; 0xa1
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fd fe94 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x0);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	2100      	movs	r1, #0
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7fd fe8d 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_DISPLAY_OFFSET);   //Set display offset
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	21a2      	movs	r1, #162	; 0xa2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fd fe86 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x0);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	2100      	movs	r1, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fd fe7f 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_NORMAL_DISPLAY);       //Set display mode
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	21a4      	movs	r1, #164	; 0xa4
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7fd fe78 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_MULTIPLEX_RATIO);  //Set multiplex ratio
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	21a8      	movs	r1, #168	; 0xa8
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fd fe71 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x3F);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	213f      	movs	r1, #63	; 0x3f
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fd fe6a 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_MASTER_CONFIGURE); //Set master configuration
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	21ad      	movs	r1, #173	; 0xad
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fd fe63 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x8E);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	218e      	movs	r1, #142	; 0x8e
 8003dea:	4618      	mov	r0, r3
 8003dec:	f7fd fe5c 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_POWER_SAVE_MODE);      //Set Power Save Mode
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	21b0      	movs	r1, #176	; 0xb0
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7fd fe55 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x00);                     //0x00
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	2100      	movs	r1, #0
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fd fe4e 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_PHASE_PERIOD_ADJUSTMENT);//phase 1 and 2 period adjustment
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	21b1      	movs	r1, #177	; 0xb1
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fd fe47 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x31);                     //0x31
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2131      	movs	r1, #49	; 0x31
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7fd fe40 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_DISPLAY_CLOCK_DIV);    //display clock divider/oscillator frequency
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	21b3      	movs	r1, #179	; 0xb3
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fd fe39 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0xF0);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	21f0      	movs	r1, #240	; 0xf0
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f7fd fe32 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_PRECHARGE_VOLTAGE);//Set Pre-Change Level
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	21bb      	movs	r1, #187	; 0xbb
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fd fe2b 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x3A);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2200      	movs	r2, #0
 8003e58:	213a      	movs	r1, #58	; 0x3a
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fd fe24 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_SET_V_VOLTAGE);        //Set vcomH
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	21be      	movs	r1, #190	; 0xbe
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fd fe1d 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0x3E);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	213e      	movs	r1, #62	; 0x3e
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fd fe16 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_DEACTIVE_SCROLLING);   //disable scrolling
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	212e      	movs	r1, #46	; 0x2e
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7fd fe0f 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_NORMAL_BRIGHTNESS_DISPLAY_ON);//set display on
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	21af      	movs	r1, #175	; 0xaf
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7fd fe08 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

	sp->send();
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	330c      	adds	r3, #12
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6852      	ldr	r2, [r2, #4]
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4798      	blx	r3
}
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	08006768 	.word	0x08006768
 8003eb8:	40010800 	.word	0x40010800
 8003ebc:	40011000 	.word	0x40011000

08003ec0 <_ZN7DisplayD1Ev>:

Display::~Display()
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	4a06      	ldr	r2, [pc, #24]	; (8003ee4 <_ZN7DisplayD1Ev+0x24>)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	601a      	str	r2, [r3, #0]
{

}
 8003ece:	2300      	movs	r3, #0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <_ZN7DisplayD1Ev+0x1a>
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	f002 f8d7 	bl	8006088 <_ZdlPv>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4618      	mov	r0, r3
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	08006768 	.word	0x08006768

08003ee8 <_ZN7DisplayD0Ev>:
	sp->storeCommand(CMD_NORMAL_BRIGHTNESS_DISPLAY_ON);//set display on

	sp->send();
}

Display::~Display()
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
{

}
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff ffe5 	bl	8003ec0 <_ZN7DisplayD1Ev>
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f002 f8c6 	bl	8006088 <_ZdlPv>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4618      	mov	r0, r3
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop

08003f08 <_ZN7Display13setBackgroundEt>:

	sp->send();
}

void Display::setBackground(uint16_t color)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	807b      	strh	r3, [r7, #2]
	sp->storeCommand(CMD_FILL_WINDOW);//fill window
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2126      	movs	r1, #38	; 0x26
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fd fdc3 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(ENABLE_FILL);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	2101      	movs	r1, #1
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fd fdbc 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(CMD_DRAW_RECTANGLE);//draw rectangle
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	2122      	movs	r1, #34	; 0x22
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7fd fdb5 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0);//start column
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	2100      	movs	r1, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fd fdae 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(0);//start row
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	2100      	movs	r1, #0
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fd fda7 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(95);//end column
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	215f      	movs	r1, #95	; 0x5f
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fd fda0 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(63);//end row
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	213f      	movs	r1, #63	; 0x3f
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fd fd99 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

	//frame
	sp->storeCommand((color >> 10) & 0x3F);//R
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6858      	ldr	r0, [r3, #4]
 8003f7a:	887b      	ldrh	r3, [r7, #2]
 8003f7c:	0a9b      	lsrs	r3, r3, #10
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	2200      	movs	r2, #0
 8003f82:	4619      	mov	r1, r3
 8003f84:	f7fd fd90 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand((color >> 5) & 0x3F);//G
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6858      	ldr	r0, [r3, #4]
 8003f8c:	887b      	ldrh	r3, [r7, #2]
 8003f8e:	115b      	asrs	r3, r3, #5
 8003f90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f94:	2200      	movs	r2, #0
 8003f96:	4619      	mov	r1, r3
 8003f98:	f7fd fd86 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand((color) & 0x3F);//B
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6858      	ldr	r0, [r3, #4]
 8003fa0:	887b      	ldrh	r3, [r7, #2]
 8003fa2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	4619      	mov	r1, r3
 8003faa:	f7fd fd7d 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

	//fill
	sp->storeCommand((color >> 10) & 0x3F);//R
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6858      	ldr	r0, [r3, #4]
 8003fb2:	887b      	ldrh	r3, [r7, #2]
 8003fb4:	0a9b      	lsrs	r3, r3, #10
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2200      	movs	r2, #0
 8003fba:	4619      	mov	r1, r3
 8003fbc:	f7fd fd74 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand((color >> 5) & 0x3F);//G
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6858      	ldr	r0, [r3, #4]
 8003fc4:	887b      	ldrh	r3, [r7, #2]
 8003fc6:	115b      	asrs	r3, r3, #5
 8003fc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fcc:	2200      	movs	r2, #0
 8003fce:	4619      	mov	r1, r3
 8003fd0:	f7fd fd6a 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand((color ) & 0x3F);//B
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6858      	ldr	r0, [r3, #4]
 8003fd8:	887b      	ldrh	r3, [r7, #2]
 8003fda:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fde:	2200      	movs	r2, #0
 8003fe0:	4619      	mov	r1, r3
 8003fe2:	f7fd fd61 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->send();
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	330c      	adds	r3, #12
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6852      	ldr	r2, [r2, #4]
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	4798      	blx	r3
}
 8003ff8:	bf00      	nop
 8003ffa:	3708      	adds	r7, #8
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <_ZN7Display9drawPixelEttt>:

void Display::drawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	4608      	mov	r0, r1
 800400a:	4611      	mov	r1, r2
 800400c:	461a      	mov	r2, r3
 800400e:	4603      	mov	r3, r0
 8004010:	817b      	strh	r3, [r7, #10]
 8004012:	460b      	mov	r3, r1
 8004014:	813b      	strh	r3, [r7, #8]
 8004016:	4613      	mov	r3, r2
 8004018:	80fb      	strh	r3, [r7, #6]
	if ((x < 0) || (x >= RGB_OLED_WIDTH) || (y < 0) || (y >= RGB_OLED_HEIGHT))
 800401a:	897b      	ldrh	r3, [r7, #10]
 800401c:	2b5f      	cmp	r3, #95	; 0x5f
 800401e:	d848      	bhi.n	80040b2 <_ZN7Display9drawPixelEttt+0xb2>
 8004020:	893b      	ldrh	r3, [r7, #8]
 8004022:	2b3f      	cmp	r3, #63	; 0x3f
 8004024:	d845      	bhi.n	80040b2 <_ZN7Display9drawPixelEttt+0xb2>
	return;

	//set column point
	sp->storeCommand(CMD_SET_COLUMN_ADDRESS);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	2115      	movs	r1, #21
 800402e:	4618      	mov	r0, r3
 8004030:	f7fd fd3a 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(x);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	8979      	ldrh	r1, [r7, #10]
 800403a:	2200      	movs	r2, #0
 800403c:	4618      	mov	r0, r3
 800403e:	f7fd fd33 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(RGB_OLED_WIDTH-1);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	215f      	movs	r1, #95	; 0x5f
 800404a:	4618      	mov	r0, r3
 800404c:	f7fd fd2c 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	//set row point
	sp->storeCommand(CMD_SET_ROW_ADDRESS);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	2175      	movs	r1, #117	; 0x75
 8004058:	4618      	mov	r0, r3
 800405a:	f7fd fd25 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(y);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	8939      	ldrh	r1, [r7, #8]
 8004064:	2200      	movs	r2, #0
 8004066:	4618      	mov	r0, r3
 8004068:	f7fd fd1e 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand(RGB_OLED_HEIGHT-1);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	213f      	movs	r1, #63	; 0x3f
 8004074:	4618      	mov	r0, r3
 8004076:	f7fd fd17 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

	//fill 16bit colour
	sp->storeCommand((uint8_t)(color >> 8), DATA);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6858      	ldr	r0, [r3, #4]
 800407e:	88fb      	ldrh	r3, [r7, #6]
 8004080:	0a1b      	lsrs	r3, r3, #8
 8004082:	b29b      	uxth	r3, r3
 8004084:	2201      	movs	r2, #1
 8004086:	4619      	mov	r1, r3
 8004088:	f7fd fd0e 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
	sp->storeCommand((uint8_t)(color), DATA);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	88fa      	ldrh	r2, [r7, #6]
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	4611      	mov	r1, r2
 8004096:	2201      	movs	r2, #1
 8004098:	4618      	mov	r0, r3
 800409a:	f7fd fd05 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

	sp->send();
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	6852      	ldr	r2, [r2, #4]
 80040ac:	4610      	mov	r0, r2
 80040ae:	4798      	blx	r3
 80040b0:	e000      	b.n	80040b4 <_ZN7Display9drawPixelEttt+0xb4>
}

void Display::drawPixel(uint16_t x, uint16_t y, uint16_t color)
{
	if ((x < 0) || (x >= RGB_OLED_WIDTH) || (y < 0) || (y >= RGB_OLED_HEIGHT))
	return;
 80040b2:	bf00      	nop
	//fill 16bit colour
	sp->storeCommand((uint8_t)(color >> 8), DATA);
	sp->storeCommand((uint8_t)(color), DATA);

	sp->send();
}
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop

080040bc <_ZN7Display11clearWindowEtttt>:

   sp->send();
}

void Display::clearWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	4608      	mov	r0, r1
 80040c6:	4611      	mov	r1, r2
 80040c8:	461a      	mov	r2, r3
 80040ca:	4603      	mov	r3, r0
 80040cc:	817b      	strh	r3, [r7, #10]
 80040ce:	460b      	mov	r3, r1
 80040d0:	813b      	strh	r3, [r7, #8]
 80040d2:	4613      	mov	r3, r2
 80040d4:	80fb      	strh	r3, [r7, #6]
   sp->storeCommand(CMD_CLEAR_WINDOW);//clear window
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	2125      	movs	r1, #37	; 0x25
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fd fce2 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
   sp->storeCommand(x0);//start column
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	8979      	ldrh	r1, [r7, #10]
 80040ea:	2200      	movs	r2, #0
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fd fcdb 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
   sp->storeCommand(y0);//start row
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	8939      	ldrh	r1, [r7, #8]
 80040f8:	2200      	movs	r2, #0
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fd fcd4 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
   sp->storeCommand(x1);//end column
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	88f9      	ldrh	r1, [r7, #6]
 8004106:	2200      	movs	r2, #0
 8004108:	4618      	mov	r0, r3
 800410a:	f7fd fccd 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>
   sp->storeCommand(y1);//end row
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	8b39      	ldrh	r1, [r7, #24]
 8004114:	2200      	movs	r2, #0
 8004116:	4618      	mov	r0, r3
 8004118:	f7fd fcc6 	bl	8001aa8 <_ZN10SPI1_class12storeCommandEi8CommandE>

   sp->send();
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	330c      	adds	r3, #12
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	6852      	ldr	r2, [r2, #4]
 800412a:	4610      	mov	r0, r2
 800412c:	4798      	blx	r3
}
 800412e:	bf00      	nop
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop

08004138 <_ZN7Display12display_charEhhcht>:
		}
	}
}

void Display::display_char(uint8_t chXpos, uint8_t chYpos, char chChr, uint8_t chSize, uint16_t hwColor)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	4608      	mov	r0, r1
 8004142:	4611      	mov	r1, r2
 8004144:	461a      	mov	r2, r3
 8004146:	4603      	mov	r3, r0
 8004148:	70fb      	strb	r3, [r7, #3]
 800414a:	460b      	mov	r3, r1
 800414c:	70bb      	strb	r3, [r7, #2]
 800414e:	4613      	mov	r3, r2
 8004150:	707b      	strb	r3, [r7, #1]
	uint8_t i, j, chTemp = 0;
 8004152:	2300      	movs	r3, #0
 8004154:	737b      	strb	r3, [r7, #13]
	uint8_t chYpos0 = chYpos;
 8004156:	78bb      	ldrb	r3, [r7, #2]
 8004158:	733b      	strb	r3, [r7, #12]

	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
 800415a:	78fb      	ldrb	r3, [r7, #3]
 800415c:	2b5f      	cmp	r3, #95	; 0x5f
 800415e:	d851      	bhi.n	8004204 <_ZN7Display12display_charEhhcht+0xcc>
 8004160:	78bb      	ldrb	r3, [r7, #2]
 8004162:	2b3f      	cmp	r3, #63	; 0x3f
 8004164:	d84e      	bhi.n	8004204 <_ZN7Display12display_charEhhcht+0xcc>
		return;
	}

    for (i = 0; i < chSize; i ++) {
 8004166:	2300      	movs	r3, #0
 8004168:	73fb      	strb	r3, [r7, #15]
 800416a:	7bfa      	ldrb	r2, [r7, #15]
 800416c:	7e3b      	ldrb	r3, [r7, #24]
 800416e:	429a      	cmp	r2, r3
 8004170:	d249      	bcs.n	8004206 <_ZN7Display12display_charEhhcht+0xce>
		if (FONT_1206 == chSize) {
 8004172:	7e3b      	ldrb	r3, [r7, #24]
 8004174:	2b0c      	cmp	r3, #12
 8004176:	d10d      	bne.n	8004194 <_ZN7Display12display_charEhhcht+0x5c>
			chTemp = c_chFont1206[(uint8_t)chChr - 0x20][i];
 8004178:	787b      	ldrb	r3, [r7, #1]
 800417a:	f1a3 0220 	sub.w	r2, r3, #32
 800417e:	7bf9      	ldrb	r1, [r7, #15]
 8004180:	4822      	ldr	r0, [pc, #136]	; (800420c <_ZN7Display12display_charEhhcht+0xd4>)
 8004182:	4613      	mov	r3, r2
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4413      	add	r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	4403      	add	r3, r0
 800418c:	440b      	add	r3, r1
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	737b      	strb	r3, [r7, #13]
 8004192:	e00c      	b.n	80041ae <_ZN7Display12display_charEhhcht+0x76>
		} else if (FONT_1608 == chSize) {
 8004194:	7e3b      	ldrb	r3, [r7, #24]
 8004196:	2b10      	cmp	r3, #16
 8004198:	d109      	bne.n	80041ae <_ZN7Display12display_charEhhcht+0x76>
			chTemp = c_chFont1608[(uint8_t)chChr - 0x20][i];
 800419a:	787b      	ldrb	r3, [r7, #1]
 800419c:	f1a3 0220 	sub.w	r2, r3, #32
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	491b      	ldr	r1, [pc, #108]	; (8004210 <_ZN7Display12display_charEhhcht+0xd8>)
 80041a4:	0112      	lsls	r2, r2, #4
 80041a6:	440a      	add	r2, r1
 80041a8:	4413      	add	r3, r2
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	737b      	strb	r3, [r7, #13]
		}

        for (j = 0; j < 8; j ++) {
 80041ae:	2300      	movs	r3, #0
 80041b0:	73bb      	strb	r3, [r7, #14]
 80041b2:	7bbb      	ldrb	r3, [r7, #14]
 80041b4:	2b07      	cmp	r3, #7
 80041b6:	d821      	bhi.n	80041fc <_ZN7Display12display_charEhhcht+0xc4>
    		if (chTemp & 0x80) {
 80041b8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	da07      	bge.n	80041d0 <_ZN7Display12display_charEhhcht+0x98>
				drawPixel(chXpos, chYpos, hwColor);
 80041c0:	78fb      	ldrb	r3, [r7, #3]
 80041c2:	b299      	uxth	r1, r3
 80041c4:	78bb      	ldrb	r3, [r7, #2]
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	8bbb      	ldrh	r3, [r7, #28]
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7ff ff18 	bl	8004000 <_ZN7Display9drawPixelEttt>
    		}
			chTemp <<= 1;
 80041d0:	7b7b      	ldrb	r3, [r7, #13]
 80041d2:	005b      	lsls	r3, r3, #1
 80041d4:	737b      	strb	r3, [r7, #13]
			chYpos ++;
 80041d6:	78bb      	ldrb	r3, [r7, #2]
 80041d8:	3301      	adds	r3, #1
 80041da:	70bb      	strb	r3, [r7, #2]
			if ((chYpos - chYpos0) == chSize) {
 80041dc:	78ba      	ldrb	r2, [r7, #2]
 80041de:	7b3b      	ldrb	r3, [r7, #12]
 80041e0:	1ad2      	subs	r2, r2, r3
 80041e2:	7e3b      	ldrb	r3, [r7, #24]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d105      	bne.n	80041f4 <_ZN7Display12display_charEhhcht+0xbc>
				chYpos = chYpos0;
 80041e8:	7b3b      	ldrb	r3, [r7, #12]
 80041ea:	70bb      	strb	r3, [r7, #2]
				chXpos ++;
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	3301      	adds	r3, #1
 80041f0:	70fb      	strb	r3, [r7, #3]
				break;
 80041f2:	e003      	b.n	80041fc <_ZN7Display12display_charEhhcht+0xc4>
			chTemp = c_chFont1206[(uint8_t)chChr - 0x20][i];
		} else if (FONT_1608 == chSize) {
			chTemp = c_chFont1608[(uint8_t)chChr - 0x20][i];
		}

        for (j = 0; j < 8; j ++) {
 80041f4:	7bbb      	ldrb	r3, [r7, #14]
 80041f6:	3301      	adds	r3, #1
 80041f8:	73bb      	strb	r3, [r7, #14]
 80041fa:	e7da      	b.n	80041b2 <_ZN7Display12display_charEhhcht+0x7a>

	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
		return;
	}

    for (i = 0; i < chSize; i ++) {
 80041fc:	7bfb      	ldrb	r3, [r7, #15]
 80041fe:	3301      	adds	r3, #1
 8004200:	73fb      	strb	r3, [r7, #15]
 8004202:	e7b2      	b.n	800416a <_ZN7Display12display_charEhhcht+0x32>
{
	uint8_t i, j, chTemp = 0;
	uint8_t chYpos0 = chYpos;

	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
		return;
 8004204:	bf00      	nop
				chXpos ++;
				break;
			}
		}
    }
}
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	08006770 	.word	0x08006770
 8004210:	08006be4 	.word	0x08006be4

08004214 <_ZN7Display14display_stringEhhPKcht>:

void Display::display_string(uint8_t chXpos, uint8_t chYpos, const char *pchString, uint8_t chSize, uint16_t hwColor)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af02      	add	r7, sp, #8
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	607b      	str	r3, [r7, #4]
 800421e:	460b      	mov	r3, r1
 8004220:	72fb      	strb	r3, [r7, #11]
 8004222:	4613      	mov	r3, r2
 8004224:	72bb      	strb	r3, [r7, #10]
	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
 8004226:	7afb      	ldrb	r3, [r7, #11]
 8004228:	2b5f      	cmp	r3, #95	; 0x5f
 800422a:	d834      	bhi.n	8004296 <_ZN7Display14display_stringEhhPKcht+0x82>
 800422c:	7abb      	ldrb	r3, [r7, #10]
 800422e:	2b3f      	cmp	r3, #63	; 0x3f
 8004230:	d831      	bhi.n	8004296 <_ZN7Display14display_stringEhhPKcht+0x82>
		return;
	}

    while (*pchString != '\0') {
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d02e      	beq.n	8004298 <_ZN7Display14display_stringEhhPKcht+0x84>
        if (chXpos > (RGB_OLED_WIDTH - chSize / 2)) {
 800423a:	7afa      	ldrb	r2, [r7, #11]
 800423c:	7e3b      	ldrb	r3, [r7, #24]
 800423e:	085b      	lsrs	r3, r3, #1
 8004240:	b2db      	uxtb	r3, r3
 8004242:	f1c3 0360 	rsb	r3, r3, #96	; 0x60
 8004246:	429a      	cmp	r2, r3
 8004248:	dd0f      	ble.n	800426a <_ZN7Display14display_stringEhhPKcht+0x56>
			chXpos = 0;
 800424a:	2300      	movs	r3, #0
 800424c:	72fb      	strb	r3, [r7, #11]
			chYpos += chSize;
 800424e:	7aba      	ldrb	r2, [r7, #10]
 8004250:	7e3b      	ldrb	r3, [r7, #24]
 8004252:	4413      	add	r3, r2
 8004254:	72bb      	strb	r3, [r7, #10]
			if (chYpos > (RGB_OLED_HEIGHT - chSize)) {
 8004256:	7aba      	ldrb	r2, [r7, #10]
 8004258:	7e3b      	ldrb	r3, [r7, #24]
 800425a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800425e:	429a      	cmp	r2, r3
 8004260:	dd03      	ble.n	800426a <_ZN7Display14display_stringEhhPKcht+0x56>
				chYpos = chXpos = 0;
 8004262:	2300      	movs	r3, #0
 8004264:	72fb      	strb	r3, [r7, #11]
 8004266:	7afb      	ldrb	r3, [r7, #11]
 8004268:	72bb      	strb	r3, [r7, #10]
//				clearWindow(0,0,0,0);
			}
		}

        display_char(chXpos, chYpos, *pchString, chSize, hwColor);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	7818      	ldrb	r0, [r3, #0]
 800426e:	7aba      	ldrb	r2, [r7, #10]
 8004270:	7af9      	ldrb	r1, [r7, #11]
 8004272:	8bbb      	ldrh	r3, [r7, #28]
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	7e3b      	ldrb	r3, [r7, #24]
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	4603      	mov	r3, r0
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f7ff ff5b 	bl	8004138 <_ZN7Display12display_charEhhcht>
        chXpos += chSize / 2;
 8004282:	7e3b      	ldrb	r3, [r7, #24]
 8004284:	085b      	lsrs	r3, r3, #1
 8004286:	b2da      	uxtb	r2, r3
 8004288:	7afb      	ldrb	r3, [r7, #11]
 800428a:	4413      	add	r3, r2
 800428c:	72fb      	strb	r3, [r7, #11]
        pchString ++;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	3301      	adds	r3, #1
 8004292:	607b      	str	r3, [r7, #4]
{
	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
		return;
	}

    while (*pchString != '\0') {
 8004294:	e7cd      	b.n	8004232 <_ZN7Display14display_stringEhhPKcht+0x1e>
}

void Display::display_string(uint8_t chXpos, uint8_t chYpos, const char *pchString, uint8_t chSize, uint16_t hwColor)
{
	if (chXpos >= RGB_OLED_WIDTH || chYpos >= RGB_OLED_HEIGHT) {
		return;
 8004296:	bf00      	nop

        display_char(chXpos, chYpos, *pchString, chSize, hwColor);
        chXpos += chSize / 2;
        pchString ++;
    }
}
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop

080042a0 <_ZNSt5queueIiSt5dequeIiSaIiEEED1Ev>:
   *  Members not found in @a normal containers are @c container_type,
   *  which is a typedef for the second Sequence parameter, and @c push and
   *  @c pop, which are standard %queue/FIFO operations.
  */
  template<typename _Tp, typename _Sequence = deque<_Tp> >
    class queue
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fa8c 	bl	80047c8 <_ZNSt5dequeIiSaIiEED1Ev>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop

080042bc <_ZN7HIH6030C1Ev>:

#include <Sensors/HIH6030.h>
#include <stdio.h>
#include <string.h>

HIH6030::HIH6030():
 80042bc:	b590      	push	{r4, r7, lr}
 80042be:	b097      	sub	sp, #92	; 0x5c
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
	 m_temperature(0)
	,m_humidity(0)
	,m_sp(&SPI2_class::getInstance())
 80042c4:	4a3b      	ldr	r2, [pc, #236]	; (80043b4 <_ZN7HIH6030C1Ev+0xf8>)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	601a      	str	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f04f 0200 	mov.w	r2, #0
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	609a      	str	r2, [r3, #8]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f103 040c 	add.w	r4, r3, #12
 80042e0:	f107 0308 	add.w	r3, r7, #8
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 fa61 	bl	80047ac <_ZNSt5dequeIiSaIiEEC1Ev>
 80042ea:	f107 0308 	add.w	r3, r7, #8
 80042ee:	4619      	mov	r1, r3
 80042f0:	4620      	mov	r0, r4
 80042f2:	f000 fa8f 	bl	8004814 <_ZNSt5queueIiSt5dequeIiSaIiEEEC1ERKS2_>
 80042f6:	f107 0308 	add.w	r3, r7, #8
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 fa64 	bl	80047c8 <_ZNSt5dequeIiSaIiEED1Ev>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f103 0434 	add.w	r4, r3, #52	; 0x34
 8004306:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800430a:	4618      	mov	r0, r3
 800430c:	f000 fa4e 	bl	80047ac <_ZNSt5dequeIiSaIiEEC1Ev>
 8004310:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004314:	4619      	mov	r1, r3
 8004316:	4620      	mov	r0, r4
 8004318:	f000 fa7c 	bl	8004814 <_ZNSt5queueIiSt5dequeIiSaIiEEEC1ERKS2_>
 800431c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004320:	4618      	mov	r0, r3
 8004322:	f000 fa51 	bl	80047c8 <_ZNSt5dequeIiSaIiEED1Ev>
 8004326:	f7fe fe45 	bl	8002fb4 <_ZN10SPI2_class11getInstanceEv>
 800432a:	4602      	mov	r2, r0
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	665a      	str	r2, [r3, #100]	; 0x64
{
	memset(m_hum,'\0',10);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3368      	adds	r3, #104	; 0x68
 8004334:	220a      	movs	r2, #10
 8004336:	2100      	movs	r1, #0
 8004338:	4618      	mov	r0, r3
 800433a:	f002 f862 	bl	8006402 <memset>
	memset(m_temp,'\0',10);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	3372      	adds	r3, #114	; 0x72
 8004342:	220a      	movs	r2, #10
 8004344:	2100      	movs	r1, #0
 8004346:	4618      	mov	r0, r3
 8004348:	f002 f85b 	bl	8006402 <memset>
	temp.color = 30;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	221e      	movs	r2, #30
 8004350:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	temp.data = &m_temp[0];
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f103 0272 	add.w	r2, r3, #114	; 0x72
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	hum.color = 20;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2214      	movs	r2, #20
 8004364:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	hum.data = &m_hum[0];
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	m_csSetting.gpioType = GPIOB;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a10      	ldr	r2, [pc, #64]	; (80043b8 <_ZN7HIH6030C1Ev+0xfc>)
 8004378:	65da      	str	r2, [r3, #92]	; 0x5c
	m_csSetting.csPin = GPIO_Pin_12;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004380:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	m_sp->setBuffers(&m_inBuf,&m_outBuf);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	330c      	adds	r3, #12
 8004392:	461a      	mov	r2, r3
 8004394:	f7fe fe5a 	bl	800304c <_ZN10SPI2_class10setBuffersEPSt5queueIiSt5dequeIiSaIiEEES5_>
	m_sp->setCS(m_csSetting);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	335c      	adds	r3, #92	; 0x5c
 80043a0:	e893 0006 	ldmia.w	r3, {r1, r2}
 80043a4:	f7fe fe64 	bl	8003070 <_ZN10SPI2_class5setCSE6CSsetS>
}
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4618      	mov	r0, r3
 80043ac:	375c      	adds	r7, #92	; 0x5c
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd90      	pop	{r4, r7, pc}
 80043b2:	bf00      	nop
 80043b4:	080071dc 	.word	0x080071dc
 80043b8:	40010c00 	.word	0x40010c00

080043bc <_ZN7HIH6030D1Ev>:

HIH6030::~HIH6030()
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	4a0b      	ldr	r2, [pc, #44]	; (80043f4 <_ZN7HIH6030D1Ev+0x38>)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	3334      	adds	r3, #52	; 0x34
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff ff66 	bl	80042a0 <_ZNSt5queueIiSt5dequeIiSaIiEEED1Ev>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	330c      	adds	r3, #12
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff ff61 	bl	80042a0 <_ZNSt5queueIiSt5dequeIiSaIiEEED1Ev>
{

}
 80043de:	2300      	movs	r3, #0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <_ZN7HIH6030D1Ev+0x2e>
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f001 fe4f 	bl	8006088 <_ZdlPv>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4618      	mov	r0, r3
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	080071dc 	.word	0x080071dc

080043f8 <_ZN7HIH6030D0Ev>:
	m_csSetting.csPin = GPIO_Pin_12;
	m_sp->setBuffers(&m_inBuf,&m_outBuf);
	m_sp->setCS(m_csSetting);
}

HIH6030::~HIH6030()
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
{

}
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7ff ffdb 	bl	80043bc <_ZN7HIH6030D1Ev>
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f001 fe3e 	bl	8006088 <_ZdlPv>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4618      	mov	r0, r3
 8004410:	3708      	adds	r7, #8
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop

08004418 <_ZN7HIH603014getTemperatureEv>:

MeasureData* HIH6030::getTemperature()
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
	return &temp;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	337c      	adds	r3, #124	; 0x7c
}
 8004424:	4618      	mov	r0, r3
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop

08004430 <_ZN7HIH603011getHumidityEv>:

MeasureData* HIH6030::getHumidity()
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
	return &hum;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3384      	adds	r3, #132	; 0x84
}
 800443c:	4618      	mov	r0, r3
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop

08004448 <_ZN7HIH603014measureRequestEv>:

void HIH6030::measureRequest()
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
	if(m_sp->isBusy() ==  false)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800445c:	4610      	mov	r0, r2
 800445e:	4798      	blx	r3
 8004460:	4603      	mov	r3, r0
 8004462:	f083 0301 	eor.w	r3, r3, #1
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	d013      	beq.n	8004494 <_ZN7HIH603014measureRequestEv+0x4c>
	{
		m_outBuf.push(0xAA);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f103 020c 	add.w	r2, r3, #12
 8004472:	23aa      	movs	r3, #170	; 0xaa
 8004474:	60fb      	str	r3, [r7, #12]
 8004476:	f107 030c 	add.w	r3, r7, #12
 800447a:	4619      	mov	r1, r3
 800447c:	4610      	mov	r0, r2
 800447e:	f7fe ff4f 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
		m_sp->send();
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	330c      	adds	r3, #12
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8004490:	4610      	mov	r0, r2
 8004492:	4798      	blx	r3
	}
	m_inBuf.pop();
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	3334      	adds	r3, #52	; 0x34
 8004498:	4618      	mov	r0, r3
 800449a:	f7fe ff35 	bl	8003308 <_ZNSt5queueIiSt5dequeIiSaIiEEE3popEv>
}
 800449e:	bf00      	nop
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop

080044a8 <_ZN7HIH603013updatedColorsEv>:

void HIH6030::updatedColors()
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	if(m_humidity > 60)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4923      	ldr	r1, [pc, #140]	; (8004544 <_ZN7HIH603013updatedColorsEv+0x9c>)
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fc f974 	bl	80007a4 <__aeabi_fcmpgt>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d004      	beq.n	80044cc <_ZN7HIH603013updatedColorsEv+0x24>
	{
		hum.color = 16;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2210      	movs	r2, #16
 80044c6:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 80044ca:	e00d      	b.n	80044e8 <_ZN7HIH603013updatedColorsEv+0x40>
	}
	else
	{
		hum.color = 32 - ((int)m_humidity >> 2);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7fc f971 	bl	80007b8 <__aeabi_f2iz>
 80044d6:	4603      	mov	r3, r0
 80044d8:	109b      	asrs	r3, r3, #2
 80044da:	b29b      	uxth	r3, r3
 80044dc:	f1c3 0320 	rsb	r3, r3, #32
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	}

	if(m_temperature < 0)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f04f 0100 	mov.w	r1, #0
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fc f939 	bl	8000768 <__aeabi_fcmplt>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d004      	beq.n	8004506 <_ZN7HIH603013updatedColorsEv+0x5e>
	{
		temp.color = 0;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	}
	else
	{
		temp.color = (int)m_temperature + 1;
	}
}
 8004504:	e019      	b.n	800453a <_ZN7HIH603013updatedColorsEv+0x92>

	if(m_temperature < 0)
	{
		temp.color = 0;
	}
	else if(m_temperature > 30)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	490f      	ldr	r1, [pc, #60]	; (8004548 <_ZN7HIH603013updatedColorsEv+0xa0>)
 800450c:	4618      	mov	r0, r3
 800450e:	f7fc f949 	bl	80007a4 <__aeabi_fcmpgt>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d004      	beq.n	8004522 <_ZN7HIH603013updatedColorsEv+0x7a>
	{
		temp.color = 32;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2220      	movs	r2, #32
 800451c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	}
	else
	{
		temp.color = (int)m_temperature + 1;
	}
}
 8004520:	e00b      	b.n	800453a <_ZN7HIH603013updatedColorsEv+0x92>
	{
		temp.color = 32;
	}
	else
	{
		temp.color = (int)m_temperature + 1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	4618      	mov	r0, r3
 8004528:	f7fc f946 	bl	80007b8 <__aeabi_f2iz>
 800452c:	4603      	mov	r3, r0
 800452e:	b29b      	uxth	r3, r3
 8004530:	3301      	adds	r3, #1
 8004532:	b29a      	uxth	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	}
}
 800453a:	bf00      	nop
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	42700000 	.word	0x42700000
 8004548:	41f00000 	.word	0x41f00000

0800454c <_ZN7HIH603013updateBuffersEv>:

void HIH6030::updateBuffers()
{
 800454c:	b590      	push	{r4, r7, lr}
 800454e:	b085      	sub	sp, #20
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
	//float points
	int temp_m =(int)(abs(m_temperature*100))%100;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	4938      	ldr	r1, [pc, #224]	; (800463c <_ZN7HIH603013updateBuffersEv+0xf0>)
 800455a:	4618      	mov	r0, r3
 800455c:	f7fb ff66 	bl	800042c <__aeabi_fmul>
 8004560:	4603      	mov	r3, r0
 8004562:	4618      	mov	r0, r3
 8004564:	f000 f966 	bl	8004834 <_Z3absIfET_S0_>
 8004568:	4603      	mov	r3, r0
 800456a:	4618      	mov	r0, r3
 800456c:	f7fc f924 	bl	80007b8 <__aeabi_f2iz>
 8004570:	4603      	mov	r3, r0
 8004572:	4a33      	ldr	r2, [pc, #204]	; (8004640 <_ZN7HIH603013updateBuffersEv+0xf4>)
 8004574:	fb82 1203 	smull	r1, r2, r2, r3
 8004578:	1151      	asrs	r1, r2, #5
 800457a:	17da      	asrs	r2, r3, #31
 800457c:	1a8a      	subs	r2, r1, r2
 800457e:	2164      	movs	r1, #100	; 0x64
 8004580:	fb01 f202 	mul.w	r2, r1, r2
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	60fb      	str	r3, [r7, #12]
	int hum_m = (int)(m_humidity*100)%100;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	492b      	ldr	r1, [pc, #172]	; (800463c <_ZN7HIH603013updateBuffersEv+0xf0>)
 800458e:	4618      	mov	r0, r3
 8004590:	f7fb ff4c 	bl	800042c <__aeabi_fmul>
 8004594:	4603      	mov	r3, r0
 8004596:	4618      	mov	r0, r3
 8004598:	f7fc f90e 	bl	80007b8 <__aeabi_f2iz>
 800459c:	4603      	mov	r3, r0
 800459e:	4a28      	ldr	r2, [pc, #160]	; (8004640 <_ZN7HIH603013updateBuffersEv+0xf4>)
 80045a0:	fb82 1203 	smull	r1, r2, r2, r3
 80045a4:	1151      	asrs	r1, r2, #5
 80045a6:	17da      	asrs	r2, r3, #31
 80045a8:	1a8a      	subs	r2, r1, r2
 80045aa:	2164      	movs	r1, #100	; 0x64
 80045ac:	fb01 f202 	mul.w	r2, r1, r2
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	60bb      	str	r3, [r7, #8]

	if(temp_m < 10)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2b09      	cmp	r3, #9
 80045b8:	dc0e      	bgt.n	80045d8 <_ZN7HIH603013updateBuffersEv+0x8c>
	{
		sprintf(m_temp,"%i.0%i",(int)m_temperature,temp_m);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f103 0472 	add.w	r4, r3, #114	; 0x72
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f7fc f8f7 	bl	80007b8 <__aeabi_f2iz>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	491d      	ldr	r1, [pc, #116]	; (8004644 <_ZN7HIH603013updateBuffersEv+0xf8>)
 80045d0:	4620      	mov	r0, r4
 80045d2:	f001 fa63 	bl	8005a9c <siprintf>
 80045d6:	e00d      	b.n	80045f4 <_ZN7HIH603013updateBuffersEv+0xa8>
	}
	else
	{
		sprintf(m_temp,"%i.%i",(int)m_temperature,temp_m);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f103 0472 	add.w	r4, r3, #114	; 0x72
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fc f8e8 	bl	80007b8 <__aeabi_f2iz>
 80045e8:	4602      	mov	r2, r0
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	4916      	ldr	r1, [pc, #88]	; (8004648 <_ZN7HIH603013updateBuffersEv+0xfc>)
 80045ee:	4620      	mov	r0, r4
 80045f0:	f001 fa54 	bl	8005a9c <siprintf>
	}
	if(hum_m < 10)
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b09      	cmp	r3, #9
 80045f8:	dc0e      	bgt.n	8004618 <_ZN7HIH603013updateBuffersEv+0xcc>
	{
		sprintf(m_hum,"%i.0%i",(int)m_humidity,hum_m);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f103 0468 	add.w	r4, r3, #104	; 0x68
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4618      	mov	r0, r3
 8004606:	f7fc f8d7 	bl	80007b8 <__aeabi_f2iz>
 800460a:	4602      	mov	r2, r0
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	490d      	ldr	r1, [pc, #52]	; (8004644 <_ZN7HIH603013updateBuffersEv+0xf8>)
 8004610:	4620      	mov	r0, r4
 8004612:	f001 fa43 	bl	8005a9c <siprintf>
	}
	else
	{
		sprintf(m_hum,"%i.%i",(int)m_humidity,hum_m);
	}
}
 8004616:	e00d      	b.n	8004634 <_ZN7HIH603013updateBuffersEv+0xe8>
	{
		sprintf(m_hum,"%i.0%i",(int)m_humidity,hum_m);
	}
	else
	{
		sprintf(m_hum,"%i.%i",(int)m_humidity,hum_m);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f103 0468 	add.w	r4, r3, #104	; 0x68
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	4618      	mov	r0, r3
 8004624:	f7fc f8c8 	bl	80007b8 <__aeabi_f2iz>
 8004628:	4602      	mov	r2, r0
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	4906      	ldr	r1, [pc, #24]	; (8004648 <_ZN7HIH603013updateBuffersEv+0xfc>)
 800462e:	4620      	mov	r0, r4
 8004630:	f001 fa34 	bl	8005a9c <siprintf>
	}
}
 8004634:	bf00      	nop
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	bd90      	pop	{r4, r7, pc}
 800463c:	42c80000 	.word	0x42c80000
 8004640:	51eb851f 	.word	0x51eb851f
 8004644:	08006698 	.word	0x08006698
 8004648:	080066a0 	.word	0x080066a0

0800464c <_ZN7HIH603015getMeasurementsEv>:

void HIH6030::getMeasurements()
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b08a      	sub	sp, #40	; 0x28
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	if(m_sp->isBusy() ==  false)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8004660:	4610      	mov	r0, r2
 8004662:	4798      	blx	r3
 8004664:	4603      	mov	r3, r0
 8004666:	f083 0301 	eor.w	r3, r3, #1
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b00      	cmp	r3, #0
 800466e:	d034      	beq.n	80046da <_ZN7HIH603015getMeasurementsEv+0x8e>
	{
		m_outBuf.push(0xFF);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f103 020c 	add.w	r2, r3, #12
 8004676:	23ff      	movs	r3, #255	; 0xff
 8004678:	60bb      	str	r3, [r7, #8]
 800467a:	f107 0308 	add.w	r3, r7, #8
 800467e:	4619      	mov	r1, r3
 8004680:	4610      	mov	r0, r2
 8004682:	f7fe fe4d 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
		m_outBuf.push(0xFF);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f103 020c 	add.w	r2, r3, #12
 800468c:	23ff      	movs	r3, #255	; 0xff
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	f107 030c 	add.w	r3, r7, #12
 8004694:	4619      	mov	r1, r3
 8004696:	4610      	mov	r0, r2
 8004698:	f7fe fe42 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
		m_outBuf.push(0xFF);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f103 020c 	add.w	r2, r3, #12
 80046a2:	23ff      	movs	r3, #255	; 0xff
 80046a4:	613b      	str	r3, [r7, #16]
 80046a6:	f107 0310 	add.w	r3, r7, #16
 80046aa:	4619      	mov	r1, r3
 80046ac:	4610      	mov	r0, r2
 80046ae:	f7fe fe37 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
		m_outBuf.push(0xFF);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f103 020c 	add.w	r2, r3, #12
 80046b8:	23ff      	movs	r3, #255	; 0xff
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	f107 0314 	add.w	r3, r7, #20
 80046c0:	4619      	mov	r1, r3
 80046c2:	4610      	mov	r0, r2
 80046c4:	f7fe fe2c 	bl	8003320 <_ZNSt5queueIiSt5dequeIiSaIiEEE4pushERKi>
		m_sp->send();
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	330c      	adds	r3, #12
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80046d6:	4610      	mov	r0, r2
 80046d8:	4798      	blx	r3
	}

	int tmp = 0;
 80046da:	2300      	movs	r3, #0
 80046dc:	623b      	str	r3, [r7, #32]
	unsigned int pomiar = 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	627b      	str	r3, [r7, #36]	; 0x24
	do
	{
		tmp = m_inBuf.front();
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3334      	adds	r3, #52	; 0x34
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7fe fe00 	bl	80032ec <_ZNSt5queueIiSt5dequeIiSaIiEEE5frontEv>
 80046ec:	4603      	mov	r3, r0
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	623b      	str	r3, [r7, #32]
		m_inBuf.pop();
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3334      	adds	r3, #52	; 0x34
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fe06 	bl	8003308 <_ZNSt5queueIiSt5dequeIiSaIiEEE3popEv>
		pomiar = (pomiar << 8);
 80046fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	627b      	str	r3, [r7, #36]	; 0x24
		pomiar |= tmp;
 8004702:	6a3b      	ldr	r3, [r7, #32]
 8004704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004706:	4313      	orrs	r3, r2
 8004708:	627b      	str	r3, [r7, #36]	; 0x24

	}while(m_inBuf.size());
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3334      	adds	r3, #52	; 0x34
 800470e:	4618      	mov	r0, r3
 8004710:	f7fe fdde 	bl	80032d0 <_ZNKSt5queueIiSt5dequeIiSaIiEEE4sizeEv>
 8004714:	4603      	mov	r3, r0
		m_sp->send();
	}

	int tmp = 0;
	unsigned int pomiar = 0;
	do
 8004716:	2b00      	cmp	r3, #0
 8004718:	bf14      	ite	ne
 800471a:	2301      	movne	r3, #1
 800471c:	2300      	moveq	r3, #0
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b00      	cmp	r3, #0
 8004722:	d000      	beq.n	8004726 <_ZN7HIH603015getMeasurementsEv+0xda>
 8004724:	e7dd      	b.n	80046e2 <_ZN7HIH603015getMeasurementsEv+0x96>
		pomiar = (pomiar << 8);
		pomiar |= tmp;

	}while(m_inBuf.size());

	int h = (pomiar >> 16 ) & 0x3FFF;
 8004726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004728:	0c1b      	lsrs	r3, r3, #16
 800472a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800472e:	61fb      	str	r3, [r7, #28]
	int t = (pomiar >> 2 ) & 0x3FFF;
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	089b      	lsrs	r3, r3, #2
 8004734:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004738:	61bb      	str	r3, [r7, #24]

	m_humidity 	= (((float)h * 100) / 16382);
 800473a:	69f8      	ldr	r0, [r7, #28]
 800473c:	f7fb fe22 	bl	8000384 <__aeabi_i2f>
 8004740:	4603      	mov	r3, r0
 8004742:	4916      	ldr	r1, [pc, #88]	; (800479c <_ZN7HIH603015getMeasurementsEv+0x150>)
 8004744:	4618      	mov	r0, r3
 8004746:	f7fb fe71 	bl	800042c <__aeabi_fmul>
 800474a:	4603      	mov	r3, r0
 800474c:	4914      	ldr	r1, [pc, #80]	; (80047a0 <_ZN7HIH603015getMeasurementsEv+0x154>)
 800474e:	4618      	mov	r0, r3
 8004750:	f7fb ff20 	bl	8000594 <__aeabi_fdiv>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	609a      	str	r2, [r3, #8]
	m_temperature = (((float)t * 165) / 16382)-40;
 800475c:	69b8      	ldr	r0, [r7, #24]
 800475e:	f7fb fe11 	bl	8000384 <__aeabi_i2f>
 8004762:	4603      	mov	r3, r0
 8004764:	490f      	ldr	r1, [pc, #60]	; (80047a4 <_ZN7HIH603015getMeasurementsEv+0x158>)
 8004766:	4618      	mov	r0, r3
 8004768:	f7fb fe60 	bl	800042c <__aeabi_fmul>
 800476c:	4603      	mov	r3, r0
 800476e:	490c      	ldr	r1, [pc, #48]	; (80047a0 <_ZN7HIH603015getMeasurementsEv+0x154>)
 8004770:	4618      	mov	r0, r3
 8004772:	f7fb ff0f 	bl	8000594 <__aeabi_fdiv>
 8004776:	4603      	mov	r3, r0
 8004778:	490b      	ldr	r1, [pc, #44]	; (80047a8 <_ZN7HIH603015getMeasurementsEv+0x15c>)
 800477a:	4618      	mov	r0, r3
 800477c:	f7fb fd4c 	bl	8000218 <__aeabi_fsub>
 8004780:	4603      	mov	r3, r0
 8004782:	461a      	mov	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	605a      	str	r2, [r3, #4]

	updatedColors();
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f7ff fe8d 	bl	80044a8 <_ZN7HIH603013updatedColorsEv>
	updateBuffers();
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff fedc 	bl	800454c <_ZN7HIH603013updateBuffersEv>
}
 8004794:	bf00      	nop
 8004796:	3728      	adds	r7, #40	; 0x28
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}
 800479c:	42c80000 	.word	0x42c80000
 80047a0:	467ff800 	.word	0x467ff800
 80047a4:	43250000 	.word	0x43250000
 80047a8:	42200000 	.word	0x42200000

080047ac <_ZNSt5dequeIiSaIiEEC1Ev>:
      // (assign() and get_allocator() are also listed in this section)

      /**
       *  @brief  Creates a %deque with no elements.
       */
      deque() : _Base() { }
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 f85e 	bl	8004878 <_ZNSt11_Deque_baseIiSaIiEEC1Ev>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4618      	mov	r0, r3
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop

080047c8 <_ZNSt5dequeIiSaIiEED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08a      	sub	sp, #40	; 0x28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 80047d0:	f107 0308 	add.w	r3, r7, #8
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fe fe40 	bl	800345c <_ZNSt5dequeIiSaIiEE5beginEv>
 80047dc:	f107 0318 	add.w	r3, r7, #24
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 f87c 	bl	80048e0 <_ZNSt5dequeIiSaIiEE3endEv>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fe fef2 	bl	80035d4 <_ZNSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f107 0218 	add.w	r2, r7, #24
 80047f6:	f107 0108 	add.w	r1, r7, #8
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f880 	bl	8004900 <_ZNSt5dequeIiSaIiEE15_M_destroy_dataESt15_Deque_iteratorIiRiPiES5_RKS0_>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f84a 	bl	800489c <_ZNSt11_Deque_baseIiSaIiEED1Ev>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4618      	mov	r0, r3
 800480c:	3728      	adds	r7, #40	; 0x28
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop

08004814 <_ZNSt5queueIiSt5dequeIiSaIiEEEC1ERKS2_>:
      /**
       *  @brief  Default constructor creates no elements.
       */
#if __cplusplus < 201103L
      explicit
      queue(const _Sequence& __c = _Sequence())
 8004814:	b580      	push	{r7, lr}
 8004816:	b082      	sub	sp, #8
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
      : c(__c) { }
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6839      	ldr	r1, [r7, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f000 f878 	bl	8004918 <_ZNSt5dequeIiSaIiEEC1ERKS1_>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4618      	mov	r0, r3
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop

08004834 <_Z3absIfET_S0_>:

#include "Core/SPI2class.h"
#include "Sensors.h"

template <typename T>
T abs(T var)
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
{
	return ((var > 0)? var : (-1 * var));
 800483c:	f04f 0100 	mov.w	r1, #0
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7fb ffaf 	bl	80007a4 <__aeabi_fcmpgt>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <_Z3absIfET_S0_+0x1c>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	e002      	b.n	8004856 <_Z3absIfET_S0_+0x22>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop

08004860 <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implD1Ev>:
      typedef typename iterator::_Map_pointer _Map_pointer;

      //This struct encapsulates the implementation of the std::deque
      //standard container and at the same time makes use of the EBO
      //for empty allocators.
      struct _Deque_impl
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 f8bb 	bl	80049e4 <_ZNSaIiED1Ev>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4618      	mov	r0, r3
 8004872:	3708      	adds	r7, #8
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}

08004878 <_ZNSt11_Deque_baseIiSaIiEEC1Ev>:
      { return allocator_type(_M_get_Tp_allocator()); }

      typedef _Deque_iterator<_Tp, _Tp&, _Ptr>          iterator;
      typedef _Deque_iterator<_Tp, const _Tp&, _Ptr_const>   const_iterator;

      _Deque_base()
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f892 	bl	80049ac <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8004888:	2100      	movs	r1, #0
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f8b6 	bl	80049fc <_ZNSt11_Deque_baseIiSaIiEE17_M_initialize_mapEj>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4618      	mov	r0, r3
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop

0800489c <_ZNSt11_Deque_baseIiSaIiEED1Ev>:
      }
#endif
    };

  template<typename _Tp, typename _Alloc>
    _Deque_base<_Tp, _Alloc>::
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
    ~_Deque_base() _GLIBCXX_NOEXCEPT
    {
      if (this->_M_impl._M_map)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d010      	beq.n	80048ce <_ZNSt11_Deque_baseIiSaIiEED1Ev+0x32>
	{
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    _Deque_base<_Tp, _Alloc>::
    ~_Deque_base() _GLIBCXX_NOEXCEPT
    {
      if (this->_M_impl._M_map)
	{
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80048b4:	3304      	adds	r3, #4
 80048b6:	461a      	mov	r2, r3
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 f903 	bl	8004ac4 <_ZNSt11_Deque_baseIiSaIiEE16_M_destroy_nodesEPPiS3_>
			   this->_M_impl._M_finish._M_node + 1);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6819      	ldr	r1, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	461a      	mov	r2, r3
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7ff f815 	bl	80038f8 <_ZNSt11_Deque_baseIiSaIiEE17_M_deallocate_mapEPPij>
	}
    }
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff ffc5 	bl	8004860 <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implD1Ev>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4618      	mov	r0, r3
 80048da:	3708      	adds	r7, #8
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <_ZNSt5dequeIiSaIiEE3endEv>:
       *  Returns a read/write iterator that points one past the last
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      iterator
      end() _GLIBCXX_NOEXCEPT
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	3318      	adds	r3, #24
 80048ee:	4619      	mov	r1, r3
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7fe fe49 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop

08004900 <_ZNSt5dequeIiSaIiEE15_M_destroy_dataESt15_Deque_iteratorIiRiPiES5_RKS0_>:
        void
        _M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
        { _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 8004900:	b480      	push	{r7}
 8004902:	b08d      	sub	sp, #52	; 0x34
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	607a      	str	r2, [r7, #4]
 800490c:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 800490e:	bf00      	nop
 8004910:	3734      	adds	r7, #52	; 0x34
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <_ZNSt5dequeIiSaIiEEC1ERKS1_>:
       *  @param  __x  A %deque of identical element and allocator types.
       *
       *  The newly-created %deque uses a copy of the allocation object used
       *  by @a __x.
       */
      deque(const deque& __x)
 8004918:	b5b0      	push	{r4, r5, r7, lr}
 800491a:	b09a      	sub	sp, #104	; 0x68
 800491c:	af08      	add	r7, sp, #32
 800491e:	6178      	str	r0, [r7, #20]
 8004920:	6139      	str	r1, [r7, #16]
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
	      __x.size())
 8004922:	697c      	ldr	r4, [r7, #20]
       *
       *  The newly-created %deque uses a copy of the allocation object used
       *  by @a __x.
       */
      deque(const deque& __x)
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff f8e8 	bl	8003afc <_ZNKSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800492c:	4603      	mov	r3, r0
 800492e:	4618      	mov	r0, r3
 8004930:	f000 f8e2 	bl	8004af8 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE17_S_select_on_copyERKS1_>
 8004934:	4605      	mov	r5, r0
	      __x.size())
 8004936:	6938      	ldr	r0, [r7, #16]
 8004938:	f7fe fd00 	bl	800333c <_ZNKSt5dequeIiSaIiEE4sizeEv>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	4629      	mov	r1, r5
 8004942:	4620      	mov	r0, r4
 8004944:	f000 f8e2 	bl	8004b0c <_ZNSt11_Deque_baseIiSaIiEEC1ERKS0_j>
      { std::__uninitialized_copy_a(__x.begin(), __x.end(), 
 8004948:	f107 0318 	add.w	r3, r7, #24
 800494c:	6939      	ldr	r1, [r7, #16]
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f8f0 	bl	8004b34 <_ZNKSt5dequeIiSaIiEE5beginEv>
 8004954:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004958:	6939      	ldr	r1, [r7, #16]
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f8fa 	bl	8004b54 <_ZNKSt5dequeIiSaIiEE3endEv>
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f103 0208 	add.w	r2, r3, #8
 8004966:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800496a:	4611      	mov	r1, r2
 800496c:	4618      	mov	r0, r3
 800496e:	f7fe fe0b 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
				    this->_M_impl._M_start,
				    _M_get_Tp_allocator()); }
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	4618      	mov	r0, r3
 8004976:	f7fe fe2d 	bl	80035d4 <_ZNSt11_Deque_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800497a:	4603      	mov	r3, r0
       *  by @a __x.
       */
      deque(const deque& __x)
      : _Base(_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()),
	      __x.size())
      { std::__uninitialized_copy_a(__x.begin(), __x.end(), 
 800497c:	463d      	mov	r5, r7
 800497e:	9306      	str	r3, [sp, #24]
 8004980:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004984:	9305      	str	r3, [sp, #20]
 8004986:	ac01      	add	r4, sp, #4
 8004988:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800498c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800498e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	f107 0318 	add.w	r3, r7, #24
 800499a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800499c:	4628      	mov	r0, r5
 800499e:	f000 f8e9 	bl	8004b74 <_ZSt22__uninitialized_copy_aISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEiET0_T_S9_S8_RSaIT1_E>
				    this->_M_impl._M_start,
				    _M_get_Tp_allocator()); }
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	4618      	mov	r0, r3
 80049a6:	3748      	adds	r7, #72	; 0x48
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bdb0      	pop	{r4, r5, r7, pc}

080049ac <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implC1Ev>:
	_Map_pointer _M_map;
	size_t _M_map_size;
	iterator _M_start;
	iterator _M_finish;

	_Deque_impl()
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type(), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f000 f905 	bl	8004bc4 <_ZNSaIiEC1Ev>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	605a      	str	r2, [r3, #4]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	3308      	adds	r3, #8
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 f906 	bl	8004bdc <_ZNSt15_Deque_iteratorIiRiPiEC1Ev>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3318      	adds	r3, #24
 80049d4:	4618      	mov	r0, r3
 80049d6:	f000 f901 	bl	8004bdc <_ZNSt15_Deque_iteratorIiRiPiEC1Ev>
	{ }
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <_ZNSaIiED1Ev>:

      ~allocator() throw() { }
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f90b 	bl	8004c08 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4618      	mov	r0, r3
 80049f6:	3708      	adds	r7, #8
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bd80      	pop	{r7, pc}

080049fc <_ZNSt11_Deque_baseIiSaIiEE17_M_initialize_mapEj>:
   *
   *  The initial underlying memory layout is a bit complicated...
  */
  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 80049fc:	b590      	push	{r4, r7, lr}
 80049fe:	b089      	sub	sp, #36	; 0x24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
    _M_initialize_map(size_t __num_elements)
    {
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
 8004a06:	2004      	movs	r0, #4
 8004a08:	f7fc fee6 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8004a0c:	4602      	mov	r2, r0
				  + 1);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a14:	3301      	adds	r3, #1
 8004a16:	61fb      	str	r3, [r7, #28]

      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
					   size_t(__num_nodes + 2));
 8004a18:	2308      	movs	r3, #8
 8004a1a:	60fb      	str	r3, [r7, #12]
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	3302      	adds	r3, #2
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	f107 0210 	add.w	r2, r7, #16
 8004a26:	f107 030c 	add.w	r3, r7, #12
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7fd fcad 	bl	800238c <_ZSt3maxIjERKT_S2_S2_>
 8004a32:	4603      	mov	r3, r0
    _M_initialize_map(size_t __num_elements)
    {
      const size_t __num_nodes = (__num_elements/ __deque_buf_size(sizeof(_Tp))
				  + 1);

      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	605a      	str	r2, [r3, #4]
					   size_t(__num_nodes + 2));
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	4619      	mov	r1, r3
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7fe ff3d 	bl	80038c0 <_ZNSt11_Deque_baseIiSaIiEE15_M_allocate_mapEj>
 8004a46:	4602      	mov	r2, r0
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	601a      	str	r2, [r3, #0]
      // starts in the middle elements and grows outwards.  So nstart may be
      // the beginning of _M_map, but for small maps it may be as far in as
      // _M_map+3.

      _Map_pointer __nstart = (this->_M_impl._M_map
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6859      	ldr	r1, [r3, #4]
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	1acb      	subs	r3, r1, r3
 8004a58:	085b      	lsrs	r3, r3, #1
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	4413      	add	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4413      	add	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]

      __try
	{ _M_create_nodes(__nstart, __nfinish); }
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	69b9      	ldr	r1, [r7, #24]
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f000 f8d4 	bl	8004c1c <_ZNSt11_Deque_baseIiSaIiEE15_M_create_nodesEPPiS3_>
	  this->_M_impl._M_map = _Map_pointer();
	  this->_M_impl._M_map_size = 0;
	  __throw_exception_again;
	}

      this->_M_impl._M_start._M_set_node(__nstart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	3308      	adds	r3, #8
 8004a78:	69b9      	ldr	r1, [r7, #24]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe fdc8 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f103 0218 	add.w	r2, r3, #24
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	3b04      	subs	r3, #4
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	f7fe fdbf 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
					+ __num_elements
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8004a9e:	2004      	movs	r0, #4
 8004aa0:	f7fc fe9a 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8004aa4:	4602      	mov	r2, r0

      this->_M_impl._M_start._M_set_node(__nstart);
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
					+ __num_elements
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	fbb3 f1f2 	udiv	r1, r3, r2
 8004aac:	fb02 f201 	mul.w	r2, r2, r1
 8004ab0:	1a9b      	subs	r3, r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	18e2      	adds	r2, r4, r3
	}

      this->_M_impl._M_start._M_set_node(__nstart);
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	619a      	str	r2, [r3, #24]
					+ __num_elements
					% __deque_buf_size(sizeof(_Tp)));
    }
 8004aba:	bf00      	nop
 8004abc:	3724      	adds	r7, #36	; 0x24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd90      	pop	{r4, r7, pc}
 8004ac2:	bf00      	nop

08004ac4 <_ZNSt11_Deque_baseIiSaIiEE16_M_destroy_nodesEPPiS3_>:
	}
    }

  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b086      	sub	sp, #24
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
    _M_destroy_nodes(_Map_pointer __nstart,
		     _Map_pointer __nfinish) _GLIBCXX_NOEXCEPT
    {
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d209      	bcs.n	8004af0 <_ZNSt11_Deque_baseIiSaIiEE16_M_destroy_nodesEPPiS3_+0x2c>
	_M_deallocate_node(*__n);
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f7fe fd80 	bl	80035e8 <_ZNSt11_Deque_baseIiSaIiEE18_M_deallocate_nodeEPi>
    void
    _Deque_base<_Tp, _Alloc>::
    _M_destroy_nodes(_Map_pointer __nstart,
		     _Map_pointer __nfinish) _GLIBCXX_NOEXCEPT
    {
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	3304      	adds	r3, #4
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	e7f1      	b.n	8004ad4 <_ZNSt11_Deque_baseIiSaIiEE16_M_destroy_nodesEPPiS3_+0x10>
	_M_deallocate_node(*__n);
    }
 8004af0:	bf00      	nop
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <_ZN9__gnu_cxx14__alloc_traitsISaIiEE17_S_select_on_copyERKS1_>:
    { __a.destroy(__p); }

    static size_type max_size(const _Alloc& __a)
    { return __a.max_size(); }

    static const _Alloc& _S_select_on_copy(const _Alloc& __a) { return __a; }
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4618      	mov	r0, r3
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr

08004b0c <_ZNSt11_Deque_baseIiSaIiEEC1ERKS0_j>:

      _Deque_base(size_t __num_elements)
      : _M_impl()
      { _M_initialize_map(__num_elements); }

      _Deque_base(const allocator_type& __a, size_t __num_elements)
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 f897 	bl	8004c50 <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implC1ERKS0_>
      { _M_initialize_map(__num_elements); }
 8004b22:	6879      	ldr	r1, [r7, #4]
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f7ff ff69 	bl	80049fc <_ZNSt11_Deque_baseIiSaIiEE17_M_initialize_mapEj>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <_ZNKSt5dequeIiSaIiEE5beginEv>:
      /**
       *  Returns a read-only (constant) iterator that points to the first
       *  element in the %deque.  Iteration is done in ordinary element order.
       */
      const_iterator
      begin() const _GLIBCXX_NOEXCEPT
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	3308      	adds	r3, #8
 8004b42:	4619      	mov	r1, r3
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f8a1 	bl	8004c8c <_ZNSt15_Deque_iteratorIiRKiPS0_EC1ERKS_IiRiPiE>
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	3708      	adds	r7, #8
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop

08004b54 <_ZNKSt5dequeIiSaIiEE3endEv>:
       *  Returns a read-only (constant) iterator that points one past
       *  the last element in the %deque.  Iteration is done in
       *  ordinary element order.
       */
      const_iterator
      end() const _GLIBCXX_NOEXCEPT
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b082      	sub	sp, #8
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	3318      	adds	r3, #24
 8004b62:	4619      	mov	r1, r3
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 f891 	bl	8004c8c <_ZNSt15_Deque_iteratorIiRKiPS0_EC1ERKS_IiRiPiE>
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop

08004b74 <_ZSt22__uninitialized_copy_aISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEiET0_T_S9_S8_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8004b74:	b084      	sub	sp, #16
 8004b76:	b5b0      	push	{r4, r5, r7, lr}
 8004b78:	b08c      	sub	sp, #48	; 0x30
 8004b7a:	af06      	add	r7, sp, #24
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8004b82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8004b86:	f107 0308 	add.w	r3, r7, #8
 8004b8a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7fe fcfb 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004b92:	687d      	ldr	r5, [r7, #4]
 8004b94:	f107 0308 	add.w	r3, r7, #8
 8004b98:	9305      	str	r3, [sp, #20]
 8004b9a:	ac01      	add	r4, sp, #4
 8004b9c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004ba0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ba2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004bae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	f000 f887 	bl	8004cc4 <_ZSt18uninitialized_copyISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET0_T_S9_S8_>
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004bc0:	b004      	add	sp, #16
 8004bc2:	4770      	bx	lr

08004bc4 <_ZNSaIiEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. std::allocator propagate_on_container_move_assignment
      typedef true_type propagate_on_container_move_assignment;
#endif

      allocator() throw() { }
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 f8a3 	bl	8004d18 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <_ZNSt15_Deque_iteratorIiRiPiEC1Ev>:

      _Deque_iterator(_Elt_pointer __x, _Map_pointer __y) _GLIBCXX_NOEXCEPT
      : _M_cur(__x), _M_first(*__y),
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	601a      	str	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	605a      	str	r2, [r3, #4]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	609a      	str	r2, [r3, #8]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	60da      	str	r2, [r3, #12]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr

08004c08 <_ZN9__gnu_cxx13new_allocatorIiED1Ev>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }

      template<typename _Tp1>
        new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4618      	mov	r0, r3
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr

08004c1c <_ZNSt11_Deque_baseIiSaIiEE15_M_create_nodesEPPiS3_>:
					% __deque_buf_size(sizeof(_Tp)));
    }

  template<typename _Tp, typename _Alloc>
    void
    _Deque_base<_Tp, _Alloc>::
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
    _M_create_nodes(_Map_pointer __nstart, _Map_pointer __nfinish)
    {
      _Map_pointer __cur;
      __try
	{
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	697a      	ldr	r2, [r7, #20]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d209      	bcs.n	8004c48 <_ZNSt11_Deque_baseIiSaIiEE15_M_create_nodesEPPiS3_+0x2c>
	    *__cur = this->_M_allocate_node();
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f7fe fd37 	bl	80036a8 <_ZNSt11_Deque_baseIiSaIiEE16_M_allocate_nodeEv>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	601a      	str	r2, [r3, #0]
    _M_create_nodes(_Map_pointer __nstart, _Map_pointer __nfinish)
    {
      _Map_pointer __cur;
      __try
	{
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	3304      	adds	r3, #4
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	e7f1      	b.n	8004c2c <_ZNSt11_Deque_baseIiSaIiEE15_M_create_nodesEPPiS3_+0x10>
      __catch(...)
	{
	  _M_destroy_nodes(__nstart, __cur);
	  __throw_exception_again;
	}
    }
 8004c48:	bf00      	nop
 8004c4a:	3718      	adds	r7, #24
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <_ZNSt11_Deque_baseIiSaIiEE11_Deque_implC1ERKS0_>:
	_Deque_impl()
	: _Tp_alloc_type(), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
	{ }

	_Deque_impl(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a), _M_map(), _M_map_size(0),
	  _M_start(), _M_finish()
 8004c5a:	6839      	ldr	r1, [r7, #0]
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f865 	bl	8004d2c <_ZNSaIiEC1ERKS_>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	605a      	str	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3308      	adds	r3, #8
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff ffb2 	bl	8004bdc <_ZNSt15_Deque_iteratorIiRiPiEC1Ev>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3318      	adds	r3, #24
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff ffad 	bl	8004bdc <_ZNSt15_Deque_iteratorIiRiPiEC1Ev>
	{ }
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4618      	mov	r0, r3
 8004c86:	3708      	adds	r7, #8
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <_ZNSt15_Deque_iteratorIiRKiPS0_EC1ERKS_IiRiPiE>:
        _M_last(*__y + _S_buffer_size()), _M_node(__y) { }

      _Deque_iterator() _GLIBCXX_NOEXCEPT
      : _M_cur(), _M_first(), _M_last(), _M_node() { }

      _Deque_iterator(const iterator& __x) _GLIBCXX_NOEXCEPT
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
      : _M_cur(__x._M_cur), _M_first(__x._M_first),
        _M_last(__x._M_last), _M_node(__x._M_node) { }
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	601a      	str	r2, [r3, #0]
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	605a      	str	r2, [r3, #4]
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	689a      	ldr	r2, [r3, #8]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	609a      	str	r2, [r3, #8]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	60da      	str	r2, [r3, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop

08004cc4 <_ZSt18uninitialized_copyISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET0_T_S9_S8_>:
   *
   *  Like copy(), but does not require an initialized output range.
  */
  template<typename _InputIterator, typename _ForwardIterator>
    inline _ForwardIterator
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8004cc4:	b084      	sub	sp, #16
 8004cc6:	b5b0      	push	{r4, r5, r7, lr}
 8004cc8:	b08e      	sub	sp, #56	; 0x38
 8004cca:	af06      	add	r7, sp, #24
 8004ccc:	6078      	str	r0, [r7, #4]
 8004cce:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8004cd2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      typedef typename iterator_traits<_InputIterator>::value_type
	_ValueType1;
      typedef typename iterator_traits<_ForwardIterator>::value_type
	_ValueType2;
#if __cplusplus < 201103L
      const bool __assignable = true;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	77fb      	strb	r3, [r7, #31]
#endif

      return std::__uninitialized_copy<__is_trivial(_ValueType1)
				       && __is_trivial(_ValueType2)
				       && __assignable>::
	__uninit_copy(__first, __last, __result);
 8004cda:	f107 030c 	add.w	r3, r7, #12
 8004cde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7fe fc51 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004ce6:	687d      	ldr	r5, [r7, #4]
 8004ce8:	f107 030c 	add.w	r3, r7, #12
 8004cec:	9305      	str	r3, [sp, #20]
 8004cee:	ac01      	add	r4, sp, #4
 8004cf0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004cf4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004cf6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004d02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d04:	4628      	mov	r0, r5
 8004d06:	f000 f81f 	bl	8004d48 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt15_Deque_iteratorIiRKiPS3_ES2_IiRiPiEEET0_T_SB_SA_>
    }
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004d14:	b004      	add	sp, #16
 8004d16:	4770      	bx	lr

08004d18 <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>:
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4618      	mov	r0, r3
 8004d24:	370c      	adds	r7, #12
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr

08004d2c <_ZNSaIiEC1ERKS_>:

      allocator(const allocator& __a) throw()
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
 8004d34:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8004d36:	6839      	ldr	r1, [r7, #0]
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f82d 	bl	8004d98 <_ZN9__gnu_cxx13new_allocatorIiEC1ERKS1_>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4618      	mov	r0, r3
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt15_Deque_iteratorIiRKiPS3_ES2_IiRiPiEEET0_T_SB_SA_>:
  template<>
    struct __uninitialized_copy<true>
    {
      template<typename _InputIterator, typename _ForwardIterator>
        static _ForwardIterator
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8004d48:	b084      	sub	sp, #16
 8004d4a:	b5b0      	push	{r4, r5, r7, lr}
 8004d4c:	b08c      	sub	sp, #48	; 0x30
 8004d4e:	af06      	add	r7, sp, #24
 8004d50:	6078      	str	r0, [r7, #4]
 8004d52:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8004d56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
		      _ForwardIterator __result)
        { return std::copy(__first, __last, __result); }
 8004d5a:	f107 0308 	add.w	r3, r7, #8
 8004d5e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7fe fc11 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004d66:	687d      	ldr	r5, [r7, #4]
 8004d68:	f107 0308 	add.w	r3, r7, #8
 8004d6c:	9305      	str	r3, [sp, #20]
 8004d6e:	ac01      	add	r4, sp, #4
 8004d70:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004d74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004d82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d84:	4628      	mov	r0, r5
 8004d86:	f000 f813 	bl	8004db0 <_ZSt4copyISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET0_T_S9_S8_>
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004d94:	b004      	add	sp, #16
 8004d96:	4770      	bx	lr

08004d98 <_ZN9__gnu_cxx13new_allocatorIiEC1ERKS1_>:

      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bc80      	pop	{r7}
 8004dac:	4770      	bx	lr
 8004dae:	bf00      	nop

08004db0 <_ZSt4copyISt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET0_T_S9_S8_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8004db0:	b084      	sub	sp, #16
 8004db2:	b5b0      	push	{r4, r5, r7, lr}
 8004db4:	b094      	sub	sp, #80	; 0x50
 8004db6:	af06      	add	r7, sp, #24
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8004dbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);

      return (std::__copy_move_a2<__is_move_iterator<_II>::__value>
	      (std::__miter_base(__first), std::__miter_base(__last),
	       __result));
 8004dc2:	f107 0008 	add.w	r0, r7, #8
 8004dc6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dc8:	9300      	str	r3, [sp, #0]
 8004dca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004dce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004dd0:	f000 f828 	bl	8004e24 <_ZSt12__miter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Miter_baseIT_E13iterator_typeES6_>
 8004dd4:	f107 0018 	add.w	r0, r7, #24
 8004dd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004de0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004de2:	f000 f81f 	bl	8004e24 <_ZSt12__miter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Miter_baseIT_E13iterator_typeES6_>
 8004de6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004dea:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7fe fbcb 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004df2:	687d      	ldr	r5, [r7, #4]
 8004df4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004df8:	9305      	str	r3, [sp, #20]
 8004dfa:	ac01      	add	r4, sp, #4
 8004dfc:	f107 0318 	add.w	r3, r7, #24
 8004e00:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e02:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	f107 0308 	add.w	r3, r7, #8
 8004e0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e10:	4628      	mov	r0, r5
 8004e12:	f000 f81f 	bl	8004e54 <_ZSt14__copy_move_a2ILb0ESt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET1_T0_S9_S8_>
    }
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	3738      	adds	r7, #56	; 0x38
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004e20:	b004      	add	sp, #16
 8004e22:	4770      	bx	lr

08004e24 <_ZSt12__miter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Miter_baseIT_E13iterator_typeES6_>:
    : _Iter_base<_Iterator, __is_move_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Miter_base<_Iterator>::iterator_type
    __miter_base(_Iterator __it)
 8004e24:	b084      	sub	sp, #16
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af02      	add	r7, sp, #8
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	f107 0014 	add.w	r0, r7, #20
 8004e32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    { return std::_Miter_base<_Iterator>::_S_base(__it); }
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	6a3b      	ldr	r3, [r7, #32]
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	f107 0314 	add.w	r3, r7, #20
 8004e40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e42:	f000 f849 	bl	8004ed8 <_ZNSt10_Iter_baseISt15_Deque_iteratorIiRKiPS1_ELb0EE7_S_baseES4_>
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	3708      	adds	r7, #8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e50:	b004      	add	sp, #16
 8004e52:	4770      	bx	lr

08004e54 <_ZSt14__copy_move_a2ILb0ESt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET1_T0_S9_S8_>:
    __copy_move_a2(istreambuf_iterator<_CharT, char_traits<_CharT> >,
		   istreambuf_iterator<_CharT, char_traits<_CharT> >, _CharT*);

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8004e54:	b084      	sub	sp, #16
 8004e56:	b5b0      	push	{r4, r5, r7, lr}
 8004e58:	b098      	sub	sp, #96	; 0x60
 8004e5a:	af06      	add	r7, sp, #24
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 8004e62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    {
      return _OI(std::__copy_move_a<_IsMove>(std::__niter_base(__first),
					     std::__niter_base(__last),
					     std::__niter_base(__result)));
 8004e66:	f107 0008 	add.w	r0, r7, #8
 8004e6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e6c:	9300      	str	r3, [sp, #0]
 8004e6e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004e72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e74:	f000 f846 	bl	8004f04 <_ZSt12__niter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Niter_baseIT_E13iterator_typeES6_>
 8004e78:	f107 0018 	add.w	r0, r7, #24
 8004e7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004e84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e86:	f000 f83d 	bl	8004f04 <_ZSt12__niter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Niter_baseIT_E13iterator_typeES6_>
 8004e8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004e8e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7fe fb79 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004e96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e9a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f847 	bl	8004f34 <_ZSt12__niter_baseISt15_Deque_iteratorIiRiPiEENSt11_Niter_baseIT_E13iterator_typeES5_>
 8004ea6:	687d      	ldr	r5, [r7, #4]
 8004ea8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004eac:	9305      	str	r3, [sp, #20]
 8004eae:	ac01      	add	r4, sp, #4
 8004eb0:	f107 0318 	add.w	r3, r7, #24
 8004eb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004eb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	9300      	str	r3, [sp, #0]
 8004ebe:	f107 0308 	add.w	r3, r7, #8
 8004ec2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f000 f84b 	bl	8004f60 <_ZSt13__copy_move_aILb0ESt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET1_T0_S9_S8_>
    }
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	3748      	adds	r7, #72	; 0x48
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004ed4:	b004      	add	sp, #16
 8004ed6:	4770      	bx	lr

08004ed8 <_ZNSt10_Iter_baseISt15_Deque_iteratorIiRKiPS1_ELb0EE7_S_baseES4_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8004ed8:	b084      	sub	sp, #16
 8004eda:	b490      	push	{r4, r7}
 8004edc:	b082      	sub	sp, #8
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
 8004ee2:	f107 0014 	add.w	r0, r7, #20
 8004ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      { return __it; }
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	461c      	mov	r4, r3
 8004eee:	f107 0314 	add.w	r3, r7, #20
 8004ef2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc90      	pop	{r4, r7}
 8004f00:	b004      	add	sp, #16
 8004f02:	4770      	bx	lr

08004f04 <_ZSt12__niter_baseISt15_Deque_iteratorIiRKiPS1_EENSt11_Niter_baseIT_E13iterator_typeES6_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8004f04:	b084      	sub	sp, #16
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b084      	sub	sp, #16
 8004f0a:	af02      	add	r7, sp, #8
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	f107 0014 	add.w	r0, r7, #20
 8004f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	6a3b      	ldr	r3, [r7, #32]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	f107 0314 	add.w	r3, r7, #20
 8004f20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f22:	f7ff ffd9 	bl	8004ed8 <_ZNSt10_Iter_baseISt15_Deque_iteratorIiRKiPS1_ELb0EE7_S_baseES4_>
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	3708      	adds	r7, #8
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f30:	b004      	add	sp, #16
 8004f32:	4770      	bx	lr

08004f34 <_ZSt12__niter_baseISt15_Deque_iteratorIiRiPiEENSt11_Niter_baseIT_E13iterator_typeES5_>:
    : _Iter_base<_Iterator, __is_normal_iterator<_Iterator>::__value>
    { };

  template<typename _Iterator>
    inline typename _Niter_base<_Iterator>::iterator_type
    __niter_base(_Iterator __it)
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
    { return std::_Niter_base<_Iterator>::_S_base(__it); }
 8004f3e:	f107 0308 	add.w	r3, r7, #8
 8004f42:	6839      	ldr	r1, [r7, #0]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f7fe fb1f 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f107 0208 	add.w	r2, r7, #8
 8004f50:	4611      	mov	r1, r2
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 f82e 	bl	8004fb4 <_ZNSt10_Iter_baseISt15_Deque_iteratorIiRiPiELb0EE7_S_baseES3_>
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	3718      	adds	r7, #24
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <_ZSt13__copy_move_aILb0ESt15_Deque_iteratorIiRKiPS1_ES0_IiRiPiEET1_T0_S9_S8_>:
	}
    };

  template<bool _IsMove, typename _II, typename _OI>
    inline _OI
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004f60:	b084      	sub	sp, #16
 8004f62:	b5b0      	push	{r4, r5, r7, lr}
 8004f64:	b08e      	sub	sp, #56	; 0x38
 8004f66:	af06      	add	r7, sp, #24
 8004f68:	6078      	str	r0, [r7, #4]
 8004f6a:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8004f6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
      typedef typename iterator_traits<_OI>::value_type _ValueTypeO;
      typedef typename iterator_traits<_II>::iterator_category _Category;
      const bool __simple = (__is_trivial(_ValueTypeI)
	                     && __is_pointer<_II>::__value
	                     && __is_pointer<_OI>::__value
			     && __are_same<_ValueTypeI, _ValueTypeO>::__value);
 8004f72:	2300      	movs	r3, #0
 8004f74:	77fb      	strb	r3, [r7, #31]

      return std::__copy_move<_IsMove, __simple,
	                      _Category>::__copy_m(__first, __last, __result);
 8004f76:	f107 030c 	add.w	r3, r7, #12
 8004f7a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7fe fb03 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004f82:	687d      	ldr	r5, [r7, #4]
 8004f84:	f107 030c 	add.w	r3, r7, #12
 8004f88:	9305      	str	r3, [sp, #20]
 8004f8a:	ac01      	add	r4, sp, #4
 8004f8c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004f90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f98:	9300      	str	r3, [sp, #0]
 8004f9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004f9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	f000 f815 	bl	8004fd0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorIiRKiPS4_ES3_IiRiPiEEET0_T_SC_SB_>
    }
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	3720      	adds	r7, #32
 8004faa:	46bd      	mov	sp, r7
 8004fac:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8004fb0:	b004      	add	sp, #16
 8004fb2:	4770      	bx	lr

08004fb4 <_ZNSt10_Iter_baseISt15_Deque_iteratorIiRiPiELb0EE7_S_baseES3_>:
  // untouched
  template<typename _Iterator, bool _HasBase>
    struct _Iter_base
    {
      typedef _Iterator iterator_type;
      static iterator_type _S_base(_Iterator __it)
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
      { return __it; }
 8004fbe:	6839      	ldr	r1, [r7, #0]
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7fe fae1 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	3708      	adds	r7, #8
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop

08004fd0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorIiRKiPS4_ES3_IiRiPiEEET0_T_SC_SB_>:
  template<>
    struct __copy_move<false, false, random_access_iterator_tag>
    {
      template<typename _II, typename _OI>
        static _OI
        __copy_m(_II __first, _II __last, _OI __result)
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	b590      	push	{r4, r7, lr}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004fde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
        { 
	  typedef typename iterator_traits<_II>::difference_type _Distance;
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004fe2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004fe6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004fea:	4611      	mov	r1, r2
 8004fec:	4618      	mov	r0, r3
 8004fee:	f000 f827 	bl	8005040 <_ZStmiIiRKiPS0_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS7_SA_>
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dd17      	ble.n	800502a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorIiRKiPS4_ES3_IiRiPiEEET0_T_SC_SB_+0x5a>
	    {
	      *__result = *__first;
 8004ffa:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004ffc:	f7fe fa3e 	bl	800347c <_ZNKSt15_Deque_iteratorIiRiPiEdeEv>
 8005000:	4604      	mov	r4, r0
 8005002:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005006:	4618      	mov	r0, r3
 8005008:	f000 f842 	bl	8005090 <_ZNKSt15_Deque_iteratorIiRKiPS0_EdeEv>
 800500c:	4603      	mov	r3, r0
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6023      	str	r3, [r4, #0]
	      ++__first;
 8005012:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005016:	4618      	mov	r0, r3
 8005018:	f000 f846 	bl	80050a8 <_ZNSt15_Deque_iteratorIiRKiPS0_EppEv>
	      ++__result;
 800501c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800501e:	f000 f863 	bl	80050e8 <_ZNSt15_Deque_iteratorIiRiPiEppEv>
      template<typename _II, typename _OI>
        static _OI
        __copy_m(_II __first, _II __last, _OI __result)
        { 
	  typedef typename iterator_traits<_II>::difference_type _Distance;
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3b01      	subs	r3, #1
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	e7e4      	b.n	8004ff4 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mISt15_Deque_iteratorIiRKiPS4_ES3_IiRiPiEEET0_T_SC_SB_+0x24>
	    {
	      *__result = *__first;
	      ++__first;
	      ++__result;
	    }
	  return __result;
 800502a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f7fe faab 	bl	8003588 <_ZNSt15_Deque_iteratorIiRiPiEC1ERKS2_>
	}
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	3714      	adds	r7, #20
 8005036:	46bd      	mov	sp, r7
 8005038:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800503c:	b004      	add	sp, #16
 800503e:	4770      	bx	lr

08005040 <_ZStmiIiRKiPS0_ENSt15_Deque_iteratorIT_T0_T1_E15difference_typeERKS7_SA_>:
  // According to the resolution of DR179 not only the various comparison
  // operators but also operator- must accept mixed iterator/const_iterator
  // parameters.
  template<typename _Tp, typename _Ref, typename _Ptr>
    inline typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
 800504a:	f000 f86d 	bl	8005128 <_ZNSt15_Deque_iteratorIiRKiPS0_E14_S_buffer_sizeEv>
 800504e:	4603      	mov	r3, r0
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
	+ (__y._M_last - __y._M_cur);
 8005050:	461a      	mov	r2, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 8005056:	4619      	mov	r1, r3
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	68db      	ldr	r3, [r3, #12]
	+ (__y._M_last - __y._M_cur);
 800505c:	1acb      	subs	r3, r1, r3
 800505e:	109b      	asrs	r3, r3, #2
 8005060:	3b01      	subs	r3, #1
 8005062:	fb03 f302 	mul.w	r3, r3, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	6812      	ldr	r2, [r2, #0]
	+ (__y._M_last - __y._M_cur);
 800506a:	4611      	mov	r1, r2
    operator-(const _Deque_iterator<_Tp, _Ref, _Ptr>& __x,
	      const _Deque_iterator<_Tp, _Ref, _Ptr>& __y) _GLIBCXX_NOEXCEPT
    {
      return typename _Deque_iterator<_Tp, _Ref, _Ptr>::difference_type
	(_Deque_iterator<_Tp, _Ref, _Ptr>::_S_buffer_size())
	* (__x._M_node - __y._M_node - 1) + (__x._M_cur - __x._M_first)
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6852      	ldr	r2, [r2, #4]
	+ (__y._M_last - __y._M_cur);
 8005070:	1a8a      	subs	r2, r1, r2
 8005072:	1092      	asrs	r2, r2, #2
 8005074:	4413      	add	r3, r2
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	6892      	ldr	r2, [r2, #8]
 800507a:	4611      	mov	r1, r2
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	6812      	ldr	r2, [r2, #0]
 8005080:	1a8a      	subs	r2, r1, r2
 8005082:	1092      	asrs	r2, r2, #2
 8005084:	4413      	add	r3, r2
    }
 8005086:	4618      	mov	r0, r3
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop

08005090 <_ZNKSt15_Deque_iteratorIiRKiPS0_EdeEv>:
      iterator
      _M_const_cast() const _GLIBCXX_NOEXCEPT
      { return iterator(_M_cur, _M_node); }

      reference
      operator*() const _GLIBCXX_NOEXCEPT
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4618      	mov	r0, r3
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bc80      	pop	{r7}
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop

080050a8 <_ZNSt15_Deque_iteratorIiRKiPS0_EppEv>:
      pointer
      operator->() const _GLIBCXX_NOEXCEPT
      { return _M_cur; }

      _Self&
      operator++() _GLIBCXX_NOEXCEPT
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
      {
	++_M_cur;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	1d1a      	adds	r2, r3, #4
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	601a      	str	r2, [r3, #0]
	if (_M_cur == _M_last)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d10a      	bne.n	80050dc <_ZNSt15_Deque_iteratorIiRKiPS0_EppEv+0x34>
	  {
	    _M_set_node(_M_node + 1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	3304      	adds	r3, #4
 80050cc:	4619      	mov	r1, r3
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f832 	bl	8005138 <_ZNSt15_Deque_iteratorIiRKiPS0_E11_M_set_nodeEPPi>
	    _M_cur = _M_first;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	601a      	str	r2, [r3, #0]
	  }
	return *this;
 80050dc:	687b      	ldr	r3, [r7, #4]
      }
 80050de:	4618      	mov	r0, r3
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
 80050e6:	bf00      	nop

080050e8 <_ZNSt15_Deque_iteratorIiRiPiEppEv>:
      pointer
      operator->() const _GLIBCXX_NOEXCEPT
      { return _M_cur; }

      _Self&
      operator++() _GLIBCXX_NOEXCEPT
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
      {
	++_M_cur;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	1d1a      	adds	r2, r3, #4
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	601a      	str	r2, [r3, #0]
	if (_M_cur == _M_last)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	429a      	cmp	r2, r3
 8005104:	d10a      	bne.n	800511c <_ZNSt15_Deque_iteratorIiRiPiEppEv+0x34>
	  {
	    _M_set_node(_M_node + 1);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	3304      	adds	r3, #4
 800510c:	4619      	mov	r1, r3
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fe fa7e 	bl	8003610 <_ZNSt15_Deque_iteratorIiRiPiE11_M_set_nodeEPS1_>
	    _M_cur = _M_first;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685a      	ldr	r2, [r3, #4]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	601a      	str	r2, [r3, #0]
	  }
	return *this;
 800511c:	687b      	ldr	r3, [r7, #4]
      }
 800511e:	4618      	mov	r0, r3
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
 8005126:	bf00      	nop

08005128 <_ZNSt15_Deque_iteratorIiRKiPS0_E14_S_buffer_sizeEv>:
      typedef __iter<const _Tp>		const_iterator;
      typedef __ptr_to<_Tp>		_Elt_pointer;
      typedef __ptr_to<_Elt_pointer>	_Map_pointer;
#endif

      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 800512c:	2004      	movs	r0, #4
 800512e:	f7fc fb53 	bl	80017d8 <_ZSt16__deque_buf_sizej>
 8005132:	4603      	mov	r3, r0
 8005134:	4618      	mov	r0, r3
 8005136:	bd80      	pop	{r7, pc}

08005138 <_ZNSt15_Deque_iteratorIiRKiPS0_E11_M_set_nodeEPPi>:
       *  Prepares to traverse new_node.  Sets everything except
       *  _M_cur, which should therefore be set by the caller
       *  immediately afterwards, based on _M_first and _M_last.
       */
      void
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8005138:	b590      	push	{r4, r7, lr}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
      {
	_M_node = __new_node;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	683a      	ldr	r2, [r7, #0]
 8005146:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685c      	ldr	r4, [r3, #4]
 8005154:	f7ff ffe8 	bl	8005128 <_ZNSt15_Deque_iteratorIiRKiPS0_E14_S_buffer_sizeEv>
 8005158:	4603      	mov	r3, r0
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	18e2      	adds	r2, r4, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	609a      	str	r2, [r3, #8]
      }
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	bd90      	pop	{r4, r7, pc}
 800516a:	bf00      	nop

0800516c <_Z6pomiarv>:
static int V3_d;
static int V2_d;
static int V1_d;

void pomiar()
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af02      	add	r7, sp, #8
	static HIH6030 humSens;
 8005172:	4b55      	ldr	r3, [pc, #340]	; (80052c8 <_Z6pomiarv+0x15c>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <_Z6pomiarv+0x28>
 800517e:	4853      	ldr	r0, [pc, #332]	; (80052cc <_Z6pomiarv+0x160>)
 8005180:	f7ff f89c 	bl	80042bc <_ZN7HIH6030C1Ev>
 8005184:	4b50      	ldr	r3, [pc, #320]	; (80052c8 <_Z6pomiarv+0x15c>)
 8005186:	2201      	movs	r2, #1
 8005188:	601a      	str	r2, [r3, #0]
 800518a:	4a51      	ldr	r2, [pc, #324]	; (80052d0 <_Z6pomiarv+0x164>)
 800518c:	4951      	ldr	r1, [pc, #324]	; (80052d4 <_Z6pomiarv+0x168>)
 800518e:	484f      	ldr	r0, [pc, #316]	; (80052cc <_Z6pomiarv+0x160>)
 8005190:	f000 ff75 	bl	800607e <__aeabi_atexit>
	static int i = 0;
	static int cl = 0;
	switch(i)
 8005194:	4b50      	ldr	r3, [pc, #320]	; (80052d8 <_Z6pomiarv+0x16c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b04      	cmp	r3, #4
 800519a:	d811      	bhi.n	80051c0 <_Z6pomiarv+0x54>
 800519c:	a201      	add	r2, pc, #4	; (adr r2, 80051a4 <_Z6pomiarv+0x38>)
 800519e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a2:	bf00      	nop
 80051a4:	080051b9 	.word	0x080051b9
 80051a8:	080051c9 	.word	0x080051c9
 80051ac:	080051c9 	.word	0x080051c9
 80051b0:	080051c9 	.word	0x080051c9
 80051b4:	080051c9 	.word	0x080051c9
	{
	case 0: //NO2
	{
		humSens.measureRequest();
 80051b8:	4844      	ldr	r0, [pc, #272]	; (80052cc <_Z6pomiarv+0x160>)
 80051ba:	f7ff f945 	bl	8004448 <_ZN7HIH603014measureRequestEv>
//		V1 = (float)ADCVal[0]*0.0008056640625;
//		V1 = (3.3-V1)/V1;
//		V1_d = V1*100;
		break;
 80051be:	e004      	b.n	80051ca <_Z6pomiarv+0x5e>
		break;
	}
	default:
	{

		i=0;
 80051c0:	4b45      	ldr	r3, [pc, #276]	; (80052d8 <_Z6pomiarv+0x16c>)
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]
		break;
 80051c6:	e000      	b.n	80051ca <_Z6pomiarv+0x5e>
	{
//		V2 = (float)ADCVal[1]*0.0008056640625;
//		V2 = (3.3-V2)/V2;
//		V2_d = V2*100;

		break;
 80051c8:	bf00      	nop

		i=0;
		break;
	}
	}
	humSens.getMeasurements();
 80051ca:	4840      	ldr	r0, [pc, #256]	; (80052cc <_Z6pomiarv+0x160>)
 80051cc:	f7ff fa3e 	bl	800464c <_ZN7HIH603015getMeasurementsEv>
	ds.clearWindow(0,0,70,24);
 80051d0:	2318      	movs	r3, #24
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	2346      	movs	r3, #70	; 0x46
 80051d6:	2200      	movs	r2, #0
 80051d8:	2100      	movs	r1, #0
 80051da:	4840      	ldr	r0, [pc, #256]	; (80052dc <_Z6pomiarv+0x170>)
 80051dc:	f7fe ff6e 	bl	80040bc <_ZN7Display11clearWindowEtttt>
	MeasureData* hum = humSens.getHumidity();
 80051e0:	483a      	ldr	r0, [pc, #232]	; (80052cc <_Z6pomiarv+0x160>)
 80051e2:	f7ff f925 	bl	8004430 <_ZN7HIH603011getHumidityEv>
 80051e6:	60f8      	str	r0, [r7, #12]
	MeasureData* temp = humSens.getTemperature();
 80051e8:	4838      	ldr	r0, [pc, #224]	; (80052cc <_Z6pomiarv+0x160>)
 80051ea:	f7ff f915 	bl	8004418 <_ZN7HIH603014getTemperatureEv>
 80051ee:	60b8      	str	r0, [r7, #8]
	ds.display_string(40,12,"~C",FONT_1206,colorScale[temp->color]);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	881b      	ldrh	r3, [r3, #0]
 80051f4:	461a      	mov	r2, r3
 80051f6:	4b3a      	ldr	r3, [pc, #232]	; (80052e0 <_Z6pomiarv+0x174>)
 80051f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80051fc:	9301      	str	r3, [sp, #4]
 80051fe:	230c      	movs	r3, #12
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	4b38      	ldr	r3, [pc, #224]	; (80052e4 <_Z6pomiarv+0x178>)
 8005204:	220c      	movs	r2, #12
 8005206:	2128      	movs	r1, #40	; 0x28
 8005208:	4834      	ldr	r0, [pc, #208]	; (80052dc <_Z6pomiarv+0x170>)
 800520a:	f7ff f803 	bl	8004214 <_ZN7Display14display_stringEhhPKcht>
	ds.display_string(40,0,"\%",FONT_1206,colorScale[hum->color]);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	881b      	ldrh	r3, [r3, #0]
 8005212:	461a      	mov	r2, r3
 8005214:	4b32      	ldr	r3, [pc, #200]	; (80052e0 <_Z6pomiarv+0x174>)
 8005216:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800521a:	9301      	str	r3, [sp, #4]
 800521c:	230c      	movs	r3, #12
 800521e:	9300      	str	r3, [sp, #0]
 8005220:	4b31      	ldr	r3, [pc, #196]	; (80052e8 <_Z6pomiarv+0x17c>)
 8005222:	2200      	movs	r2, #0
 8005224:	2128      	movs	r1, #40	; 0x28
 8005226:	482d      	ldr	r0, [pc, #180]	; (80052dc <_Z6pomiarv+0x170>)
 8005228:	f7fe fff4 	bl	8004214 <_ZN7Display14display_stringEhhPKcht>
	ds.display_string(0,0,hum->data,FONT_1206,colorScale[hum->color]);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	881b      	ldrh	r3, [r3, #0]
 8005234:	4619      	mov	r1, r3
 8005236:	4b2a      	ldr	r3, [pc, #168]	; (80052e0 <_Z6pomiarv+0x174>)
 8005238:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	230c      	movs	r3, #12
 8005240:	9300      	str	r3, [sp, #0]
 8005242:	4613      	mov	r3, r2
 8005244:	2200      	movs	r2, #0
 8005246:	2100      	movs	r1, #0
 8005248:	4824      	ldr	r0, [pc, #144]	; (80052dc <_Z6pomiarv+0x170>)
 800524a:	f7fe ffe3 	bl	8004214 <_ZN7Display14display_stringEhhPKcht>
	ds.display_string(0,12,temp->data,FONT_1206,colorScale[temp->color]);
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	881b      	ldrh	r3, [r3, #0]
 8005256:	4619      	mov	r1, r3
 8005258:	4b21      	ldr	r3, [pc, #132]	; (80052e0 <_Z6pomiarv+0x174>)
 800525a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800525e:	9301      	str	r3, [sp, #4]
 8005260:	230c      	movs	r3, #12
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	4613      	mov	r3, r2
 8005266:	220c      	movs	r2, #12
 8005268:	2100      	movs	r1, #0
 800526a:	481c      	ldr	r0, [pc, #112]	; (80052dc <_Z6pomiarv+0x170>)
 800526c:	f7fe ffd2 	bl	8004214 <_ZN7Display14display_stringEhhPKcht>
	char buf[4];
	sprintf(buf,"%i",-6);
 8005270:	1d3b      	adds	r3, r7, #4
 8005272:	f06f 0205 	mvn.w	r2, #5
 8005276:	491d      	ldr	r1, [pc, #116]	; (80052ec <_Z6pomiarv+0x180>)
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fc0f 	bl	8005a9c <siprintf>
	ds.display_string(0,24,buf,FONT_1206,colorScale[temp->color]);
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	881b      	ldrh	r3, [r3, #0]
 8005282:	461a      	mov	r2, r3
 8005284:	4b16      	ldr	r3, [pc, #88]	; (80052e0 <_Z6pomiarv+0x174>)
 8005286:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800528a:	1d3a      	adds	r2, r7, #4
 800528c:	9301      	str	r3, [sp, #4]
 800528e:	230c      	movs	r3, #12
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	4613      	mov	r3, r2
 8005294:	2218      	movs	r2, #24
 8005296:	2100      	movs	r1, #0
 8005298:	4810      	ldr	r0, [pc, #64]	; (80052dc <_Z6pomiarv+0x170>)
 800529a:	f7fe ffbb 	bl	8004214 <_ZN7Display14display_stringEhhPKcht>
//	ds.setBackground(colorScale[cl]);
	cl+=1;
 800529e:	4b14      	ldr	r3, [pc, #80]	; (80052f0 <_Z6pomiarv+0x184>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3301      	adds	r3, #1
 80052a4:	4a12      	ldr	r2, [pc, #72]	; (80052f0 <_Z6pomiarv+0x184>)
 80052a6:	6013      	str	r3, [r2, #0]
	if(cl >32)
 80052a8:	4b11      	ldr	r3, [pc, #68]	; (80052f0 <_Z6pomiarv+0x184>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	dd02      	ble.n	80052b6 <_Z6pomiarv+0x14a>
	{
		cl = 0;
 80052b0:	4b0f      	ldr	r3, [pc, #60]	; (80052f0 <_Z6pomiarv+0x184>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
	}
	++i;
 80052b6:	4b08      	ldr	r3, [pc, #32]	; (80052d8 <_Z6pomiarv+0x16c>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3301      	adds	r3, #1
 80052bc:	4a06      	ldr	r2, [pc, #24]	; (80052d8 <_Z6pomiarv+0x16c>)
 80052be:	6013      	str	r3, [r2, #0]
}
 80052c0:	bf00      	nop
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	2000010c 	.word	0x2000010c
 80052cc:	20000110 	.word	0x20000110
 80052d0:	20000000 	.word	0x20000000
 80052d4:	080043bd 	.word	0x080043bd
 80052d8:	2000019c 	.word	0x2000019c
 80052dc:	20000104 	.word	0x20000104
 80052e0:	08006720 	.word	0x08006720
 80052e4:	080066a8 	.word	0x080066a8
 80052e8:	080066ac 	.word	0x080066ac
 80052ec:	080066b0 	.word	0x080066b0
 80052f0:	200001a0 	.word	0x200001a0

080052f4 <main>:

extern void (*wsk2)();


int main(void)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	af00      	add	r7, sp, #0
	wsk2 = pomiar;
 80052f8:	4b06      	ldr	r3, [pc, #24]	; (8005314 <main+0x20>)
 80052fa:	4a07      	ldr	r2, [pc, #28]	; (8005318 <main+0x24>)
 80052fc:	601a      	str	r2, [r3, #0]
	init();
 80052fe:	f000 fc91 	bl	8005c24 <_Z4initv>
	printf("Witaj !\n\r");
 8005302:	4806      	ldr	r0, [pc, #24]	; (800531c <main+0x28>)
 8005304:	f000 fbe0 	bl	8005ac8 <iprintf>
	ds.setBackground(BLACK);
 8005308:	2100      	movs	r1, #0
 800530a:	4805      	ldr	r0, [pc, #20]	; (8005320 <main+0x2c>)
 800530c:	f7fe fdfc 	bl	8003f08 <_ZN7Display13setBackgroundEt>
	while (1)
 8005310:	e7fe      	b.n	8005310 <main+0x1c>
 8005312:	bf00      	nop
 8005314:	200002e4 	.word	0x200002e4
 8005318:	0800516d 	.word	0x0800516d
 800531c:	080066b4 	.word	0x080066b4
 8005320:	20000104 	.word	0x20000104

08005324 <_Z41__static_initialization_and_destruction_0ii>:
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d10c      	bne.n	800534e <_Z41__static_initialization_and_destruction_0ii+0x2a>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800533a:	4293      	cmp	r3, r2
 800533c:	d107      	bne.n	800534e <_Z41__static_initialization_and_destruction_0ii+0x2a>
**  Abstract: main program
**
**===========================================================================
*/

Display ds;
 800533e:	4806      	ldr	r0, [pc, #24]	; (8005358 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8005340:	f7fe fc80 	bl	8003c44 <_ZN7DisplayC1Ev>
 8005344:	4a05      	ldr	r2, [pc, #20]	; (800535c <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8005346:	4906      	ldr	r1, [pc, #24]	; (8005360 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8005348:	4803      	ldr	r0, [pc, #12]	; (8005358 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 800534a:	f000 fe98 	bl	800607e <__aeabi_atexit>
 * Minimal __assert() uses __assert__func()
 * */
extern "C" void __assert(const char *file, int line, const char *failedexpr)
{
   __assert_func (file, line, NULL, failedexpr);
}
 800534e:	bf00      	nop
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20000104 	.word	0x20000104
 800535c:	20000000 	.word	0x20000000
 8005360:	08003ec1 	.word	0x08003ec1

08005364 <_GLOBAL__sub_I_ds>:
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
 8005368:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800536c:	2001      	movs	r0, #1
 800536e:	f7ff ffd9 	bl	8005324 <_Z41__static_initialization_and_destruction_0ii>
 8005372:	bd80      	pop	{r7, pc}

08005374 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80053ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005378:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800537a:	e003      	b.n	8005384 <LoopCopyDataInit>

0800537c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800537c:	4b0c      	ldr	r3, [pc, #48]	; (80053b0 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800537e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005380:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005382:	3104      	adds	r1, #4

08005384 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005384:	480b      	ldr	r0, [pc, #44]	; (80053b4 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8005386:	4b0c      	ldr	r3, [pc, #48]	; (80053b8 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8005388:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800538a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800538c:	d3f6      	bcc.n	800537c <CopyDataInit>
	ldr	r2, =_sbss
 800538e:	4a0b      	ldr	r2, [pc, #44]	; (80053bc <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8005390:	e002      	b.n	8005398 <LoopFillZerobss>

08005392 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005392:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005394:	f842 3b04 	str.w	r3, [r2], #4

08005398 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005398:	4b09      	ldr	r3, [pc, #36]	; (80053c0 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800539a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800539c:	d3f9      	bcc.n	8005392 <FillZerobss>
	
/* Call the clock system intitialization function.*/
  bl  SystemInit 
 800539e:	f000 f955 	bl	800564c <SystemInit>
/* Call static constructors */
  bl __libc_init_array  
 80053a2:	f000 ffdd 	bl	8006360 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80053a6:	f7ff ffa5 	bl	80052f4 <main>
	bx	lr
 80053aa:	4770      	bx	lr

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80053ac:	20002000 	.word	0x20002000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80053b0:	08007264 	.word	0x08007264
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80053b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80053b8:	20000080 	.word	0x20000080
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80053bc:	20000080 	.word	0x20000080
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80053c0:	200002ec 	.word	0x200002ec

080053c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80053c4:	e7fe      	b.n	80053c4 <ADC1_IRQHandler>
	...

080053c8 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80053c8:	b480      	push	{r7}
 80053ca:	af00      	add	r7, sp, #0
}
 80053cc:	bf00      	nop
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bc80      	pop	{r7}
 80053d2:	4770      	bx	lr

080053d4 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80053d4:	b480      	push	{r7}
 80053d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80053d8:	e7fe      	b.n	80053d8 <HardFault_Handler+0x4>
 80053da:	bf00      	nop

080053dc <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80053e0:	e7fe      	b.n	80053e0 <MemManage_Handler+0x4>
 80053e2:	bf00      	nop

080053e4 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80053e8:	e7fe      	b.n	80053e8 <BusFault_Handler+0x4>
 80053ea:	bf00      	nop

080053ec <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80053f0:	e7fe      	b.n	80053f0 <UsageFault_Handler+0x4>
 80053f2:	bf00      	nop

080053f4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80053f4:	b480      	push	{r7}
 80053f6:	af00      	add	r7, sp, #0
}
 80053f8:	bf00      	nop
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr

08005400 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8005400:	b480      	push	{r7}
 8005402:	af00      	add	r7, sp, #0
}
 8005404:	bf00      	nop
 8005406:	46bd      	mov	sp, r7
 8005408:	bc80      	pop	{r7}
 800540a:	4770      	bx	lr

0800540c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
}
 8005410:	bf00      	nop
 8005412:	46bd      	mov	sp, r7
 8005414:	bc80      	pop	{r7}
 8005416:	4770      	bx	lr

08005418 <getBufferCapacity>:
  * @retval None
  */


uint8_t getBufferCapacity(BufferS_t* buf)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
    uint8_t cap = BUFFER_SIZE;
 8005420:	2340      	movs	r3, #64	; 0x40
 8005422:	73fb      	strb	r3, [r7, #15]
    if(buf->startIndex > buf->endIntex)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005430:	429a      	cmp	r2, r3
 8005432:	d90a      	bls.n	800544a <getBufferCapacity+0x32>
    {
        cap = buf->startIndex - (buf->endIntex + 1);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	b2db      	uxtb	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	73fb      	strb	r3, [r7, #15]
 8005448:	e011      	b.n	800546e <getBufferCapacity+0x56>
    }
    else if(buf->startIndex < buf->endIntex)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005456:	429a      	cmp	r2, r3
 8005458:	d209      	bcs.n	800546e <getBufferCapacity+0x56>
    {
        cap = (buf->startIndex + BUFFER_SIZE) - (buf->endIntex + 1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	b2db      	uxtb	r3, r3
 800546a:	333f      	adds	r3, #63	; 0x3f
 800546c:	73fb      	strb	r3, [r7, #15]
    }
    return cap;
 800546e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	bc80      	pop	{r7}
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop

0800547c <_write>:


int _write(int fd, char *str, int len)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
	while(len)
 8005488:	e03f      	b.n	800550a <_write+0x8e>
	{
		int capacity = getBufferCapacity(&outBuffer);
 800548a:	4824      	ldr	r0, [pc, #144]	; (800551c <_write+0xa0>)
 800548c:	f7ff ffc4 	bl	8005418 <getBufferCapacity>
 8005490:	4603      	mov	r3, r0
 8005492:	613b      	str	r3, [r7, #16]
		capacity = (capacity > len) ? len : capacity;
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4293      	cmp	r3, r2
 800549a:	bfa8      	it	ge
 800549c:	4613      	movge	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
		int i = 0;
 80054a0:	2300      	movs	r3, #0
 80054a2:	617b      	str	r3, [r7, #20]

		for(i = 0; i < capacity; ++i)
 80054a4:	2300      	movs	r3, #0
 80054a6:	617b      	str	r3, [r7, #20]
 80054a8:	e025      	b.n	80054f6 <_write+0x7a>
		{
			outBuffer.endIntex = (outBuffer.endIntex % BUFFER_SIZE);
 80054aa:	4b1c      	ldr	r3, [pc, #112]	; (800551c <_write+0xa0>)
 80054ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054b4:	b2da      	uxtb	r2, r3
 80054b6:	4b19      	ldr	r3, [pc, #100]	; (800551c <_write+0xa0>)
 80054b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
			outBuffer.buffer[outBuffer.endIntex++] = *(str++);
 80054bc:	4b17      	ldr	r3, [pc, #92]	; (800551c <_write+0xa0>)
 80054be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054c2:	1c5a      	adds	r2, r3, #1
 80054c4:	b2d1      	uxtb	r1, r2
 80054c6:	4a15      	ldr	r2, [pc, #84]	; (800551c <_write+0xa0>)
 80054c8:	f882 1041 	strb.w	r1, [r2, #65]	; 0x41
 80054cc:	4619      	mov	r1, r3
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	60ba      	str	r2, [r7, #8]
 80054d4:	781a      	ldrb	r2, [r3, #0]
 80054d6:	4b11      	ldr	r3, [pc, #68]	; (800551c <_write+0xa0>)
 80054d8:	545a      	strb	r2, [r3, r1]
			outBuffer.wordCount++;
 80054da:	4b10      	ldr	r3, [pc, #64]	; (800551c <_write+0xa0>)
 80054dc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80054e0:	3301      	adds	r3, #1
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	4b0d      	ldr	r3, [pc, #52]	; (800551c <_write+0xa0>)
 80054e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			len--;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	3b01      	subs	r3, #1
 80054ee:	607b      	str	r3, [r7, #4]
	{
		int capacity = getBufferCapacity(&outBuffer);
		capacity = (capacity > len) ? len : capacity;
		int i = 0;

		for(i = 0; i < capacity; ++i)
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	3301      	adds	r3, #1
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	dbd5      	blt.n	80054aa <_write+0x2e>
			outBuffer.endIntex = (outBuffer.endIntex % BUFFER_SIZE);
			outBuffer.buffer[outBuffer.endIntex++] = *(str++);
			outBuffer.wordCount++;
			len--;
		}
		USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
 80054fe:	2201      	movs	r2, #1
 8005500:	f240 7127 	movw	r1, #1831	; 0x727
 8005504:	4806      	ldr	r0, [pc, #24]	; (8005520 <_write+0xa4>)
 8005506:	f7fc f897 	bl	8001638 <USART_ITConfig>
}


int _write(int fd, char *str, int len)
{
	while(len)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d1bc      	bne.n	800548a <_write+0xe>
			outBuffer.wordCount++;
			len--;
		}
		USART_ITConfig(USART1, USART_IT_TXE, ENABLE);
	}
	return 0;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	200001a4 	.word	0x200001a4
 8005520:	40013800 	.word	0x40013800

08005524 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	af00      	add	r7, sp, #0
	wsk2();
 8005528:	4b02      	ldr	r3, [pc, #8]	; (8005534 <SysTick_Handler+0x10>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4798      	blx	r3
}
 800552e:	bf00      	nop
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	200002e4 	.word	0x200002e4

08005538 <USART1_IRQHandler>:

void USART1_IRQHandler()
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
    if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 800553e:	f240 5125 	movw	r1, #1317	; 0x525
 8005542:	483f      	ldr	r0, [pc, #252]	; (8005640 <USART1_IRQHandler+0x108>)
 8005544:	f7fc f8e2 	bl	800170c <USART_GetITStatus>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d03f      	beq.n	80055ce <USART1_IRQHandler+0x96>
    {
    	char tmpChar;
    	tmpChar = USART_ReceiveData(USART1);
 800554e:	483c      	ldr	r0, [pc, #240]	; (8005640 <USART1_IRQHandler+0x108>)
 8005550:	f7fc f8cc 	bl	80016ec <USART_ReceiveData>
 8005554:	4603      	mov	r3, r0
 8005556:	71fb      	strb	r3, [r7, #7]

    	if((uint16_t)tmpChar == ENTER)
 8005558:	79fb      	ldrb	r3, [r7, #7]
 800555a:	2b0d      	cmp	r3, #13
 800555c:	d114      	bne.n	8005588 <USART1_IRQHandler+0x50>
    	{
    		_write(0,inBuffer.buffer,inBuffer.wordCount);
 800555e:	4b39      	ldr	r3, [pc, #228]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005560:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005564:	461a      	mov	r2, r3
 8005566:	4937      	ldr	r1, [pc, #220]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005568:	2000      	movs	r0, #0
 800556a:	f7ff ff87 	bl	800547c <_write>
    		inBuffer.wordCount = 0;
 800556e:	4b35      	ldr	r3, [pc, #212]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    		inBuffer.endIntex = 0;
 8005576:	4b33      	ldr	r3, [pc, #204]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005578:	2200      	movs	r2, #0
 800557a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    		inBuffer.startIndex = 0;
 800557e:	4b31      	ldr	r3, [pc, #196]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005586:	e022      	b.n	80055ce <USART1_IRQHandler+0x96>
    	}
    	else
    	{
    		inBuffer.endIntex = (inBuffer.endIntex % BUFFER_SIZE);
 8005588:	4b2e      	ldr	r3, [pc, #184]	; (8005644 <USART1_IRQHandler+0x10c>)
 800558a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800558e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005592:	b2da      	uxtb	r2, r3
 8005594:	4b2b      	ldr	r3, [pc, #172]	; (8005644 <USART1_IRQHandler+0x10c>)
 8005596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    		inBuffer.buffer[inBuffer.endIntex++] = tmpChar;
 800559a:	4b2a      	ldr	r3, [pc, #168]	; (8005644 <USART1_IRQHandler+0x10c>)
 800559c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	b2d1      	uxtb	r1, r2
 80055a4:	4a27      	ldr	r2, [pc, #156]	; (8005644 <USART1_IRQHandler+0x10c>)
 80055a6:	f882 1041 	strb.w	r1, [r2, #65]	; 0x41
 80055aa:	4619      	mov	r1, r3
 80055ac:	4a25      	ldr	r2, [pc, #148]	; (8005644 <USART1_IRQHandler+0x10c>)
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	5453      	strb	r3, [r2, r1]
    		inBuffer.wordCount++;
 80055b2:	4b24      	ldr	r3, [pc, #144]	; (8005644 <USART1_IRQHandler+0x10c>)
 80055b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055b8:	3301      	adds	r3, #1
 80055ba:	b2da      	uxtb	r2, r3
 80055bc:	4b21      	ldr	r3, [pc, #132]	; (8005644 <USART1_IRQHandler+0x10c>)
 80055be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    		USART_SendData(USART1,tmpChar);
 80055c2:	79fb      	ldrb	r3, [r7, #7]
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	4619      	mov	r1, r3
 80055c8:	481d      	ldr	r0, [pc, #116]	; (8005640 <USART1_IRQHandler+0x108>)
 80055ca:	f7fc f87d 	bl	80016c8 <USART_SendData>
    	}
    }
    if (USART_GetITStatus(USART1, USART_IT_TXE) != RESET)
 80055ce:	f240 7127 	movw	r1, #1831	; 0x727
 80055d2:	481b      	ldr	r0, [pc, #108]	; (8005640 <USART1_IRQHandler+0x108>)
 80055d4:	f7fc f89a 	bl	800170c <USART_GetITStatus>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d02c      	beq.n	8005638 <USART1_IRQHandler+0x100>
    {
    	if(outBuffer.wordCount > 0)
 80055de:	4b1a      	ldr	r3, [pc, #104]	; (8005648 <USART1_IRQHandler+0x110>)
 80055e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d021      	beq.n	800562c <USART1_IRQHandler+0xf4>
    	{
    		USART_SendData(USART1,outBuffer.buffer[outBuffer.startIndex++]);
 80055e8:	4b17      	ldr	r3, [pc, #92]	; (8005648 <USART1_IRQHandler+0x110>)
 80055ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055ee:	1c5a      	adds	r2, r3, #1
 80055f0:	b2d1      	uxtb	r1, r2
 80055f2:	4a15      	ldr	r2, [pc, #84]	; (8005648 <USART1_IRQHandler+0x110>)
 80055f4:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40
 80055f8:	461a      	mov	r2, r3
 80055fa:	4b13      	ldr	r3, [pc, #76]	; (8005648 <USART1_IRQHandler+0x110>)
 80055fc:	5c9b      	ldrb	r3, [r3, r2]
 80055fe:	b29b      	uxth	r3, r3
 8005600:	4619      	mov	r1, r3
 8005602:	480f      	ldr	r0, [pc, #60]	; (8005640 <USART1_IRQHandler+0x108>)
 8005604:	f7fc f860 	bl	80016c8 <USART_SendData>
    		outBuffer.startIndex = (outBuffer.startIndex % BUFFER_SIZE);
 8005608:	4b0f      	ldr	r3, [pc, #60]	; (8005648 <USART1_IRQHandler+0x110>)
 800560a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800560e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005612:	b2da      	uxtb	r2, r3
 8005614:	4b0c      	ldr	r3, [pc, #48]	; (8005648 <USART1_IRQHandler+0x110>)
 8005616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    		outBuffer.wordCount--;
 800561a:	4b0b      	ldr	r3, [pc, #44]	; (8005648 <USART1_IRQHandler+0x110>)
 800561c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005620:	3b01      	subs	r3, #1
 8005622:	b2da      	uxtb	r2, r3
 8005624:	4b08      	ldr	r3, [pc, #32]	; (8005648 <USART1_IRQHandler+0x110>)
 8005626:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    	{
    		USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
    	}

    }
}
 800562a:	e005      	b.n	8005638 <USART1_IRQHandler+0x100>
    		outBuffer.startIndex = (outBuffer.startIndex % BUFFER_SIZE);
    		outBuffer.wordCount--;
    	}
    	else
    	{
    		USART_ITConfig(USART1, USART_IT_TXE, DISABLE);
 800562c:	2200      	movs	r2, #0
 800562e:	f240 7127 	movw	r1, #1831	; 0x727
 8005632:	4803      	ldr	r0, [pc, #12]	; (8005640 <USART1_IRQHandler+0x108>)
 8005634:	f7fc f800 	bl	8001638 <USART_ITConfig>
    	}

    }
}
 8005638:	bf00      	nop
 800563a:	3708      	adds	r7, #8
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	40013800 	.word	0x40013800
 8005644:	200001e8 	.word	0x200001e8
 8005648:	200001a4 	.word	0x200001a4

0800564c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005650:	4a17      	ldr	r2, [pc, #92]	; (80056b0 <SystemInit+0x64>)
 8005652:	4b17      	ldr	r3, [pc, #92]	; (80056b0 <SystemInit+0x64>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f043 0301 	orr.w	r3, r3, #1
 800565a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800565c:	4914      	ldr	r1, [pc, #80]	; (80056b0 <SystemInit+0x64>)
 800565e:	4b14      	ldr	r3, [pc, #80]	; (80056b0 <SystemInit+0x64>)
 8005660:	685a      	ldr	r2, [r3, #4]
 8005662:	4b14      	ldr	r3, [pc, #80]	; (80056b4 <SystemInit+0x68>)
 8005664:	4013      	ands	r3, r2
 8005666:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005668:	4a11      	ldr	r2, [pc, #68]	; (80056b0 <SystemInit+0x64>)
 800566a:	4b11      	ldr	r3, [pc, #68]	; (80056b0 <SystemInit+0x64>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005672:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005676:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005678:	4a0d      	ldr	r2, [pc, #52]	; (80056b0 <SystemInit+0x64>)
 800567a:	4b0d      	ldr	r3, [pc, #52]	; (80056b0 <SystemInit+0x64>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005682:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005684:	4a0a      	ldr	r2, [pc, #40]	; (80056b0 <SystemInit+0x64>)
 8005686:	4b0a      	ldr	r3, [pc, #40]	; (80056b0 <SystemInit+0x64>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800568e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8005690:	4b07      	ldr	r3, [pc, #28]	; (80056b0 <SystemInit+0x64>)
 8005692:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005696:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
 8005698:	4b05      	ldr	r3, [pc, #20]	; (80056b0 <SystemInit+0x64>)
 800569a:	2200      	movs	r2, #0
 800569c:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800569e:	f000 f80d 	bl	80056bc <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80056a2:	4b05      	ldr	r3, [pc, #20]	; (80056b8 <SystemInit+0x6c>)
 80056a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80056a8:	609a      	str	r2, [r3, #8]
#endif 

}
 80056aa:	bf00      	nop
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	40021000 	.word	0x40021000
 80056b4:	f8ff0000 	.word	0xf8ff0000
 80056b8:	e000ed00 	.word	0xe000ed00

080056bc <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
#ifdef SYSCLK_FREQ_HSE
  SetSysClockToHSE();
#elif defined SYSCLK_FREQ_24MHz
  SetSysClockTo24();
 80056c0:	f000 f802 	bl	80056c8 <SetSysClockTo24>
  SetSysClockTo72();
#endif

 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */
}
 80056c4:	bf00      	nop
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <SetSysClockTo24>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo24(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	607b      	str	r3, [r7, #4]
 80056d2:	2300      	movs	r3, #0
 80056d4:	603b      	str	r3, [r7, #0]

  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80056d6:	4a30      	ldr	r2, [pc, #192]	; (8005798 <SetSysClockTo24+0xd0>)
 80056d8:	4b2f      	ldr	r3, [pc, #188]	; (8005798 <SetSysClockTo24+0xd0>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80056e2:	4b2d      	ldr	r3, [pc, #180]	; (8005798 <SetSysClockTo24+0xd0>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ea:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	3301      	adds	r3, #1
 80056f0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d103      	bne.n	8005700 <SetSysClockTo24+0x38>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80056fe:	d1f0      	bne.n	80056e2 <SetSysClockTo24+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005700:	4b25      	ldr	r3, [pc, #148]	; (8005798 <SetSysClockTo24+0xd0>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <SetSysClockTo24+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800570c:	2301      	movs	r3, #1
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	e001      	b.n	8005716 <SetSysClockTo24+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005712:	2300      	movs	r3, #0
 8005714:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d137      	bne.n	800578c <SetSysClockTo24+0xc4>
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
#endif

    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800571c:	4a1e      	ldr	r2, [pc, #120]	; (8005798 <SetSysClockTo24+0xd0>)
 800571e:	4b1e      	ldr	r3, [pc, #120]	; (8005798 <SetSysClockTo24+0xd0>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	6053      	str	r3, [r2, #4]

    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8005724:	4a1c      	ldr	r2, [pc, #112]	; (8005798 <SetSysClockTo24+0xd0>)
 8005726:	4b1c      	ldr	r3, [pc, #112]	; (8005798 <SetSysClockTo24+0xd0>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	6053      	str	r3, [r2, #4]

    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800572c:	4a1a      	ldr	r2, [pc, #104]	; (8005798 <SetSysClockTo24+0xd0>)
 800572e:	4b1a      	ldr	r3, [pc, #104]	; (8005798 <SetSysClockTo24+0xd0>)
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	6053      	str	r3, [r2, #4]
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
    {
    }
#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
    /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8005734:	4a18      	ldr	r2, [pc, #96]	; (8005798 <SetSysClockTo24+0xd0>)
 8005736:	4b18      	ldr	r3, [pc, #96]	; (8005798 <SetSysClockTo24+0xd0>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800573e:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6);
 8005740:	4a15      	ldr	r2, [pc, #84]	; (8005798 <SetSysClockTo24+0xd0>)
 8005742:	4b15      	ldr	r3, [pc, #84]	; (8005798 <SetSysClockTo24+0xd0>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f443 1398 	orr.w	r3, r3, #1245184	; 0x130000
 800574a:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800574c:	4a12      	ldr	r2, [pc, #72]	; (8005798 <SetSysClockTo24+0xd0>)
 800574e:	4b12      	ldr	r3, [pc, #72]	; (8005798 <SetSysClockTo24+0xd0>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005756:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005758:	bf00      	nop
 800575a:	4b0f      	ldr	r3, [pc, #60]	; (8005798 <SetSysClockTo24+0xd0>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005762:	2b00      	cmp	r3, #0
 8005764:	d0f9      	beq.n	800575a <SetSysClockTo24+0x92>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005766:	4a0c      	ldr	r2, [pc, #48]	; (8005798 <SetSysClockTo24+0xd0>)
 8005768:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <SetSysClockTo24+0xd0>)
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f023 0303 	bic.w	r3, r3, #3
 8005770:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <SetSysClockTo24+0xd0>)
 8005774:	4b08      	ldr	r3, [pc, #32]	; (8005798 <SetSysClockTo24+0xd0>)
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f043 0302 	orr.w	r3, r3, #2
 800577c:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800577e:	bf00      	nop
 8005780:	4b05      	ldr	r3, [pc, #20]	; (8005798 <SetSysClockTo24+0xd0>)
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f003 030c 	and.w	r3, r3, #12
 8005788:	2b08      	cmp	r3, #8
 800578a:	d1f9      	bne.n	8005780 <SetSysClockTo24+0xb8>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	bc80      	pop	{r7}
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40021000 	.word	0x40021000

0800579c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
	int div = 1;
 80057a8:	2301      	movs	r3, #1
 80057aa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80057ac:	e004      	b.n	80057b8 <ts_itoa+0x1c>
		div *= base;
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	687a      	ldr	r2, [r7, #4]
 80057b2:	fb02 f303 	mul.w	r3, r2, r3
 80057b6:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d2f3      	bcs.n	80057ae <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 80057c6:	e029      	b.n	800581c <ts_itoa+0x80>
	{
		int num = d/div;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d0:	613b      	str	r3, [r7, #16]
		d = d%div;
 80057d2:	697a      	ldr	r2, [r7, #20]
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80057da:	fb02 f201 	mul.w	r2, r2, r1
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	60bb      	str	r3, [r7, #8]
		div /= base;
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80057ea:	617b      	str	r3, [r7, #20]
		if (num > 9)
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	2b09      	cmp	r3, #9
 80057f0:	dd0a      	ble.n	8005808 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	1c59      	adds	r1, r3, #1
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	6011      	str	r1, [r2, #0]
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	3237      	adds	r2, #55	; 0x37
 8005802:	b2d2      	uxtb	r2, r2
 8005804:	701a      	strb	r2, [r3, #0]
 8005806:	e009      	b.n	800581c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	1c59      	adds	r1, r3, #1
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	6011      	str	r1, [r2, #0]
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	b2d2      	uxtb	r2, r2
 8005816:	3230      	adds	r2, #48	; 0x30
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d1d2      	bne.n	80057c8 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 8005822:	bf00      	nop
 8005824:	371c      	adds	r7, #28
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr

0800582c <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b088      	sub	sp, #32
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800583c:	e07d      	b.n	800593a <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	2b25      	cmp	r3, #37	; 0x25
 8005844:	d171      	bne.n	800592a <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	3301      	adds	r3, #1
 800584a:	60bb      	str	r3, [r7, #8]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b64      	cmp	r3, #100	; 0x64
 8005852:	d01e      	beq.n	8005892 <ts_formatstring+0x66>
 8005854:	2b64      	cmp	r3, #100	; 0x64
 8005856:	dc06      	bgt.n	8005866 <ts_formatstring+0x3a>
 8005858:	2b58      	cmp	r3, #88	; 0x58
 800585a:	d050      	beq.n	80058fe <ts_formatstring+0xd2>
 800585c:	2b63      	cmp	r3, #99	; 0x63
 800585e:	d00e      	beq.n	800587e <ts_formatstring+0x52>
 8005860:	2b25      	cmp	r3, #37	; 0x25
 8005862:	d058      	beq.n	8005916 <ts_formatstring+0xea>
 8005864:	e05d      	b.n	8005922 <ts_formatstring+0xf6>
 8005866:	2b73      	cmp	r3, #115	; 0x73
 8005868:	d02b      	beq.n	80058c2 <ts_formatstring+0x96>
 800586a:	2b73      	cmp	r3, #115	; 0x73
 800586c:	dc02      	bgt.n	8005874 <ts_formatstring+0x48>
 800586e:	2b69      	cmp	r3, #105	; 0x69
 8005870:	d00f      	beq.n	8005892 <ts_formatstring+0x66>
 8005872:	e056      	b.n	8005922 <ts_formatstring+0xf6>
 8005874:	2b75      	cmp	r3, #117	; 0x75
 8005876:	d037      	beq.n	80058e8 <ts_formatstring+0xbc>
 8005878:	2b78      	cmp	r3, #120	; 0x78
 800587a:	d040      	beq.n	80058fe <ts_formatstring+0xd2>
 800587c:	e051      	b.n	8005922 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	1c5a      	adds	r2, r3, #1
 8005882:	60fa      	str	r2, [r7, #12]
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	1d11      	adds	r1, r2, #4
 8005888:	6079      	str	r1, [r7, #4]
 800588a:	6812      	ldr	r2, [r2, #0]
 800588c:	b2d2      	uxtb	r2, r2
 800588e:	701a      	strb	r2, [r3, #0]
				break;
 8005890:	e047      	b.n	8005922 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	1d1a      	adds	r2, r3, #4
 8005896:	607a      	str	r2, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	da07      	bge.n	80058b2 <ts_formatstring+0x86>
					{
						val *= -1;
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	425b      	negs	r3, r3
 80058a6:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	1c5a      	adds	r2, r3, #1
 80058ac:	60fa      	str	r2, [r7, #12]
 80058ae:	222d      	movs	r2, #45	; 0x2d
 80058b0:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80058b2:	69f9      	ldr	r1, [r7, #28]
 80058b4:	f107 030c 	add.w	r3, r7, #12
 80058b8:	220a      	movs	r2, #10
 80058ba:	4618      	mov	r0, r3
 80058bc:	f7ff ff6e 	bl	800579c <ts_itoa>
				}
				break;
 80058c0:	e02f      	b.n	8005922 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	1d1a      	adds	r2, r3, #4
 80058c6:	607a      	str	r2, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80058cc:	e007      	b.n	80058de <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	1c5a      	adds	r2, r3, #1
 80058d2:	60fa      	str	r2, [r7, #12]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	1c51      	adds	r1, r2, #1
 80058d8:	61b9      	str	r1, [r7, #24]
 80058da:	7812      	ldrb	r2, [r2, #0]
 80058dc:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 80058de:	69bb      	ldr	r3, [r7, #24]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d1f3      	bne.n	80058ce <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 80058e6:	e01c      	b.n	8005922 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	1d1a      	adds	r2, r3, #4
 80058ec:	607a      	str	r2, [r7, #4]
 80058ee:	6819      	ldr	r1, [r3, #0]
 80058f0:	f107 030c 	add.w	r3, r7, #12
 80058f4:	220a      	movs	r2, #10
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff ff50 	bl	800579c <ts_itoa>
				break;
 80058fc:	e011      	b.n	8005922 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	1d1a      	adds	r2, r3, #4
 8005902:	607a      	str	r2, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4619      	mov	r1, r3
 8005908:	f107 030c 	add.w	r3, r7, #12
 800590c:	2210      	movs	r2, #16
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff ff44 	bl	800579c <ts_itoa>
				break;
 8005914:	e005      	b.n	8005922 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	1c5a      	adds	r2, r3, #1
 800591a:	60fa      	str	r2, [r7, #12]
 800591c:	2225      	movs	r2, #37	; 0x25
 800591e:	701a      	strb	r2, [r3, #0]
				  break;
 8005920:	bf00      	nop
			}
			fmt++;
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	3301      	adds	r3, #1
 8005926:	60bb      	str	r3, [r7, #8]
 8005928:	e007      	b.n	800593a <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	60fa      	str	r2, [r7, #12]
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	1c51      	adds	r1, r2, #1
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	7812      	ldrb	r2, [r2, #0]
 8005938:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f47f af7d 	bne.w	800583e <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2200      	movs	r2, #0
 8005948:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	461a      	mov	r2, r3
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	1ad3      	subs	r3, r2, r3
}
 8005952:	4618      	mov	r0, r3
 8005954:	3720      	adds	r7, #32
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop

0800595c <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800595c:	b480      	push	{r7}
 800595e:	b085      	sub	sp, #20
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
	int length = 0;
 8005966:	2300      	movs	r3, #0
 8005968:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 800596a:	e08b      	b.n	8005a84 <ts_formatlength+0x128>
	{
		if (*fmt == '%')
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	2b25      	cmp	r3, #37	; 0x25
 8005972:	f040 8081 	bne.w	8005a78 <ts_formatlength+0x11c>
		{
			++fmt;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	3301      	adds	r3, #1
 800597a:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	3b58      	subs	r3, #88	; 0x58
 8005982:	2b20      	cmp	r3, #32
 8005984:	d873      	bhi.n	8005a6e <ts_formatlength+0x112>
 8005986:	a201      	add	r2, pc, #4	; (adr r2, 800598c <ts_formatlength+0x30>)
 8005988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598c:	08005a61 	.word	0x08005a61
 8005990:	08005a6f 	.word	0x08005a6f
 8005994:	08005a6f 	.word	0x08005a6f
 8005998:	08005a6f 	.word	0x08005a6f
 800599c:	08005a6f 	.word	0x08005a6f
 80059a0:	08005a6f 	.word	0x08005a6f
 80059a4:	08005a6f 	.word	0x08005a6f
 80059a8:	08005a6f 	.word	0x08005a6f
 80059ac:	08005a6f 	.word	0x08005a6f
 80059b0:	08005a6f 	.word	0x08005a6f
 80059b4:	08005a6f 	.word	0x08005a6f
 80059b8:	08005a25 	.word	0x08005a25
 80059bc:	08005a33 	.word	0x08005a33
 80059c0:	08005a6f 	.word	0x08005a6f
 80059c4:	08005a11 	.word	0x08005a11
 80059c8:	08005a6f 	.word	0x08005a6f
 80059cc:	08005a6f 	.word	0x08005a6f
 80059d0:	08005a33 	.word	0x08005a33
 80059d4:	08005a6f 	.word	0x08005a6f
 80059d8:	08005a6f 	.word	0x08005a6f
 80059dc:	08005a6f 	.word	0x08005a6f
 80059e0:	08005a6f 	.word	0x08005a6f
 80059e4:	08005a6f 	.word	0x08005a6f
 80059e8:	08005a6f 	.word	0x08005a6f
 80059ec:	08005a6f 	.word	0x08005a6f
 80059f0:	08005a6f 	.word	0x08005a6f
 80059f4:	08005a6f 	.word	0x08005a6f
 80059f8:	08005a41 	.word	0x08005a41
 80059fc:	08005a6f 	.word	0x08005a6f
 8005a00:	08005a33 	.word	0x08005a33
 8005a04:	08005a6f 	.word	0x08005a6f
 8005a08:	08005a6f 	.word	0x08005a6f
 8005a0c:	08005a61 	.word	0x08005a61
			{
			  case 'f':
				  va_arg(va,double);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	3307      	adds	r3, #7
 8005a14:	f023 0307 	bic.w	r3, r3, #7
 8005a18:	3308      	adds	r3, #8
 8005a1a:	603b      	str	r3, [r7, #0]
				  ++length;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	3301      	adds	r3, #1
 8005a20:	60fb      	str	r3, [r7, #12]
				  break;
 8005a22:	e02c      	b.n	8005a7e <ts_formatlength+0x122>
			  case 'c':
		  		  va_arg(va, int);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	3304      	adds	r3, #4
 8005a28:	603b      	str	r3, [r7, #0]
				  ++length;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	60fb      	str	r3, [r7, #12]
				  break;
 8005a30:	e025      	b.n	8005a7e <ts_formatlength+0x122>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	330b      	adds	r3, #11
 8005a36:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	603b      	str	r3, [r7, #0]
				  break;
 8005a3e:	e01e      	b.n	8005a7e <ts_formatlength+0x122>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	1d1a      	adds	r2, r3, #4
 8005a44:	603a      	str	r2, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8005a4a:	e002      	b.n	8005a52 <ts_formatlength+0xf6>
			  			  ++length;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
				  break;
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
			  		  while (*str++)
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	60ba      	str	r2, [r7, #8]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1f6      	bne.n	8005a4c <ts_formatlength+0xf0>
			  			  ++length;
			  	  }
				  break;
 8005a5e:	e00e      	b.n	8005a7e <ts_formatlength+0x122>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	3308      	adds	r3, #8
 8005a64:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	3304      	adds	r3, #4
 8005a6a:	603b      	str	r3, [r7, #0]
				  break;
 8005a6c:	e007      	b.n	8005a7e <ts_formatlength+0x122>
			  default:
				  ++length;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	3301      	adds	r3, #1
 8005a72:	60fb      	str	r3, [r7, #12]
				  break;
 8005a74:	bf00      	nop
 8005a76:	e002      	b.n	8005a7e <ts_formatlength+0x122>
			}
		}
		else
		{
			++length;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	3301      	adds	r3, #1
 8005a82:	607b      	str	r3, [r7, #4]
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
	int length = 0;
	while (*fmt)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f47f af6f 	bne.w	800596c <ts_formatlength+0x10>
		{
			++length;
		}
		++fmt;
	}
	return length;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bc80      	pop	{r7}
 8005a98:	4770      	bx	lr
 8005a9a:	bf00      	nop

08005a9c <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8005a9c:	b40e      	push	{r1, r2, r3}
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b085      	sub	sp, #20
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8005aa6:	f107 0320 	add.w	r3, r7, #32
 8005aaa:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	69f9      	ldr	r1, [r7, #28]
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff febb 	bl	800582c <ts_formatstring>
 8005ab6:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3714      	adds	r7, #20
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ac4:	b003      	add	sp, #12
 8005ac6:	4770      	bx	lr

08005ac8 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8005ac8:	b40f      	push	{r0, r1, r2, r3}
 8005aca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
	int length = 0;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8005ad6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005ada:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ae0:	f7ff ff3c 	bl	800595c <ts_formatlength>
 8005ae4:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8005ae6:	466b      	mov	r3, sp
 8005ae8:	461e      	mov	r6, r3
		char buf[length];
 8005aea:	68f9      	ldr	r1, [r7, #12]
 8005aec:	1e4b      	subs	r3, r1, #1
 8005aee:	60bb      	str	r3, [r7, #8]
 8005af0:	460b      	mov	r3, r1
 8005af2:	461a      	mov	r2, r3
 8005af4:	f04f 0300 	mov.w	r3, #0
 8005af8:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8005afc:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8005b00:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8005b04:	460b      	mov	r3, r1
 8005b06:	461a      	mov	r2, r3
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	00dd      	lsls	r5, r3, #3
 8005b0e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b12:	00d4      	lsls	r4, r2, #3
 8005b14:	460b      	mov	r3, r1
 8005b16:	3307      	adds	r3, #7
 8005b18:	08db      	lsrs	r3, r3, #3
 8005b1a:	00db      	lsls	r3, r3, #3
 8005b1c:	ebad 0d03 	sub.w	sp, sp, r3
 8005b20:	466b      	mov	r3, sp
 8005b22:	3300      	adds	r3, #0
 8005b24:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8005b26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005b2a:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff fe7a 	bl	800582c <ts_formatstring>
 8005b38:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	4619      	mov	r1, r3
 8005b40:	2001      	movs	r0, #1
 8005b42:	f7ff fc9b 	bl	800547c <_write>
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b56:	b004      	add	sp, #16
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop

08005b5c <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	4603      	mov	r3, r0
 8005b64:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8005b66:	4908      	ldr	r1, [pc, #32]	; (8005b88 <NVIC_EnableIRQ+0x2c>)
 8005b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	79fa      	ldrb	r2, [r7, #7]
 8005b70:	f002 021f 	and.w	r2, r2, #31
 8005b74:	2001      	movs	r0, #1
 8005b76:	fa00 f202 	lsl.w	r2, r0, r2
 8005b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005b7e:	bf00      	nop
 8005b80:	370c      	adds	r7, #12
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr
 8005b88:	e000e100 	.word	0xe000e100

08005b8c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	6039      	str	r1, [r7, #0]
 8005b96:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	da0b      	bge.n	8005bb8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005ba0:	490d      	ldr	r1, [pc, #52]	; (8005bd8 <NVIC_SetPriority+0x4c>)
 8005ba2:	79fb      	ldrb	r3, [r7, #7]
 8005ba4:	f003 030f 	and.w	r3, r3, #15
 8005ba8:	3b04      	subs	r3, #4
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	0112      	lsls	r2, r2, #4
 8005bb0:	b2d2      	uxtb	r2, r2
 8005bb2:	440b      	add	r3, r1
 8005bb4:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8005bb6:	e009      	b.n	8005bcc <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8005bb8:	4908      	ldr	r1, [pc, #32]	; (8005bdc <NVIC_SetPriority+0x50>)
 8005bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	0112      	lsls	r2, r2, #4
 8005bc4:	b2d2      	uxtb	r2, r2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bc80      	pop	{r7}
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	e000ed00 	.word	0xe000ed00
 8005bdc:	e000e100 	.word	0xe000e100

08005be0 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bee:	d301      	bcc.n	8005bf4 <SysTick_Config+0x14>
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e011      	b.n	8005c18 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8005bf4:	4a0a      	ldr	r2, [pc, #40]	; (8005c20 <SysTick_Config+0x40>)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8005c00:	210f      	movs	r1, #15
 8005c02:	f04f 30ff 	mov.w	r0, #4294967295
 8005c06:	f7ff ffc1 	bl	8005b8c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8005c0a:	4b05      	ldr	r3, [pc, #20]	; (8005c20 <SysTick_Config+0x40>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c10:	4b03      	ldr	r3, [pc, #12]	; (8005c20 <SysTick_Config+0x40>)
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
 8005c12:	2207      	movs	r2, #7
 8005c14:	601a      	str	r2, [r3, #0]
  return (0);                                                  /* Function successful */
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	e000e010 	.word	0xe000e010

08005c24 <_Z4initv>:
#define CLK_FREQ 24000000

volatile uint16_t ADCVal[4];

void init()
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8005c28:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8005c2c:	f7fa fdea 	bl	8000804 <NVIC_PriorityGroupConfig>
	initUsart();
 8005c30:	f000 f80c 	bl	8005c4c <_Z9initUsartv>
	initSPI();
 8005c34:	f000 f872 	bl	8005d1c <_Z7initSPIv>
	initADC();
 8005c38:	f000 f950 	bl	8005edc <_Z7initADCv>

	SysTick_Config(12000000);
 8005c3c:	4802      	ldr	r0, [pc, #8]	; (8005c48 <_Z4initv+0x24>)
 8005c3e:	f7ff ffcf 	bl	8005be0 <SysTick_Config>
}
 8005c42:	bf00      	nop
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	00b71b00 	.word	0x00b71b00

08005c4c <_Z9initUsartv>:

void initUsart()
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b088      	sub	sp, #32
 8005c50:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd (RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA| RCC_APB2Periph_AFIO , ENABLE);
 8005c52:	2101      	movs	r1, #1
 8005c54:	f244 0005 	movw	r0, #16389	; 0x4005
 8005c58:	f7fb fa9c 	bl	8001194 <RCC_APB2PeriphClockCmd>
	GPIO_InitTypeDef usartPinTx;
	usartPinTx.GPIO_Pin = USART1_TX;
 8005c5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c60:	83bb      	strh	r3, [r7, #28]
	usartPinTx.GPIO_Mode = GPIO_Mode_AF_PP;
 8005c62:	2318      	movs	r3, #24
 8005c64:	77fb      	strb	r3, [r7, #31]
	usartPinTx.GPIO_Speed = GPIO_Speed_10MHz;
 8005c66:	2301      	movs	r3, #1
 8005c68:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA,&usartPinTx);
 8005c6a:	f107 031c 	add.w	r3, r7, #28
 8005c6e:	4619      	mov	r1, r3
 8005c70:	4827      	ldr	r0, [pc, #156]	; (8005d10 <_Z9initUsartv+0xc4>)
 8005c72:	f7fb f8b7 	bl	8000de4 <GPIO_Init>

	GPIO_InitTypeDef usartPinRx;
	usartPinRx.GPIO_Pin = USART1_RX;
 8005c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c7a:	833b      	strh	r3, [r7, #24]
	usartPinRx.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	76fb      	strb	r3, [r7, #27]
	GPIO_Init(GPIOA,&usartPinRx);
 8005c80:	f107 0318 	add.w	r3, r7, #24
 8005c84:	4619      	mov	r1, r3
 8005c86:	4822      	ldr	r0, [pc, #136]	; (8005d10 <_Z9initUsartv+0xc4>)
 8005c88:	f7fb f8ac 	bl	8000de4 <GPIO_Init>

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8005c8c:	2101      	movs	r1, #1
 8005c8e:	2010      	movs	r0, #16
 8005c90:	f7fb fa80 	bl	8001194 <RCC_APB2PeriphClockCmd>
	GPIO_InitTypeDef usartCtrPin;
	usartCtrPin.GPIO_Pin = GPIO_Pin_9;
 8005c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c98:	82bb      	strh	r3, [r7, #20]
	usartCtrPin.GPIO_Mode = GPIO_Mode_Out_PP;
 8005c9a:	2310      	movs	r3, #16
 8005c9c:	75fb      	strb	r3, [r7, #23]
	usartCtrPin.GPIO_Speed = GPIO_Speed_2MHz;
 8005c9e:	2302      	movs	r3, #2
 8005ca0:	75bb      	strb	r3, [r7, #22]
	GPIO_Init(GPIOC,&usartCtrPin);
 8005ca2:	f107 0314 	add.w	r3, r7, #20
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	481a      	ldr	r0, [pc, #104]	; (8005d14 <_Z9initUsartv+0xc8>)
 8005caa:	f7fb f89b 	bl	8000de4 <GPIO_Init>

	USART_InitTypeDef initStruct;
	initStruct.USART_BaudRate 				= 19200;
 8005cae:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8005cb2:	607b      	str	r3, [r7, #4]
//	initStruct.USART_BaudRate 				= 115200;
	initStruct.USART_HardwareFlowControl	= USART_HardwareFlowControl_None;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	823b      	strh	r3, [r7, #16]
	initStruct.USART_Mode 					= USART_Mode_Rx | USART_Mode_Tx;
 8005cb8:	230c      	movs	r3, #12
 8005cba:	81fb      	strh	r3, [r7, #14]
	initStruct.USART_Parity 				= USART_Parity_No;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	81bb      	strh	r3, [r7, #12]
	initStruct.USART_StopBits 				= USART_StopBits_2;
 8005cc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cc4:	817b      	strh	r3, [r7, #10]
	initStruct.USART_WordLength 			= USART_WordLength_8b;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	813b      	strh	r3, [r7, #8]
	USART_Init(USART1,&initStruct);
 8005cca:	1d3b      	adds	r3, r7, #4
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4812      	ldr	r0, [pc, #72]	; (8005d18 <_Z9initUsartv+0xcc>)
 8005cd0:	f7fb fbd8 	bl	8001484 <USART_Init>
	USART_Cmd(USART1, ENABLE);
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4810      	ldr	r0, [pc, #64]	; (8005d18 <_Z9initUsartv+0xcc>)
 8005cd8:	f7fb fc8e 	bl	80015f8 <USART_Cmd>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f240 5125 	movw	r1, #1317	; 0x525
 8005ce2:	480d      	ldr	r0, [pc, #52]	; (8005d18 <_Z9initUsartv+0xcc>)
 8005ce4:	f7fb fca8 	bl	8001638 <USART_ITConfig>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8005ce8:	2325      	movs	r3, #37	; 0x25
 8005cea:	703b      	strb	r3, [r7, #0]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8005cec:	2301      	movs	r3, #1
 8005cee:	707b      	strb	r3, [r7, #1]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 6;
 8005cf0:	2306      	movs	r3, #6
 8005cf2:	70bb      	strb	r3, [r7, #2]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&NVIC_InitStructure);
 8005cf8:	463b      	mov	r3, r7
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7fa fd94 	bl	8000828 <NVIC_Init>
	NVIC_EnableIRQ(USART1_IRQn);
 8005d00:	2025      	movs	r0, #37	; 0x25
 8005d02:	f7ff ff2b 	bl	8005b5c <NVIC_EnableIRQ>
}
 8005d06:	bf00      	nop
 8005d08:	3720      	adds	r7, #32
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	40010800 	.word	0x40010800
 8005d14:	40011000 	.word	0x40011000
 8005d18:	40013800 	.word	0x40013800

08005d1c <_Z7initSPIv>:

void initSPI()
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b088      	sub	sp, #32
 8005d20:	af00      	add	r7, sp, #0

	/*------------------SPI1------------------------------------------------*/
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1 | RCC_APB2Periph_AFIO,ENABLE);
 8005d22:	2101      	movs	r1, #1
 8005d24:	f241 0001 	movw	r0, #4097	; 0x1001
 8005d28:	f7fb fa34 	bl	8001194 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8005d2c:	2101      	movs	r1, #1
 8005d2e:	2004      	movs	r0, #4
 8005d30:	f7fb fa30 	bl	8001194 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8005d34:	2101      	movs	r1, #1
 8005d36:	2010      	movs	r0, #16
 8005d38:	f7fb fa2c 	bl	8001194 <RCC_APB2PeriphClockCmd>


	GPIO_InitTypeDef spiGpio;
	spiGpio.GPIO_Mode =		GPIO_Mode_AF_PP;
 8005d3c:	2318      	movs	r3, #24
 8005d3e:	77fb      	strb	r3, [r7, #31]
	spiGpio.GPIO_Pin = 		SPI1_MOSI_PIN | SPI1_CLK_PIN ;
 8005d40:	23a0      	movs	r3, #160	; 0xa0
 8005d42:	83bb      	strh	r3, [r7, #28]
	spiGpio.GPIO_Speed = 	GPIO_Speed_50MHz;
 8005d44:	2303      	movs	r3, #3
 8005d46:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA,&spiGpio);
 8005d48:	f107 031c 	add.w	r3, r7, #28
 8005d4c:	4619      	mov	r1, r3
 8005d4e:	485e      	ldr	r0, [pc, #376]	; (8005ec8 <_Z7initSPIv+0x1ac>)
 8005d50:	f7fb f848 	bl	8000de4 <GPIO_Init>

	spiGpio.GPIO_Mode = 	GPIO_Mode_Out_PP;
 8005d54:	2310      	movs	r3, #16
 8005d56:	77fb      	strb	r3, [r7, #31]
	spiGpio.GPIO_Pin =		SPI1_RES_PIN;
 8005d58:	2310      	movs	r3, #16
 8005d5a:	83bb      	strh	r3, [r7, #28]
	spiGpio.GPIO_Speed = 	GPIO_Speed_50MHz;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOC,&spiGpio);
 8005d60:	f107 031c 	add.w	r3, r7, #28
 8005d64:	4619      	mov	r1, r3
 8005d66:	4859      	ldr	r0, [pc, #356]	; (8005ecc <_Z7initSPIv+0x1b0>)
 8005d68:	f7fb f83c 	bl	8000de4 <GPIO_Init>

	spiGpio.GPIO_Mode = 	GPIO_Mode_Out_PP;
 8005d6c:	2310      	movs	r3, #16
 8005d6e:	77fb      	strb	r3, [r7, #31]
	spiGpio.GPIO_Pin =		SPI1_D_C_PIN | SPI1_CS_PIN ;
 8005d70:	2350      	movs	r3, #80	; 0x50
 8005d72:	83bb      	strh	r3, [r7, #28]
	spiGpio.GPIO_Speed = 	GPIO_Speed_50MHz;
 8005d74:	2303      	movs	r3, #3
 8005d76:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOA,&spiGpio);
 8005d78:	f107 031c 	add.w	r3, r7, #28
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	4852      	ldr	r0, [pc, #328]	; (8005ec8 <_Z7initSPIv+0x1ac>)
 8005d80:	f7fb f830 	bl	8000de4 <GPIO_Init>

	GPIO_SetBits(GPIOC, SPI1_RES_PIN);
 8005d84:	2110      	movs	r1, #16
 8005d86:	4851      	ldr	r0, [pc, #324]	; (8005ecc <_Z7initSPIv+0x1b0>)
 8005d88:	f7fb f8e8 	bl	8000f5c <GPIO_SetBits>
	GPIO_SetBits(GPIOA, SPI1_D_C_PIN | SPI1_CS_PIN );
 8005d8c:	2150      	movs	r1, #80	; 0x50
 8005d8e:	484e      	ldr	r0, [pc, #312]	; (8005ec8 <_Z7initSPIv+0x1ac>)
 8005d90:	f7fb f8e4 	bl	8000f5c <GPIO_SetBits>

	SPI_InitTypeDef spiConfig;
	SPI_StructInit(&spiConfig);
 8005d94:	f107 0308 	add.w	r3, r7, #8
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7fb fa7b 	bl	8001294 <SPI_StructInit>
	spiConfig.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	82bb      	strh	r3, [r7, #20]
	spiConfig.SPI_Mode = SPI_Mode_Master;
 8005da2:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005da6:	817b      	strh	r3, [r7, #10]
	spiConfig.SPI_NSS = SPI_NSS_Soft;
 8005da8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005dac:	827b      	strh	r3, [r7, #18]
	spiConfig.SPI_DataSize = SPI_DataSize_8b;
 8005dae:	2300      	movs	r3, #0
 8005db0:	81bb      	strh	r3, [r7, #12]
	spiConfig.SPI_Direction = SPI_Direction_1Line_Tx;
 8005db2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005db6:	813b      	strh	r3, [r7, #8]
	spiConfig.SPI_FirstBit = SPI_FirstBit_MSB;
 8005db8:	2300      	movs	r3, #0
 8005dba:	82fb      	strh	r3, [r7, #22]
	spiConfig.SPI_CPOL = SPI_CPOL_High;
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	81fb      	strh	r3, [r7, #14]
	spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	823b      	strh	r3, [r7, #16]
	spiConfig.SPI_CRCPolynomial = 7;
 8005dc4:	2307      	movs	r3, #7
 8005dc6:	833b      	strh	r3, [r7, #24]
	SPI_Init(SPI1,&spiConfig);
 8005dc8:	f107 0308 	add.w	r3, r7, #8
 8005dcc:	4619      	mov	r1, r3
 8005dce:	4840      	ldr	r0, [pc, #256]	; (8005ed0 <_Z7initSPIv+0x1b4>)
 8005dd0:	f7fb fa1c 	bl	800120c <SPI_Init>
	SPI_SSOutputCmd(SPI1,ENABLE);
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	483e      	ldr	r0, [pc, #248]	; (8005ed0 <_Z7initSPIv+0x1b4>)
 8005dd8:	f7fb faea 	bl	80013b0 <SPI_SSOutputCmd>
	SPI_Cmd(SPI1,ENABLE);
 8005ddc:	2101      	movs	r1, #1
 8005dde:	483c      	ldr	r0, [pc, #240]	; (8005ed0 <_Z7initSPIv+0x1b4>)
 8005de0:	f7fb fa7c 	bl	80012dc <SPI_Cmd>


	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = SPI1_IRQn;
 8005de4:	2323      	movs	r3, #35	; 0x23
 8005de6:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8005de8:	2300      	movs	r3, #0
 8005dea:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005df0:	2301      	movs	r3, #1
 8005df2:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8005df4:	1d3b      	adds	r3, r7, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fa fd16 	bl	8000828 <NVIC_Init>

	NVIC_EnableIRQ(SPI1_IRQn);
 8005dfc:	2023      	movs	r0, #35	; 0x23
 8005dfe:	f7ff fead 	bl	8005b5c <NVIC_EnableIRQ>

	/*------------------SPI2------------------------------------------------*/
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2,ENABLE);
 8005e02:	2101      	movs	r1, #1
 8005e04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005e08:	f7fb f9e2 	bl	80011d0 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	2008      	movs	r0, #8
 8005e10:	f7fb f9c0 	bl	8001194 <RCC_APB2PeriphClockCmd>

	spiGpio.GPIO_Mode =	GPIO_Mode_AF_PP;
 8005e14:	2318      	movs	r3, #24
 8005e16:	77fb      	strb	r3, [r7, #31]
	spiGpio.GPIO_Pin = 	SPI2_MOSI_PIN | SPI2_CLK_PIN | SPI2_MISO_PIN;
 8005e18:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005e1c:	83bb      	strh	r3, [r7, #28]
	spiGpio.GPIO_Speed = 	GPIO_Speed_50MHz;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOB,&spiGpio);
 8005e22:	f107 031c 	add.w	r3, r7, #28
 8005e26:	4619      	mov	r1, r3
 8005e28:	482a      	ldr	r0, [pc, #168]	; (8005ed4 <_Z7initSPIv+0x1b8>)
 8005e2a:	f7fa ffdb 	bl	8000de4 <GPIO_Init>

	spiGpio.GPIO_Mode = 	GPIO_Mode_Out_PP;
 8005e2e:	2310      	movs	r3, #16
 8005e30:	77fb      	strb	r3, [r7, #31]
	spiGpio.GPIO_Pin =		SPI2_CS_PIN;
 8005e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e36:	83bb      	strh	r3, [r7, #28]
	spiGpio.GPIO_Speed = 	GPIO_Speed_50MHz;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	77bb      	strb	r3, [r7, #30]
	GPIO_Init(GPIOB,&spiGpio);
 8005e3c:	f107 031c 	add.w	r3, r7, #28
 8005e40:	4619      	mov	r1, r3
 8005e42:	4824      	ldr	r0, [pc, #144]	; (8005ed4 <_Z7initSPIv+0x1b8>)
 8005e44:	f7fa ffce 	bl	8000de4 <GPIO_Init>

	GPIO_SetBits(GPIOB, SPI2_CS_PIN);
 8005e48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e4c:	4821      	ldr	r0, [pc, #132]	; (8005ed4 <_Z7initSPIv+0x1b8>)
 8005e4e:	f7fb f885 	bl	8000f5c <GPIO_SetBits>

	SPI_StructInit(&spiConfig);
 8005e52:	f107 0308 	add.w	r3, r7, #8
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fb fa1c 	bl	8001294 <SPI_StructInit>
	spiConfig.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8005e5c:	2318      	movs	r3, #24
 8005e5e:	82bb      	strh	r3, [r7, #20]
	spiConfig.SPI_Mode = SPI_Mode_Master;
 8005e60:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005e64:	817b      	strh	r3, [r7, #10]
	spiConfig.SPI_NSS = SPI_NSS_Soft;
 8005e66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e6a:	827b      	strh	r3, [r7, #18]
	spiConfig.SPI_DataSize = SPI_DataSize_8b;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	81bb      	strh	r3, [r7, #12]
	spiConfig.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8005e70:	2300      	movs	r3, #0
 8005e72:	813b      	strh	r3, [r7, #8]
	spiConfig.SPI_FirstBit = SPI_FirstBit_MSB;
 8005e74:	2300      	movs	r3, #0
 8005e76:	82fb      	strh	r3, [r7, #22]
	spiConfig.SPI_CPOL = SPI_CPOL_High;
 8005e78:	2302      	movs	r3, #2
 8005e7a:	81fb      	strh	r3, [r7, #14]
	spiConfig.SPI_CPHA = SPI_CPHA_2Edge;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	823b      	strh	r3, [r7, #16]
	spiConfig.SPI_CRCPolynomial = 7;
 8005e80:	2307      	movs	r3, #7
 8005e82:	833b      	strh	r3, [r7, #24]
	SPI_Init(SPI2,&spiConfig);
 8005e84:	f107 0308 	add.w	r3, r7, #8
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4813      	ldr	r0, [pc, #76]	; (8005ed8 <_Z7initSPIv+0x1bc>)
 8005e8c:	f7fb f9be 	bl	800120c <SPI_Init>
	SPI_SSOutputCmd(SPI2,ENABLE);
 8005e90:	2101      	movs	r1, #1
 8005e92:	4811      	ldr	r0, [pc, #68]	; (8005ed8 <_Z7initSPIv+0x1bc>)
 8005e94:	f7fb fa8c 	bl	80013b0 <SPI_SSOutputCmd>
	SPI_Cmd(SPI2,ENABLE);
 8005e98:	2101      	movs	r1, #1
 8005e9a:	480f      	ldr	r0, [pc, #60]	; (8005ed8 <_Z7initSPIv+0x1bc>)
 8005e9c:	f7fb fa1e 	bl	80012dc <SPI_Cmd>

	NVIC_InitStructure.NVIC_IRQChannel = SPI2_IRQn;
 8005ea0:	2324      	movs	r3, #36	; 0x24
 8005ea2:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005eac:	2301      	movs	r3, #1
 8005eae:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8005eb0:	1d3b      	adds	r3, r7, #4
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fa fcb8 	bl	8000828 <NVIC_Init>

	NVIC_EnableIRQ(SPI2_IRQn);
 8005eb8:	2024      	movs	r0, #36	; 0x24
 8005eba:	f7ff fe4f 	bl	8005b5c <NVIC_EnableIRQ>
	/*------------------SPI3------------------------------------------------*/
}
 8005ebe:	bf00      	nop
 8005ec0:	3720      	adds	r7, #32
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40010800 	.word	0x40010800
 8005ecc:	40011000 	.word	0x40011000
 8005ed0:	40013000 	.word	0x40013000
 8005ed4:	40010c00 	.word	0x40010c00
 8005ed8:	40003800 	.word	0x40003800

08005edc <_Z7initADCv>:

void initADC()
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b092      	sub	sp, #72	; 0x48
 8005ee0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio;
	 DMA_InitTypeDef dma;
	 ADC_InitTypeDef adc;

	 RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA , ENABLE);
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	2004      	movs	r0, #4
 8005ee6:	f7fb f955 	bl	8001194 <RCC_APB2PeriphClockCmd>
	 RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8005eea:	2101      	movs	r1, #1
 8005eec:	2001      	movs	r0, #1
 8005eee:	f7fb f951 	bl	8001194 <RCC_APB2PeriphClockCmd>
	 RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	2001      	movs	r0, #1
 8005ef6:	f7fb f92f 	bl	8001158 <RCC_AHBPeriphClockCmd>

	 RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 8005efa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8005efe:	f7fb f861 	bl	8000fc4 <RCC_ADCCLKConfig>
	 RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8005f02:	2101      	movs	r1, #1
 8005f04:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005f08:	f7fb f944 	bl	8001194 <RCC_APB2PeriphClockCmd>

	 gpio.GPIO_Pin = GPIO_Pin_0|GPIO_Pin_1|GPIO_Pin_2;
 8005f0c:	2307      	movs	r3, #7
 8005f0e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	 gpio.GPIO_Mode = GPIO_Mode_AIN;
 8005f12:	2300      	movs	r3, #0
 8005f14:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	 GPIO_Init(GPIOA, &gpio);
 8005f18:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	4840      	ldr	r0, [pc, #256]	; (8006020 <_Z7initADCv+0x144>)
 8005f20:	f7fa ff60 	bl	8000de4 <GPIO_Init>

	 DMA_StructInit(&dma);
 8005f24:	f107 0318 	add.w	r3, r7, #24
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f7fa ff15 	bl	8000d58 <DMA_StructInit>
	 dma.DMA_PeripheralBaseAddr = (uint32_t)&ADC1->DR;
 8005f2e:	4b3d      	ldr	r3, [pc, #244]	; (8006024 <_Z7initADCv+0x148>)
 8005f30:	61bb      	str	r3, [r7, #24]
	 dma.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8005f32:	2300      	movs	r3, #0
 8005f34:	62bb      	str	r3, [r7, #40]	; 0x28
	 dma.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8005f36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f3a:	633b      	str	r3, [r7, #48]	; 0x30
	 dma.DMA_MemoryBaseAddr = (uint32_t)ADCVal;
 8005f3c:	4b3a      	ldr	r3, [pc, #232]	; (8006028 <_Z7initADCv+0x14c>)
 8005f3e:	61fb      	str	r3, [r7, #28]
	 dma.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8005f40:	2380      	movs	r3, #128	; 0x80
 8005f42:	62fb      	str	r3, [r7, #44]	; 0x2c
	 dma.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8005f44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f48:	637b      	str	r3, [r7, #52]	; 0x34
	 dma.DMA_DIR = DMA_DIR_PeripheralSRC;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	623b      	str	r3, [r7, #32]
	 dma.DMA_BufferSize = ADC_CHANNELS;
 8005f4e:	2304      	movs	r3, #4
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
	 dma.DMA_Mode = DMA_Mode_Circular;
 8005f52:	2320      	movs	r3, #32
 8005f54:	63bb      	str	r3, [r7, #56]	; 0x38
	 DMA_Init(DMA1_Channel1, &dma);
 8005f56:	f107 0318 	add.w	r3, r7, #24
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	4833      	ldr	r0, [pc, #204]	; (800602c <_Z7initADCv+0x150>)
 8005f5e:	f7fa febd 	bl	8000cdc <DMA_Init>
	 DMA_Cmd(DMA1_Channel1, ENABLE);
 8005f62:	2101      	movs	r1, #1
 8005f64:	4831      	ldr	r0, [pc, #196]	; (800602c <_Z7initADCv+0x150>)
 8005f66:	f7fa ff21 	bl	8000dac <DMA_Cmd>

	 ADC_StructInit(&adc);
 8005f6a:	1d3b      	adds	r3, r7, #4
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f7fa fd0f 	bl	8000990 <ADC_StructInit>
	 adc.ADC_ScanConvMode = ENABLE;
 8005f72:	2301      	movs	r3, #1
 8005f74:	723b      	strb	r3, [r7, #8]
	 adc.ADC_ContinuousConvMode = ENABLE;
 8005f76:	2301      	movs	r3, #1
 8005f78:	727b      	strb	r3, [r7, #9]
	 adc.ADC_NbrOfChannel = ADC_CHANNELS;
 8005f7a:	2304      	movs	r3, #4
 8005f7c:	753b      	strb	r3, [r7, #20]
	 adc.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8005f7e:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8005f82:	60fb      	str	r3, [r7, #12]
	 ADC_Init(ADC1, &adc);
 8005f84:	1d3b      	adds	r3, r7, #4
 8005f86:	4619      	mov	r1, r3
 8005f88:	4829      	ldr	r0, [pc, #164]	; (8006030 <_Z7initADCv+0x154>)
 8005f8a:	f7fa fcaf 	bl	80008ec <ADC_Init>

	 ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_239Cycles5);
 8005f8e:	2307      	movs	r3, #7
 8005f90:	2201      	movs	r2, #1
 8005f92:	2100      	movs	r1, #0
 8005f94:	4826      	ldr	r0, [pc, #152]	; (8006030 <_Z7initADCv+0x154>)
 8005f96:	f7fa fdbb 	bl	8000b10 <ADC_RegularChannelConfig>
	 ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 2, ADC_SampleTime_239Cycles5);
 8005f9a:	2307      	movs	r3, #7
 8005f9c:	2202      	movs	r2, #2
 8005f9e:	2101      	movs	r1, #1
 8005fa0:	4823      	ldr	r0, [pc, #140]	; (8006030 <_Z7initADCv+0x154>)
 8005fa2:	f7fa fdb5 	bl	8000b10 <ADC_RegularChannelConfig>
	 ADC_RegularChannelConfig(ADC1, ADC_Channel_2, 3, ADC_SampleTime_239Cycles5);
 8005fa6:	2307      	movs	r3, #7
 8005fa8:	2203      	movs	r2, #3
 8005faa:	2102      	movs	r1, #2
 8005fac:	4820      	ldr	r0, [pc, #128]	; (8006030 <_Z7initADCv+0x154>)
 8005fae:	f7fa fdaf 	bl	8000b10 <ADC_RegularChannelConfig>
	 ADC_RegularChannelConfig(ADC1, ADC_Channel_16,4, ADC_SampleTime_239Cycles5);
 8005fb2:	2307      	movs	r3, #7
 8005fb4:	2204      	movs	r2, #4
 8005fb6:	2110      	movs	r1, #16
 8005fb8:	481d      	ldr	r0, [pc, #116]	; (8006030 <_Z7initADCv+0x154>)
 8005fba:	f7fa fda9 	bl	8000b10 <ADC_RegularChannelConfig>

	 ADC_DMACmd(ADC1, ENABLE);
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	481b      	ldr	r0, [pc, #108]	; (8006030 <_Z7initADCv+0x154>)
 8005fc2:	f7fa fd1d 	bl	8000a00 <ADC_DMACmd>
	 ADC_Cmd(ADC1, ENABLE);
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4819      	ldr	r0, [pc, #100]	; (8006030 <_Z7initADCv+0x154>)
 8005fca:	f7fa fcfd 	bl	80009c8 <ADC_Cmd>

	 ADC_ResetCalibration(ADC1);
 8005fce:	4818      	ldr	r0, [pc, #96]	; (8006030 <_Z7initADCv+0x154>)
 8005fd0:	f7fa fd32 	bl	8000a38 <ADC_ResetCalibration>
	 while (ADC_GetResetCalibrationStatus(ADC1));
 8005fd4:	4816      	ldr	r0, [pc, #88]	; (8006030 <_Z7initADCv+0x154>)
 8005fd6:	f7fa fd3f 	bl	8000a58 <ADC_GetResetCalibrationStatus>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	bf14      	ite	ne
 8005fe0:	2301      	movne	r3, #1
 8005fe2:	2300      	moveq	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d000      	beq.n	8005fec <_Z7initADCv+0x110>
 8005fea:	e7f3      	b.n	8005fd4 <_Z7initADCv+0xf8>

	 ADC_StartCalibration(ADC1);
 8005fec:	4810      	ldr	r0, [pc, #64]	; (8006030 <_Z7initADCv+0x154>)
 8005fee:	f7fa fd4b 	bl	8000a88 <ADC_StartCalibration>
	 while(ADC_GetCalibrationStatus(ADC1));
 8005ff2:	480f      	ldr	r0, [pc, #60]	; (8006030 <_Z7initADCv+0x154>)
 8005ff4:	f7fa fd58 	bl	8000aa8 <ADC_GetCalibrationStatus>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	bf14      	ite	ne
 8005ffe:	2301      	movne	r3, #1
 8006000:	2300      	moveq	r3, #0
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d000      	beq.n	800600a <_Z7initADCv+0x12e>
 8006008:	e7f3      	b.n	8005ff2 <_Z7initADCv+0x116>

	 ADC_TempSensorVrefintCmd(ENABLE);
 800600a:	2001      	movs	r0, #1
 800600c:	f7fa fe4a 	bl	8000ca4 <ADC_TempSensorVrefintCmd>
	 ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8006010:	2101      	movs	r1, #1
 8006012:	4807      	ldr	r0, [pc, #28]	; (8006030 <_Z7initADCv+0x154>)
 8006014:	f7fa fd60 	bl	8000ad8 <ADC_SoftwareStartConvCmd>
}
 8006018:	bf00      	nop
 800601a:	3748      	adds	r7, #72	; 0x48
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	40010800 	.word	0x40010800
 8006024:	4001244c 	.word	0x4001244c
 8006028:	2000022c 	.word	0x2000022c
 800602c:	40020008 	.word	0x40020008
 8006030:	40012400 	.word	0x40012400

08006034 <__cxa_pure_virtual>:
 8006034:	b508      	push	{r3, lr}
 8006036:	f000 f81d 	bl	8006074 <_ZSt9terminatev>

0800603a <_Znwj>:
 800603a:	b510      	push	{r4, lr}
 800603c:	2800      	cmp	r0, #0
 800603e:	bf14      	ite	ne
 8006040:	4604      	movne	r4, r0
 8006042:	2401      	moveq	r4, #1
 8006044:	4620      	mov	r0, r4
 8006046:	f000 f9b1 	bl	80063ac <malloc>
 800604a:	b930      	cbnz	r0, 800605a <_Znwj+0x20>
 800604c:	f000 f822 	bl	8006094 <_ZSt15get_new_handlerv>
 8006050:	b908      	cbnz	r0, 8006056 <_Znwj+0x1c>
 8006052:	f000 f96f 	bl	8006334 <abort>
 8006056:	4780      	blx	r0
 8006058:	e7f4      	b.n	8006044 <_Znwj+0xa>
 800605a:	bd10      	pop	{r4, pc}

0800605c <_ZN10__cxxabiv111__terminateEPFvvE>:
 800605c:	b508      	push	{r3, lr}
 800605e:	4780      	blx	r0
 8006060:	f000 f968 	bl	8006334 <abort>

08006064 <_ZSt13get_terminatev>:
 8006064:	4b02      	ldr	r3, [pc, #8]	; (8006070 <_ZSt13get_terminatev+0xc>)
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	f3bf 8f5f 	dmb	sy
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	20000018 	.word	0x20000018

08006074 <_ZSt9terminatev>:
 8006074:	b508      	push	{r3, lr}
 8006076:	f7ff fff5 	bl	8006064 <_ZSt13get_terminatev>
 800607a:	f7ff ffef 	bl	800605c <_ZN10__cxxabiv111__terminateEPFvvE>

0800607e <__aeabi_atexit>:
 800607e:	460b      	mov	r3, r1
 8006080:	4601      	mov	r1, r0
 8006082:	4618      	mov	r0, r3
 8006084:	f000 b95e 	b.w	8006344 <__cxa_atexit>

08006088 <_ZdlPv>:
 8006088:	f000 b998 	b.w	80063bc <free>

0800608c <_ZSt17__throw_bad_allocv>:
 800608c:	b508      	push	{r3, lr}
 800608e:	f000 f951 	bl	8006334 <abort>
	...

08006094 <_ZSt15get_new_handlerv>:
 8006094:	4b02      	ldr	r3, [pc, #8]	; (80060a0 <_ZSt15get_new_handlerv+0xc>)
 8006096:	6818      	ldr	r0, [r3, #0]
 8006098:	f3bf 8f5f 	dmb	sy
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	20000234 	.word	0x20000234

080060a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 80060a4:	4b24      	ldr	r3, [pc, #144]	; (8006138 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	07d0      	lsls	r0, r2, #31
 80060aa:	bf5c      	itt	pl
 80060ac:	2201      	movpl	r2, #1
 80060ae:	601a      	strpl	r2, [r3, #0]
 80060b0:	4b22      	ldr	r3, [pc, #136]	; (800613c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	07d1      	lsls	r1, r2, #31
 80060b6:	bf5c      	itt	pl
 80060b8:	2201      	movpl	r2, #1
 80060ba:	601a      	strpl	r2, [r3, #0]
 80060bc:	4b20      	ldr	r3, [pc, #128]	; (8006140 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	07d2      	lsls	r2, r2, #31
 80060c2:	bf5c      	itt	pl
 80060c4:	2201      	movpl	r2, #1
 80060c6:	601a      	strpl	r2, [r3, #0]
 80060c8:	4b1e      	ldr	r3, [pc, #120]	; (8006144 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	07d0      	lsls	r0, r2, #31
 80060ce:	bf5c      	itt	pl
 80060d0:	2201      	movpl	r2, #1
 80060d2:	601a      	strpl	r2, [r3, #0]
 80060d4:	4b1c      	ldr	r3, [pc, #112]	; (8006148 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	07d1      	lsls	r1, r2, #31
 80060da:	bf5c      	itt	pl
 80060dc:	2201      	movpl	r2, #1
 80060de:	601a      	strpl	r2, [r3, #0]
 80060e0:	4b1a      	ldr	r3, [pc, #104]	; (800614c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	07d2      	lsls	r2, r2, #31
 80060e6:	bf5c      	itt	pl
 80060e8:	2201      	movpl	r2, #1
 80060ea:	601a      	strpl	r2, [r3, #0]
 80060ec:	4b18      	ldr	r3, [pc, #96]	; (8006150 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	07d0      	lsls	r0, r2, #31
 80060f2:	bf5c      	itt	pl
 80060f4:	2201      	movpl	r2, #1
 80060f6:	601a      	strpl	r2, [r3, #0]
 80060f8:	4b16      	ldr	r3, [pc, #88]	; (8006154 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	07d1      	lsls	r1, r2, #31
 80060fe:	bf5c      	itt	pl
 8006100:	2201      	movpl	r2, #1
 8006102:	601a      	strpl	r2, [r3, #0]
 8006104:	4b14      	ldr	r3, [pc, #80]	; (8006158 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	07d2      	lsls	r2, r2, #31
 800610a:	bf5c      	itt	pl
 800610c:	2201      	movpl	r2, #1
 800610e:	601a      	strpl	r2, [r3, #0]
 8006110:	4b12      	ldr	r3, [pc, #72]	; (800615c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	07d0      	lsls	r0, r2, #31
 8006116:	bf5c      	itt	pl
 8006118:	2201      	movpl	r2, #1
 800611a:	601a      	strpl	r2, [r3, #0]
 800611c:	4b10      	ldr	r3, [pc, #64]	; (8006160 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	07d1      	lsls	r1, r2, #31
 8006122:	bf5c      	itt	pl
 8006124:	2201      	movpl	r2, #1
 8006126:	601a      	strpl	r2, [r3, #0]
 8006128:	4b0e      	ldr	r3, [pc, #56]	; (8006164 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	07d2      	lsls	r2, r2, #31
 800612e:	bf5c      	itt	pl
 8006130:	2201      	movpl	r2, #1
 8006132:	601a      	strpl	r2, [r3, #0]
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	20000264 	.word	0x20000264
 800613c:	20000260 	.word	0x20000260
 8006140:	2000025c 	.word	0x2000025c
 8006144:	20000258 	.word	0x20000258
 8006148:	20000254 	.word	0x20000254
 800614c:	20000250 	.word	0x20000250
 8006150:	2000024c 	.word	0x2000024c
 8006154:	20000248 	.word	0x20000248
 8006158:	20000244 	.word	0x20000244
 800615c:	20000240 	.word	0x20000240
 8006160:	2000023c 	.word	0x2000023c
 8006164:	20000238 	.word	0x20000238

08006168 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 8006168:	4b24      	ldr	r3, [pc, #144]	; (80061fc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	07d0      	lsls	r0, r2, #31
 800616e:	bf5c      	itt	pl
 8006170:	2201      	movpl	r2, #1
 8006172:	601a      	strpl	r2, [r3, #0]
 8006174:	4b22      	ldr	r3, [pc, #136]	; (8006200 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	07d1      	lsls	r1, r2, #31
 800617a:	bf5c      	itt	pl
 800617c:	2201      	movpl	r2, #1
 800617e:	601a      	strpl	r2, [r3, #0]
 8006180:	4b20      	ldr	r3, [pc, #128]	; (8006204 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	07d2      	lsls	r2, r2, #31
 8006186:	bf5c      	itt	pl
 8006188:	2201      	movpl	r2, #1
 800618a:	601a      	strpl	r2, [r3, #0]
 800618c:	4b1e      	ldr	r3, [pc, #120]	; (8006208 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	07d0      	lsls	r0, r2, #31
 8006192:	bf5c      	itt	pl
 8006194:	2201      	movpl	r2, #1
 8006196:	601a      	strpl	r2, [r3, #0]
 8006198:	4b1c      	ldr	r3, [pc, #112]	; (800620c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	07d1      	lsls	r1, r2, #31
 800619e:	bf5c      	itt	pl
 80061a0:	2201      	movpl	r2, #1
 80061a2:	601a      	strpl	r2, [r3, #0]
 80061a4:	4b1a      	ldr	r3, [pc, #104]	; (8006210 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	07d2      	lsls	r2, r2, #31
 80061aa:	bf5c      	itt	pl
 80061ac:	2201      	movpl	r2, #1
 80061ae:	601a      	strpl	r2, [r3, #0]
 80061b0:	4b18      	ldr	r3, [pc, #96]	; (8006214 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	07d0      	lsls	r0, r2, #31
 80061b6:	bf5c      	itt	pl
 80061b8:	2201      	movpl	r2, #1
 80061ba:	601a      	strpl	r2, [r3, #0]
 80061bc:	4b16      	ldr	r3, [pc, #88]	; (8006218 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	07d1      	lsls	r1, r2, #31
 80061c2:	bf5c      	itt	pl
 80061c4:	2201      	movpl	r2, #1
 80061c6:	601a      	strpl	r2, [r3, #0]
 80061c8:	4b14      	ldr	r3, [pc, #80]	; (800621c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	07d2      	lsls	r2, r2, #31
 80061ce:	bf5c      	itt	pl
 80061d0:	2201      	movpl	r2, #1
 80061d2:	601a      	strpl	r2, [r3, #0]
 80061d4:	4b12      	ldr	r3, [pc, #72]	; (8006220 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	07d0      	lsls	r0, r2, #31
 80061da:	bf5c      	itt	pl
 80061dc:	2201      	movpl	r2, #1
 80061de:	601a      	strpl	r2, [r3, #0]
 80061e0:	4b10      	ldr	r3, [pc, #64]	; (8006224 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	07d1      	lsls	r1, r2, #31
 80061e6:	bf5c      	itt	pl
 80061e8:	2201      	movpl	r2, #1
 80061ea:	601a      	strpl	r2, [r3, #0]
 80061ec:	4b0e      	ldr	r3, [pc, #56]	; (8006228 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	07d2      	lsls	r2, r2, #31
 80061f2:	bf5c      	itt	pl
 80061f4:	2201      	movpl	r2, #1
 80061f6:	601a      	strpl	r2, [r3, #0]
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	20000294 	.word	0x20000294
 8006200:	20000290 	.word	0x20000290
 8006204:	2000028c 	.word	0x2000028c
 8006208:	20000288 	.word	0x20000288
 800620c:	20000284 	.word	0x20000284
 8006210:	20000280 	.word	0x20000280
 8006214:	2000027c 	.word	0x2000027c
 8006218:	20000278 	.word	0x20000278
 800621c:	20000274 	.word	0x20000274
 8006220:	20000270 	.word	0x20000270
 8006224:	2000026c 	.word	0x2000026c
 8006228:	20000268 	.word	0x20000268

0800622c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 800622c:	4b18      	ldr	r3, [pc, #96]	; (8006290 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	07d1      	lsls	r1, r2, #31
 8006232:	bf5c      	itt	pl
 8006234:	2201      	movpl	r2, #1
 8006236:	601a      	strpl	r2, [r3, #0]
 8006238:	4b16      	ldr	r3, [pc, #88]	; (8006294 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	07d2      	lsls	r2, r2, #31
 800623e:	bf5c      	itt	pl
 8006240:	2201      	movpl	r2, #1
 8006242:	601a      	strpl	r2, [r3, #0]
 8006244:	4b14      	ldr	r3, [pc, #80]	; (8006298 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	07d0      	lsls	r0, r2, #31
 800624a:	bf5c      	itt	pl
 800624c:	2201      	movpl	r2, #1
 800624e:	601a      	strpl	r2, [r3, #0]
 8006250:	4b12      	ldr	r3, [pc, #72]	; (800629c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8006252:	681a      	ldr	r2, [r3, #0]
 8006254:	07d1      	lsls	r1, r2, #31
 8006256:	bf5c      	itt	pl
 8006258:	2201      	movpl	r2, #1
 800625a:	601a      	strpl	r2, [r3, #0]
 800625c:	4b10      	ldr	r3, [pc, #64]	; (80062a0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	07d2      	lsls	r2, r2, #31
 8006262:	bf5c      	itt	pl
 8006264:	2201      	movpl	r2, #1
 8006266:	601a      	strpl	r2, [r3, #0]
 8006268:	4b0e      	ldr	r3, [pc, #56]	; (80062a4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	07d0      	lsls	r0, r2, #31
 800626e:	bf5c      	itt	pl
 8006270:	2201      	movpl	r2, #1
 8006272:	601a      	strpl	r2, [r3, #0]
 8006274:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	07d1      	lsls	r1, r2, #31
 800627a:	bf5c      	itt	pl
 800627c:	2201      	movpl	r2, #1
 800627e:	601a      	strpl	r2, [r3, #0]
 8006280:	4b0a      	ldr	r3, [pc, #40]	; (80062ac <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	07d2      	lsls	r2, r2, #31
 8006286:	bf5c      	itt	pl
 8006288:	2201      	movpl	r2, #1
 800628a:	601a      	strpl	r2, [r3, #0]
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	200002b4 	.word	0x200002b4
 8006294:	200002b0 	.word	0x200002b0
 8006298:	200002ac 	.word	0x200002ac
 800629c:	200002a8 	.word	0x200002a8
 80062a0:	200002a4 	.word	0x200002a4
 80062a4:	200002a0 	.word	0x200002a0
 80062a8:	2000029c 	.word	0x2000029c
 80062ac:	20000298 	.word	0x20000298

080062b0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 80062b0:	4b18      	ldr	r3, [pc, #96]	; (8006314 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	07d1      	lsls	r1, r2, #31
 80062b6:	bf5c      	itt	pl
 80062b8:	2201      	movpl	r2, #1
 80062ba:	601a      	strpl	r2, [r3, #0]
 80062bc:	4b16      	ldr	r3, [pc, #88]	; (8006318 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	07d2      	lsls	r2, r2, #31
 80062c2:	bf5c      	itt	pl
 80062c4:	2201      	movpl	r2, #1
 80062c6:	601a      	strpl	r2, [r3, #0]
 80062c8:	4b14      	ldr	r3, [pc, #80]	; (800631c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	07d0      	lsls	r0, r2, #31
 80062ce:	bf5c      	itt	pl
 80062d0:	2201      	movpl	r2, #1
 80062d2:	601a      	strpl	r2, [r3, #0]
 80062d4:	4b12      	ldr	r3, [pc, #72]	; (8006320 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	07d1      	lsls	r1, r2, #31
 80062da:	bf5c      	itt	pl
 80062dc:	2201      	movpl	r2, #1
 80062de:	601a      	strpl	r2, [r3, #0]
 80062e0:	4b10      	ldr	r3, [pc, #64]	; (8006324 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	07d2      	lsls	r2, r2, #31
 80062e6:	bf5c      	itt	pl
 80062e8:	2201      	movpl	r2, #1
 80062ea:	601a      	strpl	r2, [r3, #0]
 80062ec:	4b0e      	ldr	r3, [pc, #56]	; (8006328 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	07d0      	lsls	r0, r2, #31
 80062f2:	bf5c      	itt	pl
 80062f4:	2201      	movpl	r2, #1
 80062f6:	601a      	strpl	r2, [r3, #0]
 80062f8:	4b0c      	ldr	r3, [pc, #48]	; (800632c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	07d1      	lsls	r1, r2, #31
 80062fe:	bf5c      	itt	pl
 8006300:	2201      	movpl	r2, #1
 8006302:	601a      	strpl	r2, [r3, #0]
 8006304:	4b0a      	ldr	r3, [pc, #40]	; (8006330 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	07d2      	lsls	r2, r2, #31
 800630a:	bf5c      	itt	pl
 800630c:	2201      	movpl	r2, #1
 800630e:	601a      	strpl	r2, [r3, #0]
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop
 8006314:	200002d4 	.word	0x200002d4
 8006318:	200002d0 	.word	0x200002d0
 800631c:	200002cc 	.word	0x200002cc
 8006320:	200002c8 	.word	0x200002c8
 8006324:	200002c4 	.word	0x200002c4
 8006328:	200002c0 	.word	0x200002c0
 800632c:	200002bc 	.word	0x200002bc
 8006330:	200002b8 	.word	0x200002b8

08006334 <abort>:
 8006334:	b508      	push	{r3, lr}
 8006336:	2006      	movs	r0, #6
 8006338:	f000 f950 	bl	80065dc <raise>
 800633c:	2001      	movs	r0, #1
 800633e:	f000 f989 	bl	8006654 <_exit>
	...

08006344 <__cxa_atexit>:
 8006344:	b510      	push	{r4, lr}
 8006346:	4c05      	ldr	r4, [pc, #20]	; (800635c <__cxa_atexit+0x18>)
 8006348:	4613      	mov	r3, r2
 800634a:	b12c      	cbz	r4, 8006358 <__cxa_atexit+0x14>
 800634c:	460a      	mov	r2, r1
 800634e:	4601      	mov	r1, r0
 8006350:	2002      	movs	r0, #2
 8006352:	f3af 8000 	nop.w
 8006356:	bd10      	pop	{r4, pc}
 8006358:	4620      	mov	r0, r4
 800635a:	bd10      	pop	{r4, pc}
 800635c:	00000000 	.word	0x00000000

08006360 <__libc_init_array>:
 8006360:	4b0e      	ldr	r3, [pc, #56]	; (800639c <__libc_init_array+0x3c>)
 8006362:	b570      	push	{r4, r5, r6, lr}
 8006364:	461e      	mov	r6, r3
 8006366:	4c0e      	ldr	r4, [pc, #56]	; (80063a0 <__libc_init_array+0x40>)
 8006368:	2500      	movs	r5, #0
 800636a:	1ae4      	subs	r4, r4, r3
 800636c:	10a4      	asrs	r4, r4, #2
 800636e:	42a5      	cmp	r5, r4
 8006370:	d004      	beq.n	800637c <__libc_init_array+0x1c>
 8006372:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006376:	4798      	blx	r3
 8006378:	3501      	adds	r5, #1
 800637a:	e7f8      	b.n	800636e <__libc_init_array+0xe>
 800637c:	f000 f96c 	bl	8006658 <_init>
 8006380:	4b08      	ldr	r3, [pc, #32]	; (80063a4 <__libc_init_array+0x44>)
 8006382:	4c09      	ldr	r4, [pc, #36]	; (80063a8 <__libc_init_array+0x48>)
 8006384:	461e      	mov	r6, r3
 8006386:	1ae4      	subs	r4, r4, r3
 8006388:	10a4      	asrs	r4, r4, #2
 800638a:	2500      	movs	r5, #0
 800638c:	42a5      	cmp	r5, r4
 800638e:	d004      	beq.n	800639a <__libc_init_array+0x3a>
 8006390:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006394:	4798      	blx	r3
 8006396:	3501      	adds	r5, #1
 8006398:	e7f8      	b.n	800638c <__libc_init_array+0x2c>
 800639a:	bd70      	pop	{r4, r5, r6, pc}
 800639c:	08007248 	.word	0x08007248
 80063a0:	08007248 	.word	0x08007248
 80063a4:	08007248 	.word	0x08007248
 80063a8:	08007260 	.word	0x08007260

080063ac <malloc>:
 80063ac:	4b02      	ldr	r3, [pc, #8]	; (80063b8 <malloc+0xc>)
 80063ae:	4601      	mov	r1, r0
 80063b0:	6818      	ldr	r0, [r3, #0]
 80063b2:	f000 b87b 	b.w	80064ac <_malloc_r>
 80063b6:	bf00      	nop
 80063b8:	2000007c 	.word	0x2000007c

080063bc <free>:
 80063bc:	4b02      	ldr	r3, [pc, #8]	; (80063c8 <free+0xc>)
 80063be:	4601      	mov	r1, r0
 80063c0:	6818      	ldr	r0, [r3, #0]
 80063c2:	f000 b827 	b.w	8006414 <_free_r>
 80063c6:	bf00      	nop
 80063c8:	2000007c 	.word	0x2000007c

080063cc <memmove>:
 80063cc:	4288      	cmp	r0, r1
 80063ce:	b510      	push	{r4, lr}
 80063d0:	eb01 0302 	add.w	r3, r1, r2
 80063d4:	d801      	bhi.n	80063da <memmove+0xe>
 80063d6:	1e42      	subs	r2, r0, #1
 80063d8:	e00b      	b.n	80063f2 <memmove+0x26>
 80063da:	4298      	cmp	r0, r3
 80063dc:	d2fb      	bcs.n	80063d6 <memmove+0xa>
 80063de:	1881      	adds	r1, r0, r2
 80063e0:	1ad2      	subs	r2, r2, r3
 80063e2:	42d3      	cmn	r3, r2
 80063e4:	d004      	beq.n	80063f0 <memmove+0x24>
 80063e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063ea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80063ee:	e7f8      	b.n	80063e2 <memmove+0x16>
 80063f0:	bd10      	pop	{r4, pc}
 80063f2:	4299      	cmp	r1, r3
 80063f4:	d004      	beq.n	8006400 <memmove+0x34>
 80063f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063fa:	f802 4f01 	strb.w	r4, [r2, #1]!
 80063fe:	e7f8      	b.n	80063f2 <memmove+0x26>
 8006400:	bd10      	pop	{r4, pc}

08006402 <memset>:
 8006402:	4603      	mov	r3, r0
 8006404:	4402      	add	r2, r0
 8006406:	4293      	cmp	r3, r2
 8006408:	d002      	beq.n	8006410 <memset+0xe>
 800640a:	f803 1b01 	strb.w	r1, [r3], #1
 800640e:	e7fa      	b.n	8006406 <memset+0x4>
 8006410:	4770      	bx	lr
	...

08006414 <_free_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	4605      	mov	r5, r0
 8006418:	2900      	cmp	r1, #0
 800641a:	d044      	beq.n	80064a6 <_free_r+0x92>
 800641c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006420:	1f0c      	subs	r4, r1, #4
 8006422:	2b00      	cmp	r3, #0
 8006424:	bfb8      	it	lt
 8006426:	18e4      	addlt	r4, r4, r3
 8006428:	f000 f8f4 	bl	8006614 <__malloc_lock>
 800642c:	4a1e      	ldr	r2, [pc, #120]	; (80064a8 <_free_r+0x94>)
 800642e:	6813      	ldr	r3, [r2, #0]
 8006430:	4611      	mov	r1, r2
 8006432:	b913      	cbnz	r3, 800643a <_free_r+0x26>
 8006434:	6063      	str	r3, [r4, #4]
 8006436:	6014      	str	r4, [r2, #0]
 8006438:	e030      	b.n	800649c <_free_r+0x88>
 800643a:	42a3      	cmp	r3, r4
 800643c:	d90d      	bls.n	800645a <_free_r+0x46>
 800643e:	6822      	ldr	r2, [r4, #0]
 8006440:	18a0      	adds	r0, r4, r2
 8006442:	4283      	cmp	r3, r0
 8006444:	bf01      	itttt	eq
 8006446:	6818      	ldreq	r0, [r3, #0]
 8006448:	685b      	ldreq	r3, [r3, #4]
 800644a:	1812      	addeq	r2, r2, r0
 800644c:	6022      	streq	r2, [r4, #0]
 800644e:	6063      	str	r3, [r4, #4]
 8006450:	600c      	str	r4, [r1, #0]
 8006452:	e023      	b.n	800649c <_free_r+0x88>
 8006454:	42a2      	cmp	r2, r4
 8006456:	d803      	bhi.n	8006460 <_free_r+0x4c>
 8006458:	4613      	mov	r3, r2
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	2a00      	cmp	r2, #0
 800645e:	d1f9      	bne.n	8006454 <_free_r+0x40>
 8006460:	6818      	ldr	r0, [r3, #0]
 8006462:	1819      	adds	r1, r3, r0
 8006464:	42a1      	cmp	r1, r4
 8006466:	d10b      	bne.n	8006480 <_free_r+0x6c>
 8006468:	6821      	ldr	r1, [r4, #0]
 800646a:	4401      	add	r1, r0
 800646c:	1858      	adds	r0, r3, r1
 800646e:	4282      	cmp	r2, r0
 8006470:	6019      	str	r1, [r3, #0]
 8006472:	d113      	bne.n	800649c <_free_r+0x88>
 8006474:	6810      	ldr	r0, [r2, #0]
 8006476:	6852      	ldr	r2, [r2, #4]
 8006478:	4401      	add	r1, r0
 800647a:	6019      	str	r1, [r3, #0]
 800647c:	605a      	str	r2, [r3, #4]
 800647e:	e00d      	b.n	800649c <_free_r+0x88>
 8006480:	d902      	bls.n	8006488 <_free_r+0x74>
 8006482:	230c      	movs	r3, #12
 8006484:	602b      	str	r3, [r5, #0]
 8006486:	e009      	b.n	800649c <_free_r+0x88>
 8006488:	6821      	ldr	r1, [r4, #0]
 800648a:	1860      	adds	r0, r4, r1
 800648c:	4282      	cmp	r2, r0
 800648e:	bf01      	itttt	eq
 8006490:	6810      	ldreq	r0, [r2, #0]
 8006492:	6852      	ldreq	r2, [r2, #4]
 8006494:	1809      	addeq	r1, r1, r0
 8006496:	6021      	streq	r1, [r4, #0]
 8006498:	6062      	str	r2, [r4, #4]
 800649a:	605c      	str	r4, [r3, #4]
 800649c:	4628      	mov	r0, r5
 800649e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064a2:	f000 b8b8 	b.w	8006616 <__malloc_unlock>
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	200002dc 	.word	0x200002dc

080064ac <_malloc_r>:
 80064ac:	b570      	push	{r4, r5, r6, lr}
 80064ae:	1ccd      	adds	r5, r1, #3
 80064b0:	f025 0503 	bic.w	r5, r5, #3
 80064b4:	3508      	adds	r5, #8
 80064b6:	2d0c      	cmp	r5, #12
 80064b8:	bf38      	it	cc
 80064ba:	250c      	movcc	r5, #12
 80064bc:	2d00      	cmp	r5, #0
 80064be:	4606      	mov	r6, r0
 80064c0:	db01      	blt.n	80064c6 <_malloc_r+0x1a>
 80064c2:	42a9      	cmp	r1, r5
 80064c4:	d902      	bls.n	80064cc <_malloc_r+0x20>
 80064c6:	230c      	movs	r3, #12
 80064c8:	6033      	str	r3, [r6, #0]
 80064ca:	e046      	b.n	800655a <_malloc_r+0xae>
 80064cc:	f000 f8a2 	bl	8006614 <__malloc_lock>
 80064d0:	4b23      	ldr	r3, [pc, #140]	; (8006560 <_malloc_r+0xb4>)
 80064d2:	681c      	ldr	r4, [r3, #0]
 80064d4:	461a      	mov	r2, r3
 80064d6:	4621      	mov	r1, r4
 80064d8:	b1a1      	cbz	r1, 8006504 <_malloc_r+0x58>
 80064da:	680b      	ldr	r3, [r1, #0]
 80064dc:	1b5b      	subs	r3, r3, r5
 80064de:	d40e      	bmi.n	80064fe <_malloc_r+0x52>
 80064e0:	2b0b      	cmp	r3, #11
 80064e2:	d903      	bls.n	80064ec <_malloc_r+0x40>
 80064e4:	600b      	str	r3, [r1, #0]
 80064e6:	18cc      	adds	r4, r1, r3
 80064e8:	50cd      	str	r5, [r1, r3]
 80064ea:	e01e      	b.n	800652a <_malloc_r+0x7e>
 80064ec:	428c      	cmp	r4, r1
 80064ee:	bf0b      	itete	eq
 80064f0:	6863      	ldreq	r3, [r4, #4]
 80064f2:	684b      	ldrne	r3, [r1, #4]
 80064f4:	6013      	streq	r3, [r2, #0]
 80064f6:	6063      	strne	r3, [r4, #4]
 80064f8:	bf18      	it	ne
 80064fa:	460c      	movne	r4, r1
 80064fc:	e015      	b.n	800652a <_malloc_r+0x7e>
 80064fe:	460c      	mov	r4, r1
 8006500:	6849      	ldr	r1, [r1, #4]
 8006502:	e7e9      	b.n	80064d8 <_malloc_r+0x2c>
 8006504:	4c17      	ldr	r4, [pc, #92]	; (8006564 <_malloc_r+0xb8>)
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	b91b      	cbnz	r3, 8006512 <_malloc_r+0x66>
 800650a:	4630      	mov	r0, r6
 800650c:	f000 f82c 	bl	8006568 <_sbrk_r>
 8006510:	6020      	str	r0, [r4, #0]
 8006512:	4629      	mov	r1, r5
 8006514:	4630      	mov	r0, r6
 8006516:	f000 f827 	bl	8006568 <_sbrk_r>
 800651a:	1c43      	adds	r3, r0, #1
 800651c:	d018      	beq.n	8006550 <_malloc_r+0xa4>
 800651e:	1cc4      	adds	r4, r0, #3
 8006520:	f024 0403 	bic.w	r4, r4, #3
 8006524:	42a0      	cmp	r0, r4
 8006526:	d10d      	bne.n	8006544 <_malloc_r+0x98>
 8006528:	6025      	str	r5, [r4, #0]
 800652a:	4630      	mov	r0, r6
 800652c:	f000 f873 	bl	8006616 <__malloc_unlock>
 8006530:	f104 000b 	add.w	r0, r4, #11
 8006534:	1d23      	adds	r3, r4, #4
 8006536:	f020 0007 	bic.w	r0, r0, #7
 800653a:	1ac3      	subs	r3, r0, r3
 800653c:	d00e      	beq.n	800655c <_malloc_r+0xb0>
 800653e:	425a      	negs	r2, r3
 8006540:	50e2      	str	r2, [r4, r3]
 8006542:	bd70      	pop	{r4, r5, r6, pc}
 8006544:	1a21      	subs	r1, r4, r0
 8006546:	4630      	mov	r0, r6
 8006548:	f000 f80e 	bl	8006568 <_sbrk_r>
 800654c:	3001      	adds	r0, #1
 800654e:	d1eb      	bne.n	8006528 <_malloc_r+0x7c>
 8006550:	230c      	movs	r3, #12
 8006552:	6033      	str	r3, [r6, #0]
 8006554:	4630      	mov	r0, r6
 8006556:	f000 f85e 	bl	8006616 <__malloc_unlock>
 800655a:	2000      	movs	r0, #0
 800655c:	bd70      	pop	{r4, r5, r6, pc}
 800655e:	bf00      	nop
 8006560:	200002dc 	.word	0x200002dc
 8006564:	200002d8 	.word	0x200002d8

08006568 <_sbrk_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4c06      	ldr	r4, [pc, #24]	; (8006584 <_sbrk_r+0x1c>)
 800656c:	2300      	movs	r3, #0
 800656e:	4605      	mov	r5, r0
 8006570:	4608      	mov	r0, r1
 8006572:	6023      	str	r3, [r4, #0]
 8006574:	f000 f860 	bl	8006638 <_sbrk>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_sbrk_r+0x1a>
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	b103      	cbz	r3, 8006582 <_sbrk_r+0x1a>
 8006580:	602b      	str	r3, [r5, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	200002e8 	.word	0x200002e8

08006588 <_raise_r>:
 8006588:	291f      	cmp	r1, #31
 800658a:	b538      	push	{r3, r4, r5, lr}
 800658c:	4604      	mov	r4, r0
 800658e:	460d      	mov	r5, r1
 8006590:	d904      	bls.n	800659c <_raise_r+0x14>
 8006592:	2316      	movs	r3, #22
 8006594:	6003      	str	r3, [r0, #0]
 8006596:	f04f 30ff 	mov.w	r0, #4294967295
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800659e:	b112      	cbz	r2, 80065a6 <_raise_r+0x1e>
 80065a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80065a4:	b94b      	cbnz	r3, 80065ba <_raise_r+0x32>
 80065a6:	4620      	mov	r0, r4
 80065a8:	f000 f832 	bl	8006610 <_getpid_r>
 80065ac:	462a      	mov	r2, r5
 80065ae:	4601      	mov	r1, r0
 80065b0:	4620      	mov	r0, r4
 80065b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065b6:	f000 b819 	b.w	80065ec <_kill_r>
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d00c      	beq.n	80065d8 <_raise_r+0x50>
 80065be:	1c59      	adds	r1, r3, #1
 80065c0:	d103      	bne.n	80065ca <_raise_r+0x42>
 80065c2:	2316      	movs	r3, #22
 80065c4:	6003      	str	r3, [r0, #0]
 80065c6:	2001      	movs	r0, #1
 80065c8:	bd38      	pop	{r3, r4, r5, pc}
 80065ca:	2400      	movs	r4, #0
 80065cc:	4628      	mov	r0, r5
 80065ce:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80065d2:	4798      	blx	r3
 80065d4:	4620      	mov	r0, r4
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	2000      	movs	r0, #0
 80065da:	bd38      	pop	{r3, r4, r5, pc}

080065dc <raise>:
 80065dc:	4b02      	ldr	r3, [pc, #8]	; (80065e8 <raise+0xc>)
 80065de:	4601      	mov	r1, r0
 80065e0:	6818      	ldr	r0, [r3, #0]
 80065e2:	f7ff bfd1 	b.w	8006588 <_raise_r>
 80065e6:	bf00      	nop
 80065e8:	2000007c 	.word	0x2000007c

080065ec <_kill_r>:
 80065ec:	b538      	push	{r3, r4, r5, lr}
 80065ee:	4c07      	ldr	r4, [pc, #28]	; (800660c <_kill_r+0x20>)
 80065f0:	2300      	movs	r3, #0
 80065f2:	4605      	mov	r5, r0
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	6023      	str	r3, [r4, #0]
 80065fa:	f000 f815 	bl	8006628 <_kill>
 80065fe:	1c43      	adds	r3, r0, #1
 8006600:	d102      	bne.n	8006608 <_kill_r+0x1c>
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	b103      	cbz	r3, 8006608 <_kill_r+0x1c>
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	bd38      	pop	{r3, r4, r5, pc}
 800660a:	bf00      	nop
 800660c:	200002e8 	.word	0x200002e8

08006610 <_getpid_r>:
 8006610:	f000 b802 	b.w	8006618 <_getpid>

08006614 <__malloc_lock>:
 8006614:	4770      	bx	lr

08006616 <__malloc_unlock>:
 8006616:	4770      	bx	lr

08006618 <_getpid>:
 8006618:	4b02      	ldr	r3, [pc, #8]	; (8006624 <_getpid+0xc>)
 800661a:	2258      	movs	r2, #88	; 0x58
 800661c:	601a      	str	r2, [r3, #0]
 800661e:	f04f 30ff 	mov.w	r0, #4294967295
 8006622:	4770      	bx	lr
 8006624:	200002e8 	.word	0x200002e8

08006628 <_kill>:
 8006628:	4b02      	ldr	r3, [pc, #8]	; (8006634 <_kill+0xc>)
 800662a:	2258      	movs	r2, #88	; 0x58
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	f04f 30ff 	mov.w	r0, #4294967295
 8006632:	4770      	bx	lr
 8006634:	200002e8 	.word	0x200002e8

08006638 <_sbrk>:
 8006638:	4b04      	ldr	r3, [pc, #16]	; (800664c <_sbrk+0x14>)
 800663a:	4602      	mov	r2, r0
 800663c:	6819      	ldr	r1, [r3, #0]
 800663e:	b909      	cbnz	r1, 8006644 <_sbrk+0xc>
 8006640:	4903      	ldr	r1, [pc, #12]	; (8006650 <_sbrk+0x18>)
 8006642:	6019      	str	r1, [r3, #0]
 8006644:	6818      	ldr	r0, [r3, #0]
 8006646:	4402      	add	r2, r0
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	4770      	bx	lr
 800664c:	200002e0 	.word	0x200002e0
 8006650:	200002ec 	.word	0x200002ec

08006654 <_exit>:
 8006654:	e7fe      	b.n	8006654 <_exit>
	...

08006658 <_init>:
 8006658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665a:	bf00      	nop
 800665c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800665e:	bc08      	pop	{r3}
 8006660:	469e      	mov	lr, r3
 8006662:	4770      	bx	lr

08006664 <_fini>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	bf00      	nop
 8006668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800666a:	bc08      	pop	{r3}
 800666c:	469e      	mov	lr, r3
 800666e:	4770      	bx	lr
