Running: C:\ProgramData\App-V\DAA02E26-5322-4947-BF0F-062031F30E14\68790BDD-0F39-406E-A1BC-DAF286566E4F\Root\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o I:/554/project/ECE554-SPU/hw/spu_test/test_isim_beh.exe -prj I:/554/project/ECE554-SPU/hw/spu_test/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/bit_counter.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/ZeroPriorityEnc.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/ZeroCounter.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/UpCounter.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/PriorityEnc.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/MSBZeroPriorityEnc.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/Comparator.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/transmit_control.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/shift_register.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/baud_rate_generator.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../top_level/String_Theory/clk_counter.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/ipcore_dir/spart_fifo.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/ipcore_dir/inst_mem.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/ipcore_dir/data_mem.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/SPUCore.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/spart_tx.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/pll.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../SPU/verilog/SPU.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../MMU/verilog/mmu_hier.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/spart/verilog/spart_tx_fifo.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../intrf/leds/led_controller.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/test_spu_top.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/spu_test/../top_level/String_Theory/test.v" into library work
Analyzing Verilog file "C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "I:/554/project/ECE554-SPU/hw/spu_test/../top_level/String_Theory/test.v" Line 43: Port txd is not connected to this instance
WARNING:HDLCompiler:189 - "N:/P.20131013/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V7_3.v" Line 4104: Size mismatch in connection of port <ADDRB>. Formal port size is 9-bit while actual signal size is 11-bit.
Completed static elaboration
Compiling module IBUFG
Compiling module BUFG
Compiling module PLL_ADV(CLKFBOUT_MULT=8,CLKIN1_P...
Compiling module pll
Compiling module led_controller
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_mem
Compiling module clk_counter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module inst_mem
Compiling module mmu_hier
Compiling module Comparator
Compiling module UpCounter(LIMIT=15,MAXBITS=4)
Compiling module PriorityEnc
Compiling module ZeroPriorityEnc
Compiling module MSBZeroPriorityEnc
Compiling module ZeroCounter
Compiling module SPUCore
Compiling module UpCounter(LIMIT=2,MAXBITS=2)
Compiling module SPU
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module spart_fifo
Compiling module bit_counter
Compiling module transmit_control
Compiling module shift_register
Compiling module baud_rate_generator
Compiling module spart_tx
Compiling module spart_tx_fifo
Compiling module test_spu_top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 40 Verilog Units
Built simulation executable I:/554/project/ECE554-SPU/hw/spu_test/test_isim_beh.exe
Fuse Memory Usage: 53228 KB
Fuse CPU Usage: 2121 ms
