<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/0036267893</prism:url><dc:identifier>SCOPUS_ID:0036267893</dc:identifier><eid>2-s2.0-0036267893</eid><prism:doi>10.1093/comjnl/45.3.320</prism:doi><dc:title>Multithreaded processors</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>37</citedby-count><prism:publicationName>Computer Journal</prism:publicationName><source-id>23792</source-id><prism:issn>00104620</prism:issn><prism:volume>45</prism:volume><prism:issueIdentifier>3</prism:issueIdentifier><prism:startingPage>320</prism:startingPage><prism:endingPage>348</prism:endingPage><prism:pageRange>320-348</prism:pageRange><prism:coverDate>2002-06-13</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>The instruction-level parallelism found in a conventional instruction stream is limited. Studies have shown the limits of processor utilization even for today's superscalar microprocessors. One solution is the additional utilization of more coarse-grained parallelism. The main approaches are the (single) chip multiprocessor and the multithreaded processor which optimize the throughput of multiprogramming workloads rather than single-thread performance. The chip multiprocessor integrates two or more complete processors on a single chip. Every unit of a processor is duplicated and used independently of its copies on the chip. In contrast, the multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. Unused instruction slots, which arise from pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the threads in the register sets. Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor such that the full issue bandwidth is utilized by potentially issuing instructions from different threads simultaneously. This survey paper explains and classifies the various multithreading techniques in research and in commercial microprocessors and compares multithreaded processors with chip multiprocessors.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/0036267893" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=0036267893&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=0036267893&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"><affilname>Jozef Stefan Institute</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"><affilname>Universität Augsburg</affilname><affiliation-city>Augsburg</affiliation-city><affiliation-country>Germany</affiliation-country></affiliation><authors><author seq="1" auid="6603728018"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603728018</author-url><affiliation id="60016060" href="https://api.elsevier.com/content/affiliation/affiliation_id/60016060"/></author><author seq="2" auid="55947972500"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/55947972500</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="6602885301"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6602885301</author-url><affiliation id="60023955" href="https://api.elsevier.com/content/affiliation/affiliation_id/60023955"/></author></authors><language xml:lang="eng"/><authkeywords/><idxterms><mainterm weight="a" candidate="n">Multithreaded processors</mainterm></idxterms><subject-areas><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered year="2019" month="08" day="20" timestamp="2019-08-20T02:37:32.000032-04:00"/><ait:date-sort year="2002" month="06" day="13"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2008 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1093/comjnl/45.3.320</ce:doi><itemid idtype="PUI">34586447</itemid><itemid idtype="CPX">2002246978119</itemid><itemid idtype="SCP">0036267893</itemid><itemid idtype="SGR">0036267893</itemid></itemidlist><history><date-created year="2002" month="06" day="13"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">Multithreaded processors</titletext></citation-title><author-group><author auid="6603728018" seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name><preferred-name><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname><ce:given-name>Theo</ce:given-name></preferred-name></author><affiliation afid="60016060" dptid="103830746" country="deu"><organization>University of Augsburg</organization><organization>Department of Computer Science</organization><city-group>Augsburg</city-group><affiliation-id afid="60016060" dptid="103830746"/><country>Germany</country></affiliation></author-group><author-group><author auid="55947972500" seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name><preferred-name><ce:initials>B.</ce:initials><ce:indexed-name>Robič B.</ce:indexed-name><ce:surname>Robič</ce:surname><ce:given-name>Borut</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>University of Ljubljana</organization><organization>Faculty of Computer and Information Science</organization><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><author-group><author auid="6602885301" seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name><preferred-name><ce:initials>J.</ce:initials><ce:indexed-name>Šilc J.</ce:indexed-name><ce:surname>Šilc</ce:surname><ce:given-name>Jurij</ce:given-name></preferred-name></author><affiliation afid="60023955" dptid="104208728" country="svn"><organization>Jožef Stefan Institute</organization><organization>Computer Systems Department</organization><city-group>Ljubljana</city-group><affiliation-id afid="60023955" dptid="104208728"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></person><affiliation country="deu"><organization>University of Augsburg</organization><organization>Department of Computer Science</organization><city-group>Augsburg</city-group><country>Germany</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>The instruction-level parallelism found in a conventional instruction stream is limited. Studies have shown the limits of processor utilization even for today's superscalar microprocessors. One solution is the additional utilization of more coarse-grained parallelism. The main approaches are the (single) chip multiprocessor and the multithreaded processor which optimize the throughput of multiprogramming workloads rather than single-thread performance. The chip multiprocessor integrates two or more complete processors on a single chip. Every unit of a processor is duplicated and used independently of its copies on the chip. In contrast, the multithreaded processor is able to pursue two or more threads of control in parallel within the processor pipeline. Unused instruction slots, which arise from pipelined execution of single-threaded programs by a contemporary microprocessor, are filled by instructions of other threads within a multithreaded processor. The execution units are multiplexed between the threads in the register sets. Underutilization of a superscalar processor due to missing instruction-level parallelism can be overcome by simultaneous multithreading, where a processor can issue multiple instructions from multiple threads each cycle. Simultaneous multithreaded processors combine the multithreading technique with a wide-issue superscalar processor such that the full issue bandwidth is utilized by potentially issuing instructions from different threads simultaneously. This survey paper explains and classifies the various multithreading techniques in research and in commercial microprocessors and compares multithreaded processors with chip multiprocessors.</ce:para></abstract></abstracts><source srcid="23792" type="j" country="gbr"><sourcetitle>Computer Journal</sourcetitle><sourcetitle-abbrev>Comput J</sourcetitle-abbrev><issn type="print">00104620</issn><codencode>CMPJA</codencode><volisspag><voliss volume="45" issue="3"/><pagerange first="320" last="348"/></volisspag><publicationyear first="2002"/><publicationdate><year>2002</year><date-text xfab-added="true">2002</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification>921.5</classification><classification>723.1</classification><classification>722.4</classification><classification>722</classification><classification>721</classification><classification>716.1</classification><classification>714.2</classification></classifications><classifications type="ASJC"><classification>1700</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="132"><reference id="1"><ref-info><ref-title><ref-titletext>One billion transistors, one uniprocessor, one chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031235595</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.N.</ce:initials><ce:indexed-name>Patt Y.N.</ce:indexed-name><ce:surname>Patt</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="51" last="57"/></ref-volisspag></ref-info></reference><reference id="2"><ref-info><ref-title><ref-titletext>A survey of new research directions in microprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0342906493</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author></ref-authors><ref-sourcetitle>Microproc. Microsyst.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="24"/><pagerange first="175" last="190"/></ref-volisspag></ref-info></reference><reference id="3"><ref-info><ref-title><ref-titletext>Limits of control flow on parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026867146</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.S.</ce:initials><ce:indexed-name>Lam M.S.</ce:indexed-name><ce:surname>Lam</ce:surname></author><author seq="2"><ce:initials>R.P.</ce:initials><ce:indexed-name>Wilson R.P.</ce:indexed-name><ce:surname>Wilson</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 18th ISCA</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="46" last="57"/></ref-volisspag><ref-text>Toronto, Canada, May 27-30, ACM Press, New York</ref-text></ref-info></reference><reference id="4"><ref-info><ref-title><ref-titletext>Limits of instruction-level parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026137115</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.W.</ce:initials><ce:indexed-name>Wall D.W.</ce:indexed-name><ce:surname>Wall</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-IV</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="176" last="188"/></ref-volisspag><ref-text>Santa Clara, CA, April 8-11, ACM Press, New York</ref-text></ref-info></reference><reference id="5"><ref-info><ref-title><ref-titletext>Single instruction stream parallelism is greater than two</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026155511</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Butler M.</ce:indexed-name><ce:surname>Butler</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 18th ISCA</ref-sourcetitle><ref-publicationyear first="1991"/><ref-volisspag><pagerange first="276" last="286"/></ref-volisspag><ref-text>Toronto, Canada, May 27-30, ACM Press, New York</ref-text></ref-info></reference><reference id="6"><ref-info><ref-title><ref-titletext>Superspeculative microarchitecture for beyond AD 2000</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031233906</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Lipasti M.H.</ce:indexed-name><ce:surname>Lipasti</ce:surname></author><author seq="2"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="59" last="66"/></ref-volisspag></ref-info></reference><reference id="7"><ref-info><ref-title><ref-titletext>Memory dependence prediction using store sets</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594025</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.Z.</ce:initials><ce:indexed-name>Chrysos G.Z.</ce:indexed-name><ce:surname>Chrysos</ce:surname></author><author seq="2"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="142" last="153"/></ref-volisspag><ref-text>Barcelona, Spain, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="8"><ref-info><ref-title><ref-titletext>The performance potential of value and dependence prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">21744451773</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Lipasti M.H.</ce:indexed-name><ce:surname>Lipasti</ce:surname></author><author seq="2"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="1300"/><pagerange first="1043" last="1052"/></ref-volisspag></ref-info></reference><reference id="9"><ref-info><ref-title><ref-titletext>Value locality and load value prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030265013</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.H.</ce:initials><ce:indexed-name>Lipasti M.H.</ce:indexed-name><ce:surname>Lipasti</ce:surname></author><author seq="2"><ce:initials>C.B.</ce:initials><ce:indexed-name>Wilkerson C.B.</ce:indexed-name><ce:surname>Wilkerson</ce:surname></author><author seq="3"><ce:initials>J.P.</ce:initials><ce:indexed-name>Shen J.P.</ce:indexed-name><ce:surname>Shen</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-VII</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="138" last="147"/></ref-volisspag><ref-text>Cambridge, MA, October 1-5, ACM Press, New York</ref-text></ref-info></reference><reference id="10"><ref-info><ref-title><ref-titletext>Efficiency and performance impact of value prediction</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">78149276203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.</ce:initials><ce:indexed-name>Rychlik B.</ce:indexed-name><ce:surname>Rychlik</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="148" last="154"/></ref-volisspag><ref-text>Paris, France, October 13-17, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="11"><ref-info><refd-itemidlist><itemid idtype="SGR">0004160487</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.A.</ce:initials><ce:indexed-name>Iannucci R.A.</ce:indexed-name><ce:surname>Iannucci</ce:surname></author><author seq="2"><ce:initials>G.R.</ce:initials><ce:indexed-name>Gao G.R.</ce:indexed-name><ce:surname>Gao</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Halstead R.</ce:indexed-name><ce:surname>Halstead</ce:surname></author><author seq="4"><ce:initials>B.</ce:initials><ce:indexed-name>Smith B.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Multithreaded Computer Architecture: A Summary of the State of the Art</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>Kluwer Academic Publishers, Dordrecht</ref-text></ref-info></reference><reference id="12"><ref-info><refd-itemidlist><itemid idtype="SGR">0004204741</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Processor Architecture: From Dataflow to Superscalar and Beyond</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Springer, Berlin</ref-text></ref-info></reference><reference id="13"><ref-info><ref-title><ref-titletext>Architecture and applications of the HEP multiprocessor computer system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0020289466</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>SPIE Real-Time Signal Processing IV</ref-sourcetitle><ref-publicationyear first="1981"/><ref-volisspag><voliss volume="298"/><pagerange first="241" last="248"/></ref-volisspag></ref-info></reference><reference id="14"><ref-info><ref-title><ref-titletext>Execution characteristics of desktop applications on Windows NT</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594022</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.C.</ce:initials><ce:indexed-name>Lee D.C.</ce:indexed-name><ce:surname>Lee</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="27" last="38"/></ref-volisspag><ref-text>Barcelona, Spain, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="15"><ref-info><ref-title><ref-titletext>Speculative multithreaded processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035311433</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Roth A.</ce:indexed-name><ce:surname>Roth</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="34"/><pagerange first="66" last="73"/></ref-volisspag></ref-info></reference><reference id="16"><ref-info><ref-title><ref-titletext>The multiscalar architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0003675845</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Franklin M.</ce:indexed-name><ce:surname>Franklin</ce:surname></author></ref-authors><ref-sourcetitle>Computer Science Technical Report</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="1196"/></ref-volisspag><ref-text>University of Wisconsin-Madison, WI</ref-text></ref-info></reference><reference id="17"><ref-info><ref-title><ref-titletext>Multiscalar: Another fourth-generation processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009438621</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="72"/></ref-volisspag></ref-info></reference><reference id="18"><ref-info><ref-title><ref-titletext>Multiscalar processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029178210</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author><author seq="2"><ce:initials>S.E.</ce:initials><ce:indexed-name>Breach S.E.</ce:indexed-name><ce:surname>Breach</ce:surname></author><author seq="3"><ce:initials>T.N.</ce:initials><ce:indexed-name>Vijaykumar T.N.</ce:indexed-name><ce:surname>Vijaykumar</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 22nd ISCA</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="414" last="425"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy, June 22-24, ACM Press, New York</ref-text></ref-info></reference><reference id="19"><ref-info><ref-title><ref-titletext>Task selection for a multiscalar processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032311965</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.N.</ce:initials><ce:indexed-name>Vijaykumar T.N.</ce:indexed-name><ce:surname>Vijaykumar</ce:surname></author><author seq="2"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 31st Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="81" last="92"/></ref-volisspag><ref-text>Dallas, TX, November 30-December 2, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="20"><ref-info><ref-title><ref-titletext>Trace processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031374420</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 30th Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="138" last="148"/></ref-volisspag><ref-text>Research Triangle Park, NC, December 1-3, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="21"><ref-info><ref-title><ref-titletext>Trace processors: Moving to fourth-generation microarchitectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031234685</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author><author seq="2"><ce:initials>S.</ce:initials><ce:indexed-name>Vajapeyam S.</ce:indexed-name><ce:surname>Vajapeyam</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="68" last="74"/></ref-volisspag></ref-info></reference><reference id="22"><ref-info><ref-title><ref-titletext>Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030644743</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Vajapeyam S.</ce:indexed-name><ce:surname>Vajapeyam</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Mitra T.</ce:indexed-name><ce:surname>Mitra</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 24th ISCA</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="1" last="12"/></ref-volisspag><ref-text>Denver, CO, June 2-4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="23"><ref-info><ref-title><ref-titletext>Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grain multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947259624</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.K.</ce:initials><ce:indexed-name>Dubey P.K.</ce:indexed-name><ce:surname>Dubey</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IBM Research Report RC 19928</ref-sourcetitle><ref-publicationyear first="1995"/><ref-text>02/06/95, Yorktown Heights, New York</ref-text></ref-info></reference><reference id="24"><ref-info><ref-title><ref-titletext>Compiler techniques for concurrent multithreading with hardware speculation support</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84957692552</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Li Z.</ce:indexed-name><ce:surname>Li</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1239"/><pagerange first="175" last="191"/></ref-volisspag></ref-info></reference><reference id="25"><ref-info><ref-title><ref-titletext>The superthreaded architecture: Thread pipelining with run-time data dependence checking and control speculation</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029727822</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.-Y.</ce:initials><ce:indexed-name>Tsai J.-Y.</ce:indexed-name><ce:surname>Tsai</ce:surname></author><author seq="2"><ce:initials>P.-C.</ce:initials><ce:indexed-name>Yew P.-C.</ce:indexed-name><ce:surname>Yew</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="35" last="46"/></ref-volisspag><ref-text>Boston, MA, October, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="26"><ref-info><ref-title><ref-titletext>A dynamic multithreading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032315403</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Akkary H.</ce:indexed-name><ce:surname>Akkary</ce:surname></author><author seq="2"><ce:initials>M.A.</ce:initials><ce:indexed-name>Driscoll M.A.</ce:indexed-name><ce:surname>Driscoll</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 31st Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="226" last="236"/></ref-volisspag><ref-text>Dallas, TX, November 30-December 2, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="27"><ref-info><ref-title><ref-titletext>Speculative multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031639308</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Marcuello P.</ce:indexed-name><ce:surname>Marcuello</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gonzales A.</ce:indexed-name><ce:surname>Gonzales</ce:surname></author><author seq="3"><ce:initials>J.</ce:initials><ce:indexed-name>Tubella J.</ce:indexed-name><ce:surname>Tubella</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. Supercomp.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="77" last="84"/></ref-volisspag><ref-text>Melbourne, Australia, July 13-17, ACM Press, New York</ref-text></ref-info></reference><reference id="28"><ref-info><ref-title><ref-titletext>Dynamic hammock predication for non-predicated instruction sets</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0007993303</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="278" last="285"/></ref-volisspag><ref-text>Paris, France, October 13-17, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="29"><ref-info><ref-title><ref-titletext>Selective eager execution on the PolyPath architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594004</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Klauser A.</ce:indexed-name><ce:surname>Klauser</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Paithankar A.</ce:indexed-name><ce:surname>Paithankar</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Grunwald D.</ce:indexed-name><ce:surname>Grunwald</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="250" last="259"/></ref-volisspag><ref-text>Barcelona, Spain, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="30"><ref-info><ref-title><ref-titletext>Simultaneous subordinate microthreading (SSMT)</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032662989</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.S.</ce:initials><ce:indexed-name>Chappell R.S.</ce:indexed-name><ce:surname>Chappell</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 26th ISCA</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="186" last="195"/></ref-volisspag><ref-text>Atlanta, GA, May 2-4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="31"><ref-info><refd-itemidlist><itemid idtype="SGR">0003662159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.E.</ce:initials><ce:indexed-name>Culler D.E.</ce:indexed-name><ce:surname>Culler</ce:surname></author><author seq="2"><ce:initials>J.P.</ce:initials><ce:indexed-name>Singh J.P.</ce:indexed-name><ce:surname>Singh</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Gupta A.</ce:indexed-name><ce:surname>Gupta</ce:surname></author></ref-authors><ref-sourcetitle>Parallel Computer Architecture: A Hardware/Software Approach</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Morgan Kaufmann Publishers, San Francisco</ref-text></ref-info></reference><reference id="32"><ref-info><ref-title><ref-titletext>Memory system characterization of commercial workloads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594023</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.A.</ce:initials><ce:indexed-name>Barroso L.A.</ce:indexed-name><ce:surname>Barroso</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Gharachorloo K.</ce:indexed-name><ce:surname>Gharachorloo</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Bugnion E.</ce:indexed-name><ce:surname>Bugnion</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="3" last="14"/></ref-volisspag><ref-text>Barcelona, Spain, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="33"><ref-info><ref-title><ref-titletext>The Tera computer system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0025028257</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Alverson R.</ce:indexed-name><ce:surname>Alverson</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Int. Conf. Supercomputing</ref-sourcetitle><ref-publicationyear first="1990"/><ref-volisspag><pagerange first="1" last="6"/></ref-volisspag><ref-text>Amsterdam, The Netherlands, June</ref-text></ref-info></reference><reference id="34"><ref-info><ref-title><ref-titletext>Multithreaded architectures: Principles, projects, and issues</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0002911580</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.B.</ce:initials><ce:indexed-name>Dennis J.B.</ce:indexed-name><ce:surname>Dennis</ce:surname></author><author seq="2"><ce:initials>G.R.</ce:initials><ce:indexed-name>Gao G.R.</ce:indexed-name><ce:surname>Gao</ce:surname></author></ref-authors><ref-sourcetitle>Multithreaded Computer Architecture: A Summary of the State of the Art</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>Iannucci, R. A. et al. (eds.), Kluwer Academic Publishers, Dordrecht</ref-text></ref-info></reference><reference id="35"><ref-info><ref-title><ref-titletext>Asynchrony in parallel computing: From dataflow to multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0039285280</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Silc J.</ce:indexed-name><ce:surname>Šilc</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Robic B.</ce:indexed-name><ce:surname>Robič</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Parall. Distr. Comput. Practices</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><voliss volume="1"/><pagerange first="57" last="83"/></ref-volisspag></ref-info></reference><reference id="36"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: A platform for next-generation processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031237789</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="17"/><pagerange first="12" last="19"/></ref-volisspag></ref-info></reference><reference id="37"><ref-info><ref-title><ref-titletext>Interleaving: A multithreading technique targeting multiprocessors and workstations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84976738400</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Laudon J.</ce:indexed-name><ce:surname>Laudon</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gupta A.</ce:indexed-name><ce:surname>Gupta</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Horowitz M.</ce:indexed-name><ce:surname>Horowitz</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-VI</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><pagerange first="308" last="318"/></ref-volisspag><ref-text>San Jose, CA, October 4-7, ACM Press, New York</ref-text></ref-info></reference><reference id="38"><ref-info><ref-title><ref-titletext>The architecture of HEP</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009384049</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Parallel MIMD Computation: HEP Supercomputer and Its Applications</ref-sourcetitle><ref-publicationyear first="1985"/><ref-text>Kowalik, J. S. (ed.). MIT Press, Cambridge, MA</ref-text></ref-info></reference><reference id="39"><ref-info><ref-title><ref-titletext>A processor architecture for horizon</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0024171179</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Thistle M.</ce:indexed-name><ce:surname>Thistle</ce:surname></author><author seq="2"><ce:initials>B.J.</ce:initials><ce:indexed-name>Smith B.J.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Supercomputing Conf.</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><pagerange first="35" last="41"/></ref-volisspag><ref-text>Orlando, FL, November, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="40"><ref-info><ref-title><ref-titletext>MASA: A multi-threaded processor architecture for parallel symbolic computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0023704057</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.H.</ce:initials><ce:indexed-name>Halstead R.H.</ce:indexed-name><ce:surname>Halstead</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Fujita T.</ce:indexed-name><ce:surname>Fujita</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 15th ISCA</ref-sourcetitle><ref-publicationyear first="1988"/><ref-volisspag><pagerange first="443" last="451"/></ref-volisspag><ref-text>Honolulu, HW, May-June, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="41"><ref-info><ref-title><ref-titletext>HPP: A high performance PRAM</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947916117</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Formella A.</ce:indexed-name><ce:surname>Formella</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Keller J.</ce:indexed-name><ce:surname>Keller</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Walle T.</ce:indexed-name><ce:surname>Walle</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="425" last="434"/></ref-volisspag></ref-info></reference><reference id="42"><ref-info><ref-title><ref-titletext>MicroUnity's MediaProcessor architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">3743061467</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Hansen C.</ce:indexed-name><ce:surname>Hansen</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16"/><pagerange first="34" last="41"/></ref-volisspag></ref-info></reference><reference id="43"><ref-info><ref-title><ref-titletext>Scheduling on the Tera MTA</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947739367</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Alverson G.</ce:indexed-name><ce:surname>Alverson</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><voliss volume="949"/><pagerange first="19" last="44"/></ref-volisspag></ref-info></reference><reference id="44"><ref-info><ref-title><ref-titletext>The M-machine multicomputer</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029547346</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Fillo M.</ce:indexed-name><ce:surname>Fillo</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 28th Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="146" last="156"/></ref-volisspag><ref-text>Ann Arbor, MI, November 29-December 1, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="45"><ref-info><ref-title><ref-titletext>Building the 4 processor SB-PRAM prototype</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031365424</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bach P.</ce:indexed-name><ce:surname>Bach</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 30th Hawaii Int. Symp. Sys. Sci.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="514" last="523"/></ref-volisspag><ref-text>January, IEEE Computer Society Press, Los Alamitos CA</ref-text></ref-info></reference><reference id="46"><ref-info><ref-title><ref-titletext>Beyond 100 teraflops through superconductors, holographic storage, and the data vortex</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009315170</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Sterling T.</ce:indexed-name><ce:surname>Sterling</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Symp. on Supercomputing</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Tokyo, Japan</ref-text></ref-info></reference><reference id="47"><ref-info><ref-title><ref-titletext>COOL multithreading in HTMT SPELL-1 processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000976599</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Dorojevets M.</ce:indexed-name><ce:surname>Dorojevets</ce:surname></author></ref-authors><ref-sourcetitle>Int. J. High Speed Electron. Sys.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="10"/><pagerange first="247" last="253"/></ref-volisspag></ref-info></reference><reference id="48"><ref-info><ref-title><ref-titletext>Context-switching techniques for decoupled multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746780368</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 25th Euromicro Conf.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="1248" last="1251"/></ref-volisspag><ref-text>Milano, Italy, September 4-7, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="49"><ref-info><refd-itemidlist><itemid idtype="SGR">0009379932</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.F.</ce:initials><ce:indexed-name>Boothe R.F.</ce:indexed-name><ce:surname>Boothe</ce:surname></author></ref-authors><ref-sourcetitle>Evaluation of Multithreading and Caching in Large Shared Memory Parallel Computers</ref-sourcetitle><ref-publicationyear first="1993"/><ref-text>Technical Report UCB/CSD-93-766, Computer Science Division, University of California, Berkeley, CA</ref-text></ref-info></reference><reference id="50"><ref-info><ref-title><ref-titletext>Improved multithreading techniques for hiding communication latency in multi-processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026869165</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.F.</ce:initials><ce:indexed-name>Boothe R.F.</ce:indexed-name><ce:surname>Boothe</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Ranade A.</ce:indexed-name><ce:surname>Ranade</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 19th ISCA</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="214" last="223"/></ref-volisspag><ref-text>Gold Coast, Australia, May, ACM Press, New York</ref-text></ref-info></reference><reference id="51"><ref-info><ref-title><ref-titletext>Sparcle: An evolutionary processor design for large-scale multiprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84945714902</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Agarwal A.</ce:indexed-name><ce:surname>Agarwal</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Kubiatowicz J.</ce:indexed-name><ce:surname>Kubiatowicz</ce:surname></author><author seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Kranz D.</ce:indexed-name><ce:surname>Kranz</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1993"/><ref-volisspag><voliss volume="13" issue="JUNE"/><pagerange first="48" last="61"/></ref-volisspag></ref-info></reference><reference id="52"><ref-info><ref-title><ref-titletext>Msparc: A multithreaded Sparc</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84947937870</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Mikschl A.</ce:indexed-name><ce:surname>Mikschl</ce:surname></author><author seq="2"><ce:initials>W.</ce:initials><ce:indexed-name>Damm W.</ce:indexed-name><ce:surname>Damm</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="461" last="469"/></ref-volisspag></ref-info></reference><reference id="53"><ref-info><ref-title><ref-titletext>CHoPP principles of operations</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009440567</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.E.</ce:initials><ce:indexed-name>Mankovic T.E.</ce:indexed-name><ce:surname>Mankovic</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Popescu V.</ce:indexed-name><ce:surname>Popescu</ce:surname></author><author seq="3"><ce:initials>H.</ce:initials><ce:indexed-name>Sullivan H.</ce:indexed-name><ce:surname>Sullivan</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 2nd Int. Supercomputer Conf.</ref-sourcetitle><ref-publicationyear first="1987"/><ref-volisspag><pagerange first="2" last="10"/></ref-volisspag><ref-text>May</ref-text></ref-info></reference><reference id="54"><ref-info><ref-title><ref-titletext>Towards extremely fast context switching in a block multithreaded processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009376053</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Grunewald W.</ce:indexed-name><ce:surname>Grünewald</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 22nd Euromicro Conf.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="592" last="599"/></ref-volisspag><ref-text>Prague, Czech Republic, September 2-5, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="55"><ref-info><ref-title><ref-titletext>A multithreaded processor designed for distributed shared memory systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030737373</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Grunewald W.</ce:indexed-name><ce:surname>Grünewald</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. Advances in Parall. Distrib. Comput.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="206" last="213"/></ref-volisspag><ref-text>Shanghai, China, March</ref-text></ref-info></reference><reference id="56"><ref-info><ref-title><ref-titletext>The message-driven processor: A multicomputer processing node with efficient mechanisms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026854499</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.J.</ce:initials><ce:indexed-name>Dally W.J.</ce:indexed-name><ce:surname>Dally</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="12"/><pagerange first="23" last="39"/></ref-volisspag></ref-info></reference><reference id="57"><ref-info><ref-title><ref-titletext>The MIT Alewife machine: Architecture and performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029180378</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Agarwal A.</ce:indexed-name><ce:surname>Agarwal</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 22nd ISCA</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="2" last="13"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy, June 22-24, ACM Press, New York</ref-text></ref-info></reference><reference id="58"><ref-info><ref-title><ref-titletext>A non-blocking multithreaded architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009442393</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.M.</ce:initials><ce:indexed-name>Kavi K.M.</ce:indexed-name><ce:surname>Kavi</ce:surname></author><author seq="2"><ce:initials>D.L.</ce:initials><ce:indexed-name>Levine D.L.</ce:indexed-name><ce:surname>Levine</ce:surname></author><author seq="3"><ce:initials>A.R.</ce:initials><ce:indexed-name>Hurson A.R.</ce:indexed-name><ce:surname>Hurson</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 5th Int. Conf. Advanced Comput.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="171" last="177"/></ref-volisspag><ref-text>Madras, India, December</ref-text></ref-info></reference><reference id="59"><ref-info><ref-title><ref-titletext>DanSoft develops VLIW design</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361044</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Gwennap L.</ce:indexed-name><ce:surname>Gwennap</ce:surname></author></ref-authors><ref-sourcetitle>Microproc. Report</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="11"/><pagerange first="18" last="22"/></ref-volisspag></ref-info></reference><reference id="60"><ref-info><ref-title><ref-titletext>Dynamic scheduling in RISC architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030232590</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Bolychevsky A.</ce:indexed-name><ce:surname>Bolychevsky</ce:surname></author><author seq="2"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author><author seq="3"><ce:initials>V.B.</ce:initials><ce:indexed-name>Muchnik V.B.</ce:indexed-name><ce:surname>Muchnik</ce:surname></author></ref-authors><ref-sourcetitle>IEE Proc. Comput. Dig. Tech.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="143"/><pagerange first="309" last="317"/></ref-volisspag></ref-info></reference><reference id="61"><ref-info><ref-title><ref-titletext>Micro-threading: A new approach to future RISC</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009315694</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Luo B.</ce:indexed-name><ce:surname>Luo</ce:surname></author></ref-authors><ref-sourcetitle>Proc. ACAC</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="34" last="41"/></ref-volisspag><ref-text>Canberra, Australia, January 31-February 3</ref-text></ref-info></reference><reference id="62"><ref-info><ref-title><ref-titletext>Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84949521500</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.R.</ce:initials><ce:indexed-name>Jesshope C.R.</ce:indexed-name><ce:surname>Jesshope</ce:surname></author></ref-authors><ref-sourcetitle>Australia Comp. Sci. Commun.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="23"/><pagerange first="80" last="88"/></ref-volisspag></ref-info></reference><reference id="63"><ref-info><ref-title><ref-titletext>A VLIW convergent multiprocessor system on a chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009320987</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Tremblay M.</ce:indexed-name><ce:surname>Tremblay</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Microprocessor Forum</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>San Jose, CA</ref-text></ref-info></reference><reference id="64"><ref-info><ref-title><ref-titletext>The MAJC architecture: A synthesis of parallelism and scalability</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034316177</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Tremblay M.</ce:indexed-name><ce:surname>Tremblay</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="20"/><pagerange first="12" last="25"/></ref-volisspag></ref-info></reference><reference id="65"><ref-info><ref-title><ref-titletext>A multithreaded PowerPC processor for commercial servers</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034312472</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.M.</ce:initials><ce:indexed-name>Borkenhagen J.M.</ce:indexed-name><ce:surname>Borkenhagen</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IBM J. Res. Develop.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="44"/><pagerange first="885" last="898"/></ref-volisspag></ref-info></reference><reference id="66"><ref-info><ref-title><ref-titletext>The El'brus-3 and MARS-M: Recent advances in Russian high-performance computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361641</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.N.</ce:initials><ce:indexed-name>Dorozhevets M.N.</ce:indexed-name><ce:surname>Dorozhevets</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Wolcott P.</ce:indexed-name><ce:surname>Wolcott</ce:surname></author></ref-authors><ref-sourcetitle>J. Supercomp.</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><voliss volume="6"/><pagerange first="5" last="48"/></ref-volisspag></ref-info></reference><reference id="67"><ref-info><ref-title><ref-titletext>An elementary processor architecture with simultaneous instruction issuing from multiple threads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0026869325</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Hirata H.</ce:indexed-name><ce:surname>Hirata</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 19th ISCA</ref-sourcetitle><ref-publicationyear first="1992"/><ref-volisspag><pagerange first="136" last="145"/></ref-volisspag><ref-text>Gold Coast, Australia, May, ACM Press, New York</ref-text></ref-info></reference><reference id="68"><ref-info><ref-title><ref-titletext>Performance estimation in a multi-streamed superscalar processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009383533</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.J.</ce:initials><ce:indexed-name>Serrano M.J.</ce:indexed-name><ce:surname>Serrano</ce:surname></author><author seq="2"><ce:initials>W.</ce:initials><ce:indexed-name>Yamamoto W.</ce:indexed-name><ce:surname>Yamamoto</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Wood R.</ce:indexed-name><ce:surname>Wood</ce:surname></author><author seq="4"><ce:initials>M.D.</ce:initials><ce:indexed-name>Nemirovsky M.D.</ce:indexed-name><ce:surname>Nemirovsky</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1994"/><ref-volisspag><voliss volume="794"/><pagerange first="213" last="230"/></ref-volisspag></ref-info></reference><reference id="69"><ref-info><ref-title><ref-titletext>Increasing superscalar performance through multistreaming</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029179466</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>W.</ce:initials><ce:indexed-name>Yamamoto W.</ce:indexed-name><ce:surname>Yamamoto</ce:surname></author><author seq="2"><ce:initials>M.D.</ce:initials><ce:indexed-name>Nemirovsky M.D.</ce:indexed-name><ce:surname>Nemirovsky</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="49" last="58"/></ref-volisspag><ref-text>Limassol, Cyprus, June 26-29, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="70"><ref-info><ref-title><ref-titletext>Performance study of a multithreaded superscalar microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029721650</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Gulati M.</ce:indexed-name><ce:surname>Gulati</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 2nd Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="291" last="301"/></ref-volisspag><ref-text>San Jose, CA, February 3-7, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="71"><ref-info><ref-title><ref-titletext>A fine-grain multithreading superscalar architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029748831</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Loikkanen M.</ce:indexed-name><ce:surname>Loikkanen</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="163" last="168"/></ref-volisspag><ref-text>Boston, MA, October, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="72"><ref-info><ref-title><ref-titletext>Multithreaded extensions enhance multimedia performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746707190</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Pontius M.</ce:indexed-name><ce:surname>Pontius</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Bagherzadeh N.</ce:indexed-name><ce:surname>Bagherzadeh</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 3rd Workshop MTEAC</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL, January 9</ref-text></ref-info></reference><reference id="73"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: Maximizing on-chip parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029200683</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="2"><ce:initials>S.J.</ce:initials><ce:indexed-name>Eggers S.J.</ce:indexed-name><ce:surname>Eggers</ce:surname></author><author seq="3"><ce:initials>H.M.</ce:initials><ce:indexed-name>Levy H.M.</ce:indexed-name><ce:surname>Levy</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 22nd ISCA</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="392" last="403"/></ref-volisspag><ref-text>Santa Margherita Ligure, Italy, June 22-24, ACM Press, New York</ref-text></ref-info></reference><reference id="74"><ref-info><ref-title><ref-titletext>Exploiting choice: Instruction fetch and issue on an implementable simultaneous multi-threading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029666641</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 23rd ISCA</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="191" last="202"/></ref-volisspag><ref-text>Philadelphia, PA, May 22-24, ACM Press, New York</ref-text></ref-info></reference><reference id="75"><ref-info><ref-title><ref-titletext>Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031199614</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>ACM Trans. Comput. Sys.</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="15"/><pagerange first="322" last="354"/></ref-volisspag></ref-info></reference><reference id="76"><ref-info><ref-title><ref-titletext>Supporting fine-grained synchronization on a simultaneous multithreading processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032786014</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 5th Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="54" last="58"/></ref-volisspag><ref-text>Orlando, FL, January 9-13, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="77"><ref-info><ref-title><ref-titletext>Threaded multiple path execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594005</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Wallace S.</ce:indexed-name><ce:surname>Wallace</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author><author seq="3"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="238" last="249"/></ref-volisspag><ref-text>Barcelona, Spain, June 27-July 1, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="78"><ref-info><ref-title><ref-titletext>Instruction recycling on a multiple-path processor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0032777341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Wallace S.</ce:indexed-name><ce:surname>Wallace</ce:surname></author><author seq="2"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="3"><ce:initials>B.</ce:initials><ce:indexed-name>Calder B.</ce:indexed-name><ce:surname>Calder</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 5th Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="44" last="53"/></ref-volisspag><ref-text>Orlando, FL, January 9-13, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="79"><ref-info><ref-title><ref-titletext>An analysis of database workload performance on simultaneous multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031594020</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Lo J.L.</ce:indexed-name><ce:surname>Lo</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 25th ISCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="39" last="50"/></ref-volisspag><ref-text>Barcelona, Spain, June 27-July 1, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="80"><ref-info><ref-title><ref-titletext>Power-sensitive multithreaded architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033696388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.S.</ce:initials><ce:indexed-name>Seng J.S.</ce:indexed-name><ce:surname>Seng</ce:surname></author><author seq="2"><ce:initials>D.M.</ce:initials><ce:indexed-name>Tullsen D.M.</ce:indexed-name><ce:surname>Tullsen</ce:surname></author><author seq="3"><ce:initials>G.Z.N.</ce:initials><ce:indexed-name>Cai G.Z.N.</ce:indexed-name><ce:surname>Cai</ce:surname></author></ref-authors><ref-sourcetitle>Proc. ICCD</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="199" last="206"/></ref-volisspag><ref-text>Austin, TX, September 17-20</ref-text></ref-info></reference><reference id="81"><ref-info><ref-title><ref-titletext>Evaluating a multi-threaded superscalar microprocessor versus a multiprocessor chip</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009407875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 4th PASA Workshop in Parallel Systems and Algorithms</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="147" last="159"/></ref-volisspag><ref-text>Jülich, Germany, April</ref-text></ref-info></reference><reference id="82"><ref-info><ref-title><ref-titletext>Identifying bottlenecks in multithreaded superscalar multiprocessors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84889036959</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="1123"/><pagerange first="797" last="800"/></ref-volisspag></ref-info></reference><reference id="83"><ref-info><ref-title><ref-titletext>MPEG-2 video decompression on simultaneous multithreaded multimedia processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033365580</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Oehring H.</ce:indexed-name><ce:surname>Oehring</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="11" last="16"/></ref-volisspag><ref-text>Newport Beach, CA, October 12-16, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="84"><ref-info><ref-title><ref-titletext>Performance of simultaneous multithreaded multimedia-enhanced processors for MPEG-2 video decompression</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009371724</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.</ce:initials><ce:indexed-name>Oehring H.</ce:indexed-name><ce:surname>Oehring</ce:surname></author><author seq="2"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>J. Syst. Arch.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="46"/><pagerange first="1033" last="1046"/></ref-volisspag></ref-info></reference><reference id="85"><ref-info><ref-title><ref-titletext>Transistor count and chip space assessment of multimedia-enhanced simultaneous multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361647</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Sigmund U.</ce:indexed-name><ce:surname>Sigmund</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Steinhaus M.</ce:indexed-name><ce:surname>Steinhaus</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 4th Workshop MTEAC</ref-sourcetitle><ref-publicationyear first="2000"/><ref-text>Monterrey, CA, December 10</ref-text></ref-info></reference><reference id="86"><ref-info><ref-title><ref-titletext>Transistor count and chip space estimation of simple-scalar-based microprocessor models</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009313837</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Steinhaus M.</ce:indexed-name><ce:surname>Steinhaus</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Workshop on Complexity-Effective Design</ref-sourcetitle><ref-publicationyear first="2001"/><ref-text>Göteborg, Sweden, June 30</ref-text></ref-info></reference><reference id="87"><ref-info><ref-title><ref-titletext>Quantifying the SMT layout overhead - Does SMT pull its weight?</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034581565</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Burns J.</ce:indexed-name><ce:surname>Burns</ce:surname></author><author seq="2"><ce:initials>J.-L.</ce:initials><ce:indexed-name>Gandiot J.-L.</ce:indexed-name><ce:surname>Gandiot</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 6th Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="109" last="120"/></ref-volisspag><ref-text>Toulouse, France, January 8-12, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="88"><ref-info><ref-title><ref-titletext>Exploiting instruction- and data-level parallelism</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031238147</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>R.</ce:initials><ce:indexed-name>Espasa R.</ce:indexed-name><ce:surname>Espasa</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Valero M.</ce:indexed-name><ce:surname>Valero</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="17"/><pagerange first="20" last="27"/></ref-volisspag></ref-info></reference><reference id="89"><ref-info><ref-title><ref-titletext>Simultaneous multithreading: Multiplying Alpha's performance</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0003336316</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Emer J.</ce:indexed-name><ce:surname>Emer</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Microprocessor Forum</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>San Jose, CA</ref-text></ref-info></reference><reference id="90"><ref-info><ref-title><ref-titletext>Blue Gene: A vision for protein science using a petaflops supercomputer</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034958341</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>F.</ce:initials><ce:indexed-name>Allen F.</ce:indexed-name><ce:surname>Allen</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IBM Syst. J.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><voliss volume="40"/><pagerange first="310" last="326"/></ref-volisspag></ref-info></reference><reference id="91"><ref-info><refd-itemidlist><itemid idtype="SGR">0003590419</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.I.</ce:initials><ce:indexed-name>Moshovos A.I.</ce:indexed-name><ce:surname>Moshovos</ce:surname></author></ref-authors><ref-sourcetitle>Memory Dependence Prediction</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>PhD Thesis, University of Wisconsin-Madison</ref-text></ref-info></reference><reference id="92"><ref-info><ref-title><ref-titletext>Speculative versioning cache</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031599590</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Gopal S.</ce:indexed-name><ce:surname>Gopal</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 4th Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="195" last="205"/></ref-volisspag><ref-text>Las Vegas, NE, January 31-February 4, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="93"><ref-info><ref-title><ref-titletext>Trace cache: A low latency approach to high bandwidth instruction fetch</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030380559</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 29th Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="24" last="34"/></ref-volisspag><ref-text>Paris, France, December 2-4, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="94"><ref-info><ref-title><ref-titletext>Control speculation in multithreaded processors through dynamic loop detection</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031610923</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Tubella J.</ce:indexed-name><ce:surname>Tubella</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Gonzalez A.</ce:indexed-name><ce:surname>Gonzalez</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 4th Int. Symp. HPCA</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="14" last="23"/></ref-volisspag><ref-text>Las Vegas, NE, January 31-February 4, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="95"><ref-info><ref-title><ref-titletext>On dynamic speculative thread partitioning and the MEM-slicing algorithm</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361053</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Codrescu L.</ce:indexed-name><ce:surname>Codrescu</ce:surname></author><author seq="2"><ce:initials>D.S.</ce:initials><ce:indexed-name>Wills D.S.</ce:indexed-name><ce:surname>Wills</ce:surname></author></ref-authors><ref-sourcetitle>J. Universal Comp. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="6"/><pagerange first="908" last="927"/></ref-volisspag></ref-info></reference><reference id="96"><ref-info><ref-title><ref-titletext>Concurrent event handling through multithreading</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033323467</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.W.</ce:initials><ce:indexed-name>Keckler S.W.</ce:indexed-name><ce:surname>Keckler</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Chang A.</ce:indexed-name><ce:surname>Chang</ce:surname></author><author seq="3"><ce:initials>W.S.</ce:initials><ce:indexed-name>Lee W.S.</ce:indexed-name><ce:surname>Lee</ce:surname></author><author seq="4"><ce:initials>W.J.</ce:initials><ce:indexed-name>Dally W.J.</ce:indexed-name><ce:surname>Dally</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans. Comput.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="48"/><pagerange first="903" last="916"/></ref-volisspag></ref-info></reference><reference id="97"><ref-info><ref-title><ref-titletext>The use of multithreading for exception handling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033341635</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.B.</ce:initials><ce:indexed-name>Zilles C.B.</ce:indexed-name><ce:surname>Zilles</ce:surname></author><author seq="2"><ce:initials>J.S.</ce:initials><ce:indexed-name>Emer J.S.</ce:indexed-name><ce:surname>Emer</ce:surname></author><author seq="3"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 32nd Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="219" last="229"/></ref-volisspag><ref-text>Haifa, Israel, November 16-18, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="98"><ref-info><ref-title><ref-titletext>Execution-based prediction using speculative slices</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034856097</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.</ce:initials><ce:indexed-name>Zilles C.</ce:indexed-name><ce:surname>Zilles</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Sohi G.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 28th ISCA</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="2" last="13"/></ref-volisspag><ref-text>Göteborg, Sweden, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="99"><ref-info><ref-title><ref-titletext>Speculative precomputation: Long-range prefetching of delinquent loads</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034839033</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.D.</ce:initials><ce:indexed-name>Collins J.D.</ce:indexed-name><ce:surname>Collins</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 28th ISCA</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="14" last="25"/></ref-volisspag><ref-text>Göteborg, Sweden, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="100"><ref-info><ref-title><ref-titletext>Tolerating memory latency through software-controlled pre-execution in simultaneous multi-threading processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0034839064</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.-K.</ce:initials><ce:indexed-name>Luk H.-K.</ce:indexed-name><ce:surname>Luk</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 28th ISCA</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="40" last="51"/></ref-volisspag><ref-text>Göteborg, Sweden, June 30-July 4, ACM/IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="101"><ref-info><ref-title><ref-titletext>An empirical study of decentralized ILP execution models</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031605773</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>N.</ce:initials><ce:indexed-name>Ranganathan N.</ce:indexed-name><ce:surname>Ranganathan</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Franklin M.</ce:indexed-name><ce:surname>Franklin</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-VIII</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="272" last="281"/></ref-volisspag><ref-text>San Jose, CA, 3-7 October, ACM Press</ref-text></ref-info></reference><reference id="102"><ref-info><ref-title><ref-titletext>Execution and cache performance of the Scheduled dataflow architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000254845</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.M.</ce:initials><ce:indexed-name>Kavi K.M.</ce:indexed-name><ce:surname>Kavi</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Arul J.</ce:indexed-name><ce:surname>Arul</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Giorgi R.</ce:indexed-name><ce:surname>Giorgi</ce:surname></author></ref-authors><ref-sourcetitle>J. Universal Comp. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="6"/><pagerange first="948" last="967"/></ref-volisspag></ref-info></reference><reference id="103"><ref-info><ref-title><ref-titletext>A compiler technique for speculative execution of alternative program paths targeting multithreaded architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0343207128</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Unger A.</ce:indexed-name><ce:surname>Unger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zehendner E.</ce:indexed-name><ce:surname>Zehendner</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Yale Multithreaded Programming Workshop</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>New Haven, CT, June</ref-text></ref-info></reference><reference id="104"><ref-info><ref-title><ref-titletext>Static speculation, dynamic resolution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009314677</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Unger A.</ce:indexed-name><ce:surname>Unger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zehendner E.</ce:indexed-name><ce:surname>Zehendner</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 7th Workshop Compilers for Parallel Computers</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="243" last="253"/></ref-volisspag><ref-text>Linkoping, Sweden, June-July</ref-text></ref-info></reference><reference id="105"><ref-info><ref-title><ref-titletext>Compiler supported speculative execution on SMT processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009376064</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Unger A.</ce:indexed-name><ce:surname>Unger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zehendner E.</ce:indexed-name><ce:surname>Zehendner</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 3rd Workshop MTEAC</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL, 9 January</ref-text></ref-info></reference><reference id="106"><ref-info><ref-title><ref-titletext>Simultaneous speculation scheduling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009443205</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Unger A.</ce:indexed-name><ce:surname>Unger</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Ungerer T.</ce:indexed-name><ce:surname>Ungerer</ce:surname></author><author seq="3"><ce:initials>E.</ce:initials><ce:indexed-name>Zehendner E.</ce:indexed-name><ce:surname>Zehendner</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 11th Symp. on Computer Architecture and High Performance Computing</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="175" last="182"/></ref-volisspag><ref-text>Natal, Brazil, 29 September-2 October</ref-text></ref-info></reference><reference id="107"><ref-info><refd-itemidlist><itemid idtype="SGR">0004130813</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.H.</ce:initials><ce:indexed-name>Heil T.H.</ce:indexed-name><ce:surname>Heil</ce:surname></author><author seq="2"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Selective Dual Path Execution</ref-sourcetitle><ref-publicationyear first="1996"/><ref-text>Technical Report, Department of Electrical and Computer Engineering, University of Wisconsin-Madison</ref-text></ref-info></reference><reference id="108"><ref-info><refd-itemidlist><itemid idtype="SGR">0003884884</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.</ce:initials><ce:indexed-name>Tyson G.</ce:indexed-name><ce:surname>Tyson</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Lick K.</ce:indexed-name><ce:surname>Lick</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Farrens M.</ce:indexed-name><ce:surname>Farrens</ce:surname></author></ref-authors><ref-sourcetitle>Limited Dual Path Execution</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Technical Report CSE-TR 346-97, University of Michigan</ref-text></ref-info></reference><reference id="109"><ref-info><ref-title><ref-titletext>Disjoint eager execution: An optimal form of speculative execution</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029514936</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.K.</ce:initials><ce:indexed-name>Uht A.K.</ce:indexed-name><ce:surname>Uht</ce:surname></author><author seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Sindagi V.</ce:indexed-name><ce:surname>Sindagi</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 28th Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1995"/><ref-volisspag><pagerange first="313" last="325"/></ref-volisspag><ref-text>Ann Arbor, MI, November 29-December 1, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="110"><ref-info><ref-title><ref-titletext>Assigning confidence to control conditional branch predictions</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030420474</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.</ce:initials><ce:indexed-name>Jacobsen E.</ce:indexed-name><ce:surname>Jacobsen</ce:surname></author><author seq="2"><ce:initials>E.</ce:initials><ce:indexed-name>Rotenberg E.</ce:indexed-name><ce:surname>Rotenberg</ce:surname></author><author seq="3"><ce:initials>J.E.</ce:initials><ce:indexed-name>Smith J.E.</ce:indexed-name><ce:surname>Smith</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 28th Int. Symp. MICRO</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="142" last="152"/></ref-volisspag><ref-text>Paris, France, 2-4 December, IEEE Computer Society, Los Alamitos, CA</ref-text></ref-info></reference><reference id="111"><ref-info><ref-title><ref-titletext>Adapting and extending simultaneous multithreading for high performance video signal processing applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33746774526</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.P.</ce:initials><ce:indexed-name>Wittenburg J.P.</ce:indexed-name><ce:surname>Wittenburg</ce:surname></author><author seq="2"><ce:initials>G.</ce:initials><ce:indexed-name>Meyer G.</ce:indexed-name><ce:surname>Meyer</ce:surname></author><author seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Pirsch P.</ce:indexed-name><ce:surname>Pirsch</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 3rd Workshop MTEAC</ref-sourcetitle><ref-publicationyear first="1999"/><ref-text>Orlando, FL, January 9</ref-text></ref-info></reference><reference id="112"><ref-info><ref-title><ref-titletext>MSPARC: Multithreading in real-time architectures</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009415133</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Metzner A.</ce:indexed-name><ce:surname>Metzner</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Niehaus J.</ce:indexed-name><ce:surname>Niehaus</ce:surname></author></ref-authors><ref-sourcetitle>J. Universal Comp. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="6"/><pagerange first="1034" last="1051"/></ref-volisspag></ref-info></reference><reference id="113"><ref-info><ref-title><ref-titletext>The events approach to rapid prototyping for embedded control system</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009382967</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Luth K.</ce:indexed-name><ce:surname>Lüth</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Metzner A.</ce:indexed-name><ce:surname>Metzner</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Piekenkamp T.</ce:indexed-name><ce:surname>Piekenkamp</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Risu J.</ce:indexed-name><ce:surname>Risu</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Workshop Zielarchitekturen eingebetteter Systeme</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><pagerange first="45" last="54"/></ref-volisspag></ref-info></reference><reference id="114"><ref-info><ref-title><ref-titletext>A multithreaded Java micro-controller for thread-oriented real-time event-handling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033359215</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Conf. PACT</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="34" last="39"/></ref-volisspag><ref-text>Newport Beach, CA, October 12-16, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="115"><ref-info><ref-title><ref-titletext>The Komodo project: Thread-based event handling supported by a multithreaded Java microcontroller</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0012750842</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 25th Euromicro Conf.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><pagerange first="2122" last="2128"/></ref-volisspag><ref-text>Milano, Italy, September 4-7, IEEE Computer Society Press, Los Alamitos, CA</ref-text></ref-info></reference><reference id="116"><ref-info><ref-title><ref-titletext>Real-time scheduling on multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84953260150</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Kreuzinger J.</ce:indexed-name><ce:surname>Kreuzinger</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 7th Int. Conf. Real-Time Comp. Sys. and Applications</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><pagerange first="155" last="159"/></ref-volisspag><ref-text>Cheju Island, South Korea, December</ref-text></ref-info></reference><reference id="117"><ref-info><ref-title><ref-titletext>A microkernel middleware architecture for distributed embedded real-time systems</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0035195203</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Brinkschulte U.</ce:indexed-name><ce:surname>Brinkschulte</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 20th IEEE Symp. Reliable Distributed Systems</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="218" last="226"/></ref-volisspag><ref-text>New Orleans, October 28-31</ref-text></ref-info></reference><reference id="118"><ref-info><ref-title><ref-titletext>Real-time garbage collection for a multithreaded Java microcontroller</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">84863331414</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Fuhrmann S.</ce:indexed-name><ce:surname>Fuhrmann</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. 4th IEEE Int. Symp. Object-Oriented Real-Time Distr. Comput.</ref-sourcetitle><ref-publicationyear first="2001"/><ref-volisspag><pagerange first="69" last="76"/></ref-volisspag><ref-text>Magdeburg, Germany, May</ref-text></ref-info></reference><reference id="119"><ref-info><refd-itemidlist><itemid idtype="SGR">0009366846</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Milutinovic V.</ce:indexed-name><ce:surname>Milutinović</ce:surname></author></ref-authors><ref-sourcetitle>Surviving the Design of Microprocessor and Multimicroprocessor Systems: Lessons Learned</ref-sourcetitle><ref-publicationyear first="2000"/><ref-text>Wiley-Interscience, New York</ref-text></ref-info></reference><reference id="120"><ref-info><ref-title><ref-titletext>Evaluation of design alternatives for a multiprocessor microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0029666647</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>B.A.</ce:initials><ce:indexed-name>Nayfeh B.A.</ce:indexed-name><ce:surname>Nayfeh</ce:surname></author><author seq="2"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>Proc. 23rd ISCA</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="67" last="77"/></ref-volisspag><ref-text>Philadelphia, PA, May 22-24, ACM Press, New York</ref-text></ref-info></reference><reference id="121"><ref-info><ref-title><ref-titletext>The case for a single-chip multiprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0030259458</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-VII</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><pagerange first="2" last="11"/></ref-volisspag><ref-text>Cambridge, MA, October 1-5, ACM Press, New York</ref-text></ref-info></reference><reference id="122"><ref-info><refd-itemidlist><itemid idtype="SGR">0009376728</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="2"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>Considerations in the Design of Hydra: A Multiprocessor-on-chip Microarchitecture</ref-sourcetitle><ref-publicationyear first="1998"/><ref-text>Technical Report CSL-TR-98-749, Computer Systems Laboratory, Stanford University</ref-text></ref-info></reference><reference id="123"><ref-info><ref-title><ref-titletext>Power4 focuses on memory bandwidth</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0001948133</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Diefendorff K.</ce:indexed-name><ce:surname>Diefendorff</ce:surname></author></ref-authors><ref-sourcetitle>Microproc. Rep.</ref-sourcetitle><ref-publicationyear first="1999"/><ref-volisspag><voliss volume="13"/></ref-volisspag></ref-info></reference><reference id="124"><ref-info><refd-itemidlist><itemid idtype="SGR">0009424876</itemid></refd-itemidlist><ref-sourcetitle>TMS320C80 Technical Brief.</ref-sourcetitle><ref-publicationyear first="1994"/><ref-text>Texas Instruments, Houston, TX</ref-text></ref-info></reference><reference id="125"><ref-info><ref-title><ref-titletext>Single-chip H.324 videoconferencing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0009361063</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Golston J.</ce:indexed-name><ce:surname>Golston</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="1996"/><ref-volisspag><voliss volume="16"/><pagerange first="21" last="33"/></ref-volisspag></ref-info></reference><reference id="126"><ref-info><refd-itemidlist><itemid idtype="SGR">6344293529</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>T.</ce:initials><ce:indexed-name>Yamauchio T.</ce:indexed-name><ce:surname>Yamauchio</ce:surname></author><author seq="2"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>A Single Chip Multiprocessor Integrated with DRAM</ref-sourcetitle><ref-publicationyear first="1997"/><ref-text>Technical Report CSL-TR-97-731, Computer Systems Laboratory, Stanford University</ref-text></ref-info></reference><reference id="127"><ref-info><ref-title><ref-titletext>Data speculation support for a chip multiprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031605470</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Willey M.</ce:indexed-name><ce:surname>Willey</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>Proc. Int. Conf. ASPLOS-VIII</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="58" last="69"/></ref-volisspag><ref-text>San Jose, CA, October 3-7, ACM Press, New York</ref-text></ref-info></reference><reference id="128"><ref-info><ref-title><ref-titletext>The circuit and physical design of the POWER4 microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0036289401</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.D.</ce:initials><ce:indexed-name>Warnock J.D.</ce:indexed-name><ce:surname>Warnock</ce:surname></author><et-al/></ref-authors><ref-sourcetitle>IBM J. Res. Develop.</ref-sourcetitle><ref-publicationyear first="2002"/><ref-volisspag><voliss volume="46"/><pagerange first="27" last="52"/></ref-volisspag></ref-info></reference><reference id="129"><ref-info><ref-title><ref-titletext>A single-chip multiprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031235242</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>L.</ce:initials><ce:indexed-name>Hammond L.</ce:indexed-name><ce:surname>Hammond</ce:surname></author><author seq="2"><ce:initials>B.A.</ce:initials><ce:indexed-name>Nayfeh B.A.</ce:indexed-name><ce:surname>Nayfeh</ce:surname></author><author seq="3"><ce:initials>K.</ce:initials><ce:indexed-name>Olukotun K.</ce:indexed-name><ce:surname>Olukotun</ce:surname></author></ref-authors><ref-sourcetitle>Computer</ref-sourcetitle><ref-publicationyear first="1997"/><ref-volisspag><voliss volume="30"/><pagerange first="79" last="85"/></ref-volisspag></ref-info></reference><reference id="130"><ref-info><ref-title><ref-titletext>A clustered approach to multithreaded processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0031652125</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Krishnan V.</ce:indexed-name><ce:surname>Krishnan</ce:surname></author><author seq="2"><ce:initials>J.</ce:initials><ce:indexed-name>Torellas J.</ce:indexed-name><ce:surname>Torellas</ce:surname></author></ref-authors><ref-sourcetitle>Proc. IPPS/SPDP Conf.</ref-sourcetitle><ref-publicationyear first="1998"/><ref-volisspag><pagerange first="627" last="634"/></ref-volisspag><ref-text>Orlando, FL, March-April</ref-text></ref-info></reference><reference id="131"><ref-info><ref-title><ref-titletext>Microprocessors - 10 years back, 10 years ahead</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">23044523418</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>G.S.</ce:initials><ce:indexed-name>Sohi G.S.</ce:indexed-name><ce:surname>Sohi</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comp. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="2000"/><pagerange first="208" last="218"/></ref-volisspag></ref-info></reference><reference id="132"><ref-info><ref-title><ref-titletext>MAJC-5200: A high performance microprocessor for multimedia computing</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">23044520038</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.</ce:initials><ce:indexed-name>Sudharsanan S.</ce:indexed-name><ce:surname>Sudharsanan</ce:surname></author></ref-authors><ref-sourcetitle>Lecture Notes Comput. Sci.</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="1800"/><pagerange first="163" last="170"/></ref-volisspag></ref-info></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>