Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Feb 17 21:43:49 2025
| Host         : adnepukan-deepin running 64-bit Deepin 20.9
| Command      : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
| Design       : system_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 3560
+-----------+----------+---------------------------------------------------------------------+--------+
| Rule      | Severity | Description                                                         | Checks |
+-----------+----------+---------------------------------------------------------------------+--------+
| DPIP-2    | Warning  | Input pipelining                                                    | 1920   |
| DPOP-3    | Warning  | PREG Output pipelining                                              | 480    |
| DPOP-4    | Warning  | MREG Output pipelining                                              | 32     |
| REQP-1861 | Warning  | URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high                       | 128    |
| REQP-1935 | Warning  | RAMB36E2_nochange_collision_advisory                                | 8      |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 480    |
| REQP-1737 | Advisory | DSP_Abus_preadd_amult_sel_A_sign_bit_alert                          | 512    |
+-----------+----------+---------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_1/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_1/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_10/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_10/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_100/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_100/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_101/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_101/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_102/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_102/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_103/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_103/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_104/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_104/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_105/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_105/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_106/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_106/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_107/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_107/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_108/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_108/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_109/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_109/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_11/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_11/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_110/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_110/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_112/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_112/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_113/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_113/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_114/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_114/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_115/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_115/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_116/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_116/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_117/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_117/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_118/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_118/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_119/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_119/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_12/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_12/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_120/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_120/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_121/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_121/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_122/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_122/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_123/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_123/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_124/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_124/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_125/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_125/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_126/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_126/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_128/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_128/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_129/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_129/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_13/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_13/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_130/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_130/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_131/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_131/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_132/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_132/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_133/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_133/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_134/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_134/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_135/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_135/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_136/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_136/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_137/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_137/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_138/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_138/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_139/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_139/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_14/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_14/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_140/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_140/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_141/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_141/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_142/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_142/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_144/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_144/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_145/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_145/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_146/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_146/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_147/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_147/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_148/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_148/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_149/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_149/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_150/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_150/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_151/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_151/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_152/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_152/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_153/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_153/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_154/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_154/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_155/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_155/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_156/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_156/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_157/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_157/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_158/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_158/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_16/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_16/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_160/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_160/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_161/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_161/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_162/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_162/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_163/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_163/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_164/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_164/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_165/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_165/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_166/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_166/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_167/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_167/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_168/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_168/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_169/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_169/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_17/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_17/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_170/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_170/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_171/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_171/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_172/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_172/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_173/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_173/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_174/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_174/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_176/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_176/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_177/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_177/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_178/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_178/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_179/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_179/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_18/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_18/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_180/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_180/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_181/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_181/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_182/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_182/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_183/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_183/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_184/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_184/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_185/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_185/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_186/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_186/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_187/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_187/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#190 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_188/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_188/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#191 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_189/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_189/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#192 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_19/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_19/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#193 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_190/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_190/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#194 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_192/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_192/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#195 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_193/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_193/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#196 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_194/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_194/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#197 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_195/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_195/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#198 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_196/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_196/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#199 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_197/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_197/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#200 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_198/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_198/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#201 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_199/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_199/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#202 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#203 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_20/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_20/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#204 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_200/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_200/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#205 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_201/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_201/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#206 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_202/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_202/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#207 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_203/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_203/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#208 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_204/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_204/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#209 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_205/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_205/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#210 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_206/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_206/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#211 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_208/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_208/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#212 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_209/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_209/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#213 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_21/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_21/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#214 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_210/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_210/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#215 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_211/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_211/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#216 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_212/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_212/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#217 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_213/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_213/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#218 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_214/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_214/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#219 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_215/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_215/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#220 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_216/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_216/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#221 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_217/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_217/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#222 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_218/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_218/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#223 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_219/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_219/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#224 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_22/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_22/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#225 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_220/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_220/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#226 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_221/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_221/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#227 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_222/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_222/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#228 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_224/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_224/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#229 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_225/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_225/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#230 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_226/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_226/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#231 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_227/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_227/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#232 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_228/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_228/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#233 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_229/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_229/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#234 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_23/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_23/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#235 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_230/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_230/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#236 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_231/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_231/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#237 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_232/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_232/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#238 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_233/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_233/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#239 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_234/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_234/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#240 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_235/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_235/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#241 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_236/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_236/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#242 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_237/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_237/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#243 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_238/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_238/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#244 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_24/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_24/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#245 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_240/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_240/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#246 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_241/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_241/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#247 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_242/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_242/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#248 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_243/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_243/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#249 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_244/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_244/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#250 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_245/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_245/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#251 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_246/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_246/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#252 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_247/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_247/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#253 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_248/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_248/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#254 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_249/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_249/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#255 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_25/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_25/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#256 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_250/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_250/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#257 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_251/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_251/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#258 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_252/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_252/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#259 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_253/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_253/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#260 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_254/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_254/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#261 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_256/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_256/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#262 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_257/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_257/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#263 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_258/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_258/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#264 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_259/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_259/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#265 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_26/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_26/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#266 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_260/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_260/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#267 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_261/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_261/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#268 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_262/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_262/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#269 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_263/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_263/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#270 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_264/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_264/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#271 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_265/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_265/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#272 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_266/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_266/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#273 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_267/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_267/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#274 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_268/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_268/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#275 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_269/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_269/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#276 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_27/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_27/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#277 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_270/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_270/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#278 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_272/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_272/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#279 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_273/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_273/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#280 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_274/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_274/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#281 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_275/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_275/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#282 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_276/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_276/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#283 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_277/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_277/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#284 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_278/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_278/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#285 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_279/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_279/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#286 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_28/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_28/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#287 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_280/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_280/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#288 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_281/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_281/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#289 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_282/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_282/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#290 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_283/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_283/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#291 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_284/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_284/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#292 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_285/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_285/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#293 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_286/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_286/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#294 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_288/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_288/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#295 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_289/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_289/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#296 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_29/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_29/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#297 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_290/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_290/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#298 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_291/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_291/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#299 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_292/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_292/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#300 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_293/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_293/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#301 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_294/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_294/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#302 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_295/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_295/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#303 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_296/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_296/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#304 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_297/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_297/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#305 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_298/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_298/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#306 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_299/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_299/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#307 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_3/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_3/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#308 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_30/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_30/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#309 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_300/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_300/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#310 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_301/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_301/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#311 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_302/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_302/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#312 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_304/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_304/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#313 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_305/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_305/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#314 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_306/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_306/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#315 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_307/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_307/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#316 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_308/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_308/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#317 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_309/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_309/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#318 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_310/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_310/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#319 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_311/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_311/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#320 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_312/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_312/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#321 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_313/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_313/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#322 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_314/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_314/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#323 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_315/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_315/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#324 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_316/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_316/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#325 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_317/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_317/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#326 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_318/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_318/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#327 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_32/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_32/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#328 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_320/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_320/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#329 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_321/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_321/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#330 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_322/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_322/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#331 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_323/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_323/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#332 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_324/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_324/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#333 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_325/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_325/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#334 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_326/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_326/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#335 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_327/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_327/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#336 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_328/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_328/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#337 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_329/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_329/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#338 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_33/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_33/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#339 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_330/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_330/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#340 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_331/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_331/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#341 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_332/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_332/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#342 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_333/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_333/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#343 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_334/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_334/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#344 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_336/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_336/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#345 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_337/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_337/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#346 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_338/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_338/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#347 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_339/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_339/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#348 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_34/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_34/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#349 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_340/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_340/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#350 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_341/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_341/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#351 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_342/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_342/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#352 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_343/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_343/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#353 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_344/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_344/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#354 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_345/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_345/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#355 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_346/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_346/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#356 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_347/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_347/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#357 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_348/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_348/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#358 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_349/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_349/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#359 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_35/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_35/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#360 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_350/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_350/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#361 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_352/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_352/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#362 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_353/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_353/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#363 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_354/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_354/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#364 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_355/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_355/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#365 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_356/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_356/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#366 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_357/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_357/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#367 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_358/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_358/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#368 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_359/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_359/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#369 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_36/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_36/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#370 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_360/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_360/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#371 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_361/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_361/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#372 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_362/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_362/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#373 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_363/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_363/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#374 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_364/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_364/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#375 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_365/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_365/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#376 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_366/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_366/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#377 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_368/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_368/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#378 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_369/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_369/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#379 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_37/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_37/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#380 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_370/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_370/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#381 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_371/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_371/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#382 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_372/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_372/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#383 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_373/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_373/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#384 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_374/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_374/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#385 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_375/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_375/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#386 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_376/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_376/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#387 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_377/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_377/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#388 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_378/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_378/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#389 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_379/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_379/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#390 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_38/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_38/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#391 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_380/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_380/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#392 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_381/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_381/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#393 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_382/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_382/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#394 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_384/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_384/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#395 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_385/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_385/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#396 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_386/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_386/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#397 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_387/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_387/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#398 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_388/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_388/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#399 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_389/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_389/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#400 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_39/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_39/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#401 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_390/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_390/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#402 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_391/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_391/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#403 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_392/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_392/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#404 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_393/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_393/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#405 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_394/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_394/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#406 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_395/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_395/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#407 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_396/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_396/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#408 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_397/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_397/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#409 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_398/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_398/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#410 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_4/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_4/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#411 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_40/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_40/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#412 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_400/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_400/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#413 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_401/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_401/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#414 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_402/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_402/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#415 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_403/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_403/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#416 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_404/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_404/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#417 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_405/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_405/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#418 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_406/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_406/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#419 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_407/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_407/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#420 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_408/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_408/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#421 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_409/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_409/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#422 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_41/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_41/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#423 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_410/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_410/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#424 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_411/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_411/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#425 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_412/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_412/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#426 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_413/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_413/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#427 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_414/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_414/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#428 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_416/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_416/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#429 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_417/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_417/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#430 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_418/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_418/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#431 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_419/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_419/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#432 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_42/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_42/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#433 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_420/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_420/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#434 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_421/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_421/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#435 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_422/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_422/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#436 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_423/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_423/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#437 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_424/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_424/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#438 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_425/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_425/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#439 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_426/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_426/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#440 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_427/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_427/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#441 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_428/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_428/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#442 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_429/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_429/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#443 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_43/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_43/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#444 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_430/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_430/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#445 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_432/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_432/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#446 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_433/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_433/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#447 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_434/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_434/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#448 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_435/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_435/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#449 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_436/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_436/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#450 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_437/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_437/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#451 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_438/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_438/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#452 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_439/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_439/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#453 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_44/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_44/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#454 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_440/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_440/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#455 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_441/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_441/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#456 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_442/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_442/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#457 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_443/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_443/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#458 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_444/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_444/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#459 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_445/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_445/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#460 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_446/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_446/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#461 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_448/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_448/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#462 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_449/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_449/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#463 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_45/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_45/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#464 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_450/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_450/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#465 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_451/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_451/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#466 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_452/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_452/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#467 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_453/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_453/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#468 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_454/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_454/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#469 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_455/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_455/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#470 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_456/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_456/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#471 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_457/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_457/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#472 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_458/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_458/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#473 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_459/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_459/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#474 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_46/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_46/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#475 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_460/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_460/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#476 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_461/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_461/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#477 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_462/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_462/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#478 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_464/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_464/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#479 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_465/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_465/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#480 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_466/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_466/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#481 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_467/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_467/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#482 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_468/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_468/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#483 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_469/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_469/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#484 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_470/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_470/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#485 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_471/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_471/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#486 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_472/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_472/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#487 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_473/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_473/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#488 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_474/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_474/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#489 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_475/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_475/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#490 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_476/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_476/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#491 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_477/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_477/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#492 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_478/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_478/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#493 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_48/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_48/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#494 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_480/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_480/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#495 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_481/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_481/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#496 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_482/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_482/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#497 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_483/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_483/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#498 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_484/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_484/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#499 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_485/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_485/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#500 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_486/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_486/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#501 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_487/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_487/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#502 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_488/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_488/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#503 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_489/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_489/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#504 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_49/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_49/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#505 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_490/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_490/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#506 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_491/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_491/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#507 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_492/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_492/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#508 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_493/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_493/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#509 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_494/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_494/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#510 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_496/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_496/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#511 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_497/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_497/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#512 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_498/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_498/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#513 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_499/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_499/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#514 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_5/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_5/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#515 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_50/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_50/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#516 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_500/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_500/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#517 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_501/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_501/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#518 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_502/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_502/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#519 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_503/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_503/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#520 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_504/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_504/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#521 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_505/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_505/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#522 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_506/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_506/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#523 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_507/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_507/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#524 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_508/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_508/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#525 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_509/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_509/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#526 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_51/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_51/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#527 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_510/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_510/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#528 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_52/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_52/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#529 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_53/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_53/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#530 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_54/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_54/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#531 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_55/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_55/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#532 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_56/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_56/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#533 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_57/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_57/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#534 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_58/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_58/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#535 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_59/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_59/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#536 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_6/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_6/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#537 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_60/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_60/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#538 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_61/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_61/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#539 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_62/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_62/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#540 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_64/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_64/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#541 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_65/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_65/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#542 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_66/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_66/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#543 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_67/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_67/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#544 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_68/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_68/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#545 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_69/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_69/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#546 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_7/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_7/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#547 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_70/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_70/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#548 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_71/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_71/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#549 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_72/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_72/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#550 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_73/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_73/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#551 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_74/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_74/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#552 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_75/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_75/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#553 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_76/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_76/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#554 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_77/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_77/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#555 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_78/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_78/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#556 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_8/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_8/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#557 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_80/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_80/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#558 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_81/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_81/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#559 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_82/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_82/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#560 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_83/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_83/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#561 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_84/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_84/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#562 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_85/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_85/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#563 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_86/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_86/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#564 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_87/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_87/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#565 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_88/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_88/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#566 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_89/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_89/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#567 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_9/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_9/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#568 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_90/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_90/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#569 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_91/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_91/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#570 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_92/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_92/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#571 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_93/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_93/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#572 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_94/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_94/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#573 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_96/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_96/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#574 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_97/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_97/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#575 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_98/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_98/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#576 Warning
Input pipelining  
DSP system_i/Top_0/inst/dsp/comp_dsp_wx2_99/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/dsp/comp_dsp_wx2_99/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#577 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#578 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#579 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#580 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#581 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#582 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#583 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#584 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#585 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#586 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#587 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#588 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#589 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#590 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#591 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#592 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#593 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#594 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#595 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#596 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#597 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#598 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#599 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#600 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#601 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#602 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#603 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#604 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#605 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#606 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#607 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#608 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#609 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#610 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#611 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#612 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#613 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#614 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#615 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#616 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#617 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#618 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#619 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#620 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#621 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#622 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#623 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#624 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#625 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#626 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#627 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#628 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#629 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#630 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#631 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#632 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#633 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#634 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#635 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#636 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#637 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#638 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#639 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#640 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#641 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#642 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#643 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#644 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#645 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#646 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#647 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#648 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#649 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#650 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#651 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#652 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#653 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#654 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#655 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#656 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#657 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#658 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#659 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#660 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#661 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#662 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#663 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#664 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#665 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#666 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#667 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#668 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#669 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#670 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#671 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#672 Warning
Input pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#673 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#674 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#675 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#676 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#677 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#678 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#679 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#680 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#681 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#682 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#683 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#684 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#685 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#686 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#687 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#688 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#689 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#690 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#691 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#692 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#693 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#694 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#695 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#696 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#697 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#698 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#699 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#700 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#701 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#702 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#703 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#704 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#705 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#706 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#707 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#708 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#709 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#710 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#711 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#712 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#713 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#714 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#715 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#716 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#717 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#718 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#719 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#720 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#721 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#722 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#723 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#724 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#725 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#726 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#727 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#728 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#729 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#730 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#731 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#732 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#733 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#734 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#735 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#736 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#737 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#738 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#739 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#740 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#741 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#742 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#743 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#744 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#745 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#746 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#747 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#748 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#749 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#750 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#751 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#752 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#753 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#754 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#755 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#756 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#757 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#758 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#759 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#760 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#761 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#762 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#763 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#764 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#765 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#766 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#767 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#768 Warning
Input pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#769 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#770 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#771 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#772 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#773 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#774 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#775 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#776 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#777 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#778 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#779 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#780 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#781 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#782 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#783 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#784 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#785 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#786 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#787 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#788 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#789 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#790 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#791 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#792 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#793 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#794 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#795 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#796 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#797 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#798 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#799 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#800 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#801 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#802 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#803 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#804 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#805 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#806 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#807 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#808 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#809 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#810 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#811 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#812 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#813 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#814 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#815 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#816 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#817 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#818 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#819 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#820 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#821 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#822 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#823 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#824 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#825 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#826 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#827 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#828 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#829 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#830 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#831 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#832 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#833 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#834 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#835 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#836 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#837 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#838 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#839 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#840 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#841 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#842 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#843 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#844 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#845 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#846 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#847 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#848 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#849 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#850 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#851 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#852 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#853 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#854 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#855 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#856 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#857 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#858 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#859 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#860 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#861 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#862 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#863 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#864 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#865 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#866 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#867 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#868 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#869 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#870 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#871 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#872 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#873 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#874 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#875 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#876 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#877 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#878 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#879 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#880 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#881 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#882 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#883 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#884 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#885 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#886 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#887 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#888 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#889 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#890 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#891 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#892 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#893 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#894 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#895 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#896 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#897 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#898 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#899 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#900 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#901 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#902 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#903 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#904 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#905 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#906 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#907 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#908 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#909 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#910 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#911 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#912 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#913 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#914 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#915 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#916 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#917 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#918 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#919 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#920 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#921 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#922 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#923 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#924 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#925 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#926 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#927 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#928 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#929 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#930 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#931 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#932 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#933 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#934 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#935 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#936 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#937 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#938 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#939 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#940 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#941 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#942 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#943 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#944 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#945 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#946 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#947 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#948 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#949 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#950 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#951 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#952 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#953 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#954 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#955 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#956 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#957 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#958 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#959 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#960 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#961 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#962 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#963 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#964 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#965 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#966 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#967 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#968 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#969 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#970 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#971 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#972 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#973 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#974 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#975 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#976 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#977 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#978 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#979 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#980 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#981 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#982 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#983 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#984 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#985 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#986 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#987 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#988 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#989 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#990 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#991 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#992 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#993 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#994 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#995 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#996 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#997 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#998 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#999 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1000 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1001 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1002 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1003 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1004 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1005 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1006 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1007 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1008 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1009 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1010 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1011 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1012 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1013 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1014 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1015 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1016 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1017 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1018 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1019 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1020 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1021 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1022 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1023 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1024 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1025 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1026 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1027 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1028 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1029 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1030 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1031 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1032 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1033 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1034 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1035 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1036 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1037 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1038 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1039 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1040 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1041 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1042 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1043 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1044 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1045 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1046 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1047 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1048 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1049 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1050 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1051 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1052 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1053 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1054 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1055 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1056 Warning
Input pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1057 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1058 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1059 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1060 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1061 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1062 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1063 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1064 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1065 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1066 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1067 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1068 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1069 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1070 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1071 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1072 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1073 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1074 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1075 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1076 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1077 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1078 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1079 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1080 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1081 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1082 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1083 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1084 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1085 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1086 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1087 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1088 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1089 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1090 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1091 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1092 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1093 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1094 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1095 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1096 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1097 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1098 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1099 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1100 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1101 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1102 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1103 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1104 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1105 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1106 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1107 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1108 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1109 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1110 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1111 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1112 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1113 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1114 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1115 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1116 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1117 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1118 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1119 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1120 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1121 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1122 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1123 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1124 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1125 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1126 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1127 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1128 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1129 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1130 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1131 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1132 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1133 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1134 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1135 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1136 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1137 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1138 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1139 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1140 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1141 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1142 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1143 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1144 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1145 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1146 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1147 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1148 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1149 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1150 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1151 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1152 Warning
Input pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1153 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1154 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1155 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1156 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1157 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1158 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1159 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1160 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1161 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1162 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1163 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1164 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1165 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1166 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1167 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1168 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1169 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1170 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1171 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1172 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1173 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1174 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1175 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1176 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1177 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1178 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1179 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1180 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1181 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1182 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1183 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1184 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1185 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1186 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1187 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1188 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1189 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1190 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1191 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1192 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1193 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1194 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1195 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1196 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1197 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1198 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1199 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1200 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1201 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1202 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1203 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1204 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1205 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1206 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1207 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1208 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1209 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1210 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1211 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1212 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1213 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1214 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1215 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1216 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1217 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1218 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1219 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1220 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1221 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1222 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1223 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1224 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1225 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1226 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1227 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1228 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1229 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1230 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1231 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1232 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1233 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1234 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1235 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1236 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1237 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1238 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1239 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1240 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1241 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1242 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1243 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1244 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1245 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1246 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1247 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1248 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1249 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1250 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1251 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1252 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1253 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1254 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1255 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1256 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1257 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1258 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1259 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1260 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1261 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1262 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1263 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1264 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1265 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1266 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1267 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1268 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1269 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1270 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1271 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1272 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1273 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1274 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1275 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1276 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1277 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1278 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1279 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1280 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1281 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1282 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1283 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1284 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1285 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1286 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1287 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1288 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1289 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1290 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1291 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1292 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1293 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1294 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1295 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1296 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1297 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1298 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1299 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1300 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1301 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1302 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1303 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1304 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1305 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1306 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1307 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1308 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1309 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1310 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1311 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1312 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1313 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1314 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1315 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1316 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1317 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1318 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1319 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1320 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1321 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1322 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1323 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1324 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1325 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1326 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1327 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1328 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1329 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1330 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1331 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1332 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1333 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1334 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1335 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1336 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1337 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1338 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1339 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1340 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1341 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1342 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1343 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1344 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1345 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1346 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1347 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1348 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1349 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1350 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1351 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1352 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1353 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1354 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1355 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1356 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1357 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1358 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1359 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1360 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1361 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1362 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1363 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1364 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1365 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1366 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1367 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1368 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1369 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1370 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1371 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1372 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1373 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1374 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1375 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1376 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1377 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1378 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1379 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1380 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1381 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1382 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1383 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1384 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1385 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1386 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1387 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1388 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1389 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1390 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1391 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1392 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1393 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1394 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1395 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1396 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1397 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1398 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1399 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1400 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1401 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1402 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1403 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1404 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1405 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1406 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1407 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1408 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1409 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1410 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1411 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1412 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1413 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1414 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1415 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1416 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1417 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1418 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1419 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1420 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1421 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1422 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1423 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1424 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1425 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1426 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1427 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1428 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1429 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1430 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1431 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1432 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1433 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1434 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1435 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1436 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1437 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1438 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1439 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1440 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1441 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1442 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1443 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1444 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1445 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1446 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1447 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1448 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1449 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1450 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1451 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1452 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1453 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1454 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1455 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1456 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1457 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1458 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1459 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1460 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1461 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1462 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1463 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1464 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1465 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1466 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1467 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1468 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1469 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1470 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1471 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1472 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1473 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1474 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1475 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1476 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1477 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1478 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1479 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1480 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1481 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1482 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1483 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1484 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1485 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1486 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1487 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1488 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1489 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1490 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1491 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1492 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1493 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1494 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1495 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1496 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1497 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1498 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1499 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1500 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1501 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1502 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1503 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1504 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1505 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1506 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1507 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1508 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1509 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1510 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1511 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1512 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1513 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1514 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1515 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1516 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1517 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1518 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1519 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1520 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1521 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1522 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1523 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1524 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1525 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1526 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1527 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1528 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1529 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1530 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1531 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1532 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1533 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1534 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1535 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1536 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1537 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1538 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1539 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1540 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1541 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1542 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1543 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1544 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1545 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1546 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1547 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1548 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1549 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1550 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1551 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1552 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1553 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1554 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1555 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1556 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1557 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1558 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1559 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1560 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1561 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1562 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1563 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1564 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1565 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1566 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1567 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1568 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1569 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1570 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1571 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1572 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1573 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1574 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1575 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1576 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1577 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1578 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1579 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1580 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1581 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1582 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1583 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1584 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1585 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1586 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1587 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1588 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1589 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1590 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1591 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1592 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1593 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1594 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1595 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1596 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1597 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1598 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1599 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1600 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1601 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1602 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1603 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1604 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1605 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1606 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1607 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1608 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1609 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1610 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1611 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1612 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1613 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1614 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1615 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1616 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1617 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1618 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1619 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1620 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1621 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1622 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1623 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1624 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1625 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1626 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1627 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1628 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1629 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1630 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1631 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1632 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1633 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1634 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1635 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1636 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1637 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1638 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1639 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1640 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1641 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1642 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1643 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1644 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1645 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1646 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1647 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1648 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1649 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1650 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1651 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1652 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1653 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1654 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1655 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1656 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1657 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1658 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1659 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1660 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1661 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1662 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1663 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1664 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1665 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1666 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1667 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1668 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1669 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1670 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1671 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1672 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1673 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1674 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1675 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1676 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1677 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1678 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1679 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1680 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1681 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1682 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1683 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1684 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1685 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1686 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1687 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1688 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1689 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1690 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1691 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1692 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1693 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1694 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1695 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1696 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1697 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1698 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1699 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1700 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1701 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1702 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1703 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1704 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1705 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1706 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1707 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1708 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1709 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1710 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1711 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1712 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1713 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1714 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1715 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1716 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1717 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1718 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1719 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1720 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1721 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1722 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1723 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1724 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1725 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1726 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1727 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1728 Warning
Input pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1729 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1730 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1731 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1732 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1733 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1734 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1735 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1736 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1737 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1738 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1739 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1740 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1741 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1742 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1743 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1744 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1745 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1746 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1747 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1748 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1749 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1750 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1751 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1752 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1753 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1754 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1755 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1756 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1757 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1758 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1759 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1760 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1761 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1762 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1763 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1764 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1765 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1766 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1767 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1768 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1769 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1770 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1771 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1772 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1773 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1774 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1775 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1776 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1777 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1778 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1779 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1780 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1781 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1782 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1783 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1784 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1785 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1786 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1787 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1788 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1789 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1790 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1791 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1792 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1793 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1794 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1795 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1796 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1797 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1798 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1799 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1800 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1801 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1802 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1803 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1804 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1805 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1806 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1807 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1808 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1809 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1810 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1811 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1812 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1813 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1814 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1815 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1816 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1817 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1818 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1819 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1820 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1821 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1822 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1823 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1824 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1825 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1826 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1827 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1828 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1829 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1830 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1831 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1832 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1833 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1834 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1835 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1836 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1837 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1838 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1839 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1840 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1841 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1842 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1843 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1844 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1845 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1846 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1847 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1848 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1849 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1850 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1851 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1852 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1853 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1854 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1855 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1856 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1857 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1858 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1859 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1860 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1861 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1862 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1863 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1864 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1865 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1866 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1867 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1868 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1869 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1870 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1871 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1872 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1873 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1874 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1875 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1876 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1877 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1878 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1879 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1880 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1881 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1882 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1883 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1884 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1885 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1886 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1887 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1888 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1889 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1890 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1891 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1892 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1893 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1894 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1895 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1896 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1897 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1898 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1899 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1900 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1901 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1902 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1903 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1904 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1905 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1906 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1907 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1908 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1909 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1910 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1911 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1912 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1913 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1914 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1915 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1916 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1917 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1918 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1919 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#1920 Warning
Input pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive input system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#107 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#108 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#109 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#110 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#111 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#112 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#113 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#114 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#115 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#116 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#117 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#118 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#119 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#120 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#121 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#122 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#123 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#124 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#125 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#126 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#127 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#128 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#129 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#130 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#131 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#132 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#133 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#134 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#135 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#136 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#137 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#138 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#139 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#140 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#141 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#142 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#143 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#144 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#145 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#146 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#147 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#148 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#149 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#150 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#151 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#152 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#153 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#154 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#155 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#156 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#157 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#158 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#159 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#160 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#161 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#162 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#163 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#164 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#165 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#166 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#167 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#168 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#169 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#170 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#171 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#172 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#173 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#174 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#175 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#176 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#177 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#178 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#179 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#180 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#181 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#182 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#183 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#184 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#185 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#186 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#187 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#188 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#189 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#190 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#191 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#192 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#193 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#194 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#195 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#196 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#197 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#198 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#199 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#200 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#201 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#202 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#203 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#204 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#205 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#206 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#207 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#208 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#209 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#210 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#211 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#212 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#213 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#214 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#215 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#216 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#217 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#218 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#219 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#220 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#221 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#222 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#223 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#224 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#225 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#226 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#227 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#228 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#229 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#230 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#231 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#232 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#233 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#234 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#235 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#236 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#237 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#238 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#239 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#240 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#241 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#242 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#243 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#244 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#245 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#246 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#247 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#248 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#249 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#250 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#251 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#252 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#253 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#254 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#255 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#256 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#257 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#258 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#259 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#260 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#261 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#262 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#263 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#264 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#265 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#266 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#267 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#268 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#269 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#270 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#271 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#272 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#273 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#274 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#275 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#276 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#277 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#278 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#279 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#280 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#281 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#282 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#283 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#284 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#285 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#286 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#287 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#288 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#289 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#290 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#291 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#292 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#293 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#294 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#295 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#296 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#297 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#298 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#299 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#300 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#301 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#302 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#303 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#304 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#305 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#306 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#307 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#308 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#309 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#310 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#311 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#312 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#313 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#314 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#315 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#316 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#317 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#318 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#319 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#320 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#321 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#322 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#323 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#324 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#325 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#326 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#327 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#328 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#329 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#330 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#331 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#332 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#333 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#334 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#335 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#336 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#337 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#338 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#339 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#340 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#341 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#342 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#343 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#344 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#345 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#346 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#347 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#348 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#349 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#350 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#351 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#352 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#353 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#354 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#355 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#356 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#357 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#358 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#359 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#360 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#361 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#362 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#363 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#364 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#365 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#366 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#367 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#368 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#369 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#370 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#371 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#372 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#373 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#374 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#375 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#376 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#377 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#378 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#379 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#380 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#381 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#382 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#383 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#384 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#385 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#386 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#387 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#388 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#389 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#390 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#391 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#392 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#393 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#394 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#395 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#396 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#397 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#398 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#399 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#400 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#401 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#402 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#403 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#404 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#405 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#406 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#407 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#408 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#409 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#410 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#411 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#412 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#413 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#414 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#415 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#416 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#417 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#418 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#419 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#420 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#421 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#422 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#423 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#424 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#425 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#426 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#427 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#428 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#429 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#430 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#431 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#432 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#433 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#434 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#435 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#436 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#437 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#438 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#439 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#440 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#441 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#442 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#443 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#444 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#445 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#446 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#447 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#448 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#449 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#450 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#451 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#452 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#453 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#454 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#455 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#456 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#457 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#458 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#459 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#460 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#461 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#462 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#463 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#464 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#465 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#466 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#467 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#468 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#469 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#470 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#471 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#472 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#473 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#474 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#475 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#476 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#477 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#478 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#479 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#480 Warning
PREG Output pipelining  
DSP system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive output system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive multiplier stage system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1861#1 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[0].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#2 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[0].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#3 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[1].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#4 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[1].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#5 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[2].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#6 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[2].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#7 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[3].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#8 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[3].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#9 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[4].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#10 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[4].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#11 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#12 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[5].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#13 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[6].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#14 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[6].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#15 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[7].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#16 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramBypass/bram/loop_ram[7].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#17 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[0].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#18 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[0].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#19 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[10].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#20 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[10].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#21 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[11].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#22 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[11].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#23 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[12].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#24 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[12].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#25 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[13].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#26 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[13].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#27 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#28 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[14].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#29 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[15].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#30 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[15].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#31 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#32 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[16].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#33 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[17].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#34 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[17].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#35 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[18].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#36 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[18].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#37 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[19].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#38 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[19].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#39 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[1].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#40 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[1].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#41 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[20].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#42 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[20].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#43 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[21].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#44 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[21].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#45 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[22].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#46 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[22].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#47 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[23].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#48 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[23].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#49 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[24].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#50 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[24].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#51 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#52 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[25].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#53 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[26].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#54 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[26].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#55 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[27].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#56 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[27].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#57 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[28].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#58 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[28].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#59 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[29].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#60 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[29].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#61 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[2].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#62 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[2].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#63 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[30].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#64 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[30].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#65 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[31].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#66 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[31].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#67 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[32].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#68 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[32].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#69 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#70 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[33].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#71 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[34].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#72 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[34].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#73 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[35].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#74 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[35].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#75 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[36].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#76 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[36].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#77 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#78 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[37].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#79 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#80 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[38].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#81 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[39].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#82 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[39].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#83 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#84 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[3].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#85 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#86 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[40].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#87 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[41].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#88 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[41].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#89 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[42].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#90 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[42].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#91 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#92 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[43].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#93 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[44].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#94 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[44].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#95 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[45].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#96 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[45].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#97 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[46].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#98 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[46].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#99 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#100 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[47].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#101 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[48].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#102 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[48].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#103 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[49].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#104 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[49].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#105 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[4].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#106 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[4].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#107 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#108 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[50].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#109 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#110 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[51].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#111 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#112 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[52].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#113 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[53].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#114 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[53].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#115 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#116 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[54].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#117 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[55].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#118 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[55].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#119 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[5].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#120 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[5].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#121 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[6].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#122 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[6].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#123 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[7].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#124 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[7].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#125 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#126 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[8].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1861#127 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[9].u_uram_core has USE_EXT_CE_A is set to FALSE and/or OREG_ECC_A is set to FALSE, so the OREG_ECC_CE_A pin should be tied HIGH.
Related violations: <none>

REQP-1861#128 Warning
URAM288_USE_EXT_CE_FALSE_tie_OREG_ECC_CE_high  
URAM288 system_i/Top_0/inst/ram/ramParam/uram/loop_ram[9].u_uram_core has USE_EXT_CE_B is set to FALSE and/or OREG_ECC_B is set to FALSE, so the OREG_ECC_CE_B pin should be tied HIGH.
Related violations: <none>

REQP-1935#1 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#2 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#3 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#4 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#5 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#6 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#7 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#8 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (system_i/Top_0/inst/ram/ramASup/bram/u_core/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/dequantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#59 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#60 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#61 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#62 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#63 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#64 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/expSILU/comp_dsp_exp_silu_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#65 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#66 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#67 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#68 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#69 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#70 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#71 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#72 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#73 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#74 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#75 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#76 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#77 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#78 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#79 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#80 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#81 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#82 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#83 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#84 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#85 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#86 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#87 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#88 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#89 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#90 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#91 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#92 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#93 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#94 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#95 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#96 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/mulAddBypass/muladd/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#97 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#98 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#99 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#100 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#101 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#102 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#103 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#104 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#105 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#106 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#107 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#108 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#109 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#110 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#111 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#112 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#113 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#114 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#115 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#116 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#117 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#118 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#119 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#120 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#121 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#122 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#123 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#124 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#125 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#126 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#127 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#128 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/acc/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#129 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#130 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#131 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#132 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#133 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#134 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#135 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#136 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#137 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#138 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#139 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#140 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#141 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#142 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#143 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#144 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#145 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#146 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#147 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#148 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#149 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#150 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#151 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#152 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#153 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#154 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#155 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#156 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#157 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#158 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#159 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#160 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/square/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#161 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#162 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#163 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#164 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#165 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#166 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#167 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#168 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#169 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#170 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#171 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#172 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#173 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#174 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#175 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#176 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#177 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#178 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#179 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#180 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#181 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#182 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#183 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#184 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#185 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#186 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#187 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#188 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#189 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#190 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#191 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#192 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/norm/sumsquare/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#193 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#194 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#195 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#196 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#197 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#198 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#199 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#200 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#201 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#202 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#203 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#204 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#205 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#206 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#207 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#208 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#209 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#210 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#211 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#212 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#213 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#214 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#215 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#216 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#217 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#218 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#219 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#220 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#221 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#222 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#223 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#224 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/quantize/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#225 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#226 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#227 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#228 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#229 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#230 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#231 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#232 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#233 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#234 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#235 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#236 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#237 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#238 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#239 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#240 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#241 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#242 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#243 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#244 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#245 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#246 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#247 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#248 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#249 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#250 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#251 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#252 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#253 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#254 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#255 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#256 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#257 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#258 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#259 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#260 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#261 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#262 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#263 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#264 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#265 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#266 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#267 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#268 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#269 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#270 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#271 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#272 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#273 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#274 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#275 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#276 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#277 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#278 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#279 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#280 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#281 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#282 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#283 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#284 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#285 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#286 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#287 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#288 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/add/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#289 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#290 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#291 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#292 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#293 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#294 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#295 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#296 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#297 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#298 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#299 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#300 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#301 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#302 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#303 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#304 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#305 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#306 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#307 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#308 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#309 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#310 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#311 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#312 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#313 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#314 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#315 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#316 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#317 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#318 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#319 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#320 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#321 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#322 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#323 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#324 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#325 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#326 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#327 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#328 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#329 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#330 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#331 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#332 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#333 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#334 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#335 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#336 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#337 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#338 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#339 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#340 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#341 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#342 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#343 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#344 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#345 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#346 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#347 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#348 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#349 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#350 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#351 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#352 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul1/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#353 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#354 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#355 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#356 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#357 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#358 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#359 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#360 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#361 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#362 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#363 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#364 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#365 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#366 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#367 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#368 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#369 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#370 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#371 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#372 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#373 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#374 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#375 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#376 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#377 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#378 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#379 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_32/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#380 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_33/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#381 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_34/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#382 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_35/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#383 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_36/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#384 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_37/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#385 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_38/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#386 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_39/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#387 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#388 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_40/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#389 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_41/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#390 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_42/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#391 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_43/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#392 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_44/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#393 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_45/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#394 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_46/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#395 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_47/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#396 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_48/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#397 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_49/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#398 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#399 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_50/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#400 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_51/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#401 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_52/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#402 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_53/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#403 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_54/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#404 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_55/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#405 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_56/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#406 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_57/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#407 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_58/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#408 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_59/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#409 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#410 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_60/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#411 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_61/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#412 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_62/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#413 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_63/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#414 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#415 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#416 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/rope/mul2/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#417 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#418 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#419 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#420 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#421 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#422 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#423 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#424 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#425 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#426 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#427 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#428 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#429 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#430 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#431 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#432 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#433 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#434 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#435 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#436 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#437 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#438 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#439 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#440 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#441 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#442 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#443 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#444 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#445 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#446 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#447 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#448 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#449 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#450 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_1/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#451 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_10/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#452 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_11/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#453 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_12/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#454 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_13/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#455 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_14/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#456 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_15/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#457 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_16/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#458 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_17/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#459 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_18/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#460 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_19/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#461 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_2/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#462 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_20/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#463 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_21/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#464 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_22/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#465 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_23/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#466 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_24/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#467 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_25/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#468 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_26/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#469 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_27/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#470 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_28/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#471 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_29/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#472 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_3/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#473 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_30/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#474 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_31/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#475 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_4/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#476 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_5/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#477 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_6/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#478 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_7/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#479 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_8/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#480 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
system_i/Top_0/inst/scaleMul1/core/comp_dsp_mul_add_9/u_mul/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1737#1 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#2 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_1/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#3 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_10/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#4 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_100/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#5 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_101/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#6 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_102/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#7 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_103/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#8 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_104/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#9 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_105/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#10 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_106/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#11 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_107/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#12 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_108/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#13 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_109/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#14 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_11/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#15 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_110/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#16 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_111/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#17 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_112/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#18 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_113/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#19 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_114/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#20 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_115/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#21 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_116/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#22 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_117/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#23 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_118/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#24 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_119/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#25 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_12/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#26 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_120/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#27 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_121/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#28 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_122/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#29 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_123/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#30 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_124/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#31 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_125/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#32 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_126/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#33 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_127/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#34 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_128/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#35 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_129/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#36 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_13/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#37 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_130/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#38 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_131/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#39 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_132/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#40 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_133/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#41 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_134/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#42 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_135/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#43 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_136/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#44 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_137/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#45 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_138/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#46 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_139/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#47 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_14/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#48 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_140/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#49 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_141/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#50 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_142/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#51 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_143/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#52 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_144/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#53 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_145/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#54 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_146/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#55 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_147/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#56 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_148/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#57 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_149/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#58 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_15/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#59 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_150/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#60 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_151/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#61 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_152/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#62 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_153/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#63 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_154/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#64 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_155/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#65 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_156/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#66 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_157/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#67 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_158/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#68 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_159/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#69 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_16/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#70 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_160/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#71 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_161/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#72 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_162/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#73 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_163/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#74 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_164/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#75 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_165/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#76 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_166/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#77 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_167/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#78 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_168/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#79 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_169/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#80 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_17/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#81 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_170/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#82 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_171/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#83 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_172/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#84 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_173/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#85 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_174/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#86 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_175/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#87 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_176/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#88 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_177/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#89 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_178/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#90 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_179/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#91 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_18/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#92 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_180/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#93 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_181/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#94 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_182/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#95 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_183/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#96 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_184/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#97 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_185/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#98 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_186/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#99 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_187/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#100 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_188/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#101 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_189/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#102 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_19/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#103 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_190/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#104 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_191/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#105 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_192/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#106 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_193/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#107 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_194/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#108 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_195/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#109 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_196/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#110 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_197/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#111 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_198/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#112 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_199/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#113 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_2/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#114 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_20/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#115 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_200/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#116 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_201/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#117 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_202/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#118 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_203/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#119 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_204/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#120 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_205/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#121 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_206/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#122 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_207/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#123 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_208/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#124 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_209/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#125 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_21/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#126 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_210/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#127 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_211/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#128 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_212/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#129 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_213/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#130 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_214/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#131 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_215/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#132 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_216/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#133 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_217/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#134 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_218/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#135 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_219/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#136 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_22/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#137 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_220/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#138 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_221/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#139 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_222/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#140 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_223/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#141 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_224/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#142 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_225/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#143 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_226/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#144 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_227/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#145 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_228/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#146 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_229/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#147 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_23/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#148 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_230/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#149 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_231/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#150 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_232/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#151 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_233/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#152 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_234/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#153 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_235/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#154 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_236/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#155 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_237/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#156 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_238/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#157 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_239/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#158 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_24/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#159 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_240/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#160 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_241/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#161 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_242/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#162 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_243/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#163 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_244/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#164 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_245/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#165 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_246/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#166 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_247/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#167 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_248/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#168 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_249/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#169 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_25/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#170 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_250/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#171 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_251/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#172 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_252/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#173 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_253/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#174 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_254/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#175 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_255/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#176 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_256/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#177 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_257/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#178 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_258/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#179 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_259/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#180 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_26/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#181 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_260/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#182 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_261/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#183 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_262/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#184 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_263/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#185 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_264/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#186 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_265/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#187 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_266/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#188 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_267/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#189 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_268/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#190 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_269/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#191 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_27/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#192 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_270/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#193 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_271/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#194 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_272/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#195 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_273/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#196 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_274/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#197 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_275/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#198 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_276/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#199 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_277/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#200 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_278/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#201 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_279/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#202 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_28/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#203 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_280/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#204 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_281/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#205 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_282/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#206 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_283/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#207 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_284/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#208 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_285/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#209 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_286/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#210 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_287/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#211 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_288/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#212 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_289/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#213 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_29/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#214 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_290/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#215 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_291/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#216 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_292/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#217 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_293/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#218 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_294/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#219 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_295/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#220 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_296/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#221 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_297/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#222 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_298/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#223 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_299/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#224 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_3/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#225 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_30/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#226 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_300/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#227 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_301/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#228 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_302/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#229 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_303/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#230 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_304/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#231 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_305/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#232 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_306/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#233 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_307/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#234 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_308/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#235 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_309/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#236 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_31/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#237 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_310/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#238 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_311/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#239 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_312/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#240 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_313/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#241 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_314/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#242 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_315/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#243 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_316/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#244 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_317/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#245 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_318/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#246 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_319/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#247 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_32/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#248 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_320/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#249 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_321/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#250 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_322/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#251 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_323/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#252 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_324/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#253 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_325/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#254 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_326/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#255 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_327/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#256 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_328/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#257 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_329/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#258 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_33/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#259 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_330/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#260 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_331/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#261 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_332/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#262 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_333/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#263 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_334/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#264 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_335/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#265 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_336/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#266 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_337/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#267 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_338/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#268 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_339/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#269 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_34/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#270 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_340/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#271 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_341/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#272 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_342/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#273 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_343/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#274 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_344/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#275 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_345/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#276 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_346/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#277 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_347/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#278 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_348/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#279 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_349/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#280 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_35/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#281 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_350/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#282 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_351/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#283 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_352/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#284 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_353/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#285 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_354/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#286 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_355/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#287 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_356/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#288 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_357/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#289 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_358/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#290 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_359/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#291 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_36/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#292 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_360/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#293 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_361/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#294 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_362/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#295 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_363/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#296 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_364/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#297 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_365/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#298 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_366/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#299 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_367/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#300 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_368/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#301 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_369/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#302 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_37/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#303 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_370/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#304 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_371/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#305 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_372/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#306 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_373/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#307 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_374/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#308 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_375/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#309 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_376/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#310 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_377/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#311 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_378/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#312 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_379/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#313 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_38/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#314 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_380/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#315 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_381/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#316 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_382/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#317 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_383/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#318 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_384/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#319 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_385/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#320 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_386/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#321 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_387/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#322 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_388/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#323 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_389/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#324 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_39/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#325 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_390/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#326 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_391/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#327 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_392/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#328 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_393/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#329 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_394/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#330 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_395/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#331 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_396/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#332 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_397/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#333 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_398/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#334 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_399/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#335 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_4/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#336 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_40/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#337 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_400/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#338 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_401/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#339 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_402/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#340 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_403/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#341 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_404/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#342 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_405/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#343 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_406/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#344 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_407/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#345 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_408/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#346 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_409/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#347 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_41/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#348 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_410/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#349 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_411/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#350 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_412/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#351 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_413/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#352 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_414/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#353 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_415/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#354 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_416/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#355 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_417/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#356 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_418/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#357 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_419/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#358 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_42/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#359 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_420/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#360 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_421/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#361 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_422/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#362 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_423/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#363 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_424/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#364 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_425/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#365 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_426/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#366 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_427/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#367 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_428/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#368 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_429/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#369 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_43/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#370 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_430/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#371 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_431/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#372 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_432/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#373 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_433/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#374 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_434/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#375 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_435/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#376 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_436/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#377 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_437/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#378 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_438/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#379 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_439/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#380 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_44/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#381 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_440/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#382 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_441/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#383 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_442/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#384 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_443/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#385 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_444/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#386 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_445/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#387 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_446/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#388 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_447/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#389 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_448/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#390 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_449/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#391 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_45/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#392 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_450/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#393 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_451/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#394 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_452/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#395 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_453/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#396 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_454/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#397 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_455/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#398 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_456/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#399 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_457/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#400 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_458/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#401 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_459/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#402 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_46/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#403 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_460/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#404 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_461/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#405 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_462/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#406 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_463/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#407 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_464/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#408 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_465/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#409 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_466/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#410 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_467/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#411 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_468/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#412 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_469/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#413 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_47/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#414 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_470/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#415 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_471/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#416 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_472/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#417 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_473/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#418 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_474/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#419 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_475/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#420 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_476/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#421 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_477/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#422 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_478/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#423 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_479/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#424 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_48/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#425 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_480/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#426 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_481/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#427 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_482/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#428 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_483/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#429 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_484/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#430 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_485/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#431 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_486/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#432 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_487/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#433 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_488/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#434 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_489/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#435 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_49/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#436 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_490/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#437 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_491/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#438 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_492/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#439 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_493/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#440 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_494/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#441 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_495/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#442 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_496/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#443 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_497/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#444 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_498/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#445 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_499/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#446 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_5/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#447 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_50/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#448 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_500/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#449 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_501/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#450 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_502/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#451 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_503/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#452 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_504/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#453 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_505/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#454 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_506/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#455 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_507/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#456 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_508/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#457 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_509/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#458 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_51/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#459 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_510/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#460 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_511/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#461 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_52/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#462 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_53/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#463 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_54/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#464 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_55/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#465 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_56/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#466 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_57/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#467 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_58/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#468 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_59/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#469 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_6/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#470 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_60/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#471 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_61/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#472 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_62/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#473 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_63/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#474 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_64/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#475 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_65/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#476 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_66/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#477 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_67/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#478 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_68/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#479 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_69/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#480 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_7/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#481 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_70/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#482 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_71/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#483 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_72/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#484 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_73/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#485 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_74/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#486 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_75/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#487 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_76/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#488 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_77/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#489 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_78/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#490 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_79/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#491 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_8/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#492 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_80/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#493 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_81/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#494 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_82/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#495 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_83/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#496 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_84/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#497 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_85/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#498 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_86/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#499 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_87/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#500 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_88/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#501 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_89/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#502 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_9/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#503 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_90/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#504 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_91/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#505 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_92/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#506 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_93/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#507 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_94/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#508 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_95/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#509 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_96/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#510 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_97/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#511 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_98/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1737#512 Advisory
DSP_Abus_preadd_amult_sel_A_sign_bit_alert  
system_i/Top_0/inst/dsp/comp_dsp_wx2_99/u_dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive: When using the PreAdder and AMULTSEL is set to 'AD' and PREADDINSEL is set to 'A', the A operand should be restricted to 26 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


