// Seed: 2685848727
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    output wand  id_3
);
  logic id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    output wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri0 _id_4,
    input wand id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    output uwire id_11,
    input wand id_12,
    input tri0 id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17
);
  logic [1 'd0 : id_4] id_19;
  module_0 modCall_1 (
      id_0,
      id_16,
      id_3,
      id_17
  );
endmodule
