{"vcs1":{"timestamp_begin":1694887209.201432349, "rt":14.28, "ut":13.14, "st":0.57}}
{"vcselab":{"timestamp_begin":1694887223.576977200, "rt":1.20, "ut":0.47, "st":0.16}}
{"link":{"timestamp_begin":1694887224.852517628, "rt":0.42, "ut":0.25, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694887208.497289592}
{"VCS_COMP_START_TIME": 1694887208.497289592}
{"VCS_COMP_END_TIME": 1694887225.427636021}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 384684}}
{"stitch_vcselab": {"peak_mem": 227832}}
