#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 15 09:42:52 2021
# Process ID: 10225
# Current directory: /home/mahdi/Desktop/finalIPs/finalIPs
# Command line: vivado
# Log file: /home/mahdi/Desktop/finalIPs/finalIPs/vivado.log
# Journal file: /home/mahdi/Desktop/finalIPs/finalIPs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mahdi/Desktop/finalProjects/FPGA1/1/1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/shell_ips_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/userIP_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/network_bridge_udp_100g_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/galapagos_bridge_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/width32_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/GMI_kernel_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/GMI_dispatcher_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/GMI_broadcaster_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/GMI_data_width_64_512_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mahdi/Desktop/finalIPs/finalIPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:kern_enc:1.0'. The one found in IP location '/home/mahdi/Desktop/finalIPs/finalIPs/enc/enc_prj/solution1/impl/ip' will take precedence over the same IP in locations: 
   /home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/userIP_0_0/xilinx_com_hls_kern_enc_1_0
   /home/mahdi/Desktop/finalProjects/FPGA1/1/1.ipdefs/userIP_0_0/xilinx_com_hls_kern_enc_1_0_1
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 6865.191 ; gain = 371.582 ; free physical = 20609 ; free virtual = 106619
update_compile_order -fileset sources_1
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
Adding component instance block -- user.org:user:ip_constant_block:1.0 - ip_constant_block_inst
Adding component instance block -- clarkshen.com:user:axis_endianness_converter:1.0 - axis_endianness_conv_0
Adding component instance block -- clarkshen.com:user:axis_endianness_converter:1.0 - axis_endianness_conv_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - galapagos_port
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - not_aresetn
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_1_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_3
Adding component instance block -- xilinx.com:hls:galapagos_bridge:1.0 - galapagos_bridge_inst
Adding component instance block -- xilinx.com:hls:network_bridge_udp_100g:1.0 - network_bridge_udp_1_0
Adding component instance block -- clarkshen.com:user:GULF_Stream:1.0 - GULF_Stream_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_mem_0
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_mem_1
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - input_switch
Adding component instance block -- xilinx.com:ip:axis_switch:1.1 - output_switch
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_switch_rom
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_15
Adding component instance block -- xilinx.com:hls:GMI_data_width_64_512:1.0 - GMI_data_width_64_512_0
Adding component instance block -- xilinx.com:hls:width32router:1.0 - custom_switch_inst
Adding component instance block -- xilinx.com:hls:kern_enc:1.0 - kern_enc_0
Adding component instance block -- xilinx.com:hls:kern_dec:1.0 - kern_dec_0
Adding component instance block -- xilinx.com:hls:key_core_one:1.0 - key_core_one_0
Adding component instance block -- xilinx.com:hls:key_core_two:1.0 - key_core_two_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Successfully read diagram <pr> from BD file </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /SLOT_2_BRAM_rst(rst) and /ila_lib/probe11(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SLOT_3_BRAM_rst(rst) and /ila_lib/probe17(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /SLOT_2_BRAM_rst(rst) and /ila_lib/probe19(undef)
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 7672.746 ; gain = 0.000 ; free physical = 20405 ; free virtual = 106415
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 applicationRegion/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {16}] [get_bd_cells applicationRegion/xlconstant_0]
delete_bd_objs [get_bd_nets applicationRegion/input_switch_m_axis_tid]
set_property location {2.5 616 1039} [get_bd_cells applicationRegion/xlconstant_0]
set_property location {1 297 1189} [get_bd_cells applicationRegion/xlconstant_0]
set_property location {1 297 1133} [get_bd_cells applicationRegion/xlconstant_0]
set_property name id_1 [get_bd_cells applicationRegion/xlconstant_0]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/id_1}]
set_property -dict [list CONFIG.CONST_VAL {4}] [get_bd_cells applicationRegion/id_4]
set_property -dict [list CONFIG.CONST_VAL {3}] [get_bd_cells applicationRegion/id_3]
set_property -dict [list CONFIG.CONST_VAL {2}] [get_bd_cells applicationRegion/id_2]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/kern_enc_0/id]'
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_2/dout] [get_bd_pins applicationRegion/key_core_two_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
set_property location {3.5 1415 1219} [get_bd_cells applicationRegion/output_switch]
set_property location {4 1344 1411} [get_bd_cells applicationRegion/output_switch]
startgroup
set_property -dict [list CONFIG.NUM_SI {4}] [get_bd_cells applicationRegion/output_switch]
endgroup
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_one_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_dec_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_two_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
delete_bd_objs [get_bd_intf_nets applicationRegion/GMI_data_width_64_512_0_out_r] [get_bd_cells applicationRegion/axis_data_fifo_15]
delete_bd_objs [get_bd_cells applicationRegion/GMI_data_width_64_512_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]'
redo
INFO: [Common 17-16] redo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]'
redo
INFO: [Common 17-16] redo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]'
set_property location {4.5 2153 1377} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {4.5 1943 1404} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5 2095 1405} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5 2145 1397} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5.5 2224 1379} [get_bd_cells applicationRegion/custom_switch_inst]
set_property location {5.5 2908 1360} [get_bd_cells applicationRegion/system_ila_3]
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
set_property name system_ila_2 [get_bd_cells applicationRegion/system_ila_3]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/system_ila_2}]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '0.5' to '57' has been ignored for IP 'system_ila_2'
set_property location {4 1373 989} [get_bd_cells applicationRegion/system_ila_3]
set_property -dict [list CONFIG.C_BRAM_CNT {1.5} CONFIG.C_NUM_OF_PROBES {8} CONFIG.C_NUM_MONITOR_SLOTS {4}] [get_bd_cells applicationRegion/system_ila_3]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '54.5' to '1.5' has been ignored for IP 'applicationRegion/system_ila_3'
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/system_ila_3/clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/system_ila_3/resetn]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_1_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/out_r]
set_property location {4 1413 1098} [get_bd_cells applicationRegion/system_ila_3]
startgroup
set_property -dict [list CONFIG.C_SLOT {2} CONFIG.C_BRAM_CNT {1.5} CONFIG.C_ADV_TRIGGER {false} CONFIG.C_SLOT_2_INTF_TYPE {xilinx.com:interface:axis_rtl:1.0}] [get_bd_cells applicationRegion/system_ila_3]
endgroup
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_2_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/out_r]
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe0]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/kern_enc_0/out_r_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe1]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/kern_enc_0/out_r_TID is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe3]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_one_0/out_r_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe4]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_one_0/out_r_TID is being overridden by the user. This pin will not be connected as a part of interface connection out_r
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe4]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe3]'
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe2]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_one_0/out_r_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe3]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_one_0/out_r_TID is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/kern_dec_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe4]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/kern_dec_0/out_r_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/kern_dec_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe5]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/kern_dec_0/out_r_TID is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/key_core_two_0/out_r_TDEST] [get_bd_pins applicationRegion/system_ila_3/probe6]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_two_0/out_r_TDEST is being overridden by the user. This pin will not be connected as a part of interface connection out_r
connect_bd_net [get_bd_pins applicationRegion/key_core_two_0/out_r_TID] [get_bd_pins applicationRegion/system_ila_3/probe7]
WARNING: [BD 41-1306] The connection to interface pin /applicationRegion/key_core_two_0/out_r_TID is being overridden by the user. This pin will not be connected as a part of interface connection out_r
set_property location {4.5 1891 1011} [get_bd_cells applicationRegion/system_ila_2]
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/shell/shell.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_0
Adding component instance block -- xilinx.com:ip:cmac_usplus:2.6 - cmac_usplus_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - one
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - zero
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - zeroX10
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - zeroX12
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - zeroX16
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - zeroX56
Adding component instance block -- clarkshen.com:user:lbus_axis_converter:1.0 - lbus_axis_converter_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - rst
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <shell> from BD file </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/shell/shell.bd>
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/imports/test2/ip.coe' provided. It will be converted relative to IP Instance files '../../../../../../finalProjects/FPGA1/1/1.srcs/sources_1/imports/test2/ip.coe'
INFO: [IP_Flow 19-3484] Absolute path of file '/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/imports/test2/ip.coe' provided. It will be converted relative to IP Instance files '../../../../../../finalProjects/FPGA1/1/1.srcs/sources_1/imports/test2/ip.coe'
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/shell/shell.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
set_property -dict [list CONFIG.C_IP_B2 {5} CONFIG.C_IP_B3 {10}] [get_bd_cells network/ip_constant_block_inst]
endgroup
startgroup
set_property -dict [list CONFIG.IP_ADDR {0x0A01050A}] [get_bd_cells network/GULF_Stream_0]
endgroup
reset_run pr_output_switch_0_synth_1
reset_run pr_blk_mem_switch_rom_0_synth_1
reset_run pr_blk_mem_gen_0_1_synth_1
reset_run pr_input_switch_0_synth_1
reset_run pr_GULF_Stream_0_0_synth_1
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_enc_0/in_r(64) and /applicationRegion/input_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/key_core_one_0/in_r(64) and /applicationRegion/input_switch/M01_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_dec_0/in_r(64) and /applicationRegion/input_switch/M02_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/key_core_two_0/in_r(64) and /applicationRegion/input_switch/M03_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/output_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S00_AXIS(8) and /applicationRegion/kern_enc_0/out_r(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S02_AXIS(8) and /applicationRegion/kern_dec_0/out_r(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S01_AXIS(8) and /applicationRegion/key_core_one_0/out_r(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S03_AXIS(8) and /applicationRegion/key_core_two_0/out_r(64)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/kern_enc_0/out_r_TDEST has been overridden by the user. This pin will not be connected as a part of the interface connection: kern_enc_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/kern_enc_0/out_r_TID has been overridden by the user. This pin will not be connected as a part of the interface connection: kern_enc_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/key_core_one_0/out_r_TDEST has been overridden by the user. This pin will not be connected as a part of the interface connection: key_core_one_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/key_core_one_0/out_r_TID has been overridden by the user. This pin will not be connected as a part of the interface connection: key_core_one_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/kern_dec_0/out_r_TDEST has been overridden by the user. This pin will not be connected as a part of the interface connection: kern_dec_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/kern_dec_0/out_r_TID has been overridden by the user. This pin will not be connected as a part of the interface connection: kern_dec_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/key_core_two_0/out_r_TDEST has been overridden by the user. This pin will not be connected as a part of the interface connection: key_core_two_0_out_r 
WARNING: [BD 41-1271] The connection to the pin: /applicationRegion/key_core_two_0/out_r_TID has been overridden by the user. This pin will not be connected as a part of the interface connection: key_core_two_0_out_r 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TUSER'(16) to net 'input_switch_M01_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TDATA'(512) to net 'input_switch_M01_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TKEEP'(64) to net 'input_switch_M01_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TUSER'(16) to net 'input_switch_M03_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TDATA'(512) to net 'input_switch_M03_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TKEEP'(64) to net 'input_switch_M03_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TUSER'(16) to net 'input_switch_M02_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TDATA'(512) to net 'input_switch_M02_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TKEEP'(64) to net 'input_switch_M02_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'input_switch_M00_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'input_switch_M00_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'input_switch_M00_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_enc_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_enc_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_enc_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'key_core_one_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'key_core_one_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'key_core_one_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_dec_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_dec_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_dec_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'key_core_two_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'key_core_two_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'key_core_two_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TUSER'(16) to net 'input_switch_M01_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TDATA'(512) to net 'input_switch_M01_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TKEEP'(64) to net 'input_switch_M01_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TUSER'(16) to net 'input_switch_M03_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TDATA'(512) to net 'input_switch_M03_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TKEEP'(64) to net 'input_switch_M03_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TUSER'(16) to net 'input_switch_M02_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TDATA'(512) to net 'input_switch_M02_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TKEEP'(64) to net 'input_switch_M02_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'input_switch_M00_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'input_switch_M00_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'input_switch_M00_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_enc_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_enc_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_enc_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'key_core_one_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'key_core_one_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'key_core_one_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_dec_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_dec_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_dec_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'key_core_two_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'key_core_two_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'key_core_two_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_enc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_dec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/key_core_one_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/key_core_two_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_custom_switch_inst_0, cache-ID = 4bcb28436bdf2848; cache size = 441.962 MB.
[Wed Sep 15 10:44:27 2021] Launched pr_output_switch_0_synth_1, pr_blk_mem_switch_rom_0_synth_1, pr_blk_mem_gen_0_1_synth_1, pr_system_ila_2_0_synth_1, pr_input_switch_0_synth_1, pr_GULF_Stream_0_0_synth_1, pr_ip_constant_block_inst_0_synth_1, pr_key_core_two_0_0_synth_1, pr_kern_enc_0_0_synth_1, pr_key_core_one_0_0_synth_1, pr_kern_dec_0_0_synth_1, pr_system_ila_2_1_synth_1...
Run output will be captured here:
pr_output_switch_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_output_switch_0_synth_1/runme.log
pr_blk_mem_switch_rom_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_switch_rom_0_synth_1/runme.log
pr_blk_mem_gen_0_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_gen_0_1_synth_1/runme.log
pr_system_ila_2_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_0_synth_1/runme.log
pr_input_switch_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_input_switch_0_synth_1/runme.log
pr_GULF_Stream_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_GULF_Stream_0_0_synth_1/runme.log
pr_ip_constant_block_inst_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_ip_constant_block_inst_0_synth_1/runme.log
pr_key_core_two_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_two_0_0_synth_1/runme.log
pr_kern_enc_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_enc_0_0_synth_1/runme.log
pr_key_core_one_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_one_0_0_synth_1/runme.log
pr_kern_dec_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_dec_0_0_synth_1/runme.log
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
[Wed Sep 15 10:44:28 2021] Launched synth_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:20 ; elapsed = 00:01:07 . Memory (MB): peak = 8352.016 ; gain = 185.762 ; free physical = 20053 ; free virtual = 105703
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run pr_output_switch_0_synth_1
reset_run pr_blk_mem_switch_rom_0_synth_1
reset_run pr_blk_mem_gen_0_1_synth_1
reset_run pr_system_ila_2_0_synth_1
reset_run pr_input_switch_0_synth_1
reset_run pr_GULF_Stream_0_0_synth_1
reset_run pr_ip_constant_block_inst_0_synth_1
reset_run pr_key_core_two_0_0_synth_1
reset_run pr_kern_enc_0_0_synth_1
reset_run pr_key_core_one_0_0_synth_1
reset_run pr_kern_dec_0_0_synth_1
reset_run pr_system_ila_2_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Sat Sep 18 16:36:57 2021] Launched pr_output_switch_0_synth_1, pr_blk_mem_switch_rom_0_synth_1, pr_blk_mem_gen_0_1_synth_1, pr_system_ila_2_0_synth_1, pr_input_switch_0_synth_1, pr_GULF_Stream_0_0_synth_1, pr_ip_constant_block_inst_0_synth_1, pr_key_core_two_0_0_synth_1, pr_kern_enc_0_0_synth_1, pr_key_core_one_0_0_synth_1, pr_kern_dec_0_0_synth_1, pr_system_ila_2_1_synth_1...
Run output will be captured here:
pr_output_switch_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_output_switch_0_synth_1/runme.log
pr_blk_mem_switch_rom_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_switch_rom_0_synth_1/runme.log
pr_blk_mem_gen_0_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_gen_0_1_synth_1/runme.log
pr_system_ila_2_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_0_synth_1/runme.log
pr_input_switch_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_input_switch_0_synth_1/runme.log
pr_GULF_Stream_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_GULF_Stream_0_0_synth_1/runme.log
pr_ip_constant_block_inst_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_ip_constant_block_inst_0_synth_1/runme.log
pr_key_core_two_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_two_0_0_synth_1/runme.log
pr_kern_enc_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_enc_0_0_synth_1/runme.log
pr_key_core_one_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_one_0_0_synth_1/runme.log
pr_kern_dec_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_dec_0_0_synth_1/runme.log
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
[Sat Sep 18 16:36:58 2021] Launched synth_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Sep 18 16:40:24 2021] Launched pr_blk_mem_switch_rom_0_synth_1, pr_blk_mem_gen_0_1_synth_1, pr_system_ila_2_0_synth_1, pr_GULF_Stream_0_0_synth_1, pr_key_core_two_0_0_synth_1, pr_kern_enc_0_0_synth_1, pr_key_core_one_0_0_synth_1, pr_kern_dec_0_0_synth_1, pr_system_ila_2_1_synth_1, synth_1...
Run output will be captured here:
pr_blk_mem_switch_rom_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_switch_rom_0_synth_1/runme.log
pr_blk_mem_gen_0_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_blk_mem_gen_0_1_synth_1/runme.log
pr_system_ila_2_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_0_synth_1/runme.log
pr_GULF_Stream_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_GULF_Stream_0_0_synth_1/runme.log
pr_key_core_two_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_two_0_0_synth_1/runme.log
pr_kern_enc_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_enc_0_0_synth_1/runme.log
pr_key_core_one_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_key_core_one_0_0_synth_1/runme.log
pr_kern_dec_0_0_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_kern_dec_0_0_synth_1/runme.log
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Sat Sep 18 16:40:24 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:04:33 ; elapsed = 00:00:10 . Memory (MB): peak = 9952.996 ; gain = 11.004 ; free physical = 20428 ; free virtual = 105363
delete_bd_objs [get_bd_intf_nets applicationRegion/input_switch_M01_AXIS]
delete_bd_objs [get_bd_nets applicationRegion/id_4_dout] [get_bd_nets applicationRegion/id_2_dout] [get_bd_nets applicationRegion/key_core_one_0_out_r_TDEST] [get_bd_nets applicationRegion/key_core_one_0_out_r_TID] [get_bd_nets applicationRegion/kern_dec_0_out_r_TDEST] [get_bd_nets applicationRegion/kern_enc_0_out_r_TID] [get_bd_nets applicationRegion/id_1_dout] [get_bd_intf_nets applicationRegion/input_switch_M02_AXIS] [get_bd_intf_nets applicationRegion/input_switch_M00_AXIS] [get_bd_nets applicationRegion/id_3_dout] [get_bd_intf_nets applicationRegion/input_switch_M03_AXIS] [get_bd_nets applicationRegion/key_core_two_0_out_r_TDEST] [get_bd_nets applicationRegion/key_core_two_0_out_r_TID] [get_bd_nets applicationRegion/kern_dec_0_out_r_TID] [get_bd_nets applicationRegion/kern_enc_0_out_r_TDEST] [get_bd_cells applicationRegion/key_core_one_0] [get_bd_cells applicationRegion/kern_dec_0] [get_bd_cells applicationRegion/kern_enc_0] [get_bd_cells applicationRegion/key_core_two_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M01_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M02_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M03_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE0_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE1_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE2_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE3_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE4_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE5_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE6_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE7_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/output_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
[Mon Sep 20 15:14:51 2021] Launched pr_system_ila_2_1_synth_1, synth_1...
Run output will be captured here:
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Mon Sep 20 15:14:51 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 10726.508 ; gain = 0.000 ; free physical = 23563 ; free virtual = 108930
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_enc:1.0 applicationRegion/kern_enc_0
endgroup
set_property location {2.5 717 943} [get_bd_cells applicationRegion/kern_enc_0]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_enc_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/in_r]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_enc_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_enc_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE0_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE1_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE2_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE3_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE4_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE5_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE6_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE7_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_enc_0/in_r(64) and /applicationRegion/input_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/output_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S00_AXIS(8) and /applicationRegion/kern_enc_0/out_r(64)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'input_switch_M00_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'input_switch_M00_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'input_switch_M00_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_enc_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_enc_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_enc_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'input_switch_M00_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'input_switch_M00_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'input_switch_M00_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'kern_enc_0_out_r_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'kern_enc_0_out_r_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'kern_enc_0_out_r_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_enc_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_kern_enc_0_0, cache-ID = 6dba287780f16707; cache size = 621.908 MB.
[Tue Sep 21 20:54:58 2021] Launched pr_system_ila_2_1_synth_1, synth_1...
Run output will be captured here:
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Tue Sep 21 20:54:59 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 10742.516 ; gain = 0.000 ; free physical = 22993 ; free virtual = 108278
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
delete_bd_objs [get_bd_intf_nets applicationRegion/input_switch_M00_AXIS] [get_bd_nets applicationRegion/id_1_dout] [get_bd_cells applicationRegion/kern_enc_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE0_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE1_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE2_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE3_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE4_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE5_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE6_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE7_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/output_switch/M00_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'output_switch_M00_AXIS2_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'output_switch_M00_AXIS2_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'output_switch_M00_AXIS2_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_system_ila_2_1, cache-ID = b6b165f3fc500872; cache size = 637.602 MB.
[Thu Sep 23 17:28:00 2021] Launched synth_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Thu Sep 23 17:28:00 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 12796.523 ; gain = 0.000 ; free physical = 21510 ; free virtual = 106908
reset_run impl_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 12796.523 ; gain = 0.000 ; free physical = 19902 ; free virtual = 106109
INFO: [Common 17-344] 'open_run' was cancelled
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_0
endgroup
set_property location {2 613 1116} [get_bd_cells applicationRegion/axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_enc:1.0 applicationRegion/kern_enc_0
endgroup
set_property location {3 882 1123} [get_bd_cells applicationRegion/kern_enc_0]
set_property location {3 829 1128} [get_bd_cells applicationRegion/kern_enc_0]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_0/M_AXIS] [get_bd_intf_pins applicationRegion/kern_enc_0/in_r]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_enc_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_enc_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/kern_enc_0/id] [get_bd_pins applicationRegion/id_1/dout]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_enc_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_0_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_1
endgroup
set_property location {4 1138 1119} [get_bd_cells applicationRegion/axis_data_fifo_1]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_enc_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_1/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_1/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_1/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_0/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_1/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S00_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_2
endgroup
set_property location {7 2107 1319} [get_bd_cells applicationRegion/axis_data_fifo_2]
delete_bd_objs [get_bd_intf_nets applicationRegion/output_switch_M00_AXIS2]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_2/S_AXIS]
set_property location {7 2143 1007} [get_bd_cells applicationRegion/system_ila_2]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/output_switch/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_4_AXIS] [get_bd_intf_pins applicationRegion/system_ila_2/SLOT_3_AXIS]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_2/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_2/s_axis_aresetn]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_2/M_AXIS] [get_bd_intf_pins applicationRegion/custom_switch_inst/stream_in]
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE0_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE1_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE2_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE3_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE4_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE5_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE6_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE7_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_enc_0/in_r(64) and /applicationRegion/axis_data_fifo_0/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S00_AXIS(8) and /applicationRegion/axis_data_fifo_1/M_AXIS(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/axis_data_fifo_2/M_AXIS(8)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'axis_data_fifo_0_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'axis_data_fifo_0_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'axis_data_fifo_0_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_1_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_1_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_1_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'axis_data_fifo_2_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'axis_data_fifo_2_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'axis_data_fifo_2_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'axis_data_fifo_0_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'axis_data_fifo_0_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'axis_data_fifo_0_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_1_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_1_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_1_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'axis_data_fifo_2_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'axis_data_fifo_2_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'axis_data_fifo_2_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_enc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_2 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_0_2, cache-ID = 3558f7177d5438ca; cache size = 637.602 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_1_2, cache-ID = bc2dd9483fc34e6c; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_2_0, cache-ID = 3558f7177d5438ca; cache size = 637.602 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_kern_enc_0_0, cache-ID = 6dba287780f16707; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_system_ila_2_1, cache-ID = b9a5947abb08d465; cache size = 637.603 MB.
[Thu Sep 23 17:58:55 2021] Launched synth_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Thu Sep 23 17:58:55 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:06 . Memory (MB): peak = 12907.602 ; gain = 0.000 ; free physical = 16535 ; free virtual = 104130
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'shell_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'shell_i/eth_100g/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13494.559 ; gain = 118.445 ; free physical = 8355 ; free virtual = 96498
Restored from archive | CPU: 11.320000 secs | Memory: 115.550652 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13494.559 ; gain = 118.445 ; free physical = 8355 ; free virtual = 96499
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 13494.559 ; gain = 0.000 ; free physical = 8395 ; free virtual = 96539
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4466 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 4260 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 205 instances

open_run: Time (s): cpu = 00:03:45 ; elapsed = 00:03:32 . Memory (MB): peak = 14405.145 ; gain = 1497.543 ; free physical = 7815 ; free virtual = 95959
open_report: Time (s): cpu = 00:01:06 ; elapsed = 00:00:15 . Memory (MB): peak = 14405.145 ; gain = 0.000 ; free physical = 7552 ; free virtual = 95782
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {/home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:kern_dec:1.0 applicationRegion/kern_dec_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:key_core_one:1.0 applicationRegion/key_core_one_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:key_core_two:1.0 applicationRegion/key_core_two_0
endgroup
set_property location {3 898 1586} [get_bd_cells applicationRegion/key_core_two_0]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/kern_dec_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/key_core_one_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/key_core_one_0/ap_rst_n] [get_bd_pins applicationRegion/kern_dec_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/kern_dec_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/key_core_two_0/ap_clk]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/key_core_two_0/ap_rst_n]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/key_core_one_0/id]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]'
delete_bd_objs [get_bd_nets applicationRegion/id_1_dout]
connect_bd_net [get_bd_pins applicationRegion/id_3/dout] [get_bd_pins applicationRegion/kern_enc_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_4/dout] [get_bd_pins applicationRegion/kern_dec_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_1/dout] [get_bd_pins applicationRegion/key_core_one_0/id]
connect_bd_net [get_bd_pins applicationRegion/id_2/dout] [get_bd_pins applicationRegion/key_core_two_0/id]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_4
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 applicationRegion/axis_data_fifo_5
endgroup
delete_bd_objs [get_bd_intf_nets applicationRegion/key_core_one_0_out_r]
delete_bd_objs [get_bd_intf_nets applicationRegion/kern_dec_0_out_r]
delete_bd_objs [get_bd_intf_nets applicationRegion/key_core_two_0_out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M01_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_3/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M02_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_4/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/input_switch/M03_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_5/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_3/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_4/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_5/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_3/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_4/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_5/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_3/M_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/in_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_4/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/in_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_5/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/in_r]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_5/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/in_r]'
redo
INFO: [Common 17-16] redo 'connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_5/M_AXIS] [get_bd_intf_pins applicationRegion/key_core_two_0/in_r]'
redo
INFO: [Common 17-16] redo 'copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]'
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_1}]
set_property location {4 1223 1248} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1129 1614} [get_bd_cells applicationRegion/axis_data_fifo_6]
set_property location {4 1228 1412} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1186 1273} [get_bd_cells applicationRegion/axis_data_fifo_6]
copy_bd_objs applicationRegion  [get_bd_cells {applicationRegion/axis_data_fifo_6}]
set_property location {4 1199 1573} [get_bd_cells applicationRegion/axis_data_fifo_8]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/kern_dec_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_6/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_one_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_7/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/key_core_two_0/out_r] [get_bd_intf_pins applicationRegion/axis_data_fifo_8/S_AXIS]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_8/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_7/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/ARESETN] [get_bd_pins applicationRegion/axis_data_fifo_6/s_axis_aresetn]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_6/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_7/s_axis_aclk]
connect_bd_net [get_bd_pins applicationRegion/CLK] [get_bd_pins applicationRegion/axis_data_fifo_8/s_axis_aclk]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_1_AXIS] [get_bd_intf_pins applicationRegion/kern_dec_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_2_AXIS] [get_bd_intf_pins applicationRegion/key_core_one_0/out_r]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/system_ila_3/SLOT_3_AXIS] [get_bd_intf_pins applicationRegion/axis_data_fifo_8/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_6/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_7/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S02_AXIS]
connect_bd_intf_net [get_bd_intf_pins applicationRegion/axis_data_fifo_8/M_AXIS] [get_bd_intf_pins applicationRegion/output_switch/S03_AXIS]
set_property location {2 634 1208} [get_bd_cells applicationRegion/axis_data_fifo_3]
set_property location {2 649 1346} [get_bd_cells applicationRegion/axis_data_fifo_4]
set_property location {2 649 1485} [get_bd_cells applicationRegion/axis_data_fifo_5]
set_property location {3 975 1054} [get_bd_cells applicationRegion/kern_enc_0]
set_property location {3 979 1210} [get_bd_cells applicationRegion/kern_dec_0]
set_property location {3 975 1365} [get_bd_cells applicationRegion/key_core_one_0]
set_property location {3 979 1496} [get_bd_cells applicationRegion/key_core_two_0]
set_property location {4 1259 1006} [get_bd_cells applicationRegion/axis_data_fifo_1]
set_property location {4 1281 1171} [get_bd_cells applicationRegion/axis_data_fifo_6]
set_property location {4 1282 1337} [get_bd_cells applicationRegion/axis_data_fifo_7]
set_property location {4 1285 1508} [get_bd_cells applicationRegion/axis_data_fifo_8]
save_bd_design
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE0_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE1_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE2_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE3_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE4_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE5_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE6_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_PROBE7_WIDTH(1) on '/ila_lib' with propagated value(8). Command ignored
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_inst/axis_data_fifo_1/s_axis_aresetn (associated clock /network/network_bridge_inst/axis_data_fifo_1/s_axis_aclk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/system_ila_3/resetn (associated clock /network/system_ila_3/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /network/network_bridge_udp_1_0/ap_rst_n (associated clock /network/network_bridge_udp_1_0/ap_clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
CRITICAL WARNING: [BD 41-1344] Reset pin /system_ila_1/resetn (associated clock /system_ila_1/clk) is connected to reset source /ARESETN (synchronous to clock source /CLK).
This may prevent design from meeting timing. Instead it should be connected to reset source /ARESETN.
WARNING: [BD 41-2180] Resetting the memory initialization file of </applicationRegion/blk_mem_switch_rom> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </network/blk_mem_gen_0> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/input_switch/S00_AXIS(8) and /network/galapagos_bridge_inst/n2G_output(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTA(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /network/blk_mem_gen_0/BRAM_PORTB(OTHER) and /network/network_bridge_udp_1_0/ip_table_V_PORTB(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /applicationRegion/blk_mem_switch_rom/BRAM_PORTA(OTHER) and /applicationRegion/custom_switch_inst/network_table_V_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_enc_0/in_r(64) and /applicationRegion/axis_data_fifo_0/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S00_AXIS(8) and /applicationRegion/axis_data_fifo_1/M_AXIS(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/custom_switch_inst/stream_in(64) and /applicationRegion/axis_data_fifo_2/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/kern_dec_0/in_r(64) and /applicationRegion/axis_data_fifo_3/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/key_core_one_0/in_r(64) and /applicationRegion/axis_data_fifo_4/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/key_core_two_0/in_r(64) and /applicationRegion/axis_data_fifo_5/M_AXIS(8)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S01_AXIS(8) and /applicationRegion/axis_data_fifo_6/M_AXIS(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S02_AXIS(8) and /applicationRegion/axis_data_fifo_7/M_AXIS(64)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /applicationRegion/output_switch/S03_AXIS(8) and /applicationRegion/axis_data_fifo_8/M_AXIS(64)
WARNING: [BD 41-926] Following properties on interface pin /network/axis_endianness_conv_1/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 512} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 512}

WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/axis_endianness_conv_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
WARNING: [BD 41-927] Following properties on pin /network/GULF_Stream_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=pr_CLK_300 
CRITICAL WARNING: [BD 41-120] Mismatch in sizes when expanding bus interface connection Conn3 for logical port TKEEP. Connection may be incorrect or missing.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/network/network_bridge_udp_1_0/arp_status_V

Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/pr.bd> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'axis_data_fifo_0_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'axis_data_fifo_0_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'axis_data_fifo_0_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_1_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_1_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_1_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'axis_data_fifo_2_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'axis_data_fifo_2_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'axis_data_fifo_2_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TUSER'(16) to net 'axis_data_fifo_3_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TDATA'(512) to net 'axis_data_fifo_3_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TKEEP'(64) to net 'axis_data_fifo_3_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TUSER'(16) to net 'axis_data_fifo_4_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TDATA'(512) to net 'axis_data_fifo_4_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TKEEP'(64) to net 'axis_data_fifo_4_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TUSER'(16) to net 'axis_data_fifo_5_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TDATA'(512) to net 'axis_data_fifo_5_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TKEEP'(64) to net 'axis_data_fifo_5_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_6_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_6_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_6_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_7_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_7_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_7_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_8_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_8_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_8_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_inst/axis_data_fifo_1/s_axis_tkeep'(64) to net 'Conn3_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/axis_endianness_conv_1/s_keep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_0_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_lbTxDataOut_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/rxGalapagosBridge_TKEEP'(16) to net 'network_bridge_inst_M_AXIS1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/system_ila_3/SLOT_1_AXIS_tkeep'(64) to net 'network_bridge_udp_1_0_txGalapagosBridge_TKEEP'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/network/network_bridge_udp_1_0/lbRxDataIn_TKEEP'(16) to net 'axis_endianness_conv_0_m_axis_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tuser'(8) to net 'S00_AXIS_1_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tdata'(64) to net 'S00_AXIS_1_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/input_switch/s_axis_tkeep'(8) to net 'S00_AXIS_1_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TUSER'(16) to net 'axis_data_fifo_0_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TDATA'(512) to net 'axis_data_fifo_0_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_enc_0/in_r_TKEEP'(64) to net 'axis_data_fifo_0_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_1_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_1_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_1_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TUSER'(16) to net 'axis_data_fifo_2_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TDATA'(512) to net 'axis_data_fifo_2_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/custom_switch_inst/stream_in_TKEEP'(64) to net 'axis_data_fifo_2_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TUSER'(16) to net 'axis_data_fifo_3_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TDATA'(512) to net 'axis_data_fifo_3_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/kern_dec_0/in_r_TKEEP'(64) to net 'axis_data_fifo_3_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TUSER'(16) to net 'axis_data_fifo_4_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TDATA'(512) to net 'axis_data_fifo_4_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_one_0/in_r_TKEEP'(64) to net 'axis_data_fifo_4_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TUSER'(16) to net 'axis_data_fifo_5_M_AXIS_TUSER'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TDATA'(512) to net 'axis_data_fifo_5_M_AXIS_TDATA'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/key_core_two_0/in_r_TKEEP'(64) to net 'axis_data_fifo_5_M_AXIS_TKEEP'(8) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_6_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_6_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_6_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_7_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_7_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_7_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tuser'(8) to net 'axis_data_fifo_8_M_AXIS_TUSER'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tdata'(64) to net 'axis_data_fifo_8_M_AXIS_TDATA'(512) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/applicationRegion/output_switch/s_axis_tkeep'(8) to net 'axis_data_fifo_8_M_AXIS_TKEEP'(64) - Only lower order bits will be connected.
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/sim/pr.v
VHDL Output written to : /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hdl/pr_wrapper.v
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_934d46c2.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f24bb0ac.ui> 
Wrote  : </home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ui/bd_f16e8222.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/ip_constant_block_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/GULF_Stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_udp_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/axis_endianness_conv_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_port .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/not_aresetn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_0_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/network_bridge_inst/axis_data_fifo_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/galapagos_bridge_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axi_vip_mem_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/blk_mem_switch_rom .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/custom_switch_inst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/input_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/output_switch .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/hw_handoff/pr_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_0/bd_0/synth/pr_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/hw_handoff/pr_system_ila_1_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_1_0/bd_0/synth/pr_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/hw_handoff/pr_system_ila_0_2_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_0_2/bd_0/synth/pr_system_ila_0_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/hw_handoff/pr_system_ila_2_0_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_0/bd_0/synth/pr_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/blk_mem_gen_0 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/hw_handoff/pr_system_ila_3_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_3_1/bd_0/synth/pr_system_ila_3_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block network/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/id_4 .
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe0'(1) to net 'probe0_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe1'(1) to net 'probe1_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe2'(1) to net 'probe2_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe3'(1) to net 'probe3_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe4'(1) to net 'probe4_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe5'(1) to net 'probe5_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe6'(1) to net 'probe6_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ila_lib/probe7'(1) to net 'probe7_1'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/hw_handoff/pr_system_ila_2_1_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/ip/pr_system_ila_2_1/bd_0/synth/pr_system_ila_2_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/system_ila_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_enc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/kern_dec_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/key_core_one_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/key_core_two_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block applicationRegion/axis_data_fifo_8 .
Exporting to file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr.hwh
Generated Block Design Tcl file /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/hw_handoff/pr_bd.tcl
Generated Hardware Definition File /home/mahdi/Desktop/finalProjects/FPGA1/1/1.srcs/sources_1/bd/pr/synth/pr.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXI_CONTROL could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /applicationRegion
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_1_3, cache-ID = bc2dd9483fc34e6c; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_1_4, cache-ID = bc2dd9483fc34e6c; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_3_0, cache-ID = 3558f7177d5438ca; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_4_0, cache-ID = 3558f7177d5438ca; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_5_0, cache-ID = 3558f7177d5438ca; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_axis_data_fifo_6_0, cache-ID = bc2dd9483fc34e6c; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_kern_dec_0_0, cache-ID = 51cb4fd890a15602; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_key_core_one_0_0, cache-ID = 3ddfa1e72ec520c5; cache size = 637.603 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pr_key_core_two_0_0, cache-ID = cd526fe9ad2ddb81; cache size = 637.603 MB.
[Thu Sep 23 19:11:16 2021] Launched pr_system_ila_2_1_synth_1, synth_1...
Run output will be captured here:
pr_system_ila_2_1_synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/pr_system_ila_2_1_synth_1/runme.log
synth_1: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/synth_1/runme.log
[Thu Sep 23 19:11:16 2021] Launched impl_1...
Run output will be captured here: /home/mahdi/Desktop/finalProjects/FPGA1/1/1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:14 ; elapsed = 00:01:07 . Memory (MB): peak = 16485.582 ; gain = 95.848 ; free physical = 11792 ; free virtual = 99970
