 -------------------------------------------------------------------------------- 
 Release 13.2 Trace  (lin) 
 Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. 
  
 /Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1 
 -n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr 
 dlx_toplevel.pcf -ucf dlx_toplevel.ucf 
  
 Design file:              dlx_toplevel.ncd 
 Physical constraint file: dlx_toplevel.pcf 
 Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0) 
 Report level:             verbose report 
  
 Environment Variable      Effect  
 --------------------      ------  
 NONE                      No environment variables were set 
 -------------------------------------------------------------------------------- 
  
 INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths  
    option. All paths that are not constrained will be reported in the  
    unconstrained paths section(s) of the report. 
 INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on  
    a 50 Ohm transmission line loading model.  For the details of this model,  
    and for more information on accounting for different loading conditions,  
    please see the device datasheet. 
 40 logic loops found and disabled. 
  
   ---------------------------------------------------------------------- 
  ! Warning: The following connections close logic loops, and some paths ! 
  !          through these connections may not be analyzed. To better    ! 
  !          understand the logic associated with these loops, run a     ! 
  !          Analyze Against User-Defined End-Point Analysis inside      ! 
  !          Timing Analyzer (timingan) with the listed signal as a      ! 
  !          source NET (*signal_name). The Timing Report will display   ! 
  !          all the paths associated with this signal and the logic     ! 
  !          loop will be reported.                                      ! 
  !                                                                      ! 
  ! Signal                            Driver            Load             ! 
  ! --------------------------------  ----------------  ---------------- ! 
  ! datadb_mem<0>                     SLICE_X39Y64.B    SLICE_X52Y52.A3  ! 
  ! datadb_mem<1>                     SLICE_X39Y64.D    SLICE_X52Y52.B4  ! 
  ! datadb_mem<2>                     SLICE_X33Y67.B    SLICE_X52Y52.C5  ! 
  ! datadb_mem<3>                     SLICE_X33Y67.D    SLICE_X52Y52.D2  ! 
  ! datadb_mem<7>                     SLICE_X46Y73.D    SLICE_X61Y58.D5  ! 
  ! datadb_mem<6>                     SLICE_X46Y73.B    SLICE_X61Y58.C2  ! 
  ! datadb_mem<5>                     SLICE_X47Y67.D    SLICE_X61Y58.B3  ! 
  ! datadb_mem<4>                     SLICE_X47Y67.B    SLICE_X61Y58.A4  ! 
  ! datadb_mem<8>                     SLICE_X40Y53.B    SLICE_X56Y51.A3  ! 
  ! datadb_mem<9>                     SLICE_X40Y53.D    SLICE_X56Y51.B5  ! 
  ! datadb_mem<10>                    SLICE_X40Y55.B    SLICE_X56Y51.C5  ! 
  ! datadb_mem<11>                    SLICE_X40Y55.D    SLICE_X56Y51.D1  ! 
  ! datadb_mem<12>                    SLICE_X38Y89.B    SLICE_X57Y61.A2  ! 
  ! datadb_mem<13>                    SLICE_X38Y89.D    SLICE_X57Y61.B4  ! 
  ! datadb_mem<14>                    SLICE_X41Y96.B    SLICE_X57Y61.C3  ! 
  ! datadb_mem<15>                    SLICE_X41Y96.D    SLICE_X57Y61.D4  ! 
  ! datadb_mem<24>                    SLICE_X70Y101.B   SLICE_X64Y70.A1  ! 
  ! datadb_mem<25>                    SLICE_X70Y101.D   SLICE_X64Y70.B5  ! 
  ! datadb_mem<28>                    SLICE_X71Y60.B    SLICE_X70Y60.C1  ! 
  ! datadb_mem<29>                    SLICE_X71Y60.D    SLICE_X70Y60.D5  ! 
  ! datadb_mem<26>                    SLICE_X71Y80.B    SLICE_X64Y70.C6  ! 
  ! datadb_mem<27>                    SLICE_X71Y80.D    SLICE_X64Y70.D4  ! 
  ! datadb_mem<20>                    SLICE_X72Y94.B    SLICE_X71Y64.B2  ! 
  ! datadb_mem<20>                    SLICE_X72Y94.B    SLICE_X71Y64.A2  ! 
  ! datadb_mem<21>                    SLICE_X72Y94.D    SLICE_X71Y64.D4  ! 
  ! datadb_mem<21>                    SLICE_X72Y94.D    SLICE_X71Y64.C4  ! 
  ! datadb_mem<18>                    SLICE_X76Y85.B    SLICE_X71Y61.B5  ! 
  ! datadb_mem<18>                    SLICE_X76Y85.B    SLICE_X71Y61.A1  ! 
  ! datadb_mem<19>                    SLICE_X76Y85.D    SLICE_X71Y62.B1  ! 
  ! datadb_mem<19>                    SLICE_X76Y85.D    SLICE_X71Y62.A1  ! 
  ! datadb_mem<30>                    SLICE_X82Y68.B    SLICE_X70Y60.B3  ! 
  ! datadb_mem<31>                    SLICE_X82Y68.D    SLICE_X70Y67.D1  ! 
  ! datadb_mem<16>                    SLICE_X83Y51.B    SLICE_X70Y50.D1  ! 
  ! datadb_mem<16>                    SLICE_X83Y51.B    SLICE_X70Y50.C5  ! 
  ! datadb_mem<17>                    SLICE_X83Y51.D    SLICE_X71Y50.B5  ! 
  ! datadb_mem<17>                    SLICE_X83Y51.D    SLICE_X71Y50.A5  ! 
  ! datadb_mem<22>                    SLICE_X83Y99.B    SLICE_X70Y69.B2  ! 
  ! datadb_mem<22>                    SLICE_X83Y99.B    SLICE_X70Y69.A2  ! 
  ! datadb_mem<23>                    SLICE_X83Y99.D    SLICE_X70Y66.B3  ! 
  ! datadb_mem<23>                    SLICE_X83Y99.D    SLICE_X70Y66.A6  ! 
   ----------------------------------------------------------------------  
  
  
 ================================================================================ 
 Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   8.332ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 1.668ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 8.332ns (120.019MHz) (Tdcmpc) 
   Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN 
   Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN 
   Location pin: DCM_ADV_X0Y0.CLKIN 
   Clock network: Inst_DCM_100/CLKIN_IBUFG 
 -------------------------------------------------------------------------------- 
 Slack: 1.668ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 8.332ns (120.019MHz) (Tdcmpco) 
   Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0 
   Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0 
   Location pin: DCM_ADV_X0Y0.CLK0 
   Clock network: Inst_DCM_100/CLK0_BUF 
 -------------------------------------------------------------------------------- 
 Slack: 4.666ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 10.000ns 
   Low pulse: 5.000ns 
   Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150) 
   Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN 
   Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN 
   Location pin: DCM_ADV_X0Y0.CLKIN 
   Clock network: Inst_DCM_100/CLKIN_IBUFG 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   4.000ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH 
         50%; 
 -------------------------------------------------------------------------------- 
 Slack: 6.000ns (period - (min low pulse limit / (low pulse / period))) 
   Period: 10.000ns 
   Low pulse: 5.000ns 
   Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150) 
   Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1 
   Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1 
   Location pin: PLL_ADV_X0Y0.CLKIN1 
   Clock network: Inst_DCM_100/CLK0_BUF 
 -------------------------------------------------------------------------------- 
 Slack: 6.000ns (period - (min high pulse limit / (high pulse / period))) 
   Period: 10.000ns 
   High pulse: 5.000ns 
   High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150) 
   Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1 
   Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1 
   Location pin: PLL_ADV_X0Y0.CLKIN1 
   Clock network: Inst_DCM_100/CLK0_BUF 
 -------------------------------------------------------------------------------- 
 Slack: 8.334ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 1.666ns (600.240MHz) (Tbgper_I) 
   Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0 
   Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0 
   Location pin: BUFGCTRL_X0Y0.I0 
   Clock network: Inst_DCM_100/CLK0_BUF 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%; 
  21468 paths analyzed, 472 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is   8.085ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_tx_instance/pipeline_serial (SLICE_X35Y64.B1), 5 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               Mtrien_data_out (FF) 
   Destination:          kcuart_tx_instance/pipeline_serial (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      2.649ns (Levels of Logic = 2) 
   Clock Path Skew:      -5.212ns (1.543 - 6.755) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: Mtrien_data_out to kcuart_tx_instance/pipeline_serial 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X36Y62.DQ      Tcko                  0.471   Mtrien_data_out 
                                                        Mtrien_data_out 
     SLICE_X35Y64.A2      net (fanout=4)        0.900   Mtrien_data_out 
     SLICE_X35Y64.A       Tilo                  0.094   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux2_lut 
     SLICE_X35Y64.B1      net (fanout=1)        1.157   kcuart_tx_instance/data_23 
     SLICE_X35Y64.CLK     Tas                   0.027   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux7_muxf6 
                                                        kcuart_tx_instance/pipeline_serial 
     -------------------------------------------------  --------------------------- 
     Total                                      2.649ns (0.592ns logic, 2.057ns route) 
                                                        (22.3% logic, 77.7% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.237ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               Mtridata_data_out_3 (FF) 
   Destination:          kcuart_tx_instance/pipeline_serial (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      2.298ns (Levels of Logic = 2) 
   Clock Path Skew:      -5.241ns (1.543 - 6.784) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: Mtridata_data_out_3 to kcuart_tx_instance/pipeline_serial 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X34Y63.DQ      Tcko                  0.450   Mtridata_data_out<3> 
                                                        Mtridata_data_out_3 
     SLICE_X35Y64.A3      net (fanout=1)        0.570   Mtridata_data_out<3> 
     SLICE_X35Y64.A       Tilo                  0.094   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux2_lut 
     SLICE_X35Y64.B1      net (fanout=1)        1.157   kcuart_tx_instance/data_23 
     SLICE_X35Y64.CLK     Tas                   0.027   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux7_muxf6 
                                                        kcuart_tx_instance/pipeline_serial 
     -------------------------------------------------  --------------------------- 
     Total                                      2.298ns (0.571ns logic, 1.727ns route) 
                                                        (24.8% logic, 75.2% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.512ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               Mtridata_data_out_2 (FF) 
   Destination:          kcuart_tx_instance/pipeline_serial (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      2.023ns (Levels of Logic = 2) 
   Clock Path Skew:      -5.241ns (1.543 - 6.784) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: Mtridata_data_out_2 to kcuart_tx_instance/pipeline_serial 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X34Y63.CQ      Tcko                  0.450   Mtridata_data_out<3> 
                                                        Mtridata_data_out_2 
     SLICE_X35Y64.A6      net (fanout=1)        0.295   Mtridata_data_out<2> 
     SLICE_X35Y64.A       Tilo                  0.094   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux2_lut 
     SLICE_X35Y64.B1      net (fanout=1)        1.157   kcuart_tx_instance/data_23 
     SLICE_X35Y64.CLK     Tas                   0.027   serial0_out_OBUF 
                                                        kcuart_tx_instance/mux7_muxf6 
                                                        kcuart_tx_instance/pipeline_serial 
     -------------------------------------------------  --------------------------- 
     Total                                      2.023ns (0.571ns logic, 1.452ns route) 
                                                        (28.2% logic, 71.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_tx_instance/hot_state_reg (SLICE_X41Y65.D5), 3 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.361ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               send_character (FF) 
   Destination:          kcuart_tx_instance/hot_state_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      2.288ns (Levels of Logic = 2) 
   Clock Path Skew:      -5.127ns (1.520 - 6.647) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: send_character to kcuart_tx_instance/hot_state_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X53Y64.DQ      Tcko                  0.450   send_character 
                                                        send_character 
     SLICE_X41Y65.C6      net (fanout=2)        1.481   send_character 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X41Y65.D5      net (fanout=2)        0.235   kcuart_tx_instance/ready_to_start 
     SLICE_X41Y65.CLK     Tas                   0.028   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/hot_state_lut 
                                                        kcuart_tx_instance/hot_state_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      2.288ns (0.572ns logic, 1.716ns route) 
                                                        (25.0% logic, 75.0% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     8.475ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_tx_instance/Tx_run_reg (FF) 
   Destination:          kcuart_tx_instance/hot_state_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      1.433ns (Levels of Logic = 2) 
   Clock Path Skew:      -0.010ns (0.134 - 0.144) 
   Source Clock:         clk_100 rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.082ns 
  
   Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.148ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: kcuart_tx_instance/Tx_run_reg to kcuart_tx_instance/hot_state_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y65.AQ      Tcko                  0.471   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/Tx_run_reg 
     SLICE_X41Y65.C3      net (fanout=10)       0.605   kcuart_tx_instance/Tx_run 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X41Y65.D5      net (fanout=2)        0.235   kcuart_tx_instance/ready_to_start 
     SLICE_X41Y65.CLK     Tas                   0.028   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/hot_state_lut 
                                                        kcuart_tx_instance/hot_state_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      1.433ns (0.593ns logic, 0.840ns route) 
                                                        (41.4% logic, 58.6% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     8.555ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_tx_instance/Tx_start_reg (FF) 
   Destination:          kcuart_tx_instance/hot_state_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      1.353ns (Levels of Logic = 2) 
   Clock Path Skew:      -0.010ns (0.134 - 0.144) 
   Source Clock:         clk_100 rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.082ns 
  
   Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.148ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: kcuart_tx_instance/Tx_start_reg to kcuart_tx_instance/hot_state_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y65.CQ      Tcko                  0.471   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/Tx_start_reg 
     SLICE_X41Y65.C4      net (fanout=5)        0.525   kcuart_tx_instance/Tx_start 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X41Y65.D5      net (fanout=2)        0.235   kcuart_tx_instance/ready_to_start 
     SLICE_X41Y65.CLK     Tas                   0.028   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/hot_state_lut 
                                                        kcuart_tx_instance/hot_state_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      1.353ns (0.593ns logic, 0.760ns route) 
                                                        (43.8% logic, 56.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_tx_instance/Tx_start_reg (SLICE_X40Y65.C5), 3 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     2.369ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               send_character (FF) 
   Destination:          kcuart_tx_instance/Tx_start_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      2.280ns (Levels of Logic = 2) 
   Clock Path Skew:      -5.127ns (1.520 - 6.647) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: send_character to kcuart_tx_instance/Tx_start_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X53Y64.DQ      Tcko                  0.450   send_character 
                                                        send_character 
     SLICE_X41Y65.C6      net (fanout=2)        1.481   send_character 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X40Y65.C5      net (fanout=2)        0.246   kcuart_tx_instance/ready_to_start 
     SLICE_X40Y65.CLK     Tas                   0.009   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/start_lut 
                                                        kcuart_tx_instance/Tx_start_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      2.280ns (0.553ns logic, 1.727ns route) 
                                                        (24.3% logic, 75.7% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     8.493ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_tx_instance/Tx_run_reg (FF) 
   Destination:          kcuart_tx_instance/Tx_start_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      1.425ns (Levels of Logic = 2) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clk_100 rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.082ns 
  
   Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.148ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: kcuart_tx_instance/Tx_run_reg to kcuart_tx_instance/Tx_start_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y65.AQ      Tcko                  0.471   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/Tx_run_reg 
     SLICE_X41Y65.C3      net (fanout=10)       0.605   kcuart_tx_instance/Tx_run 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X40Y65.C5      net (fanout=2)        0.246   kcuart_tx_instance/ready_to_start 
     SLICE_X40Y65.CLK     Tas                   0.009   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/start_lut 
                                                        kcuart_tx_instance/Tx_start_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      1.425ns (0.574ns logic, 0.851ns route) 
                                                        (40.3% logic, 59.7% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     8.573ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_tx_instance/Tx_start_reg (FF) 
   Destination:          kcuart_tx_instance/Tx_start_reg (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      1.345ns (Levels of Logic = 2) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clk_100 rising at 0.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.082ns 
  
   Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.148ns 
     Phase Error (PE):           0.000ns 
  
   Maximum Data Path: kcuart_tx_instance/Tx_start_reg to kcuart_tx_instance/Tx_start_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y65.CQ      Tcko                  0.471   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/Tx_start_reg 
     SLICE_X41Y65.C4      net (fanout=5)        0.525   kcuart_tx_instance/Tx_start 
     SLICE_X41Y65.C       Tilo                  0.094   kcuart_tx_instance/hot_state 
                                                        kcuart_tx_instance/ready_lut 
     SLICE_X40Y65.C5      net (fanout=2)        0.246   kcuart_tx_instance/ready_to_start 
     SLICE_X40Y65.CLK     Tas                   0.009   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/start_lut 
                                                        kcuart_tx_instance/Tx_start_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      1.345ns (0.574ns logic, 0.771ns route) 
                                                        (42.7% logic, 57.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF" 
         TS_Inst_DCM_100_CLK0_BUF HIGH 50%; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_tx_instance/Tx_run_reg (SLICE_X40Y65.A6), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               kcuart_tx_instance/Tx_bit_reg (FF) 
   Destination:          kcuart_tx_instance/Tx_run_reg (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.513ns (Levels of Logic = 1) 
   Clock Path Skew:      0.014ns (0.144 - 0.130) 
   Source Clock:         clk_100 rising at 10.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: kcuart_tx_instance/Tx_bit_reg to kcuart_tx_instance/Tx_run_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y66.AQ      Tcko                  0.433   kcuart_tx_instance/Tx_bit 
                                                        kcuart_tx_instance/Tx_bit_reg 
     SLICE_X40Y65.A6      net (fanout=5)        0.299   kcuart_tx_instance/Tx_bit 
     SLICE_X40Y65.CLK     Tah         (-Th)     0.219   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/run_lut 
                                                        kcuart_tx_instance/Tx_run_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      0.513ns (0.214ns logic, 0.299ns route) 
                                                        (41.7% logic, 58.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_tx_instance/Tx_stop_reg (SLICE_X40Y65.B6), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               kcuart_tx_instance/Tx_bit_reg (FF) 
   Destination:          kcuart_tx_instance/Tx_stop_reg (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.517ns (Levels of Logic = 1) 
   Clock Path Skew:      0.014ns (0.144 - 0.130) 
   Source Clock:         clk_100 rising at 10.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: kcuart_tx_instance/Tx_bit_reg to kcuart_tx_instance/Tx_stop_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X40Y66.AQ      Tcko                  0.433   kcuart_tx_instance/Tx_bit 
                                                        kcuart_tx_instance/Tx_bit_reg 
     SLICE_X40Y65.B6      net (fanout=5)        0.306   kcuart_tx_instance/Tx_bit 
     SLICE_X40Y65.CLK     Tah         (-Th)     0.222   kcuart_tx_instance/Tx_start 
                                                        kcuart_tx_instance/stop_lut 
                                                        kcuart_tx_instance/Tx_stop_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      0.517ns (0.211ns logic, 0.306ns route) 
                                                        (40.8% logic, 59.2% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point kcuart_rx_instance/valid_reg (SLICE_X32Y68.D6), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               kcuart_rx_instance/edge_reg (FF) 
   Destination:          kcuart_rx_instance/valid_reg (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.506ns (Levels of Logic = 1) 
   Clock Path Skew:      0.000ns 
   Source Clock:         clk_100 rising at 10.000ns 
   Destination Clock:    clk_100 rising at 10.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: kcuart_rx_instance/edge_reg to kcuart_rx_instance/valid_reg 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X32Y68.AQ      Tcko                  0.433   kcuart_rx_instance/valid_char 
                                                        kcuart_rx_instance/edge_reg 
     SLICE_X32Y68.D6      net (fanout=1)        0.289   kcuart_rx_instance/start_edge 
     SLICE_X32Y68.CLK     Tah         (-Th)     0.216   kcuart_rx_instance/valid_char 
                                                        kcuart_rx_instance/valid_lut 
                                                        kcuart_rx_instance/valid_reg 
     -------------------------------------------------  --------------------------- 
     Total                                      0.506ns (0.217ns logic, 0.289ns route) 
                                                        (42.9% logic, 57.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF" 
         TS_Inst_DCM_100_CLK0_BUF HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 7.778ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 7.778ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 7.778ns (period - min period limit) 
   Period: 10.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   2.222ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT1_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT1_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.8 HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 10.278ns (period - min period limit) 
   Period: 12.500ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 10.278ns (period - min period limit) 
   Period: 12.500ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 10.278ns (period - min period limit) 
   Period: 12.500ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   2.222ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT2_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT2_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.666666667 HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 12.778ns (period - min period limit) 
   Period: 15.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 12.778ns (period - min period limit) 
   Period: 15.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 12.778ns (period - min period limit) 
   Period: 15.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   2.222ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT3_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT3_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.5 HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 17.778ns (period - min period limit) 
   Period: 20.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 17.778ns (period - min period limit) 
   Period: 20.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 17.778ns (period - min period limit) 
   Period: 20.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%; 
  0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 component switching limit errors) 
  Minimum period is   2.222ns. 
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT4_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT4_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.4 HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 22.778ns (period - min period limit) 
   Period: 25.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 22.778ns (period - min period limit) 
   Period: 25.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 22.778ns (period - min period limit) 
   Period: 25.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
 ================================================================================ 
 Timing constraint: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF"         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%; 
  25406904067 paths analyzed, 16767 endpoints analyzed, 0 failing endpoints 
  0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors) 
  Minimum period is  26.378ns. 
 -------------------------------------------------------------------------------- 
  
 Paths for end point state1_FSM_FFd1 (SLICE_X39Y62.A4), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     4.995ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_rx_instance/strobe_reg (FF) 
   Destination:          state1_FSM_FFd1 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      8.418ns (Levels of Logic = 1) 
   Clock Path Skew:      3.637ns (5.291 - 1.654) 
   Source Clock:         clk_100 rising at 30.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: kcuart_rx_instance/strobe_reg to state1_FSM_FFd1 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X36Y65.AQ      Tcko                  0.471   write_buffer 
                                                        kcuart_rx_instance/strobe_reg 
     SLICE_X39Y62.A4      net (fanout=4)        7.921   write_buffer 
     SLICE_X39Y62.CLK     Tas                   0.026   state1_FSM_FFd2 
                                                        state1_FSM_FFd1-In1 
                                                        state1_FSM_FFd1 
     -------------------------------------------------  --------------------------- 
     Total                                      8.418ns (0.497ns logic, 7.921ns route) 
                                                        (5.9% logic, 94.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point dataack_ports_2 (SLICE_X37Y57.D1), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     5.037ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_rx_instance/strobe_reg (FF) 
   Destination:          dataack_ports_2 (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      8.475ns (Levels of Logic = 1) 
   Clock Path Skew:      3.736ns (5.390 - 1.654) 
   Source Clock:         clk_100 rising at 30.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: kcuart_rx_instance/strobe_reg to dataack_ports_2 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X36Y65.AQ      Tcko                  0.471   write_buffer 
                                                        kcuart_rx_instance/strobe_reg 
     SLICE_X37Y57.D1      net (fanout=4)        7.976   write_buffer 
     SLICE_X37Y57.CLK     Tas                   0.028   dataack_ports<2> 
                                                        dataack_ports_2_mux00001 
                                                        dataack_ports_2 
     -------------------------------------------------  --------------------------- 
     Total                                      8.475ns (0.499ns logic, 7.976ns route) 
                                                        (5.9% logic, 94.1% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point Mtrien_datadb_ports<2> (SLICE_X41Y63.CE), 1882 paths 
 -------------------------------------------------------------------------------- 
 Slack (setup path):     5.665ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               kcuart_rx_instance/strobe_reg (FF) 
   Destination:          Mtrien_datadb_ports<2> (FF) 
   Requirement:          10.000ns 
   Data Path Delay:      7.727ns (Levels of Logic = 1) 
   Clock Path Skew:      3.616ns (5.270 - 1.654) 
   Source Clock:         clk_100 rising at 30.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: kcuart_rx_instance/strobe_reg to Mtrien_datadb_ports<2> 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X36Y65.AQ      Tcko                  0.471   write_buffer 
                                                        kcuart_rx_instance/strobe_reg 
     SLICE_X39Y63.D1      net (fanout=4)        1.018   write_buffer 
     SLICE_X39Y63.D       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001 
                                                        Mtrien_datadb_ports<2>_not00011 
     SLICE_X41Y63.CE      net (fanout=1)        5.915   Mtrien_datadb_ports<2>_not0001 
     SLICE_X41Y63.CLK     Tceck                 0.229   Mtrien_datadb_ports<2> 
                                                        Mtrien_datadb_ports<2> 
     -------------------------------------------------  --------------------------- 
     Total                                      7.727ns (0.794ns logic, 6.933ns route) 
                                                        (10.3% logic, 89.7% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     23.742ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               CPU0/UA_PREG11/DOUT_21 (FF) 
   Destination:          Mtrien_datadb_ports<2> (FF) 
   Requirement:          40.000ns 
   Data Path Delay:      15.734ns (Levels of Logic = 6) 
   Clock Path Skew:      -0.300ns (1.188 - 1.488) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: CPU0/UA_PREG11/DOUT_21 to Mtrien_datadb_ports<2> 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X46Y37.BQ      Tcko                  0.450   CPU0/UA_PREG11/DOUT<21> 
                                                        CPU0/UA_PREG11/DOUT_21 
     SLICE_X48Y51.A2      net (fanout=10)       2.120   CPU0/UA_PREG11/DOUT<21> 
     SLICE_X48Y51.CMUX    Topac                 0.705   i_memorymapper/selector_isInRangeOfSpecificPort_5_cmp_ge0001 
                                                        i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<4>5 
                                                        i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3 
     SLICE_X47Y51.B4      net (fanout=1)        0.954   i_memorymapper/selector_isInRangeOfSpecificPort_5_cmp_ge0001 
     SLICE_X47Y51.B       Tilo                  0.094   N1005 
                                                        i_memorymapper/selector_isInRangeOfSpecificPort_5_and0000 
     SLICE_X47Y49.A2      net (fanout=9)        0.909   i_memorymapper/selector_isInRangeOfSpecificPort<5> 
     SLICE_X47Y49.A       Tilo                  0.094   N1057 
                                                        i_memorymapper/selector<0>_SW0 
     SLICE_X49Y51.D1      net (fanout=1)        1.577   N1057 
     SLICE_X49Y51.D       Tilo                  0.094   i_memorymapper/selector<0> 
                                                        i_memorymapper/selector<0> 
     SLICE_X36Y62.C5      net (fanout=9)        1.958   i_memorymapper/selector<0> 
     SLICE_X36Y62.C       Tilo                  0.094   Mtrien_data_out 
                                                        i_memorymapper/DataReq_ports_2_mux00001 
     SLICE_X39Y63.D5      net (fanout=9)        0.447   datareq_ports<2> 
     SLICE_X39Y63.D       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001 
                                                        Mtrien_datadb_ports<2>_not00011 
     SLICE_X41Y63.CE      net (fanout=1)        5.915   Mtrien_datadb_ports<2>_not0001 
     SLICE_X41Y63.CLK     Tceck                 0.229   Mtrien_datadb_ports<2> 
                                                        Mtrien_datadb_ports<2> 
     -------------------------------------------------  --------------------------- 
     Total                                     15.734ns (1.854ns logic, 13.880ns route) 
                                                        (11.8% logic, 88.2% route) 
  
 -------------------------------------------------------------------------------- 
 Slack (setup path):     23.756ns (requirement - (data path - clock path skew + uncertainty)) 
   Source:               CPU0/UA_PREG11/DOUT_21 (FF) 
   Destination:          Mtrien_datadb_ports<2> (FF) 
   Requirement:          40.000ns 
   Data Path Delay:      15.720ns (Levels of Logic = 6) 
   Clock Path Skew:      -0.300ns (1.188 - 1.488) 
   Source Clock:         clk rising at 0.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.224ns 
  
   Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE 
     Total System Jitter (TSJ):  0.070ns 
     Discrete Jitter (DJ):       0.195ns 
     Phase Error (PE):           0.120ns 
  
   Maximum Data Path: CPU0/UA_PREG11/DOUT_21 to Mtrien_datadb_ports<2> 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X46Y37.BQ      Tcko                  0.450   CPU0/UA_PREG11/DOUT<21> 
                                                        CPU0/UA_PREG11/DOUT_21 
     SLICE_X48Y51.A2      net (fanout=10)       2.120   CPU0/UA_PREG11/DOUT<21> 
     SLICE_X48Y51.CMUX    Topac                 0.691   i_memorymapper/selector_isInRangeOfSpecificPort_5_cmp_ge0001 
                                                        i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi18 
                                                        i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_3 
     SLICE_X47Y51.B4      net (fanout=1)        0.954   i_memorymapper/selector_isInRangeOfSpecificPort_5_cmp_ge0001 
     SLICE_X47Y51.B       Tilo                  0.094   N1005 
                                                        i_memorymapper/selector_isInRangeOfSpecificPort_5_and0000 
     SLICE_X47Y49.A2      net (fanout=9)        0.909   i_memorymapper/selector_isInRangeOfSpecificPort<5> 
     SLICE_X47Y49.A       Tilo                  0.094   N1057 
                                                        i_memorymapper/selector<0>_SW0 
     SLICE_X49Y51.D1      net (fanout=1)        1.577   N1057 
     SLICE_X49Y51.D       Tilo                  0.094   i_memorymapper/selector<0> 
                                                        i_memorymapper/selector<0> 
     SLICE_X36Y62.C5      net (fanout=9)        1.958   i_memorymapper/selector<0> 
     SLICE_X36Y62.C       Tilo                  0.094   Mtrien_data_out 
                                                        i_memorymapper/DataReq_ports_2_mux00001 
     SLICE_X39Y63.D5      net (fanout=9)        0.447   datareq_ports<2> 
     SLICE_X39Y63.D       Tilo                  0.094   Mtrien_datadb_ports<2>_not0001 
                                                        Mtrien_datadb_ports<2>_not00011 
     SLICE_X41Y63.CE      net (fanout=1)        5.915   Mtrien_datadb_ports<2>_not0001 
     SLICE_X41Y63.CLK     Tceck                 0.229   Mtrien_datadb_ports<2> 
                                                        Mtrien_datadb_ports<2> 
     -------------------------------------------------  --------------------------- 
     Total                                     15.720ns (1.840ns logic, 13.880ns route) 
                                                        (11.7% logic, 88.3% route) 
  
 -------------------------------------------------------------------------------- 
  
 Hold Paths: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%; 
 -------------------------------------------------------------------------------- 
  
 Paths for end point AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y18.DIADIL11), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               AudioL/fifoDataIn_11 (FF) 
   Destination:          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      0.508ns (Levels of Logic = 0) 
   Clock Path Skew:      0.225ns (0.771 - 0.546) 
   Source Clock:         clk rising at 40.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: AudioL/fifoDataIn_11 to AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
     Location                Delay type         Delay(ns)  Physical Resource 
                                                           Logical Resource(s) 
     ----------------------------------------------------  ------------------- 
     SLICE_X29Y91.DQ         Tcko                  0.414   AudioL/fifoDataIn<11> 
                                                           AudioL/fifoDataIn_11 
     RAMB36_X1Y18.DIADIL11   net (fanout=1)        0.380   AudioL/fifoDataIn<11> 
     RAMB36_X1Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
                                                           AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
     ----------------------------------------------------  --------------------------- 
     Total                                         0.508ns (0.128ns logic, 0.380ns route) 
                                                           (25.2% logic, 74.8% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point CPU0/UA_PREG04/DOUT_31 (SLICE_X41Y39.DX), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               CPU0/UA_PREG03/DOUT_31 (FF) 
   Destination:          CPU0/UA_PREG04/DOUT_31 (FF) 
   Requirement:          0.000ns 
   Data Path Delay:      0.481ns (Levels of Logic = 0) 
   Clock Path Skew:      0.198ns (1.481 - 1.283) 
   Source Clock:         clk rising at 40.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: CPU0/UA_PREG03/DOUT_31 to CPU0/UA_PREG04/DOUT_31 
     Location             Delay type         Delay(ns)  Physical Resource 
                                                        Logical Resource(s) 
     -------------------------------------------------  ------------------- 
     SLICE_X41Y41.DQ      Tcko                  0.414   CPU0/UA_PREG03/DOUT<31> 
                                                        CPU0/UA_PREG03/DOUT_31 
     SLICE_X41Y39.DX      net (fanout=1)        0.286   CPU0/UA_PREG03/DOUT<31> 
     SLICE_X41Y39.CLK     Tckdi       (-Th)     0.219   CPU0/UA_PREG04/DOUT<31> 
                                                        CPU0/UA_PREG04/DOUT_31 
     -------------------------------------------------  --------------------------- 
     Total                                      0.481ns (0.195ns logic, 0.286ns route) 
                                                        (40.5% logic, 59.5% route) 
  
 -------------------------------------------------------------------------------- 
  
 Paths for end point AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y18.DIADIL9), 1 path 
 -------------------------------------------------------------------------------- 
 Slack (hold path):      0.284ns (requirement - (clock path skew + uncertainty - data path)) 
   Source:               AudioL/fifoDataIn_9 (FF) 
   Destination:          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM) 
   Requirement:          0.000ns 
   Data Path Delay:      0.509ns (Levels of Logic = 0) 
   Clock Path Skew:      0.225ns (0.771 - 0.546) 
   Source Clock:         clk rising at 40.000ns 
   Destination Clock:    clk rising at 40.000ns 
   Clock Uncertainty:    0.000ns 
  
   Minimum Data Path: AudioL/fifoDataIn_9 to AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
     Location                Delay type         Delay(ns)  Physical Resource 
                                                           Logical Resource(s) 
     ----------------------------------------------------  ------------------- 
     SLICE_X29Y91.BQ         Tcko                  0.414   AudioL/fifoDataIn<11> 
                                                           AudioL/fifoDataIn_9 
     RAMB36_X1Y18.DIADIL9    net (fanout=1)        0.381   AudioL/fifoDataIn<9> 
     RAMB36_X1Y18.CLKARDCLKL Trckd_DIA   (-Th)     0.286   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
                                                           AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP 
     ----------------------------------------------------  --------------------------- 
     Total                                         0.509ns (0.128ns logic, 0.381ns route) 
                                                           (25.1% logic, 74.9% route) 
  
 -------------------------------------------------------------------------------- 
  
 Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT5_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT5_BUF" 
         TS_Inst_DCM_100_CLK0_BUF * 0.25 HIGH 50%; 
 -------------------------------------------------------------------------------- 
 Slack: 37.778ns (period - min period limit) 
   Period: 40.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL 
   Location pin: RAMB36_X0Y23.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 37.778ns (period - min period limit) 
   Period: 40.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Logical resource: i2c_core/input_fifo[1].input_fifo_asynch/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL 
   Location pin: RAMB36_X0Y23.REGCLKARDRCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
 Slack: 37.778ns (period - min period limit) 
   Period: 40.000ns 
   Min period limit: 2.222ns (450.045MHz) (Trper_CLKA) 
   Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL 
   Location pin: RAMB36_X2Y2.CLKARDCLKL 
   Clock network: clk 
 -------------------------------------------------------------------------------- 
  
  
 Derived Constraint Report 
 Derived Constraints for TS_clk 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       | 
 |           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------| 
 |                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  | 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
 |TS_clk                         |     10.000ns|      8.332ns|      8.085ns|            0|            0|            0|  25406925535| 
 | TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|      8.085ns|            0|            0|            0|  25406925535| 
 |  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      8.085ns|          N/A|            0|            0|        21468|            0| 
 |  TS_Inst_DCM_100_CLKOUT1_BUF  |     12.500ns|      2.222ns|          N/A|            0|            0|            0|            0| 
 |  TS_Inst_DCM_100_CLKOUT2_BUF  |     15.000ns|      2.222ns|          N/A|            0|            0|            0|            0| 
 |  TS_Inst_DCM_100_CLKOUT3_BUF  |     20.000ns|      2.222ns|          N/A|            0|            0|            0|            0| 
 |  TS_Inst_DCM_100_CLKOUT4_BUF  |     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0| 
 |  TS_Inst_DCM_100_CLKOUT5_BUF  |     40.000ns|     26.378ns|          N/A|            0|            0|  25406904067|            0| 
 +-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+ 
  
 All constraints were met. 
  
  
 Data Sheet report: 
 ----------------- 
 All values displayed in nanoseconds (ns) 
  
 Clock to Setup on destination clock clk_in 
 ---------------+---------+---------+---------+---------+ 
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall| 
 Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall| 
 ---------------+---------+---------+---------+---------+ 
 clk_in         |   26.378|         |         |         | 
 ---------------+---------+---------+---------+---------+ 
  
  
 Timing summary: 
 --------------- 
  
 Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0) 
  
 Constraints cover 25406925535 paths, 0 nets, and 32116 connections 
  
 Design statistics: 
    Minimum period:  26.378ns{1}   (Maximum frequency:  37.910MHz) 
  
  
 ------------------------------------Footnotes----------------------------------- 
 1)  The minimum period statistic assumes all single cycle delays. 
  
 Analysis completed Sun Feb  5 18:17:38 2017  
 -------------------------------------------------------------------------------- 
  
 Trace Settings: 
 ------------------------- 
 Trace Settings  
  
 Peak Memory Usage: 382 MB 




//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

   Number of BUFGs                          13 out of 32     40%
   Number of DCM_ADVs                        2 out of 12     16%
   Number of External IOBs                  30 out of 640     4%
      Number of LOCed IOBs                  30 out of 30    100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       3 out of 148     2%
   Number of RAMB36_EXPs                   144 out of 148    97%
   Number of Slices                       2414 out of 17280  13%
   Number of Slice Registers              4079 out of 69120   5%
      Number used as Flip Flops           4079
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   6362 out of 69120   9%
   Number of Slice LUT-Flip Flop pairs    7446 out of 69120  10%
  
  