
---------- Begin Simulation Statistics ----------
final_tick                                  463486500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126640                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869384                       # Number of bytes of host memory used
host_op_rate                                   127112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.90                       # Real time elapsed on the host
host_tick_rate                               58694264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1003756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000463                       # Number of seconds simulated
sim_ticks                                   463486500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.593264                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  173116                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               173823                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               879                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            175183                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              138                       # Number of indirect misses.
system.cpu.branchPred.lookups                  183645                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2767                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    507081                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   507357                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     171144                       # Number of branches committed
system.cpu.commit.bw_lim_events                 19740                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           40573                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000213                       # Number of instructions committed
system.cpu.commit.committedOps                1003967                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       891524                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.126124                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.223936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       651829     73.11%     73.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        52071      5.84%     78.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31653      3.55%     82.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21800      2.45%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7605      0.85%     85.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6844      0.77%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        99244     11.13%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          738      0.08%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        19740      2.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       891524                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2417                       # Number of function calls committed.
system.cpu.commit.int_insts                    840106                       # Number of committed integer instructions.
system.cpu.commit.loads                        310680                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           533766     53.17%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             449      0.04%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     53.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     53.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          310680     30.95%     84.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159002     15.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1003967                       # Class of committed instruction
system.cpu.commit.refs                         469682                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       248                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1003756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.926972                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.926972                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                714239                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   203                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               170499                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1055189                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    39883                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    101775                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    999                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   692                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 40241                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      183645                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15128                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        871351                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   401                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1071135                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2392                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.198112                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             175883                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.155518                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             897137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.200239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.336537                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   693056     77.25%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3998      0.45%     77.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23126      2.58%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1131      0.13%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25006      2.79%     83.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      709      0.08%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   139215     15.52%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2891      0.32%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8005      0.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               897137                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          655                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          721                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           856                       # number of prefetches that crossed the page
system.cpu.idleCycles                           29837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  755                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   177257                       # Number of branches executed
system.cpu.iew.exec_nop                           238                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.158034                       # Inst execution rate
system.cpu.iew.exec_refs                       519302                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     164490                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5031                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                321824                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               110                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               165161                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1044561                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                354812                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               977                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1073467                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11888                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    999                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11917                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          8394                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              732                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11135                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6154                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            183                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1269418                       # num instructions consuming a value
system.cpu.iew.wb_count                       1034279                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.530208                       # average fanout of values written-back
system.cpu.iew.wb_producers                    673055                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.115758                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1039596                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1392761                       # number of integer regfile reads
system.cpu.int_regfile_writes                  700335                       # number of integer regfile writes
system.cpu.ipc                               1.078781                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.078781                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                554167     51.58%     51.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  508      0.05%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     51.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               354976     33.04%     84.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              164707     15.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1074445                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017107                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     201      1.09%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18080     98.36%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    97      0.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1092385                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3063634                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1033949                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1084006                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1044288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1074445                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  35                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           40540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               149                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        897137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.197638                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.169621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              640304     71.37%     71.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33419      3.73%     75.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23315      2.60%     77.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               35238      3.93%     81.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51584      5.75%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               56313      6.28%     93.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5561      0.62%     94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               43809      4.88%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                7594      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          897137                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.159089                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    436                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                922                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          330                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               870                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2523                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               321824                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              165161                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  865962                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     65                       # number of misc regfile writes
system.cpu.numCycles                           926974                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   17798                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1166751                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3761                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    60004                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   8163                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1891678                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1047706                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1216441                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    121501                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 679535                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    999                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                692158                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    49634                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1367616                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4677                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                104                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    222006                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             36                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              632                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1912372                       # The number of ROB reads
system.cpu.rob.rob_writes                     2094736                       # The number of ROB writes
system.cpu.timesIdled                             320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      372                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      92                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        21136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        43427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                470                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18836                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           470                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1235520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1235520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22131                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31260000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98447750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          366                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18852                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18849                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           494                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          119                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2826                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        64361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 65715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2538304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2593344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22290    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           42802897                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29865998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            741499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           68                       # number of demand (read+write) hits
system.l2.demand_hits::total                      157                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  44                       # number of overall hits
system.l2.overall_hits::.cpu.data                  45                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           68                       # number of overall hits
system.l2.overall_hits::total                     157                       # number of overall hits
system.l2.demand_misses::.cpu.inst                382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18926                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               382                       # number of overall misses
system.l2.overall_misses::.cpu.data             18926                       # number of overall misses
system.l2.overall_misses::total                 19308                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1436975000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1468098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1436975000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1468098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                19465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               19465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991934                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991934                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81473.821990                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75925.974849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76035.736482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81473.821990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75925.974849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76035.736482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1247745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1275048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1247745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1275048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991934                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71473.821990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65927.559970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66037.290242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71473.821990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65927.559970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66037.290242                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20693                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20693                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          366                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18838                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1429119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1429119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18852                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75863.626712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75863.626712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1240769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1240769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65865.219238                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65865.219238                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             44                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              382                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31123000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81473.821990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81473.821990                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.773279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71473.821990                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71473.821990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              88                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7856000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7856000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.739496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.739496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89272.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89272.727273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.739496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.739496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79272.727273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79272.727273                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2825                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999646                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2825                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     53796000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     53796000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999646                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19042.831858                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19042.831858                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11181.244951                       # Cycle average of tags in use
system.l2.tags.total_refs                       40598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.834440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2526.488014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       366.923414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8287.833523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.077102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.252925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.341225                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.675354                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    369539                       # Number of tag accesses
system.l2.tags.data_accesses                   369539                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1211072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19305                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52748030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2612960680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2665708710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52748030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52748030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52748030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2612960680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2665708710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38677                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    116511250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   96530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               478498750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6034.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24784.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    900.151603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   782.630672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.461444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57      4.15%      4.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54      3.94%      8.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50      3.64%     11.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      0.51%     12.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.48%     14.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.44%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.82%     16.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.29%     17.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1135     82.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1372                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1235584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1235584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2665.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2665.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     463472000                       # Total gap between requests
system.mem_ctrls.avgGap                      24006.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1211136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 52748030.417282924056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2613098763.394402980804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11582000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    466916750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30319.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24673.26                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    92.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5062260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2683065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            70129080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        116036040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          310438845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        669.790479                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    203936250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    244210250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4748100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2523675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            67708620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        113252160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         82608960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          307105275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        662.598102                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    210002000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    238144500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        14562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        14562                       # number of overall hits
system.cpu.icache.overall_hits::total           14562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          566                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          566                       # number of overall misses
system.cpu.icache.overall_misses::total           566                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40535000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40535000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40535000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40535000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037414                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037414                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037414                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037414                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71616.607774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71616.607774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71616.607774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71616.607774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          257                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                13                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          366                       # number of writebacks
system.cpu.icache.writebacks::total               366                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          426                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           68                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          494                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32266500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       817387                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33083887                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028160                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028160                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028160                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032655                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75742.957746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75742.957746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75742.957746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12020.397059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66971.431174                       # average overall mshr miss latency
system.cpu.icache.replacements                    366                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        14562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          566                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           566                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40535000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40535000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037414                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037414                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71616.607774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71616.607774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          426                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32266500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32266500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028160                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75742.957746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75742.957746                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           68                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           68                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       817387                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       817387                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12020.397059                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12020.397059                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.410782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.477733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    89.431798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    36.978984                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.698686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.288898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.320312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30750                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       326672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       326676                       # number of overall hits
system.cpu.dcache.overall_hits::total          326676                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       152877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         152877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       152880                       # number of overall misses
system.cpu.dcache.overall_misses::total        152880                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9648834126                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9648834126                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9648834126                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9648834126                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       479549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       479549                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       479556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       479556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.318793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.318793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.318795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.318795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63115.014855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63115.014855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63113.776334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63113.776334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       622647                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8706                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.519297                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20693                       # number of writebacks
system.cpu.dcache.writebacks::total             20693                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131083                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21794                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1557503984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1557503984                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1557773984                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1557773984                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045447                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045447                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71464.806093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71464.806093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71467.357159                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71467.357159                       # average overall mshr miss latency
system.cpu.dcache.replacements                  20770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       320246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          320246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16071500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       320563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       320563                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50698.738170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50698.738170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69922.413793                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69922.413793                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       149737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       149737                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9540517136                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9540517136                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       156163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       156163                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.958851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.958851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63715.161490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63715.161490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       130882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       130882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18855                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1459970494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1459970494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.120739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.120739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77431.476744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77431.476744                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       270000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        90000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         2823                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     92245490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     92245490                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         2823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32676.404534                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32676.404534                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         2823                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     89422490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     89422490                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31676.404534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31676.404534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.721760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              348504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21794                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.990823                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   975.721760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            980974                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           980974                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    463486500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    463486500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
