// Seed: 2884428262
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wor id_2,
    output tri id_3,
    input tri1 id_4
    , id_13,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    output supply1 id_11
);
  wire  [  -1  :  -1  ]  \id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6#(.id_11(-1), .id_12(1), .id_13(1), .id_14(1), .id_15(1 && -1'b0)),
    input  tri   id_7,
    input  wire  id_8,
    input  uwire id_9
);
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_7,
      id_5,
      id_1,
      id_5,
      id_4,
      id_4
  );
  assign id_12 = -1;
endmodule
