// Seed: 714532059
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  wire  id_5,
    input  uwire id_6,
    output tri1  id_7,
    output wor   id_8,
    output wor   id_9,
    input  wand  id_10,
    input  wire  id_11
);
  assign id_4 = 1 == id_2;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output wand id_5,
    input supply1 id_6
);
  generate
    assign id_0 = 1;
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_6,
      id_1,
      id_2,
      id_5,
      id_6,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
