INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:23:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 buffer15/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            mem_controller0/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.963ns (38.030%)  route 3.199ns (61.970%))
  Logic Levels:           17  (CARRY4=10 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=630, unset)          0.508     0.508    buffer15/clk
    SLICE_X5Y144         FDRE                                         r  buffer15/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer15/outs_reg[0]/Q
                         net (fo=5, routed)           0.328     1.034    buffer15/buffer15_outs[0]
    SLICE_X4Y143         LUT2 (Prop_lut2_I1_O)        0.121     1.155 r  buffer15/result0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.155    cmpi0/S[0]
    SLICE_X4Y143         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.406 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.406    cmpi0/result0_carry_n_0
    SLICE_X4Y144         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.533 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=26, routed)          0.381     1.914    control_merge2/fork_valid/generateBlocks[0].regblock/CO[0]
    SLICE_X8Y149         LUT6 (Prop_lut6_I3_O)        0.130     2.044 f  control_merge2/fork_valid/generateBlocks[0].regblock/fullReg_i_6__1/O
                         net (fo=6, routed)           0.323     2.367    control_merge0/tehb/control/fullReg_reg_6
    SLICE_X8Y150         LUT6 (Prop_lut6_I3_O)        0.043     2.410 f  control_merge0/tehb/control/fullReg_i_2__12/O
                         net (fo=17, routed)          0.535     2.945    control_merge1/tehb/control/transmitValue_reg_21
    SLICE_X7Y147         LUT5 (Prop_lut5_I0_O)        0.054     2.999 r  control_merge1/tehb/control/B_storeAddr[5]_INST_0_i_4/O
                         net (fo=29, routed)          0.397     3.396    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_reg_10
    SLICE_X8Y145         LUT6 (Prop_lut6_I3_O)        0.131     3.527 f  control_merge1/fork_valid/generateBlocks[1].regblock/A_loadEn_INST_0_i_3/O
                         net (fo=14, routed)          0.192     3.719    fork2/generateBlocks[0].regblock/store_complete_reg[0]
    SLICE_X9Y144         LUT6 (Prop_lut6_I4_O)        0.043     3.762 r  fork2/generateBlocks[0].regblock/B_storeEn_INST_0_i_1/O
                         net (fo=47, routed)          0.526     4.287    fork2/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X8Y141         LUT2 (Prop_lut2_I0_O)        0.048     4.335 r  fork2/generateBlocks[0].regblock/minusOp_carry_i_2__0/O
                         net (fo=1, routed)           0.517     4.852    mem_controller0/stores/DI[0]
    SLICE_X2Y147         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.365     5.217 r  mem_controller0/stores/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.217    mem_controller0/stores/minusOp_carry_n_0
    SLICE_X2Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.267 r  mem_controller0/stores/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.267    mem_controller0/stores/minusOp_carry__0_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.317 r  mem_controller0/stores/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.318    mem_controller0/stores/minusOp_carry__1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.368 r  mem_controller0/stores/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.368    mem_controller0/stores/minusOp_carry__2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.418 r  mem_controller0/stores/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.418    mem_controller0/stores/minusOp_carry__3_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.468 r  mem_controller0/stores/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.468    mem_controller0/stores/minusOp_carry__4_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.518 r  mem_controller0/stores/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.518    mem_controller0/stores/minusOp_carry__5_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.670 r  mem_controller0/stores/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     5.670    mem_controller0/stores/minusOp_carry__6_n_6
    SLICE_X2Y154         FDRE                                         r  mem_controller0/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=630, unset)          0.483     7.183    mem_controller0/stores/clk
    SLICE_X2Y154         FDRE                                         r  mem_controller0/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076     7.223    mem_controller0/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -5.670    
  -------------------------------------------------------------------
                         slack                                  1.554    




