# Reading D:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
