{
  "title": "GitHub Vhdl Languages Monthly Trending",
  "description": "Monthly Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Sat, 21 Feb 2026 03:26:03 GMT",
  "items": [
    {
      "title": "ghdl/ghdl",
      "url": "https://github.com/ghdl/ghdl",
      "description": "VHDL 2008/93/87 simulator",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "2,757",
      "forks": "405",
      "addStars": "25",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13433645?s=40&v=4",
          "name": "tgingold",
          "url": "https://github.com/tgingold"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/956109?s=40&v=4",
          "name": "Paebbels",
          "url": "https://github.com/Paebbels"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16334725?s=40&v=4",
          "name": "gingold-adacore",
          "url": "https://github.com/gingold-adacore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        }
      ]
    },
    {
      "title": "kangyuzhe666/ZYNQ7010-7020_AD9363",
      "url": "https://github.com/kangyuzhe666/ZYNQ7010-7020_AD9363",
      "description": "基于ZYNQ+AD9363的开源SDR硬件",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "554",
      "forks": "153",
      "addStars": "9",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/29303945?s=40&v=4",
          "name": "kangyuzhe666",
          "url": "https://github.com/kangyuzhe666"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25281816?s=40&v=4",
          "name": "fjh1997",
          "url": "https://github.com/fjh1997"
        }
      ]
    },
    {
      "title": "ztachip/ztachip",
      "url": "https://github.com/ztachip/ztachip",
      "description": "Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "287",
      "forks": "47",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/10762774?s=40&v=4",
          "name": "ztachip",
          "url": "https://github.com/ztachip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/26013847?s=40&v=4",
          "name": "fedy0",
          "url": "https://github.com/fedy0"
        }
      ]
    }
  ]
}