# Ripple counter circuit having reduced propagation delay.

## Abstract
A ripple counter circuit 24 is provided that reduces propagation delay inherent in flip flops, and therefore, reduces the current required. A first flip flop 26 has a clock input