// gen_regs - å¯„å­˜å™¨æ–‡ä»¶æ¨¡ï¿??
// clk - æ—¶é’Ÿä¿¡å·
// reset - å¼‚æ­¥å¤ä½ä¿¡å·
// wen - å†™ä½¿èƒ½ä¿¡ï¿??
// regRAddr1, regRAddr2 - ä¸¤ä¸ªè¯»ç«¯å£çš„å¯„å­˜å™¨åœ°ï¿??
// regWAddr - å†™ç«¯å£çš„å¯„å­˜å™¨åœ°ï¿??
// regWData - å†™å…¥å¯„å­˜å™¨çš„æ•°æ®
// regRData1, regRData2 - ä¸¤ä¸ªè¯»ç«¯å£çš„å¯„å­˜å™¨æ•°ï¿??

module gen_regs (
    input  clock,
    input  reset,
    input [4:0] rs,
    input [4:0] rt,
    input [4:0] rd,
    input write,
    input [4:0] write_reg,
    input [31:0] write_data,
    input outter_input,
    input [31:0] outter_t9,
    output reg[31:0] ram_reg_o,
    output reg[31:0] ram_reg_o2,
    output [31:0] read_data_1,
    output [31:0] read_data_2
);

    reg[31:0] register[0:31];

    integer i;
    always @(posedge clock) begin
        if(reset) begin
        for(i=0;i<=31;i=i+1) 
            register[i] <= 32'b0000_0000_0000_0000_0000_0000_0000_0000;
        end
        else begin
            ram_reg_o<= register[24];
            //ram_reg_o2<=register[26];
            ram_reg_o2<=register[12];
            if(outter_input) register[25]<=outter_t9; else begin end
            if (write) register[write_reg]<=write_data; else begin end
        end
    end

    assign read_data_1 = register[rs];
    assign read_data_2 = register[rt];

endmodule