// Seed: 4109742105
module module_0 #(
    parameter id_29 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout supply1 id_26;
  input wire id_25;
  output wand id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output tri0 id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output tri1 id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output tri1 id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_27;
  assign id_24 = -1'b0 ? -1'b0 : id_12 ? -1 == id_22 : -1'b0;
  assign id_7  = -1;
  assign id_14 = 1'b0 && -1 ? -1 : 1'b0;
  logic [-1 : 1 'd0] id_28;
  tri _id_29 = "" <= id_26;
  assign id_6  = id_10;
  assign id_26 = -1;
  struct packed {id_30 id_31;} [1 : 1  /  1 'b0] id_32, id_33, id_34, id_35, id_36;
  assign id_32.id_30[id_29] = id_33;
  localparam id_37 = 1;
  wire id_38;
  ;
  assign id_20 = -1 ~^ id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd12
) (
    input  tri1 _id_0,
    output wor  id_1
);
  assign id_1 = -1;
  buf primCall (id_1, id_3);
  logic [1 : id_0] id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
