
---------- Begin Simulation Statistics ----------
final_tick                               135992520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856828                       # Number of bytes of host memory used
host_op_rate                                   116082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   861.81                       # Real time elapsed on the host
host_tick_rate                              157798960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100040361                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135993                       # Number of seconds simulated
sim_ticks                                135992520500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.988068                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23756261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23759096                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            166845                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23938629                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1743                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2812                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1069                       # Number of indirect misses.
system.cpu.branchPred.lookups                23960463                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          234                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  63879396                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64151065                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            166158                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   20103093                       # Number of branches committed
system.cpu.commit.bw_lim_events               1023614                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5509675                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100137040                       # Number of instructions committed
system.cpu.commit.committedOps              100177401                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    271129649                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.369482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.188889                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    239633324     88.38%     88.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8635514      3.19%     91.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3360841      1.24%     92.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3012944      1.11%     93.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     12398160      4.57%     98.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       954854      0.35%     98.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1547235      0.57%     99.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       563163      0.21%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1023614      0.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    271129649                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 6515                       # Number of function calls committed.
system.cpu.commit.int_insts                  73659595                       # Number of committed integer instructions.
system.cpu.commit.loads                       2665831                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         60741072     60.63%     60.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             385      0.00%     60.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.00%     60.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          11610      0.01%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           2299      0.00%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           3276      0.00%     60.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2524455      2.52%     63.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc      3704625      3.70%     66.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          49549      0.05%     66.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         15384      0.02%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             3      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             811      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            341      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2665831      2.66%     69.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30457636     30.40%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         100177401                       # Class of committed instruction
system.cpu.commit.refs                       33123467                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  12997731                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     100040361                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.719850                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.719850                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             253005763                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   726                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             22128910                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              109548419                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3478615                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  10039536                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 197330                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2650                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               5178757                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    23960463                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1933666                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     269739573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4286                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      116403127                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  396078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.088095                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1962189                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           23766196                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.427976                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          271900001                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.428297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.365232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                245512490     90.30%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11542      0.00%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1286924      0.47%     90.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    88171      0.03%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20106157      7.39%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    21771      0.01%     98.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2645092      0.97%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   622763      0.23%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1605091      0.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            271900001                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           85042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               194593                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21317822                       # Number of branches executed
system.cpu.iew.exec_nop                        143176                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.389355                       # Inst execution rate
system.cpu.iew.exec_refs                     35055598                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   31946636                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  836364                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2693402                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                215                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            144179                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             32161721                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           106591864                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3108962                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            316768                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             105898789                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  34542                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              40918554                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 197330                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              40970680                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       2644500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           353831                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1125                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        27549                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1704064                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            122                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2286                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         192307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 132301494                       # num instructions consuming a value
system.cpu.iew.wb_count                     104682340                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.387990                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51331702                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.384883                       # insts written-back per cycle
system.cpu.iew.wb_sent                      105467155                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                145435998                       # number of integer regfile reads
system.cpu.int_regfile_writes                43282160                       # number of integer regfile writes
system.cpu.ipc                               0.367667                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.367667                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              64727270     60.94%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  388      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.00%     60.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               11741      0.01%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                2485      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                3321      0.00%     60.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2525083      2.38%     63.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc         3704799      3.49%     66.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               49633      0.05%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              16269      0.02%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  4      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  815      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 410      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3112426      2.93%     69.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            32060758     30.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              106215561                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3559534                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033512                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2773      0.08%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              2584416     72.61%     72.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc            434029     12.19%     84.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                 15776      0.44%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                 7777      0.22%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     85.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 145905      4.10%     89.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                368853     10.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               93024734                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          457669851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     91653295                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          99658953                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  106448473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 106215561                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 215                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6408265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4861                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3593470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     271900001                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.390642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.135036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           236901670     87.13%     87.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6408653      2.36%     89.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6513284      2.40%     91.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7126361      2.62%     94.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11629054      4.28%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1541183      0.57%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1285421      0.47%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              488400      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5975      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       271900001                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.390520                       # Inst issue rate
system.cpu.iq.vec_alu_accesses               16750335                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           30225663                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     13029045                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          13198122                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            314494                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           173414                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2693402                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            32161721                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               111677549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                6298880                       # number of misc regfile writes
system.cpu.numCycles                        271985043                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                41903475                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             116037450                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 378596                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6110744                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 978500                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             265713288                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              107557638                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           125017959                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  12492659                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              209814633                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 197330                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             211111974                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  8980448                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        146978004                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          83819                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1924                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  38402340                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            216                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         20576413                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    375389201                       # The number of ROB reads
system.cpu.rob.rob_writes                   212144634                       # The number of ROB writes
system.cpu.timesIdled                             745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 20400491                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 8936718                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3822308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7662861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3838083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1698766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7681318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1698766                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              38233                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3790077                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32231                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3802239                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3802239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38233                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11503333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11503333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    488355136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               488355136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3840553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3840553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3840553                       # Request fanout histogram
system.membus.reqLayer0.occupancy         23800196500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20215888750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7590979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1751745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3802239                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3802239                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1052                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39863                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11522445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11524549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    489152000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              489219328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5504641                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242564928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9347876                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.181728                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.385620                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7649109     81.83%     81.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1698767     18.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9347876                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7641561000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5763187500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1578000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2677                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                2677                       # number of overall hits
system.l2.overall_hits::total                    2678                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            3839425                       # number of demand (read+write) misses
system.l2.demand_misses::total                3840476                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1051                       # number of overall misses
system.l2.overall_misses::.cpu.data           3839425                       # number of overall misses
system.l2.overall_misses::total               3840476                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     87216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 498507799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     498595015500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87216500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 498507799000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    498595015500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1052                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3842102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3843154                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1052                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3842102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3843154                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.999049                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999303                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999303                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.999049                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999303                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999303                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82984.300666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 129839.181388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129826.358894                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82984.300666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 129839.181388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129826.358894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3790077                       # number of writebacks
system.l2.writebacks::total                   3790077                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       3839425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3840476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      3839425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3840476                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 460113589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 460190295500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 460113589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 460190295500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.999049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.999049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999303                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72984.300666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 119839.191806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119826.369309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72984.300666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 119839.191806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119826.369309                       # average overall mshr miss latency
system.l2.replacements                        5504641                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3800902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3800902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3800902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3800902                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        16433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         16433                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data         3802239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3802239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 494093209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  494093209000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       3802239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3802239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 129947.961977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129947.961977                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      3802239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3802239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 456070819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 456070819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 119947.961977                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119947.961977                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87216500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1052                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.999049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999049                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82984.300666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82984.300666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1051                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1051                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.999049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999049                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72984.300666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72984.300666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4414590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4414590000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        39863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.932845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 118716.452428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118716.452428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4042770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4042770000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.932845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 108717.528102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108717.528102                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16356.225541                       # Cycle average of tags in use
system.l2.tags.total_refs                     7664799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5521025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.388293                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3405.427963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.739538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12947.058041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.207851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.790226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998305                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          789                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 128422097                       # Number of tag accesses
system.l2.tags.data_accesses                128422097                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          67264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      245722944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          245790208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242564928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242564928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3839421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3840472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3790077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3790077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            494615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1806885725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1807380340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       494615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           494615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1783663742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1783663742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1783663742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           494615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1806885725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3591044082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3790077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3839419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000110870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       236780                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       236780                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8828283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3564419                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3840472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3790077                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3840472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3790077                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            240159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            240281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            240074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            240312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            239825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            239934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            239537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            239715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            239961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            240723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           240177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           240253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           239879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           239869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           240111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            237007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            237158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            237145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            237179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            236787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            236429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            236733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            236666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            237090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           236878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           236955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           236832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           236959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           236830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           236757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 228054579750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19202350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            300063392250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59381.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78131.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2581967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1459842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3840472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3790077                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  846769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1264238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1204851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  524578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  85114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 149628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 203867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 276481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 287438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 300045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 315966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 302967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 279371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 259465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  51150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3588700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.080403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.604367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.087162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2236163     62.31%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       911679     25.40%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       250589      6.98%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55997      1.56%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13810      0.38%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5517      0.15%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27334      0.76%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16385      0.46%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71226      1.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3588700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       236780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.219546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.879757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.626957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        236779    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        236780                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       236780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.150493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           236142     99.73%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              255      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        236780                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              245790080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               242563008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               245790208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242564928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1807.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1783.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1807.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1783.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  135992496500                       # Total gap between requests
system.mem_ctrls.avgGap                      17822.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    245722816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    242563008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 494615.437324731436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1806884783.784855365753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1783649623.583526611328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3839421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3790077                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33373250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 300030019000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3617747099250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31753.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     78144.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    954531.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12819620100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6813774495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13713319620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9891727740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10734687600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58543679130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2921187840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       115437996525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        848.855482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5752711500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4540900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 125698909000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12803755020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6805342005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13707636180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9892317600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10734687600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      58590689880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2881599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       115416028125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        848.693941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5653052750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4540900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 125798567750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1932329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1932329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1932329                       # number of overall hits
system.cpu.icache.overall_hits::total         1932329                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1337                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1337                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1337                       # number of overall misses
system.cpu.icache.overall_misses::total          1337                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108882000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108882000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108882000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108882000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1933666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1933666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1933666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1933666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81437.546746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81437.546746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81437.546746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81437.546746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1052                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1052                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1052                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88810000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88810000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88810000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000544                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000544                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84420.152091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84420.152091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84420.152091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84420.152091                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1932329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1932329                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1337                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1337                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1933666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1933666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81437.546746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81437.546746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88810000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88810000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000544                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84420.152091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84420.152091                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           886.171220                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1933381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1052                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1837.814639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   886.171220                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.216350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.216350                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1052                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          919                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.256836                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7735716                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7735716                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6525471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6525471                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6525603                       # number of overall hits
system.cpu.dcache.overall_hits::total         6525603                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     26264553                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       26264553                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     26264559                       # number of overall misses
system.cpu.dcache.overall_misses::total      26264559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2621018547442                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2621018547442                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2621018547442                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2621018547442                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     32790024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32790024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     32790162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32790162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.800992                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.800992                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.800989                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.800989                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99793.000377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99793.000377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99792.977580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99792.977580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    227323473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3201250                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.010847                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3800902                       # number of writebacks
system.cpu.dcache.writebacks::total           3800902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     22422378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22422378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     22422378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22422378                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3842175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3842175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3842181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3842181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 506618914051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 506618914051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 506619402051                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 506619402051                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.117175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.117175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.117175                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.117175                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 131857.324055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 131857.324055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 131857.245156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 131857.245156                       # average overall mshr miss latency
system.cpu.dcache.replacements                3838083                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2256145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2256145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6991305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6991305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2332513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2332513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032741                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 91547.572282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91547.572282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        36513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        36513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4521574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4521574000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113450.608456                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113450.608456                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4269282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4269282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     26188127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     26188127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2614025406470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2614025406470                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     30457409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30457409                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.859828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.859828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99817.196032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99817.196032                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     22385865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     22385865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3802262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3802262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 502095562079                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 502095562079                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124839                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132051.805499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132051.805499                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           132                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          138                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.043478                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.043478                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       488000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.043478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       377000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       377000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.018750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 125666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 125666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       274000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       274000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.012500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.012500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       137000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       137000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4092.425300                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10368077                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3842179                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.698489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4092.425300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2636                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         266165859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        266165859                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135992520500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 135992520500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
