// Seed: 3221425067
module module_0 ();
  reg id_0;
  integer id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_0 = id_0;
  always @(posedge 1) begin
    id_1 <= 1 - 1;
  end
  function id_2;
    logic id_3;
    input integer id_4;
    begin
      id_2 = id_1;
    end
  endfunction
  type_10(
      {1, ~id_2 != 1, 1}, id_0 - 1
  );
  type_1 id_5 (
      .id_0(1),
      .id_1(id_2),
      .id_2(id_3),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_0 ? id_2 : id_4),
      .id_6(id_4),
      .id_7(1)
  );
  logic id_6;
  always @(*) begin
    id_0 <= #1 id_1;
    id_4 <= 1;
    SystemTFIdentifier(~id_4);
  end
  defparam id_7.id_8 = 1;
endmodule
