// Seed: 1937612644
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  specify
    specparam id_3 = 1;
  endspecify
endmodule
