#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Dec  1 19:18:26 2022
# Process ID: 85966
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_y.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/atax_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 86825 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.773 ; gain = 201.531 ; free physical = 31319 ; free virtual = 226467
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atax' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_y' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39714' bound to instance 'c_LSQ_y' of component 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:4836]
INFO: [Synth 8-6157] synthesizing module 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_y' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_y' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_y' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_y' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_y' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_y' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 4 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net y_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:28]
WARNING: [Synth 8-3848] Net y_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:29]
WARNING: [Synth 8-3848] Net tmp_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:38]
WARNING: [Synth 8-3848] Net tmp_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:39]
WARNING: [Synth 8-3848] Net A_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:48]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:49]
WARNING: [Synth 8-3848] Net x_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:58]
WARNING: [Synth 8-3848] Net x_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:59]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:76]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1686]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1681]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1687]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1682]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1712]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1708]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1713]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:1709]
INFO: [Synth 8-256] done synthesizing module 'atax' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/atax_optimized.vhd:63]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design atax has unconnected port y_we1
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[31]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[30]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[29]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[28]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[27]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[26]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[25]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[24]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[23]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[22]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[21]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[20]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[19]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[18]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[17]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[16]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[15]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[14]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[13]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[12]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[11]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[10]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[9]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[8]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[7]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[6]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[5]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2259.551 ; gain = 481.309 ; free physical = 30142 ; free virtual = 225294
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2265.480 ; gain = 487.238 ; free physical = 29803 ; free virtual = 224956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2265.480 ; gain = 487.238 ; free physical = 29803 ; free virtual = 224956
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2265.480 ; gain = 0.000 ; free physical = 29701 ; free virtual = 224873
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.320 ; gain = 0.000 ; free physical = 29305 ; free virtual = 224468
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2420.320 ; gain = 0.000 ; free physical = 29271 ; free virtual = 224433
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 29386 ; free virtual = 224541
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 29385 ; free virtual = 224541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 29385 ; free virtual = 224541
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39613]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/LSQ_y.v:39704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 28296 ; free virtual = 223457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     20511|
|5     |LSQ_y__GC0            |           1|     13240|
|6     |atax__GC0             |           1|     16700|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 135   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 980   
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              224 Bit         RAMs := 2     
	              192 Bit         RAMs := 3     
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 95    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 586   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_15/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'phi_n27/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n27/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n27/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n27/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n27/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n27/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n27/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n27/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n28/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n28/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n28/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n28/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n28/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n28/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n28/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n28/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_5/tehb1/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[4]' (FDE) to 'MC_A/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[3]' (FDE) to 'MC_A/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[2]' (FDE) to 'MC_A/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[4]' (FDE) to 'MC_x/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[3]' (FDE) to 'MC_x/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[2]' (FDE) to 'MC_x/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[7]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[1]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[6]' (FDE) to 'MC_A/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[7]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[1]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[6]' (FDE) to 'MC_x/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[10]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[5]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[9]' (FDE) to 'MC_A/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[10]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[5]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[9]' (FDE) to 'MC_x/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[13]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[8]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[12]' (FDE) to 'MC_A/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[13]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[8]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[12]' (FDE) to 'MC_x/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[16]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[11]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[15]' (FDE) to 'MC_A/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[16]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[11]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[15]' (FDE) to 'MC_x/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[19]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[14]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[18]' (FDE) to 'MC_A/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[19]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[14]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[18]' (FDE) to 'MC_x/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[22]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[17]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[21]' (FDE) to 'MC_A/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[22]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[17]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[21]' (FDE) to 'MC_x/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[25]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[20]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[24]' (FDE) to 'MC_A/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[25]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[20]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[24]' (FDE) to 'MC_x/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[28]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[23]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[27]' (FDE) to 'MC_A/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[28]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[23]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[27]' (FDE) to 'MC_x/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[30]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[26]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[31]' (FDE) to 'MC_A/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[30]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[26]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[31]' (FDE) to 'MC_x/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:49 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 21769 ; free virtual = 217059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_3    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_4    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_10   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_11   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_13   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_14   | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_19   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_20   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_22   | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17991|
|5     |LSQ_y__GC0            |           1|      5973|
|6     |atax__GC0             |           1|      7394|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:02:03 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 24084 ; free virtual = 219412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:02:10 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 23807 ; free virtual = 219168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_3    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_4    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_10   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_11   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_13   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_14   | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_19   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_20   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_22   | fifo/Memory_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27212|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9795|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17510|
|5     |LSQ_y__GC0            |           1|      5972|
|6     |atax__GC0             |           1|      7370|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:29 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 23072 ; free virtual = 218404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|      9515|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      3224|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|      5543|
|5     |LSQ_y__GC0            |           1|      2751|
|6     |atax__GC0             |           1|      3675|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 22473 ; free virtual = 217860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 22462 ; free virtual = 217850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:42 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 22077 ; free virtual = 217465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:42 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 22081 ; free virtual = 217468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 21799 ; free virtual = 217187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 21886 ; free virtual = 217274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   954|
|2     |DSP48E1_3 |     2|
|3     |DSP48E1_4 |     2|
|4     |DSP48E1_5 |     2|
|5     |LUT1      |    51|
|6     |LUT2      |  1420|
|7     |LUT3      |   783|
|8     |LUT4      |  5695|
|9     |LUT5      |  5117|
|10    |LUT6      |  8692|
|11    |MUXF7     |  1248|
|12    |MUXF8     |   106|
|13    |RAM32M    |    29|
|14    |FDCE      |  1054|
|15    |FDPE      |    76|
|16    |FDRE      |  3786|
|17    |FDSE      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 29025|
|2     |  Buffer_1                       |elasticBuffer__parameterized0        |   202|
|3     |    oehb1                        |OEHB__parameterized0_207             |   102|
|4     |    tehb1                        |TEHB__parameterized0_208             |    66|
|5     |  Buffer_10                      |transpFIFO__parameterized1           |    31|
|6     |    fifo                         |elasticFifoInner__parameterized1_206 |    31|
|7     |  Buffer_11                      |transpFIFO__parameterized1_0         |    29|
|8     |    fifo                         |elasticFifoInner__parameterized1_205 |    29|
|9     |  Buffer_12                      |elasticBuffer__parameterized0_1      |   136|
|10    |    oehb1                        |OEHB__parameterized0_203             |    70|
|11    |    tehb1                        |TEHB__parameterized0_204             |    66|
|12    |  Buffer_13                      |transpFIFO__parameterized2           |    24|
|13    |    fifo                         |elasticFifoInner__parameterized2     |    24|
|14    |  Buffer_14                      |transpFIFO                           |    55|
|15    |    fifo                         |elasticFifoInner_202                 |    55|
|16    |  Buffer_15                      |elasticBuffer__parameterized0_2      |   195|
|17    |    oehb1                        |OEHB__parameterized0_200             |   134|
|18    |    tehb1                        |TEHB__parameterized0_201             |    61|
|19    |  Buffer_16                      |elasticBuffer__parameterized1        |     4|
|20    |    oehb1                        |OEHB_198                             |     1|
|21    |    tehb1                        |TEHB_199                             |     3|
|22    |  Buffer_17                      |elasticBuffer__parameterized0_3      |   130|
|23    |    oehb1                        |OEHB__parameterized0_196             |    65|
|24    |    tehb1                        |TEHB__parameterized0_197             |    65|
|25    |  Buffer_18                      |elasticBuffer__parameterized0_4      |    13|
|26    |    oehb1                        |OEHB__parameterized0_194             |     8|
|27    |    tehb1                        |TEHB__parameterized0_195             |     5|
|28    |  Buffer_19                      |transpFIFO__parameterized1_5         |    30|
|29    |    fifo                         |elasticFifoInner__parameterized1     |    30|
|30    |  Buffer_2                       |elasticBuffer__parameterized1_6      |   134|
|31    |    oehb1                        |OEHB_192                             |     5|
|32    |    tehb1                        |TEHB_193                             |     1|
|33    |  Buffer_20                      |transpFIFO__parameterized0           |    36|
|34    |    fifo                         |elasticFifoInner__parameterized0_191 |    36|
|35    |  Buffer_21                      |elasticBuffer__parameterized1_7      |     2|
|36    |    oehb1                        |OEHB_189                             |     1|
|37    |    tehb1                        |TEHB_190                             |     1|
|38    |  Buffer_22                      |transpFIFO__parameterized3           |    17|
|39    |    fifo                         |elasticFifoInner__parameterized3     |    17|
|40    |  Buffer_3                       |transpFIFO_8                         |    53|
|41    |    fifo                         |elasticFifoInner                     |    53|
|42    |  Buffer_4                       |transpFIFO__parameterized0_9         |    26|
|43    |    fifo                         |elasticFifoInner__parameterized0     |    26|
|44    |  Buffer_5                       |elasticBuffer__parameterized0_10     |   109|
|45    |    oehb1                        |OEHB__parameterized0_187             |    41|
|46    |    tehb1                        |TEHB__parameterized0_188             |    68|
|47    |  Buffer_6                       |elasticBuffer__parameterized0_11     |   136|
|48    |    oehb1                        |OEHB__parameterized0_185             |    70|
|49    |    tehb1                        |TEHB__parameterized0_186             |    66|
|50    |  Buffer_7                       |elasticBuffer__parameterized1_12     |    10|
|51    |    oehb1                        |OEHB_183                             |     8|
|52    |    tehb1                        |TEHB_184                             |     2|
|53    |  Buffer_8                       |elasticBuffer__parameterized0_13     |   199|
|54    |    oehb1                        |OEHB__parameterized0                 |   138|
|55    |    tehb1                        |TEHB__parameterized0_182             |    61|
|56    |  Buffer_9                       |elasticBuffer__parameterized1_14     |     2|
|57    |    oehb1                        |OEHB_180                             |     1|
|58    |    tehb1                        |TEHB_181                             |     1|
|59    |  MC_A                           |MemCont__parameterized0              |   133|
|60    |    read_arbiter                 |read_memory_arbiter__parameterized0  |   133|
|61    |      data                       |read_data_signals__parameterized0    |   133|
|62    |  MC_tmp                         |MemCont                              |   180|
|63    |    read_arbiter                 |read_memory_arbiter_178              |    67|
|64    |      data                       |read_data_signals_179                |    67|
|65    |  MC_x                           |MemCont_15                           |    67|
|66    |    read_arbiter                 |read_memory_arbiter                  |    67|
|67    |      data                       |read_data_signals                    |    67|
|68    |  add_16                         |add_op                               |    69|
|69    |    join_write_temp              |join__parameterized0_176             |     1|
|70    |      allPValidAndGate           |andN_177                             |     1|
|71    |  add_17                         |add_op_16                            |    30|
|72    |    join_write_temp              |join__parameterized0_174             |     1|
|73    |      allPValidAndGate           |andN_175                             |     1|
|74    |  add_30                         |add_op_17                            |     9|
|75    |    join_write_temp              |join__parameterized0_172             |     1|
|76    |      allPValidAndGate           |andN_173                             |     1|
|77    |  add_33                         |add_op_18                            |    33|
|78    |    join_write_temp              |join__parameterized0_170             |     1|
|79    |      allPValidAndGate           |andN_171                             |     1|
|80    |  add_38                         |add_op_19                            |    27|
|81    |    join_write_temp              |join__parameterized0_168             |     1|
|82    |      allPValidAndGate           |andN_169                             |     1|
|83    |  c_LSQ_y                        |LSQ_y                                | 25433|
|84    |    LOAD_PORT_LSQ_y              |LOAD_PORT_LSQ_y                      |    15|
|85    |    STORE_ADDR_PORT_LSQ_y        |STORE_DATA_PORT_LSQ_y                |    15|
|86    |    STORE_DATA_PORT_LSQ_y        |STORE_DATA_PORT_LSQ_y_167            |    16|
|87    |    loadQ                        |LOAD_QUEUE_LSQ_y                     | 12178|
|88    |    storeQ                       |STORE_QUEUE_LSQ_y                    | 13209|
|89    |  forkC_13                       |fork__parameterized2                 |    33|
|90    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_159          |     3|
|91    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_160          |     2|
|92    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_161          |    11|
|93    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_162          |     4|
|94    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_163          |     4|
|95    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_164          |     3|
|96    |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_165          |     3|
|97    |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_166          |     3|
|98    |  forkC_14                       |fork__parameterized6                 |    17|
|99    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_156          |     3|
|100   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_157          |    10|
|101   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_158          |     4|
|102   |  forkC_15                       |fork__parameterized6_20              |    11|
|103   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_153          |     3|
|104   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_154          |     2|
|105   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_155          |     6|
|106   |  forkC_23                       |fork__parameterized4                 |     7|
|107   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_151          |     4|
|108   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_152          |     3|
|109   |  forkC_9                        |\fork                                |    20|
|110   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_146          |     5|
|111   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_147          |     2|
|112   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_148          |     7|
|113   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_149          |     2|
|114   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_150          |     4|
|115   |  fork_0                         |fork__parameterized1                 |    26|
|116   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_141          |    11|
|117   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_142          |     3|
|118   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_143          |     5|
|119   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_144          |     4|
|120   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_145          |     3|
|121   |  fork_1                         |fork__parameterized0                 |    16|
|122   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_138          |     5|
|123   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_139          |     3|
|124   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_140          |     8|
|125   |  fork_10                        |fork__parameterized3                 |     4|
|126   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_136          |     2|
|127   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_137          |     2|
|128   |  fork_11                        |fork__parameterized3_21              |     9|
|129   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_134          |     3|
|130   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_135          |     6|
|131   |  fork_12                        |fork__parameterized3_22              |     4|
|132   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_132          |     3|
|133   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_133          |     1|
|134   |  fork_16                        |fork__parameterized3_23              |     5|
|135   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_130          |     3|
|136   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_131          |     2|
|137   |  fork_17                        |fork__parameterized0_24              |    13|
|138   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_127          |     2|
|139   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_128          |     6|
|140   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_129          |     5|
|141   |  fork_18                        |fork__parameterized3_25              |     3|
|142   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_125          |     1|
|143   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_126          |     2|
|144   |  fork_19                        |fork__parameterized7                 |    12|
|145   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_121          |     3|
|146   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_122          |     4|
|147   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_123          |     2|
|148   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_124          |     3|
|149   |  fork_2                         |fork__parameterized3_26              |    13|
|150   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_119          |    12|
|151   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_120          |     1|
|152   |  fork_20                        |fork__parameterized7_27              |    11|
|153   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_115          |     3|
|154   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_116          |     2|
|155   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_117          |     1|
|156   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_118          |     5|
|157   |  fork_3                         |fork__parameterized5                 |    20|
|158   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_109          |     2|
|159   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_110          |     8|
|160   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_111          |     2|
|161   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_112          |     5|
|162   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_113          |     2|
|163   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_114          |     1|
|164   |  fork_4                         |fork__parameterized7_28              |    17|
|165   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_105          |     2|
|166   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_106          |     1|
|167   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_107          |    10|
|168   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_108          |     4|
|169   |  fork_5                         |fork__parameterized3_29              |    11|
|170   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_103          |     9|
|171   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_104          |     2|
|172   |  fork_6                         |fork__parameterized5_30              |    25|
|173   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_97           |     1|
|174   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_98           |     8|
|175   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_99           |     5|
|176   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_100          |     8|
|177   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_101          |     2|
|178   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_102          |     1|
|179   |  fork_7                         |fork__parameterized3_31              |    13|
|180   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_95           |     6|
|181   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_96           |     7|
|182   |  fork_8                         |fork__parameterized7_32              |    21|
|183   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     5|
|184   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_92           |     7|
|185   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_93           |     8|
|186   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_94           |     1|
|187   |  icmp_18                        |icmp_ult_op                          |     5|
|188   |    join_write_temp              |join__parameterized0_90              |     1|
|189   |      allPValidAndGate           |andN_91                              |     1|
|190   |  icmp_34                        |icmp_ult_op_33                       |     5|
|191   |    join_write_temp              |join__parameterized0_88              |     1|
|192   |      allPValidAndGate           |andN_89                              |     1|
|193   |  icmp_39                        |icmp_ult_op_34                       |     5|
|194   |    join_write_temp              |join__parameterized0_86              |     1|
|195   |      allPValidAndGate           |andN_87                              |     1|
|196   |  load_11                        |mc_load_op                           |   103|
|197   |    Buffer_1                     |TEHB__parameterized0_84              |    67|
|198   |    Buffer_2                     |TEHB__parameterized0_85              |    36|
|199   |  load_14                        |mc_load_op_35                        |   103|
|200   |    Buffer_1                     |TEHB__parameterized0_82              |    67|
|201   |    Buffer_2                     |TEHB__parameterized0_83              |    36|
|202   |  load_28                        |mc_load_op_36                        |    73|
|203   |    Buffer_1                     |TEHB__parameterized0_80              |    35|
|204   |    Buffer_2                     |TEHB__parameterized0_81              |    38|
|205   |  load_4                         |mc_load_op_37                        |   102|
|206   |    Buffer_1                     |TEHB__parameterized0_78              |    67|
|207   |    Buffer_2                     |TEHB__parameterized0_79              |    35|
|208   |  mul_15                         |mul_op                               |    45|
|209   |    buff                         |delay_buffer_73                      |     6|
|210   |    \join                        |join__parameterized0_74              |     1|
|211   |      allPValidAndGate           |andN_77                              |     1|
|212   |    multiply_unit                |mul_4_stage_75                       |    37|
|213   |    oehb                         |OEHB_76                              |     1|
|214   |  mul_29                         |mul_op_38                            |    44|
|215   |    buff                         |delay_buffer                         |     5|
|216   |    \join                        |join__parameterized0_70              |     1|
|217   |      allPValidAndGate           |andN_72                              |     1|
|218   |    multiply_unit                |mul_4_stage                          |    37|
|219   |    oehb                         |OEHB_71                              |     1|
|220   |  phiC_0                         |merge                                |     1|
|221   |    tehb1                        |TEHB_69                              |     1|
|222   |  phiC_1                         |merge_39                             |     1|
|223   |    tehb1                        |TEHB_68                              |     1|
|224   |  phiC_10                        |mux__parameterized0                  |     2|
|225   |    tehb1                        |TEHB_67                              |     2|
|226   |  phiC_15                        |mux__parameterized0_40               |     2|
|227   |    tehb1                        |TEHB_66                              |     2|
|228   |  phiC_2                         |merge__parameterized1                |     2|
|229   |    tehb1                        |TEHB_65                              |     2|
|230   |  phiC_3                         |merge_41                             |     1|
|231   |    tehb1                        |TEHB_64                              |     1|
|232   |  phiC_4                         |merge__parameterized1_42             |     1|
|233   |    tehb1                        |TEHB_63                              |     1|
|234   |  phiC_9                         |mux__parameterized0_43               |     2|
|235   |    tehb1                        |TEHB_62                              |     2|
|236   |  phi_1                          |mux                                  |    68|
|237   |    tehb1                        |TEHB__parameterized0_61              |    68|
|238   |  phi_21                         |mux_44                               |    68|
|239   |    tehb1                        |TEHB__parameterized0_60              |    68|
|240   |  phi_6                          |mux_45                               |    66|
|241   |    tehb1                        |TEHB__parameterized0_59              |    66|
|242   |  phi_7                          |mux_46                               |    67|
|243   |    tehb1                        |TEHB__parameterized0_58              |    67|
|244   |  phi_n26                        |merge__parameterized0                |    41|
|245   |    tehb1                        |TEHB__parameterized0_57              |    41|
|246   |  phi_n27                        |merge__parameterized0_47             |    47|
|247   |    tehb1                        |TEHB__parameterized0_56              |    47|
|248   |  phi_n28                        |merge__parameterized0_48             |    41|
|249   |    tehb1                        |TEHB__parameterized0_55              |    41|
|250   |  phi_n6                         |mux_49                               |    61|
|251   |    tehb1                        |TEHB__parameterized0_54              |    61|
|252   |  phi_n7                         |mux_50                               |    61|
|253   |    tehb1                        |TEHB__parameterized0_53              |    61|
|254   |  phi_n8                         |mux_51                               |    65|
|255   |    tehb1                        |TEHB__parameterized0_52              |    65|
|256   |  ret_0                          |ret_op                               |    66|
|257   |    tehb                         |TEHB__parameterized0                 |    66|
|258   |  start_0                        |start_node                           |     9|
|259   |    startBuff                    |elasticBuffer                        |     5|
|260   |      oehb1                      |OEHB                                 |     1|
|261   |      tehb1                      |TEHB                                 |     4|
|262   |  store_1                        |mc_store_op                          |     1|
|263   |    join_write                   |join__parameterized0                 |     1|
|264   |      allPValidAndGate           |andN                                 |     1|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:43 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 21885 ; free virtual = 217272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:39 . Memory (MB): peak = 2420.320 ; gain = 487.238 ; free physical = 25204 ; free virtual = 220592
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:45 . Memory (MB): peak = 2420.320 ; gain = 642.078 ; free physical = 25352 ; free virtual = 220735
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2420.320 ; gain = 0.000 ; free physical = 24860 ; free virtual = 220270
INFO: [Netlist 29-17] Analyzing 2343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/atax/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.332 ; gain = 0.000 ; free physical = 24173 ; free virtual = 219627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 29 instances

INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:03:12 . Memory (MB): peak = 2444.332 ; gain = 948.152 ; free physical = 24309 ; free virtual = 219726
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:21:49 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 19370 |     0 |    101400 | 19.10 |
|   LUT as Logic             | 19254 |     0 |    101400 | 18.99 |
|   LUT as Memory            |   116 |     0 |     35000 |  0.33 |
|     LUT as Distributed RAM |   116 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4924 |     0 |    202800 |  2.43 |
|   Register as Flip Flop    |  4924 |     0 |    202800 |  2.43 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1248 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 1054  |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 3786  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8692 |                 LUT |
| LUT4     | 5695 |                 LUT |
| LUT5     | 5117 |                 LUT |
| FDRE     | 3786 |        Flop & Latch |
| LUT2     | 1420 |                 LUT |
| MUXF7    | 1248 |               MuxFx |
| FDCE     | 1054 |        Flop & Latch |
| CARRY4   |  954 |          CarryLogic |
| LUT3     |  783 |                 LUT |
| RAMD32   |  174 |  Distributed Memory |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   76 |        Flop & Latch |
| RAMS32   |   58 |  Distributed Memory |
| LUT1     |   51 |                 LUT |
| FDSE     |    8 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:21:58 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.338ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/loadQ/checkBits_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 2.216ns (30.523%)  route 5.044ns (69.477%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5161, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=11, unplaced)        0.627     1.508    add_38/data_reg_reg[31][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.877 r  add_38/end_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     1.885    add_38/end_out[4]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.945 r  add_38/end_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.945    add_38/end_out[8]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.005 r  add_38/end_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.005    add_38/end_out[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.065 r  add_38/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.065    add_38/end_out[16]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.285 f  add_38/end_out[20]_INST_0_i_1/O[1]
                         net (fo=6, unplaced)         0.484     2.769    add_38/add_38_dataOutArray_0[18]
                         LUT2 (Prop_lut2_I0_O)        0.155     2.924 r  add_38/end_valid_INST_0_i_29/O
                         net (fo=1, unplaced)         0.000     2.924    icmp_39/end_valid_INST_0_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.221 r  icmp_39/end_valid_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    icmp_39/end_valid_INST_0_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.370 r  icmp_39/end_valid_INST_0_i_2/CO[2]
                         net (fo=20, unplaced)        0.399     3.769    Buffer_22/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I3_O)        0.160     3.929 r  Buffer_22/fifo/reg_value_i_4__4/O
                         net (fo=1, unplaced)         0.340     4.269    Buffer_7/oehb1/phiC_0_validArray_0
                         LUT3 (Prop_lut3_I2_O)        0.053     4.322 r  Buffer_7/oehb1/reg_value_i_2__10/O
                         net (fo=6, unplaced)         0.372     4.694    Buffer_7/oehb1/validArray_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.053     4.747 r  Buffer_7/oehb1/full_reg_i_7/O
                         net (fo=1, unplaced)         0.340     5.087    Buffer_18/oehb1/phiC_2_validArray_0
                         LUT5 (Prop_lut5_I4_O)        0.053     5.140 r  Buffer_18/oehb1/full_reg_i_3__3/O
                         net (fo=5, unplaced)         0.368     5.508    forkC_23/generateBlocks[1].regblock/phiC_3_validArray_0
                         LUT2 (Prop_lut2_I1_O)        0.053     5.561 r  forkC_23/generateBlocks[1].regblock/addrQ_15[31]_i_7/O
                         net (fo=1, unplaced)         0.340     5.901    c_LSQ_y/storeQ/io_bbpValids_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.954 f  c_LSQ_y/storeQ/addrQ_15[31]_i_2/O
                         net (fo=180, unplaced)       0.454     6.408    c_LSQ_y/storeQ/tail_reg[2]_1
                         LUT4 (Prop_lut4_I0_O)        0.053     6.461 r  c_LSQ_y/storeQ/offsetQ_13[2]_i_1__0/O
                         net (fo=18, unplaced)        0.578     7.039    c_LSQ_y/storeQ/tail_reg[2]_0[2]
                         LUT6 (Prop_lut6_I2_O)        0.053     7.092 f  c_LSQ_y/storeQ/checkBits_12_i_4/O
                         net (fo=1, unplaced)         0.340     7.432    c_LSQ_y/storeQ/checkBits_12_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     7.485 f  c_LSQ_y/storeQ/checkBits_12_i_2/O
                         net (fo=16, unplaced)        0.394     7.879    c_LSQ_y/loadQ/_T_2608
                         LUT6 (Prop_lut6_I1_O)        0.053     7.932 r  c_LSQ_y/loadQ/checkBits_0_i_1/O
                         net (fo=1, unplaced)         0.000     7.932    c_LSQ_y/loadQ/checkBits_0_i_1_n_0
                         FDRE                                         r  c_LSQ_y/loadQ/checkBits_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5161, unset)         0.638     4.638    c_LSQ_y/loadQ/clk
                         FDRE                                         r  c_LSQ_y/loadQ/checkBits_0_reg/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.009     4.594    c_LSQ_y/loadQ/checkBits_0_reg
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                 -3.338    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.203 ; gain = 218.871 ; free physical = 22686 ; free virtual = 218127
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2775.770 ; gain = 112.566 ; free physical = 22037 ; free virtual = 217478

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e792471b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2775.770 ; gain = 0.000 ; free physical = 22015 ; free virtual = 217456

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109b33e54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21733 ; free virtual = 217211
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bf4073d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21643 ; free virtual = 217110
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b716fa40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21621 ; free virtual = 217084
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1b716fa40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21581 ; free virtual = 217056
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b716fa40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21539 ; free virtual = 217020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b716fa40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21510 ; free virtual = 216992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2831.750 ; gain = 0.000 ; free physical = 21446 ; free virtual = 216935
Ending Logic Optimization Task | Checksum: e0c7285d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2831.750 ; gain = 0.004 ; free physical = 21466 ; free virtual = 216914

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e0c7285d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2831.750 ; gain = 0.000 ; free physical = 21436 ; free virtual = 216884

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e0c7285d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.750 ; gain = 0.000 ; free physical = 21435 ; free virtual = 216883

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.750 ; gain = 0.000 ; free physical = 21413 ; free virtual = 216861
Ending Netlist Obfuscation Task | Checksum: e0c7285d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.750 ; gain = 0.000 ; free physical = 21421 ; free virtual = 216870
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2831.750 ; gain = 168.547 ; free physical = 21428 ; free virtual = 216877
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2873.676 ; gain = 0.000 ; free physical = 20769 ; free virtual = 216214
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5458382

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2873.676 ; gain = 0.000 ; free physical = 20768 ; free virtual = 216213
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2873.676 ; gain = 0.000 ; free physical = 20759 ; free virtual = 216204

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a1bb99d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.676 ; gain = 0.000 ; free physical = 20577 ; free virtual = 216022

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 129abcf7a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2883.668 ; gain = 9.992 ; free physical = 23867 ; free virtual = 219316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 129abcf7a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2883.668 ; gain = 9.992 ; free physical = 23866 ; free virtual = 219317
Phase 1 Placer Initialization | Checksum: 129abcf7a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2883.668 ; gain = 9.992 ; free physical = 23850 ; free virtual = 219303

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 183b5ba06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2913.426 ; gain = 39.750 ; free physical = 23397 ; free virtual = 218870

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 21 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1004 nets or cells. Created 1000 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.613 ; gain = 0.000 ; free physical = 20601 ; free virtual = 216116

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              4  |                  1004  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              4  |                  1004  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18aff7d86

Time (s): cpu = 00:01:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 20460 ; free virtual = 215986
Phase 2.2 Global Placement Core | Checksum: 157c3fce0

Time (s): cpu = 00:02:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 19885 ; free virtual = 215401
Phase 2 Global Placement | Checksum: 157c3fce0

Time (s): cpu = 00:02:04 ; elapsed = 00:00:48 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 19887 ; free virtual = 215402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1791ada50

Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 19580 ; free virtual = 215123

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c8d7963c

Time (s): cpu = 00:02:22 ; elapsed = 00:00:55 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 18957 ; free virtual = 214500

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1095bcbcd

Time (s): cpu = 00:02:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 18931 ; free virtual = 214474

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 159ae2edd

Time (s): cpu = 00:02:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 18909 ; free virtual = 214451

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10a01d8e5

Time (s): cpu = 00:02:39 ; elapsed = 00:01:04 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 18015 ; free virtual = 213558

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e324f5cd

Time (s): cpu = 00:02:51 ; elapsed = 00:01:15 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 17495 ; free virtual = 213073

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ccf036e0

Time (s): cpu = 00:02:53 ; elapsed = 00:01:17 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 17391 ; free virtual = 212969

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16e6c48a6

Time (s): cpu = 00:02:53 ; elapsed = 00:01:17 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 17381 ; free virtual = 212960

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ba72b6f0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 17131 ; free virtual = 212710
Phase 3 Detail Placement | Checksum: 1ba72b6f0

Time (s): cpu = 00:03:15 ; elapsed = 00:01:29 . Memory (MB): peak = 2936.613 ; gain = 62.938 ; free physical = 17068 ; free virtual = 212646

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc3d162c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc3d162c

Time (s): cpu = 00:03:27 ; elapsed = 00:01:33 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 17001 ; free virtual = 212579
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.174. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d7d5cd08

Time (s): cpu = 00:04:09 ; elapsed = 00:02:03 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16613 ; free virtual = 212224
Phase 4.1 Post Commit Optimization | Checksum: 1d7d5cd08

Time (s): cpu = 00:04:09 ; elapsed = 00:02:03 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16599 ; free virtual = 212210

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d7d5cd08

Time (s): cpu = 00:04:09 ; elapsed = 00:02:04 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16543 ; free virtual = 212154

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d7d5cd08

Time (s): cpu = 00:04:09 ; elapsed = 00:02:04 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16657 ; free virtual = 212268

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2967.418 ; gain = 0.000 ; free physical = 16657 ; free virtual = 212269
Phase 4.4 Final Placement Cleanup | Checksum: 16690f849

Time (s): cpu = 00:04:10 ; elapsed = 00:02:04 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16655 ; free virtual = 212266
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16690f849

Time (s): cpu = 00:04:10 ; elapsed = 00:02:04 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16657 ; free virtual = 212268
Ending Placer Task | Checksum: 145d30917

Time (s): cpu = 00:04:10 ; elapsed = 00:02:04 . Memory (MB): peak = 2967.418 ; gain = 93.742 ; free physical = 16657 ; free virtual = 212268
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:15 ; elapsed = 00:02:12 . Memory (MB): peak = 2967.418 ; gain = 135.668 ; free physical = 16707 ; free virtual = 212318
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ed135e74 ConstDB: 0 ShapeSum: 58bfaaa3 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 18ba473b2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3100.500 ; gain = 25.652 ; free physical = 16363 ; free virtual = 211973
Post Restoration Checksum: NetGraph: aab376a4 NumContArr: e0f0fd0e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18ba473b2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3132.309 ; gain = 57.461 ; free physical = 16356 ; free virtual = 211966

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18ba473b2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3143.309 ; gain = 68.461 ; free physical = 16334 ; free virtual = 211944

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18ba473b2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3143.309 ; gain = 68.461 ; free physical = 16334 ; free virtual = 211944
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c92d9673

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3163.512 ; gain = 88.664 ; free physical = 16304 ; free virtual = 211914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.948 | TNS=-13592.021| WHS=-0.261 | THS=-139.480|

Phase 2 Router Initialization | Checksum: 123cb3cfa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 3172.512 ; gain = 97.664 ; free physical = 16226 ; free virtual = 211836

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20561
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20561
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 164433804

Time (s): cpu = 00:01:08 ; elapsed = 00:00:29 . Memory (MB): peak = 3176.512 ; gain = 101.664 ; free physical = 16222 ; free virtual = 211833
INFO: [Route 35-580] Design has 770 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                          c_LSQ_y/storeQ/checkBits_6_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_y/loadQ/checkBits_9_reg/D|
|                      clk |                      clk |                                                                         c_LSQ_y/storeQ/checkBits_10_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_y/storeQ/checkBits_5_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_y/loadQ/checkBits_4_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25446
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.318 | TNS=-15533.098| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1ec08c073

Time (s): cpu = 00:11:04 ; elapsed = 00:03:34 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 21897 ; free virtual = 217546

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14225
 Number of Nodes with overlaps = 4725
 Number of Nodes with overlaps = 1447
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.397 | TNS=-16323.809| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1592b0a6e

Time (s): cpu = 00:22:14 ; elapsed = 00:08:03 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 24480 ; free virtual = 220145

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
Phase 4.3 Global Iteration 2 | Checksum: 1dd532f9b

Time (s): cpu = 00:28:41 ; elapsed = 00:12:47 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26228 ; free virtual = 221709
Phase 4 Rip-up And Reroute | Checksum: 1dd532f9b

Time (s): cpu = 00:28:41 ; elapsed = 00:12:47 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26244 ; free virtual = 221725

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2448ae48a

Time (s): cpu = 00:28:44 ; elapsed = 00:12:47 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26239 ; free virtual = 221719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.385 | TNS=-16057.425| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23a6ae146

Time (s): cpu = 00:28:44 ; elapsed = 00:12:48 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26235 ; free virtual = 221715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23a6ae146

Time (s): cpu = 00:28:44 ; elapsed = 00:12:48 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26237 ; free virtual = 221718
Phase 5 Delay and Skew Optimization | Checksum: 23a6ae146

Time (s): cpu = 00:28:44 ; elapsed = 00:12:48 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26235 ; free virtual = 221715

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a30c8eb0

Time (s): cpu = 00:28:47 ; elapsed = 00:12:49 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26252 ; free virtual = 221732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.385 | TNS=-16029.147| WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a30c8eb0

Time (s): cpu = 00:28:47 ; elapsed = 00:12:49 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26246 ; free virtual = 221726
Phase 6 Post Hold Fix | Checksum: 1a30c8eb0

Time (s): cpu = 00:28:47 ; elapsed = 00:12:49 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26239 ; free virtual = 221719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.82575 %
  Global Horizontal Routing Utilization  = 9.38546 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 92.3423%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y66 -> INT_R_X25Y67
   INT_L_X38Y66 -> INT_R_X39Y67
   INT_L_X40Y66 -> INT_R_X41Y67
   INT_L_X42Y66 -> INT_R_X43Y67
   INT_L_X36Y64 -> INT_R_X37Y65
South Dir 2x2 Area, Max Cong = 88.7387%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y54 -> INT_R_X29Y55
East Dir 2x2 Area, Max Cong = 87.1324%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y62 -> INT_R_X33Y63
   INT_L_X32Y60 -> INT_R_X33Y61
West Dir 16x16 Area, Max Cong = 88.6489%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y58 -> INT_R_X47Y73

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.384615 Sparse Ratio: 2.3125
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.285714 Sparse Ratio: 0.625
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1b349ad01

Time (s): cpu = 00:28:47 ; elapsed = 00:12:49 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26288 ; free virtual = 221768

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b349ad01

Time (s): cpu = 00:28:47 ; elapsed = 00:12:49 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 26279 ; free virtual = 221760

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15ac87f49

Time (s): cpu = 00:28:50 ; elapsed = 00:12:52 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 27824 ; free virtual = 223304

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.385 | TNS=-16029.147| WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15ac87f49

Time (s): cpu = 00:28:50 ; elapsed = 00:12:52 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 27835 ; free virtual = 223315
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:28:50 ; elapsed = 00:12:52 . Memory (MB): peak = 3242.512 ; gain = 167.664 ; free physical = 27889 ; free virtual = 223369

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:28:56 ; elapsed = 00:13:00 . Memory (MB): peak = 3242.512 ; gain = 275.094 ; free physical = 27888 ; free virtual = 223368
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:37:24 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 20154 |     0 |    101400 | 19.88 |
|   LUT as Logic             | 20038 |     0 |    101400 | 19.76 |
|   LUT as Memory            |   116 |     0 |     35000 |  0.33 |
|     LUT as Distributed RAM |   116 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4924 |     0 |    202800 |  2.43 |
|   Register as Flip Flop    |  4924 |     0 |    202800 |  2.43 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1248 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 76    |          Yes |           - |          Set |
| 1054  |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 3786  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5917 |     0 |     25350 | 23.34 |
|   SLICEL                                   |  3881 |     0 |           |       |
|   SLICEM                                   |  2036 |     0 |           |       |
| LUT as Logic                               | 20038 |     0 |    101400 | 19.76 |
|   using O5 output only                     |     1 |       |           |       |
|   using O6 output only                     | 18351 |       |           |       |
|   using O5 and O6                          |  1686 |       |           |       |
| LUT as Memory                              |   116 |     0 |     35000 |  0.33 |
|   LUT as Distributed RAM                   |   116 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   116 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4924 |     0 |    202800 |  2.43 |
|   Register driven from within the Slice    |  2835 |       |           |       |
|   Register driven from outside the Slice   |  2089 |       |           |       |
|     LUT in front of the register is unused |  1388 |       |           |       |
|     LUT in front of the register is used   |   701 |       |           |       |
| Unique Control Sets                        |   158 |       |     25350 |  0.62 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8692 |                 LUT |
| LUT4     | 5695 |                 LUT |
| LUT5     | 5117 |                 LUT |
| FDRE     | 3786 |        Flop & Latch |
| LUT2     | 1420 |                 LUT |
| MUXF7    | 1248 |               MuxFx |
| FDCE     | 1054 |        Flop & Latch |
| CARRY4   |  954 |          CarryLogic |
| LUT3     |  783 |                 LUT |
| RAMD32   |  174 |  Distributed Memory |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   76 |        Flop & Latch |
| RAMS32   |   58 |  Distributed Memory |
| LUT1     |   17 |                 LUT |
| FDSE     |    8 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:37:26 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/loadQ/bypassInitiated_6_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 1.988ns (29.797%)  route 4.684ns (70.203%))
  Logic Levels:           15  (CARRY4=6 LUT2=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 5.465 - 4.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5161, unset)         1.789     1.789    Buffer_1/oehb1/clk
    SLICE_X72Y41         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y41         FDCE (Prop_fdce_C_Q)         0.308     2.097 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=11, routed)          0.465     2.562    add_38/data_reg_reg[31][4]
    SLICE_X71Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     2.848 r  add_38/end_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.848    add_38/end_out[4]_INST_0_i_1_n_0
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146     2.994 f  add_38/end_out[8]_INST_0_i_1/O[0]
                         net (fo=7, routed)           0.614     3.608    add_38/add_38_dataOutArray_0[5]
    SLICE_X72Y43         LUT2 (Prop_lut2_I1_O)        0.155     3.763 r  add_38/end_valid_INST_0_i_47/O
                         net (fo=1, routed)           0.000     3.763    icmp_39/end_valid_INST_0_i_25_0[1]
    SLICE_X72Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.073 r  icmp_39/end_valid_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.073    icmp_39/end_valid_INST_0_i_38_n_0
    SLICE_X72Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.133 r  icmp_39/end_valid_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.133    icmp_39/end_valid_INST_0_i_25_n_0
    SLICE_X72Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.193 r  icmp_39/end_valid_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.193    icmp_39/end_valid_INST_0_i_9_n_0
    SLICE_X72Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.325 r  icmp_39/end_valid_INST_0_i_2/CO[2]
                         net (fo=20, routed)          0.276     4.601    Buffer_22/fifo/dataOutArray[0][0]
    SLICE_X69Y46         LUT6 (Prop_lut6_I3_O)        0.160     4.761 r  Buffer_22/fifo/reg_value_i_4__4/O
                         net (fo=1, routed)           0.350     5.110    Buffer_7/oehb1/phiC_0_validArray_0
    SLICE_X68Y49         LUT3 (Prop_lut3_I2_O)        0.053     5.163 r  Buffer_7/oehb1/reg_value_i_2__10/O
                         net (fo=6, routed)           0.147     5.311    Buffer_7/oehb1/validArray_reg[0]_0
    SLICE_X68Y49         LUT5 (Prop_lut5_I0_O)        0.053     5.364 r  Buffer_7/oehb1/full_reg_i_7/O
                         net (fo=1, routed)           0.363     5.727    Buffer_18/oehb1/phiC_2_validArray_0
    SLICE_X67Y52         LUT5 (Prop_lut5_I4_O)        0.053     5.780 r  Buffer_18/oehb1/full_reg_i_3__3/O
                         net (fo=5, routed)           0.249     6.029    forkC_23/generateBlocks[1].regblock/phiC_3_validArray_0
    SLICE_X67Y53         LUT2 (Prop_lut2_I1_O)        0.053     6.082 r  forkC_23/generateBlocks[1].regblock/addrQ_15[31]_i_7/O
                         net (fo=1, routed)           0.402     6.484    c_LSQ_y/storeQ/io_bbpValids_0
    SLICE_X67Y61         LUT6 (Prop_lut6_I5_O)        0.053     6.537 r  c_LSQ_y/storeQ/addrQ_15[31]_i_2/O
                         net (fo=187, routed)         0.644     7.181    c_LSQ_y/loadQ/offsetQ_10_reg[1]_2
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.053     7.234 r  c_LSQ_y/loadQ/offsetQ_6[3]_i_1__0/O
                         net (fo=9, routed)           0.575     7.809    c_LSQ_y/loadQ/initBits_6
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.053     7.862 r  c_LSQ_y/loadQ/bypassInitiated_6_i_1/O
                         net (fo=4, routed)           0.598     8.461    c_LSQ_y/loadQ/bypassInitiated_6
    SLICE_X56Y69         FDRE                                         r  c_LSQ_y/loadQ/bypassInitiated_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5161, unset)         1.465     5.465    c_LSQ_y/loadQ/clk
    SLICE_X56Y69         FDRE                                         r  c_LSQ_y/loadQ/bypassInitiated_6_reg/C
                         clock pessimism              0.012     5.477    
                         clock uncertainty           -0.035     5.442    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.367     5.075    c_LSQ_y/loadQ/bypassInitiated_6_reg
  -------------------------------------------------------------------
                         required time                          5.075    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 -3.386    




INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 19:37:27 2022...
