{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683044990424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683044990424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 21:59:50 2023 " "Processing started: Tue May 02 21:59:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683044990424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683044990424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_risc -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_risc -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683044990440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683044991222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683044991222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hazard_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_EX-hazardous " "Found design unit 1: hazard_EX-hazardous" {  } { { "hazard_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006816 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_EX " "Found entity 1: hazard_EX" {  } { { "hazard_1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/hazard_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-Struct " "Found design unit 1: MUX_4_1-Struct" {  } { { "MUX4to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX4to1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX4to1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_16BIT-Struct " "Found design unit 1: MUX_8X1_16BIT-Struct" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_16BIT " "Found entity 1: MUX_8X1_16BIT" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_4BIT-Struct " "Found design unit 1: MUX_8X1_4BIT-Struct" {  } { { "MUX_8X1_4BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_4BIT " "Found entity 1: MUX_8X1_4BIT" {  } { { "MUX_8X1_4BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_4BIT.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1-Struct " "Found design unit 1: MUX_8X1-Struct" {  } { { "MUX_8X1_1bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8x1 " "Found entity 1: MUX_8x1" {  } { { "MUX_8X1_1bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_8X1_1bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_16BIT-Struct " "Found design unit 1: MUX_4x1_16BIT-Struct" {  } { { "MUX_4X1_16BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_16BIT " "Found entity 1: MUX_4x1_16BIT" {  } { { "MUX_4X1_16BIT.VHDL" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_16BIT.VHDL" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1_4BIT-Struct " "Found design unit 1: MUX_4X1_4BIT-Struct" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_4BIT " "Found entity 1: MUX_4X1_4BIT" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_4X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behav " "Found design unit 1: register_file-behav" {  } { { "Register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_regs.vhdl 10 5 " "Found 10 design units, including 5 entities, in source file pipeline_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-simple " "Found design unit 1: IFID-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 IDRR-simple " "Found design unit 2: IDRR-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RREX-simple " "Found design unit 3: RREX-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 EXMA-simple " "Found design unit 4: EXMA-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MAWB-simple " "Found design unit 5: MAWB-simple" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDRR " "Found entity 2: IDRR" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "3 RREX " "Found entity 3: RREX" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "4 EXMA " "Found entity 4: EXMA" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""} { "Info" "ISGN_ENTITY_NAME" "5 MAWB " "Found entity 5: MAWB" {  } { { "pipeline_regs.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/pipeline_regs.vhdl" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_16BIT-Struct " "Found design unit 1: MUX_2X1_16BIT-Struct" {  } { { "MUX_2x1_16Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1_16BIT " "Found entity 1: MUX_2x1_16BIT" {  } { { "MUX_2x1_16Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_16Bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_4BIT-Struct " "Found design unit 1: MUX_2X1_4BIT-Struct" {  } { { "MUX_2x1_4bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1_4BIT " "Found entity 1: MUX_2X1_4BIT" {  } { { "MUX_2x1_4bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX_2x1_4bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux _2x1_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux _2x1_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-Struct " "Found design unit 1: MUX_2_1-Struct" {  } { { "MUX _2X1_1Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX _2X1_1Bit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/MUX _2X1_1Bit.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-bhv " "Found design unit 1: se10-bhv" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "se10.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-bhv " "Found design unit 1: se7-bhv" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "se7.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/se7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memsplit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memsplit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memsplit-bhv " "Found design unit 1: memsplit-bhv" {  } { { "memsplit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""} { "Info" "ISGN_ENTITY_NAME" "1 memsplit " "Found entity 1: memsplit" {  } { { "memsplit.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/memsplit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instrmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-behav " "Found design unit 1: instrmem-behav" {  } { { "instrmem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrmem " "Found entity 1: instrmem" {  } { { "instrmem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/instrmem.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datamem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behav " "Found design unit 1: datamem-behav" {  } { { "datamem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/datamem.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compblock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file compblock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compblock-bhv " "Found design unit 1: compblock-bhv" {  } { { "compblock.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "1 compblock " "Found entity 1: compblock" {  } { { "compblock.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/compblock.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-pc " "Found design unit 1: alu1-pc" {  } { { "alu1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "alu1.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-execute " "Found design unit 1: alu2-execute" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-add_with_carry " "Found design unit 1: alu3-add_with_carry" {  } { { "alu3.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu3.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-pipelined " "Found design unit 1: processor-pipelined" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006941 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4-Struct " "Found design unit 1: alu4-Struct" {  } { { "alu4.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006941 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/alu4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683045006941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045006941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out_mawb main.vhdl(225) " "Verilog HDL or VHDL warning at main.vhdl(225): object \"pc_out_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem1_in main.vhdl(225) " "VHDL Signal Declaration warning at main.vhdl(225): used implicit default value for signal \"mem1_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu1x_mawb main.vhdl(227) " "Verilog HDL or VHDL warning at main.vhdl(227): object \"alu1x_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfd1_mawb main.vhdl(227) " "Verilog HDL or VHDL warning at main.vhdl(227): object \"rfd1_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfd2_mawb main.vhdl(227) " "Verilog HDL or VHDL warning at main.vhdl(227): object \"rfd2_mawb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu2a_in main.vhdl(225) " "VHDL Signal Declaration warning at main.vhdl(225): used implicit default value for signal \"alu2a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu2b_in main.vhdl(225) " "VHDL Signal Declaration warning at main.vhdl(225): used implicit default value for signal \"alu2b_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stall_ifid main.vhdl(231) " "VHDL Signal Declaration warning at main.vhdl(231): used implicit default value for signal \"stall_ifid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stall_idrr main.vhdl(231) " "VHDL Signal Declaration warning at main.vhdl(231): used implicit default value for signal \"stall_idrr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stall_rrex main.vhdl(231) " "VHDL Signal Declaration warning at main.vhdl(231): used implicit default value for signal \"stall_rrex\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 231 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flags_wb main.vhdl(238) " "Verilog HDL or VHDL warning at main.vhdl(238): object \"flags_wb\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_5_0 main.vhdl(246) " "Verilog HDL or VHDL warning at main.vhdl(246): object \"mawb_5_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_8_0 main.vhdl(248) " "Verilog HDL or VHDL warning at main.vhdl(248): object \"mawb_8_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mawb_7_0 main.vhdl(250) " "Verilog HDL or VHDL warning at main.vhdl(250): object \"mawb_7_0\" assigned a value but never read" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683045007034 "|processor"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 4 main.vhdl(276) " "VHDL expression error at main.vhdl(276): expression has 3 elements, but must have 4 elements" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 276 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 4 main.vhdl(277) " "VHDL expression error at main.vhdl(277): expression has 3 elements, but must have 4 elements" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 277 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 6 main.vhdl(277) " "VHDL expression error at main.vhdl(277): expression has 3 elements, but must have 6 elements" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 277 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D_11_9 main.vhdl(276) " "VHDL error at main.vhdl(276): formal port or parameter \"D_11_9\" must have actual or default value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 276 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D_8_6 main.vhdl(276) " "VHDL error at main.vhdl(276): formal port or parameter \"D_8_6\" must have actual or default value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 276 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D_8_3 main.vhdl(276) " "VHDL error at main.vhdl(276): formal port or parameter \"D_8_3\" must have actual or default value" {  } { { "main.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE309-Pipelined-RISC/main.vhdl" 276 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683045007050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683045007332 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 22:00:07 2023 " "Processing ended: Tue May 02 22:00:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683045007332 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683045007332 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683045007332 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683045007332 ""}
