Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Things/Programming/Verilog/LogicCircuitsFP/test_time_calculate_isim_beh.exe -prj C:/Things/Programming/Verilog/LogicCircuitsFP/test_time_calculate_beh.prj test_time_calculate work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/FullAdder.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" into library work
Analyzing Verilog file "C:/Things/Programming/Verilog/LogicCircuitsFP/TestBenchs/test_time_calculate.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 35: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 36: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 37: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 38: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 39: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 40: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 41: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Things/Programming/Verilog/LogicCircuitsFP/module_4/time_calculate.v" Line 34: Size mismatch in connection of port <y>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module FullAdder
Compiling module time_calculate
Compiling module test_time_calculate
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Things/Programming/Verilog/LogicCircuitsFP/test_time_calculate_isim_beh.exe
Fuse Memory Usage: 28048 KB
Fuse CPU Usage: 421 ms
