// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Crypto_Crypto_Pipeline_POLY_MUL_LOOP24 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        DataRAM_2_address0,
        DataRAM_2_ce0,
        DataRAM_2_we0,
        DataRAM_2_d0,
        DataRAM_2_q0,
        DataRAM_2_address1,
        DataRAM_2_ce1,
        DataRAM_2_we1,
        DataRAM_2_d1,
        DataRAM_2_q1,
        DataRAM_5_address0,
        DataRAM_5_ce0,
        DataRAM_5_we0,
        DataRAM_5_d0,
        DataRAM_5_q0,
        DataRAM_5_address1,
        DataRAM_5_ce1,
        DataRAM_5_we1,
        DataRAM_5_d1,
        DataRAM_5_q1,
        DataRAM_8_address0,
        DataRAM_8_ce0,
        DataRAM_8_we0,
        DataRAM_8_d0,
        DataRAM_8_q0,
        DataRAM_8_address1,
        DataRAM_8_ce1,
        DataRAM_8_we1,
        DataRAM_8_d1,
        DataRAM_8_q1,
        DataRAM_11_address0,
        DataRAM_11_ce0,
        DataRAM_11_we0,
        DataRAM_11_d0,
        DataRAM_11_q0,
        DataRAM_11_address1,
        DataRAM_11_ce1,
        DataRAM_11_we1,
        DataRAM_11_d1,
        DataRAM_11_q1,
        RAMSel_cast,
        RAMSel1_cast
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] DataRAM_2_address0;
output   DataRAM_2_ce0;
output   DataRAM_2_we0;
output  [31:0] DataRAM_2_d0;
input  [31:0] DataRAM_2_q0;
output  [11:0] DataRAM_2_address1;
output   DataRAM_2_ce1;
output   DataRAM_2_we1;
output  [31:0] DataRAM_2_d1;
input  [31:0] DataRAM_2_q1;
output  [11:0] DataRAM_5_address0;
output   DataRAM_5_ce0;
output   DataRAM_5_we0;
output  [31:0] DataRAM_5_d0;
input  [31:0] DataRAM_5_q0;
output  [11:0] DataRAM_5_address1;
output   DataRAM_5_ce1;
output   DataRAM_5_we1;
output  [31:0] DataRAM_5_d1;
input  [31:0] DataRAM_5_q1;
output  [11:0] DataRAM_8_address0;
output   DataRAM_8_ce0;
output   DataRAM_8_we0;
output  [31:0] DataRAM_8_d0;
input  [31:0] DataRAM_8_q0;
output  [11:0] DataRAM_8_address1;
output   DataRAM_8_ce1;
output   DataRAM_8_we1;
output  [31:0] DataRAM_8_d1;
input  [31:0] DataRAM_8_q1;
output  [11:0] DataRAM_11_address0;
output   DataRAM_11_ce0;
output   DataRAM_11_we0;
output  [31:0] DataRAM_11_d0;
input  [31:0] DataRAM_11_q0;
output  [11:0] DataRAM_11_address1;
output   DataRAM_11_ce1;
output   DataRAM_11_we1;
output  [31:0] DataRAM_11_d1;
input  [31:0] DataRAM_11_q1;
input  [1:0] RAMSel_cast;
input  [1:0] RAMSel1_cast;

reg ap_idle;
reg[11:0] DataRAM_2_address0;
reg DataRAM_2_ce0;
reg DataRAM_2_we0;
reg[31:0] DataRAM_2_d0;
reg[11:0] DataRAM_2_address1;
reg DataRAM_2_ce1;
reg DataRAM_2_we1;
reg[31:0] DataRAM_2_d1;
reg[11:0] DataRAM_5_address0;
reg DataRAM_5_ce0;
reg DataRAM_5_we0;
reg[31:0] DataRAM_5_d0;
reg[11:0] DataRAM_5_address1;
reg DataRAM_5_ce1;
reg DataRAM_5_we1;
reg[31:0] DataRAM_5_d1;
reg[11:0] DataRAM_8_address0;
reg DataRAM_8_ce0;
reg DataRAM_8_we0;
reg[31:0] DataRAM_8_d0;
reg[11:0] DataRAM_8_address1;
reg DataRAM_8_ce1;
reg DataRAM_8_we1;
reg[31:0] DataRAM_8_d1;
reg[11:0] DataRAM_11_address0;
reg DataRAM_11_ce0;
reg DataRAM_11_we0;
reg[31:0] DataRAM_11_d0;
reg[11:0] DataRAM_11_address1;
reg DataRAM_11_ce1;
reg DataRAM_11_we1;
reg[31:0] DataRAM_11_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_408;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_MUL_MOD_1_fu_238_ap_return;
reg   [31:0] reg_298;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] RAMSel_cast_read_reg_402;
wire   [0:0] tmp_fu_318_p3;
reg   [0:0] tmp_reg_408_pp0_iter1_reg;
reg   [0:0] tmp_reg_408_pp0_iter2_reg;
reg   [0:0] tmp_reg_408_pp0_iter3_reg;
wire   [11:0] empty_fu_334_p1;
reg   [11:0] empty_reg_412;
reg   [11:0] DataRAM_2_addr_reg_418;
reg   [11:0] DataRAM_2_addr_reg_418_pp0_iter1_reg;
reg   [11:0] DataRAM_2_addr_reg_418_pp0_iter2_reg;
reg   [11:0] DataRAM_2_addr_reg_418_pp0_iter3_reg;
reg   [11:0] DataRAM_2_addr_reg_418_pp0_iter4_reg;
reg   [11:0] DataRAM_5_addr_reg_423;
reg   [11:0] DataRAM_5_addr_reg_423_pp0_iter1_reg;
reg   [11:0] DataRAM_5_addr_reg_423_pp0_iter2_reg;
reg   [11:0] DataRAM_5_addr_reg_423_pp0_iter3_reg;
reg   [11:0] DataRAM_5_addr_reg_423_pp0_iter4_reg;
reg   [11:0] DataRAM_8_addr_reg_428;
reg   [11:0] DataRAM_8_addr_reg_428_pp0_iter1_reg;
reg   [11:0] DataRAM_8_addr_reg_428_pp0_iter2_reg;
reg   [11:0] DataRAM_8_addr_reg_428_pp0_iter3_reg;
reg   [11:0] DataRAM_8_addr_reg_428_pp0_iter4_reg;
reg   [11:0] DataRAM_11_addr_reg_433;
reg   [11:0] DataRAM_11_addr_reg_433_pp0_iter1_reg;
reg   [11:0] DataRAM_11_addr_reg_433_pp0_iter2_reg;
reg   [11:0] DataRAM_11_addr_reg_433_pp0_iter3_reg;
reg   [11:0] DataRAM_11_addr_reg_433_pp0_iter4_reg;
reg   [11:0] DataRAM_2_addr_4_reg_438;
reg   [11:0] DataRAM_2_addr_4_reg_438_pp0_iter1_reg;
reg   [11:0] DataRAM_2_addr_4_reg_438_pp0_iter2_reg;
reg   [11:0] DataRAM_2_addr_4_reg_438_pp0_iter3_reg;
reg   [11:0] DataRAM_2_addr_4_reg_438_pp0_iter4_reg;
reg   [11:0] DataRAM_5_addr_4_reg_443;
reg   [11:0] DataRAM_5_addr_4_reg_443_pp0_iter1_reg;
reg   [11:0] DataRAM_5_addr_4_reg_443_pp0_iter2_reg;
reg   [11:0] DataRAM_5_addr_4_reg_443_pp0_iter3_reg;
reg   [11:0] DataRAM_5_addr_4_reg_443_pp0_iter4_reg;
reg   [11:0] DataRAM_8_addr_4_reg_448;
reg   [11:0] DataRAM_8_addr_4_reg_448_pp0_iter1_reg;
reg   [11:0] DataRAM_8_addr_4_reg_448_pp0_iter2_reg;
reg   [11:0] DataRAM_8_addr_4_reg_448_pp0_iter3_reg;
reg   [11:0] DataRAM_8_addr_4_reg_448_pp0_iter4_reg;
reg   [11:0] DataRAM_11_addr_4_reg_453;
reg   [11:0] DataRAM_11_addr_4_reg_453_pp0_iter1_reg;
reg   [11:0] DataRAM_11_addr_4_reg_453_pp0_iter2_reg;
reg   [11:0] DataRAM_11_addr_4_reg_453_pp0_iter3_reg;
reg   [11:0] DataRAM_11_addr_4_reg_453_pp0_iter4_reg;
wire   [31:0] grp_fu_246_p6;
reg   [31:0] MulInput1_reg_458;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] grp_fu_259_p6;
reg   [31:0] MulInput2_reg_463;
reg   [11:0] DataRAM_2_addr_5_reg_468;
reg   [11:0] DataRAM_2_addr_5_reg_468_pp0_iter1_reg;
reg   [11:0] DataRAM_2_addr_5_reg_468_pp0_iter2_reg;
reg   [11:0] DataRAM_2_addr_5_reg_468_pp0_iter3_reg;
reg   [11:0] DataRAM_2_addr_5_reg_468_pp0_iter4_reg;
reg   [11:0] DataRAM_5_addr_5_reg_473;
reg   [11:0] DataRAM_5_addr_5_reg_473_pp0_iter1_reg;
reg   [11:0] DataRAM_5_addr_5_reg_473_pp0_iter2_reg;
reg   [11:0] DataRAM_5_addr_5_reg_473_pp0_iter3_reg;
reg   [11:0] DataRAM_5_addr_5_reg_473_pp0_iter4_reg;
reg   [11:0] DataRAM_8_addr_5_reg_478;
reg   [11:0] DataRAM_8_addr_5_reg_478_pp0_iter1_reg;
reg   [11:0] DataRAM_8_addr_5_reg_478_pp0_iter2_reg;
reg   [11:0] DataRAM_8_addr_5_reg_478_pp0_iter3_reg;
reg   [11:0] DataRAM_8_addr_5_reg_478_pp0_iter4_reg;
reg   [11:0] DataRAM_11_addr_5_reg_483;
reg   [11:0] DataRAM_11_addr_5_reg_483_pp0_iter1_reg;
reg   [11:0] DataRAM_11_addr_5_reg_483_pp0_iter2_reg;
reg   [11:0] DataRAM_11_addr_5_reg_483_pp0_iter3_reg;
reg   [11:0] DataRAM_11_addr_5_reg_483_pp0_iter4_reg;
reg   [11:0] DataRAM_2_addr_6_reg_488;
reg   [11:0] DataRAM_2_addr_6_reg_488_pp0_iter1_reg;
reg   [11:0] DataRAM_2_addr_6_reg_488_pp0_iter2_reg;
reg   [11:0] DataRAM_2_addr_6_reg_488_pp0_iter3_reg;
reg   [11:0] DataRAM_2_addr_6_reg_488_pp0_iter4_reg;
reg   [11:0] DataRAM_5_addr_6_reg_493;
reg   [11:0] DataRAM_5_addr_6_reg_493_pp0_iter1_reg;
reg   [11:0] DataRAM_5_addr_6_reg_493_pp0_iter2_reg;
reg   [11:0] DataRAM_5_addr_6_reg_493_pp0_iter3_reg;
reg   [11:0] DataRAM_5_addr_6_reg_493_pp0_iter4_reg;
reg   [11:0] DataRAM_8_addr_6_reg_498;
reg   [11:0] DataRAM_8_addr_6_reg_498_pp0_iter1_reg;
reg   [11:0] DataRAM_8_addr_6_reg_498_pp0_iter2_reg;
reg   [11:0] DataRAM_8_addr_6_reg_498_pp0_iter3_reg;
reg   [11:0] DataRAM_8_addr_6_reg_498_pp0_iter4_reg;
reg   [11:0] DataRAM_11_addr_6_reg_503;
reg   [11:0] DataRAM_11_addr_6_reg_503_pp0_iter1_reg;
reg   [11:0] DataRAM_11_addr_6_reg_503_pp0_iter2_reg;
reg   [11:0] DataRAM_11_addr_6_reg_503_pp0_iter3_reg;
reg   [11:0] DataRAM_11_addr_6_reg_503_pp0_iter4_reg;
wire   [31:0] grp_fu_272_p6;
reg   [31:0] MulInput1_1_reg_508;
wire   [31:0] grp_fu_285_p6;
reg   [31:0] MulInput2_1_reg_513;
reg   [31:0] MulInput1_2_reg_518;
reg   [31:0] MulInput2_2_reg_523;
reg   [31:0] MulInput1_3_reg_528;
reg   [31:0] MulInput2_3_reg_533;
reg   [31:0] call_ret8_reg_538;
reg   [31:0] call_ret9_reg_546;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] grp_MUL_MOD_1_fu_238_input1_val;
reg   [31:0] grp_MUL_MOD_1_fu_238_input2_val;
reg    grp_MUL_MOD_1_fu_238_ap_ce;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call14;
wire    ap_block_state6_pp0_stage1_iter1_ignore_call14;
wire    ap_block_state10_pp0_stage1_iter2_ignore_call14;
wire    ap_block_state14_pp0_stage1_iter3_ignore_call14;
wire    ap_block_state18_pp0_stage1_iter4_ignore_call14;
wire    ap_block_pp0_stage1_11001_ignoreCallOp106;
wire    ap_block_state3_pp0_stage2_iter0_ignore_call14;
wire    ap_block_state7_pp0_stage2_iter1_ignore_call14;
wire    ap_block_state11_pp0_stage2_iter2_ignore_call14;
wire    ap_block_state15_pp0_stage2_iter3_ignore_call14;
wire    ap_block_state19_pp0_stage2_iter4_ignore_call14;
wire    ap_block_pp0_stage2_11001_ignoreCallOp88;
wire    ap_block_state4_pp0_stage3_iter0_ignore_call14;
wire    ap_block_state8_pp0_stage3_iter1_ignore_call14;
wire    ap_block_state12_pp0_stage3_iter2_ignore_call14;
wire    ap_block_state16_pp0_stage3_iter3_ignore_call14;
wire    ap_block_state20_pp0_stage3_iter4_ignore_call14;
wire    ap_block_pp0_stage3_11001_ignoreCallOp101;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state9_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state13_pp0_stage0_iter3_ignore_call14;
wire    ap_block_state17_pp0_stage0_iter4_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire   [63:0] j_22_cast90_fu_326_p1;
wire   [63:0] zext_ln153_fu_344_p1;
wire   [63:0] zext_ln153_1_fu_368_p1;
wire   [63:0] zext_ln153_2_fu_381_p1;
reg   [12:0] j_fu_58;
wire   [12:0] add_ln150_fu_352_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_j_15;
wire   [11:0] or_ln150_fu_338_p2;
wire   [11:0] or_ln150_1_fu_363_p2;
wire   [11:0] or_ln150_2_fu_376_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Crypto_MUL_MOD_1 grp_MUL_MOD_1_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input1_val(grp_MUL_MOD_1_fu_238_input1_val),
    .input2_val(grp_MUL_MOD_1_fu_238_input2_val),
    .MOD_INDEX(2'd2),
    .ap_return(grp_MUL_MOD_1_fu_238_ap_return),
    .ap_ce(grp_MUL_MOD_1_fu_238_ap_ce)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U205(
    .din0(DataRAM_2_q1),
    .din1(DataRAM_5_q1),
    .din2(DataRAM_8_q1),
    .din3(DataRAM_11_q1),
    .din4(RAMSel_cast),
    .dout(grp_fu_246_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U206(
    .din0(DataRAM_2_q1),
    .din1(DataRAM_5_q1),
    .din2(DataRAM_8_q1),
    .din3(DataRAM_11_q1),
    .din4(RAMSel1_cast),
    .dout(grp_fu_259_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U207(
    .din0(DataRAM_2_q0),
    .din1(DataRAM_5_q0),
    .din2(DataRAM_8_q0),
    .din3(DataRAM_11_q0),
    .din4(RAMSel_cast),
    .dout(grp_fu_272_p6)
);

Crypto_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U208(
    .din0(DataRAM_2_q0),
    .din1(DataRAM_5_q0),
    .din2(DataRAM_8_q0),
    .din3(DataRAM_11_q0),
    .din4(RAMSel1_cast),
    .dout(grp_fu_285_p6)
);

Crypto_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_fu_318_p3 == 1'd0))) begin
            j_fu_58 <= add_ln150_fu_352_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_58 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_318_p3 == 1'd0))) begin
        DataRAM_11_addr_4_reg_453[11 : 1] <= zext_ln153_fu_344_p1[11 : 1];
        DataRAM_11_addr_reg_433 <= j_22_cast90_fu_326_p1;
        DataRAM_2_addr_4_reg_438[11 : 1] <= zext_ln153_fu_344_p1[11 : 1];
        DataRAM_2_addr_reg_418 <= j_22_cast90_fu_326_p1;
        DataRAM_5_addr_4_reg_443[11 : 1] <= zext_ln153_fu_344_p1[11 : 1];
        DataRAM_5_addr_reg_423 <= j_22_cast90_fu_326_p1;
        DataRAM_8_addr_4_reg_448[11 : 1] <= zext_ln153_fu_344_p1[11 : 1];
        DataRAM_8_addr_reg_428 <= j_22_cast90_fu_326_p1;
        empty_reg_412 <= empty_fu_334_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_11_addr_4_reg_453_pp0_iter1_reg[11 : 1] <= DataRAM_11_addr_4_reg_453[11 : 1];
        DataRAM_11_addr_4_reg_453_pp0_iter2_reg[11 : 1] <= DataRAM_11_addr_4_reg_453_pp0_iter1_reg[11 : 1];
        DataRAM_11_addr_4_reg_453_pp0_iter3_reg[11 : 1] <= DataRAM_11_addr_4_reg_453_pp0_iter2_reg[11 : 1];
        DataRAM_11_addr_4_reg_453_pp0_iter4_reg[11 : 1] <= DataRAM_11_addr_4_reg_453_pp0_iter3_reg[11 : 1];
        DataRAM_11_addr_reg_433_pp0_iter1_reg <= DataRAM_11_addr_reg_433;
        DataRAM_11_addr_reg_433_pp0_iter2_reg <= DataRAM_11_addr_reg_433_pp0_iter1_reg;
        DataRAM_11_addr_reg_433_pp0_iter3_reg <= DataRAM_11_addr_reg_433_pp0_iter2_reg;
        DataRAM_11_addr_reg_433_pp0_iter4_reg <= DataRAM_11_addr_reg_433_pp0_iter3_reg;
        DataRAM_2_addr_4_reg_438_pp0_iter1_reg[11 : 1] <= DataRAM_2_addr_4_reg_438[11 : 1];
        DataRAM_2_addr_4_reg_438_pp0_iter2_reg[11 : 1] <= DataRAM_2_addr_4_reg_438_pp0_iter1_reg[11 : 1];
        DataRAM_2_addr_4_reg_438_pp0_iter3_reg[11 : 1] <= DataRAM_2_addr_4_reg_438_pp0_iter2_reg[11 : 1];
        DataRAM_2_addr_4_reg_438_pp0_iter4_reg[11 : 1] <= DataRAM_2_addr_4_reg_438_pp0_iter3_reg[11 : 1];
        DataRAM_2_addr_reg_418_pp0_iter1_reg <= DataRAM_2_addr_reg_418;
        DataRAM_2_addr_reg_418_pp0_iter2_reg <= DataRAM_2_addr_reg_418_pp0_iter1_reg;
        DataRAM_2_addr_reg_418_pp0_iter3_reg <= DataRAM_2_addr_reg_418_pp0_iter2_reg;
        DataRAM_2_addr_reg_418_pp0_iter4_reg <= DataRAM_2_addr_reg_418_pp0_iter3_reg;
        DataRAM_5_addr_4_reg_443_pp0_iter1_reg[11 : 1] <= DataRAM_5_addr_4_reg_443[11 : 1];
        DataRAM_5_addr_4_reg_443_pp0_iter2_reg[11 : 1] <= DataRAM_5_addr_4_reg_443_pp0_iter1_reg[11 : 1];
        DataRAM_5_addr_4_reg_443_pp0_iter3_reg[11 : 1] <= DataRAM_5_addr_4_reg_443_pp0_iter2_reg[11 : 1];
        DataRAM_5_addr_4_reg_443_pp0_iter4_reg[11 : 1] <= DataRAM_5_addr_4_reg_443_pp0_iter3_reg[11 : 1];
        DataRAM_5_addr_reg_423_pp0_iter1_reg <= DataRAM_5_addr_reg_423;
        DataRAM_5_addr_reg_423_pp0_iter2_reg <= DataRAM_5_addr_reg_423_pp0_iter1_reg;
        DataRAM_5_addr_reg_423_pp0_iter3_reg <= DataRAM_5_addr_reg_423_pp0_iter2_reg;
        DataRAM_5_addr_reg_423_pp0_iter4_reg <= DataRAM_5_addr_reg_423_pp0_iter3_reg;
        DataRAM_8_addr_4_reg_448_pp0_iter1_reg[11 : 1] <= DataRAM_8_addr_4_reg_448[11 : 1];
        DataRAM_8_addr_4_reg_448_pp0_iter2_reg[11 : 1] <= DataRAM_8_addr_4_reg_448_pp0_iter1_reg[11 : 1];
        DataRAM_8_addr_4_reg_448_pp0_iter3_reg[11 : 1] <= DataRAM_8_addr_4_reg_448_pp0_iter2_reg[11 : 1];
        DataRAM_8_addr_4_reg_448_pp0_iter4_reg[11 : 1] <= DataRAM_8_addr_4_reg_448_pp0_iter3_reg[11 : 1];
        DataRAM_8_addr_reg_428_pp0_iter1_reg <= DataRAM_8_addr_reg_428;
        DataRAM_8_addr_reg_428_pp0_iter2_reg <= DataRAM_8_addr_reg_428_pp0_iter1_reg;
        DataRAM_8_addr_reg_428_pp0_iter3_reg <= DataRAM_8_addr_reg_428_pp0_iter2_reg;
        DataRAM_8_addr_reg_428_pp0_iter4_reg <= DataRAM_8_addr_reg_428_pp0_iter3_reg;
        tmp_reg_408 <= ap_sig_allocacmp_j_15[32'd12];
        tmp_reg_408_pp0_iter1_reg <= tmp_reg_408;
        tmp_reg_408_pp0_iter2_reg <= tmp_reg_408_pp0_iter1_reg;
        tmp_reg_408_pp0_iter3_reg <= tmp_reg_408_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_11_addr_5_reg_483[0] <= zext_ln153_1_fu_368_p1[0];
DataRAM_11_addr_5_reg_483[11 : 2] <= zext_ln153_1_fu_368_p1[11 : 2];
        DataRAM_11_addr_6_reg_503[11 : 2] <= zext_ln153_2_fu_381_p1[11 : 2];
        DataRAM_2_addr_5_reg_468[0] <= zext_ln153_1_fu_368_p1[0];
DataRAM_2_addr_5_reg_468[11 : 2] <= zext_ln153_1_fu_368_p1[11 : 2];
        DataRAM_2_addr_6_reg_488[11 : 2] <= zext_ln153_2_fu_381_p1[11 : 2];
        DataRAM_5_addr_5_reg_473[0] <= zext_ln153_1_fu_368_p1[0];
DataRAM_5_addr_5_reg_473[11 : 2] <= zext_ln153_1_fu_368_p1[11 : 2];
        DataRAM_5_addr_6_reg_493[11 : 2] <= zext_ln153_2_fu_381_p1[11 : 2];
        DataRAM_8_addr_5_reg_478[0] <= zext_ln153_1_fu_368_p1[0];
DataRAM_8_addr_5_reg_478[11 : 2] <= zext_ln153_1_fu_368_p1[11 : 2];
        DataRAM_8_addr_6_reg_498[11 : 2] <= zext_ln153_2_fu_381_p1[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_11_addr_5_reg_483_pp0_iter1_reg[0] <= DataRAM_11_addr_5_reg_483[0];
DataRAM_11_addr_5_reg_483_pp0_iter1_reg[11 : 2] <= DataRAM_11_addr_5_reg_483[11 : 2];
        DataRAM_11_addr_5_reg_483_pp0_iter2_reg[0] <= DataRAM_11_addr_5_reg_483_pp0_iter1_reg[0];
DataRAM_11_addr_5_reg_483_pp0_iter2_reg[11 : 2] <= DataRAM_11_addr_5_reg_483_pp0_iter1_reg[11 : 2];
        DataRAM_11_addr_5_reg_483_pp0_iter3_reg[0] <= DataRAM_11_addr_5_reg_483_pp0_iter2_reg[0];
DataRAM_11_addr_5_reg_483_pp0_iter3_reg[11 : 2] <= DataRAM_11_addr_5_reg_483_pp0_iter2_reg[11 : 2];
        DataRAM_11_addr_5_reg_483_pp0_iter4_reg[0] <= DataRAM_11_addr_5_reg_483_pp0_iter3_reg[0];
DataRAM_11_addr_5_reg_483_pp0_iter4_reg[11 : 2] <= DataRAM_11_addr_5_reg_483_pp0_iter3_reg[11 : 2];
        DataRAM_11_addr_6_reg_503_pp0_iter1_reg[11 : 2] <= DataRAM_11_addr_6_reg_503[11 : 2];
        DataRAM_11_addr_6_reg_503_pp0_iter2_reg[11 : 2] <= DataRAM_11_addr_6_reg_503_pp0_iter1_reg[11 : 2];
        DataRAM_11_addr_6_reg_503_pp0_iter3_reg[11 : 2] <= DataRAM_11_addr_6_reg_503_pp0_iter2_reg[11 : 2];
        DataRAM_11_addr_6_reg_503_pp0_iter4_reg[11 : 2] <= DataRAM_11_addr_6_reg_503_pp0_iter3_reg[11 : 2];
        DataRAM_2_addr_5_reg_468_pp0_iter1_reg[0] <= DataRAM_2_addr_5_reg_468[0];
DataRAM_2_addr_5_reg_468_pp0_iter1_reg[11 : 2] <= DataRAM_2_addr_5_reg_468[11 : 2];
        DataRAM_2_addr_5_reg_468_pp0_iter2_reg[0] <= DataRAM_2_addr_5_reg_468_pp0_iter1_reg[0];
DataRAM_2_addr_5_reg_468_pp0_iter2_reg[11 : 2] <= DataRAM_2_addr_5_reg_468_pp0_iter1_reg[11 : 2];
        DataRAM_2_addr_5_reg_468_pp0_iter3_reg[0] <= DataRAM_2_addr_5_reg_468_pp0_iter2_reg[0];
DataRAM_2_addr_5_reg_468_pp0_iter3_reg[11 : 2] <= DataRAM_2_addr_5_reg_468_pp0_iter2_reg[11 : 2];
        DataRAM_2_addr_5_reg_468_pp0_iter4_reg[0] <= DataRAM_2_addr_5_reg_468_pp0_iter3_reg[0];
DataRAM_2_addr_5_reg_468_pp0_iter4_reg[11 : 2] <= DataRAM_2_addr_5_reg_468_pp0_iter3_reg[11 : 2];
        DataRAM_2_addr_6_reg_488_pp0_iter1_reg[11 : 2] <= DataRAM_2_addr_6_reg_488[11 : 2];
        DataRAM_2_addr_6_reg_488_pp0_iter2_reg[11 : 2] <= DataRAM_2_addr_6_reg_488_pp0_iter1_reg[11 : 2];
        DataRAM_2_addr_6_reg_488_pp0_iter3_reg[11 : 2] <= DataRAM_2_addr_6_reg_488_pp0_iter2_reg[11 : 2];
        DataRAM_2_addr_6_reg_488_pp0_iter4_reg[11 : 2] <= DataRAM_2_addr_6_reg_488_pp0_iter3_reg[11 : 2];
        DataRAM_5_addr_5_reg_473_pp0_iter1_reg[0] <= DataRAM_5_addr_5_reg_473[0];
DataRAM_5_addr_5_reg_473_pp0_iter1_reg[11 : 2] <= DataRAM_5_addr_5_reg_473[11 : 2];
        DataRAM_5_addr_5_reg_473_pp0_iter2_reg[0] <= DataRAM_5_addr_5_reg_473_pp0_iter1_reg[0];
DataRAM_5_addr_5_reg_473_pp0_iter2_reg[11 : 2] <= DataRAM_5_addr_5_reg_473_pp0_iter1_reg[11 : 2];
        DataRAM_5_addr_5_reg_473_pp0_iter3_reg[0] <= DataRAM_5_addr_5_reg_473_pp0_iter2_reg[0];
DataRAM_5_addr_5_reg_473_pp0_iter3_reg[11 : 2] <= DataRAM_5_addr_5_reg_473_pp0_iter2_reg[11 : 2];
        DataRAM_5_addr_5_reg_473_pp0_iter4_reg[0] <= DataRAM_5_addr_5_reg_473_pp0_iter3_reg[0];
DataRAM_5_addr_5_reg_473_pp0_iter4_reg[11 : 2] <= DataRAM_5_addr_5_reg_473_pp0_iter3_reg[11 : 2];
        DataRAM_5_addr_6_reg_493_pp0_iter1_reg[11 : 2] <= DataRAM_5_addr_6_reg_493[11 : 2];
        DataRAM_5_addr_6_reg_493_pp0_iter2_reg[11 : 2] <= DataRAM_5_addr_6_reg_493_pp0_iter1_reg[11 : 2];
        DataRAM_5_addr_6_reg_493_pp0_iter3_reg[11 : 2] <= DataRAM_5_addr_6_reg_493_pp0_iter2_reg[11 : 2];
        DataRAM_5_addr_6_reg_493_pp0_iter4_reg[11 : 2] <= DataRAM_5_addr_6_reg_493_pp0_iter3_reg[11 : 2];
        DataRAM_8_addr_5_reg_478_pp0_iter1_reg[0] <= DataRAM_8_addr_5_reg_478[0];
DataRAM_8_addr_5_reg_478_pp0_iter1_reg[11 : 2] <= DataRAM_8_addr_5_reg_478[11 : 2];
        DataRAM_8_addr_5_reg_478_pp0_iter2_reg[0] <= DataRAM_8_addr_5_reg_478_pp0_iter1_reg[0];
DataRAM_8_addr_5_reg_478_pp0_iter2_reg[11 : 2] <= DataRAM_8_addr_5_reg_478_pp0_iter1_reg[11 : 2];
        DataRAM_8_addr_5_reg_478_pp0_iter3_reg[0] <= DataRAM_8_addr_5_reg_478_pp0_iter2_reg[0];
DataRAM_8_addr_5_reg_478_pp0_iter3_reg[11 : 2] <= DataRAM_8_addr_5_reg_478_pp0_iter2_reg[11 : 2];
        DataRAM_8_addr_5_reg_478_pp0_iter4_reg[0] <= DataRAM_8_addr_5_reg_478_pp0_iter3_reg[0];
DataRAM_8_addr_5_reg_478_pp0_iter4_reg[11 : 2] <= DataRAM_8_addr_5_reg_478_pp0_iter3_reg[11 : 2];
        DataRAM_8_addr_6_reg_498_pp0_iter1_reg[11 : 2] <= DataRAM_8_addr_6_reg_498[11 : 2];
        DataRAM_8_addr_6_reg_498_pp0_iter2_reg[11 : 2] <= DataRAM_8_addr_6_reg_498_pp0_iter1_reg[11 : 2];
        DataRAM_8_addr_6_reg_498_pp0_iter3_reg[11 : 2] <= DataRAM_8_addr_6_reg_498_pp0_iter2_reg[11 : 2];
        DataRAM_8_addr_6_reg_498_pp0_iter4_reg[11 : 2] <= DataRAM_8_addr_6_reg_498_pp0_iter3_reg[11 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        MulInput1_1_reg_508 <= grp_fu_272_p6;
        MulInput1_reg_458 <= grp_fu_246_p6;
        MulInput2_1_reg_513 <= grp_fu_285_p6;
        MulInput2_reg_463 <= grp_fu_259_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        MulInput1_2_reg_518 <= grp_fu_246_p6;
        MulInput1_3_reg_528 <= grp_fu_272_p6;
        MulInput2_2_reg_523 <= grp_fu_259_p6;
        MulInput2_3_reg_533 <= grp_fu_285_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_408_pp0_iter3_reg == 1'd0))) begin
        call_ret8_reg_538 <= grp_MUL_MOD_1_fu_238_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        call_ret9_reg_546 <= grp_MUL_MOD_1_fu_238_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_298 <= grp_MUL_MOD_1_fu_238_ap_return;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_11_address0 = DataRAM_11_addr_6_reg_503_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_11_address0 = DataRAM_11_addr_4_reg_453_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_11_address0 = zext_ln153_2_fu_381_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_11_address0 = zext_ln153_fu_344_p1;
    end else begin
        DataRAM_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_11_address1 = DataRAM_11_addr_5_reg_483_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_11_address1 = DataRAM_11_addr_reg_433_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_11_address1 = zext_ln153_1_fu_368_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_11_address1 = j_22_cast90_fu_326_p1;
    end else begin
        DataRAM_11_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_11_ce0 = 1'b1;
    end else begin
        DataRAM_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_11_ce1 = 1'b1;
    end else begin
        DataRAM_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_11_d0 = reg_298;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_11_d0 = call_ret8_reg_538;
        end else begin
            DataRAM_11_d0 = 'bx;
        end
    end else begin
        DataRAM_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_11_d1 = call_ret9_reg_546;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_11_d1 = reg_298;
        end else begin
            DataRAM_11_d1 = 'bx;
        end
    end else begin
        DataRAM_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_11_we0 = 1'b1;
    end else begin
        DataRAM_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd3 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd3 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_11_we1 = 1'b1;
    end else begin
        DataRAM_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_2_address0 = DataRAM_2_addr_6_reg_488_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_2_address0 = DataRAM_2_addr_4_reg_438_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_2_address0 = zext_ln153_2_fu_381_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_2_address0 = zext_ln153_fu_344_p1;
    end else begin
        DataRAM_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_2_address1 = DataRAM_2_addr_5_reg_468_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_2_address1 = DataRAM_2_addr_reg_418_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_2_address1 = zext_ln153_1_fu_368_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_2_address1 = j_22_cast90_fu_326_p1;
    end else begin
        DataRAM_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_ce0 = 1'b1;
    end else begin
        DataRAM_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_ce1 = 1'b1;
    end else begin
        DataRAM_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_2_d0 = reg_298;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_2_d0 = call_ret8_reg_538;
        end else begin
            DataRAM_2_d0 = 'bx;
        end
    end else begin
        DataRAM_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_2_d1 = call_ret9_reg_546;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_2_d1 = reg_298;
        end else begin
            DataRAM_2_d1 = 'bx;
        end
    end else begin
        DataRAM_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd0 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_we0 = 1'b1;
    end else begin
        DataRAM_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd0 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd0 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_2_we1 = 1'b1;
    end else begin
        DataRAM_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address0 = DataRAM_5_addr_6_reg_493_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address0 = DataRAM_5_addr_4_reg_443_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address0 = zext_ln153_2_fu_381_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address0 = zext_ln153_fu_344_p1;
    end else begin
        DataRAM_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_5_address1 = DataRAM_5_addr_5_reg_473_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_5_address1 = DataRAM_5_addr_reg_423_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_5_address1 = zext_ln153_1_fu_368_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_5_address1 = j_22_cast90_fu_326_p1;
    end else begin
        DataRAM_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_ce0 = 1'b1;
    end else begin
        DataRAM_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_ce1 = 1'b1;
    end else begin
        DataRAM_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_5_d0 = reg_298;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_5_d0 = call_ret8_reg_538;
        end else begin
            DataRAM_5_d0 = 'bx;
        end
    end else begin
        DataRAM_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_5_d1 = call_ret9_reg_546;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_5_d1 = reg_298;
        end else begin
            DataRAM_5_d1 = 'bx;
        end
    end else begin
        DataRAM_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_we0 = 1'b1;
    end else begin
        DataRAM_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd1 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd1 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_5_we1 = 1'b1;
    end else begin
        DataRAM_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_8_address0 = DataRAM_8_addr_6_reg_498_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_8_address0 = DataRAM_8_addr_4_reg_448_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_8_address0 = zext_ln153_2_fu_381_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_8_address0 = zext_ln153_fu_344_p1;
    end else begin
        DataRAM_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DataRAM_8_address1 = DataRAM_8_addr_5_reg_478_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DataRAM_8_address1 = DataRAM_8_addr_reg_428_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DataRAM_8_address1 = zext_ln153_1_fu_368_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DataRAM_8_address1 = j_22_cast90_fu_326_p1;
    end else begin
        DataRAM_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_8_ce0 = 1'b1;
    end else begin
        DataRAM_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_8_ce1 = 1'b1;
    end else begin
        DataRAM_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_8_d0 = reg_298;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_8_d0 = call_ret8_reg_538;
        end else begin
            DataRAM_8_d0 = 'bx;
        end
    end else begin
        DataRAM_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            DataRAM_8_d1 = call_ret9_reg_546;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            DataRAM_8_d1 = reg_298;
        end else begin
            DataRAM_8_d1 = 'bx;
        end
    end else begin
        DataRAM_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_8_we0 = 1'b1;
    end else begin
        DataRAM_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (2'd2 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (2'd2 == RAMSel_cast_read_reg_402) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        DataRAM_8_we1 = 1'b1;
    end else begin
        DataRAM_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_408 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_15 = 13'd0;
    end else begin
        ap_sig_allocacmp_j_15 = j_fu_58;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp106) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_MUL_MOD_1_fu_238_ap_ce = 1'b1;
    end else begin
        grp_MUL_MOD_1_fu_238_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_MUL_MOD_1_fu_238_input1_val = MulInput1_3_reg_528;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_MUL_MOD_1_fu_238_input1_val = MulInput1_2_reg_518;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_MUL_MOD_1_fu_238_input1_val = MulInput1_1_reg_508;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_MUL_MOD_1_fu_238_input1_val = MulInput1_reg_458;
    end else begin
        grp_MUL_MOD_1_fu_238_input1_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_MUL_MOD_1_fu_238_input2_val = MulInput2_3_reg_533;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_MUL_MOD_1_fu_238_input2_val = MulInput2_2_reg_523;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_MUL_MOD_1_fu_238_input2_val = MulInput2_1_reg_513;
    end else if (((tmp_reg_408 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_MUL_MOD_1_fu_238_input2_val = MulInput2_reg_463;
    end else begin
        grp_MUL_MOD_1_fu_238_input2_val = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign RAMSel_cast_read_reg_402 = RAMSel_cast;

assign add_ln150_fu_352_p2 = (ap_sig_allocacmp_j_15 + 13'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp103 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp106 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp88 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp101 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign empty_fu_334_p1 = ap_sig_allocacmp_j_15[11:0];

assign j_22_cast90_fu_326_p1 = ap_sig_allocacmp_j_15;

assign or_ln150_1_fu_363_p2 = (empty_reg_412 | 12'd2);

assign or_ln150_2_fu_376_p2 = (empty_reg_412 | 12'd3);

assign or_ln150_fu_338_p2 = (empty_fu_334_p1 | 12'd1);

assign tmp_fu_318_p3 = ap_sig_allocacmp_j_15[32'd12];

assign zext_ln153_1_fu_368_p1 = or_ln150_1_fu_363_p2;

assign zext_ln153_2_fu_381_p1 = or_ln150_2_fu_376_p2;

assign zext_ln153_fu_344_p1 = or_ln150_fu_338_p2;

always @ (posedge ap_clk) begin
    DataRAM_2_addr_4_reg_438[0] <= 1'b1;
    DataRAM_2_addr_4_reg_438_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_2_addr_4_reg_438_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_2_addr_4_reg_438_pp0_iter3_reg[0] <= 1'b1;
    DataRAM_2_addr_4_reg_438_pp0_iter4_reg[0] <= 1'b1;
    DataRAM_5_addr_4_reg_443[0] <= 1'b1;
    DataRAM_5_addr_4_reg_443_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_5_addr_4_reg_443_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_5_addr_4_reg_443_pp0_iter3_reg[0] <= 1'b1;
    DataRAM_5_addr_4_reg_443_pp0_iter4_reg[0] <= 1'b1;
    DataRAM_8_addr_4_reg_448[0] <= 1'b1;
    DataRAM_8_addr_4_reg_448_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_8_addr_4_reg_448_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_8_addr_4_reg_448_pp0_iter3_reg[0] <= 1'b1;
    DataRAM_8_addr_4_reg_448_pp0_iter4_reg[0] <= 1'b1;
    DataRAM_11_addr_4_reg_453[0] <= 1'b1;
    DataRAM_11_addr_4_reg_453_pp0_iter1_reg[0] <= 1'b1;
    DataRAM_11_addr_4_reg_453_pp0_iter2_reg[0] <= 1'b1;
    DataRAM_11_addr_4_reg_453_pp0_iter3_reg[0] <= 1'b1;
    DataRAM_11_addr_4_reg_453_pp0_iter4_reg[0] <= 1'b1;
    DataRAM_2_addr_5_reg_468[1] <= 1'b1;
    DataRAM_2_addr_5_reg_468_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_2_addr_5_reg_468_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_2_addr_5_reg_468_pp0_iter3_reg[1] <= 1'b1;
    DataRAM_2_addr_5_reg_468_pp0_iter4_reg[1] <= 1'b1;
    DataRAM_5_addr_5_reg_473[1] <= 1'b1;
    DataRAM_5_addr_5_reg_473_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_5_addr_5_reg_473_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_5_addr_5_reg_473_pp0_iter3_reg[1] <= 1'b1;
    DataRAM_5_addr_5_reg_473_pp0_iter4_reg[1] <= 1'b1;
    DataRAM_8_addr_5_reg_478[1] <= 1'b1;
    DataRAM_8_addr_5_reg_478_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_8_addr_5_reg_478_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_8_addr_5_reg_478_pp0_iter3_reg[1] <= 1'b1;
    DataRAM_8_addr_5_reg_478_pp0_iter4_reg[1] <= 1'b1;
    DataRAM_11_addr_5_reg_483[1] <= 1'b1;
    DataRAM_11_addr_5_reg_483_pp0_iter1_reg[1] <= 1'b1;
    DataRAM_11_addr_5_reg_483_pp0_iter2_reg[1] <= 1'b1;
    DataRAM_11_addr_5_reg_483_pp0_iter3_reg[1] <= 1'b1;
    DataRAM_11_addr_5_reg_483_pp0_iter4_reg[1] <= 1'b1;
    DataRAM_2_addr_6_reg_488[1:0] <= 2'b11;
    DataRAM_2_addr_6_reg_488_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_2_addr_6_reg_488_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_2_addr_6_reg_488_pp0_iter3_reg[1:0] <= 2'b11;
    DataRAM_2_addr_6_reg_488_pp0_iter4_reg[1:0] <= 2'b11;
    DataRAM_5_addr_6_reg_493[1:0] <= 2'b11;
    DataRAM_5_addr_6_reg_493_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_5_addr_6_reg_493_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_5_addr_6_reg_493_pp0_iter3_reg[1:0] <= 2'b11;
    DataRAM_5_addr_6_reg_493_pp0_iter4_reg[1:0] <= 2'b11;
    DataRAM_8_addr_6_reg_498[1:0] <= 2'b11;
    DataRAM_8_addr_6_reg_498_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_8_addr_6_reg_498_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_8_addr_6_reg_498_pp0_iter3_reg[1:0] <= 2'b11;
    DataRAM_8_addr_6_reg_498_pp0_iter4_reg[1:0] <= 2'b11;
    DataRAM_11_addr_6_reg_503[1:0] <= 2'b11;
    DataRAM_11_addr_6_reg_503_pp0_iter1_reg[1:0] <= 2'b11;
    DataRAM_11_addr_6_reg_503_pp0_iter2_reg[1:0] <= 2'b11;
    DataRAM_11_addr_6_reg_503_pp0_iter3_reg[1:0] <= 2'b11;
    DataRAM_11_addr_6_reg_503_pp0_iter4_reg[1:0] <= 2'b11;
end

endmodule //Crypto_Crypto_Pipeline_POLY_MUL_LOOP24
