
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_0";
mvm_32_32_16_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_0' with
	the parameters "32,32,16,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g0' with
	the parameters "1,32,16,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g0' with
	the parameters "16,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1211 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b16_g0'
  Processing 'mvm_32_32_16_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b16_g0_1_DW_mult_tc_0'
  Mapping 'mac_b16_g0_2_DW_mult_tc_0'
  Mapping 'mac_b16_g0_3_DW_mult_tc_0'
  Mapping 'mac_b16_g0_4_DW_mult_tc_0'
  Mapping 'mac_b16_g0_5_DW_mult_tc_0'
  Mapping 'mac_b16_g0_6_DW_mult_tc_0'
  Mapping 'mac_b16_g0_7_DW_mult_tc_0'
  Mapping 'mac_b16_g0_8_DW_mult_tc_0'
  Mapping 'mac_b16_g0_9_DW_mult_tc_0'
  Mapping 'mac_b16_g0_10_DW_mult_tc_0'
  Mapping 'mac_b16_g0_11_DW_mult_tc_0'
  Mapping 'mac_b16_g0_12_DW_mult_tc_0'
  Mapping 'mac_b16_g0_13_DW_mult_tc_0'
  Mapping 'mac_b16_g0_14_DW_mult_tc_0'
  Mapping 'mac_b16_g0_15_DW_mult_tc_0'
  Mapping 'mac_b16_g0_16_DW_mult_tc_0'
  Mapping 'mac_b16_g0_17_DW_mult_tc_0'
  Mapping 'mac_b16_g0_18_DW_mult_tc_0'
  Mapping 'mac_b16_g0_19_DW_mult_tc_0'
  Mapping 'mac_b16_g0_20_DW_mult_tc_0'
  Mapping 'mac_b16_g0_21_DW_mult_tc_0'
  Mapping 'mac_b16_g0_22_DW_mult_tc_0'
  Mapping 'mac_b16_g0_23_DW_mult_tc_0'
  Mapping 'mac_b16_g0_24_DW_mult_tc_0'
  Mapping 'mac_b16_g0_25_DW_mult_tc_0'
  Mapping 'mac_b16_g0_26_DW_mult_tc_0'
  Mapping 'mac_b16_g0_27_DW_mult_tc_0'
  Mapping 'mac_b16_g0_28_DW_mult_tc_0'
  Mapping 'mac_b16_g0_29_DW_mult_tc_0'
  Mapping 'mac_b16_g0_30_DW_mult_tc_0'
  Mapping 'mac_b16_g0_31_DW_mult_tc_0'
  Mapping 'mac_b16_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:20  455460.6      1.49   31832.8   84446.6                          
    0:01:20  455460.6      1.49   31832.8   84446.6                          
    0:01:20  456062.3      1.49   31829.7   84027.1                          
    0:01:20  456656.0      1.49   31826.6   83607.7                          
    0:01:21  457249.7      1.49   31823.5   83188.2                          
    0:01:21  457843.5      1.49   31820.5   82768.7                          
    0:01:22  458437.2      1.49   31817.4   82349.2                          
    0:01:22  459030.9      1.49   31814.3   81929.7                          
    0:01:22  459624.6      1.49   31811.2   81510.2                          
    0:01:23  460218.3      1.49   31808.1   81090.7                          
    0:01:24  460945.5      1.49   24815.0   62940.8                          
    0:01:25  461694.1      1.49   17348.6   44007.7                          
    0:01:26  462443.1      1.49    9882.2   24961.7                          
    0:01:26  463170.6      1.49    2883.6    6563.4                          
    0:01:56  425953.0      1.18     488.4     142.8 path/genblk1[29].path/path/*cell*194896/U55/ZN
    0:01:56  425696.8      0.86     478.6     107.6 path/genblk1[29].path/path/*cell*194896/*cell*194921/Z
    0:01:57  425588.6      0.67     471.8      98.9 path/genblk1[29].path/path/*cell*194896/U788/ZN
    0:01:57  425323.4      0.55     463.5      81.8 path/genblk1[29].path/path/*cell*194896/U795/Z
    0:01:57  425130.8      0.44     457.5      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195098/Z
    0:01:57  425021.2      0.34     453.1      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195256/Z
    0:01:57  424959.7      0.33     452.2      81.8 path/genblk1[29].path/path/*cell*194896/*cell*194977/Z
    0:01:57  424915.8      0.33     451.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195340/ZN
    0:01:57  424849.9      0.33     450.4      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195061/ZN
    0:01:57  424795.1      0.33     448.1      81.8 path/genblk1[29].path/path/*cell*194896/U326/ZN
    0:01:57  424769.5      0.33     447.8      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195431/ZN
    0:01:57  424731.8      0.33     447.5      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195404/ZN
    0:01:57  424704.9      0.33     447.5      81.8 path/genblk1[29].path/path/*cell*194896/*cell*194927/ZN
    0:01:58  424688.7      0.33     447.3      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195428/ZN
    0:01:58  424658.9      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*194935/ZN
    0:01:58  424639.2      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195308/ZN
    0:01:58  424632.3      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195385/ZN
    0:01:58  424621.9      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/U779/Z
    0:01:58  424607.3      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/U785/Z
    0:01:58  424604.9      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/U781/Z
    0:01:58  424595.8      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/U776/Z
    0:01:58  424585.2      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/U774/Z
    0:01:58  424582.5      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195498/ZN
    0:01:58  424577.0      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*194987/ZN
    0:01:58  424553.6      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195672/ZN
    0:01:58  424523.5      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195810/ZN
    0:01:58  424495.8      0.33     446.7      81.8 path/genblk1[29].path/path/*cell*194896/*cell*195828/ZN
    0:01:59  424560.5      0.68     460.8      81.8 path/genblk1[29].path/path/*cell*195861/U103/ZN
    0:01:59  424439.7      0.33     448.5      81.8 path/genblk1[29].path/path/*cell*195861/U109/ZN
    0:01:59  424314.4      0.33     445.6      81.8 path/genblk1[29].path/path/*cell*195861/U150/ZN
    0:01:59  424215.2      0.33     443.5      81.8 path/genblk1[29].path/path/*cell*195861/*cell*195954/ZN
    0:01:59  424173.7      0.33     443.1      81.8 path/genblk1[29].path/path/*cell*195861/U211/ZN
    0:01:59  424139.1      0.33     442.8      81.8 path/genblk1[29].path/path/*cell*195861/*cell*196103/ZN
    0:01:59  424113.3      0.33     442.8      81.8 path/genblk1[29].path/path/*cell*195861/*cell*196066/ZN
    0:01:59  424104.8      0.33     442.8      81.8 path/genblk1[29].path/path/*cell*195861/*cell*195997/ZN
    0:01:59  424094.4      0.33     442.8      81.8 path/genblk1[29].path/path/*cell*195861/*cell*195929/ZN
    0:02:16  424092.8      0.33     442.8      81.8                          
    0:02:17  424064.1      0.33     442.8      81.8                          
    0:02:17  424064.1      0.33     442.8      81.8                          
    0:02:19  424064.1      0.33     442.7      81.8                          
    0:02:19  424064.1      0.33     442.7      81.8                          
    0:02:21  424064.1      0.33     442.7      81.8                          
    0:02:53  351705.2      0.30     229.3       0.0                          
    0:02:58  351285.4      0.33     229.4       0.0                          
    0:03:11  351286.8      0.30     226.9       0.0                          
    0:03:13  351290.5      0.30     225.8       0.0                          
    0:03:15  351292.6      0.29     224.2       0.0                          
    0:03:17  351296.4      0.29     222.7       0.0                          
    0:03:19  351298.7      0.28     221.7       0.0                          
    0:03:19  351303.0      0.28     220.2       0.0                          
    0:03:20  351304.6      0.28     219.6       0.0                          
    0:03:22  351304.3      0.28     219.6       0.0                          
    0:03:22  351304.3      0.28     219.6       0.0                          
    0:03:22  351304.3      0.28     219.6       0.0                          
    0:03:22  351304.3      0.28     219.6       0.0                          
    0:03:22  351304.3      0.28     219.6       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:22  351304.3      0.28     219.6       0.0                          
    0:03:23  351348.5      0.26     209.7       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:23  351381.2      0.25     206.0       0.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:23  351398.2      0.24     204.5       0.0 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:23  351407.3      0.24     203.7       0.0 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:23  351425.1      0.24     202.8       0.0 path/path/path/add_out_reg[31]/D
    0:03:24  351433.6      0.24     201.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:24  351454.1      0.24     199.5       0.0 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:24  351456.0      0.24     199.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:24  351462.9      0.24     198.8       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:24  351489.7      0.23     197.1       0.0 path/genblk1[24].path/path/add_out_reg[31]/D
    0:03:24  351499.3      0.23     196.5       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:24  351517.1      0.23     195.0       0.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:25  351539.7      0.23     194.1       0.0 path/genblk1[20].path/path/add_out_reg[29]/D
    0:03:25  351549.9      0.23     193.5       0.0 path/genblk1[13].path/path/add_out_reg[31]/D
    0:03:25  351561.3      0.23     192.3       0.0 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:25  351566.6      0.23     191.5       0.0 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:25  351576.7      0.23     191.1       0.0 path/genblk1[7].path/path/add_out_reg[30]/D
    0:03:25  351581.0      0.22     190.7       0.0 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:25  351588.4      0.22     189.8       0.0 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:25  351592.9      0.22     189.0       0.0 path/genblk1[13].path/path/add_out_reg[26]/D
    0:03:25  351597.5      0.22     188.7       0.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:25  351603.6      0.22     188.1       0.0 path/genblk1[1].path/path/add_out_reg[30]/D
    0:03:25  351610.0      0.22     187.8       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:03:26  351616.6      0.22     186.9       0.0 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:26  351629.9      0.22     186.2       0.0 path/genblk1[27].path/path/add_out_reg[26]/D
    0:03:26  351632.0      0.22     186.0       0.0 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:26  351639.0      0.22     185.0       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:26  351646.9      0.22     184.3       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:26  351662.1      0.22     183.4       0.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:26  351667.4      0.22     182.9       0.0 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:26  351684.2      0.21     181.9       0.0 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:27  351693.5      0.21     181.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:27  351704.1      0.21     180.4       0.0 path/genblk1[1].path/path/add_out_reg[30]/D
    0:03:27  351720.6      0.21     179.8      19.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:27  351736.8      0.21     178.8      19.2 path/genblk1[29].path/path/add_out_reg[31]/D
    0:03:27  351744.8      0.21     178.5      19.2 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:27  351747.0      0.21     178.3      19.2 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:27  351752.5      0.21     177.8      19.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:27  351755.7      0.21     177.2      19.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:27  351758.1      0.21     176.6      19.2 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:28  351763.4      0.21     176.0      19.2 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:28  351775.4      0.21     175.8      19.2 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:28  351779.7      0.21     175.6      19.2 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:28  351792.2      0.21     175.2      19.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:28  351797.0      0.21     174.9      19.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:28  351802.0      0.20     174.3      19.2 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:28  351806.3      0.20     174.2      19.2 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:28  351814.0      0.20     173.8      19.2 path/genblk1[13].path/path/add_out_reg[31]/D
    0:03:28  351818.8      0.20     173.6      19.2 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:28  351833.1      0.20     172.8      19.2 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:28  351836.6      0.20     172.5      19.2 path/genblk1[26].path/path/add_out_reg[31]/D
    0:03:29  351845.1      0.20     172.2      19.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:29  351848.0      0.20     172.1      19.2 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:29  351861.6      0.20     171.3      19.2 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:29  351869.6      0.20     170.5      19.2 path/genblk1[27].path/path/add_out_reg[26]/D
    0:03:29  351875.7      0.20     170.2      19.2 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:29  351881.3      0.20     170.1      19.2 path/genblk1[17].path/path/add_out_reg[31]/D
    0:03:29  351882.1      0.20     169.6      19.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:29  351892.2      0.20     169.0      19.2 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:29  351894.6      0.20     168.9      19.2 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:29  351900.7      0.20     168.6      19.2 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:30  351906.3      0.20     168.5      19.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:30  351908.7      0.20     168.6      19.2 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:30  351914.0      0.20     168.4      19.2 path/genblk1[2].path/path/add_out_reg[26]/D
    0:03:30  351915.6      0.19     168.3      19.2 path/path/path/add_out_reg[31]/D
    0:03:30  351922.8      0.19     168.1      19.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:30  351929.7      0.19     167.5      19.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:30  351938.2      0.19     166.8      19.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:30  351958.7      0.19     165.9      19.2 path/genblk1[6].path/path/add_out_reg[28]/D
    0:03:30  351960.8      0.19     165.8      19.2 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:30  351966.9      0.19     165.4      19.2 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:30  351971.7      0.19     164.7      19.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  351973.9      0.19     164.6      19.2 path/genblk1[16].path/path/add_out_reg[28]/D
    0:03:31  351976.2      0.19     164.3      19.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  351985.8      0.19     163.6      19.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  351989.5      0.19     164.0      19.2 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:31  351997.5      0.19     163.8      19.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  352001.5      0.19     163.6      19.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  352009.2      0.19     163.1      19.2 path/path/path/add_out_reg[31]/D
    0:03:31  352014.0      0.19     162.6      19.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:31  352019.9      0.19     162.2      19.2 path/genblk1[2].path/path/add_out_reg[26]/D
    0:03:31  352023.1      0.19     162.0      19.2 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:32  352028.7      0.19     161.1      19.2 path/genblk1[15].path/path/add_out_reg[31]/D
    0:03:32  352030.8      0.19     161.0      19.2 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:32  352032.6      0.19     160.9      19.2 path/genblk1[28].path/path/add_out_reg[31]/D
    0:03:32  352038.2      0.19     160.8      19.2 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:32  352047.3      0.19     160.3      19.2 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:32  352050.7      0.19     160.0      19.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:32  352054.7      0.19     160.0      19.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:32  352059.5      0.19     159.7      19.2 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:32  352063.2      0.18     159.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:32  352064.3      0.18     159.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:32  352067.2      0.18     158.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:32  352073.6      0.18     158.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:33  352079.5      0.18     158.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:33  352089.3      0.18     157.7       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:33  352090.9      0.18     157.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:33  352097.5      0.18     157.0       0.0 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:33  352097.3      0.18     156.6       0.0 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:33  352099.1      0.18     156.5       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:33  352107.7      0.18     156.0       0.0 path/genblk1[21].path/path/add_out_reg[27]/D
    0:03:33  352111.9      0.18     155.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:33  352116.2      0.18     155.3       0.0 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:33  352120.7      0.18     155.0       0.0 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:33  352124.4      0.18     155.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:33  352125.7      0.18     155.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:33  352128.4      0.18     154.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:34  352130.8      0.18     154.6       0.0 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:34  352136.1      0.18     154.5       0.0 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:34  352138.0      0.18     154.4       0.0 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:34  352141.4      0.18     154.2       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:34  352146.5      0.18     154.0       0.0 path/genblk1[17].path/path/add_out_reg[31]/D
    0:03:34  352152.6      0.18     154.0       0.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:34  352156.3      0.18     153.9       0.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:34  352159.8      0.18     153.8       0.0 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:34  352162.4      0.18     153.6       0.0 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:34  352165.9      0.18     153.3       0.0 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:34  352171.8      0.18     153.2       0.0 path/genblk1[19].path/path/add_out_reg[31]/D
    0:03:35  352176.5      0.18     153.0       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:35  352183.5      0.18     152.8       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:35  352184.8      0.18     152.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:35  352193.8      0.18     152.3       0.0 path/genblk1[21].path/path/add_out_reg[27]/D
    0:03:35  352201.0      0.18     152.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:35  352206.6      0.18     151.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:35  352220.2      0.18     151.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:35  352222.0      0.18     151.4       0.0 path/path/path/add_out_reg[31]/D
    0:03:35  352225.2      0.17     151.3       0.0 path/genblk1[20].path/path/add_out_reg[29]/D
    0:03:35  352228.9      0.17     151.0       0.0 path/genblk1[26].path/path/add_out_reg[31]/D
    0:03:35  352237.5      0.17     150.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:35  352246.5      0.17     150.1       0.0 path/genblk1[31].path/path/add_out_reg[31]/D
    0:03:36  352256.6      0.17     150.0       0.0 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:36  352263.3      0.17     149.9       0.0 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:36  352265.1      0.17     149.8       0.0 path/genblk1[14].path/path/add_out_reg[31]/D
    0:03:36  352273.1      0.17     149.5       0.0 path/genblk1[20].path/path/add_out_reg[29]/D
    0:03:36  352276.6      0.17     149.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:36  352284.3      0.17     149.3       0.0 path/path/path/add_out_reg[31]/D
    0:03:36  352285.3      0.17     149.2       0.0 path/genblk1[27].path/path/add_out_reg[26]/D
    0:03:36  352295.2      0.17     148.6       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:36  352297.8      0.17     148.0       0.0 path/genblk1[27].path/path/add_out_reg[26]/D
    0:03:36  352302.1      0.17     147.7       0.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:36  352306.1      0.17     147.6       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:37  352311.1      0.17     147.1       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:03:37  352314.9      0.17     146.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:37  352321.3      0.17     146.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:37  352324.4      0.17     146.2       0.0 path/genblk1[21].path/path/add_out_reg[27]/D
    0:03:37  352325.2      0.17     146.0       0.0 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:37  352329.8      0.17     145.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:37  352332.7      0.17     145.6       0.0 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:37  352332.4      0.17     145.5       0.0 path/genblk1[20].path/path/add_out_reg[29]/D
    0:03:37  352334.0      0.17     145.6       0.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:03:37  352348.1      0.17     145.5      13.1 path/genblk1[9].path/path/add_out_reg[31]/D
    0:03:37  352352.4      0.17     145.0      13.1 path/genblk1[29].path/path/add_out_reg[22]/D
    0:03:37  352363.8      0.17     144.9      60.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352370.7      0.17     144.6      60.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:38  352371.8      0.17     144.4      60.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352374.7      0.17     144.3      60.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352387.2      0.17     144.3     108.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352389.1      0.17     144.1     108.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352392.8      0.17     144.1     108.2 path/genblk1[20].path/path/add_out_reg[29]/D
    0:03:38  352394.4      0.17     143.7     108.2 path/genblk1[4].path/path/add_out_reg[28]/D
    0:03:38  352397.1      0.17     143.6     108.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:38  352401.8      0.17     143.4     108.2 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:38  352415.4      0.17     143.2     121.3 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:38  352417.3      0.17     143.1     121.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:38  352419.9      0.17     143.0     121.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:38  352423.1      0.17     142.8     121.3 path/genblk1[19].path/path/add_out_reg[29]/D
    0:03:39  352432.2      0.17     142.5     121.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352435.9      0.17     142.4     121.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352441.5      0.17     142.2     121.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352443.3      0.17     142.0     121.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352447.1      0.16     141.7     121.3 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:39  352450.8      0.16     141.7     121.3 path/genblk1[17].path/path/add_out_reg[31]/D
    0:03:39  352451.6      0.16     141.6     121.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352454.8      0.16     141.4     121.3 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:39  352459.0      0.16     141.3     121.3 path/genblk1[7].path/path/add_out_reg[28]/D
    0:03:39  352463.6      0.16     141.1     121.3 path/genblk1[7].path/path/add_out_reg[26]/D
    0:03:39  352466.2      0.16     141.0     121.3 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:39  352466.5      0.16     141.0     121.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:39  352468.1      0.16     141.0     121.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:40  352471.0      0.16     140.9     121.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:40  352472.1      0.16     140.9     121.3 path/path/path/add_out_reg[31]/D
    0:03:40  352476.3      0.16     140.8     121.3 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:40  352477.1      0.16     140.7     121.3 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:40  352481.9      0.16     140.3     121.3 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:40  352487.0      0.16     140.3     121.3 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:40  352488.3      0.16     140.3     121.3 path/genblk1[1].path/path/add_out_reg[29]/D
    0:03:40  352492.0      0.16     140.1     121.3 path/genblk1[9].path/path/add_out_reg[31]/D
    0:03:40  352496.0      0.16     140.0     121.3 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:40  352496.3      0.16     140.0     121.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352506.7      0.16     140.0     134.4 path/genblk1[13].path/path/add_out_reg[31]/D
    0:03:41  352509.0      0.16     139.9     134.4 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:41  352517.0      0.16     139.8     134.4 path/genblk1[3].path/path/add_out_reg[31]/D
    0:03:41  352521.8      0.16     139.6     134.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:41  352523.9      0.16     139.4     134.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:41  352529.3      0.16     139.1     134.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:41  352535.6      0.16     139.1     134.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352539.9      0.16     139.0     134.4 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:41  352544.4      0.16     138.9     134.4 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:41  352549.5      0.16     138.8     134.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:03:41  352551.3      0.16     138.7     134.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:03:41  352561.2      0.16     138.2     134.4 path/path/path/add_out_reg[31]/D
    0:03:41  352568.4      0.16     137.8     134.4 path/genblk1[19].path/path/add_out_reg[29]/D
    0:03:41  352575.8      0.16     137.6     134.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:42  352578.7      0.16     137.4     134.4 path/genblk1[14].path/path/add_out_reg[31]/D
    0:03:42  352583.0      0.16     137.1     134.4 path/genblk1[9].path/path/add_out_reg[31]/D
    0:03:42  352584.6      0.16     137.1     134.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:42  352586.5      0.16     137.0     134.4 path/genblk1[20].path/path/add_out_reg[30]/D
    0:03:42  352587.5      0.16     136.8     134.4 path/genblk1[20].path/path/add_out_reg[31]/D
    0:03:42  352588.8      0.16     136.4     134.4 path/genblk1[31].path/path/add_out_reg[28]/D
    0:03:42  352590.2      0.16     136.3     134.4 path/genblk1[4].path/path/add_out_reg[28]/D
    0:03:42  352595.0      0.16     136.2     134.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:42  352597.1      0.16     136.0     134.4 path/genblk1[4].path/path/add_out_reg[28]/D
    0:03:42  352598.7      0.16     135.6     134.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:42  352602.9      0.16     135.5     134.4 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:42  352609.3      0.16     135.5     134.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:42  352614.9      0.16     135.3     134.4 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:42  352621.8      0.16     135.1     134.4 path/genblk1[20].path/path/add_out_reg[30]/D
    0:03:48  352630.3      0.16     135.1     134.4 path/genblk1[9].path/path/add_out_reg[25]/D
    0:03:48  352638.3      0.16     134.9     134.4 path/genblk1[3].path/path/add_out_reg[28]/D
    0:03:48  352639.4      0.16     134.8     134.4 path/genblk1[20].path/path/add_out_reg[31]/D
    0:03:48  352641.0      0.16     134.8     134.4 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:48  352647.9      0.16     134.3     134.4 path/genblk1[7].path/path/add_out_reg[26]/D
    0:03:48  352650.0      0.16     134.2     134.4 path/genblk1[3].path/path/add_out_reg[28]/D
    0:03:48  352655.9      0.16     134.1     134.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:48  352663.1      0.16     133.8     134.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:03:49  352667.8      0.16     133.7     134.4 path/genblk1[28].path/path/add_out_reg[31]/D
    0:03:49  352671.6      0.15     133.3     134.4 path/genblk1[17].path/path/add_out_reg[29]/D
    0:03:49  352675.8      0.15     133.1     134.4 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:49  352676.9      0.15     133.1     134.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:49  352678.5      0.15     133.0     134.4 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:49  352682.7      0.15     132.9     134.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:49  352685.4      0.15     132.7     134.4 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:49  352687.8      0.15     132.6     134.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:49  352692.9      0.15     132.4     134.4 path/genblk1[13].path/path/add_out_reg[28]/D
    0:03:49  352698.4      0.15     132.2     134.4 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:49  352703.5      0.15     132.1     134.4 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:49  352705.4      0.15     132.0     134.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:49  352708.3      0.15     132.0     134.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:50  352713.6      0.15     131.8     134.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352715.5      0.15     131.8     134.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:03:50  352716.8      0.15     131.7     134.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352720.5      0.15     131.6     134.4 path/genblk1[13].path/path/add_out_reg[28]/D
    0:03:50  352724.8      0.15     131.2     134.4 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:50  352726.6      0.15     131.1     134.4 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:50  352728.5      0.15     130.8     134.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:50  352729.3      0.15     130.7     134.4 path/genblk1[13].path/path/add_out_reg[28]/D
    0:03:50  352731.7      0.15     130.6     134.4 path/genblk1[15].path/path/add_out_reg[31]/D
    0:03:50  352735.4      0.15     130.3     134.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:50  352738.6      0.15     130.3     134.4 path/path/path/add_out_reg[31]/D
    0:03:50  352739.1      0.15     130.3     134.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:50  352745.0      0.15     130.2     134.4 path/genblk1[16].path/path/add_out_reg[28]/D
    0:03:50  352746.6      0.15     130.2     134.4 path/genblk1[17].path/path/add_out_reg[29]/D
    0:03:51  352749.2      0.15     130.2     134.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:51  352752.2      0.15     130.0     134.4 path/genblk1[20].path/path/add_out_reg[30]/D
    0:03:51  352753.2      0.15     129.9     134.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:51  352757.2      0.15     129.6     134.4 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:51  352758.3      0.15     129.5     134.4 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:51  352766.0      0.15     129.3     134.4 path/genblk1[30].path/path/add_out_reg[29]/D
    0:03:51  352766.3      0.15     129.3     134.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352769.5      0.15     129.1     134.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352774.5      0.15     129.0     134.4 path/genblk1[12].path/path/add_out_reg[31]/D
    0:03:51  352778.2      0.15     128.8     134.4 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:51  352784.1      0.15     128.2     134.4 path/genblk1[25].path/path/add_out_reg[31]/D
    0:03:51  352786.0      0.15     127.9     134.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352787.0      0.15     127.9     134.4 path/genblk1[16].path/path/add_out_reg[28]/D
    0:03:51  352789.1      0.15     127.7     134.4 path/genblk1[11].path/path/add_out_reg[29]/D
    0:03:52  352789.4      0.15     127.7     134.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:52  352793.1      0.15     127.6     134.4 path/genblk1[2].path/path/add_out_reg[31]/D
    0:03:52  352794.5      0.15     127.6     134.4 path/genblk1[12].path/path/add_out_reg[28]/D
    0:03:52  352797.9      0.15     127.4     134.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:52  352799.3      0.15     127.4     134.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:52  352800.1      0.15     127.4     134.4 path/genblk1[20].path/path/add_out_reg[31]/D
    0:03:52  352810.4      0.15     127.3     135.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][24]/D
    0:03:52  352812.8      0.15     127.1     135.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:52  352807.2      0.15     126.8      89.5 path/genblk1[9].path/path/add_out_reg[25]/D
    0:03:52  352814.7      0.15     126.7      89.5 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:53  352818.4      0.15     126.7      89.5 path/genblk1[13].path/path/add_out_reg[28]/D
    0:03:53  352820.3      0.15     126.5      89.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:53  352829.6      0.15     126.1      89.5 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:53  352833.0      0.15     125.9      89.5 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:53  352837.0      0.15     125.8      89.5 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:53  352842.1      0.15     125.6      89.5 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:53  352846.9      0.15     125.4      89.5 path/genblk1[7].path/path/add_out_reg[30]/D
    0:03:53  352851.9      0.15     125.1      89.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:53  352854.3      0.15     124.9      89.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:53  352861.2      0.15     124.7      89.5 path/genblk1[21].path/path/add_out_reg[27]/D
    0:03:53  352863.6      0.15     124.6      89.5 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:53  352866.3      0.15     124.4      89.5 path/genblk1[22].path/path/add_out_reg[31]/D
    0:03:53  352869.2      0.14     124.1      89.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:54  352874.3      0.14     123.9      89.5 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:54  352875.9      0.14     123.9      89.5 path/genblk1[13].path/path/add_out_reg[28]/D
    0:03:54  352880.9      0.14     123.8      89.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:54  352889.7      0.14     123.6      89.5 path/genblk1[26].path/path/add_out_reg[30]/D
    0:03:54  352893.7      0.14     123.5      89.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352894.2      0.14     123.4      89.5 path/genblk1[7].path/path/add_out_reg[26]/D
    0:03:54  352897.4      0.14     123.1      89.5 path/genblk1[30].path/path/add_out_reg[27]/D
    0:03:54  352902.5      0.14     123.0      89.5 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:54  352905.1      0.14     122.7      89.5 path/genblk1[4].path/path/add_out_reg[28]/D
    0:03:54  352908.0      0.14     122.5      89.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:54  352915.0      0.14     122.1      89.5 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:54  352921.6      0.14     122.0      89.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  352923.7      0.14     121.9      89.5 path/genblk1[31].path/path/add_out_reg[28]/D
    0:03:55  352928.3      0.14     121.8      89.5 path/genblk1[8].path/path/add_out_reg[31]/D
    0:03:55  352930.1      0.14     121.8      89.5 path/genblk1[31].path/path/add_out_reg[28]/D
    0:03:55  352930.7      0.14     121.7      89.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:55  352933.3      0.14     121.6      89.5 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:55  352934.9      0.14     121.4      89.5 path/genblk1[17].path/path/add_out_reg[31]/D
    0:03:55  352937.0      0.14     121.2      89.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:55  352939.4      0.14     121.2      89.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:55  352942.6      0.14     121.1      89.5 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:55  352943.2      0.14     121.0      89.5 path/genblk1[26].path/path/add_out_reg[28]/D
    0:03:55  352938.1      0.14     120.8      76.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:55  352941.0      0.14     120.7      76.4 path/genblk1[3].path/path/add_out_reg[28]/D
    0:03:55  352945.6      0.14     120.6      76.4 path/genblk1[12].path/path/add_out_reg[28]/D
    0:03:56  352949.8      0.14     120.5      76.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:56  352951.4      0.14     120.4      76.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:56  352958.1      0.14     120.3      76.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  352959.9      0.14     119.9      76.4 path/genblk1[25].path/path/add_out_reg[26]/D
    0:03:56  352963.1      0.14     119.6      76.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:56  352964.7      0.14     119.5      76.4 path/genblk1[9].path/path/add_out_reg[25]/D
    0:03:56  352964.2      0.14     119.3      76.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:56  352965.8      0.14     119.2      76.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  352969.2      0.14     118.7      76.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:56  352971.6      0.14     118.5      76.4 path/genblk1[22].path/path/add_out_reg[28]/D
    0:03:56  352976.4      0.14     118.4      76.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:03:56  352980.7      0.14     118.4      76.4 path/path/path/add_out_reg[31]/D
    0:03:56  352987.8      0.14     118.2      76.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:03:57  352991.0      0.14     118.1      76.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  352998.0      0.14     117.8      76.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:57  353000.9      0.14     117.8      76.4 path/genblk1[14].path/path/add_out_reg[31]/D
    0:03:57  353002.7      0.14     117.8      76.4 path/genblk1[27].path/path/add_out_reg[31]/D
    0:03:57  353007.5      0.14     117.6      76.4 path/genblk1[20].path/path/add_out_reg[31]/D
    0:03:57  353015.5      0.14     117.6      76.4 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:57  353021.4      0.14     117.3      76.4 path/genblk1[13].path/path/add_out_reg[31]/D
    0:03:57  353026.4      0.14     117.2      76.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:57  353030.7      0.14     117.1      76.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:57  353032.0      0.14     117.1      76.4 path/genblk1[13].path/path/add_out_reg[30]/D
    0:03:57  353032.8      0.14     117.0      76.4 path/genblk1[13].path/path/add_out_reg[29]/D
    0:03:57  353036.5      0.14     117.0      76.4 path/genblk1[11].path/path/add_out_reg[31]/D
    0:03:57  353038.1      0.14     116.9      76.4 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:57  353043.4      0.14     116.8      76.4 path/genblk1[10].path/path/add_out_reg[30]/D
    0:03:58  353047.4      0.13     116.6      76.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:58  353049.3      0.13     116.7      76.4 path/genblk1[13].path/path/add_out_reg[31]/D
    0:03:58  353052.2      0.13     116.6      76.4 path/genblk1[24].path/path/add_out_reg[30]/D
    0:03:58  353055.7      0.13     116.6      76.4 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:58  353057.8      0.13     116.8      76.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:58  353060.7      0.13     116.8      76.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:58  353061.5      0.13     116.7      71.6 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:58  353064.7      0.13     116.6      13.8 path/genblk1[28].path/path/add_out_reg[28]/D
    0:03:58  353067.4      0.13     116.5      13.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:03:58  353074.3      0.13     116.5      13.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:58  353075.4      0.13     116.4      13.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:58  353078.8      0.13     116.4      13.8 path/path/path/add_out_reg[28]/D
    0:03:58  353080.9      0.13     116.4      13.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353085.7      0.13     116.3      13.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:59  353088.1      0.13     116.2      13.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:03:59  353088.9      0.13     116.1      13.8 path/genblk1[1].path/path/add_out_reg[29]/D
    0:03:59  353092.1      0.13     116.0      13.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:59  353097.2      0.13     116.1      13.8 path/genblk1[11].path/path/add_out_reg[29]/D
    0:03:59  353097.2      0.13     116.0      13.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:59  353098.8      0.13     115.7      13.8 path/genblk1[30].path/path/add_out_reg[30]/D
    0:03:59  353101.2      0.13     115.7      13.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:59  353105.7      0.13     115.5      13.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:59  353108.1      0.13     115.4      13.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:59  353109.7      0.13     115.3      13.8 path/genblk1[1].path/path/add_out_reg[25]/D
    0:03:59  353113.1      0.13     115.3      13.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:59  353114.2      0.13     115.2      13.8 path/genblk1[1].path/path/add_out_reg[30]/D
    0:03:59  353117.1      0.13     115.1      13.8 path/genblk1[6].path/path/add_out_reg[31]/D
    0:03:59  353121.9      0.13     114.8      13.8 path/genblk1[20].path/path/add_out_reg[28]/D
    0:03:59  353125.1      0.13     114.6      13.8 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:00  353126.4      0.13     114.5      13.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353126.2      0.13     114.5      13.8 path/genblk1[19].path/path/add_out_reg[29]/D
    0:04:00  353121.9      0.13     114.5       0.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:00  353121.1      0.13     114.5       0.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:00  353122.2      0.13     114.5       0.8 path/genblk1[10].path/path/add_out_reg[27]/D
    0:04:00  353125.9      0.13     114.4       0.8 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:00  353125.6      0.13     114.3       0.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353127.0      0.13     114.3       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:00  353128.3      0.13     114.2       0.8 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:00  353132.8      0.13     114.1       0.8 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:00  353135.7      0.13     114.0       0.8 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:00  353136.3      0.13     114.0       0.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353136.5      0.13     114.0       0.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:01  353137.3      0.13     114.0       0.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:01  353140.0      0.13     114.0       0.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353144.0      0.13     114.0       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353146.1      0.13     113.9       0.8 path/genblk1[12].path/path/add_out_reg[29]/D
    0:04:01  353145.1      0.13     114.0       0.8 path/genblk1[30].path/path/add_out_reg[29]/D
    0:04:01  353149.0      0.13     113.9       0.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:01  353148.8      0.13     113.9       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353150.4      0.13     113.8       0.8 path/genblk1[21].path/path/add_out_reg[27]/D
    0:04:01  353150.6      0.13     113.8       0.8 path/genblk1[22].path/path/add_out_reg[28]/D
    0:04:01  353155.4      0.13     113.7       0.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:01  353158.6      0.13     113.6       0.8 path/genblk1[10].path/path/add_out_reg[31]/D
    0:04:01  353159.2      0.13     113.6       0.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:01  353162.3      0.13     113.3       0.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:04:02  353164.5      0.13     113.3       0.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:02  353166.1      0.13     113.3       0.8 path/genblk1[13].path/path/add_out_reg[28]/D
    0:04:02  353165.0      0.13     113.3       0.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:02  353169.3      0.13     112.9       0.8 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:02  353169.5      0.13     112.9       0.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:02  353170.6      0.13     112.8       0.8 path/genblk1[21].path/path/add_out_reg[27]/D
    0:04:02  353174.3      0.13     112.6       0.8 path/genblk1[10].path/path/add_out_reg[30]/D
    0:04:02  353177.8      0.13     112.6       0.8 path/genblk1[25].path/path/add_out_reg[31]/D
    0:04:02  353181.0      0.13     112.5       0.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353183.9      0.13     112.5       0.8 path/genblk1[2].path/path/add_out_reg[31]/D
    0:04:02  353184.7      0.13     112.5       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:02  353187.6      0.13     112.5       0.8 path/genblk1[6].path/path/add_out_reg[28]/D
    0:04:02  353189.2      0.13     112.4       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:02  353190.8      0.13     112.4       0.8 path/genblk1[3].path/path/add_out_reg[28]/D
    0:04:03  353191.6      0.13     112.3       0.8 path/genblk1[19].path/path/add_out_reg[29]/D
    0:04:03  353195.1      0.13     112.3       0.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:03  353198.0      0.13     112.2       0.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353202.5      0.13     112.2       0.8 path/genblk1[19].path/path/add_out_reg[29]/D
    0:04:03  353207.3      0.13     111.9       0.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:03  353206.8      0.13     111.9       0.8 path/genblk1[20].path/path/add_out_reg[28]/D
    0:04:03  353210.0      0.13     111.8       0.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:03  353211.0      0.13     111.8       0.8 path/genblk1[31].path/path/add_out_reg[31]/D
    0:04:03  353212.1      0.13     111.8       0.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:03  353213.4      0.13     111.8       0.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:03  353214.5      0.13     111.7       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:04  353212.1      0.13     111.7       0.8 path/genblk1[10].path/path/add_out_reg[30]/D
    0:04:04  353213.4      0.13     111.6       0.8 path/genblk1[20].path/path/add_out_reg[28]/D
    0:04:04  353215.8      0.13     111.6       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:04  353215.3      0.13     111.6       0.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353217.7      0.13     111.6       0.8 path/path/path/add_out_reg[31]/D
    0:04:04  353219.8      0.13     111.6       0.8 path/genblk1[12].path/path/add_out_reg[30]/D
    0:04:04  353222.7      0.13     111.6       0.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:04  353224.9      0.13     111.5       0.8 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:04  353227.0      0.13     111.5       0.8 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:04  353228.8      0.13     111.5       0.8 path/path/path/add_out_reg[31]/D
    0:04:04  353229.9      0.13     111.4       0.8 path/genblk1[30].path/path/add_out_reg[30]/D
    0:04:04  353229.9      0.13     111.4       0.8 path/genblk1[6].path/path/add_out_reg[28]/D
    0:04:04  353234.2      0.13     111.2       0.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353237.9      0.13     111.2       0.8 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:04  353240.3      0.13     111.1       0.8 path/genblk1[7].path/path/add_out_reg[30]/D
    0:04:05  353240.5      0.13     111.1       0.8 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:05  353241.9      0.13     111.0       0.8 path/genblk1[4].path/path/add_out_reg[30]/D
    0:04:05  353244.5      0.13     110.9       0.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353245.3      0.13     110.8       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:05  353249.6      0.13     110.7       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353253.0      0.13     110.5       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:05  353255.4      0.13     110.5       0.8 path/genblk1[22].path/path/add_out_reg[28]/D
    0:04:05  353258.9      0.13     110.3       0.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:05  353260.5      0.13     110.3       0.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353262.6      0.13     110.3       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:05  353263.4      0.13     110.2       0.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353266.6      0.13     110.2       0.8 path/genblk1[6].path/path/add_out_reg[28]/D
    0:04:05  353266.9      0.13     110.1       0.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:05  353268.7      0.13     110.0       0.8 path/genblk1[9].path/path/add_out_reg[29]/D
    0:04:06  353268.7      0.13     110.0       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:06  353269.5      0.12     110.0       0.8 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:06  353269.5      0.12     110.0       0.8 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:06  353270.1      0.12     109.9       0.8 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:06  353275.4      0.12     109.7       0.8 path/genblk1[12].path/path/add_out_reg[30]/D
    0:04:06  353283.1      0.12     109.6       0.8 path/genblk1[28].path/path/add_out_reg[28]/D
    0:04:06  353288.4      0.12     109.4       0.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:06  353288.4      0.12     109.4       0.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353290.8      0.12     109.4       0.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:06  353296.9      0.12     109.3       0.8 path/genblk1[21].path/path/add_out_reg[27]/D
    0:04:06  353298.0      0.12     109.2       0.8 path/genblk1[25].path/path/add_out_reg[26]/D
    0:04:06  353301.2      0.12     109.1       0.8 path/genblk1[2].path/path/add_out_reg[31]/D
    0:04:06  353305.7      0.12     109.1       0.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:06  353308.9      0.12     109.0       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:07  353311.0      0.12     108.9       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:07  353317.4      0.12     108.9       0.8 path/genblk1[19].path/path/add_out_reg[30]/D
    0:04:07  353320.9      0.12     108.9       0.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353324.9      0.12     108.8       0.8 path/genblk1[25].path/path/add_out_reg[26]/D
    0:04:07  353325.9      0.12     108.8       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:07  353332.6      0.12     108.7       0.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:07  353335.0      0.12     108.7       0.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353336.6      0.12     108.6       0.8 path/path/path/add_out_reg[28]/D
    0:04:07  353341.9      0.12     108.5       0.8 path/genblk1[29].path/path/add_out_reg[27]/D
    0:04:07  353342.7      0.12     108.4       0.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:07  353343.0      0.12     108.3       0.8 path/genblk1[30].path/path/add_out_reg[30]/D
    0:04:07  353346.4      0.12     108.2       0.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:07  353346.9      0.12     108.2       0.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:07  353349.6      0.12     108.3       0.8 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:07  353352.8      0.12     108.2       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:07  353353.9      0.12     108.1       0.8 path/genblk1[28].path/path/add_out_reg[28]/D
    0:04:08  353357.6      0.12     108.1       0.8                          
    0:04:12  353359.7      0.12     108.1       0.8 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:12  353361.8      0.12     108.1       0.8 path/genblk1[30].path/path/add_out_reg[29]/D
    0:04:12  353364.8      0.12     108.0       0.8 path/genblk1[28].path/path/add_out_reg[28]/D
    0:04:12  353367.7      0.12     107.9       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:12  353368.5      0.12     107.9       0.8 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:12  353369.3      0.12     107.9       0.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:12  353372.7      0.12     107.5       0.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:12  353376.5      0.12     107.4       0.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:12  353382.3      0.12     107.3       0.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:12  353384.7      0.12     107.2       0.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:13  353385.8      0.12     107.2       0.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:13  353389.8      0.12     107.0       0.8 path/genblk1[30].path/path/add_out_reg[29]/D
    0:04:13  353394.0      0.12     106.9       0.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  353398.3      0.12     106.9       0.8 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:13  353399.6      0.12     106.8       0.8 path/genblk1[4].path/path/add_out_reg[25]/D
    0:04:13  353403.3      0.12     106.8       0.8 path/path/path/add_out_reg[28]/D
    0:04:13  353404.1      0.12     106.7       0.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:13  353419.0      0.12     106.6      20.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:13  353420.1      0.12     106.5      20.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  353424.4      0.12     106.5      20.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:13  353430.5      0.12     106.4      20.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:13  353431.8      0.12     106.3      20.0 path/genblk1[17].path/path/add_out_reg[31]/D
    0:04:14  353434.5      0.12     106.3      20.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:14  353437.1      0.12     106.4      20.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:14  353440.6      0.12     106.3      20.0 path/genblk1[17].path/path/add_out_reg[31]/D
    0:04:14  353441.4      0.12     106.3      20.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  353441.4      0.12     106.3      20.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  353443.2      0.12     106.3      20.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:14  353447.0      0.12     106.2      20.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  353448.6      0.12     106.2      20.0 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:14  353449.9      0.12     106.1      20.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:14  353449.4      0.12     106.1      20.0 path/genblk1[5].path/path/add_out_reg[29]/D
    0:04:14  353452.5      0.12     106.1      20.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  353455.5      0.12     106.0      20.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  353458.4      0.12     106.0      20.0 path/genblk1[3].path/path/add_out_reg[28]/D
    0:04:14  353462.1      0.12     105.9      20.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:14  353464.3      0.12     105.9      20.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:15  353464.0      0.12     105.9      20.0 path/genblk1[10].path/path/add_out_reg[30]/D
    0:04:15  353466.9      0.12     105.9      20.0 path/genblk1[30].path/path/add_out_reg[29]/D
    0:04:15  353468.0      0.12     105.9      20.0 path/genblk1[21].path/path/add_out_reg[27]/D
    0:04:15  353466.4      0.12     105.8      20.0 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:15  353472.5      0.12     105.8      20.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:15  353475.7      0.12     105.6      20.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:15  353478.1      0.12     105.7      20.0 path/genblk1[29].path/path/add_out_reg[25]/D
    0:04:15  353480.5      0.12     105.6      20.0 path/genblk1[25].path/path/add_out_reg[26]/D
    0:04:15  353481.5      0.12     105.5      20.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:15  353486.3      0.12     105.5      20.0 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:15  353490.9      0.12     105.3      20.0 path/genblk1[21].path/path/add_out_reg[28]/D
    0:04:15  353493.8      0.12     105.3      20.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:15  353494.6      0.12     105.3      20.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:15  353495.1      0.12     105.3      20.0 path/genblk1[30].path/path/add_out_reg[29]/D
    0:04:15  353496.7      0.12     105.1      20.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:16  353500.7      0.12     105.0      20.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:16  353501.0      0.12     105.0      20.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:16  353505.7      0.12     104.9      20.0 path/genblk1[21].path/path/add_out_reg[28]/D
    0:04:16  353505.5      0.12     104.9      20.0 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:16  353508.1      0.12     104.8      20.0 path/genblk1[4].path/path/add_out_reg[25]/D
    0:04:16  353508.4      0.12     104.8      20.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:16  353511.6      0.12     104.8      20.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  353513.2      0.12     104.7      20.0 path/genblk1[22].path/path/add_out_reg[29]/D
    0:04:16  353516.1      0.12     104.7      20.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:16  353518.8      0.12     104.7      20.0 path/genblk1[12].path/path/add_out_reg[28]/D
    0:04:16  353522.2      0.12     104.6      20.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:16  353526.2      0.12     104.6      20.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:16  353526.2      0.12     104.6      20.0 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:16  353530.5      0.12     104.5      20.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:17  353532.1      0.12     104.5      20.0 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:17  353535.3      0.12     104.4      20.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:17  353534.5      0.12     104.4      20.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:17  353535.3      0.12     104.3      20.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:17  353540.9      0.12     104.3      20.0 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:17  353545.1      0.12     104.3      20.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:17  353548.3      0.12     104.2      20.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:17  353549.1      0.12     104.2      20.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:17  353550.2      0.12     104.2      20.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:17  353550.4      0.12     104.2      20.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:17  353550.4      0.12     104.1      20.0 path/genblk1[22].path/path/add_out_reg[29]/D
    0:04:17  353552.3      0.12     104.1      20.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:17  353554.7      0.12     104.0      20.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:17  353555.5      0.12     103.9      20.0 path/genblk1[27].path/path/add_out_reg[25]/D
    0:04:17  353558.2      0.12     103.9      20.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:18  353563.5      0.12     103.8      20.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:18  353566.9      0.12     103.8      20.0 path/path/path/add_out_reg[31]/D
    0:04:18  353571.5      0.12     103.8      20.0 path/genblk1[4].path/path/add_out_reg[30]/D
    0:04:18  353576.8      0.12     103.8      20.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:18  353585.0      0.12     103.6      20.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:04:18  353587.4      0.12     103.6      20.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  353589.5      0.12     103.5      20.0 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:18  353590.3      0.12     103.5      20.0 path/genblk1[12].path/path/add_out_reg[28]/D
    0:04:18  353590.3      0.12     103.5      20.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  353591.9      0.12     103.4      20.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:18  353594.3      0.12     103.4      20.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:18  353594.6      0.12     103.4      20.0 path/genblk1[30].path/path/add_out_reg[30]/D
    0:04:19  353594.6      0.12     103.4      20.0                          
    0:04:23  353593.8      0.12     103.4      20.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  353593.8      0.12     103.4      20.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:23  353595.1      0.12     103.3      20.0 path/genblk1[29].path/path/add_out_reg[28]/D
    0:04:23  353597.0      0.12     103.3      20.0 path/genblk1[22].path/path/add_out_reg[30]/D
    0:04:23  353598.6      0.12     103.3      20.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:23  353599.4      0.12     103.2      20.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:23  353602.8      0.12     103.3      20.0 path/genblk1[24].path/path/add_out_reg[30]/D
    0:04:23  353604.4      0.12     103.2      20.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:23  353608.4      0.12     103.2      20.0 path/genblk1[4].path/path/add_out_reg[25]/D
    0:04:24  353608.4      0.12     103.2      20.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:24  353605.8      0.12     103.2      20.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:24  353609.8      0.12     103.2      20.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:24  353609.0      0.12     103.2      20.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:24  353614.8      0.12     103.1      20.0 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:24  353618.5      0.12     103.0      20.0 path/genblk1[8].path/path/add_out_reg[31]/D
    0:04:24  353619.9      0.12     103.0      20.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:24  353620.4      0.12     103.0      20.0 path/genblk1[5].path/path/add_out_reg[31]/D
    0:04:24  353621.2      0.12     102.9      20.0 path/genblk1[17].path/path/add_out_reg[28]/D
    0:04:24  353622.3      0.12     102.9      20.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:24  353624.7      0.12     102.8      20.0 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:24  353628.6      0.12     102.8      20.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:24  353629.4      0.12     102.8      20.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:24  353632.1      0.12     102.7      20.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][17]/D
    0:04:25  353635.8      0.12     102.7      20.0                          
    0:04:29  353637.4      0.12     102.7      20.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:29  353645.1      0.12     102.5      20.0 path/genblk1[28].path/path/add_out_reg[31]/D
    0:04:29  353647.5      0.11     102.4      20.0 path/path/path/add_out_reg[30]/D
    0:04:29  353648.3      0.11     102.4      20.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  353649.4      0.11     102.3      20.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:29  353649.7      0.11     102.3      20.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:29  353650.7      0.11     102.2      20.0 path/genblk1[21].path/path/add_out_reg[28]/D
    0:04:29  353659.8      0.11     102.2      67.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  353662.4      0.11     102.2      67.3 path/genblk1[2].path/path/add_out_reg[30]/D
    0:04:29  353664.8      0.11     102.2      67.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  353668.3      0.11     102.1      67.3 path/genblk1[25].path/path/add_out_reg[26]/D
    0:04:30  353670.4      0.11     102.1      67.3 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:30  353673.3      0.11     102.0      67.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  353673.3      0.11     101.9      67.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:30  353673.6      0.11     101.9      67.3 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:30  353682.6      0.11     101.9      80.4 path/genblk1[7].path/path/add_out_reg[26]/D
    0:04:30  353691.7      0.11     101.7      80.4 path/genblk1[8].path/path/add_out_reg[31]/D
    0:04:30  353694.9      0.11     101.7      80.4 path/genblk1[22].path/path/add_out_reg[28]/D
    0:04:30  353698.1      0.11     101.6      80.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:30  353702.3      0.11     101.5      80.4 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:30  353706.0      0.11     101.4      80.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:30  353707.4      0.11     101.4      80.4 path/genblk1[1].path/path/add_out_reg[29]/D
    0:04:30  353707.4      0.11     101.4      80.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:30  353719.9      0.11     101.3      99.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:30  353720.1      0.11     101.3      99.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:30  353727.9      0.11     101.3      99.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353729.2      0.11     101.2      99.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353729.2      0.11     101.2      99.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353740.4      0.11     101.1     118.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:31  353741.4      0.11     101.1     118.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:31  353743.6      0.11     101.1     118.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:31  353746.7      0.11     101.0     118.8 path/genblk1[14].path/path/add_out_reg[29]/D
    0:04:31  353752.1      0.11     100.9     118.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353756.6      0.11     100.9     118.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:31  353759.0      0.11     100.8     118.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:31  353760.6      0.11     100.8     118.8 path/genblk1[21].path/path/add_out_reg[28]/D
    0:04:31  353765.9      0.11     100.8     118.8 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:31  353766.4      0.11     100.8     118.8 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:31  353768.0      0.11     100.8     118.8 path/genblk1[2].path/path/add_out_reg[30]/D
    0:04:32  353770.7      0.11     100.7     118.8 path/genblk1[15].path/path/add_out_reg[31]/D
    0:04:32  353774.4      0.11     100.7     118.8 path/genblk1[4].path/path/add_out_reg[29]/D
    0:04:32  353777.3      0.11     100.7     118.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:32  353780.3      0.11     100.7     118.8 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:32  353782.7      0.11     100.6     118.8 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:32  353783.5      0.11     100.6     118.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:32  353784.0      0.11     100.6     118.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353786.1      0.11     100.5     118.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353787.7      0.11     100.4     118.8 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:32  353789.0      0.11     100.3     118.8 path/genblk1[17].path/path/add_out_reg[29]/D
    0:04:32  353792.0      0.11     100.3     118.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353795.2      0.11     100.3     118.8 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:32  353798.9      0.11     100.1     118.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:32  353800.7      0.11     100.0     118.8 path/genblk1[6].path/path/add_out_reg[30]/D
    0:04:32  353801.8      0.11     100.0     118.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353803.1      0.11     100.0     118.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:32  353805.5      0.11      99.9     118.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353806.6      0.11      99.5     118.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:33  353810.3      0.11      99.5     118.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:33  353809.0      0.11      99.5     118.8 path/genblk1[4].path/path/add_out_reg[30]/D
    0:04:33  353815.4      0.11      99.4     118.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:33  353816.4      0.11      99.3     118.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:33  353810.1      0.11      99.3      72.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:33  353813.5      0.11      99.3      72.8 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:33  353813.2      0.11      99.3      72.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353817.0      0.11      99.2      72.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:33  353818.3      0.11      99.1      72.8 path/genblk1[6].path/path/add_out_reg[30]/D
    0:04:33  353830.5      0.11      99.1      72.8 path/genblk1[28].path/path/add_out_reg[31]/D
    0:04:33  353835.3      0.11      99.0      72.8 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:33  353835.3      0.11      99.0      72.8 path/genblk1[2].path/path/add_out_reg[30]/D
    0:04:33  353835.1      0.11      99.0      72.8 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353835.6      0.11      98.9      72.8 path/genblk1[31].path/path/add_out_reg[31]/D
    0:04:34  353838.5      0.11      98.8      72.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353841.4      0.11      98.6      72.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:34  353844.6      0.11      98.5      72.8 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:34  353850.2      0.11      98.5      72.8 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:34  353851.3      0.11      98.5      72.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:34  353851.3      0.11      98.4      72.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:34  353856.6      0.11      98.4      72.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:34  353859.3      0.11      98.3      72.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:34  353857.1      0.11      98.2      72.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:34  353858.5      0.11      98.2      72.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:34  353860.9      0.11      98.1      72.8 path/genblk1[21].path/path/add_out_reg[28]/D
    0:04:34  353863.5      0.11      98.0      72.8 path/genblk1[7].path/path/add_out_reg[26]/D
    0:04:34  353866.2      0.11      98.0      72.8 path/genblk1[26].path/path/add_out_reg[31]/D
    0:04:35  353862.7      0.11      97.9      53.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:35  353873.4      0.11      97.9      72.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:35  353872.3      0.11      97.8      72.8 path/genblk1[4].path/path/add_out_reg[30]/D
    0:04:35  353874.7      0.11      97.8      72.8 path/genblk1[22].path/path/add_out_reg[28]/D
    0:04:35  353875.2      0.11      97.8      72.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:04:35  353878.9      0.11      97.6      72.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:35  353885.9      0.11      97.6      72.8 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:35  353888.5      0.11      97.6      72.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:35  353893.0      0.11      97.6      72.8 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:35  353895.2      0.11      97.6      72.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:35  353898.9      0.11      97.6      72.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:36  353901.8      0.11      97.5      72.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:36  353907.1      0.11      97.4      72.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353907.1      0.11      97.4      72.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353911.9      0.11      97.4      72.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:36  353913.5      0.11      97.1      72.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353917.0      0.11      97.1      72.8 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:36  353922.0      0.11      96.8      72.8 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:36  353926.8      0.11      96.7      72.8 path/genblk1[22].path/path/add_out_reg[28]/D
    0:04:36  353930.3      0.11      96.7      72.8 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:36  353936.1      0.11      96.6      72.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:36  353937.2      0.11      96.5      72.8 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:36  353940.1      0.11      96.5      72.8 path/genblk1[2].path/path/add_out_reg[30]/D
    0:04:36  353942.0      0.11      96.4      72.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:36  353944.4      0.11      96.3      72.8 path/genblk1[11].path/path/add_out_reg[31]/D
    0:04:36  353944.9      0.11      96.2      72.8 path/genblk1[13].path/path/add_out_reg[31]/D
    0:04:37  353947.6      0.11      96.2      72.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  353949.7      0.11      96.2      72.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353951.6      0.11      96.1      72.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353955.6      0.11      96.1      72.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353957.9      0.11      95.8      72.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353957.9      0.11      95.8      72.8 path/genblk1[24].path/path/add_out_reg[28]/D
    0:04:37  353962.5      0.11      95.8      72.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353964.6      0.11      95.8      72.8 path/genblk1[10].path/path/add_out_reg[30]/D
    0:04:37  353965.4      0.11      95.8      72.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353968.9      0.11      95.7      72.8 path/genblk1[21].path/path/add_out_reg[30]/D
    0:04:37  353972.8      0.11      95.6      72.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:37  353974.7      0.11      95.5      72.8 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:37  353971.0      0.11      95.5      72.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:37  353975.0      0.11      95.4      72.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:37  353978.7      0.11      95.4      72.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:37  353981.6      0.11      95.3      72.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  353985.3      0.11      95.3      72.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:38  353986.9      0.11      95.2      72.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  353990.1      0.11      95.1      72.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:38  353993.3      0.11      95.1      72.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:38  353997.1      0.11      95.1      72.0 path/genblk1[30].path/path/add_out_reg[28]/D
    0:04:38  353996.5      0.11      95.0      72.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  354002.1      0.11      94.8      72.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:38  354003.7      0.11      94.8      72.0 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:38  354011.7      0.11      94.7      72.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:38  354018.6      0.11      94.6      72.0 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:38  354021.5      0.11      94.4      72.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:38  354025.8      0.11      94.4      72.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:04:38  354029.5      0.11      94.3      72.0 path/path/path/add_out_reg[30]/D
    0:04:38  354036.7      0.11      94.3      72.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:38  354041.2      0.11      94.2      72.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:39  354041.2      0.11      94.2      72.0 path/genblk1[27].path/path/add_out_reg[28]/D
    0:04:39  354044.4      0.11      94.1      72.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:39  354047.9      0.11      94.1      72.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:39  354053.4      0.11      94.1      72.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:39  354056.4      0.11      94.1      72.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:39  354057.7      0.11      94.1      72.0 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:39  354060.9      0.11      94.0      72.0 path/genblk1[5].path/path/add_out_reg[30]/D
    0:04:39  354061.7      0.11      93.9      72.0 path/genblk1[27].path/path/add_out_reg[28]/D
    0:04:39  354065.1      0.11      93.8      72.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:04:39  354068.6      0.11      93.8      72.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:39  354072.1      0.11      93.7      72.0 path/genblk1[19].path/path/add_out_reg[30]/D
    0:04:39  354081.6      0.11      93.6      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:39  354077.9      0.11      93.6      72.0 path/genblk1[9].path/path/add_out_reg[25]/D
    0:04:39  354085.1      0.11      93.6      72.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:39  354087.2      0.11      93.4      72.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:40  354093.3      0.11      93.4      72.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:40  354099.7      0.11      93.3      72.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:40  354101.6      0.11      93.2      72.0 path/genblk1[22].path/path/add_out_reg[25]/D
    0:04:40  354104.5      0.11      93.1      72.0 path/genblk1[25].path/path/add_out_reg[26]/D
    0:04:40  354104.2      0.11      93.1      72.0                          
    0:04:44  354106.1      0.11      93.1      72.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:44  354106.1      0.11      93.1      72.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:44  354106.1      0.11      93.0      72.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:44  354111.7      0.11      93.0      72.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:44  354114.9      0.10      92.9      72.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:44  354116.0      0.10      92.9      72.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:45  354118.6      0.10      92.9      72.0 path/genblk1[30].path/path/add_out_reg[28]/D
    0:04:45  354121.3      0.10      92.8      72.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:45  354121.3      0.10      92.8      72.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:45  354123.4      0.10      92.8      72.0 path/genblk1[12].path/path/add_out_reg[28]/D
    0:04:45  354129.8      0.10      92.8      72.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:45  354137.2      0.10      92.7      72.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:45  354139.6      0.10      92.6      72.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:45  354140.7      0.10      92.6      72.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:04:45  354141.8      0.10      92.5      72.0 path/genblk1[17].path/path/add_out_reg[26]/D
    0:04:45  354144.1      0.10      92.4      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:45  354145.5      0.10      92.4      72.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:45  354146.5      0.10      92.4      72.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:45  354147.1      0.10      92.4      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:46  354150.5      0.10      92.4      72.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:46  354152.7      0.10      92.4      72.0 path/genblk1[25].path/path/add_out_reg[31]/D
    0:04:46  354153.2      0.10      92.4      72.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:46  354155.6      0.10      92.3      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:46  354158.2      0.10      92.3      72.0 path/genblk1[26].path/path/add_out_reg[31]/D
    0:04:46  354159.0      0.10      92.3      72.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:46  354164.1      0.10      92.0      72.0 path/genblk1[4].path/path/add_out_reg[29]/D
    0:04:46  354165.2      0.10      92.0      72.0 path/genblk1[25].path/path/add_out_reg[31]/D
    0:04:46  354167.0      0.10      92.0      72.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:46  354170.2      0.10      92.0      72.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:46  354170.5      0.10      92.0      72.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:46  354171.5      0.10      92.0      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:46  354172.6      0.10      91.9      72.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:46  354177.4      0.10      91.9      72.0 path/genblk1[8].path/path/add_out_reg[27]/D
    0:04:46  354176.9      0.10      91.9      72.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  354177.9      0.10      91.8      72.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:47  354184.6      0.10      91.6      72.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:47  354184.6      0.10      91.6      72.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:47  354184.3      0.10      91.6      72.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:47  354184.6      0.10      91.6      72.0 path/genblk1[7].path/path/add_out_reg[30]/D
    0:04:47  354187.2      0.10      91.5      72.0 path/genblk1[12].path/path/add_out_reg[28]/D
    0:04:47  354190.2      0.10      91.0      72.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:47  354194.2      0.10      91.0      72.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:47  354200.5      0.10      90.8      72.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:47  354208.3      0.10      90.7      72.0 path/genblk1[30].path/path/add_out_reg[28]/D
    0:04:47  354210.9      0.10      90.6      72.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:47  354210.9      0.10      90.6      72.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:04:47  354212.2      0.10      90.6      72.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:47  354216.8      0.10      90.5      72.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:47  354221.6      0.10      90.4      72.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:04:48  354225.8      0.10      90.2      72.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:48  354227.7      0.10      90.2      72.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:48  354229.0      0.10      90.2      72.0 path/genblk1[15].path/path/add_out_reg[30]/D
    0:04:48  354230.3      0.10      89.9      72.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:48  354234.9      0.10      89.8      72.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:48  354239.6      0.10      89.8      72.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:48  354243.9      0.10      89.8      72.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:48  354246.3      0.10      89.7      72.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][18]/D
    0:04:48  354246.6      0.10      89.7      72.0 path/genblk1[31].path/path/add_out_reg[31]/D
    0:04:48  354256.4      0.10      89.6      91.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:48  354256.4      0.10      89.6      91.3 path/genblk1[4].path/path/add_out_reg[29]/D
    0:04:48  354259.6      0.10      89.5      91.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:48  354264.9      0.10      89.5      91.3 path/genblk1[22].path/path/add_out_reg[27]/D
    0:04:49  354264.4      0.10      89.5      91.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:49  354268.1      0.10      89.4      91.3 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:49  354273.2      0.10      89.4      91.3 path/genblk1[11].path/path/add_out_reg[31]/D
    0:04:49  354282.2      0.10      89.3      91.3 path/genblk1[4].path/path/add_out_reg[25]/D
    0:04:49  354286.7      0.10      89.2      91.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:49  354288.3      0.10      89.2      91.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:49  354295.2      0.10      89.1      91.3 path/genblk1[4].path/path/add_out_reg[29]/D
    0:04:49  354293.6      0.10      89.1      91.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:49  354293.6      0.10      88.9      91.3 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:49  354295.5      0.10      88.9      91.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:49  354296.3      0.10      88.8      91.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:49  354299.8      0.10      88.8      91.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:49  354302.2      0.10      88.7      91.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:50  354305.1      0.10      88.6      91.3 path/genblk1[9].path/path/add_out_reg[29]/D
    0:04:50  354305.6      0.10      88.6      91.3 path/genblk1[17].path/path/add_out_reg[29]/D
    0:04:50  354305.6      0.10      88.5      91.3 path/genblk1[14].path/path/add_out_reg[31]/D
    0:04:50  354308.5      0.10      88.5      91.3 path/genblk1[4].path/path/add_out_reg[26]/D
    0:04:50  354312.3      0.10      88.4      91.3 path/genblk1[17].path/path/add_out_reg[29]/D
    0:04:50  354313.6      0.10      88.4      91.3 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:50  354314.9      0.10      88.4      91.3 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:50  354315.7      0.10      88.4      91.3 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:50  354317.0      0.10      88.3      91.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:50  354321.8      0.10      88.3      91.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:51  354326.1      0.10      88.2      91.3 path/genblk1[16].path/path/add_out_reg[28]/D
    0:04:51  354327.7      0.10      88.2      91.3 path/genblk1[26].path/path/add_out_reg[30]/D
    0:04:51  354334.1      0.10      88.1      91.3 path/genblk1[4].path/path/add_out_reg[27]/D
    0:04:51  354334.3      0.10      88.2      91.3 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:51  354340.2      0.10      88.1      91.3 path/genblk1[24].path/path/add_out_reg[28]/D
    0:04:51  354344.7      0.10      88.1      91.3 path/genblk1[9].path/path/add_out_reg[29]/D
    0:04:51  354346.3      0.10      88.1      91.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  354350.6      0.10      88.0      91.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:51  354354.6      0.10      88.0      91.3 path/genblk1[27].path/path/add_out_reg[31]/D
    0:04:51  354355.6      0.10      88.0      91.3 path/genblk1[11].path/path/add_out_reg[31]/D
    0:04:51  354360.7      0.10      87.9      91.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:51  354360.7      0.10      87.9      91.3                          
    0:04:53  354092.5      0.10      87.9      91.3                          
    0:04:53  354091.5      0.10      87.9      91.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:53  354091.5      0.10      87.9      91.3                          
    0:04:54  354051.8      0.10      87.8       0.0 path/genblk1[8].path/path/add_out_reg[30]/D
    0:04:54  354051.8      0.10      87.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:54  354051.8      0.10      87.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:54  354052.6      0.10      87.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:04:54  354054.8      0.10      87.6       0.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:54  354054.8      0.10      87.6       0.0 path/genblk1[17].path/path/add_out_reg[29]/D
    0:04:54  354054.5      0.10      87.5       0.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:04:54  354063.6      0.10      87.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:04:54  354063.8      0.10      87.5       0.0 path/genblk1[19].path/path/add_out_reg[31]/D
    0:04:54  354064.3      0.10      87.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:54  354069.4      0.10      87.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:54  354071.5      0.10      87.3       0.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:04:54  354068.3      0.10      87.3       0.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:04:54  354069.9      0.10      87.3       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:04:55  354073.4      0.10      87.2       0.0 path/genblk1[19].path/path/add_out_reg[30]/D
    0:04:55  354076.9      0.10      87.1       0.0 path/genblk1[22].path/path/add_out_reg[27]/D
    0:04:55  354079.2      0.10      87.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:55  354080.3      0.10      87.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354081.9      0.10      86.9       0.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:04:55  354082.2      0.10      86.9       0.0 path/genblk1[9].path/path/add_out_reg[29]/D
    0:04:55  354088.6      0.10      86.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354089.9      0.10      86.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:04:55  354090.7      0.10      86.8       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:04:55  354094.4      0.10      86.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  354098.1      0.10      86.7       0.0 path/genblk1[30].path/path/add_out_reg[28]/D
    0:04:55  354100.5      0.10      86.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:04:55  354101.3      0.10      86.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:55  354102.9      0.10      86.6       0.0 path/genblk1[22].path/path/add_out_reg[27]/D
    0:04:56  354105.0      0.10      86.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  354105.0      0.10      86.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  354106.1      0.10      86.6       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:56  354106.1      0.10      86.6       0.0                          
    0:04:57  354106.1      0.10      86.6       0.0                          
    0:05:06  353034.1      0.10      86.1       0.0                          
    0:05:09  352825.6      0.10      85.8       0.0                          
    0:05:13  352721.0      0.10      85.8       0.0                          
    0:05:13  352703.5      0.10      85.8       0.0                          
    0:05:14  352691.3      0.10      85.8       0.0                          
    0:05:14  352691.3      0.10      85.8       0.0                          
    0:05:16  352691.3      0.10      85.8       0.0                          
    0:05:17  352545.0      0.11      87.9       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:17  352540.4      0.11      87.8       0.0                          
    0:05:18  352539.9      0.10      86.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  352541.2      0.10      86.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  352541.2      0.10      86.4       0.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:05:18  352541.5      0.10      86.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:18  352541.5      0.10      86.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:18  352545.0      0.10      86.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  352546.8      0.10      86.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  352550.5      0.10      86.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:18  352556.1      0.10      86.0       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:05:18  352558.0      0.10      86.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  352563.0      0.10      85.7       0.0 path/path/path/add_out_reg[28]/D
    0:05:18  352563.0      0.10      85.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:19  352564.4      0.10      85.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:19  352571.8      0.10      85.3       0.0 path/genblk1[30].path/path/add_out_reg[28]/D
    0:05:19  352574.0      0.10      85.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:19  352577.1      0.10      85.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:19  352578.7      0.10      85.0       0.0 path/genblk1[28].path/path/add_out_reg[31]/D
    0:05:19  352581.1      0.10      85.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:19  352584.1      0.10      84.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:19  352584.6      0.10      84.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:19  352599.8      0.10      84.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:19  352602.4      0.10      84.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:19  352607.7      0.10      84.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:19  352610.1      0.10      84.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:19  352614.4      0.10      84.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:05:19  352616.2      0.10      84.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:20  352633.5      0.10      84.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:20  352639.4      0.10      84.1       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:05:20  352641.8      0.10      84.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:20  352644.2      0.10      84.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:05:20  352645.8      0.10      84.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:20  352646.0      0.10      84.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:20  352648.7      0.10      83.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:05:20  352651.1      0.10      83.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:20  352654.0      0.10      83.7       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:05:20  352655.1      0.10      83.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:20  352657.7      0.10      83.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:20  352653.2      0.10      83.4       0.0 path/genblk1[24].path/path/add_out_reg[30]/D
    0:05:21  352653.2      0.10      83.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:21  352653.5      0.10      83.4       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:05:21  352663.1      0.10      83.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:21  352666.3      0.10      83.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:21  352666.5      0.10      83.3       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:05:21  352670.5      0.10      83.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:05:21  352670.0      0.10      83.3       0.0                          
    0:05:22  352666.3      0.10      83.3       0.0                          
    0:05:31  352619.7      0.10      83.3       0.0                          
    0:05:31  352508.8      0.10      83.3       0.0                          
    0:05:32  352397.9      0.10      83.3       0.0                          
    0:05:32  352286.9      0.10      83.3       0.0                          
    0:05:33  352176.0      0.10      83.3       0.0                          
    0:05:33  352064.3      0.10      83.3       0.0                          
    0:05:34  351954.2      0.10      83.3       0.0                          
    0:05:34  351842.5      0.10      83.3       0.0                          
    0:05:35  351732.3      0.10      83.3       0.0                          
    0:05:35  351620.6      0.10      83.3       0.0                          
    0:05:36  351510.5      0.10      83.3       0.0                          
    0:05:36  351398.8      0.10      83.3       0.0                          
    0:05:37  351287.0      0.10      83.3       0.0                          
    0:05:37  351176.9      0.10      83.3       0.0                          
    0:05:38  351065.2      0.10      83.3       0.0                          
    0:05:38  350955.1      0.10      83.3       0.0                          
    0:05:39  350889.1      0.10      83.2       0.0                          
    0:05:39  350851.1      0.10      83.2       0.0                          
    0:05:39  350813.0      0.10      83.2       0.0                          
    0:05:39  350766.5      0.10      83.2       0.0                          
    0:05:40  350732.7      0.10      83.2       0.0                          
    0:05:40  350683.5      0.10      83.2       0.0                          
    0:05:40  350651.0      0.10      83.2       0.0                          
    0:05:41  350599.2      0.10      83.2       0.0                          
    0:05:41  350568.6      0.10      83.2       0.0                          
    0:05:41  350517.2      0.10      83.2       0.0                          
    0:05:41  350480.5      0.10      83.2       0.0                          
    0:05:42  350440.1      0.10      83.2       0.0                          
    0:05:42  350365.1      0.10      83.2       0.0                          
    0:05:42  350324.4      0.10      83.2       0.0                          
    0:05:43  350261.9      0.10      83.1       0.0                          
    0:05:43  350209.5      0.10      83.1       0.0                          
    0:05:43  350156.0      0.10      83.1       0.0                          
    0:05:44  350100.9      0.10      83.1       0.0                          
    0:05:44  350038.4      0.10      83.1       0.0                          
    0:05:45  349983.9      0.10      83.1       0.0                          
    0:05:45  349913.7      0.10      83.1       0.0                          
    0:05:46  349840.3      0.10      83.1       0.0                          
    0:05:46  349767.4      0.10      83.1       0.0                          
    0:05:47  349694.2      0.10      83.1       0.0                          
    0:05:47  349634.1      0.10      83.1       0.0                          
    0:05:48  349567.9      0.10      83.1       0.0                          
    0:05:48  349495.3      0.10      83.1       0.0                          
    0:05:48  349426.6      0.10      83.1       0.0                          
    0:05:49  349354.0      0.10      83.1       0.0                          
    0:05:50  349275.0      0.10      83.1       0.0                          
    0:05:50  349221.0      0.10      83.0       0.0                          
    0:05:50  349207.5      0.10      83.0       0.0                          
    0:05:50  349197.6      0.10      83.0       0.0                          
    0:05:50  349181.9      0.10      83.0       0.0                          
    0:05:50  349180.1      0.10      83.0       0.0                          
    0:05:50  349171.8      0.10      83.0       0.0                          
    0:05:50  349167.6      0.10      83.0       0.0                          
    0:05:50  349167.3      0.10      83.0       0.0                          
    0:05:51  349165.4      0.10      83.0       0.0                          
    0:05:51  349159.8      0.10      83.0       0.0                          
    0:05:51  349158.0      0.10      83.0       0.0                          
    0:05:51  349152.7      0.10      83.0       0.0                          
    0:05:51  349146.8      0.10      82.9       0.0                          
    0:05:53  349134.3      0.10      82.9       0.0                          
    0:05:53  349133.0      0.10      82.9       0.0                          
    0:05:53  349130.6      0.10      82.9       0.0                          
    0:05:54  349128.5      0.10      82.9       0.0                          
    0:05:54  349127.1      0.10      82.9       0.0                          
    0:05:54  349126.1      0.10      82.9       0.0                          
    0:05:58  349125.5      0.10      82.9       0.0                          
    0:05:59  349122.9      0.10      82.9       0.0                          
    0:06:01  349120.2      0.10      82.9       0.0                          
    0:06:02  349119.7      0.10      82.9       0.0                          
    0:06:02  349118.1      0.10      82.9       0.0                          
    0:06:02  349116.7      0.10      82.9       0.0                          
    0:06:02  349116.0      0.10      82.9       0.0                          
    0:06:02  349115.2      0.10      82.9       0.0                          
    0:06:02  349112.0      0.10      82.9       0.0                          
    0:06:04  349107.2      0.10      82.9       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349081.4      0.11      83.8       0.0                          
    0:06:05  349084.0      0.10      83.2       0.0 path/genblk1[21].path/path/add_out_reg[31]/D
    0:06:06  349087.2      0.10      83.1       0.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:06:06  349089.4      0.10      83.1       0.0 path/genblk1[24].path/path/add_out_reg[26]/D
    0:06:06  349090.4      0.10      82.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:06  349091.5      0.10      82.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:06  349103.2      0.10      82.9       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:06:06  349105.8      0.10      82.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:06  349107.2      0.10      82.8       0.0 path/genblk1[25].path/path/add_out_reg[26]/D
    0:06:06  349107.4      0.10      82.8       0.0 path/genblk1[28].path/path/add_out_reg[26]/D
    0:06:06  349111.7      0.10      82.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:06  349115.7      0.10      82.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:07  349120.2      0.10      82.5       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:06:07  349124.2      0.10      82.4       0.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:06:07  349126.1      0.10      82.4       0.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:06:07  349126.9      0.10      82.3       0.0 path/genblk1[2].path/path/add_out_reg[30]/D
    0:06:07  349129.3      0.10      82.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:07  349129.5      0.10      82.3       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:06:07  349130.6      0.10      82.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:07  349131.4      0.10      82.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:07  349134.0      0.10      82.2       0.0 path/genblk1[19].path/path/add_out_reg[26]/D
    0:06:07  349135.6      0.10      82.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:07  349135.6      0.10      82.2       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:06:07  349138.8      0.10      82.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:07  349143.9      0.10      82.1       0.0 path/genblk1[19].path/path/add_out_reg[30]/D
    0:06:07  349143.1      0.10      82.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:07  349145.2      0.10      82.0       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:06:07  349148.4      0.10      81.9       0.0 path/genblk1[4].path/path/add_out_reg[27]/D
    0:06:07  349149.7      0.09      81.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:08  349150.3      0.09      81.9       0.0 path/genblk1[1].path/path/add_out_reg[29]/D
    0:06:08  349155.1      0.09      81.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:08  349155.6      0.09      81.7       0.0 path/path/path/add_out_reg[28]/D
    0:06:08  349158.0      0.09      81.6       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:06:08  349161.2      0.09      81.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:08  349163.6      0.09      81.6       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:06:08  349166.2      0.09      81.5       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:06:08  349166.8      0.09      81.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:08  349170.7      0.09      81.4       0.0 path/genblk1[6].path/path/add_out_reg[30]/D
    0:06:08  349173.1      0.09      81.4       0.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:06:08  349176.9      0.09      81.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:08  349179.3      0.09      81.3       0.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:06:08  349180.9      0.09      81.2       0.0 path/genblk1[16].path/path/add_out_reg[25]/D
    0:06:08  349180.9      0.09      81.2       0.0 path/genblk1[16].path/path/add_out_reg[28]/D
    0:06:09  349181.4      0.09      81.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:09  349183.8      0.09      81.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:09  349187.2      0.09      80.9       0.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:06:09  349189.6      0.09      80.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:09  349193.9      0.09      80.9       0.0 path/genblk1[28].path/path/add_out_reg[30]/D
    0:06:09  349199.5      0.09      80.9       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:06:09  349200.5      0.09      80.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:09  349201.3      0.09      80.8       0.0 path/genblk1[16].path/path/add_out_reg[30]/D
    0:06:09  349201.9      0.09      80.8       0.0 path/genblk1[16].path/path/add_out_reg[31]/D
    0:06:10  349204.3      0.09      80.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:10  349202.9      0.09      80.8       0.0                          
    0:06:10  349202.9      0.09      80.8       0.0                          
    0:06:10  349204.0      0.09      80.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:10  349204.0      0.09      80.8       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:06:10  349215.7      0.09      80.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:10  349218.6      0.09      80.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:10  349220.8      0.09      80.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:10  349223.4      0.09      80.6       0.0 path/genblk1[31].path/path/add_out_reg[28]/D
    0:06:11  349228.2      0.09      80.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:11  349231.4      0.09      80.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:11  349237.2      0.09      80.4       0.0 path/genblk1[28].path/path/add_out_reg[31]/D
    0:06:11  349237.2      0.09      80.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:11  349241.2      0.09      80.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:11  349242.0      0.09      80.3       0.0 path/path/path/add_out_reg[28]/D
    0:06:11  349244.2      0.09      80.3       0.0 path/genblk1[22].path/path/add_out_reg[27]/D
    0:06:11  349244.4      0.09      80.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:11  349246.6      0.09      80.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:11  349246.8      0.09      80.0       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:06:11  349248.7      0.09      79.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:11  349255.1      0.09      79.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:12  349256.4      0.09      79.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:06:12  349258.8      0.09      79.9       0.0 path/genblk1[24].path/path/add_out_reg[28]/D
    0:06:12  349262.0      0.09      79.7       0.0 path/genblk1[3].path/path/add_out_reg[30]/D
    0:06:12  349265.2      0.09      79.5       0.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:06:12  349269.2      0.09      79.4       0.0 path/genblk1[7].path/path/add_out_reg[28]/D
    0:06:12  349270.0      0.09      79.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:12  349271.6      0.09      79.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:12  349272.9      0.09      79.2       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:06:12  349281.1      0.09      79.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:12  349282.2      0.09      79.0       0.0 path/genblk1[21].path/path/add_out_reg[28]/D
    0:06:12  349282.2      0.09      79.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:12  349284.9      0.09      79.0       0.0 path/genblk1[14].path/path/add_out_reg[29]/D
    0:06:13  349290.4      0.09      78.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:13  349291.8      0.09      78.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:06:13  349292.0      0.09      78.8       0.0 path/genblk1[12].path/path/add_out_reg[31]/D
    0:06:13  349295.2      0.09      78.6       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:06:13  349295.8      0.09      78.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:13  349296.0      0.09      78.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:13  349299.8      0.09      78.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:13  349306.4      0.09      78.5       0.0 path/path/path/add_out_reg[25]/D
    0:06:13  349306.9      0.09      78.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:13  349310.7      0.09      78.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][26]/D
    0:06:13  349313.1      0.09      78.4       0.0 path/genblk1[20].path/path/add_out_reg[31]/D
    0:06:13  349318.9      0.09      78.4       0.0 path/genblk1[13].path/path/add_out_reg[31]/D
    0:06:13  349329.8      0.09      78.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:13  349339.9      0.09      77.9       0.0 path/genblk1[25].path/path/add_out_reg[26]/D
    0:06:13  349343.4      0.09      77.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:14  349344.2      0.09      77.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:06:14  349347.9      0.09      77.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:14  349353.0      0.09      77.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:14  349354.3      0.09      77.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:06:14  349358.0      0.09      77.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:14  349360.9      0.09      77.6       0.0 path/genblk1[26].path/path/add_out_reg[30]/D
    0:06:14  349363.1      0.09      77.6       0.0 path/path/path/add_out_reg[31]/D
    0:06:14  349364.4      0.09      77.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:06:16  349365.2      0.09      77.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 39624 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 21:35:45 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             165959.528917
Buf/Inv area:                    10921.959971
Noncombinational area:          183405.663592
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349365.192509
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 21:36:00 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 128.4633 mW   (89%)
  Net Switching Power  =  16.5649 mW   (11%)
                         ---------
Total Dynamic Power    = 145.0282 mW  (100%)

Cell Leakage Power     =   7.3135 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.2149e+05        1.4927e+03        3.1249e+06        1.2611e+05  (  82.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  6.9769e+03        1.5072e+04        4.1885e+06        2.6237e+04  (  17.22%)
--------------------------------------------------------------------------------------------------
Total          1.2846e+05 uW     1.6564e+04 uW     7.3135e+06 nW     1.5234e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_0
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 21:36:01 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri[12]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[12] (memory_b16_SIZE32_LOGSIZE5_34)
                                                          0.00       0.21 f
  path/genblk1[15].path/Mat_a_Mem/data_out[12] (seqMemory_b16_SIZE32_34)
                                                          0.00       0.21 f
  path/genblk1[15].path/path/in0[12] (mac_b16_g0_17)      0.00       0.21 f
  path/genblk1[15].path/path/mult_21/a[12] (mac_b16_g0_17_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[15].path/path/mult_21/U1290/ZN (XNOR2_X1)
                                                          0.07       0.28 r
  path/genblk1[15].path/path/mult_21/U1431/ZN (NAND2_X1)
                                                          0.04       0.32 f
  path/genblk1[15].path/path/mult_21/U878/Z (BUF_X1)      0.04       0.36 f
  path/genblk1[15].path/path/mult_21/U1184/ZN (OAI22_X1)
                                                          0.05       0.41 r
  path/genblk1[15].path/path/mult_21/U409/S (FA_X1)       0.13       0.54 f
  path/genblk1[15].path/path/mult_21/U407/CO (FA_X1)      0.10       0.65 f
  path/genblk1[15].path/path/mult_21/U400/S (FA_X1)       0.13       0.78 r
  path/genblk1[15].path/path/mult_21/U399/S (FA_X1)       0.12       0.90 f
  path/genblk1[15].path/path/mult_21/U1068/ZN (NAND2_X1)
                                                          0.04       0.94 r
  path/genblk1[15].path/path/mult_21/U1379/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[15].path/path/mult_21/U1357/ZN (AOI21_X1)
                                                          0.05       1.03 r
  path/genblk1[15].path/path/mult_21/U1470/ZN (OAI21_X1)
                                                          0.04       1.07 f
  path/genblk1[15].path/path/mult_21/U892/Z (BUF_X1)      0.05       1.11 f
  path/genblk1[15].path/path/mult_21/U1493/ZN (AOI21_X1)
                                                          0.04       1.16 r
  path/genblk1[15].path/path/mult_21/U937/ZN (XNOR2_X1)
                                                          0.04       1.19 f
  path/genblk1[15].path/path/mult_21/product[23] (mac_b16_g0_17_DW_mult_tc_1)
                                                          0.00       1.19 f
  path/genblk1[15].path/path/add_27/A[23] (mac_b16_g0_17_DW01_add_1)
                                                          0.00       1.19 f
  path/genblk1[15].path/path/add_27/U356/Z (CLKBUF_X1)
                                                          0.04       1.23 f
  path/genblk1[15].path/path/add_27/U681/ZN (NAND2_X1)
                                                          0.03       1.26 r
  path/genblk1[15].path/path/add_27/U679/ZN (OAI21_X1)
                                                          0.03       1.30 f
  path/genblk1[15].path/path/add_27/U678/ZN (AOI21_X1)
                                                          0.05       1.35 r
  path/genblk1[15].path/path/add_27/U676/ZN (OAI21_X1)
                                                          0.04       1.39 f
  path/genblk1[15].path/path/add_27/U369/Z (BUF_X1)       0.05       1.44 f
  path/genblk1[15].path/path/add_27/U655/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[15].path/path/add_27/U644/ZN (OAI21_X1)
                                                          0.04       1.52 f
  path/genblk1[15].path/path/add_27/U442/ZN (XNOR2_X1)
                                                          0.06       1.57 f
  path/genblk1[15].path/path/add_27/SUM[27] (mac_b16_g0_17_DW01_add_1)
                                                          0.00       1.57 f
  path/genblk1[15].path/path/out[27] (mac_b16_g0_17)      0.00       1.57 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/data_in[27] (seqMemory_b32_SIZE1_17)
                                                          0.00       1.57 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/data_in[27] (memory_b32_SIZE1_LOGSIZE1_17)
                                                          0.00       1.57 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/U5/Z (MUX2_X1)
                                                          0.07       1.64 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D (DFF_X1)
                                                          0.01       1.65 f
  data arrival time                                                  1.65

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/CK (DFF_X1)
                                                          0.00       1.60 r
  library setup time                                     -0.04       1.56
  data required time                                                 1.56
  --------------------------------------------------------------------------
  data required time                                                 1.56
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
