Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Apr 20 18:11:29 2017
| Host         : Cameron-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.791        0.000                      0                 2362        0.210        0.000                      0                 2362        3.000        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.236        0.000                      0                   52        0.210        0.000                      0                   52        3.000        0.000                       0                    24  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           8.351        0.000                      0                    3        0.249        0.000                      0                    3        4.500        0.000                       0                     5  
  clkout3          54.845        0.000                      0                 2306        0.515        0.000                      0                 2306       38.750        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             5.791        0.000                      0                    1        0.865        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.389%)  route 2.433ns (74.611%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.695     8.562    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.581    15.003    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X87Y126        FDRE (Setup_fdre_C_R)       -0.429    14.798    display/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.389%)  route 2.433ns (74.611%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.695     8.562    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.581    15.003    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X87Y126        FDRE (Setup_fdre_C_R)       -0.429    14.798    display/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.389%)  route 2.433ns (74.611%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.695     8.562    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.581    15.003    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X87Y126        FDRE (Setup_fdre_C_R)       -0.429    14.798    display/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.389%)  route 2.433ns (74.611%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.695     8.562    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.581    15.003    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.259    15.262    
                         clock uncertainty           -0.035    15.227    
    SLICE_X87Y126        FDRE (Setup_fdre_C_R)       -0.429    14.798    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.828ns (26.478%)  route 2.299ns (73.522%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.561     8.427    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X86Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X86Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X86Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.515%)  route 2.295ns (73.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     8.423    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X87Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.515%)  route 2.295ns (73.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     8.423    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X87Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.515%)  route 2.295ns (73.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     8.423    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X87Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.515%)  route 2.295ns (73.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     8.423    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X87Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.373    

Slack (MET) :             6.373ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.828ns (26.515%)  route 2.295ns (73.485%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.698     5.300    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  display/myvgatimer/xy/x_reg[4]/Q
                         net (fo=80, routed)          0.908     6.665    display/myvgatimer/xy/Q[0]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  display/myvgatimer/xy/y[9]_i_8/O
                         net (fo=1, routed)           0.488     7.277    display/myvgatimer/xy/y[9]_i_8_n_0
    SLICE_X86Y124        LUT6 (Prop_lut6_I3_O)        0.124     7.401 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=2, routed)           0.342     7.742    display/myvgatimer/xy/y[9]_i_5_n_0
    SLICE_X86Y126        LUT3 (Prop_lut3_I2_O)        0.124     7.866 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     8.423    display/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.579    15.001    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.259    15.260    
                         clock uncertainty           -0.035    15.225    
    SLICE_X87Y125        FDRE (Setup_fdre_C_R)       -0.429    14.796    display/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.508    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y123        FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4, routed)           0.075     1.711    display/myvgatimer/xy/x[3]
    SLICE_X86Y123        LUT6 (Prop_lut6_I1_O)        0.099     1.810 r  display/myvgatimer/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    display/myvgatimer/xy/x[4]_i_1_n_0
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.857     2.023    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[4]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X86Y123        FDRE (Hold_fdre_C_D)         0.092     1.600    display/myvgatimer/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.507    display/myvgatimer/xy/CLK
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.128     1.635 r  display/myvgatimer/xy/x_reg[6]/Q
                         net (fo=9, routed)           0.098     1.733    display/myvgatimer/xy/x[6]
    SLICE_X87Y124        LUT6 (Prop_lut6_I2_O)        0.099     1.832 r  display/myvgatimer/xy/x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.832    display/myvgatimer/xy/x[7]_i_1_n_0
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[7]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.092     1.599    display/myvgatimer/xy/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.265%)  route 0.145ns (43.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.507    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/myvgatimer/xy/y_reg[5]/Q
                         net (fo=11, routed)          0.145     1.793    display/myvgatimer/xy/y_over_16[1]
    SLICE_X87Y125        LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  display/myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display/myvgatimer/xy/p_0_in[5]
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.092     1.599    display/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.507    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/myvgatimer/xy/y_reg[0]/Q
                         net (fo=7, routed)           0.169     1.817    display/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X87Y125        LUT4 (Prop_lut4_I1_O)        0.043     1.860 r  display/myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    display/myvgatimer/xy/p_0_in[3]
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[3]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.107     1.614    display/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.830%)  route 0.117ns (34.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.508    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.128     1.636 r  display/myvgatimer/xy/y_reg[8]/Q
                         net (fo=9, routed)           0.117     1.754    display/myvgatimer/xy/y_reg[9]_0[0]
    SLICE_X87Y126        LUT6 (Prop_lut6_I3_O)        0.098     1.852 r  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     1.852    display/myvgatimer/xy/p_0_in[9]
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.857     2.023    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X87Y126        FDRE (Hold_fdre_C_D)         0.092     1.600    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.434%)  route 0.186ns (49.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.508    display/myvgatimer/xy/CLK
    SLICE_X87Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 f  display/myvgatimer/xy/x_reg[8]/Q
                         net (fo=14, routed)          0.186     1.835    display/myvgatimer/xy/Q[3]
    SLICE_X87Y124        LUT5 (Prop_lut5_I3_O)        0.048     1.883 r  display/myvgatimer/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.883    display/myvgatimer/xy/x[6]_i_1_n_0
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[6]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.107     1.627    display/myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.508    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/myvgatimer/xy/y_reg[6]/Q
                         net (fo=12, routed)          0.181     1.831    display/myvgatimer/xy/y_over_16[2]
    SLICE_X87Y126        LUT5 (Prop_lut5_I0_O)        0.043     1.874 r  display/myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.874    display/myvgatimer/xy/p_0_in[8]
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.857     2.023    display/myvgatimer/xy/CLK
    SLICE_X87Y126        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X87Y126        FDRE (Hold_fdre_C_D)         0.107     1.615    display/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.998%)  route 0.179ns (49.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.507    display/myvgatimer/xy/CLK
    SLICE_X87Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/myvgatimer/xy/x_reg[5]/Q
                         net (fo=85, routed)          0.179     1.827    display/myvgatimer/xy/Q[1]
    SLICE_X86Y124        LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  display/myvgatimer/xy/x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.872    display/myvgatimer/xy/x[9]_i_2_n_0
    SLICE_X86Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X86Y124        FDRE                                         r  display/myvgatimer/xy/x_reg[9]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X86Y124        FDRE (Hold_fdre_C_D)         0.091     1.611    display/myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.507    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/myvgatimer/xy/y_reg[0]/Q
                         net (fo=7, routed)           0.169     1.817    display/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X87Y125        LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  display/myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display/myvgatimer/xy/p_0_in[2]
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.856     2.022    display/myvgatimer/xy/CLK
    SLICE_X87Y125        FDRE                                         r  display/myvgatimer/xy/y_reg[2]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.092     1.599    display/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.189ns (49.055%)  route 0.196ns (50.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.508    display/myvgatimer/xy/CLK
    SLICE_X87Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/myvgatimer/xy/x_reg[1]/Q
                         net (fo=6, routed)           0.196     1.846    display/myvgatimer/xy/x[1]
    SLICE_X86Y123        LUT5 (Prop_lut5_I3_O)        0.048     1.894 r  display/myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    display/myvgatimer/xy/x[3]_i_1_n_0
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.857     2.023    display/myvgatimer/xy/CLK
    SLICE_X86Y123        FDRE                                         r  display/myvgatimer/xy/x_reg[3]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X86Y123        FDRE (Hold_fdre_C_D)         0.107     1.628    display/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y124    display/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y124    display/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y123    display/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y123    display/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y123    display/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y123    display/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y123    display/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y124    display/myvgatimer/xy/x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y123    display/myvgatimer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y123    display/myvgatimer/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y123    display/myvgatimer/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y124    display/myvgatimer/xy/x_reg[5]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y124    display/myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y123    display/myvgatimer/xy/x_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.642ns (38.767%)  route 1.014ns (61.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.014     6.767    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.891 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.891    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    15.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.081    15.242    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.635ns (38.508%)  route 1.014ns (61.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.014     6.767    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.117     6.884 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.884    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    15.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.118    15.279    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.801ns (49.535%)  route 0.816ns (50.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.816     6.529    clkdv/p_0_in
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.323     6.852 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.852    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    15.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.092    15.253    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  8.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.867 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.133     1.617    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.869    clkdv/start_cnt_reg_n_0_[1]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.044     1.913 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.131     1.615    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.869    clkdv/start_cnt_reg_n_0_[1]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.605    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       54.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.845ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.756ns  (logic 3.942ns (15.924%)  route 20.814ns (84.076%))
  Logic Levels:           16  (LUT3=2 LUT5=2 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 85.004 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 f  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 f  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 f  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 f  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 f  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 r  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         2.923    24.459    memIO/smemory/mem_reg_128_255_1_1/A5
    SLICE_X78Y129        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    24.583 r  memIO/smemory/mem_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    24.583    memIO/smemory/mem_reg_128_255_1_1/SPO0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.241    24.824 r  memIO/smemory/mem_reg_128_255_1_1/F7.SP/O
                         net (fo=1, routed)           0.983    25.807    mips/dp/a/x_reg[5]_10
    SLICE_X81Y124        LUT6 (Prop_lut6_I4_O)        0.298    26.105 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           1.186    27.292    mips/dp/a/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I0_O)        0.124    27.416 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.946    28.362    mips/dp/a/memIO/readData[1]
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    28.486 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.159    28.644    mips/dp/a/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I0_O)        0.124    28.768 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.288    30.056    mips/dp/a/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.579    85.004    mips/dp/a/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.257    85.261    
                         clock uncertainty           -0.102    85.159    
    SLICE_X74Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.901    mips/dp/a/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.901    
                         arrival time                         -30.056    
  -------------------------------------------------------------------
                         slack                                 54.845    

Slack (MET) :             55.323ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.278ns  (logic 3.942ns (16.237%)  route 20.336ns (83.763%))
  Logic Levels:           16  (LUT3=2 LUT5=2 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 85.004 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 f  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 f  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 f  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 f  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 f  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 r  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         2.923    24.459    memIO/smemory/mem_reg_128_255_1_1/A5
    SLICE_X78Y129        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    24.583 r  memIO/smemory/mem_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    24.583    memIO/smemory/mem_reg_128_255_1_1/SPO0
    SLICE_X78Y129        MUXF7 (Prop_muxf7_I0_O)      0.241    24.824 r  memIO/smemory/mem_reg_128_255_1_1/F7.SP/O
                         net (fo=1, routed)           0.983    25.807    mips/dp/a/x_reg[5]_10
    SLICE_X81Y124        LUT6 (Prop_lut6_I4_O)        0.298    26.105 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_51/O
                         net (fo=1, routed)           1.186    27.292    mips/dp/a/rf_reg_r1_0_31_0_5_i_51_n_0
    SLICE_X82Y122        LUT6 (Prop_lut6_I0_O)        0.124    27.416 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_36/O
                         net (fo=1, routed)           0.946    28.362    mips/dp/a/memIO/readData[1]
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    28.486 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.159    28.644    mips/dp/a/rf_reg_r1_0_31_0_5_i_20_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I0_O)        0.124    28.768 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.810    29.579    mips/dp/a/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y114        RAMD32                                       r  mips/dp/a/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.579    85.004    mips/dp/a/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y114        RAMD32                                       r  mips/dp/a/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.257    85.261    
                         clock uncertainty           -0.102    85.159    
    SLICE_X76Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.901    mips/dp/a/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.901    
                         arrival time                         -29.579    
  -------------------------------------------------------------------
                         slack                                 55.323    

Slack (MET) :             55.462ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.212ns  (logic 3.942ns (16.281%)  route 20.270ns (83.719%))
  Logic Levels:           16  (LUT3=2 LUT5=2 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 85.004 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 f  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 f  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 f  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 f  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 f  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 r  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         2.899    24.435    memIO/smemory/mem_reg_128_255_2_2/A5
    SLICE_X80Y130        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    24.559 r  memIO/smemory/mem_reg_128_255_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    24.559    memIO/smemory/mem_reg_128_255_2_2/SPO0
    SLICE_X80Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    24.800 r  memIO/smemory/mem_reg_128_255_2_2/F7.SP/O
                         net (fo=1, routed)           1.035    25.835    mips/dp/a/x_reg[5]_14
    SLICE_X81Y123        LUT6 (Prop_lut6_I4_O)        0.298    26.133 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.665    26.797    mips/dp/a/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I0_O)        0.124    26.921 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.793    27.714    mips/dp/a/memIO/readData[2]
    SLICE_X82Y115        LUT6 (Prop_lut6_I3_O)        0.124    27.838 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.279    28.117    mips/dp/a/rf_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X82Y115        LUT6 (Prop_lut6_I0_O)        0.124    28.241 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           1.271    29.512    mips/dp/a/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.579    85.004    mips/dp/a/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.257    85.261    
                         clock uncertainty           -0.102    85.159    
    SLICE_X74Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    84.974    mips/dp/a/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         84.974    
                         arrival time                         -29.512    
  -------------------------------------------------------------------
                         slack                                 55.462    

Slack (MET) :             55.494ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        24.303ns  (logic 3.899ns (16.043%)  route 20.404ns (83.957%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 84.913 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          2.138    29.480    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X69Y119        LUT6 (Prop_lut6_I4_O)        0.124    29.604 r  mips/dp/a/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    29.604    mips/dp/p_1_in[21]
    SLICE_X69Y119        FDRE                                         r  mips/dp/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.488    84.913    mips/dp/clk12
    SLICE_X69Y119        FDRE                                         r  mips/dp/pc_reg[21]/C
                         clock pessimism              0.257    85.170    
                         clock uncertainty           -0.102    85.068    
    SLICE_X69Y119        FDRE (Setup_fdre_C_D)        0.029    85.097    mips/dp/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         85.097    
                         arrival time                         -29.604    
  -------------------------------------------------------------------
                         slack                                 55.494    

Slack (MET) :             55.854ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.946ns  (logic 3.899ns (16.282%)  route 20.047ns (83.718%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 84.914 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          1.780    29.122    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X69Y118        LUT6 (Prop_lut6_I4_O)        0.124    29.246 r  mips/dp/a/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    29.246    mips/dp/p_1_in[18]
    SLICE_X69Y118        FDRE                                         r  mips/dp/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.489    84.914    mips/dp/clk12
    SLICE_X69Y118        FDRE                                         r  mips/dp/pc_reg[18]/C
                         clock pessimism              0.257    85.171    
                         clock uncertainty           -0.102    85.069    
    SLICE_X69Y118        FDRE (Setup_fdre_C_D)        0.031    85.100    mips/dp/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         85.100    
                         arrival time                         -29.246    
  -------------------------------------------------------------------
                         slack                                 55.854    

Slack (MET) :             55.857ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.946ns  (logic 3.899ns (16.282%)  route 20.047ns (83.718%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 84.917 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          1.781    29.123    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X68Y116        LUT6 (Prop_lut6_I4_O)        0.124    29.247 r  mips/dp/a/pc[12]_i_1/O
                         net (fo=1, routed)           0.000    29.247    mips/dp/p_1_in[12]
    SLICE_X68Y116        FDRE                                         r  mips/dp/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.492    84.917    mips/dp/clk12
    SLICE_X68Y116        FDRE                                         r  mips/dp/pc_reg[12]/C
                         clock pessimism              0.257    85.174    
                         clock uncertainty           -0.102    85.072    
    SLICE_X68Y116        FDRE (Setup_fdre_C_D)        0.031    85.103    mips/dp/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         85.103    
                         arrival time                         -29.247    
  -------------------------------------------------------------------
                         slack                                 55.857    

Slack (MET) :             55.862ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.938ns  (logic 3.899ns (16.288%)  route 20.038ns (83.712%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 84.914 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          1.772    29.114    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X67Y118        LUT6 (Prop_lut6_I4_O)        0.124    29.238 r  mips/dp/a/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    29.238    mips/dp/p_1_in[19]
    SLICE_X67Y118        FDRE                                         r  mips/dp/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.489    84.914    mips/dp/clk12
    SLICE_X67Y118        FDRE                                         r  mips/dp/pc_reg[19]/C
                         clock pessimism              0.257    85.171    
                         clock uncertainty           -0.102    85.069    
    SLICE_X67Y118        FDRE (Setup_fdre_C_D)        0.031    85.100    mips/dp/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         85.100    
                         arrival time                         -29.238    
  -------------------------------------------------------------------
                         slack                                 55.862    

Slack (MET) :             55.882ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.816ns  (logic 3.942ns (16.552%)  route 19.874ns (83.448%))
  Logic Levels:           16  (LUT3=2 LUT5=2 LUT6=7 MUXF7=3 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 85.004 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 f  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 f  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 f  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 f  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 f  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 r  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         2.741    24.276    memIO/smemory/mem_reg_896_1023_0_0/A5
    SLICE_X78Y127        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    24.400 r  memIO/smemory/mem_reg_896_1023_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    24.400    memIO/smemory/mem_reg_896_1023_0_0/SPO0
    SLICE_X78Y127        MUXF7 (Prop_muxf7_I0_O)      0.241    24.641 r  memIO/smemory/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           1.248    25.890    mips/dp/a/x_reg[5]_3
    SLICE_X82Y124        LUT6 (Prop_lut6_I2_O)        0.298    26.188 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.303    26.490    mips/dp/a/rf_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X82Y123        LUT6 (Prop_lut6_I1_O)        0.124    26.614 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.733    27.347    mips/dp/a/memIO/readData[0]
    SLICE_X81Y115        LUT6 (Prop_lut6_I2_O)        0.124    27.471 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_22/O
                         net (fo=1, routed)           0.831    28.302    mips/dp/a/rf_reg_r1_0_31_0_5_i_22_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I0_O)        0.124    28.426 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.690    29.116    mips/dp/a/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.579    85.004    mips/dp/a/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X74Y114        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.257    85.261    
                         clock uncertainty           -0.102    85.159    
    SLICE_X74Y114        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.998    mips/dp/a/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.998    
                         arrival time                         -29.116    
  -------------------------------------------------------------------
                         slack                                 55.882    

Slack (MET) :             55.980ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.822ns  (logic 3.899ns (16.367%)  route 19.923ns (83.633%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 84.918 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          1.657    28.998    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X69Y115        LUT6 (Prop_lut6_I4_O)        0.124    29.122 r  mips/dp/a/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    29.122    mips/dp/p_1_in[10]
    SLICE_X69Y115        FDRE                                         r  mips/dp/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.493    84.918    mips/dp/clk12
    SLICE_X69Y115        FDRE                                         r  mips/dp/pc_reg[10]/C
                         clock pessimism              0.257    85.175    
                         clock uncertainty           -0.102    85.073    
    SLICE_X69Y115        FDRE (Setup_fdre_C_D)        0.029    85.102    mips/dp/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         85.102    
                         arrival time                         -29.122    
  -------------------------------------------------------------------
                         slack                                 55.980    

Slack (MET) :             56.008ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.795ns  (logic 3.899ns (16.386%)  route 19.896ns (83.614%))
  Logic Levels:           18  (LUT3=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=2 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 84.919 - 80.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809     5.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf12/O
                         net (fo=316, routed)         1.696     5.300    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.456     5.756 r  mips/dp/pc_reg[5]/Q
                         net (fo=61, routed)          3.130     8.886    mips/dp/a/Q[5]
    SLICE_X69Y118        LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  mips/dp/a/g0_b21/O
                         net (fo=2, routed)           0.000     9.010    imem/pc_reg[2]_39
    SLICE_X69Y118        MUXF7 (Prop_muxf7_I0_O)      0.212     9.222 r  imem/rf_reg_r1_0_31_0_5_i_12/O
                         net (fo=43, routed)          2.063    11.285    mips/dp/a/rf_reg_r1_0_31_0_5/ADDRC0
    SLICE_X74Y114        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.328    11.613 r  mips/dp/a/rf_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.599    12.213    mips/dp/a/ReadData10[4]
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.331    12.544 r  mips/dp/a/mem_reg_0_127_0_0_i_74/O
                         net (fo=117, routed)         4.072    16.616    mips/dp/a/mem_reg_0_127_0_0_i_74_n_0
    SLICE_X84Y106        LUT5 (Prop_lut5_I4_O)        0.124    16.740 r  mips/dp/a/mem_reg_0_127_0_0_i_124/O
                         net (fo=2, routed)           1.177    17.917    mips/dp/a/mem_reg_0_127_0_0_i_124_n_0
    SLICE_X84Y109        LUT3 (Prop_lut3_I0_O)        0.146    18.063 r  mips/dp/a/mem_reg_0_127_0_0_i_94/O
                         net (fo=3, routed)           0.963    19.026    mips/dp/a/mem_reg_0_127_0_0_i_94_n_0
    SLICE_X82Y108        LUT3 (Prop_lut3_I0_O)        0.354    19.380 r  mips/dp/a/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.871    20.251    mips/dp/a/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I2_O)        0.326    20.577 r  mips/dp/a/mem_reg_0_127_0_0_i_54/O
                         net (fo=1, routed)           0.000    20.577    mips/dp/a/mem_reg_0_127_0_0_i_54_n_0
    SLICE_X80Y111        MUXF7 (Prop_muxf7_I0_O)      0.209    20.786 r  mips/dp/a/mem_reg_0_127_0_0_i_19/O
                         net (fo=1, routed)           0.452    21.239    mips/dp/a/mem_reg_0_127_0_0_i_19_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I4_O)        0.297    21.536 f  mips/dp/a/mem_reg_0_127_0_0_i_4/O
                         net (fo=258, routed)         1.827    23.362    mips/dp/a/pc_reg[7]_2
    SLICE_X83Y120        LUT4 (Prop_lut4_I3_O)        0.124    23.486 f  mips/dp/a/pc[27]_i_17/O
                         net (fo=1, routed)           0.405    23.892    mips/dp/a/pc[27]_i_17_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124    24.016 f  mips/dp/a/pc[27]_i_16/O
                         net (fo=1, routed)           0.433    24.449    mips/dp/a/pc[27]_i_16_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.124    24.573 f  mips/dp/a/pc[27]_i_15/O
                         net (fo=1, routed)           0.405    24.978    mips/dp/a/pc[27]_i_15_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.102 f  mips/dp/a/pc[27]_i_14/O
                         net (fo=1, routed)           0.433    25.535    mips/dp/a/pc[27]_i_14_n_0
    SLICE_X83Y118        LUT6 (Prop_lut6_I3_O)        0.124    25.659 f  mips/dp/a/pc[27]_i_11/O
                         net (fo=1, routed)           0.505    26.164    mips/dp/a/pc[27]_i_11_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I3_O)        0.124    26.288 f  mips/dp/a/pc[27]_i_8/O
                         net (fo=1, routed)           0.930    27.218    mips/dp/a/pc[27]_i_8_n_0
    SLICE_X81Y115        LUT6 (Prop_lut6_I1_O)        0.124    27.342 r  mips/dp/a/pc[27]_i_5/O
                         net (fo=28, routed)          1.630    28.972    mips/dp/a/pc[27]_i_5_n_0
    SLICE_X67Y114        LUT6 (Prop_lut6_I4_O)        0.124    29.096 r  mips/dp/a/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    29.096    mips/dp/p_1_in[6]
    SLICE_X67Y114        FDRE                                         r  mips/dp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.425 r  clkdv/buf12/O
                         net (fo=316, routed)         1.494    84.919    mips/dp/clk12
    SLICE_X67Y114        FDRE                                         r  mips/dp/pc_reg[6]/C
                         clock pessimism              0.257    85.176    
                         clock uncertainty           -0.102    85.074    
    SLICE_X67Y114        FDRE (Setup_fdre_C_D)        0.029    85.103    mips/dp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         85.103    
                         arrival time                         -29.096    
  -------------------------------------------------------------------
                         slack                                 56.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.296ns (48.798%)  route 0.311ns (51.202%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X73Y113        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[0]/Q
                         net (fo=3, routed)           0.225     1.874    mips/dp/pc[0]
    SLICE_X73Y113        LUT2 (Prop_lut2_I0_O)        0.043     1.917 r  mips/dp/pc[0]_i_2/O
                         net (fo=1, routed)           0.086     2.003    mips/dp/a/pc_reg[0]_1
    SLICE_X73Y113        LUT6 (Prop_lut6_I0_O)        0.112     2.115 r  mips/dp/a/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.115    mips/dp/p_1_in[0]
    SLICE_X73Y113        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.857     2.025    mips/dp/clk12
    SLICE_X73Y113        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X73Y113        FDRE (Hold_fdre_C_D)         0.092     1.600    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.276ns (41.353%)  route 0.391ns (58.647%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.560     1.481    mips/dp/clk12
    SLICE_X67Y114        FDRE                                         r  mips/dp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  mips/dp/pc_reg[6]/Q
                         net (fo=61, routed)          0.246     1.868    mips/dp/a/Q[6]
    SLICE_X69Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  mips/dp/a/g0_b1/O
                         net (fo=3, routed)           0.064     1.977    mips/dp/pc_reg[3]_0
    SLICE_X69Y113        LUT5 (Prop_lut5_I4_O)        0.045     2.022 r  mips/dp/pc[3]_i_3/O
                         net (fo=1, routed)           0.082     2.104    mips/dp/a/pc_reg[8]_4
    SLICE_X69Y113        LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  mips/dp/a/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.149    mips/dp/p_1_in[3]
    SLICE_X69Y113        FDRE                                         r  mips/dp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.831     1.998    mips/dp/clk12
    SLICE_X69Y113        FDRE                                         r  mips/dp/pc_reg[3]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X69Y113        FDRE (Hold_fdre_C_D)         0.092     1.610    mips/dp/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mips/dp/a/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmemory/mem_reg_0_63_17_17/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.431ns (59.686%)  route 0.291ns (40.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.588     1.509    mips/dp/a/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y116        RAMD32                                       r  mips/dp/a/rf_reg_r2_0_31_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.895 r  mips/dp/a/rf_reg_r2_0_31_12_17/RAMC_D1/O
                         net (fo=3, routed)           0.181     2.077    mips/dp/a/ReadData20[17]
    SLICE_X79Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.122 r  mips/dp/a/mem_reg_0_63_17_17_i_1/O
                         net (fo=1, routed)           0.110     2.232    memIO/dmemory/mem_reg_0_63_17_17/D
    SLICE_X78Y117        RAMS64E                                      r  memIO/dmemory/mem_reg_0_63_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.859     2.027    memIO/dmemory/mem_reg_0_63_17_17/WCLK
    SLICE_X78Y117        RAMS64E                                      r  memIO/dmemory/mem_reg_0_63_17_17/SP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X78Y117        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.691    memIO/dmemory/mem_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mips/dp/a/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmemory/mem_reg_0_63_21_21/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.433ns (57.225%)  route 0.324ns (42.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.586     1.507    mips/dp/a/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X76Y118        RAMD32                                       r  mips/dp/a/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.895 r  mips/dp/a/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=3, routed)           0.135     2.031    mips/dp/a/ReadData20[21]
    SLICE_X79Y118        LUT6 (Prop_lut6_I0_O)        0.045     2.076 r  mips/dp/a/mem_reg_0_63_21_21_i_1/O
                         net (fo=1, routed)           0.188     2.264    memIO/dmemory/mem_reg_0_63_21_21/D
    SLICE_X78Y118        RAMS64E                                      r  memIO/dmemory/mem_reg_0_63_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.859     2.026    memIO/dmemory/mem_reg_0_63_21_21/WCLK
    SLICE_X78Y118        RAMS64E                                      r  memIO/dmemory/mem_reg_0_63_21_21/SP/CLK
                         clock pessimism             -0.479     1.546    
    SLICE_X78Y118        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.693    memIO/dmemory/mem_reg_0_63_21_21/SP
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.356ns (52.012%)  route 0.328ns (47.988%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.560     1.481    mips/dp/clk12
    SLICE_X69Y113        FDRE                                         r  mips/dp/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y113        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  mips/dp/pc_reg[3]/Q
                         net (fo=61, routed)          0.117     1.740    mips/dp/a/Q[3]
    SLICE_X68Y113        LUT6 (Prop_lut6_I1_O)        0.045     1.785 r  mips/dp/a/g0_b26/O
                         net (fo=3, routed)           0.000     1.785    imem/pc_reg[2]_49
    SLICE_X68Y113        MUXF7 (Prop_muxf7_I0_O)      0.062     1.847 r  imem/pc_reg[27]_i_4/O
                         net (fo=42, routed)          0.211     2.058    mips/dp/a/instr[26]
    SLICE_X68Y113        LUT6 (Prop_lut6_I3_O)        0.108     2.166 r  mips/dp/a/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.166    mips/dp/p_1_in[4]
    SLICE_X68Y113        FDRE                                         r  mips/dp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.831     1.998    mips/dp/clk12
    SLICE_X68Y113        FDRE                                         r  mips/dp/pc_reg[4]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X68Y113        FDRE (Hold_fdre_C_D)         0.092     1.586    mips/dp/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.570%)  route 0.582ns (66.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[8]/Q
                         net (fo=91, routed)          0.256     1.906    imem/Q[0]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.046     1.952 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.053     2.005    mips/dp/a/instr[13]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.107     2.112 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_15/O
                         net (fo=96, routed)          0.272     2.384    mips/dp/a/rf_reg_r1_0_31_12_17/ADDRD2
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.860     2.027    mips/dp/a/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y115        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.801    mips/dp/a/rf_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.570%)  route 0.582ns (66.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[8]/Q
                         net (fo=91, routed)          0.256     1.906    imem/Q[0]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.046     1.952 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.053     2.005    mips/dp/a/instr[13]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.107     2.112 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_15/O
                         net (fo=96, routed)          0.272     2.384    mips/dp/a/rf_reg_r1_0_31_12_17/ADDRD2
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.860     2.027    mips/dp/a/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y115        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.801    mips/dp/a/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.570%)  route 0.582ns (66.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[8]/Q
                         net (fo=91, routed)          0.256     1.906    imem/Q[0]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.046     1.952 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.053     2.005    mips/dp/a/instr[13]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.107     2.112 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_15/O
                         net (fo=96, routed)          0.272     2.384    mips/dp/a/rf_reg_r1_0_31_12_17/ADDRD2
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.860     2.027    mips/dp/a/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y115        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.801    mips/dp/a/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.570%)  route 0.582ns (66.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[8]/Q
                         net (fo=91, routed)          0.256     1.906    imem/Q[0]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.046     1.952 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.053     2.005    mips/dp/a/instr[13]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.107     2.112 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_15/O
                         net (fo=96, routed)          0.272     2.384    mips/dp/a/rf_reg_r1_0_31_12_17/ADDRD2
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.860     2.027    mips/dp/a/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y115        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.801    mips/dp/a/rf_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/a/rf_reg_r1_0_31_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.294ns (33.570%)  route 0.582ns (66.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf12/O
                         net (fo=316, routed)         0.587     1.508    mips/dp/clk12
    SLICE_X72Y114        FDRE                                         r  mips/dp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  mips/dp/pc_reg[8]/Q
                         net (fo=91, routed)          0.256     1.906    imem/Q[0]
    SLICE_X73Y115        LUT3 (Prop_lut3_I1_O)        0.046     1.952 r  imem/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.053     2.005    mips/dp/a/instr[13]
    SLICE_X73Y115        LUT6 (Prop_lut6_I5_O)        0.107     2.112 r  mips/dp/a/rf_reg_r1_0_31_0_5_i_15/O
                         net (fo=96, routed)          0.272     2.384    mips/dp/a/rf_reg_r1_0_31_12_17/ADDRD2
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf12/O
                         net (fo=316, routed)         0.860     2.027    mips/dp/a/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X74Y115        RAMD32                                       r  mips/dp/a/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X74Y115        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.801    mips/dp/a/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0    clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X73Y113    mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y115    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X72Y116    mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y116    mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y116    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y117    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X68Y117    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X69Y117    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT3
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y116    memIO/dmemory/mem_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y124    memIO/smemory/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y124    memIO/smemory/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y124    memIO/smemory/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y124    memIO/smemory/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y124    memIO/smemory/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y120    memIO/smemory/mem_reg_1024_1151_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y120    memIO/smemory/mem_reg_1024_1151_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y120    memIO/smemory/mem_reg_1024_1151_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y125    memIO/smemory/mem_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y124    memIO/smemory/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X88Y121    memIO/smemory/mem_reg_1024_1151_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X88Y121    memIO/smemory/mem_reg_1024_1151_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y125    memIO/smemory/mem_reg_256_383_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y125    memIO/smemory/mem_reg_256_383_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y125    memIO/smemory/mem_reg_256_383_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X78Y125    memIO/smemory/mem_reg_256_383_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y126    memIO/smemory/mem_reg_512_639_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y126    memIO/smemory/mem_reg_512_639_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y124    memIO/smemory/mem_reg_896_1023_3_3/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        2.006ns  (logic 0.779ns (38.830%)  route 1.227ns (61.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 83.334 - 80.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 75.235 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clock (IN)
                         net (fo=0)                   0.000    70.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025    73.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.809    75.412    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    71.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018    73.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    73.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630    75.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478    75.713 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.816    76.529    clkdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.301    76.830 f  clkdv/I1_i_1/O
                         net (fo=2, routed)           0.411    77.241    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clock (IN)
                         net (fo=0)                   0.000    80.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    83.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.683    85.105    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.411 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.334    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.079    83.413    
                         clock uncertainty           -0.222    83.191    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    83.032    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         83.032    
                         arrival time                         -77.241    
  -------------------------------------------------------------------
                         slack                                  5.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.247ns (34.779%)  route 0.463ns (65.221%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.624     1.544    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.292     1.924    clkdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.099     2.023 f  clkdv/I1_i_1/O
                         net (fo=2, routed)           0.171     2.195    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.898     2.063    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism             -0.190     0.948    
                         clock uncertainty            0.222     1.170    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.329    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.865    





