io_base	,	V_4
writel_relaxed	,	F_5
meson_vpp_setup_interlace_vscaler_osd1	,	F_4
"amlogic,meson-gxm-vpu"	,	L_2
VPP_VD1_POSTBLEND	,	V_34
meson_vpp_setup_mux	,	F_1
meson_vpp_disable_interlace_vscaler_osd1	,	F_9
VPP_POSTBLEND_ENABLE	,	V_31
_REG	,	F_3
priv	,	V_2
writel_bits_relaxed	,	F_13
coefs	,	V_19
VPP_OSD_SCALE_COEF	,	V_23
VPP_OSD_SC_CTRL0	,	V_8
meson_vpp_write_scaling_filter_coefs	,	F_10
VPU_VIU_VENC_MUX_CTRL	,	V_5
VPP_OSD2_POSTBLEND	,	V_33
input	,	V_7
VPP_OSD_SCO_H_START_END	,	V_12
readl_relaxed	,	F_14
drm_rect_width	,	F_7
VPP_OSD_VSC_INI_PHASE	,	V_15
x1	,	V_10
x2	,	V_11
vpp_filter_coefs_4point_bspline	,	V_36
meson_vpu_is_compatible	,	F_12
VPP_DUMMY_DATA1	,	V_24
VPP_OFIFO_SIZE	,	V_27
meson_vpp_init	,	F_11
VPP_OSD_VSC_CTRL0	,	V_18
VPP_OSD_SCALE_COEF_IDX	,	V_22
is_horizontal	,	V_20
VPP_MISC	,	V_30
meson_drm	,	V_1
mux	,	V_3
y2	,	V_13
VPP_OSD_SCO_V_START_END	,	V_14
VPP_PREBLEND_ENABLE	,	V_29
VPP_HOLD_LINES	,	V_28
writel	,	F_2
drm_rect	,	V_6
i	,	V_21
drm_rect_height	,	F_8
VPP_VD2_POSTBLEND	,	V_35
BIT	,	F_6
VPP_OSD1_POSTBLEND	,	V_32
VPP_OSD_HSC_CTRL0	,	V_17
VPP_OSD_VSC_PHASE_STEP	,	V_16
VIU_MISC_CTRL1	,	V_25
"amlogic,meson-gxl-vpu"	,	L_1
VPP_OSD_SCI_WH_M1	,	V_9
VPP_DOLBY_CTRL	,	V_26
