# SystemVerilog Playground

## About

These are my **SystemVerilog** coding practices
for the *Digital System Design* course.

## Indices

- 2.1/For you to do: [2 input NOR gate](code/nor2.sv), [3 input NAND gate](code/nand3.sv)
- 2.2/For you to do: [full adder](code/full_adder_2.sv)
- 3.1/For you to do: [8 input MUX](code/mux8.sv)
- 3.2/For you to do: [3-8 decoder](code/decoder3to8.sv)
- 4.1: [decoder with parameter](code/decoder_n.sv)
- 4.2/For you to do: [three-state MUX](code/three_state_mux.sv)
- 4.3/For you to do: [priority encoder](code/priority_encoder.sv)
- 5.2/For you to do: [register](code/register_5_2.sv)
- 5.3/For you to do: [SIPO](code/sipo.sv), [PISO](code/piso.sv)
