# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RTL/segment_controller.v" \
"../../../../RTL/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
