

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_88_1_proc'
================================================================
* Date:           Wed Feb 24 15:49:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.302 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%k0_3_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %k0_3" [deform.cpp:59]   --->   Operation 13 'read' 'k0_3_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%OC_V_loc_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %OC_V_loc"   --->   Operation 14 'read' 'OC_V_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %OC_V_loc_read, i3 0" [deform.cpp:88]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i19 %shl_ln" [deform.cpp:88]   --->   Operation 16 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i16 %OC_V_loc_read" [deform.cpp:88]   --->   Operation 17 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.05ns)   --->   "%add_ln88 = add i20 %zext_ln88, i20 %zext_ln88_1" [deform.cpp:88]   --->   Operation 18 'add' 'add_ln88' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %add_ln88, i32 4, i32 19" [deform.cpp:88]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %k0_3_read, i32 3, i32 63" [deform.cpp:89]   --->   Operation 20 'partselect' 'trunc_ln89_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln89_3 = sext i61 %trunc_ln89_2" [deform.cpp:89]   --->   Operation 21 'sext' 'sext_ln89_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i64 %gmem3, i64 %sext_ln89_3" [deform.cpp:89]   --->   Operation 22 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i16 %trunc_ln" [deform.cpp:88]   --->   Operation 23 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [7/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 24 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 25 [6/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 25 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 26 [5/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 26 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 27 [4/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 27 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 28 [3/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 28 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 29 [2/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 29 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %k0_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OC_V_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem3, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_38, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/7] (2.19ns)   --->   "%gmem3_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem3_addr, i32 %trunc_ln_cast" [deform.cpp:89]   --->   Operation 34 'readreq' 'gmem3_addr_1_rd_req' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 35 [1/1] (0.48ns)   --->   "%br_ln88 = br void" [deform.cpp:88]   --->   Operation 35 'br' 'br_ln88' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.88>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln88_1, void, i16 0, void %entry" [deform.cpp:88]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%phi_urem = phi i16 %select_ln88, void, i16 0, void %entry" [deform.cpp:88]   --->   Operation 37 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (1.01ns)   --->   "%add_ln88_1 = add i16 %i, i16 1" [deform.cpp:88]   --->   Operation 38 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln88 = icmp_eq  i16 %i, i16 %trunc_ln" [deform.cpp:88]   --->   Operation 39 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void, void %.exit" [deform.cpp:88]   --->   Operation 40 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (1.01ns)   --->   "%add_ln88_2 = add i16 %phi_urem, i16 1" [deform.cpp:88]   --->   Operation 41 'add' 'add_ln88_2' <Predicate = (!icmp_ln88)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln88_1 = icmp_ult  i16 %add_ln88_2, i16 9" [deform.cpp:88]   --->   Operation 42 'icmp' 'icmp_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.30>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul = phi i33 %add_ln89, void, i33 0, void %entry" [deform.cpp:89]   --->   Operation 43 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i16 %phi_urem" [deform.cpp:89]   --->   Operation 45 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.20ns)   --->   "%add_ln89 = add i33 %phi_mul, i33 116509" [deform.cpp:89]   --->   Operation 46 'add' 'add_ln89' <Predicate = (!icmp_ln88)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %phi_mul, i32 20, i32 32" [deform.cpp:89]   --->   Operation 47 'partselect' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (2.19ns)   --->   "%gmem3_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem3_addr" [deform.cpp:89]   --->   Operation 48 'read' 'gmem3_addr_read' <Predicate = (!icmp_ln88)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 49 [1/1] (0.87ns)   --->   "%switch_ln89 = switch i4 %trunc_ln89, void %branch24.i.i, i4 0, void %branch16.i.i, i4 1, void %branch17.i.i, i4 2, void %branch18.i.i, i4 3, void %branch19.i.i, i4 4, void %branch20.i.i, i4 5, void %branch21.i.i, i4 6, void %branch22.i.i, i4 7, void %branch23.i.i" [deform.cpp:89]   --->   Operation 49 'switch' 'switch_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.87>
ST_10 : Operation 50 [1/1] (0.42ns)   --->   "%select_ln88 = select i1 %icmp_ln88_1, i16 %add_ln88_2, i16 0" [deform.cpp:88]   --->   Operation 50 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln88 = br void" [deform.cpp:88]   --->   Operation 51 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [deform.cpp:89]   --->   Operation 52 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i13 %tmp" [deform.cpp:89]   --->   Operation 53 'zext' 'zext_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%k3_buffer_V_0_addr = getelementptr i64 %k3_buffer_V_0, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 54 'getelementptr' 'k3_buffer_V_0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%k3_buffer_V_1_addr = getelementptr i64 %k3_buffer_V_1, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 55 'getelementptr' 'k3_buffer_V_1_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%k3_buffer_V_2_addr = getelementptr i64 %k3_buffer_V_2, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 56 'getelementptr' 'k3_buffer_V_2_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%k3_buffer_V_3_addr = getelementptr i64 %k3_buffer_V_3, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 57 'getelementptr' 'k3_buffer_V_3_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%k3_buffer_V_4_addr = getelementptr i64 %k3_buffer_V_4, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 58 'getelementptr' 'k3_buffer_V_4_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%k3_buffer_V_5_addr = getelementptr i64 %k3_buffer_V_5, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 59 'getelementptr' 'k3_buffer_V_5_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%k3_buffer_V_6_addr = getelementptr i64 %k3_buffer_V_6, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 60 'getelementptr' 'k3_buffer_V_6_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%k3_buffer_V_7_addr = getelementptr i64 %k3_buffer_V_7, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 61 'getelementptr' 'k3_buffer_V_7_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%k3_buffer_V_8_addr = getelementptr i64 %k3_buffer_V_8, i64 0, i64 %zext_ln89" [deform.cpp:89]   --->   Operation 62 'getelementptr' 'k3_buffer_V_8_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_7_addr" [deform.cpp:89]   --->   Operation 63 'store' 'store_ln89' <Predicate = (trunc_ln89 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 64 'br' 'br_ln89' <Predicate = (trunc_ln89 == 7)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_6_addr" [deform.cpp:89]   --->   Operation 65 'store' 'store_ln89' <Predicate = (trunc_ln89 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 66 'br' 'br_ln89' <Predicate = (trunc_ln89 == 6)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_5_addr" [deform.cpp:89]   --->   Operation 67 'store' 'store_ln89' <Predicate = (trunc_ln89 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 68 'br' 'br_ln89' <Predicate = (trunc_ln89 == 5)> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_4_addr" [deform.cpp:89]   --->   Operation 69 'store' 'store_ln89' <Predicate = (trunc_ln89 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 70 'br' 'br_ln89' <Predicate = (trunc_ln89 == 4)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_3_addr" [deform.cpp:89]   --->   Operation 71 'store' 'store_ln89' <Predicate = (trunc_ln89 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 72 'br' 'br_ln89' <Predicate = (trunc_ln89 == 3)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_2_addr" [deform.cpp:89]   --->   Operation 73 'store' 'store_ln89' <Predicate = (trunc_ln89 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 74 'br' 'br_ln89' <Predicate = (trunc_ln89 == 2)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_1_addr" [deform.cpp:89]   --->   Operation 75 'store' 'store_ln89' <Predicate = (trunc_ln89 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 76 'br' 'br_ln89' <Predicate = (trunc_ln89 == 1)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_0_addr" [deform.cpp:89]   --->   Operation 77 'store' 'store_ln89' <Predicate = (trunc_ln89 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 78 'br' 'br_ln89' <Predicate = (trunc_ln89 == 0)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %gmem3_addr_read, i6 %k3_buffer_V_8_addr" [deform.cpp:89]   --->   Operation 79 'store' 'store_ln89' <Predicate = (trunc_ln89 != 0 & trunc_ln89 != 1 & trunc_ln89 != 2 & trunc_ln89 != 3 & trunc_ln89 != 4 & trunc_ln89 != 5 & trunc_ln89 != 6 & trunc_ln89 != 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [deform.cpp:89]   --->   Operation 80 'br' 'br_ln89' <Predicate = (trunc_ln89 != 0 & trunc_ln89 != 1 & trunc_ln89 != 2 & trunc_ln89 != 3 & trunc_ln89 != 4 & trunc_ln89 != 5 & trunc_ln89 != 6 & trunc_ln89 != 7)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	fifo read on port 'OC_V_loc' [18]  (1.1 ns)
	'add' operation ('add_ln88', deform.cpp:88) [22]  (1.05 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	'getelementptr' operation ('gmem3_addr', deform.cpp:89) [26]  (0 ns)
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	bus request on port 'gmem3' (deform.cpp:89) [28]  (2.19 ns)

 <State 9>: 1.88ns
The critical path consists of the following:
	'phi' operation ('phi_urem', deform.cpp:88) with incoming values : ('select_ln88', deform.cpp:88) [33]  (0 ns)
	'add' operation ('add_ln88_2', deform.cpp:88) [83]  (1.02 ns)
	'icmp' operation ('icmp_ln88_1', deform.cpp:88) [84]  (0.866 ns)

 <State 10>: 2.3ns
The critical path consists of the following:
	'select' operation ('select_ln88', deform.cpp:88) [85]  (0.42 ns)
	'phi' operation ('phi_urem', deform.cpp:88) with incoming values : ('select_ln88', deform.cpp:88) [33]  (0 ns)
	'add' operation ('add_ln88_2', deform.cpp:88) [83]  (1.02 ns)
	'icmp' operation ('icmp_ln88_1', deform.cpp:88) [84]  (0.866 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('k3_buffer_V_7_addr', deform.cpp:89) [51]  (0 ns)
	'store' operation ('store_ln89', deform.cpp:89) of variable 'gmem3_addr_read', deform.cpp:89 on array 'k3_buffer_V_7' [56]  (1.35 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
