// Seed: 1145528803
module module_0 (
    input wor id_0
    , id_38,
    output supply0 id_1,
    input tri id_2,
    output supply1 id_3,
    input wor id_4,
    input wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8
    , id_39,
    input tri0 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input uwire id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wor id_17,
    output tri1 id_18,
    output tri0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    output supply0 id_22,
    input supply0 id_23,
    input supply0 id_24,
    input wor id_25,
    input tri id_26,
    output tri id_27
    , id_40,
    output supply1 id_28,
    input tri module_0,
    output supply0 id_30,
    input supply0 id_31,
    input wire id_32,
    input supply0 id_33,
    input wand id_34,
    input tri id_35,
    output tri0 id_36
);
  wire id_41;
  assign id_38 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output supply0 id_2
);
  wire id_4;
  module_0(
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  ); id_5(
      id_1, id_2, 1
  );
endmodule
