{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683066713353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683066713362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 19:31:53 2023 " "Processing started: Tue May 02 19:31:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683066713362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683066713362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrada_PulsoUnico -c Entrada_PulsoUnico " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrada_PulsoUnico -c Entrada_PulsoUnico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683066713362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683066713895 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683066713896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus (project test v2)/mod_pu/mod_pu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartus (project test v2)/mod_pu/mod_pu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod_PU " "Found entity 1: mod_PU" {  } { { "../mod_PU/mod_PU.bdf" "" { Schematic "C:/Quartus (Project Test V2)/mod_PU/mod_PU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683066725823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683066725823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_pulsounico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entrada_pulsounico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada_PulsoUnico " "Found entity 1: Entrada_PulsoUnico" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683066725827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683066725827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Entrada_PulsoUnico " "Elaborating entity \"Entrada_PulsoUnico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683066725864 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst9 " "Port \"CLK\" of type mod_PU and instance \"inst9\" is missing source signal" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 512 400 496 608 "inst9" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1683066725900 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK mod_PU inst7 " "Port \"CLK\" of type mod_PU and instance \"inst7\" is missing source signal" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 704 400 496 800 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1683066725900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_PU mod_PU:inst " "Elaborating entity \"mod_PU\" for hierarchy \"mod_PU:inst\"" {  } { { "Entrada_PulsoUnico.bdf" "inst" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 24 400 496 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683066726011 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SBE\[2\] GND " "Pin \"SBE\[2\]\" is stuck at GND" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 536 560 736 552 "SBE\[0\]" "" } { 632 560 736 648 "SBE\[1\]" "" } { 728 560 736 744 "SBE\[2\]" "" } { 824 560 736 840 "SBE\[3\]" "" } { 920 560 736 936 "SBE\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683066728682 "|Entrada_PulsoUnico|SBE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SBE\[0\] GND " "Pin \"SBE\[0\]\" is stuck at GND" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 536 560 736 552 "SBE\[0\]" "" } { 632 560 736 648 "SBE\[1\]" "" } { 728 560 736 744 "SBE\[2\]" "" } { 824 560 736 840 "SBE\[3\]" "" } { 920 560 736 936 "SBE\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683066728682 "|Entrada_PulsoUnico|SBE[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683066728682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683066728846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683066730536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683066730536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[2\] " "No output dependent on input pin \"BE\[2\]\"" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 536 48 216 552 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683066731440 "|Entrada_PulsoUnico|BE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BE\[0\] " "No output dependent on input pin \"BE\[0\]\"" {  } { { "Entrada_PulsoUnico.bdf" "" { Schematic "C:/Quartus (Project Test V2)/Entrada_PulsoUnico/Entrada_PulsoUnico.bdf" { { 536 48 216 552 "BE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683066731440 "|Entrada_PulsoUnico|BE[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683066731440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683066731442 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683066731442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683066731442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683066731442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683066731452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 02 19:32:11 2023 " "Processing ended: Tue May 02 19:32:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683066731452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683066731452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683066731452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683066731452 ""}
