register A logic design:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/9e856186-f30a-45a3-a64a-b445c0f293b9)


Program Counter:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/7dff0a44-3a85-4b01-94fb-d5333672c813)

Arithmatic logic unit:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/7b04817e-801d-4b5f-a499-ec501abaa63e)

4:16 Decoder:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/dfd6dc13-4668-4434-b696-6fbcec5cdcd3)

s-ram cell:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/87e69206-9a70-4af5-9b86-32c9595db34a)

16-Bit s-ram:

![image](https://github.com/zakiapranti/VLSI/assets/63296880/5b1bc49c-ccb0-4722-bf5f-2c8e305423c7)
![image](https://github.com/zakiapranti/VLSI/assets/63296880/63a50626-5515-414a-a0c0-9ab67c107eb7)

Instruction Register:
![image](https://github.com/zakiapranti/VLSI/assets/63296880/a8cf0de4-06cc-415c-8cf5-f9b1c34e046e)

Ring Counter
![image](https://github.com/zakiapranti/VLSI/assets/63296880/c50afb87-09c5-442a-83e0-7135a6d76cc8)

Instruction Decoder:
![image](https://github.com/zakiapranti/VLSI/assets/63296880/d0246b74-7d52-42a5-b266-681cd53fb562)

control sequencer
![image](https://github.com/zakiapranti/VLSI/assets/63296880/330011dc-498d-4d44-a2cd-a45987e6e3ac)

SAP :

![image](https://github.com/zakiapranti/VLSI/assets/63296880/1f576f02-3010-468a-8b33-41e93209107d)
![image](https://github.com/zakiapranti/VLSI/assets/63296880/308e7001-5c0c-4f9c-8fdf-04e18ca7159e)
![image](https://github.com/zakiapranti/VLSI/assets/63296880/ae354ef0-a902-4a94-842f-3041b750ac0b)


