{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489865686784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489865686785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 12:34:46 2017 " "Processing started: Sat Mar 18 12:34:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489865686785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489865686785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489865686785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1489865687265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handler " "Found entity 1: uart_handler" {  } { { "rtl/uart_handler.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramModule " "Found entity 1: ramModule" {  } { { "ram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_distributer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_distributer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Distributer " "Found entity 1: Data_Distributer" {  } { { "Data_Distributer.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histogram " "Found entity 1: Histogram" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865687333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865687333 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(14) " "Verilog HDL Parameter Declaration warning at top.v(14): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(15) " "Verilog HDL Parameter Declaration warning at top.v(15): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(32) " "Verilog HDL Parameter Declaration warning at top.v(32): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(33) " "Verilog HDL Parameter Declaration warning at top.v(33): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(34) " "Verilog HDL Parameter Declaration warning at top.v(34): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(35) " "Verilog HDL Parameter Declaration warning at top.v(35): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(36) " "Verilog HDL Parameter Declaration warning at top.v(36): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(37) " "Verilog HDL Parameter Declaration warning at top.v(37): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(38) " "Verilog HDL Parameter Declaration warning at top.v(38): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687336 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(39) " "Verilog HDL Parameter Declaration warning at top.v(39): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687336 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top top.v(40) " "Verilog HDL Parameter Declaration warning at top.v(40): Parameter Declaration in module \"top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1489865687336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489865687406 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataIn top.v(28) " "Verilog HDL or VHDL warning at top.v(28): object \"dataIn\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489865687408 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "histogram_write_address top.v(50) " "Verilog HDL or VHDL warning at top.v(50): object \"histogram_write_address\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489865687408 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter top.v(96) " "Verilog HDL or VHDL warning at top.v(96): object \"counter\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489865687408 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextCounter top.v(97) " "Verilog HDL or VHDL warning at top.v(97): object \"nextCounter\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489865687409 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count top.v(98) " "Verilog HDL or VHDL warning at top.v(98): object \"count\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489865687409 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 top.v(164) " "Verilog HDL assignment warning at top.v(164): truncated value with size 14 to match size of target (13)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687412 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top.v(213) " "Verilog HDL assignment warning at top.v(213): truncated value with size 32 to match size of target (13)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687413 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(238) " "Verilog HDL assignment warning at top.v(238): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687413 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(250) " "Verilog HDL assignment warning at top.v(250): truncated value with size 32 to match size of target (5)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687414 "|top"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top.v(169) " "Verilog HDL Case Statement warning at top.v(169): incomplete case statement has no default case item" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 169 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1489865687414 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(169) " "Verilog HDL Case Statement information at top.v(169): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1489865687414 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489865687415 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextHistSumCounter top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"nextHistSumCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489865687415 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextHistSum top.v(156) " "Verilog HDL Always Construct warning at top.v(156): inferring latch(es) for variable \"nextHistSum\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489865687415 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[0\] top.v(156) " "Inferred latch for \"nextHistSum\[0\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687417 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[1\] top.v(156) " "Inferred latch for \"nextHistSum\[1\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687417 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[2\] top.v(156) " "Inferred latch for \"nextHistSum\[2\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[3\] top.v(156) " "Inferred latch for \"nextHistSum\[3\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[4\] top.v(156) " "Inferred latch for \"nextHistSum\[4\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[5\] top.v(156) " "Inferred latch for \"nextHistSum\[5\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[6\] top.v(156) " "Inferred latch for \"nextHistSum\[6\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[7\] top.v(156) " "Inferred latch for \"nextHistSum\[7\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[8\] top.v(156) " "Inferred latch for \"nextHistSum\[8\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[9\] top.v(156) " "Inferred latch for \"nextHistSum\[9\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[10\] top.v(156) " "Inferred latch for \"nextHistSum\[10\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[11\] top.v(156) " "Inferred latch for \"nextHistSum\[11\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687418 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[12\] top.v(156) " "Inferred latch for \"nextHistSum\[12\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[13\] top.v(156) " "Inferred latch for \"nextHistSum\[13\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[14\] top.v(156) " "Inferred latch for \"nextHistSum\[14\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSum\[15\] top.v(156) " "Inferred latch for \"nextHistSum\[15\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSumCounter\[0\] top.v(156) " "Inferred latch for \"nextHistSumCounter\[0\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSumCounter\[1\] top.v(156) " "Inferred latch for \"nextHistSumCounter\[1\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSumCounter\[2\] top.v(156) " "Inferred latch for \"nextHistSumCounter\[2\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSumCounter\[3\] top.v(156) " "Inferred latch for \"nextHistSumCounter\[3\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687419 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextHistSumCounter\[4\] top.v(156) " "Inferred latch for \"nextHistSumCounter\[4\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687420 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[0\] top.v(156) " "Inferred latch for \"i\[0\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687420 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i\[1\] top.v(156) " "Inferred latch for \"i\[1\]\" at top.v(156)" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489865687420 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Distributer Data_Distributer:dataDistributer " "Elaborating entity \"Data_Distributer\" for hierarchy \"Data_Distributer:dataDistributer\"" {  } { { "top.v" "dataDistributer" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865687446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Data_Distributer.v(223) " "Verilog HDL assignment warning at Data_Distributer.v(223): truncated value with size 32 to match size of target (3)" {  } { { "Data_Distributer.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687449 "|top|Data_Distributer:dataDistributer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Data_Distributer.v(236) " "Verilog HDL assignment warning at Data_Distributer.v(236): truncated value with size 32 to match size of target (12)" {  } { { "Data_Distributer.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687449 "|top|Data_Distributer:dataDistributer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Data_Distributer.v(276) " "Verilog HDL assignment warning at Data_Distributer.v(276): truncated value with size 32 to match size of target (16)" {  } { { "Data_Distributer.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687449 "|top|Data_Distributer:dataDistributer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Data_Distributer.v(280) " "Verilog HDL assignment warning at Data_Distributer.v(280): truncated value with size 32 to match size of target (3)" {  } { { "Data_Distributer.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687449 "|top|Data_Distributer:dataDistributer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart Data_Distributer:dataDistributer\|uart:u0 " "Elaborating entity \"uart\" for hierarchy \"Data_Distributer:dataDistributer\|uart:u0\"" {  } { { "Data_Distributer.v" "u0" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865687450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(109) " "Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (1)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687452 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart.v(133) " "Verilog HDL assignment warning at uart.v(133): truncated value with size 32 to match size of target (16)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687452 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(187) " "Verilog HDL assignment warning at uart.v(187): truncated value with size 32 to match size of target (5)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687452 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart.v(196) " "Verilog HDL assignment warning at uart.v(196): truncated value with size 32 to match size of target (3)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687452 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(203) " "Verilog HDL assignment warning at uart.v(203): truncated value with size 32 to match size of target (5)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687452 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(230) " "Verilog HDL assignment warning at uart.v(230): truncated value with size 32 to match size of target (1)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(243) " "Verilog HDL assignment warning at uart.v(243): truncated value with size 32 to match size of target (1)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(254) " "Verilog HDL assignment warning at uart.v(254): truncated value with size 32 to match size of target (4)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(258) " "Verilog HDL assignment warning at uart.v(258): truncated value with size 32 to match size of target (1)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart.v(261) " "Verilog HDL assignment warning at uart.v(261): truncated value with size 32 to match size of target (5)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(267) " "Verilog HDL assignment warning at uart.v(267): truncated value with size 32 to match size of target (1)" {  } { { "rtl/uart.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/rtl/uart.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687453 "|top|uart_handler:uartHandler|uart:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histogram Histogram:HIST\[0\].H " "Elaborating entity \"Histogram\" for hierarchy \"Histogram:HIST\[0\].H\"" {  } { { "top.v" "HIST\[0\].H" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865687455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Histogram.v(15) " "Verilog HDL assignment warning at Histogram.v(15): truncated value with size 32 to match size of target (8)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687457 "|top|Histogram:hist1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Histogram.v(18) " "Verilog HDL assignment warning at Histogram.v(18): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687457 "|top|Histogram:hist1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Histogram.v(29) " "Verilog HDL assignment warning at Histogram.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687457 "|top|Histogram:hist1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Histogram.v(41) " "Verilog HDL assignment warning at Histogram.v(41): truncated value with size 32 to match size of target (16)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687458 "|top|Histogram:hist1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Histogram.v(39) " "Verilog HDL assignment warning at Histogram.v(39): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687458 "|top|Histogram:hist1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Histogram.v(74) " "Verilog HDL assignment warning at Histogram.v(74): truncated value with size 32 to match size of target (4)" {  } { { "output_files/Histogram.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/output_files/Histogram.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489865687458 "|top|Histogram:hist1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Distributer:dataDistributer\|h_mem " "RAM logic \"Data_Distributer:dataDistributer\|h_mem\" is uninferred due to inappropriate RAM size" {  } { { "Data_Distributer.v" "h_mem" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/Data_Distributer.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1489865687876 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1489865687876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSumCounter\[1\] " "LATCH primitive \"nextHistSumCounter\[1\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSumCounter\[0\] " "LATCH primitive \"nextHistSumCounter\[0\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSumCounter\[4\] " "LATCH primitive \"nextHistSumCounter\[4\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSumCounter\[3\] " "LATCH primitive \"nextHistSumCounter\[3\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSumCounter\[2\] " "LATCH primitive \"nextHistSumCounter\[2\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[0\] " "LATCH primitive \"nextHistSum\[0\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[1\] " "LATCH primitive \"nextHistSum\[1\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[2\] " "LATCH primitive \"nextHistSum\[2\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[3\] " "LATCH primitive \"nextHistSum\[3\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[4\] " "LATCH primitive \"nextHistSum\[4\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[5\] " "LATCH primitive \"nextHistSum\[5\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[6\] " "LATCH primitive \"nextHistSum\[6\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[7\] " "LATCH primitive \"nextHistSum\[7\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[8\] " "LATCH primitive \"nextHistSum\[8\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[9\] " "LATCH primitive \"nextHistSum\[9\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[10\] " "LATCH primitive \"nextHistSum\[10\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[11\] " "LATCH primitive \"nextHistSum\[11\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[12\] " "LATCH primitive \"nextHistSum\[12\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[13\] " "LATCH primitive \"nextHistSum\[13\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[14\] " "LATCH primitive \"nextHistSum\[14\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "nextHistSum\[15\] " "LATCH primitive \"nextHistSum\[15\]\" is permanently disabled" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 156 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1489865688126 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Data_Distributer:dataDistributer\|i_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Data_Distributer:dataDistributer\|i_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1489865688185 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1489865688185 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1489865688185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0 " "Elaborated megafunction instantiation \"Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865688255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0 " "Instantiated megafunction \"Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489865688256 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489865688256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujg1 " "Found entity 1: altsyncram_ujg1" {  } { { "db/altsyncram_ujg1.tdf" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/db/altsyncram_ujg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489865688326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489865688326 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a0 " "Synthesized away node \"Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ujg1.tdf" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/db/altsyncram_ujg1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865688506 "|top|Data_Distributer:dataDistributer|altsyncram:i_mem_rtl_0|altsyncram_ujg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a1 " "Synthesized away node \"Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ujg1.tdf" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/db/altsyncram_ujg1.tdf" 67 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865688506 "|top|Data_Distributer:dataDistributer|altsyncram:i_mem_rtl_0|altsyncram_ujg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a2 " "Synthesized away node \"Data_Distributer:dataDistributer\|altsyncram:i_mem_rtl_0\|altsyncram_ujg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ujg1.tdf" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/db/altsyncram_ujg1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865688506 "|top|Data_Distributer:dataDistributer|altsyncram:i_mem_rtl_0|altsyncram_ujg1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1489865688506 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1489865688506 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1489865689007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1489865689254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489865689526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865689526 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865689627 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/sfaruque/Documents/Lab6/Lab6/Lab6/top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489865689627 "|top|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1489865689627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489865689628 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489865689628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489865689628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489865689628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489865689689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 12:34:49 2017 " "Processing ended: Sat Mar 18 12:34:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489865689689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489865689689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489865689689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489865689689 ""}
