{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:07 2013 " "Info: Processing started: Fri May 10 19:46:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Info: Found entity 1: DDS_top" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC615.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/TLC615.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_coding.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Info: Found entity 1: key_coding" {  } { { "key_coding.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key_coding.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/key.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpsk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dpsk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpsk_code " "Info: Found entity 1: dpsk_code" {  } { { "dpsk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/dpsk_code.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file psk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 psk_code " "Info: Found entity 1: psk_code" {  } { { "psk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/psk_code.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsk_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsk_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk_code " "Info: Found entity 1: fsk_code" {  } { { "fsk_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/fsk_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_code.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ask_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 ask_code " "Info: Found entity 1: ask_code" {  } { { "ask_code.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/ask_code.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ser.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file m_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_ser " "Info: Found entity 1: m_ser" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_10 " "Info: Found entity 1: adder_10" {  } { { "adder_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_10 " "Info: Found entity 1: reg_10" {  } { { "reg_10.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg_10.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Info: Found entity 1: adder_32" {  } { { "adder_32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/adder_32.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Info: Found entity 1: reg32" {  } { { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sin_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_rom " "Info: Found entity 1: sin_rom" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:u4 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:u4\"" {  } { { "DDS_top.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 DDS:u4\|adder_32:u1 " "Info: Elaborating entity \"adder_32\" for hierarchy \"DDS:u4\|adder_32:u1\"" {  } { { "DDS.v" "u1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 DDS:u4\|reg32:u2 " "Info: Elaborating entity \"reg32\" for hierarchy \"DDS:u4\|reg32:u2\"" {  } { { "DDS.v" "u2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10 DDS:u4\|adder_10:u3 " "Info: Elaborating entity \"adder_10\" for hierarchy \"DDS:u4\|adder_10:u3\"" {  } { { "DDS.v" "u3" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_10 DDS:u4\|reg_10:u4 " "Info: Elaborating entity \"reg_10\" for hierarchy \"DDS:u4\|reg_10:u4\"" {  } { { "DDS.v" "u4" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_rom DDS:u4\|sin_rom:u5 " "Info: Elaborating entity \"sin_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\"" {  } { { "DDS.v" "u5" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "altsyncram_component" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\"" {  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin_rom.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/sin_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9i91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i91 " "Info: Found entity 1: altsyncram_9i91" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9i91 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated " "Info: Elaborating entity \"altsyncram_9i91\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7u82.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7u82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7u82 " "Info: Found entity 1: altsyncram_7u82" {  } { { "db/altsyncram_7u82.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_7u82.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7u82 DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1 " "Info: Elaborating entity \"altsyncram_7u82\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|altsyncram_7u82:altsyncram1\"" {  } { { "db/altsyncram_9i91.tdf" "altsyncram1" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "mgl_prim2" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Info: Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919905024 " "Info: Parameter \"NODE_NAME\" = \"1919905024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Info: Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Info: Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Info: Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_9i91.tdf" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/db/altsyncram_9i91.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_ser m_ser:u5 " "Info: Elaborating entity \"m_ser\" for hierarchy \"m_ser:u5\"" {  } { { "DDS_top.v" "u5" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ask_code ask_code:u6 " "Info: Elaborating entity \"ask_code\" for hierarchy \"ask_code:u6\"" {  } { { "DDS_top.v" "u6" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsk_code fsk_code:u7 " "Info: Elaborating entity \"fsk_code\" for hierarchy \"fsk_code:u7\"" {  } { { "DDS_top.v" "u7" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psk_code psk_code:u8 " "Info: Elaborating entity \"psk_code\" for hierarchy \"psk_code:u8\"" {  } { { "DDS_top.v" "u8" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpsk_code dpsk_code:u9 " "Info: Elaborating entity \"dpsk_code\" for hierarchy \"dpsk_code:u9\"" {  } { { "DDS_top.v" "u9" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u10 " "Info: Elaborating entity \"key\" for hierarchy \"key:u10\"" {  } { { "DDS_top.v" "u10" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:u14 " "Info: Elaborating entity \"key_coding\" for hierarchy \"key_coding:u14\"" {  } { { "DDS_top.v" "u14" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:u15 " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:u15\"" {  } { { "DDS_top.v" "u15" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 45 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 24 " "Info: 24 registers lost all their fanouts during netlist optimizations. The first 24 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s2 " "Info: Register \"key:u13\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s3 " "Info: Register \"key:u13\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s2 " "Info: Register \"key:u12\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s3 " "Info: Register \"key:u12\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s2 " "Info: Register \"key:u11\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s3 " "Info: Register \"key:u11\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s2 " "Info: Register \"key:u10\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s3 " "Info: Register \"key:u10\|state.s3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state~12 " "Info: Register \"key:u13\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state~13 " "Info: Register \"key:u13\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s1 " "Info: Register \"key:u13\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u13\|state.s0 " "Info: Register \"key:u13\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state~12 " "Info: Register \"key:u12\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state~13 " "Info: Register \"key:u12\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s1 " "Info: Register \"key:u12\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u12\|state.s0 " "Info: Register \"key:u12\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state~12 " "Info: Register \"key:u11\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state~13 " "Info: Register \"key:u11\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s1 " "Info: Register \"key:u11\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u11\|state.s0 " "Info: Register \"key:u11\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state~12 " "Info: Register \"key:u10\|state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state~13 " "Info: Register \"key:u10\|state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s1 " "Info: Register \"key:u10\|state.s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key:u10\|state.s0 " "Info: Register \"key:u10\|state.s0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "Warning (15610): No output dependent on input pin \"sclk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "din " "Warning (15610): No output dependent on input pin \"din\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "Warning (15610): No output dependent on input pin \"cs\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_dpsk " "Warning (15610): No output dependent on input pin \"set_dpsk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_psk " "Warning (15610): No output dependent on input pin \"set_psk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_fsk " "Warning (15610): No output dependent on input pin \"set_fsk\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 36 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_ask " "Warning (15610): No output dependent on input pin \"set_ask\"" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "524 " "Info: Implemented 524 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "478 " "Info: Implemented 478 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Info: Implemented 30 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:17 2013 " "Info: Processing ended: Fri May 10 19:46:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:19 2013 " "Info: Processing started: Fri May 10 19:46:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDS_sin EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"DDS_sin\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_ser:u5\|clk_div " "Info: Destination node m_ser:u5\|clk_div" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_ser:u5|clk_div } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "m_ser:u5\|clk_div  " "Info: Automatically promoted node m_ser:u5\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "m_ser:u5\|clk_div~0 " "Info: Destination node m_ser:u5\|clk_div~0" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_ser:u5|clk_div~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_ser:u5|clk_div } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~90 " "Info: Destination node sld_hub:sld_hub_inst\|shadow_irf_reg~90" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|shadow_irf_reg~90 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 " "Info: Destination node DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u5|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2 " "Info: Destination node DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u5|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination node DDS:u4\|sin_rom:u5\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u5|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~98 " "Info: Destination node sld_hub:sld_hub_inst\|shadow_irf_reg~98" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|shadow_irf_reg~98 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 " "Info: Destination node DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u10|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2 " "Info: Destination node DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u10|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination node DDS:u4\|sin_rom:u10\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u10|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|irf_reg\[3\]\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|irf_reg\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~105 " "Info: Destination node sld_hub:sld_hub_inst\|shadow_irf_reg~105" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|shadow_irf_reg~105 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 " "Info: Destination node DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u15|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2 " "Info: Destination node DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg~2" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 704 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u15|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5 " "Info: Destination node DDS:u4\|sin_rom:u15\|altsyncram:altsyncram_component\|altsyncram_9i91:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~5" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS:u4|sin_rom:u15|altsyncram:altsyncram_component|altsyncram_9i91:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[3][0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register sld_hub:sld_hub_inst\|irsr_reg\[6\] register sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] -6.941 ns " "Info: Slack time is -6.941 ns between source register \"sld_hub:sld_hub_inst\|irsr_reg\[6\]\" and destination register \"sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.479 ns   Shortest register " "Info:   Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 1.981 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB Unassigned 595 " "Info: 2: + IC(1.981 ns) + CELL(0.000 ns) = 1.981 ns; Loc. = Unassigned; Fanout = 595; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 3.479 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 19.14 % ) " "Info: Total cell delay = 0.666 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.813 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 3.479 ns   Longest register " "Info:   Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 1.981 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB Unassigned 595 " "Info: 2: + IC(1.981 ns) + CELL(0.000 ns) = 1.981 ns; Loc. = Unassigned; Fanout = 595; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 3.479 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 19.14 % ) " "Info: Total cell delay = 0.666 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.813 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.479 ns   Shortest register " "Info:   Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 1.981 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB Unassigned 595 " "Info: 2: + IC(1.981 ns) + CELL(0.000 ns) = 1.981 ns; Loc. = Unassigned; Fanout = 595; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 3.479 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 3 REG Unassigned 30 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = Unassigned; Fanout = 30; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 19.14 % ) " "Info: Total cell delay = 0.666 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.813 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 3.479 ns   Longest register " "Info:   Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.000 ns) 1.981 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB Unassigned 595 " "Info: 2: + IC(1.981 ns) + CELL(0.000 ns) = 1.981 ns; Loc. = Unassigned; Fanout = 595; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 3.479 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 3 REG Unassigned 30 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 3.479 ns; Loc. = Unassigned; Fanout = 30; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 19.14 % ) " "Info: Total cell delay = 0.666 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 80.86 % ) " "Info: Total interconnect delay = 2.813 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 783 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.677 ns - Longest register register " "Info: - Longest register to register delay is 7.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 1 REG Unassigned 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 30; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.624 ns) 1.961 ns sld_hub:sld_hub_inst\|Equal9~0 2 COMB Unassigned 6 " "Info: 2: + IC(1.337 ns) + CELL(0.624 ns) = 1.961 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|Equal9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.623 ns) 3.853 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~106 3 COMB Unassigned 3 " "Info: 3: + IC(1.269 ns) + CELL(0.623 ns) = 3.853 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|irf_reg[1][0]~106 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.651 ns) 5.744 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~114 4 COMB Unassigned 5 " "Info: 4: + IC(1.240 ns) + CELL(0.651 ns) = 5.744 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sld_hub:sld_hub_inst|irf_reg[1][0]~106 sld_hub:sld_hub_inst|irf_reg[2][0]~114 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.855 ns) 7.677 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] 5 REG Unassigned 5 " "Info: 5: + IC(1.078 ns) + CELL(0.855 ns) = 7.677 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { sld_hub:sld_hub_inst|irf_reg[2][0]~114 sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.753 ns ( 35.86 % ) " "Info: Total cell delay = 2.753 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 64.14 % ) " "Info: Total interconnect delay = 4.924 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|irf_reg[1][0]~106 sld_hub:sld_hub_inst|irf_reg[2][0]~114 sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|irf_reg[1][0]~106 sld_hub:sld_hub_inst|irf_reg[2][0]~114 sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.677 ns register register " "Info: Estimated most critical path is register to register delay of 7.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[6\] 1 REG LAB_X27_Y9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y9; Fanout = 30; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[6] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 783 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.624 ns) 1.961 ns sld_hub:sld_hub_inst\|Equal9~0 2 COMB LAB_X25_Y8 6 " "Info: 2: + IC(1.337 ns) + CELL(0.624 ns) = 1.961 ns; Loc. = LAB_X25_Y8; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|Equal9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.623 ns) 3.853 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~106 3 COMB LAB_X22_Y9 3 " "Info: 3: + IC(1.269 ns) + CELL(0.623 ns) = 3.853 ns; Loc. = LAB_X22_Y9; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|irf_reg[1][0]~106 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.651 ns) 5.744 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~114 4 COMB LAB_X24_Y8 5 " "Info: 4: + IC(1.240 ns) + CELL(0.651 ns) = 5.744 ns; Loc. = LAB_X24_Y8; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sld_hub:sld_hub_inst|irf_reg[1][0]~106 sld_hub:sld_hub_inst|irf_reg[2][0]~114 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.855 ns) 7.677 ns sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\] 5 REG LAB_X25_Y9 5 " "Info: 5: + IC(1.078 ns) + CELL(0.855 ns) = 7.677 ns; Loc. = LAB_X25_Y9; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { sld_hub:sld_hub_inst|irf_reg[2][0]~114 sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.753 ns ( 35.86 % ) " "Info: Total cell delay = 2.753 ns ( 35.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 64.14 % ) " "Info: Total interconnect delay = 4.924 ns ( 64.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.677 ns" { sld_hub:sld_hub_inst|irsr_reg[6] sld_hub:sld_hub_inst|Equal9~0 sld_hub:sld_hub_inst|irf_reg[1][0]~106 sld_hub:sld_hub_inst|irf_reg[2][0]~114 sld_hub:sld_hub_inst|irf_reg[2][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m_ser_out 0 " "Info: Pin \"m_ser_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dpsk_code_out 0 " "Info: Pin \"dpsk_code_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_sin.fit.smsg " "Info: Generated suppressed messages file F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_sin.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:28 2013 " "Info: Processing ended: Fri May 10 19:46:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:30 2013 " "Info: Processing started: Fri May 10 19:46:30 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:35 2013 " "Info: Processing ended: Fri May 10 19:46:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:36 2013 " "Info: Processing started: Fri May 10 19:46:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "m_ser:u5\|clk_div " "Info: Detected ripple clock \"m_ser:u5\|clk_div\" as buffer" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "m_ser:u5\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[2\] register sld_hub:sld_hub_inst\|tdo 98.08 MHz 10.196 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 98.08 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 10.196 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.831 ns + Longest register register " "Info: + Longest register to register delay is 4.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 1 REG LCFF_X21_Y9_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.539 ns) 1.294 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X22_Y9_N8 2 " "Info: 2: + IC(0.755 ns) + CELL(0.539 ns) = 1.294 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 2.051 ns sld_hub:sld_hub_inst\|tdo~8 3 COMB LCCOMB_X22_Y9_N2 1 " "Info: 3: + IC(0.391 ns) + CELL(0.366 ns) = 2.051 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.471 ns) + CELL(0.206 ns) 3.728 ns sld_hub:sld_hub_inst\|tdo~11 4 COMB LCCOMB_X25_Y8_N28 1 " "Info: 4: + IC(1.471 ns) + CELL(0.206 ns) = 3.728 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.723 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X25_Y8_N22 1 " "Info: 5: + IC(0.371 ns) + CELL(0.624 ns) = 4.723 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.831 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X25_Y8_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.831 ns; Loc. = LCFF_X25_Y8_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 38.15 % ) " "Info: Total cell delay = 1.843 ns ( 38.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.988 ns ( 61.85 % ) " "Info: Total interconnect delay = 2.988 ns ( 61.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.831 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.831 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.755ns 0.391ns 1.471ns 0.371ns 0.000ns } { 0.000ns 0.539ns 0.366ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.320 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 364 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 364; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.320 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X25_Y8_N23 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.320 ns; Loc. = LCFF_X25_Y8_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.654 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.323 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 364 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 364; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 5.323 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 3 REG LCFF_X21_Y9_N19 12 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 5.323 ns; Loc. = LCFF_X21_Y9_N19; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.51 % ) " "Info: Total cell delay = 0.666 ns ( 12.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.657 ns ( 87.49 % ) " "Info: Total interconnect delay = 4.657 ns ( 87.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.831 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.831 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.755ns 0.391ns 1.471ns 0.371ns 0.000ns } { 0.000ns 0.539ns 0.366ns 0.206ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.323 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.323 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 3.812ns 0.845ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register m_ser:u5\|clk_cnt\[0\] register DDS:u4\|reg32:u2\|data_out\[31\] 185.77 MHz 5.383 ns Internal " "Info: Clock \"clk\" has Internal fmax of 185.77 MHz between source register \"m_ser:u5\|clk_cnt\[0\]\" and destination register \"DDS:u4\|reg32:u2\|data_out\[31\]\" (period= 5.383 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.128 ns + Longest register register " "Info: + Longest register to register delay is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_ser:u5\|clk_cnt\[0\] 1 REG LCFF_X21_Y6_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N15; Fanout = 11; REG Node = 'm_ser:u5\|clk_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_ser:u5|clk_cnt[0] } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.596 ns) 1.723 ns DDS:u4\|reg32:u2\|data_out\[4\]~29 2 COMB LCCOMB_X19_Y6_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.596 ns) = 1.723 ns; Loc. = LCCOMB_X19_Y6_N2; Fanout = 1; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[4\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { m_ser:u5|clk_cnt[0] DDS:u4|reg32:u2|data_out[4]~29 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.809 ns DDS:u4\|reg32:u2\|data_out\[4\]~31 3 COMB LCCOMB_X19_Y6_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.809 ns; Loc. = LCCOMB_X19_Y6_N4; Fanout = 1; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[4\]~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[4]~29 DDS:u4|reg32:u2|data_out[4]~31 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.895 ns DDS:u4\|reg32:u2\|data_out\[4\]~33 4 COMB LCCOMB_X19_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.895 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[4\]~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[4]~31 DDS:u4|reg32:u2|data_out[4]~33 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.981 ns DDS:u4\|reg32:u2\|data_out\[4\]~35 5 COMB LCCOMB_X19_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.981 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[4\]~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[4]~33 DDS:u4|reg32:u2|data_out[4]~35 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.067 ns DDS:u4\|reg32:u2\|data_out\[5\]~37 6 COMB LCCOMB_X19_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.067 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[5\]~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[4]~35 DDS:u4|reg32:u2|data_out[5]~37 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.153 ns DDS:u4\|reg32:u2\|data_out\[6\]~39 7 COMB LCCOMB_X19_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.153 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[6\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[5]~37 DDS:u4|reg32:u2|data_out[6]~39 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.343 ns DDS:u4\|reg32:u2\|data_out\[7\]~41 8 COMB LCCOMB_X19_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.343 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[7\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|reg32:u2|data_out[6]~39 DDS:u4|reg32:u2|data_out[7]~41 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.429 ns DDS:u4\|reg32:u2\|data_out\[8\]~43 9 COMB LCCOMB_X19_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.429 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[8\]~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[7]~41 DDS:u4|reg32:u2|data_out[8]~43 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.515 ns DDS:u4\|reg32:u2\|data_out\[9\]~45 10 COMB LCCOMB_X19_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.515 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[9\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[8]~43 DDS:u4|reg32:u2|data_out[9]~45 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.601 ns DDS:u4\|reg32:u2\|data_out\[10\]~47 11 COMB LCCOMB_X19_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.601 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[10\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[9]~45 DDS:u4|reg32:u2|data_out[10]~47 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.687 ns DDS:u4\|reg32:u2\|data_out\[11\]~49 12 COMB LCCOMB_X19_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.687 ns; Loc. = LCCOMB_X19_Y6_N22; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[11\]~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[10]~47 DDS:u4|reg32:u2|data_out[11]~49 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.773 ns DDS:u4\|reg32:u2\|data_out\[12\]~51 13 COMB LCCOMB_X19_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.773 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[12\]~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[11]~49 DDS:u4|reg32:u2|data_out[12]~51 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.859 ns DDS:u4\|reg32:u2\|data_out\[13\]~53 14 COMB LCCOMB_X19_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.859 ns; Loc. = LCCOMB_X19_Y6_N26; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[13\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[12]~51 DDS:u4|reg32:u2|data_out[13]~53 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.945 ns DDS:u4\|reg32:u2\|data_out\[14\]~55 15 COMB LCCOMB_X19_Y6_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.945 ns; Loc. = LCCOMB_X19_Y6_N28; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[14\]~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[13]~53 DDS:u4|reg32:u2|data_out[14]~55 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.120 ns DDS:u4\|reg32:u2\|data_out\[15\]~57 16 COMB LCCOMB_X19_Y6_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 3.120 ns; Loc. = LCCOMB_X19_Y6_N30; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[15\]~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { DDS:u4|reg32:u2|data_out[14]~55 DDS:u4|reg32:u2|data_out[15]~57 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.206 ns DDS:u4\|reg32:u2\|data_out\[16\]~59 17 COMB LCCOMB_X19_Y5_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.206 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[16\]~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[15]~57 DDS:u4|reg32:u2|data_out[16]~59 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.292 ns DDS:u4\|reg32:u2\|data_out\[17\]~61 18 COMB LCCOMB_X19_Y5_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.292 ns; Loc. = LCCOMB_X19_Y5_N2; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[17\]~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[16]~59 DDS:u4|reg32:u2|data_out[17]~61 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.378 ns DDS:u4\|reg32:u2\|data_out\[18\]~63 19 COMB LCCOMB_X19_Y5_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.378 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[18\]~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[17]~61 DDS:u4|reg32:u2|data_out[18]~63 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.464 ns DDS:u4\|reg32:u2\|data_out\[19\]~65 20 COMB LCCOMB_X19_Y5_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.464 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[19\]~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[18]~63 DDS:u4|reg32:u2|data_out[19]~65 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.550 ns DDS:u4\|reg32:u2\|data_out\[20\]~67 21 COMB LCCOMB_X19_Y5_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.550 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[20\]~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[19]~65 DDS:u4|reg32:u2|data_out[20]~67 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.636 ns DDS:u4\|reg32:u2\|data_out\[21\]~69 22 COMB LCCOMB_X19_Y5_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.636 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[21\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[20]~67 DDS:u4|reg32:u2|data_out[21]~69 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.722 ns DDS:u4\|reg32:u2\|data_out\[22\]~71 23 COMB LCCOMB_X19_Y5_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.722 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[22\]~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[21]~69 DDS:u4|reg32:u2|data_out[22]~71 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.912 ns DDS:u4\|reg32:u2\|data_out\[23\]~73 24 COMB LCCOMB_X19_Y5_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 3.912 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[23\]~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { DDS:u4|reg32:u2|data_out[22]~71 DDS:u4|reg32:u2|data_out[23]~73 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.998 ns DDS:u4\|reg32:u2\|data_out\[24\]~75 25 COMB LCCOMB_X19_Y5_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.998 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[24\]~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[23]~73 DDS:u4|reg32:u2|data_out[24]~75 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.084 ns DDS:u4\|reg32:u2\|data_out\[25\]~77 26 COMB LCCOMB_X19_Y5_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.084 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[25\]~77'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[24]~75 DDS:u4|reg32:u2|data_out[25]~77 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.170 ns DDS:u4\|reg32:u2\|data_out\[26\]~79 27 COMB LCCOMB_X19_Y5_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.170 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[26\]~79'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[25]~77 DDS:u4|reg32:u2|data_out[26]~79 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.256 ns DDS:u4\|reg32:u2\|data_out\[27\]~81 28 COMB LCCOMB_X19_Y5_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.256 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[27\]~81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[26]~79 DDS:u4|reg32:u2|data_out[27]~81 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.342 ns DDS:u4\|reg32:u2\|data_out\[28\]~83 29 COMB LCCOMB_X19_Y5_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.342 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[28\]~83'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[27]~81 DDS:u4|reg32:u2|data_out[28]~83 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.428 ns DDS:u4\|reg32:u2\|data_out\[29\]~85 30 COMB LCCOMB_X19_Y5_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.428 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 2; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[29\]~85'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[28]~83 DDS:u4|reg32:u2|data_out[29]~85 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.514 ns DDS:u4\|reg32:u2\|data_out\[30\]~87 31 COMB LCCOMB_X19_Y5_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.514 ns; Loc. = LCCOMB_X19_Y5_N28; Fanout = 1; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[30\]~87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { DDS:u4|reg32:u2|data_out[29]~85 DDS:u4|reg32:u2|data_out[30]~87 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.020 ns DDS:u4\|reg32:u2\|data_out\[31\]~88 32 COMB LCCOMB_X19_Y5_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 5.020 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 1; COMB Node = 'DDS:u4\|reg32:u2\|data_out\[31\]~88'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { DDS:u4|reg32:u2|data_out[30]~87 DDS:u4|reg32:u2|data_out[31]~88 } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.128 ns DDS:u4\|reg32:u2\|data_out\[31\] 33 REG LCFF_X19_Y5_N31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 5.128 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'DDS:u4\|reg32:u2\|data_out\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DDS:u4|reg32:u2|data_out[31]~88 DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.001 ns ( 78.02 % ) " "Info: Total cell delay = 4.001 ns ( 78.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 21.98 % ) " "Info: Total interconnect delay = 1.127 ns ( 21.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { m_ser:u5|clk_cnt[0] DDS:u4|reg32:u2|data_out[4]~29 DDS:u4|reg32:u2|data_out[4]~31 DDS:u4|reg32:u2|data_out[4]~33 DDS:u4|reg32:u2|data_out[4]~35 DDS:u4|reg32:u2|data_out[5]~37 DDS:u4|reg32:u2|data_out[6]~39 DDS:u4|reg32:u2|data_out[7]~41 DDS:u4|reg32:u2|data_out[8]~43 DDS:u4|reg32:u2|data_out[9]~45 DDS:u4|reg32:u2|data_out[10]~47 DDS:u4|reg32:u2|data_out[11]~49 DDS:u4|reg32:u2|data_out[12]~51 DDS:u4|reg32:u2|data_out[13]~53 DDS:u4|reg32:u2|data_out[14]~55 DDS:u4|reg32:u2|data_out[15]~57 DDS:u4|reg32:u2|data_out[16]~59 DDS:u4|reg32:u2|data_out[17]~61 DDS:u4|reg32:u2|data_out[18]~63 DDS:u4|reg32:u2|data_out[19]~65 DDS:u4|reg32:u2|data_out[20]~67 DDS:u4|reg32:u2|data_out[21]~69 DDS:u4|reg32:u2|data_out[22]~71 DDS:u4|reg32:u2|data_out[23]~73 DDS:u4|reg32:u2|data_out[24]~75 DDS:u4|reg32:u2|data_out[25]~77 DDS:u4|reg32:u2|data_out[26]~79 DDS:u4|reg32:u2|data_out[27]~81 DDS:u4|reg32:u2|data_out[28]~83 DDS:u4|reg32:u2|data_out[29]~85 DDS:u4|reg32:u2|data_out[30]~87 DDS:u4|reg32:u2|data_out[31]~88 DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { m_ser:u5|clk_cnt[0] {} DDS:u4|reg32:u2|data_out[4]~29 {} DDS:u4|reg32:u2|data_out[4]~31 {} DDS:u4|reg32:u2|data_out[4]~33 {} DDS:u4|reg32:u2|data_out[4]~35 {} DDS:u4|reg32:u2|data_out[5]~37 {} DDS:u4|reg32:u2|data_out[6]~39 {} DDS:u4|reg32:u2|data_out[7]~41 {} DDS:u4|reg32:u2|data_out[8]~43 {} DDS:u4|reg32:u2|data_out[9]~45 {} DDS:u4|reg32:u2|data_out[10]~47 {} DDS:u4|reg32:u2|data_out[11]~49 {} DDS:u4|reg32:u2|data_out[12]~51 {} DDS:u4|reg32:u2|data_out[13]~53 {} DDS:u4|reg32:u2|data_out[14]~55 {} DDS:u4|reg32:u2|data_out[15]~57 {} DDS:u4|reg32:u2|data_out[16]~59 {} DDS:u4|reg32:u2|data_out[17]~61 {} DDS:u4|reg32:u2|data_out[18]~63 {} DDS:u4|reg32:u2|data_out[19]~65 {} DDS:u4|reg32:u2|data_out[20]~67 {} DDS:u4|reg32:u2|data_out[21]~69 {} DDS:u4|reg32:u2|data_out[22]~71 {} DDS:u4|reg32:u2|data_out[23]~73 {} DDS:u4|reg32:u2|data_out[24]~75 {} DDS:u4|reg32:u2|data_out[25]~77 {} DDS:u4|reg32:u2|data_out[26]~79 {} DDS:u4|reg32:u2|data_out[27]~81 {} DDS:u4|reg32:u2|data_out[28]~83 {} DDS:u4|reg32:u2|data_out[29]~85 {} DDS:u4|reg32:u2|data_out[30]~87 {} DDS:u4|reg32:u2|data_out[31]~88 {} DDS:u4|reg32:u2|data_out[31] {} } { 0.000ns 1.127ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.740 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 188 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 188; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.740 ns DDS:u4\|reg32:u2\|data_out\[31\] 3 REG LCFF_X19_Y5_N31 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.740 ns; Loc. = LCFF_X19_Y5_N31; Fanout = 2; REG Node = 'DDS:u4\|reg32:u2\|data_out\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.45 % ) " "Info: Total cell delay = 1.766 ns ( 64.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 35.55 % ) " "Info: Total interconnect delay = 0.974 ns ( 35.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|reg32:u2|data_out[31] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.731 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 188 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 188; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.731 ns m_ser:u5\|clk_cnt\[0\] 3 REG LCFF_X21_Y6_N15 11 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X21_Y6_N15; Fanout = 11; REG Node = 'm_ser:u5\|clk_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl m_ser:u5|clk_cnt[0] } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.66 % ) " "Info: Total cell delay = 1.766 ns ( 64.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.34 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl m_ser:u5|clk_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} m_ser:u5|clk_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|reg32:u2|data_out[31] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl m_ser:u5|clk_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} m_ser:u5|clk_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg32.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/reg32.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { m_ser:u5|clk_cnt[0] DDS:u4|reg32:u2|data_out[4]~29 DDS:u4|reg32:u2|data_out[4]~31 DDS:u4|reg32:u2|data_out[4]~33 DDS:u4|reg32:u2|data_out[4]~35 DDS:u4|reg32:u2|data_out[5]~37 DDS:u4|reg32:u2|data_out[6]~39 DDS:u4|reg32:u2|data_out[7]~41 DDS:u4|reg32:u2|data_out[8]~43 DDS:u4|reg32:u2|data_out[9]~45 DDS:u4|reg32:u2|data_out[10]~47 DDS:u4|reg32:u2|data_out[11]~49 DDS:u4|reg32:u2|data_out[12]~51 DDS:u4|reg32:u2|data_out[13]~53 DDS:u4|reg32:u2|data_out[14]~55 DDS:u4|reg32:u2|data_out[15]~57 DDS:u4|reg32:u2|data_out[16]~59 DDS:u4|reg32:u2|data_out[17]~61 DDS:u4|reg32:u2|data_out[18]~63 DDS:u4|reg32:u2|data_out[19]~65 DDS:u4|reg32:u2|data_out[20]~67 DDS:u4|reg32:u2|data_out[21]~69 DDS:u4|reg32:u2|data_out[22]~71 DDS:u4|reg32:u2|data_out[23]~73 DDS:u4|reg32:u2|data_out[24]~75 DDS:u4|reg32:u2|data_out[25]~77 DDS:u4|reg32:u2|data_out[26]~79 DDS:u4|reg32:u2|data_out[27]~81 DDS:u4|reg32:u2|data_out[28]~83 DDS:u4|reg32:u2|data_out[29]~85 DDS:u4|reg32:u2|data_out[30]~87 DDS:u4|reg32:u2|data_out[31]~88 DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { m_ser:u5|clk_cnt[0] {} DDS:u4|reg32:u2|data_out[4]~29 {} DDS:u4|reg32:u2|data_out[4]~31 {} DDS:u4|reg32:u2|data_out[4]~33 {} DDS:u4|reg32:u2|data_out[4]~35 {} DDS:u4|reg32:u2|data_out[5]~37 {} DDS:u4|reg32:u2|data_out[6]~39 {} DDS:u4|reg32:u2|data_out[7]~41 {} DDS:u4|reg32:u2|data_out[8]~43 {} DDS:u4|reg32:u2|data_out[9]~45 {} DDS:u4|reg32:u2|data_out[10]~47 {} DDS:u4|reg32:u2|data_out[11]~49 {} DDS:u4|reg32:u2|data_out[12]~51 {} DDS:u4|reg32:u2|data_out[13]~53 {} DDS:u4|reg32:u2|data_out[14]~55 {} DDS:u4|reg32:u2|data_out[15]~57 {} DDS:u4|reg32:u2|data_out[16]~59 {} DDS:u4|reg32:u2|data_out[17]~61 {} DDS:u4|reg32:u2|data_out[18]~63 {} DDS:u4|reg32:u2|data_out[19]~65 {} DDS:u4|reg32:u2|data_out[20]~67 {} DDS:u4|reg32:u2|data_out[21]~69 {} DDS:u4|reg32:u2|data_out[22]~71 {} DDS:u4|reg32:u2|data_out[23]~73 {} DDS:u4|reg32:u2|data_out[24]~75 {} DDS:u4|reg32:u2|data_out[25]~77 {} DDS:u4|reg32:u2|data_out[26]~79 {} DDS:u4|reg32:u2|data_out[27]~81 {} DDS:u4|reg32:u2|data_out[28]~83 {} DDS:u4|reg32:u2|data_out[29]~85 {} DDS:u4|reg32:u2|data_out[30]~87 {} DDS:u4|reg32:u2|data_out[31]~88 {} DDS:u4|reg32:u2|data_out[31] {} } { 0.000ns 1.127ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk clk~clkctrl DDS:u4|reg32:u2|data_out[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~combout {} clk~clkctrl {} DDS:u4|reg32:u2|data_out[31] {} } { 0.000ns 0.000ns 0.143ns 0.831ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk clk~clkctrl m_ser:u5|clk_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk {} clk~combout {} clk~clkctrl {} m_ser:u5|clk_cnt[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.571 ns register " "Info: tsu for register \"sld_hub:sld_hub_inst\|node_ena\[1\]~reg0\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.571 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.933 ns + Longest pin register " "Info: + Longest pin to register delay is 8.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.560 ns) + CELL(0.589 ns) 4.149 ns sld_hub:sld_hub_inst\|node_ena_proc~1 2 COMB LCCOMB_X25_Y9_N6 5 " "Info: 2: + IC(3.560 ns) + CELL(0.589 ns) = 4.149 ns; Loc. = LCCOMB_X25_Y9_N6; Fanout = 5; COMB Node = 'sld_hub:sld_hub_inst\|node_ena_proc~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|node_ena_proc~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.206 ns) 5.458 ns sld_hub:sld_hub_inst\|node_ena~26 3 COMB LCCOMB_X24_Y8_N28 1 " "Info: 3: + IC(1.103 ns) + CELL(0.206 ns) = 5.458 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { sld_hub:sld_hub_inst|node_ena_proc~1 sld_hub:sld_hub_inst|node_ena~26 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.737 ns sld_hub:sld_hub_inst\|node_ena~27 4 COMB LCCOMB_X25_Y9_N8 3 " "Info: 4: + IC(1.073 ns) + CELL(0.206 ns) = 6.737 ns; Loc. = LCCOMB_X25_Y9_N8; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { sld_hub:sld_hub_inst|node_ena~26 sld_hub:sld_hub_inst|node_ena~27 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.855 ns) 8.933 ns sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 5 REG LCFF_X20_Y9_N1 6 " "Info: 5: + IC(1.341 ns) + CELL(0.855 ns) = 8.933 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|node_ena\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { sld_hub:sld_hub_inst|node_ena~27 sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 936 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 20.78 % ) " "Info: Total cell delay = 1.856 ns ( 20.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.077 ns ( 79.22 % ) " "Info: Total interconnect delay = 7.077 ns ( 79.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.933 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|node_ena_proc~1 sld_hub:sld_hub_inst|node_ena~26 sld_hub:sld_hub_inst|node_ena~27 sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.933 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|node_ena_proc~1 {} sld_hub:sld_hub_inst|node_ena~26 {} sld_hub:sld_hub_inst|node_ena~27 {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 3.560ns 1.103ns 1.073ns 1.341ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 936 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.322 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 364 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 364; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 5.322 ns sld_hub:sld_hub_inst\|node_ena\[1\]~reg0 3 REG LCFF_X20_Y9_N1 6 " "Info: 3: + IC(0.844 ns) + CELL(0.666 ns) = 5.322 ns; Loc. = LCFF_X20_Y9_N1; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst\|node_ena\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 936 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.51 % ) " "Info: Total cell delay = 0.666 ns ( 12.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns ( 87.49 % ) " "Info: Total interconnect delay = 4.656 ns ( 87.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.322 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 3.812ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.933 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|node_ena_proc~1 sld_hub:sld_hub_inst|node_ena~26 sld_hub:sld_hub_inst|node_ena~27 sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.933 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|node_ena_proc~1 {} sld_hub:sld_hub_inst|node_ena~26 {} sld_hub:sld_hub_inst|node_ena~27 {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 3.560ns 1.103ns 1.073ns 1.341ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.322 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|node_ena[1]~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.322 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|node_ena[1]~reg0 {} } { 0.000ns 3.812ns 0.844ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk m_ser_out m_ser:u5\|m_ser_out 13.547 ns register " "Info: tco from clock \"clk\" to destination pin \"m_ser_out\" through register \"m_ser:u5\|m_ser_out\" is 13.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.933 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 3.570 ns m_ser:u5\|clk_div 2 REG LCFF_X22_Y6_N25 2 " "Info: 2: + IC(1.500 ns) + CELL(0.970 ns) = 3.570 ns; Loc. = LCFF_X22_Y6_N25; Fanout = 2; REG Node = 'm_ser:u5\|clk_div'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clk m_ser:u5|clk_div } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.870 ns) + CELL(0.000 ns) 5.440 ns m_ser:u5\|clk_div~clkctrl 3 COMB CLKCTRL_G7 5 " "Info: 3: + IC(1.870 ns) + CELL(0.000 ns) = 5.440 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'm_ser:u5\|clk_div~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { m_ser:u5|clk_div m_ser:u5|clk_div~clkctrl } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.933 ns m_ser:u5\|m_ser_out 4 REG LCFF_X22_Y6_N11 2 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.933 ns; Loc. = LCFF_X22_Y6_N11; Fanout = 2; REG Node = 'm_ser:u5\|m_ser_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { m_ser:u5|clk_div~clkctrl m_ser:u5|m_ser_out } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 39.46 % ) " "Info: Total cell delay = 2.736 ns ( 39.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.197 ns ( 60.54 % ) " "Info: Total interconnect delay = 4.197 ns ( 60.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { clk m_ser:u5|clk_div m_ser:u5|clk_div~clkctrl m_ser:u5|m_ser_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { clk {} clk~combout {} m_ser:u5|clk_div {} m_ser:u5|clk_div~clkctrl {} m_ser:u5|m_ser_out {} } { 0.000ns 0.000ns 1.500ns 1.870ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.310 ns + Longest register pin " "Info: + Longest register to pin delay is 6.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_ser:u5\|m_ser_out 1 REG LCFF_X22_Y6_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N11; Fanout = 2; REG Node = 'm_ser:u5\|m_ser_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_ser:u5|m_ser_out } "NODE_NAME" } } { "m_ser.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/m_ser.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.244 ns) + CELL(3.066 ns) 6.310 ns m_ser_out 2 PIN PIN_27 0 " "Info: 2: + IC(3.244 ns) + CELL(3.066 ns) = 6.310 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'm_ser_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { m_ser:u5|m_ser_out m_ser_out } "NODE_NAME" } } { "DDS_top.v" "" { Text "F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/DDS_top.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 48.59 % ) " "Info: Total cell delay = 3.066 ns ( 48.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.244 ns ( 51.41 % ) " "Info: Total interconnect delay = 3.244 ns ( 51.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { m_ser:u5|m_ser_out m_ser_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { m_ser:u5|m_ser_out {} m_ser_out {} } { 0.000ns 3.244ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.933 ns" { clk m_ser:u5|clk_div m_ser:u5|clk_div~clkctrl m_ser:u5|m_ser_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.933 ns" { clk {} clk~combout {} m_ser:u5|clk_div {} m_ser:u5|clk_div~clkctrl {} m_ser:u5|m_ser_out {} } { 0.000ns 0.000ns 1.500ns 1.870ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { m_ser:u5|m_ser_out m_ser_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.310 ns" { m_ser:u5|m_ser_out {} m_ser_out {} } { 0.000ns 3.244ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.287 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.287 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.320 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.000 ns) 3.812 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 364 " "Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G3; Fanout = 364; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.812 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 5.320 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] 3 REG LCFF_X19_Y9_N11 13 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 5.320 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.52 % ) " "Info: Total cell delay = 0.666 ns ( 12.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.654 ns ( 87.48 % ) " "Info: Total interconnect delay = 4.654 ns ( 87.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.339 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(0.366 ns) 3.231 ns sld_hub:sld_hub_inst\|irf_proc~2 2 COMB LCCOMB_X19_Y9_N10 1 " "Info: 2: + IC(2.865 ns) + CELL(0.366 ns) = 3.231 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|irf_proc~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.339 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] 3 REG LCFF_X19_Y9_N11 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.339 ns; Loc. = LCFF_X19_Y9_N11; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 14.20 % ) " "Info: Total cell delay = 0.474 ns ( 14.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.865 ns ( 85.80 % ) " "Info: Total interconnect delay = 2.865 ns ( 85.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] {} } { 0.000ns 2.865ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.320 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.320 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] {} } { 0.000ns 3.812ns 0.842ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.339 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|irf_proc~2 sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.339 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|irf_proc~2 {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] {} } { 0.000ns 2.865ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:39 2013 " "Info: Processing ended: Fri May 10 19:46:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 19:46:41 2013 " "Info: Processing started: Fri May 10 19:46:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: The generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a hard block design partition that contains bidirectional ports" {  } {  } 0 0 "The generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a hard block design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DDS_sin.vo DDS_sin_v.sdo F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/simulation/modelsim/ simulation " "Info: Generated files \"DDS_sin.vo\" and \"DDS_sin_v.sdo\" in directory \"F:/wjr/接毕设/基于FPGA的通信信号源设计/基于FPGA的通信信号源设计/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Peak virtual memory: 133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 19:46:43 2013 " "Info: Processing ended: Fri May 10 19:46:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
