	component nios is
		port (
			clk_clk                             : in  std_logic                    := 'X';             -- clk
			gpio_z_external_connection_export   : out std_logic_vector(3 downto 0);                    -- export
			key_external_connection_export      : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			led_done_external_connection_export : out std_logic;                                       -- export
			ledr_external_connection_export     : out std_logic_vector(3 downto 0);                    -- export
			reset_reset_n                       : in  std_logic                    := 'X';             -- reset_n
			sw_external_connection_export       : in  std_logic_vector(3 downto 0) := (others => 'X')  -- export
		);
	end component nios;

