<pre>name: asicworld_code_hdl_models_serial_crc
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_serial_crc.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_serial_crc.v</a>

module serial_crc_ccitt (
	clk,
	reset,
	enable,
	init,
	data_in,
	crc_out
);
	input clk;
	input reset;
	input enable;
	input init;
	input data_in;
	output [15:0] crc_out;
	reg [15:0] lfsr;
	assign crc_out = lfsr;
	always @(posedge clk) if (reset) begin
		lfsr <= 16'hFFFF;
	end
	else if (enable) begin
		if (init) begin
			lfsr <= 16'hFFFF;
		end
		else begin
			lfsr[0] <= (data_in ^ lfsr[15]);
			lfsr[1] <= lfsr[0];
			lfsr[2] <= lfsr[1];
			lfsr[3] <= lfsr[2];
			lfsr[4] <= lfsr[3];
			lfsr[5] <= ((lfsr[4] ^ data_in) ^ lfsr[15]);
			lfsr[6] <= lfsr[5];
			lfsr[7] <= lfsr[6];
			lfsr[8] <= lfsr[7];
			lfsr[9] <= lfsr[8];
			lfsr[10] <= lfsr[9];
			lfsr[11] <= lfsr[10];
			lfsr[12] <= ((lfsr[11] ^ data_in) ^ lfsr[15]);
			lfsr[13] <= lfsr[12];
			lfsr[14] <= lfsr[13];
			lfsr[15] <= lfsr[14];
		end
	end
endmodule
</pre>