
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9980
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/top_module.vhd:50]
INFO: [Synth 8-3491] module 'fixed_to_float' declared at 'D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/fixed_to_float_stub.vhdl:5' bound to instance 'your_instance_name' of component 'fixed_to_float' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/top_module.vhd:71]
INFO: [Synth 8-638] synthesizing module 'fixed_to_float' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/fixed_to_float_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'proportional' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/proportional.vhd:45]
INFO: [Synth 8-3491] module 'multiplier_core' declared at 'D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/multiplier_core_stub.vhdl:5' bound to instance 'Proportional' of component 'multiplier_core' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/proportional.vhd:65]
INFO: [Synth 8-638] synthesizing module 'multiplier_core' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/multiplier_core_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'proportional' (1#1) [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/proportional.vhd:45]
INFO: [Synth 8-638] synthesizing module 'integral' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/integral.vhd:47]
	Parameter g_max_accumulator bound to: 31'b0001010101010101010101010101010 
INFO: [Synth 8-3491] module 'multiplier_core' declared at 'D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/multiplier_core_stub.vhdl:5' bound to instance 'ki_mult' of component 'multiplier_core' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/integral.vhd:84]
INFO: [Synth 8-3491] module 'accumulator_core' declared at 'D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/accumulator_core_stub.vhdl:5' bound to instance 'integral_accumulator' of component 'accumulator_core' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/integral.vhd:98]
INFO: [Synth 8-638] synthesizing module 'accumulator_core' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/realtime/accumulator_core_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'integral' (2#1) [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/integral.vhd:47]
INFO: [Synth 8-638] synthesizing module 'derivative' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/derivative.vhd:47]
	Parameter g_cutoff bound to: 32'b10101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'derivative' (3#1) [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/derivative.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'top_module' (4#1) [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/top_module.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.273 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1074.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/accumulator_core/accumulator_core/accumulator_core_in_context.xdc] for cell 'Integral/integral_accumulator'
Finished Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/accumulator_core/accumulator_core/accumulator_core_in_context.xdc] for cell 'Integral/integral_accumulator'
Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/multiplier_core/multiplier_core/multiplier_core_in_context.xdc] for cell 'Proportional/Proportional'
Finished Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/multiplier_core/multiplier_core/multiplier_core_in_context.xdc] for cell 'Proportional/Proportional'
Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/multiplier_core/multiplier_core/multiplier_core_in_context.xdc] for cell 'Integral/ki_mult'
Finished Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/multiplier_core/multiplier_core/multiplier_core_in_context.xdc] for cell 'Integral/ki_mult'
Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/.Xil/Vivado-8840-Ege-PC/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1127.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1127.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.777 ; gain = 53.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.777 ; gain = 53.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Integral/integral_accumulator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Proportional/Proportional. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Integral/ki_mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.777 ; gain = 53.504
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 's_buf_error_reg' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/proportional.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 's_buf_valid_error_reg' [D:/my/Vivado/pid_controller_v1/pid_controller_v1.srcs/sources_1/new/proportional.vhd:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1127.777 ; gain = 53.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1127.777 ; gain = 53.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1132.293 ; gain = 58.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1132.293 ; gain = 58.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1152.359 ; gain = 78.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance Derivative of module derivative having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fixed_to_float   |         1|
|2     |multiplier_core  |         2|
|3     |accumulator_core |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |accumulator_core_bbox |     1|
|2     |fixed_to_float_bbox   |     1|
|3     |multiplier_core_bbox  |     2|
|5     |BUFG                  |     1|
|6     |CARRY4                |    14|
|7     |LUT1                  |    11|
|8     |LUT2                  |    14|
|9     |LUT3                  |     2|
|10    |LUT4                  |     3|
|11    |LUT5                  |     1|
|12    |LUT6                  |    52|
|13    |FDRE                  |    65|
|14    |LD                    |    64|
|15    |IBUF                  |    61|
|16    |OBUFT                 |    12|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.148 ; gain = 83.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1158.148 ; gain = 30.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1158.148 ; gain = 83.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1170.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LD => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1170.203 ; gain = 95.930
INFO: [Common 17-1381] The checkpoint 'D:/my/Vivado/pid_controller_v1/pid_controller_v1.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 17:08:44 2020...
