# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1930 6.4e-05 512 410 190 281600 12.2289 6.72973 58.9939 209.585 287.699 287.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.001024 2048 175 1900 6912 1.43171 1.39149 26.638 52.4778 82.01 82.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.000512 512 260 420 32000 1.16365 0.82944 7.72346 26.2755 36.0904 36.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.001024 4096 480 1130 17152 2.70893 68.2602 104.703 175.714 175.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000512 512 320 370 33280 1.1536 0.831776 7.07456 26.2758 35.4348 35.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 6.4e-05 4096 150 2930 289408 46.3196 55.5916 3531.99 1675.18 5309.16 5309.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 6.4e-05 2048 360 1080 222208 57.5563 28.2993 604.065 837.671 1527.75 1527.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 3.2e-05 1024 190 970 557056 52.911 26.8829 664.545 837.598 1582.13 1582.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 4096 390 12130 561152 286.34 156.812 31281.2 4732.38 36457.5 36458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 6.4e-05 512 250 1550 225280 17.9588 6.70426 216.417 208.886 450.183 450.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 6.4e-05 512 410 190 281088 12.2446 6.74816 39.4058 209.748 268.304 268.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.001024 2048 175 1900 6912 1.42992 1.37072 31.0607 52.5137 86.4676 86.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.000512 512 260 420 31968 1.16518 0.829824 8.90515 26.2913 37.2934 37.3851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.001024 4096 480 1130 17136 2.71693 80.9697 104.782 188.51 188.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000512 512 320 370 33120 1.15357 0.8312 8.15786 26.2916 36.5341 36.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 6.4e-05 4096 150 2930 289440 46.4097 55.7042 4015.64 1677.23 5795.05 5795.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 6.4e-05 2048 360 1080 221184 58.0353 28.3554 687.409 838.43 1612.39 1612.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 3.2e-05 1024 190 970 557568 52.9418 26.9455 770.466 838.375 1688.91 1689.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 4096 390 12130 561024 286.938 157.002 37754.8 4715.65 42915 42915.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 6.4e-05 512 250 1550 221184 18.0154 6.6601 259.552 207.414 491.855 492.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 6.4e-05 512 410 190 281600 12.1999 6.74195 41.265 209.822 270.193 270.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.001024 2048 175 1900 6880 1.42694 1.36307 32.3419 52.3146 87.5356 87.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.000512 512 260 420 31680 1.16531 0.824832 9.24829 26.1843 37.5252 37.6218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.001024 4096 480 1130 17120 2.70963 84.4691 104.731 191.954 192.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000512 512 320 370 32960 1.15232 0.825088 8.51808 26.1869 36.7836 36.8814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 6.4e-05 4096 150 2930 289440 46.2705 55.6778 4205.26 1677 5984.29 5984.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 6.4e-05 2048 360 1080 221440 57.782 28.3098 718.607 839.494 1644.35 1644.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 3.2e-05 1024 190 970 555520 53.0526 26.9164 800.729 838.495 1719.39 1719.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 4096 390 12130 561280 286.191 156.872 39252.1 4716.62 44412.5 44413.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 6.4e-05 512 250 1550 225280 18.073 6.7287 275.795 209.915 510.728 510.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 6.4e-05 512 410 190 281088 12.1659 6.72502 38.3778 209.462 266.892 267.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.001024 2048 175 1900 6912 1.42541 1.3655 30.239 52.4391 85.5587 85.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.000512 512 260 420 31872 1.16122 0.827936 8.69709 26.2351 37.0238 37.1136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.001024 4096 480 1130 17088 2.7153 78.4056 104.631 185.796 185.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000512 512 320 370 33024 1.15053 0.829024 7.96384 26.235 36.2772 36.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 6.4e-05 4096 150 2930 289344 46.1818 55.5887 3920.58 1677.23 5699.65 5699.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 6.4e-05 2048 360 1080 221184 57.6663 28.3511 670.558 837.957 1594.69 1594.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 3.2e-05 1024 190 970 556032 52.7994 26.8617 747.48 837.176 1664.51 1664.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 4096 390 12130 560640 285.952 156.958 36518.4 4723.29 41685.3 41685.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 6.4e-05 512 250 1550 221184 17.75 6.61309 251.707 206.362 482.643 482.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 6.4e-05 512 410 190 280000 12.2873 6.74608 38.7404 209.618 267.552 267.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.001024 2048 175 1900 6800 1.43389 1.3673 30.2669 52.4759 85.636 85.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.000512 512 260 420 31600 1.1736 0.82992 8.72285 26.2515 37.0803 37.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.001024 4096 480 1130 17100 2.7105 79.4886 104.732 186.974 187.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000512 512 320 370 32800 1.16355 0.830848 8.00048 26.2517 36.346 36.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 6.4e-05 4096 150 2930 289400 46.5274 55.7425 3964.01 1677.61 5743.96 5744.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 6.4e-05 2048 360 1080 220800 58.0695 28.3577 677.199 837.806 1601.59 1601.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 3.2e-05 1024 190 970 556800 52.9692 26.9597 757.743 838.673 1676.54 1676.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 4096 390 12130 561600 287.346 157.168 37058.8 4719.21 42223.2 42223.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 6.4e-05 512 250 1550 217600 18.0661 6.63408 250.772 206.385 482.071 482.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 6.4e-05 512 410 190 279552 12.2597 6.73379 40.0924 209.275 268.518 268.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.001024 2048 175 1900 6720 1.42077 1.35917 30.7257 52.088 85.6853 85.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.000512 512 260 420 31360 1.16131 0.82128 8.9535 26.0486 37.0868 37.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.001024 4096 480 1130 17024 2.70637 81.4182 104.276 188.443 188.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000512 512 320 370 32704 1.15123 0.821248 8.25952 26.0518 36.3855 36.4798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 6.4e-05 4096 150 2930 289184 46.2659 55.6585 4040.93 1675.17 5818.11 5818.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 6.4e-05 2048 360 1080 220416 57.8975 28.339 693.567 836.67 1616.64 1616.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 3.2e-05 1024 190 970 555520 52.9665 26.8974 775.762 836.297 1692.12 1692.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 4096 390 12130 560896 286.464 157.119 37607.7 4731.97 42784 42784.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 6.4e-05 512 250 1550 222208 17.8179 6.64394 261.584 206.86 493.125 493.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 6.4e-05 512 410 190 280320 12.1821 6.73043 40.2732 208.78 268.132 268.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.001024 2048 175 1900 6720 1.42445 1.35782 30.8593 51.9408 85.6707 85.7402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.000512 512 260 420 31680 1.16973 0.830016 9.10416 26.2961 37.5021 37.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.001024 4096 480 1130 17040 2.70518 82.0389 104.408 189.197 189.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000512 512 320 370 33120 1.15706 0.82944 8.40294 26.2941 36.7834 36.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 6.4e-05 4096 150 2930 289200 46.3897 55.7063 4076.11 1675.14 5853.42 5853.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 6.4e-05 2048 360 1080 220800 57.7064 28.3568 698.979 835.477 1620.68 1620.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 3.2e-05 1024 190 970 552960 53.1706 26.8738 776.205 834.401 1690.84 1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 4096 390 12130 560640 286.87 156.98 38046.3 4709.85 43200.7 43201.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 6.4e-05 512 250 1550 222720 17.6962 6.62986 265.64 206.189 496.368 496.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 6.4e-05 512 410 190 280576 12.1472 6.71994 39.0499 208.988 267.068 267.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.001024 2048 175 1900 6656 1.41914 1.35574 29.2649 51.9685 84.0968 84.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.000512 512 260 420 31744 1.1695 0.834624 8.80848 26.3253 37.2365 37.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.001024 4096 480 1130 17024 2.70746 79.3569 104.38 186.487 186.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000512 512 320 370 33280 1.15248 0.833024 8.15949 26.3243 36.5707 36.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 6.4e-05 4096 150 2930 289280 46.252 55.6032 3942.68 1675.82 5720.43 5720.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 6.4e-05 2048 360 1080 221184 57.4242 28.2481 677.666 836.27 1599.77 1599.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 3.2e-05 1024 190 970 552960 52.9755 26.8236 752.524 835.126 1667.63 1667.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 4096 390 12130 561152 286.265 156.887 36787.6 4716.97 41948.4 41948.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 6.4e-05 512 250 1550 221184 18.2326 6.70925 254.95 208.973 489.082 489.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 6.4e-05 512 410 190 279552 12.1252 6.70317 39.2515 208.344 266.587 266.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.001024 2048 175 1900 6528 1.42067 1.35987 28.6168 52.1421 83.6285 83.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.000512 512 260 420 31488 1.15555 0.8192 8.83389 26.0292 36.9365 37.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.001024 4096 480 1130 16896 2.71104 79.5159 104.04 186.31 186.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000512 512 320 370 32256 1.14829 0.821248 8.00768 26.0256 36.1006 36.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 6.4e-05 4096 150 2930 289152 46.2128 55.5998 3979.23 1675.5 5756.62 5756.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 6.4e-05 2048 360 1080 218112 57.7793 28.1402 672.102 832.847 1591.02 1591.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 3.2e-05 1024 190 970 552960 52.5691 26.7346 755.111 833.85 1668.45 1668.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 4096 390 12130 559104 288.004 157.332 37117.6 4734.62 42298.2 42298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 6.4e-05 512 250 1550 221184 17.7559 6.61171 255.82 206.277 486.68 486.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 6.4e-05 512 410 190 278400 12.2359 6.71517 42.0276 208.588 269.727 269.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.001024 2048 175 1900 6400 1.42723 1.36128 30.5703 52.201 85.6492 85.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.000512 512 260 420 31200 1.16614 0.823328 9.39146 26.044 37.5243 37.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.001024 4096 480 1130 17000 2.71379 85.8838 104.718 193.359 193.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000512 512 320 370 32000 1.15139 0.820448 8.50627 26.05 36.6244 36.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 6.4e-05 4096 150 2930 288800 46.4077 55.6892 4207.25 1675.73 5985.16 5985.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 6.4e-05 2048 360 1080 217600 58.0448 28.2594 715.711 833.681 1635.86 1636.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 3.2e-05 1024 190 970 550400 53.0858 26.8001 805.659 835.688 1721.43 1721.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 4096 390 12130 560000 287.967 157.507 39650.2 4735.66 44832 44832.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 6.4e-05 512 250 1550 217600 18.0691 6.62934 271.049 206.434 502.395 502.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 6.4e-05 512 410 190 278528 12.2419 6.72301 49.4552 209.278 277.862 277.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 0.001024 2048 175 1900 6144 1.41328 1.34813 33.1182 51.679 87.6451 87.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.000512 512 260 420 30720 1.15226 0.810592 10.8428 25.751 38.6563 38.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.001024 4096 480 1130 16896 2.71155 99.668 104.483 206.906 206.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000512 512 320 370 31744 1.14326 0.807648 9.90544 25.7443 37.7005 37.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 6.4e-05 4096 150 2930 288768 46.2418 55.5786 4952.01 1675.41 6729.31 6729.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 6.4e-05 2048 360 1080 221184 57.4303 28.2399 854.217 837.402 1777.45 1777.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 3.2e-05 1024 190 970 548864 64.1475 26.8229 937.042 836.177 1864.38 1864.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 4096 390 12130 561152 286.163 156.989 46063.7 4724.49 51232 51232.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 6.4e-05 512 250 1550 212992 18.8548 6.7072 308.148 209.268 543.187 543.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1930 6.4e-05 512 410 195 281600 12.2217 6.73056 65.6637 209.565 294.349 294.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 0.001024 2048 175 1905 6976 1.42742 1.37027 26.5092 52.3947 81.7769 81.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1150 0.000512 512 260 420 32000 1.16336 0.830976 7.96672 26.2594 36.3173 36.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1960 0.001024 4096 480 1140 17184 2.72163 69.5972 104.891 177.256 177.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 0.000512 512 320 375 33152 1.14781 0.830048 7.01197 26.2549 35.3456 35.4378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 6.4e-05 4096 150 2925 289600 46.2442 55.5848 3460.13 1675.64 5237.68 5237.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1070 6.4e-05 2048 360 1080 221184 58.0279 28.311 1127.51 837.602 2051.62 2051.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1260 3.2e-05 1024 190 975 557056 52.9606 26.8814 662.258 838.88 1581.17 1581.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 3.2e-05 4096 390 12135 561664 285.797 156.603 32329.4 4708.91 37481.4 37482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 6.4e-05 512 250 1545 225280 17.9334 6.70925 223.504 208.875 457.234 457.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1930 6.4e-05 512 410 195 281600 12.277 6.74202 69.0029 209.628 297.815 297.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 0.001024 2048 175 1905 6960 1.43018 1.36304 26.7826 52.3839 82.0312 82.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 0.000512 512 260 420 32000 1.16797 0.83088 7.57626 26.2411 35.9166 36.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.001024 4096 480 1140 17160 2.71715 70.1889 104.752 177.702 177.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000512 512 320 375 33120 1.15283 0.830624 7.14742 26.2454 35.4754 35.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 6.4e-05 4096 150 2925 289520 46.475 55.6973 3486.18 1675.83 5264.27 5264.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1070 6.4e-05 2048 360 1080 220800 58.1588 28.3594 621.992 837.907 1546.58 1546.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 3.2e-05 1024 190 975 556800 53.1653 26.9435 669.962 837.748 1588 1588.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 3.2e-05 4096 390 12135 561600 287.115 157.151 32545.8 4717.48 37708.2 37708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 6.4e-05 512 250 1545 225280 18.1264 6.72973 226.613 209.611 461.284 461.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1930 6.4e-05 512 410 195 281088 12.2245 6.73066 64.2216 209.458 292.802 292.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 0.001024 2048 175 1905 6912 1.42493 1.38445 26.4959 52.3161 81.6931 81.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 0.000512 512 260 420 32064 1.16611 0.82944 7.61974 26.3364 36.0489 36.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.001024 4096 480 1140 17136 2.71373 69.9502 104.751 177.457 177.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000512 512 320 375 33216 1.15667 0.833536 7.11392 26.3369 35.5404 35.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 6.4e-05 4096 150 2925 289536 46.2754 55.6569 3473.23 1677.15 5252.39 5252.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 6.4e-05 2048 360 1080 220416 57.975 28.3607 610.195 837.257 1533.95 1534.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 3.2e-05 1024 190 975 556032 53.0325 26.8935 664.241 837.097 1581.45 1581.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 3.2e-05 4096 390 12135 561408 286.281 156.869 32475.9 4720.04 37639.8 37640.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 6.4e-05 512 250 1545 224256 17.9041 6.68678 225.021 208.407 458.229 458.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1930 6.4e-05 512 410 195 280448 12.2849 6.74182 61.8748 209.459 290.523 290.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.001024 2048 175 1905 6832 1.4295 1.38768 26.9845 52.2964 82.1707 82.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.000512 512 260 420 32032 1.17008 0.83184 7.84022 26.3435 36.2868 36.3791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.001024 4096 480 1140 17136 2.71846 71.6042 104.797 179.163 179.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000512 512 320 375 33152 1.15978 0.833312 7.31786 26.3428 35.7533 35.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 6.4e-05 4096 150 2925 289520 46.4507 55.7076 3534.12 1677.13 5313.49 5313.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 6.4e-05 2048 360 1080 220416 58.1638 28.3771 607.338 837.179 1531.22 1531.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 3.2e-05 1024 190 975 555520 53.1804 26.9214 680.14 837.112 1597.54 1597.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 4096 390 12135 561344 286.888 156.874 33025.1 4711.3 38180.9 38181.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 6.4e-05 512 250 1545 225792 18.0217 6.72973 231.358 209.446 465.774 465.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 6.4e-05 512 410 195 281600 12.1934 6.73005 36.08 209.837 265.002 265.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.001024 2048 175 1905 6912 1.4295 1.36992 27.7498 52.5392 83.1776 83.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.000512 512 260 420 32000 1.16362 0.828352 8.00611 26.3069 36.4005 36.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.001024 4096 480 1140 17152 2.72237 71.6288 104.938 179.333 179.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000512 512 320 375 33024 1.15286 0.831488 7.46573 26.3154 35.8649 35.9554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 6.4e-05 4096 150 2925 289408 46.2843 55.5971 3625.51 1677.13 5404.6 5404.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 6.4e-05 2048 360 1080 221184 57.8621 28.3436 621.734 838.792 1546.89 1547.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 3.2e-05 1024 190 975 557056 52.939 26.88 690.54 838.594 1609.14 1609.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 4096 390 12135 561152 286.229 156.825 32199.3 4723.47 37366.5 37367.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 6.4e-05 512 250 1545 225280 17.9374 6.70614 224.319 209.129 458.302 458.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 6.4e-05 512 410 195 281088 12.2426 6.74816 40.9604 209.752 269.863 269.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.001024 2048 175 1905 6912 1.43155 1.36266 32.1413 52.5117 87.5369 87.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.000512 512 260 420 31968 1.17283 0.827392 9.1591 26.2899 37.5479 37.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.001024 4096 480 1140 17136 2.72179 83.8675 104.893 191.525 191.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000512 512 320 375 33120 1.15818 0.832896 8.57974 26.2879 36.9564 37.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 6.4e-05 4096 150 2925 289440 46.4369 55.733 4071.32 1677.26 5850.82 5850.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 6.4e-05 2048 360 1080 220032 58.1064 28.335 698.862 839.357 1624.82 1624.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 3.2e-05 1024 190 975 555264 53.1824 26.9471 787.359 838.389 1706.06 1706.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 4096 390 12135 561024 286.626 157.032 38086.1 4715.84 43246.3 43246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 6.4e-05 512 250 1545 221184 18.0032 6.6601 262.901 207.418 495.193 495.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 6.4e-05 512 410 195 281600 12.2004 6.74608 39.9236 209.675 268.713 268.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.001024 2048 175 1905 6880 1.42365 1.35782 31.3017 52.2812 86.4566 86.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 0.000512 512 260 420 31680 1.16774 0.823776 8.95197 26.1658 37.2098 37.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.001024 4096 480 1140 17120 2.71472 81.6723 104.764 189.193 189.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000512 512 320 375 32960 1.15258 0.826304 8.3784 26.1673 36.624 36.7134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 6.4e-05 4096 150 2925 289440 46.2643 55.6728 3969.94 1675.85 5747.81 5747.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 6.4e-05 2048 360 1080 220160 57.9236 28.3095 682.031 838.147 1606.58 1606.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 3.2e-05 1024 190 975 555520 53.015 26.9288 768.422 837.928 1686.48 1686.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 4096 390 12135 561280 286.02 156.9 37083.9 4726.24 42253.7 42254.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 6.4e-05 512 250 1545 225280 18.065 6.7257 261.229 209.661 495.89 496.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 6.4e-05 512 410 195 281088 12.1536 6.72973 42.8691 209.482 271.397 271.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.001024 2048 175 1905 6912 1.42643 1.36848 33.7044 52.4453 89.0364 89.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 0.000512 512 260 420 31872 1.1672 0.827904 9.57542 26.236 37.9057 37.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.001024 4096 480 1140 17088 2.71565 86.744 104.749 194.251 194.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000512 512 320 375 33024 1.1527 0.827936 8.95904 26.2404 37.2772 37.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 6.4e-05 4096 150 2925 289536 46.1701 55.593 4234.09 1677.45 6013.39 6013.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 6.4e-05 2048 360 1080 219648 57.8151 28.3355 725.445 838.146 1649.9 1650.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 3.2e-05 1024 190 975 556032 52.7267 26.8665 818.878 837.152 1735.81 1735.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 4096 390 12135 560640 285.712 156.938 39412.3 4723.86 44579.5 44580.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 6.4e-05 512 250 1545 221184 17.7274 6.61869 273.344 206.383 504.287 504.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 6.4e-05 512 410 195 280000 12.2913 6.74912 42.3574 209.635 271.194 271.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.001024 2048 175 1905 6800 1.4336 1.36602 32.818 52.4835 88.19 88.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.000512 512 260 420 31600 1.1729 0.827392 9.4072 26.2508 37.7573 37.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.001024 4096 480 1140 17100 2.71952 86.2225 104.849 193.835 193.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000512 512 320 375 32800 1.15955 0.827808 8.79834 26.2519 37.1376 37.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 6.4e-05 4096 150 2925 289400 46.4757 55.7521 4200.02 1677.73 5980.06 5980.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 6.4e-05 2048 360 1080 220800 58.0345 28.371 723.443 837.886 1647.9 1648.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 3.2e-05 1024 190 975 556800 52.9211 26.9577 814.918 837.768 1732.76 1732.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 4096 390 12135 561600 287.115 157.139 39326 4715.19 44486.2 44486.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 6.4e-05 512 250 1545 217600 18.0686 6.63744 267.608 206.411 498.942 499.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 6.4e-05 512 410 195 279552 12.245 6.7344 42.5489 209.353 271.047 271.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.001024 2048 175 1905 6720 1.42061 1.35808 32.3789 52.1087 87.3555 87.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.000512 512 260 420 31360 1.16109 0.820256 9.41923 26.057 37.5566 37.6504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.001024 4096 480 1140 17024 2.7095 86.5076 104.426 193.686 193.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000512 512 320 375 32704 1.14819 0.821696 8.84765 26.063 36.9795 37.0716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 6.4e-05 4096 150 2925 289408 46.2736 55.6532 4241.38 1675.7 6019.09 6019.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 6.4e-05 2048 360 1080 220416 57.8746 28.3404 729.367 836.759 1652.51 1652.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 3.2e-05 1024 190 975 555520 52.9609 26.8956 818.942 836.617 1735.6 1735.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 4096 390 12135 560896 286.277 157.126 39542.9 4745.7 44732.7 44733.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 6.4e-05 512 250 1545 222208 17.81 6.63776 274.216 206.944 505.828 505.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 6.4e-05 512 410 195 280320 12.1862 6.72973 41.9036 209.003 269.986 270.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.001024 2048 175 1905 6720 1.42365 1.35773 31.7084 52.0027 86.5794 86.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 0.000512 512 260 420 31680 1.17184 0.829568 9.34659 26.3228 37.7706 37.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.001024 4096 480 1140 17040 2.71206 85.0608 104.64 192.456 192.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000512 512 320 375 33120 1.15645 0.828096 8.84435 26.3211 37.2482 37.3401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 6.4e-05 4096 150 2925 289200 46.3933 55.7063 4181.92 1676.95 5961.04 5961.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 6.4e-05 2048 360 1080 218880 58.0398 28.331 711.032 835.482 1633.05 1633.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 3.2e-05 1024 190 975 552960 53.0723 26.8783 800.634 835.204 1715.98 1716.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 4096 390 12135 560640 286.723 156.957 39159.8 4714.76 44318.9 44319.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 6.4e-05 512 250 1545 215040 18.2831 6.62934 261.896 206.418 493.439 493.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 6.4e-05 512 410 195 280576 12.1633 6.72723 40.2348 208.938 268.227 268.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.001024 2048 175 1905 6656 1.42131 1.35926 30.2745 51.9599 85.1109 85.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.000512 512 260 420 31744 1.17488 0.835456 9.01702 26.3178 37.4445 37.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.001024 4096 480 1140 17024 2.72179 81.352 104.468 188.586 188.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000512 512 320 375 32768 1.1607 0.833248 8.35315 26.3187 36.7687 36.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 6.4e-05 4096 150 2925 289280 46.2417 55.5937 4012.42 1675.44 5789.78 5789.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 6.4e-05 2048 360 1080 219136 57.8031 28.2788 682.175 835.196 1603.62 1603.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 3.2e-05 1024 190 975 552960 52.9108 26.8243 766.848 834.924 1681.7 1681.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 4096 390 12135 561152 286.134 156.893 37513.5 4715.45 42672.7 42673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 6.4e-05 512 250 1545 221184 18.2164 6.7055 257.155 208.929 491.228 491.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 6.4e-05 512 410 195 279552 12.1266 6.69789 47.2481 208.433 274.665 274.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.001024 2048 175 1905 6528 1.42147 1.36144 34.4157 52.1447 89.4333 89.5008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.000512 512 260 420 31488 1.15952 0.820128 10.5878 26.0221 38.693 38.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.001024 4096 480 1140 16896 2.70618 94.3453 104.157 201.249 201.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000512 512 320 375 32256 1.14928 0.820704 9.67523 26.0225 37.7673 37.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 6.4e-05 4096 150 2925 289152 46.25 55.611 4636.07 1675.63 6413.63 6413.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 6.4e-05 2048 360 1080 218112 57.7498 28.2767 790.953 832.854 1709.99 1710.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 3.2e-05 1024 190 975 552960 52.5355 26.7322 895.268 832.605 1807.33 1807.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 4096 390 12135 559104 287.796 157.345 43015.4 4735.05 48196.3 48196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 6.4e-05 512 250 1545 221184 17.7576 6.61565 299.22 206.282 530.089 530.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 6.4e-05 512 410 195 278400 12.2341 6.7208 47.2017 208.383 274.706 274.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.001024 2048 175 1905 6400 1.42752 1.36102 33.9723 52.15 89.0033 89.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.000512 512 260 420 31200 1.16454 0.82128 10.4736 26.0186 38.5854 38.6806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.001024 4096 480 1140 17000 2.71808 96.0191 104.719 203.502 203.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000512 512 320 375 32000 1.15411 0.821248 9.64026 26.0192 37.7335 37.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 6.4e-05 4096 150 2925 288800 46.381 55.7036 4648.03 1674.05 6424.25 6424.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 6.4e-05 2048 360 1080 217600 58.0553 28.2557 790.042 832.953 1709.46 1709.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 3.2e-05 1024 190 975 550400 53.0314 26.8084 892.146 832.669 1804.85 1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 4096 390 12135 560000 287.866 157.538 43755.8 4731.55 48933.5 48934.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 6.4e-05 512 250 1545 217600 18.0651 6.62902 299.221 206.224 530.352 530.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 6.4e-05 512 410 195 278528 12.2314 6.72365 42.8013 209.248 271.17 271.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 0.001024 2048 175 1905 6144 1.41517 1.35213 29.0427 51.6701 83.573 83.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.000512 512 260 420 30720 1.15443 0.811008 9.40624 25.744 37.2144 37.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.001024 4096 480 1140 16896 2.71699 86.5014 104.578 193.842 193.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000512 512 320 375 31744 1.14426 0.813056 8.80051 25.7436 36.5987 36.6879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 6.4e-05 4096 150 2925 288768 46.2314 55.5955 4270.84 1675.17 6047.91 6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 6.4e-05 2048 360 1080 217088 58.1314 28.2554 722.279 836.409 1645.24 1645.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 3.2e-05 1024 190 975 548864 53.4477 26.826 811.558 835.979 1728.01 1728.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 4096 390 12135 561152 286.316 157.026 39865.5 4723.9 45033.4 45034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 6.4e-05 512 250 1545 212992 18.8627 6.7088 264.469 209.239 499.491 499.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1930 6.4e-05 512 410 200 278016 12.3346 6.72614 64.6641 209.617 293.505 293.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 0.001024 2048 175 1900 6976 1.42544 1.37046 25.0806 52.4064 80.357 80.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 0.000512 512 260 420 31616 1.16378 0.831872 7.11328 26.2574 35.4653 35.5589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1960 0.001024 4096 480 1140 17184 2.72154 65.3816 104.841 172.986 173.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000512 512 320 380 33152 1.15184 0.829792 6.65261 26.2619 34.9943 35.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 6.4e-05 4096 150 2940 289536 46.2239 55.6041 3267.19 1676.13 5045.22 5045.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1070 6.4e-05 2048 360 1080 219648 58.0923 28.2794 1081.84 837.783 2006.16 2006.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 3.2e-05 1024 190 980 555008 53.1403 26.8781 626.773 837.762 1544.74 1544.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 3.2e-05 4096 390 12140 561664 285.518 156.601 30381.6 4715.15 35539.5 35540.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 6.4e-05 512 250 1560 225280 17.9248 6.7031 214.217 208.917 447.978 448.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1930 6.4e-05 512 410 200 278400 12.3756 6.7479 74.1121 209.622 303.017 303.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 0.001024 2048 175 1900 6960 1.42582 1.36778 28.3632 52.3835 83.6136 83.6883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.000512 512 260 420 31680 1.16531 0.828 8.10067 26.2395 36.4378 36.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.001024 4096 480 1140 17160 2.71402 74.369 104.753 181.877 181.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000512 512 320 380 33120 1.1545 0.831264 7.56429 26.2469 35.8966 35.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 6.4e-05 4096 150 2940 289440 46.461 55.7076 3676.11 1675.79 5454.15 5454.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1070 6.4e-05 2048 360 1080 219520 58.2204 28.3977 654.493 838.53 1579.8 1579.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 3.2e-05 1024 190 980 554240 53.4207 26.9455 707.318 837.749 1625.62 1625.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 3.2e-05 4096 390 12140 561600 286.861 157.14 34236.9 4717.55 39399.1 39399.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 6.4e-05 512 250 1560 225280 18.0883 6.72768 242.181 209.605 476.817 476.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1930 6.4e-05 512 410 200 277248 12.3813 6.73587 56.8034 209.431 285.512 285.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.001024 2048 175 1900 6912 1.42522 1.38762 26.3234 52.3131 81.5203 81.5862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 0.000512 512 260 420 31680 1.16934 0.833248 7.57306 26.3339 36.0088 36.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.001024 4096 480 1140 17136 2.71613 69.0768 104.742 176.578 176.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000512 512 320 380 33216 1.15162 0.82944 7.0753 26.3348 35.4923 35.5853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 6.4e-05 4096 150 2940 289440 46.3039 55.6676 3409.34 1677.01 5188.4 5188.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 6.4e-05 2048 360 1080 218880 58.0834 28.3678 580.737 837.183 1504.53 1504.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 3.2e-05 1024 190 980 552960 53.2853 26.8979 654.798 838.147 1573.31 1573.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 3.2e-05 4096 390 12140 561408 286.165 156.917 31720.5 4715.84 36880.1 36880.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 6.4e-05 512 250 1560 224256 17.9024 6.68672 223.103 208.389 456.296 456.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 6.4e-05 512 410 200 277760 12.3452 6.7417 36.0111 209.313 264.577 264.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.001024 2048 175 1900 6944 1.4279 1.35859 27.0752 52.2598 82.2132 82.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.000512 512 260 420 31584 1.17498 0.83216 7.7767 26.324 36.2064 36.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.001024 4096 480 1140 17136 2.71702 70.4796 104.723 177.96 178.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000512 512 320 380 33152 1.15859 0.83408 7.26061 26.3266 35.6776 35.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 6.4e-05 4096 150 2940 289408 46.4443 55.7158 3461.95 1676.16 5240.35 5240.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 6.4e-05 2048 360 1080 218624 58.3249 28.3812 590.847 836.661 1514.37 1514.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 3.2e-05 1024 190 980 553728 53.2978 27.017 664.957 836.533 1582 1582.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 4096 390 12140 561344 286.792 156.884 32198.2 4711.94 37354.5 37355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 6.4e-05 512 250 1560 225792 18.022 6.7272 229.355 209.355 463.673 463.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 6.4e-05 512 410 200 277504 12.3279 6.73178 36.0268 209.784 265.031 265.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.001024 2048 175 1900 6912 1.43043 1.37216 27.018 52.5252 82.4363 82.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.000512 512 260 420 31488 1.16483 0.830304 7.73213 26.301 36.1292 36.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.001024 4096 480 1140 17152 2.72157 69.1523 104.905 176.82 176.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000512 512 320 380 33024 1.14925 0.828 7.28899 26.3041 35.6709 35.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 6.4e-05 4096 150 2940 289408 46.2754 55.5992 3524.75 1676.7 5303.4 5303.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 6.4e-05 2048 360 1080 219136 58.0838 28.3063 598.546 838.456 1523.55 1523.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 3.2e-05 1024 190 980 555008 53.0963 26.8908 667.51 838.374 1586.06 1586.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 4096 390 12140 561152 286.102 156.804 31056.1 4721.76 36221.5 36222.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 6.4e-05 512 250 1560 225280 17.9463 6.70534 219.092 209.084 453.042 453.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 6.4e-05 512 410 200 277632 12.3676 6.74403 44.5669 209.552 273.392 273.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.001024 2048 175 1900 6912 1.43424 1.36582 33.9862 52.468 89.3464 89.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.000512 512 260 420 31680 1.16806 0.831488 9.67696 26.2634 38.0396 38.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.001024 4096 480 1140 17136 2.7199 87.8545 104.788 195.406 195.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000512 512 320 380 33120 1.15504 0.831488 9.04906 26.2663 37.4007 37.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 6.4e-05 4096 150 2940 289296 46.3954 55.7015 4273.88 1675.63 6051.68 6051.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 6.4e-05 2048 360 1080 218880 58.2363 28.369 729.433 837.535 1653.73 1653.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 3.2e-05 1024 190 980 552960 53.4305 26.9413 824.353 837.449 1742.36 1742.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 4096 390 12140 561024 286.522 157.021 39797 4711 44952.2 44952.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 6.4e-05 512 250 1560 221184 17.9891 6.6639 278.823 207.223 510.916 511.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1930 6.4e-05 512 410 200 276480 12.3049 6.724 32.238 208.868 260.3 260.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.001024 2048 175 1900 6624 1.42483 1.3856 22.8739 52.2667 78.0232 78.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.000512 512 260 420 31104 1.16595 0.82528 6.78413 26.1144 34.9881 35.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.001024 4096 480 1140 16992 2.71075 61.0512 104.398 168.202 168.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000512 512 320 380 32832 1.15395 0.827392 6.37261 26.1181 34.5695 34.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 6.4e-05 4096 150 2940 289152 46.2358 55.6607 2962.64 1675.13 4739.74 4739.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 6.4e-05 2048 360 1080 216576 58.256 28.2808 503.088 834.578 1424.36 1424.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 3.2e-05 1024 190 980 548352 53.4556 26.8435 570.353 835.828 1486.67 1486.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 4096 390 12140 561024 285.684 156.898 27543.7 4720.31 32707.3 32707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 6.4e-05 512 250 1560 211968 18.1277 6.57408 186.033 204.166 415.117 415.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 6.4e-05 512 410 200 277760 12.3231 6.73805 42.6886 209.797 271.713 271.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.001024 2048 175 1900 6880 1.42451 1.36381 32.4382 52.3095 87.623 87.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 0.000512 512 260 420 31360 1.16858 0.82768 9.25427 26.1802 37.5277 37.6172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.001024 4096 480 1140 17120 2.72198 84.2832 104.825 191.872 191.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000512 512 320 380 32960 1.1537 0.827296 8.68106 26.1791 36.9397 37.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 6.4e-05 4096 150 2940 289280 46.2588 55.6756 4142.42 1676.84 5921.27 5921.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 6.4e-05 2048 360 1080 218880 58.1498 28.3423 705.452 838.636 1630.74 1630.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 3.2e-05 1024 190 980 552960 53.3532 26.9204 796.401 840.644 1717.51 1717.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 4096 390 12140 561280 285.962 156.924 38738.3 4716.1 43897.9 43898.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 6.4e-05 512 250 1560 225280 18.0544 6.73226 274.945 209.79 509.738 509.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 6.4e-05 512 410 200 276480 12.3673 6.73094 30.1292 211.749 261.142 261.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.001024 2048 175 1900 6720 1.41795 1.35907 22.1775 52.5689 77.6128 77.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 0.000512 512 260 420 30720 1.16262 0.820672 6.50669 26.2507 34.8386 34.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.001024 4096 480 1140 16960 2.70813 58.6865 105.344 166.784 166.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000512 512 320 380 32640 1.15024 0.8192 6.15907 26.2567 34.4861 34.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 6.4e-05 4096 150 2940 289280 46.1189 55.5808 2888.4 1692.43 4682.61 4682.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 6.4e-05 2048 360 1080 217600 58.2311 28.3139 490.381 846.325 1423.41 1423.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 3.2e-05 1024 190 980 552960 53.1873 26.8829 556.984 847.269 1484.51 1484.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 4096 390 12140 560640 286.465 157.206 26833 4774.64 32052 32052.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 6.4e-05 512 250 1560 215040 18.207 6.61709 183.513 208.27 416.818 416.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 6.4e-05 512 410 200 276480 12.3269 6.72563 39.9168 209.464 268.596 268.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.001024 2048 175 1900 6912 1.42541 1.36762 30.5187 52.4434 85.8421 85.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 0.000512 512 260 420 31488 1.16541 0.827456 8.74429 26.2342 37.0725 37.1642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.001024 4096 480 1140 17088 2.7177 78.8038 104.746 186.31 186.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000512 512 320 380 33024 1.15021 0.82944 8.13168 26.233 36.4415 36.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 6.4e-05 4096 150 2940 289344 46.1529 55.593 3886.19 1677.24 5665.26 5665.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 6.4e-05 2048 360 1080 218112 58.0707 28.2767 657.075 837.289 1580.87 1581.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 3.2e-05 1024 190 980 552960 53.0753 26.8656 743.698 837.063 1660.89 1661.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 4096 390 12140 560640 285.799 156.936 36263.6 4723.31 41430.3 41430.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 6.4e-05 512 250 1560 221184 17.7307 6.62118 252.488 206.36 483.411 483.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 6.4e-05 512 410 200 273408 12.3571 6.70237 28.6739 208.506 256.399 256.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.001024 2048 175 1900 6528 1.41955 1.35824 20.4328 52.1839 75.4793 75.5491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.000512 512 260 420 30720 1.16768 0.82 6.22944 26.0424 34.3597 34.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.001024 4096 480 1140 16896 2.70266 56.4118 104.225 163.384 163.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000512 512 320 380 32256 1.15184 0.819744 5.77792 26.0406 33.889 33.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 6.4e-05 4096 150 2940 289152 46.2133 55.5971 2760.15 1676.76 4538.8 4538.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 6.4e-05 2048 360 1080 215040 58.2427 28.1436 464.689 835.305 1386.54 1386.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 3.2e-05 1024 190 980 546816 53.2338 26.7305 527.814 833.975 1441.94 1442.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 4096 390 12140 559104 287.737 157.332 25500.9 4738.36 30685 30685.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 6.4e-05 512 250 1560 221184 17.7481 6.61094 180.461 206.429 411.46 411.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 6.4e-05 512 410 200 276800 12.398 6.74608 41.8753 209.618 270.796 270.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.001024 2048 175 1900 6800 1.43222 1.37456 31.4781 52.4781 86.8507 86.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.000512 512 260 420 31600 1.17338 0.828768 9.17901 26.2492 37.5294 37.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.001024 4096 480 1140 17100 2.7177 82.7618 104.838 190.362 190.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000512 512 320 380 32800 1.16061 0.829248 8.46445 26.2823 36.8344 36.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 6.4e-05 4096 150 2940 289400 46.5094 55.7414 4044.73 1677.53 5824.59 5824.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 6.4e-05 2048 360 1080 219200 58.22 28.4938 690.979 837.91 1615.76 1615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 3.2e-05 1024 190 980 553600 53.287 26.9562 780.124 837.769 1698.32 1698.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 4096 390 12140 561600 287.069 157.131 37715.7 4714.66 42875.3 42875.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 6.4e-05 512 250 1560 217600 18.0599 6.63357 257.703 206.497 489.1 489.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 6.4e-05 512 410 200 275200 12.3449 6.71539 29.746 208.469 257.438 257.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.001024 2048 175 1900 6400 1.42422 1.38122 21.0522 52.174 76.1053 76.1733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.000512 512 260 420 31200 1.16736 0.82128 6.5625 26.0321 34.6844 34.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.001024 4096 480 1140 17000 2.7136 58.2979 104.765 165.819 165.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000512 512 320 380 32000 1.15453 0.819552 5.98371 26.032 34.0933 34.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 6.4e-05 4096 150 2940 288800 46.3922 55.6995 2836.65 1674.81 4613.63 4613.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 6.4e-05 2048 360 1080 217600 58.0377 28.2415 484.266 834.169 1404.88 1405.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 3.2e-05 1024 190 980 550400 58.9577 26.7986 547.028 833.141 1466.12 1466.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 4096 390 12140 560000 287.751 157.505 26223.3 4726.97 31396.2 31396.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 6.4e-05 512 250 1560 217600 18.0812 6.62934 182.068 206.407 413.406 413.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 6.4e-05 512 410 200 277760 12.3104 8.83421 53.8585 209.275 284.439 284.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.001024 2048 175 1900 6720 1.42 1.35872 39.273 52.0869 94.23 94.2969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.000512 512 260 420 30912 1.16477 0.823296 11.6052 26.0469 39.738 39.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.001024 4096 480 1140 17024 2.70746 104.903 104.378 212.033 212.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000512 512 320 380 32704 1.15091 0.820096 10.8848 26.047 39.0001 39.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 6.4e-05 4096 150 2940 289184 46.252 55.6647 5126.86 1675.1 6903.96 6904.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 6.4e-05 2048 360 1080 218624 58.0652 28.3177 875.227 836.417 1798.19 1798.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 3.2e-05 1024 190 980 551936 53.3558 26.939 985.594 836.288 1902.37 1902.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 4096 390 12140 560896 286.179 157.144 47417.3 4721.7 52583 52583.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 6.4e-05 512 250 1560 222208 17.8098 6.64166 335.081 206.858 566.602 566.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 6.4e-05 512 410 200 275968 12.3656 6.72688 35.5454 209.383 264.186 264.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 0.001024 2048 175 1900 6720 1.42995 1.36618 24.2766 52.4017 79.5626 79.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 0.000512 512 260 420 30464 1.17091 0.82688 7.5297 26.1268 35.7523 35.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.001024 4096 480 1140 16800 2.69782 68.1938 103.801 174.736 174.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000512 512 320 380 32256 1.15453 0.825344 7.19133 26.1318 35.3998 35.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 6.4e-05 4096 150 2940 288960 46.1238 55.6196 3391.99 1675.94 5169.74 5169.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 6.4e-05 2048 360 1080 218624 57.9862 28.3124 575.902 836.862 1499.22 1499.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 3.2e-05 1024 190 980 551936 53.2972 26.8707 648.715 836.575 1565.65 1565.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 4096 390 12140 559104 287.138 157.594 31470.6 4739.94 36656 36656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 6.4e-05 512 250 1560 215040 17.5139 6.56314 215.954 202.166 442.416 442.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 6.4e-05 512 410 200 276480 12.3366 6.72883 51.5523 209.009 279.785 279.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.001024 2048 175 1900 6720 1.4248 1.35594 37.7134 51.9985 92.5799 92.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 0.000512 512 260 420 31680 1.16925 0.833472 11.299 26.3228 39.7243 39.8155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.001024 4096 480 1140 17040 2.7136 100.762 104.632 208.15 208.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000512 512 320 380 33120 1.15648 0.831488 10.5912 26.3216 39.0021 39.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 6.4e-05 4096 150 2940 289200 46.3935 55.7159 4952.12 1676.97 6731.28 6731.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 6.4e-05 2048 360 1080 216960 58.3533 28.4065 834.214 835.476 1756.61 1756.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 3.2e-05 1024 190 980 549120 53.5482 26.8708 943.198 835.522 1859.33 1859.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 4096 390 12140 560640 286.495 157.079 45852.4 4714.69 51011.3 51011.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 6.4e-05 512 250 1560 215040 18.2807 6.62646 312.963 206.521 544.6 544.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 6.4e-05 512 410 200 276480 12.3011 6.7256 35.0485 209.088 263.328 263.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.001024 2048 175 1900 6720 1.42362 1.35987 25.4647 52.3196 80.6571 80.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 0.000512 512 260 420 30720 1.16954 0.822592 7.53357 26.0831 35.7079 35.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.001024 4096 480 1140 16800 2.69411 67.9791 103.988 174.705 174.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000512 512 320 380 32640 1.15142 0.821408 7.10662 26.0813 35.2617 35.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 6.4e-05 4096 150 2940 288960 46.2151 55.6564 3342.29 1676.45 5120.7 5120.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 6.4e-05 2048 360 1080 215040 58.4566 28.3477 561.162 835.776 1483.9 1484.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 3.2e-05 1024 190 980 545280 53.8846 26.8468 633.967 835.381 1550.26 1550.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 4096 390 12140 560640 285.932 156.983 30988.9 4717.84 36150.4 36151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 6.4e-05 512 250 1560 215040 18.2499 6.62515 210.653 206.509 442.247 442.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 6.4e-05 512 410 200 276480 12.2994 6.71744 50.1175 208.95 278.247 278.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.001024 2048 175 1900 6656 1.41776 1.35987 35.805 51.9619 90.6326 90.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.000512 512 260 420 31232 1.17101 0.830688 10.9268 26.3189 39.3494 39.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.001024 4096 480 1140 17024 2.7137 97.6097 104.473 204.84 204.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000512 512 320 380 32768 1.15917 0.833056 10.1628 26.3206 38.5741 38.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 6.4e-05 4096 150 2940 289280 46.2447 55.595 4834.71 1675.54 6612.17 6612.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 6.4e-05 2048 360 1080 217088 58.118 28.3935 812.379 835.229 1734.28 1734.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 3.2e-05 1024 190 980 552960 52.8873 26.8268 919.153 834.957 1834.01 1834.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 4096 390 12140 561152 285.949 156.906 44887.3 4715.56 50046.4 50047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 6.4e-05 512 250 1560 221184 18.2148 6.70925 312.295 208.938 546.369 546.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 6.4e-05 512 410 200 274432 12.3872 6.72915 33.5418 209.093 261.916 262.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 0.001024 2048 175 1900 6144 1.41312 1.37245 22.2927 51.6309 76.7808 76.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.000512 512 260 420 29696 1.1592 0.80896 7.08611 25.7224 34.877 34.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.001024 4096 480 1140 16896 2.71581 65.8202 104.503 173.084 173.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000512 512 320 380 31744 1.14278 0.81072 6.71379 25.7266 34.4946 34.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 6.4e-05 4096 150 2940 288768 46.2229 55.5968 3227 1673.96 5002.86 5002.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 6.4e-05 2048 360 1080 217088 58.1249 28.2988 545.392 835.7 1467.68 1467.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 3.2e-05 1024 190 980 548864 53.4608 26.8308 613.709 835.38 1529.57 1529.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 4096 390 12140 561152 286.301 157.034 30007.8 4722.8 35174.6 35175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 6.4e-05 512 250 1560 212992 18.8723 6.70531 201.898 209.09 436.779 436.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 6.4e-05 512 410 200 273408 12.3511 6.70176 43.1 208.292 270.607 270.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.001024 2048 175 1900 6528 1.42131 1.3824 30.5826 52.1258 85.5828 85.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.000512 512 260 420 30720 1.16544 0.8192 9.35014 26.017 37.4542 37.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.001024 4096 480 1140 16896 2.70541 85.0678 104.12 191.935 191.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000512 512 320 380 32256 1.14835 0.818592 8.66666 26.0172 36.7518 36.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 6.4e-05 4096 150 2940 289152 46.2715 55.5971 4220.6 1675.15 5997.7 5997.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 6.4e-05 2048 360 1080 215040 58.2328 28.2215 703.281 832.656 1622.56 1622.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 3.2e-05 1024 190 980 546816 53.2392 26.7324 791.302 833.896 1705.36 1705.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 4096 390 12140 559104 287.705 157.348 39142.3 4740.02 44328 44328.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 6.4e-05 512 250 1560 221184 17.7586 6.61453 271.243 206.227 502.047 502.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 6.4e-05 512 410 200 270336 12.2526 6.6407 30.1972 206.396 255.651 255.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 0.001024 2048 175 1900 5376 1.3888 1.34758 18.0015 50.5963 71.4066 71.4742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.000512 512 260 420 30720 1.17062 0.827456 6.69008 26.1488 34.9334 35.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.001024 4096 480 1140 16512 2.67264 58.903 103.115 164.737 164.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000512 512 320 380 32256 1.15546 0.826688 6.26819 26.1468 34.4945 34.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 6.4e-05 4096 150 2940 288768 46.2219 55.5904 2928.05 1674.32 4704.27 4704.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 6.4e-05 2048 360 1080 208896 58.405 27.9741 479.192 824.999 1390.74 1390.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 3.2e-05 1024 190 980 540672 52.9362 26.7981 553.943 825.497 1459.37 1459.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 4096 390 12140 559104 288.204 157.837 27067.1 4739.59 32253.4 32254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 6.4e-05 512 250 1560 196608 18.2651 6.53578 170.072 198.152 393.24 393.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 6.4e-05 512 410 200 275200 12.3471 6.71702 45.0971 208.596 272.92 273.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.001024 2048 175 1900 6400 1.42438 1.37818 31.8884 52.204 86.9694 87.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.000512 512 260 420 31200 1.16726 0.821248 9.95482 26.0459 38.0871 38.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.001024 4096 480 1140 17000 2.7177 89.3304 104.83 196.922 196.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000512 512 320 380 32000 1.15456 0.820384 9.03795 26.0545 37.1665 37.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 6.4e-05 4096 150 2940 288800 46.3821 55.7097 4301.93 1675.79 6079.88 6079.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 6.4e-05 2048 360 1080 217600 58.0387 28.234 732.993 833.693 1653.12 1653.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 3.2e-05 1024 190 980 550400 53.0478 26.8001 829.781 833.437 1743.26 1743.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 4096 390 12140 560000 287.898 157.511 40074.4 4729.59 45250.1 45250.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 6.4e-05 512 250 1560 217600 18.0608 6.63462 278.461 206.438 509.805 509.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 6.4e-05 512 410 200 268800 12.3237 6.64096 31.72 206.432 257.276 257.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 0.001024 2048 175 1900 5600 1.38947 1.33939 19.9636 50.5575 73.3201 73.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.000512 512 260 420 30400 1.17187 0.827936 7.01811 26.1642 35.2842 35.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.001024 4096 480 1140 16800 2.71786 63.0538 104.757 170.572 170.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000512 512 320 380 32000 1.16442 0.823968 6.56771 26.163 34.819 34.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 6.4e-05 4096 150 2940 288800 46.2213 55.6626 3059.19 1675.63 4836.79 4836.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 6.4e-05 2048 360 1080 211200 58.0484 27.9204 507.275 825.037 1418.44 1418.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 3.2e-05 1024 190 980 537600 53.2765 27.1319 584.863 824.573 1490.03 1490.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 4096 390 12140 560000 288.314 157.927 29113.2 4731.55 34291.7 34292.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 6.4e-05 512 250 1560 204800 19.0329 6.63446 190.33 206.417 422.63 422.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1930 6.4e-05 512 410 192 279040 12.3398 6.73171 62.9391 209.651 291.823 291.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 0.001024 2048 175 1896 6912 1.42746 1.37072 24.6551 52.4124 79.9355 80.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 0.000512 512 260 432 31360 1.16576 0.833152 7.26595 26.268 35.6309 35.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1960 0.001024 4096 480 1128 17216 2.72794 64.6144 104.897 172.282 172.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000512 512 320 384 33152 1.14925 0.831232 6.70314 26.2673 35.0506 35.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 6.4e-05 4096 150 2928 289408 46.2622 55.5868 3230.5 1676.29 5008.72 5008.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1070 6.4e-05 2048 360 1080 221184 58.0199 28.287 1061.88 838.033 1986.38 1986.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 3.2e-05 1024 190 984 556032 53.0219 26.8776 622.824 837.879 1540.79 1540.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 3.2e-05 4096 390 12144 561664 285.442 156.609 30136.7 4714.86 35294.2 35294.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 6.4e-05 512 250 1560 225280 17.9411 6.71053 211.278 208.947 445.087 445.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1930 6.4e-05 512 410 192 279040 12.3646 6.74787 64.2105 209.599 293.09 293.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 0.001024 2048 175 1896 6880 1.43098 1.36618 26.2905 52.3785 81.5374 81.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.000512 512 260 432 31360 1.17024 0.829216 7.73722 26.2481 36.0844 36.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.001024 4096 480 1128 17200 2.72381 68.3529 104.823 175.942 175.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000512 512 320 384 33120 1.15277 0.828512 7.12058 26.2434 35.441 35.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 6.4e-05 4096 150 2928 289360 46.4476 55.6995 3394.86 1675.64 5172.72 5172.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1070 6.4e-05 2048 360 1080 220800 58.1136 28.3505 608.249 837.843 1532.72 1532.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 3.2e-05 1024 190 984 555520 53.2428 26.9387 658.42 837.663 1576.45 1576.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 3.2e-05 4096 390 12144 561600 287.154 157.079 31657.4 4717.4 36819.7 36820.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 6.4e-05 512 250 1560 225280 18.114 6.72749 220.893 209.587 455.533 455.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1930 6.4e-05 512 410 192 278784 12.302 6.73984 57.3555 209.311 285.87 285.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.001024 2048 175 1896 6816 1.42176 1.38461 25.9482 52.2813 81.1095 81.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 0.000512 512 260 432 31296 1.16928 0.830336 7.68867 26.3136 36.1012 36.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.001024 4096 480 1128 17184 2.7241 67.773 104.807 175.348 175.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000512 512 320 384 33216 1.15478 0.834144 7.13469 26.3187 35.541 35.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 6.4e-05 4096 150 2928 289344 46.2699 55.6626 3342.63 1676.12 5120.76 5120.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 6.4e-05 2048 360 1080 220416 57.9224 28.3116 576.32 836.655 1499.37 1499.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 3.2e-05 1024 190 984 554496 53.1366 26.8928 647.776 837.344 1565.33 1565.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 4096 390 12144 561408 286.021 156.881 31170.1 4713.19 36326.8 36327.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 6.4e-05 512 250 1560 224256 17.8915 6.68877 218.755 208.269 451.823 451.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1930 6.4e-05 512 410 192 278016 12.2992 6.72723 65.9891 209.315 294.493 294.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 0.001024 2048 175 1896 6720 1.42822 1.37363 16.6462 52.4073 71.9279 72.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 0.000512 512 260 432 31104 1.17402 0.831104 5.06093 26.2133 33.3797 33.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.001024 4096 480 1128 17088 2.71155 43.4565 104.536 150.747 150.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000512 512 320 384 33024 1.15318 0.82896 4.71603 26.2164 33.0128 33.1029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 6.4e-05 4096 150 2928 289344 46.1804 55.583 2161.97 1676.05 3939.85 3939.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1070 6.4e-05 2048 360 1080 219648 57.8457 28.3508 403.111 836.596 1326.07 1326.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 3.2e-05 1024 190 984 552960 53.1305 26.8617 418.861 836.464 1335.51 1335.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 3.2e-05 4096 390 12144 560640 285.856 156.988 20187.6 4723.69 25354.9 25355.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 6.4e-05 512 250 1560 221184 17.7331 6.62054 141.422 206.215 372.202 372.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 6.4e-05 512 410 192 278656 12.3174 6.74406 40.4823 209.485 269.193 269.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.001024 2048 175 1896 6832 1.42736 1.36074 29.995 52.2972 85.1727 85.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.000512 512 260 432 31360 1.17453 0.833536 8.99686 26.3428 37.4477 37.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.001024 4096 480 1128 17192 2.72234 78.3119 104.987 186.067 186.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000512 512 320 384 33152 1.1568 0.83344 8.3081 26.3436 36.7436 36.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 6.4e-05 4096 150 2928 289296 46.3772 55.696 3876.74 1677.3 5656.19 5656.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 6.4e-05 2048 360 1080 220416 58.0318 28.3238 671.163 837.258 1594.94 1595.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 3.2e-05 1024 190 984 553728 53.1929 26.9212 744.975 837.202 1662.49 1662.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 4096 390 12144 561344 286.398 156.893 36107.3 4712 41263.3 41264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 6.4e-05 512 250 1560 225792 18.0006 6.72813 255.894 209.467 490.306 490.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1930 6.4e-05 512 410 192 277760 12.3121 6.73856 63.8854 209.322 292.429 292.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.001024 2048 175 1896 6720 1.41795 1.3824 18.9641 52.1006 73.9373 74.0049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.000512 512 260 432 30912 1.1649 0.822976 5.74602 26.0527 33.8872 33.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.001024 4096 480 1128 17136 2.72384 49.5442 104.88 157.193 157.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000512 512 320 384 32704 1.1529 0.821696 5.24678 26.0575 33.3797 33.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 6.4e-05 4096 150 2928 289184 46.2669 55.6667 2441.46 1675.43 4218.91 4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 6.4e-05 2048 360 1080 220416 57.8811 28.3 425.385 836.618 1348.35 1348.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 3.2e-05 1024 190 984 551936 53.3852 26.9087 471.451 836.495 1388.43 1388.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 3.2e-05 4096 390 12144 560896 286.272 157.134 22734.6 4718.46 27897.2 27897.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 6.4e-05 512 250 1560 222208 17.8225 6.64381 159.217 206.908 390.807 390.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 6.4e-05 512 410 192 278528 12.298 6.73488 38.9117 209.662 267.769 267.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.001024 2048 175 1896 6912 1.4336 1.37331 29.2626 52.5065 84.6675 84.7347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.000512 512 260 432 31232 1.1704 0.831488 8.59917 26.2822 36.9818 37.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.001024 4096 480 1128 17152 2.7136 73.771 104.724 181.252 181.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000512 512 320 384 33024 1.15699 0.830656 7.92013 26.2862 36.2912 36.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 6.4e-05 4096 150 2928 289280 46.2568 55.6272 3758 1675.75 5535.71 5535.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 6.4e-05 2048 360 1080 221184 57.7797 28.2796 649.631 838.096 1573.96 1574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 3.2e-05 1024 190 984 555008 53.0104 26.8849 711.619 838.008 1629.71 1629.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 4096 390 12144 561152 285.857 156.801 33239.2 4715.81 38398.4 38399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 6.4e-05 512 250 1560 225280 17.9344 6.71021 232.805 208.965 466.632 466.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1930 6.4e-05 512 410 192 276480 12.3275 6.72045 56.946 209.188 285.345 285.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.001024 2048 175 1896 6656 1.41926 1.38035 18.8124 52.0224 73.7062 73.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.000512 512 260 432 31232 1.17379 0.833536 5.84371 26.3469 34.2978 34.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.001024 4096 480 1128 17024 2.70851 47.6845 104.464 154.899 154.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000512 512 320 384 32768 1.15952 0.833792 5.36928 26.35 33.8131 33.9046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 6.4e-05 4096 150 2928 289280 46.2212 55.5993 2492.41 1677.47 4271.78 4271.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 6.4e-05 2048 360 1080 219136 57.7828 28.2948 428.684 836.479 1351.4 1351.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 3.2e-05 1024 190 984 552960 52.8844 26.8218 470.692 835.95 1386.53 1386.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 4096 390 12144 561152 286.075 156.882 21126.7 4721.2 26291.6 26292.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 6.4e-05 512 250 1560 221184 18.2312 6.70787 148.113 209.18 382.439 382.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 6.4e-05 512 410 192 278784 12.3251 6.74422 42.4752 209.75 271.454 271.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.001024 2048 175 1896 6912 1.42995 1.37197 32.4232 52.5163 87.8318 87.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.000512 512 260 432 31104 1.1728 0.831488 9.45597 26.2902 37.8508 37.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.001024 4096 480 1128 17136 2.71306 83.1786 104.766 190.7 190.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000512 512 320 384 33120 1.1567 0.830272 8.76736 26.2881 37.1402 37.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 6.4e-05 4096 150 2928 289296 46.3996 55.7179 4096.69 1677.24 5876.12 5876.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 6.4e-05 2048 360 1080 221184 57.9664 28.4392 710.113 838.45 1635.12 1635.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 3.2e-05 1024 190 984 555264 53.1411 26.9486 797.708 840.244 1718.23 1718.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 4096 390 12144 561024 286.576 157.046 38345.5 4721.95 43511.7 43512.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 6.4e-05 512 250 1560 221184 17.9803 6.66006 264.913 207.422 497.184 497.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 6.4e-05 512 410 192 276480 12.2999 6.72627 29.9105 208.979 258.08 258.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.001024 2048 175 1896 6624 1.42368 1.36067 21.763 52.3118 76.9467 77.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.000512 512 260 432 30528 1.16883 0.824704 6.60541 26.1363 34.8371 34.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.001024 4096 480 1128 16992 2.70541 58.2122 104.352 165.312 165.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000512 512 320 384 32832 1.15034 0.824608 6.22822 26.1389 34.4419 34.5321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 6.4e-05 4096 150 2928 289152 46.2135 55.6483 2863.26 1676.47 4641.67 4641.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 6.4e-05 2048 360 1080 218880 57.8728 28.4611 493.406 835.943 1415.85 1415.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 3.2e-05 1024 190 984 552960 52.9177 26.8407 557.439 835.129 1472.52 1472.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 4096 390 12144 561024 285.596 156.901 26753.7 4726.58 31923.5 31924.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 6.4e-05 512 250 1560 211968 18.1213 6.58035 178.906 204.335 408.156 408.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 6.4e-05 512 410 192 279040 12.2962 6.74173 40.1713 209.84 269.217 269.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.001024 2048 175 1896 6720 1.42538 1.36202 29.965 52.321 85.1628 85.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 0.000512 512 260 432 31040 1.16874 0.825184 8.88525 26.1858 37.1654 37.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.001024 4096 480 1128 17120 2.7097 78.9031 104.722 186.378 186.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000512 512 320 384 32960 1.15334 0.825856 8.28192 26.1902 36.5509 36.6428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 6.4e-05 4096 150 2928 289280 46.2479 55.6658 3913.23 1677.19 5692.42 5692.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 6.4e-05 2048 360 1080 220160 57.9215 28.4 672.03 838.806 1597.33 1597.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 3.2e-05 1024 190 984 555520 53.014 26.9267 756.917 838.71 1675.76 1675.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 4096 390 12144 561280 285.961 156.854 36593.4 4717.15 41754 41754.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 6.4e-05 512 250 1560 225280 18.0508 6.72173 257.705 209.834 492.536 492.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 6.4e-05 512 410 192 279040 12.2881 6.72973 29.1818 209.692 258.052 258.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.001024 2048 175 1896 6400 1.41776 1.35949 20.3157 52.0583 75.2418 75.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 0.000512 512 260 432 30720 1.16189 0.81904 6.40669 26.0004 34.4852 34.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.001024 4096 480 1128 16960 2.70931 56.5617 104.187 163.501 163.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000512 512 320 384 32640 1.14656 0.818848 5.93949 26.0018 34.0086 34.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 6.4e-05 4096 150 2928 289280 46.1356 55.5866 2781.18 1676 4558.98 4559.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 6.4e-05 2048 360 1080 220160 57.7941 28.3262 481.475 838.175 1405.93 1406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 3.2e-05 1024 190 984 552960 53.2348 26.8882 540.094 838.093 1458.49 1458.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 4096 390 12144 560640 286.462 157.182 25840.1 4731.96 31016.4 31017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 6.4e-05 512 250 1560 215040 18.2061 6.61709 175.745 206.256 407.036 407.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 6.4e-05 512 410 192 278016 12.2898 6.72563 51.8758 209.484 280.538 280.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.001024 2048 175 1896 6720 1.4295 1.37085 38.5358 52.4458 93.8732 93.9391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 0.000512 512 260 432 31104 1.17232 0.82944 11.5819 26.2348 39.9161 40.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.001024 4096 480 1128 17088 2.71155 101.231 104.624 208.609 208.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000512 512 320 384 33024 1.15219 0.828352 10.7639 26.2341 39.0803 39.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 6.4e-05 4096 150 2928 289344 46.1455 55.5943 4962.07 1677.4 6741.29 6741.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 6.4e-05 2048 360 1080 219648 57.8029 28.3487 855.437 837.511 1779.26 1779.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 3.2e-05 1024 190 984 552960 53.0555 26.864 959.423 837.24 1876.77 1876.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 4096 390 12144 560640 285.553 156.95 45897.9 4730.69 51071.7 51072.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 6.4e-05 512 250 1560 221184 17.726 6.61315 320.604 206.378 551.534 551.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 6.4e-05 512 410 192 276480 12.2342 6.69888 33.8261 208.35 261.269 261.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.001024 2048 175 1896 6528 1.42288 1.36042 23.2864 52.1435 78.3021 78.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.000512 512 260 432 30720 1.16445 0.819904 7.63504 26.0222 35.7406 35.8354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.001024 4096 480 1128 16896 2.70557 63.8806 104.025 170.655 170.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000512 512 320 384 32256 1.15075 0.819424 6.94358 26.0221 35.0351 35.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 6.4e-05 4096 150 2928 289152 46.2236 55.6216 3227.25 1675.51 5004.68 5004.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 6.4e-05 2048 360 1080 218112 57.7338 28.2409 548.186 832.711 1467.04 1467.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 3.2e-05 1024 190 984 546816 53.2027 26.7368 613.773 832.584 1526.49 1526.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 4096 390 12144 559104 287.741 157.347 30007.9 4739.12 35192.8 35193.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 6.4e-05 512 250 1560 221184 17.7538 6.61299 211.263 206.27 442.112 442.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 6.4e-05 512 410 192 278400 12.3481 6.74458 51.3351 209.444 280.038 280.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.001024 2048 175 1896 6800 1.43523 1.36806 38.4391 52.4334 93.7664 93.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.000512 512 260 432 31200 1.1776 0.829088 11.5392 26.2235 39.8708 39.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.001024 4096 480 1128 17100 2.70746 99.4751 104.625 206.849 206.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000512 512 320 384 32800 1.16173 0.830112 10.5612 26.2248 38.8755 38.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 6.4e-05 4096 150 2928 289400 46.4944 55.7404 4912.52 1676.12 6690.96 6691.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 6.4e-05 2048 360 1080 220800 58.0535 28.3896 848.878 837.188 1772.68 1772.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 3.2e-05 1024 190 984 553600 53.2736 26.9599 948.835 837.068 1866.33 1866.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 4096 390 12144 561600 286.93 157.13 45737.4 4717.24 50899.4 50900
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 6.4e-05 512 250 1560 217600 18.058 6.63962 313.066 206.213 544.199 544.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 6.4e-05 512 410 192 275200 12.3424 6.71571 34.5251 208.568 262.312 262.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.001024 2048 175 1896 6400 1.42589 1.36192 24.2749 52.1948 79.3472 79.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.000512 512 260 432 30400 1.16976 0.822976 7.60301 26.0453 35.7376 35.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.001024 4096 480 1128 17000 2.71347 67.3639 104.686 174.805 174.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000512 512 320 384 32000 1.15363 0.821312 7.02253 26.0443 35.1397 35.2377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 6.4e-05 4096 150 2928 288800 46.3729 55.7015 3316.55 1675.52 5094.22 5094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 6.4e-05 2048 360 1080 217600 58.027 28.2522 566.613 833.589 1486.64 1486.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 3.2e-05 1024 190 984 550400 53.0104 26.8257 638.241 834.238 1552.5 1552.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 4096 390 12144 560000 287.813 157.506 30805 4728.85 35979.8 35980.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 6.4e-05 512 250 1560 217600 18.0489 6.62842 210.182 206.403 441.471 441.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 6.4e-05 512 410 192 277760 12.3073 8.70838 50.0628 209.495 280.737 280.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.001024 2048 175 1896 6720 1.41936 1.35965 36.7281 52.1445 91.7405 91.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.000512 512 260 432 30912 1.16422 0.822432 11.1912 26.0763 39.3563 39.4497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.001024 4096 480 1128 17136 2.72179 98.0152 104.968 205.747 205.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000512 512 320 384 32704 1.15008 0.819456 10.262 26.0743 38.4064 38.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 6.4e-05 4096 150 2928 289184 46.2167 55.6509 4816.49 1676.83 6595.27 6595.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 6.4e-05 2048 360 1080 220416 57.8754 28.345 831.439 837.421 1755.24 1755.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 3.2e-05 1024 190 984 551936 53.3852 26.9002 925.929 837.282 1843.68 1843.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 4096 390 12144 560896 286.178 157.115 44804 4722.04 49970 49970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 6.4e-05 512 250 1560 222208 17.8096 6.63763 311.728 207.077 543.471 543.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 6.4e-05 512 410 192 275968 12.3565 6.72358 33.2571 209.606 262.105 262.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 0.001024 2048 175 1896 6720 1.42698 1.36877 24.561 52.4524 79.8988 79.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 0.000512 512 260 432 30464 1.17309 0.826912 7.32346 26.1529 35.5747 35.6674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.001024 4096 480 1128 17024 2.72528 64.533 104.985 172.287 172.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000512 512 320 384 32256 1.15504 0.824832 6.78483 26.1589 35.0198 35.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 6.4e-05 4096 150 2928 288960 46.1412 55.5889 3169.53 1677.7 4949.05 4949.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 6.4e-05 2048 360 1080 218624 57.9879 28.3406 544.938 837.733 1469.16 1469.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 3.2e-05 1024 190 984 551936 53.3023 26.8661 613.814 837.468 1531.64 1531.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 4096 390 12144 559104 287.208 157.629 29362.8 4742.67 34551 34551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 6.4e-05 512 250 1560 215040 17.521 6.56589 199.75 202.379 426.427 426.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 6.4e-05 512 410 192 276480 12.3369 6.73034 48.515 208.772 276.52 276.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.001024 2048 175 1896 6480 1.42266 1.35283 34.6201 51.9399 89.424 89.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 0.000512 512 260 432 31200 1.17296 0.831488 10.8993 26.2919 39.2931 39.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.001024 4096 480 1128 17040 2.70957 94.2036 104.386 201.343 201.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000512 512 320 384 33120 1.15837 0.831488 10.1591 26.2919 38.5386 38.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 6.4e-05 4096 150 2928 289200 46.4024 55.7117 4644.97 1675.08 6422.24 6422.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 6.4e-05 2048 360 1080 218880 58.0502 28.3421 799.733 834.641 1720.93 1721.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 3.2e-05 1024 190 984 552960 53.0368 26.8723 904.479 834.374 1818.95 1819.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 4096 390 12144 560640 286.591 157.056 43114.3 4716.4 48275.1 48275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 6.4e-05 512 250 1560 215040 18.2774 6.63552 293.736 206.189 525.053 525.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 6.4e-05 512 410 192 276480 12.3009 6.7303 31.5821 209.039 259.818 259.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.001024 2048 175 1896 6240 1.42739 1.36269 22.1623 52.3106 77.356 77.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 0.000512 512 260 432 30720 1.16774 0.821248 7.10307 26.0771 35.2679 35.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.001024 4096 480 1128 16800 2.69107 60.6329 103.838 167.207 167.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000512 512 320 384 32640 1.15338 0.821088 6.52877 26.0755 34.6777 34.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 6.4e-05 4096 150 2928 288960 46.207 55.6641 2990.37 1675.97 4768.29 4768.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 6.4e-05 2048 360 1080 218880 57.8696 28.3289 514.938 835.508 1436.8 1436.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 3.2e-05 1024 190 984 552960 52.9161 26.8531 582.962 835.198 1498.12 1498.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 4096 390 12144 560640 285.889 157.019 27918 4719.5 33081.1 33081.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 6.4e-05 512 250 1560 215040 18.2531 6.62509 191.486 206.459 423.038 423.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 6.4e-05 512 410 192 276480 12.2958 6.72342 46.3524 209.213 274.747 274.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.001024 2048 175 1896 6656 1.41926 1.35578 34.0201 52.0072 88.8921 88.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.000512 512 260 432 31232 1.1729 0.82944 10.4855 26.3403 38.9245 39.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.001024 4096 480 1128 17024 2.70998 90.3032 104.441 197.499 197.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000512 512 320 384 32768 1.16006 0.830912 9.6001 26.3447 38.0328 38.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 6.4e-05 4096 150 2928 289280 46.2254 55.5792 4440.49 1677.11 6219.5 6219.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 6.4e-05 2048 360 1080 219136 57.7697 28.2586 763.881 836.784 1686.86 1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 3.2e-05 1024 190 984 552960 52.8871 26.8216 863.463 835.739 1779.1 1779.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 4096 390 12144 561152 285.964 156.872 41210.7 4720.28 46374.5 46375.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 6.4e-05 512 250 1560 221184 18.2205 7.07094 286.274 209.132 520.904 521.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 6.4e-05 512 410 192 274432 12.3876 6.72768 31.2438 209.276 259.802 259.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 0.001024 2048 175 1896 6144 1.41312 1.35373 21.0124 51.6783 75.5467 75.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.000512 512 260 432 29696 1.16122 0.807936 6.66794 25.7475 34.4841 34.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.001024 4096 480 1128 16896 2.71091 60.1149 104.462 167.331 167.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000512 512 320 384 31744 1.14051 0.811008 6.46758 25.7493 34.2678 34.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 6.4e-05 4096 150 2928 288768 46.2234 55.595 3022.86 1675.5 4800.26 4800.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 6.4e-05 2048 360 1080 217088 58.1378 28.3927 513.949 836.425 1437.07 1437.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 3.2e-05 1024 190 984 548864 53.4524 26.8282 580.265 836.146 1496.88 1497.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 4096 390 12144 561152 286.249 157.012 28268.7 4724.49 33437.1 33437.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 6.4e-05 512 250 1560 212992 18.8497 6.71066 190.219 209.267 425.266 425.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1930 6.4e-05 512 410 200 278528 12.3232 6.73162 71.0631 209.601 299.888 300.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 0.001024 2048 175 1900 6912 1.42899 1.37251 28.0787 52.4083 83.3632 83.4432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 0.000512 512 260 425 32000 1.16509 0.832416 8.11587 26.2562 36.47 36.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1960 0.001024 4096 480 1150 17152 2.71565 74.4596 104.769 181.988 182.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000512 512 320 375 33024 1.15088 0.831488 7.50499 26.2657 35.8513 35.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 6.4e-05 4096 150 2925 289408 46.2231 55.5997 3639.11 1675.92 5416.93 5417.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1070 6.4e-05 2048 360 1075 220672 57.9902 28.292 1177.88 837.731 2102.07 2102.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 3.2e-05 1024 190 975 553984 53.2445 26.9014 703.67 837.696 1621.71 1621.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 3.2e-05 4096 390 12150 561408 285.938 156.789 34017.3 4715.34 39176 39176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 6.4e-05 512 250 1550 225280 17.9296 6.7072 238.692 208.902 472.448 472.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1930 6.4e-05 512 410 200 278400 12.4169 6.74768 61.7498 209.794 290.879 291.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 0.001024 2048 175 1900 6880 1.43018 1.37178 25.2516 52.4295 80.5576 80.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.000512 512 260 425 32000 1.16531 0.8312 7.30947 26.2678 35.6747 35.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.001024 4096 480 1150 17160 2.72384 67.0483 104.944 174.761 174.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000512 512 320 375 32960 1.15798 0.8328 6.75933 26.2672 35.1191 35.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 6.4e-05 4096 150 2925 289360 46.4653 55.7131 3262.13 1677.2 5041.6 5041.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1070 6.4e-05 2048 360 1075 220800 58.1165 28.5 580.277 838.501 1505.57 1505.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 3.2e-05 1024 190 975 552960 53.6028 26.9521 629.092 838.456 1548.31 1548.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 3.2e-05 4096 390 12150 561280 287.367 157.337 30448.1 4728.69 35622.2 35622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 6.4e-05 512 250 1550 225280 18.0964 6.72813 212.531 209.782 447.362 447.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1930 6.4e-05 512 410 200 277760 12.3883 6.91312 61.3197 209.595 290.379 290.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 0.001024 2048 175 1900 6720 1.42541 1.36294 16.227 52.2626 71.3473 71.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 0.000512 512 260 425 31680 1.16701 0.825504 4.8088 26.154 33.0551 33.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.001024 4096 480 1150 17120 2.71846 43.1581 104.832 150.752 150.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000512 512 320 375 32640 1.15469 0.827232 4.4311 26.1671 32.683 32.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 6.4e-05 4096 150 2925 289280 46.2787 55.6687 2103.99 1675.18 3881.19 3881.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1070 6.4e-05 2048 360 1075 220160 58.3086 28.314 1027.32 838.051 1952.16 1952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 3.2e-05 1024 190 975 552960 53.4429 26.9201 408.017 838.746 1327.31 1327.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 3.2e-05 4096 390 12150 560640 287.191 157.336 19589.1 4727.23 24761.5 24762.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 6.4e-05 512 250 1550 225280 18.0609 6.71949 137.684 209.577 372.253 372.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1930 6.4e-05 512 410 200 278016 12.3453 6.8975 57.8668 209.426 286.702 286.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.001024 2048 175 1900 6816 1.4273 1.38442 26.6756 52.3089 81.8724 81.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.000512 512 260 425 32064 1.16355 0.831904 7.85507 26.3329 36.2886 36.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.001024 4096 480 1150 17136 2.71763 71.36 104.844 178.967 179.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000512 512 320 375 33024 1.15315 0.831808 7.25098 26.3314 35.668 35.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 6.4e-05 4096 150 2925 289344 46.2937 55.6524 3474 1677.07 5253.1 5253.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 6.4e-05 2048 360 1075 220416 57.9134 28.3017 592.425 837.062 1515.87 1516.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 3.2e-05 1024 190 975 552960 53.2398 26.8892 669.621 837.805 1587.76 1587.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 4096 390 12150 561024 286.721 157.214 32475 4723.95 37643.6 37644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 6.4e-05 512 250 1550 224256 17.9022 6.6864 226.475 208.522 459.798 459.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1930 6.4e-05 512 410 200 278016 12.3234 6.72966 65.2935 209.265 293.775 293.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 0.001024 2048 175 1900 6720 1.42893 1.3679 17.3709 52.3914 72.6303 72.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.000512 512 260 425 31872 1.16736 0.82752 5.15446 26.2068 33.4558 33.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.001024 4096 480 1150 17088 2.7177 45.9254 104.745 153.43 153.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000512 512 320 375 32640 1.1551 0.829472 4.73197 26.2112 33.0293 33.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 6.4e-05 4096 150 2925 289344 46.1814 55.5971 2249.94 1675.6 4027.4 4027.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1070 6.4e-05 2048 360 1075 219648 57.8437 28.2872 413.971 836.372 1336.64 1336.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 3.2e-05 1024 190 975 552960 53.118 26.862 435.154 836.239 1351.56 1351.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 3.2e-05 4096 390 12150 560640 285.787 156.928 21060.4 4719.03 26222.9 26223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 6.4e-05 512 250 1550 221184 17.7492 6.61738 145.818 206.159 376.563 376.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 6.4e-05 512 410 200 277760 12.3558 6.74141 38.7844 209.483 267.531 267.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.001024 2048 175 1900 6832 1.42723 1.36499 28.7967 52.2979 83.9793 84.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.000512 512 260 425 32032 1.17043 0.835328 8.49504 26.3414 36.9415 37.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.001024 4096 480 1150 17136 2.71942 76.3238 104.911 183.997 184.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000512 512 320 375 32928 1.15987 0.832192 7.82314 26.3402 36.2534 36.3462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 6.4e-05 4096 150 2925 289296 46.3788 55.7035 3723.7 1677.31 5503.17 5503.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 6.4e-05 2048 360 1075 220416 58.0361 28.3852 640.543 837.359 1564.49 1564.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 3.2e-05 1024 190 975 551936 53.5668 26.9365 712.818 837.286 1630.81 1630.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 4096 390 12150 560896 287.01 157.189 34650 4721.58 39816.5 39817.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 6.4e-05 512 250 1550 225792 18.0087 6.72563 244.371 209.468 478.787 478.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1930 6.4e-05 512 410 200 277760 12.3219 6.72954 62.7201 209.264 291.195 291.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.001024 2048 175 1900 6720 1.41952 1.38045 18.2658 52.0887 73.225 73.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 0.000512 512 260 425 31360 1.16269 0.82288 5.39878 26.051 33.5341 33.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.001024 4096 480 1150 17024 2.7103 48.1988 104.486 155.436 155.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000512 512 320 375 32256 1.15107 0.8192 4.94762 26.0493 33.0651 33.1576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 6.4e-05 4096 150 2925 289184 46.2477 55.6708 2348.58 1675 4125.57 4125.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 6.4e-05 2048 360 1075 220416 57.8458 28.3222 407.474 836.461 1330.26 1330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 3.2e-05 1024 190 975 551936 53.3784 26.8981 454.061 836.319 1370.84 1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 3.2e-05 4096 390 12150 560896 286.261 157.131 21882.8 4769.6 27096.5 27097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 6.4e-05 512 250 1550 222208 17.81 6.63962 152.656 206.853 384.168 384.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 6.4e-05 512 410 200 278528 12.2933 6.73274 39.9934 209.827 269.01 269.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.001024 2048 175 1900 6912 1.42931 1.36806 30.3918 52.5299 85.8098 85.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 0.000512 512 260 425 32000 1.16531 0.828224 8.80803 26.3005 37.2044 37.2958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.001024 4096 480 1150 17088 2.71155 77.9725 104.689 185.414 185.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000512 512 320 375 33024 1.15293 0.828864 8.11837 26.3042 36.5043 36.5957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 6.4e-05 4096 150 2925 289280 46.2761 55.5839 3859.21 1676.94 5638.09 5638.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 6.4e-05 2048 360 1075 220160 57.868 28.2931 662.491 838.682 1587.49 1587.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 3.2e-05 1024 190 975 552960 53.334 26.9097 744.49 838.503 1663.43 1663.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 4096 390 12150 561152 285.812 156.805 34935 4719.15 40097.4 40098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 6.4e-05 512 250 1550 225280 17.9232 6.70662 243.291 209.223 477.358 477.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1930 6.4e-05 512 410 200 276480 12.306 6.7233 27.9432 208.992 256.126 256.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.001024 2048 175 1900 6656 1.42035 1.3793 19.6833 51.9724 74.5277 74.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 0.000512 512 260 425 31744 1.17133 0.835712 5.87648 26.3258 34.3069 34.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.001024 4096 480 1150 17024 2.71155 50.7438 104.599 158.096 158.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000512 512 320 375 32768 1.1609 0.832928 5.49699 26.3229 33.9142 34.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 6.4e-05 4096 150 2925 289280 46.2255 55.5894 2569.9 1675.9 4347.7 4347.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 6.4e-05 2048 360 1075 219136 57.7864 28.244 437.796 835.435 1359.42 1359.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 3.2e-05 1024 190 975 548864 53.4119 26.8163 485.139 835.237 1400.79 1400.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 4096 390 12150 561152 285.996 156.86 22154.4 4721.01 27319 27319.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 6.4e-05 512 250 1550 221184 18.2137 6.70672 152.753 208.974 386.865 387.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 6.4e-05 512 410 200 277632 12.364 6.74496 42.2193 209.517 271.005 271.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.001024 2048 175 1900 6912 1.43155 1.36602 32.3592 52.4545 87.6974 87.7655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 0.000512 512 260 425 31968 1.16576 0.830048 9.32214 26.2577 37.6761 37.7702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.001024 4096 480 1150 17064 2.71126 84.3284 104.499 191.582 191.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000512 512 320 375 32832 1.15469 0.82944 8.61024 26.2578 36.9504 37.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 6.4e-05 4096 150 2925 289296 46.3995 55.7192 4092.7 1675.35 5870.25 5870.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 6.4e-05 2048 360 1075 220032 58.0482 28.4119 701.045 837.504 1625.16 1625.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 3.2e-05 1024 190 975 552960 53.4761 26.9441 795.434 837.41 1713.46 1713.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 4096 390 12150 560448 287.56 157.413 38493.9 4722.56 43662.1 43662.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 6.4e-05 512 250 1550 221184 17.9909 6.66371 265.468 207.187 497.524 497.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 6.4e-05 512 410 200 276480 12.3134 6.72691 30.594 209.004 258.802 258.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.001024 2048 175 1900 6624 1.42326 1.38445 22.2261 52.3164 77.4248 77.4914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 0.000512 512 260 425 31680 1.16499 0.825344 6.73773 26.1388 34.967 35.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.001024 4096 480 1150 16992 2.70989 60.9219 104.603 168.278 168.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000512 512 320 375 32256 1.15504 0.82256 6.17658 26.1436 34.397 34.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 6.4e-05 4096 150 2925 289152 46.2103 55.6521 2921.41 1676.68 4700.03 4700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 6.4e-05 2048 360 1075 218880 57.8593 28.276 500.342 835.349 1421.98 1422.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 3.2e-05 1024 190 975 548352 53.4703 26.8413 564.106 836.935 1481.54 1481.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 4096 390 12150 559872 287.794 157.574 27369.9 4741.71 32557.7 32558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 6.4e-05 512 250 1550 211968 18.1276 6.58109 182.241 204.358 411.523 411.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 6.4e-05 512 410 200 277760 12.345 6.7353 40.9062 209.821 269.97 270.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.001024 2048 175 1900 6720 1.42541 1.3599 30.6545 52.3143 85.8436 85.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.000512 512 260 425 31680 1.16838 0.826304 9.03414 26.1822 37.3122 37.4063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.001024 4096 480 1150 17120 2.71859 82.2963 104.947 190.007 190.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000512 512 320 375 32640 1.15392 0.827136 8.30947 26.1804 36.5685 36.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 6.4e-05 4096 150 2925 289280 46.219 55.6628 3976.66 1677.08 5755.69 5755.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 6.4e-05 2048 360 1075 220160 57.9143 28.3382 680.746 838.709 1605.88 1606.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 3.2e-05 1024 190 975 552960 53.363 26.9189 770.3 840.725 1691.51 1691.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 4096 390 12150 560640 287.044 157.315 37215.9 4730.41 42391.4 42392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 6.4e-05 512 250 1550 225280 18.046 6.72365 261.628 209.801 496.419 496.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 6.4e-05 512 410 200 276480 12.3684 6.73114 29.0036 209.699 257.963 258.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.001024 2048 175 1900 6400 1.41693 1.3792 20.7768 52.0566 75.7004 75.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.000512 512 260 425 31360 1.15994 0.821248 6.4247 25.998 34.5044 34.5966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.001024 4096 480 1150 16960 2.71162 57.7121 104.423 164.888 164.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000512 512 320 375 32000 1.14541 0.81888 5.86317 26.0016 33.9322 34.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 6.4e-05 4096 150 2925 289280 46.1576 55.5803 2793.68 1676.04 4571.53 4571.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 6.4e-05 2048 360 1075 220160 57.8135 28.3138 480.544 838.187 1405.04 1405.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 3.2e-05 1024 190 975 552960 53.2561 26.8893 541.878 838.18 1460.39 1460.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 4096 390 12150 560640 286.507 157.197 25913.4 4728.54 31086.4 31087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 6.4e-05 512 250 1550 215040 18.2223 6.6153 175.501 206.254 406.812 406.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 6.4e-05 512 410 200 278016 12.2718 6.73178 50.5612 209.501 279.228 279.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.001024 2048 175 1900 6720 1.42531 1.37104 37.6362 52.4493 92.9719 93.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.000512 512 260 425 31872 1.16269 0.827584 11.1967 26.2371 39.5245 39.6163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.001024 4096 480 1150 17088 2.71706 100.346 104.867 207.974 208.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000512 512 320 375 32640 1.15555 0.827904 10.2663 26.2373 38.5843 38.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 6.4e-05 4096 150 2925 289344 46.166 55.595 4844.92 1677.57 6624.33 6624.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 6.4e-05 2048 360 1075 219648 57.8022 28.2679 826.681 837.438 1750.34 1750.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 3.2e-05 1024 190 975 552960 53.095 26.8599 935.746 837.315 1853.2 1853.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 4096 390 12150 560640 285.553 156.97 44935.4 4724.18 50102.8 50103.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 6.4e-05 512 250 1550 221184 17.727 6.61882 312.942 206.402 543.902 544.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 6.4e-05 512 410 200 276480 12.2478 6.69904 33.9307 208.345 261.383 261.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.001024 2048 175 1900 6528 1.42154 1.38214 23.5991 52.1405 78.6161 78.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 0.000512 512 260 425 31488 1.15648 0.821248 7.50339 26.0211 35.6029 35.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.001024 4096 480 1150 16896 2.70598 66.5075 104.258 173.515 173.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000512 512 320 375 32256 1.15046 0.821248 6.9552 26.0298 35.0551 35.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 6.4e-05 4096 150 2925 289152 46.1948 55.581 3259 1675.5 5036.35 5036.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 6.4e-05 2048 360 1075 218112 57.7508 28.1837 552.987 832.694 1471.77 1471.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 3.2e-05 1024 190 975 546816 53.24 26.7296 621.446 845.742 1547.35 1547.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 4096 390 12150 559104 287.782 157.353 30243.2 4734.76 35423.8 35424.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 6.4e-05 512 250 1550 221184 17.7581 6.61539 210.034 206.275 440.9 441.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 6.4e-05 512 410 200 276800 12.3922 6.7447 50.4659 209.436 279.2 279.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.001024 2048 175 1900 6800 1.4319 1.36602 37.763 52.4344 93.0861 93.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.000512 512 260 425 31600 1.176 0.827456 11.0613 26.2305 39.397 39.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.001024 4096 480 1150 17100 2.72022 99.9828 104.858 207.606 207.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000512 512 320 375 32800 1.15917 0.829056 10.3863 26.227 38.7017 38.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 6.4e-05 4096 150 2925 289200 46.4629 55.7359 4887.75 1676.13 6666.15 6666.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 6.4e-05 2048 360 1075 219200 58.1959 28.359 827.436 837.286 1751.44 1751.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 3.2e-05 1024 190 975 550400 53.695 27.0166 931.144 837.06 1849.11 1849.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 4096 390 12150 560800 287.978 157.636 45342.6 4757.56 50546.4 50547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 6.4e-05 512 250 1550 217600 18.0678 6.63766 309.514 206.213 540.643 540.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 6.4e-05 512 410 200 275200 12.3438 6.71965 33.9007 208.628 261.754 261.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.001024 2048 175 1900 6400 1.42541 1.35962 24.0719 52.2147 79.159 79.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.000512 512 260 425 31200 1.16662 0.81904 7.50675 26.0505 35.6411 35.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.001024 4096 480 1150 17000 2.71565 68.2579 104.957 175.973 176.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000512 512 320 375 32000 1.15373 0.821248 6.89248 26.0536 35.0202 35.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 6.4e-05 4096 150 2925 288800 46.36 55.7138 3258.1 1676.09 5036.34 5036.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 6.4e-05 2048 360 1075 217600 58.0292 28.246 550.036 833.865 1470.33 1470.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 3.2e-05 1024 190 975 544000 53.8837 26.8006 613.793 833.609 1528.27 1528.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 4096 390 12150 560000 287.844 157.5 30305.4 4734 35485.4 35485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 6.4e-05 512 250 1550 217600 18.0582 6.62877 206.368 206.475 437.741 437.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 6.4e-05 512 410 200 277760 12.322 6.73494 49.0598 209.482 277.755 277.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.001024 2048 175 1900 6720 1.4208 1.35741 36.2613 52.1381 91.2647 91.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 0.000512 512 260 425 31360 1.16189 0.821248 10.7357 26.0765 38.8928 38.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.001024 4096 480 1150 17024 2.71155 96.7606 104.592 204.108 204.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000512 512 320 375 32256 1.14762 0.821344 9.8439 26.074 37.9866 38.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 6.4e-05 4096 150 2925 289184 46.2578 55.65 4694 1676.68 6472.66 6472.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 6.4e-05 2048 360 1075 220416 57.8547 28.3551 807.056 837.392 1730.82 1730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 3.2e-05 1024 190 975 551936 53.4046 26.9005 912.324 837.158 1829.98 1830.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 4096 390 12150 560896 286.214 157.129 43643.5 4721.65 48809.2 48809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 6.4e-05 512 250 1550 222208 17.8027 6.64384 305.9 207.065 537.624 537.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 6.4e-05 512 410 200 275968 12.3564 6.72957 32.2293 209.549 261.028 261.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 0.001024 2048 175 1900 6720 1.4295 1.36816 24.008 52.4422 79.3369 79.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 0.000512 512 260 425 31360 1.16963 0.828256 7.17277 26.1473 35.4168 35.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.001024 4096 480 1150 16800 2.69856 62.9703 103.991 169.702 169.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000512 512 320 375 32256 1.15798 0.825344 6.55882 26.15 34.7887 34.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 6.4e-05 4096 150 2925 288960 46.1455 55.5786 3063.96 1677.28 4843.03 4843.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 6.4e-05 2048 360 1075 218624 58 28.3217 524.337 837.532 1448.34 1448.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 3.2e-05 1024 190 975 551936 53.3004 26.8717 595.036 837.246 1512.64 1512.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 4096 390 12150 559104 287.17 157.612 28314.3 4739.08 33498.9 33499.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 6.4e-05 512 250 1550 215040 17.5214 6.56589 192.795 202.326 419.423 419.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 6.4e-05 512 410 200 276480 12.3368 6.73008 47.2001 208.968 275.401 275.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.001024 2048 175 1900 6480 1.42512 1.37373 33.9342 51.9891 88.7959 88.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.000512 512 260 425 31680 1.17405 0.83056 10.3853 26.3152 38.8045 38.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.001024 4096 480 1150 17040 2.70934 94.0196 104.724 201.496 201.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000512 512 320 375 32640 1.16307 0.82944 9.52406 26.3189 37.9355 38.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 6.4e-05 4096 150 2925 289200 46.3745 55.724 4538.5 1676.75 6317.43 6317.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 6.4e-05 2048 360 1075 218880 58.0399 28.3385 775.19 835.329 1697.06 1697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 3.2e-05 1024 190 975 549120 53.5445 26.8759 876.859 835.209 1792.67 1792.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 4096 390 12150 559680 287.949 157.608 42023.8 4751.27 47221.3 47221.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 6.4e-05 512 250 1550 215040 18.2784 6.62909 283.619 206.379 515.117 515.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 6.4e-05 512 410 200 276480 12.311 6.72659 31.7948 208.858 259.854 259.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.001024 2048 175 1900 6240 1.42518 1.37795 21.8955 52.2644 77.0368 77.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.000512 512 260 425 30720 1.16877 0.821696 6.79126 26.0514 34.9295 35.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.001024 4096 480 1150 16800 2.70131 61.5978 103.981 168.323 168.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000512 512 320 375 31680 1.1601 0.8192 6.37139 26.0494 34.5064 34.5984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 6.4e-05 4096 150 2925 288960 46.2478 55.6596 3029.89 1674.44 4806.31 4806.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 6.4e-05 2048 360 1075 218880 57.86 28.3077 517.906 834.958 1439.19 1439.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 3.2e-05 1024 190 975 545280 53.8951 26.8454 580.057 834.536 1495.52 1495.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 4096 390 12150 558720 289.877 158.274 28067.1 4755.86 33271.8 33272.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 6.4e-05 512 250 1550 215040 18.2538 6.65437 192.478 206.273 423.873 424.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 6.4e-05 512 410 200 276480 12.2997 6.72576 45.1656 209.001 273.356 273.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.001024 2048 175 1900 6656 1.42115 1.35594 33.6808 51.9725 88.5179 88.5833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 0.000512 512 260 425 31744 1.16947 0.834016 10.0324 26.3273 38.463 38.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.001024 4096 480 1150 17024 2.7095 90.0117 104.602 197.367 197.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000512 512 320 375 32768 1.15802 0.831488 9.31242 26.3286 37.7299 37.8222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 6.4e-05 4096 150 2925 289280 46.2258 55.5884 4342.11 1675.93 6119.93 6120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 6.4e-05 2048 360 1075 219136 57.7852 28.28 739.611 835.308 1661.14 1661.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 3.2e-05 1024 190 975 548864 53.4268 26.8616 832.535 835.17 1748.18 1748.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 4096 390 12150 561152 285.903 156.856 40475.6 4716.92 45636 45636.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 6.4e-05 512 250 1550 221184 18.2124 6.70925 280.505 208.989 514.631 514.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 6.4e-05 512 410 200 274432 12.3878 6.72877 31.8334 209.227 260.338 260.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 0.001024 2048 175 1900 6144 1.41437 1.34957 20.8623 51.6648 75.3792 75.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 0.000512 512 260 425 30720 1.1488 0.810784 6.97242 25.7393 34.7719 34.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.001024 4096 480 1150 16896 2.71507 62.6647 104.675 170.098 170.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000512 512 320 375 31744 1.14538 0.808576 6.49523 25.741 34.2896 34.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 6.4e-05 4096 150 2925 288768 46.1989 55.5869 3107.06 1674.99 4883.91 4883.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 6.4e-05 2048 360 1075 217088 58.1377 28.2901 522.942 836.272 1445.8 1445.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 3.2e-05 1024 190 975 548864 53.4557 26.8197 591.823 835.883 1508.16 1508.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 4096 390 12150 561152 286.25 156.999 29024.2 4723.35 34191.4 34192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 6.4e-05 512 250 1550 212992 18.8578 6.70717 192.038 209.205 427.02 427.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1930 6.4e-05 512 410 192 279040 12.3174 6.73587 58.7994 209.639 287.659 287.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 0.001024 2048 175 1920 6912 1.42954 1.36902 24.8805 52.4084 80.1587 80.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1150 0.000512 512 260 448 31488 1.16902 0.831104 7.41523 26.2686 35.7839 35.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.001024 4096 480 1152 17152 2.72179 65.0331 104.805 172.603 172.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000512 512 320 384 32768 1.15498 0.83344 6.74646 26.2688 35.1004 35.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 6.4e-05 4096 150 2944 289344 46.2068 55.6039 3196.51 1676.2 4974.6 4974.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1070 6.4e-05 2048 360 1088 220160 58.1482 28.3031 991.336 837.873 1915.83 1915.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 3.2e-05 1024 190 992 556032 52.9708 26.8841 619.143 837.85 1537.04 1537.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 3.2e-05 4096 390 12160 561408 285.906 156.811 29646.4 4716.36 34806.2 34806.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 6.4e-05 512 250 1568 223232 18.0733 6.7095 208.437 208.939 442.378 442.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1930 6.4e-05 512 410 192 278528 12.3799 6.73254 58.8021 209.81 287.889 288.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 0.001024 2048 175 1920 6912 1.4336 1.37338 16.4567 52.5347 71.8715 71.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1150 0.000512 512 260 448 31488 1.17258 0.82944 5.49779 26.3009 33.9008 33.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1960 0.001024 4096 480 1152 17088 2.71184 42.054 104.71 149.519 149.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1390 0.000512 512 320 384 32768 1.15712 0.829248 4.4608 26.3067 32.8568 32.9482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1330 6.4e-05 4096 150 2944 289152 46.2684 55.5931 2453.72 1676.91 4232.57 4232.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1070 6.4e-05 2048 360 1088 220160 58.2551 28.287 991.23 838.553 1916.49 1916.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1260 3.2e-05 1024 190 992 555008 53.0869 26.8852 399.779 838.484 1318.43 1318.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 3.2e-05 4096 390 12160 561152 285.882 156.81 19076.9 4723.69 24244 24244.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 6.4e-05 512 250 1568 221184 18.2189 6.7113 133.216 209.103 367.463 367.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1930 6.4e-05 512 410 192 279040 12.3626 6.74589 62.346 209.574 291.191 291.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 0.001024 2048 175 1920 6880 1.43072 1.36774 25.4952 52.3745 80.7367 80.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 0.000512 512 260 448 31520 1.1703 0.82944 7.63984 26.2411 35.9781 36.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.001024 4096 480 1152 17160 2.72589 67.0322 104.858 174.656 174.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000512 512 320 384 32800 1.15363 0.829152 6.9793 26.2427 35.3042 35.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 6.4e-05 4096 150 2944 289280 46.4635 55.6995 3271.13 1675.45 5048.82 5048.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1070 6.4e-05 2048 360 1088 220160 58.1356 28.4064 581.773 837.613 1506.09 1506.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 3.2e-05 1024 190 992 555520 53.1688 26.9477 633.403 837.57 1551.28 1551.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 3.2e-05 4096 390 12160 561280 287.246 157.287 30422.2 4723.88 35591.2 35591.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 6.4e-05 512 250 1568 225280 18.0969 6.73382 217.146 209.566 451.753 451.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1930 6.4e-05 512 410 192 279040 12.3447 6.73683 61.705 209.813 290.767 290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 0.001024 2048 175 1920 6720 1.42541 1.36192 16.3809 52.2733 71.5152 71.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 0.000512 512 260 448 31360 1.16941 0.825632 5.03254 26.1645 33.2932 33.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.001024 4096 480 1152 17120 2.72675 43.0899 104.881 150.741 150.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000512 512 320 384 32640 1.15379 0.823296 4.5385 26.1645 32.7785 32.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 6.4e-05 4096 150 2944 289120 46.2944 55.6693 2107.44 1675.57 3885.05 3885.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1070 6.4e-05 2048 360 1088 220160 57.9595 28.3791 394.05 837.888 1318.44 1318.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 3.2e-05 1024 190 992 555520 53.0147 26.9189 409.363 837.869 1327.36 1327.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 3.2e-05 4096 390 12160 560640 287.071 157.332 19608.6 4731.14 24784.8 24785.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 6.4e-05 512 250 1568 225280 18.0662 6.71744 140.994 209.627 375.619 375.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1930 6.4e-05 512 410 192 278784 12.2826 6.73798 60.3743 209.308 288.863 288.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.001024 2048 175 1920 6816 1.42723 1.38214 27.5266 52.2768 82.6876 82.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 0.000512 512 260 448 31488 1.17277 0.831168 8.36378 26.3167 36.7838 36.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.001024 4096 480 1152 17136 2.71741 72.8207 104.81 180.391 180.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000512 512 320 384 32832 1.16067 0.83264 7.66061 26.3147 36.0673 36.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 6.4e-05 4096 150 2944 289248 46.2582 55.6536 3533.2 1676.08 5311.27 5311.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 6.4e-05 2048 360 1088 219648 57.9101 28.2956 605.939 836.692 1528.99 1529.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 3.2e-05 1024 190 992 554496 53.029 26.8967 678.538 836.628 1595.28 1595.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 4096 390 12160 561024 286.48 157.176 32896.9 4721.5 38062.8 38063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 6.4e-05 512 250 1568 221184 18.1206 6.90912 228.886 208.268 462.404 462.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1930 6.4e-05 512 410 192 278016 12.2964 6.72573 64.6427 209.307 293.137 293.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 0.001024 2048 175 1920 6720 1.42746 1.3729 17.7006 52.4023 72.9757 73.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 0.000512 512 260 448 31104 1.17203 0.82976 5.38147 26.2125 33.6988 33.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.001024 4096 480 1152 17088 2.71629 46.8575 104.788 154.406 154.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000512 512 320 384 32640 1.15606 0.829248 4.96384 26.2164 33.2692 33.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 6.4e-05 4096 150 2944 289152 46.1735 55.5868 2252.67 1675.97 4030.48 4030.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1070 6.4e-05 2048 360 1088 219648 57.8192 28.2667 421.829 836.559 1344.64 1344.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 3.2e-05 1024 190 992 552960 53.0809 26.8636 438.968 836.448 1355.55 1355.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 3.2e-05 4096 390 12160 560640 285.705 156.97 20860.9 4721.83 26026.1 26026.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 6.4e-05 512 250 1568 215040 18.2141 6.61382 144.283 206.208 375.535 375.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 6.4e-05 512 410 192 278656 12.3045 6.73994 36.0685 209.281 264.558 264.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.001024 2048 175 1920 6832 1.4271 1.36003 27.2323 52.2506 82.3623 82.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 0.000512 512 260 448 31584 1.17898 0.831488 8.24624 26.328 36.6849 36.7783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.001024 4096 480 1152 17136 2.72202 71.5203 104.834 179.121 179.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000512 512 320 384 32704 1.16019 0.831712 7.49648 26.3251 35.9157 36.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 6.4e-05 4096 150 2944 289184 46.3784 55.7116 3463.64 1675.7 5241.51 5241.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 6.4e-05 2048 360 1088 219520 58.0831 28.3739 595.766 837.326 1519.71 1519.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 3.2e-05 1024 190 992 555520 53.0365 26.9251 674.419 836.388 1590.95 1591.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 4096 390 12160 560896 287.256 157.227 32073.1 4718.9 37237.2 37237.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 6.4e-05 512 250 1568 222208 18.2527 6.72768 225.905 209.27 460.366 460.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1930 6.4e-05 512 410 192 277760 12.354 6.7343 52.1306 209.353 280.738 280.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.001024 2048 175 1920 6720 1.42122 1.38035 17.3167 52.11 72.3 72.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 0.000512 512 260 448 30912 1.1657 0.821696 5.30941 26.0548 33.4541 33.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.001024 4096 480 1152 17024 2.7095 45.7124 104.555 153.019 153.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000512 512 320 384 32256 1.14957 0.821568 4.83037 26.0588 32.9648 33.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 6.4e-05 4096 150 2944 288960 46.2686 55.6503 2222.15 1675.71 3999.86 3999.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 6.4e-05 2048 360 1088 218624 58.1155 28.3883 384.491 836.828 1307.98 1308.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 3.2e-05 1024 190 992 555520 52.9386 26.8996 432.816 836.68 1349.52 1349.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 4096 390 12160 560896 286.337 157.137 20672.6 4723.66 25840.4 25841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 6.4e-05 512 250 1568 215040 18.3756 6.64109 141.625 206.944 373.795 373.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1930 6.4e-05 512 410 192 276864 12.4 6.73981 64.4548 209.509 293.271 293.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 0.001024 2048 175 1920 6384 1.42336 1.36045 13.6441 51.9905 68.4924 68.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 0.000512 512 260 448 30912 1.16502 0.8192 4.40653 25.9596 32.449 32.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.001024 4096 480 1152 16968 2.7136 37.5564 104.612 144.927 144.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000512 512 320 384 31584 1.16074 0.820672 3.96576 25.961 32.003 32.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 6.4e-05 4096 150 2944 288960 46.3484 55.7072 1829.19 1676.33 3607.66 3607.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1070 6.4e-05 2048 360 1088 217728 58.419 28.3724 349.299 837.571 1273.83 1273.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 3.2e-05 1024 190 992 553728 53.1642 26.9306 355.19 837.236 1272.71 1272.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 3.2e-05 4096 390 12160 559104 288.546 157.71 16945.2 4738.09 22130.2 22130.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 6.4e-05 512 250 1568 215040 18.8395 6.72973 116.898 209.499 352.186 352.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 6.4e-05 512 410 192 278528 12.296 6.73184 36.6073 209.824 265.621 265.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.001024 2048 175 1920 6912 1.43104 1.36806 27.8966 52.5346 83.322 83.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 0.000512 512 260 448 31488 1.1712 0.82944 8.40314 26.3062 36.8096 36.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.001024 4096 480 1152 17088 2.71155 70.7335 104.712 178.2 178.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000512 512 320 384 32768 1.15782 0.831488 7.6025 26.3096 36.0034 36.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 6.4e-05 4096 150 2944 289152 46.25 55.5891 3535.29 1677.01 5314.21 5314.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 6.4e-05 2048 360 1088 220160 57.8791 28.2849 607.016 838.619 1531.96 1532.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 3.2e-05 1024 190 992 555008 53.01 26.9112 676.469 838.644 1595.22 1595.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 4096 390 12160 561152 285.837 156.793 31307 4723.45 36473.7 36474.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 6.4e-05 512 250 1568 221184 18.2233 6.70653 219.019 209.123 453.288 453.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 6.4e-05 512 410 192 276480 12.3016 6.7191 25.1183 208.998 253.296 253.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.001024 2048 175 1920 6656 1.4207 1.35626 18.0736 51.9722 72.9149 72.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 0.000512 512 260 448 31232 1.17478 0.832352 5.68925 26.3268 34.1206 34.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.001024 4096 480 1152 17024 2.71155 46.4466 104.626 153.827 153.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000512 512 320 384 32768 1.16067 0.831488 5.26035 26.3231 33.676 33.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 6.4e-05 4096 150 2944 289024 46.2094 55.5882 2403.03 1675.88 4180.8 4180.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 6.4e-05 2048 360 1088 219136 57.7868 28.2575 408.588 835.444 1330.24 1330.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 3.2e-05 1024 190 992 552960 52.9063 26.8267 451.457 835.262 1366.64 1366.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 4096 390 12160 561152 286.105 156.867 20155.7 4716.79 25316.2 25316.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 6.4e-05 512 250 1568 221184 18.2151 6.70925 140.852 209.093 375.085 375.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1930 6.4e-05 512 410 192 276480 12.2917 6.72634 46.9894 208.497 274.673 274.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 0.001024 2048 175 1920 6528 1.42378 1.38387 15.0484 52.183 70.1105 70.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 0.000512 512 260 448 30720 1.17158 0.821696 4.65229 26.0404 32.7875 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.001024 4096 480 1152 16896 2.70266 38.654 104.352 145.75 145.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000512 512 320 384 32256 1.15709 0.821152 4.3976 26.0422 32.5184 32.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 6.4e-05 4096 150 2944 288768 46.2328 55.6093 1975.54 1676.71 3754.17 3754.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 6.4e-05 2048 360 1088 218112 57.7295 28.1664 337.7 833.447 1257.21 1257.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 3.2e-05 1024 190 992 546816 53.2227 26.7469 370.337 833.12 1283.61 1283.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 4096 390 12160 559104 287.815 157.344 16688.9 4738.25 21873 21873.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 6.4e-05 512 250 1568 208896 18.6791 6.61562 111.241 206.52 343.271 343.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 6.4e-05 512 410 192 278784 12.3241 6.74406 51.8263 209.585 280.643 280.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.001024 2048 175 1920 6768 1.43565 1.36502 38.9732 52.4739 94.3357 94.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 0.000512 512 260 448 31392 1.17155 0.829184 11.9311 26.2695 40.3045 40.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.001024 4096 480 1152 17064 2.7104 103.367 104.548 210.67 210.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000512 512 320 384 32544 1.1599 0.829536 10.7535 26.2695 39.111 39.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 6.4e-05 4096 150 2944 289152 46.3756 55.7218 4980.87 1675.9 6758.95 6759.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 6.4e-05 2048 360 1088 220032 58.0164 28.3361 859.215 837.771 1783.51 1783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 3.2e-05 1024 190 992 555264 53.1147 26.937 966.538 837.829 1884.61 1884.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 4096 390 12160 560448 287.247 157.45 45936.5 4728.69 51110.6 51111.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 6.4e-05 512 250 1568 221184 17.9786 6.656 323.551 207.252 555.653 555.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 6.4e-05 512 410 192 276480 12.311 6.72768 33.6991 208.983 261.89 262.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.001024 2048 175 1920 6624 1.42861 1.35968 24.0378 52.3105 79.2267 79.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 0.000512 512 260 448 31104 1.16902 0.826368 7.6584 26.1363 35.8901 35.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.001024 4096 480 1152 16992 2.70781 64.9148 104.613 172.278 172.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000512 512 320 384 32256 1.15606 0.825376 7.05917 26.1392 35.2773 35.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 6.4e-05 4096 150 2944 288864 46.206 55.6555 3212.09 1676.48 4990.5 4990.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 6.4e-05 2048 360 1088 218880 57.826 28.2827 545.948 835.239 1467.46 1467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 3.2e-05 1024 190 992 552960 52.9216 26.8808 619.149 835.056 1534.2 1534.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 4096 390 12160 559872 287.803 157.592 30163.5 4743.32 35352.9 35353.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 6.4e-05 512 250 1568 211968 18.1303 6.57504 204.819 204.331 434.068 434.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 1930 6.4e-05 512 410 192 276480 12.3485 6.73296 29.308 208.827 257.377 257.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 0.001024 2048 175 1920 6048 1.41837 1.36454 18.3217 51.6795 72.8559 72.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 0.000512 512 260 448 30240 1.16723 0.811008 6.31827 25.779 34.1746 34.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.001024 4096 480 1152 16848 2.70138 53.5368 104.121 160.405 160.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000512 512 320 384 31104 1.15338 0.811808 5.76829 25.7745 33.6086 33.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 6.4e-05 4096 150 2944 288576 46.379 55.7199 2618.12 1673.68 4393.98 4394.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 6.4e-05 2048 360 1088 217728 58.2009 28.3443 445.939 834.996 1367.64 1367.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 3.2e-05 1024 190 992 552960 53.0147 26.8718 510.894 834.342 1425.31 1425.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 4096 390 12160 559872 287.891 157.663 24381.3 4729.42 29557 29557.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 6.4e-05 512 250 1568 207360 18.5607 6.58186 164.282 204.178 393.82 393.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 6.4e-05 512 410 192 279040 12.2878 6.73792 48.9307 211.7 279.819 279.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.001024 2048 175 1920 6720 1.4224 1.35875 36.3454 52.782 91.9957 92.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 0.000512 512 260 448 31360 1.16995 0.827392 11.2543 26.4175 39.7658 39.8599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.001024 4096 480 1152 17120 2.72422 96.974 105.904 205.646 205.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000512 512 320 384 32640 1.15328 0.825952 10.1652 26.4166 38.6639 38.7543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 6.4e-05 4096 150 2944 289120 46.2355 55.6803 4698.65 1692.04 6492.69 6492.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 6.4e-05 2048 360 1088 220160 57.8791 28.3882 804.278 846.167 1736.88 1737.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 3.2e-05 1024 190 992 555520 52.9833 26.9213 907.065 846.07 1833.23 1833.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 4096 390 12160 560640 286.881 157.331 43492.4 4772.64 48710 48710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 6.4e-05 512 250 1568 225280 18.0497 6.72768 312.309 211.693 548.988 549.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 6.4e-05 512 410 192 279040 12.2692 6.73283 32.8885 209.897 261.948 262.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 0.001024 2048 175 1920 6400 1.41802 1.35683 23.2356 52.1048 78.205 78.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 0.000512 512 260 448 30720 1.16906 0.820448 7.49114 26.0296 35.6061 35.6991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.001024 4096 480 1152 16960 2.70614 65.4296 104.547 172.725 172.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000512 512 320 384 32000 1.14528 0.8184 6.7809 26.032 34.8726 34.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 6.4e-05 4096 150 2944 288960 46.1435 55.6017 3151.54 1677.62 4930.98 4931.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 6.4e-05 2048 360 1088 220160 57.7965 28.289 539.856 838.922 1465.02 1465.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 3.2e-05 1024 190 992 552960 53.2057 26.8856 600.459 838.7 1519.44 1519.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 4096 390 12160 560640 286.654 157.42 29149.2 4735.26 34329.2 34329.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 6.4e-05 512 250 1568 215040 18.2065 6.61709 197.192 206.45 428.678 428.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 6.4e-05 512 410 192 276480 12.3034 6.72598 27.5652 209.066 255.824 255.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 0.001024 2048 175 1920 6240 1.42746 1.36195 18.6048 52.313 73.8004 73.8674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 0.000512 512 260 448 30720 1.16877 0.821536 6.38019 26.0795 34.5493 34.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.001024 4096 480 1152 16800 2.7017 54.2228 104.108 161.078 161.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000512 512 320 384 31680 1.15958 0.821248 5.64022 26.0757 33.7943 33.8875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 6.4e-05 4096 150 2944 288480 46.2414 55.6674 2650.28 1676.12 4428.38 4428.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 6.4e-05 2048 360 1088 218880 57.8586 28.2972 449.599 835.765 1371.68 1371.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 3.2e-05 1024 190 992 552960 52.9273 26.8494 506.948 835.281 1422.2 1422.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 4096 390 12160 558720 289.754 158.32 24460.2 4765.06 29674.1 29674.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 6.4e-05 512 250 1568 215040 18.2536 6.62522 166.037 206.477 397.601 397.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 6.4e-05 512 410 192 278016 12.2749 6.72461 46.1186 209.514 274.792 274.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.001024 2048 175 1920 6720 1.42918 1.36765 34.3276 52.4526 89.6728 89.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 0.000512 512 260 448 31104 1.17002 0.826144 10.4214 26.2401 38.7573 38.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.001024 4096 480 1152 17088 2.71802 91.5349 104.894 199.192 199.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000512 512 320 384 32640 1.15405 0.829344 9.56275 26.2402 37.884 37.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 6.4e-05 4096 150 2944 289152 46.1537 55.593 4424.59 1677.65 6204.07 6204.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 6.4e-05 2048 360 1088 219648 57.8197 28.2685 760.531 837.468 1684.25 1684.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 3.2e-05 1024 190 992 552960 53.0443 26.8691 860.344 837.358 1777.8 1777.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 4096 390 12160 560640 285.59 156.931 40845 4724.51 46012.7 46013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 6.4e-05 512 250 1568 215040 18.1954 6.61379 280.536 206.408 511.967 512.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 6.4e-05 512 410 192 276480 12.2466 6.70115 30.1291 208.536 257.776 257.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 0.001024 2048 175 1920 6528 1.42256 1.36192 22.015 52.1922 77.0804 77.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 0.000512 512 260 448 30720 1.168 0.818656 6.75843 26.0465 34.8921 34.9851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.001024 4096 480 1152 16896 2.70131 59.0617 104.372 166.177 166.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000512 512 320 384 32256 1.15053 0.81936 6.37405 26.0471 34.4904 34.5825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 6.4e-05 4096 150 2944 288768 46.2137 55.5868 2879.4 1677.1 4658.38 4658.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 6.4e-05 2048 360 1088 218112 57.7623 28.3464 493.252 833.533 1413.05 1413.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 3.2e-05 1024 190 992 546816 53.2529 26.7323 554.162 833.285 1467.63 1467.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 4096 390 12160 559104 287.746 157.331 26724.2 4758.52 31928.5 31929.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 6.4e-05 512 250 1568 208896 18.6876 6.61494 180.764 206.462 412.742 412.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 6.4e-05 512 410 192 271872 12.2955 6.66419 25.9008 207.366 252.391 252.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 0.001024 2048 175 1920 6336 1.41808 1.35373 18.8367 51.8821 73.581 73.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 0.000512 512 260 448 29952 1.16778 0.81456 5.79619 25.8293 33.7067 33.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.001024 4096 480 1152 16704 2.6935 50.8836 103.754 157.375 157.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000512 512 320 384 31104 1.15718 0.813952 5.37024 25.8329 33.2727 33.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 6.4e-05 4096 150 2944 288576 46.147 55.5971 2484.82 1675.92 4262.56 4262.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 6.4e-05 2048 360 1088 216576 57.4782 28.073 423.949 828.865 1338.52 1338.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 3.2e-05 1024 190 992 543744 53.0003 26.5587 476.035 828.434 1384.22 1384.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 4096 390 12160 559872 287.792 157.539 22919.5 4748.41 28114 28114.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 6.4e-05 512 250 1568 202752 17.7448 8.27597 149.194 198.179 373.605 373.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 6.4e-05 512 410 192 278400 12.3386 6.74531 45.6463 209.404 274.297 274.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.001024 2048 175 1920 6800 1.43258 1.36694 34.4323 52.4218 89.7448 89.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 0.000512 512 260 448 31200 1.17587 0.829184 10.4161 26.222 38.7438 38.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.001024 4096 480 1152 17100 2.72176 90.114 104.854 197.734 197.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000512 512 320 384 32400 1.16038 0.829248 9.44944 26.2188 37.7593 37.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 6.4e-05 4096 150 2944 289200 46.4816 55.7398 4361.13 1675.75 6139.19 6139.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 6.4e-05 2048 360 1088 219200 58.1971 28.355 745.006 837.073 1668.8 1668.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 3.2e-05 1024 190 992 553600 53.2977 26.9573 843.263 838.205 1761.92 1762.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 4096 390 12160 560800 288.013 157.658 40303.3 4737.86 45487.5 45488.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 6.4e-05 512 250 1568 217600 18.0625 6.63347 279.562 206.166 510.637 510.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 6.4e-05 512 410 192 275200 12.344 6.71754 31.7312 208.4 259.36 259.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 0.001024 2048 175 1920 6400 1.42739 1.36192 22.104 52.1562 77.1402 77.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 0.000512 512 260 448 30400 1.17043 0.820096 7.18864 26.0237 35.302 35.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.001024 4096 480 1152 17000 2.7232 62.5413 104.861 170.166 170.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000512 512 320 384 32000 1.15514 0.81936 6.62339 26.0252 34.7251 34.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 6.4e-05 4096 150 2944 288800 46.3442 55.7036 3079.5 1674.26 4855.89 4855.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 6.4e-05 2048 360 1088 217600 58.0216 28.2788 520.18 833.02 1439.66 1439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 3.2e-05 1024 190 992 550400 53.042 26.7965 587.182 832.763 1499.97 1500.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 4096 390 12160 560000 288.205 157.627 28472.2 4729.07 33647.8 33648.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 6.4e-05 512 250 1568 217600 18.062 6.63168 197.566 206.25 428.721 428.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 6.4e-05 512 410 192 278400 12.3572 6.74458 26.9524 209.725 255.941 256.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 0.001024 2048 175 1920 6600 1.43638 1.37011 19.6546 52.4688 75.0182 75.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 0.000512 512 260 448 30000 1.17718 0.823744 5.93747 26.112 34.15 34.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.001024 4096 480 1152 16800 2.7088 51.518 104.412 158.681 158.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000512 512 320 384 31200 1.17549 0.825504 5.46118 26.1102 33.6712 33.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 6.4e-05 4096 150 2944 288600 46.4419 55.7412 2531.85 1676.32 4310.43 4310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 6.4e-05 2048 360 1088 216000 58.7355 28.3872 425.974 838.376 1351.63 1351.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 3.2e-05 1024 190 992 547200 54.2025 26.9532 484.227 838.788 1404.36 1404.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 4096 390 12160 559200 289.747 158.588 23372.5 4768.58 28590.1 28590.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 6.4e-05 512 250 1568 211200 18.6205 6.63322 158.771 206.483 390.72 390.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 6.4e-05 512 410 192 277760 12.3303 6.73738 44.2239 209.318 272.77 272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.001024 2048 175 1920 6720 1.4209 1.35782 32.3564 52.0993 87.322 87.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 0.000512 512 260 448 30912 1.16675 0.824736 10.0926 26.0512 38.2333 38.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.001024 4096 480 1152 17024 2.71187 87.1829 104.538 194.475 194.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000512 512 320 384 32256 1.14998 0.820768 9.18467 26.0534 37.3061 37.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 6.4e-05 4096 150 2944 288960 46.2584 55.6585 4273.22 1675.42 6050.63 6050.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 6.4e-05 2048 360 1088 218624 58.0904 28.3402 728.193 836.717 1651.51 1651.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 3.2e-05 1024 190 992 555520 52.9125 26.9066 826.614 836.558 1743.18 1743.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 4096 390 12160 560896 286.229 157.133 39658.8 4722.93 44825.8 44826.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 6.4e-05 512 250 1568 215040 18.3567 6.64883 271.003 206.907 503.136 503.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 6.4e-05 512 410 192 275968 12.3573 6.72566 30.9497 209.568 259.762 259.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 0.001024 2048 175 1920 6720 1.42832 1.36499 22.6664 52.4475 77.9977 78.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 0.000512 512 260 448 30464 1.17389 0.82496 6.94979 26.1485 35.1947 35.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.001024 4096 480 1152 16800 2.7007 60.2826 104.024 167.05 167.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000512 512 320 384 32256 1.15651 0.825376 6.59462 26.154 34.827 34.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 6.4e-05 4096 150 2944 288960 46.1436 55.5902 2989.43 1677.41 4768.65 4768.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 6.4e-05 2048 360 1088 218624 58.0139 28.2821 511.416 838.544 1436.41 1436.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 3.2e-05 1024 190 992 551936 53.2997 26.8676 576.133 837.379 1493.87 1494.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 4096 390 12160 559104 287.22 157.629 27746.9 4758.14 32950.6 32951.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 6.4e-05 512 250 1568 200704 18.6235 6.56598 177.491 202.344 405.239 405.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 6.4e-05 512 410 192 274176 12.4521 6.73594 25.5755 209.497 254.422 254.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 0.001024 2048 175 1920 6048 1.41149 1.33939 17.6627 51.5034 72.0052 72.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 0.000512 512 260 448 29568 1.15722 0.802976 5.87686 25.6065 33.5426 33.6343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.001024 4096 480 1152 16800 2.70621 50.2299 104.55 157.53 157.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000512 512 320 384 30912 1.1407 0.802816 5.42602 25.6106 33.0781 33.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 6.4e-05 4096 150 2944 288288 46.2284 55.6564 2434.57 1674.43 4210.97 4211.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 6.4e-05 2048 360 1088 215040 58.7119 28.3326 410.635 837.42 1335.26 1335.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 3.2e-05 1024 190 992 548352 53.8689 26.9092 468.755 836.939 1386.67 1386.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 4096 390 12160 559104 288.168 158.112 22545.8 4741.51 27734.3 27734.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 6.4e-05 512 250 1568 193536 19.1855 6.56589 140.9 202.273 369.137 369.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 6.4e-05 512 410 192 276480 12.3225 6.73309 42.9986 208.807 271.022 271.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.001024 2048 175 1920 6480 1.42336 1.35229 30.8682 51.9488 85.6803 85.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 0.000512 512 260 448 31200 1.17158 0.831488 9.94755 26.2964 38.3443 38.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.001024 4096 480 1152 17040 2.71994 86.089 104.662 193.515 193.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000512 512 320 384 32640 1.16189 0.831488 9.00115 26.2976 37.3925 37.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 6.4e-05 4096 150 2944 288960 46.3845 55.7078 4223.96 1675.4 6001.53 6001.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 6.4e-05 2048 360 1088 218880 58.0264 28.2963 716.782 834.689 1637.95 1638.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 3.2e-05 1024 190 992 552960 53.0362 26.8716 802.352 834.524 1716.97 1717.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 4096 390 12160 559680 288.028 157.577 39137.8 4731.05 44315.1 44315.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 6.4e-05 512 250 1568 215040 18.2754 6.63277 263.446 206.229 494.795 494.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 6.4e-05 512 410 192 276480 12.2962 6.72464 31.1776 209.065 259.424 259.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 0.001024 2048 175 1920 6240 1.42336 1.3599 21.6624 52.3135 76.8512 76.9155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 0.000512 512 260 448 30720 1.16634 0.82192 7.19027 26.0762 35.354 35.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.001024 4096 480 1152 16800 2.70646 61.5321 104.11 168.389 168.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000512 512 320 384 31680 1.15866 0.818912 6.36282 26.0751 34.5127 34.6027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 6.4e-05 4096 150 2944 288480 46.2399 55.6585 2966.66 1676.11 4744.75 4744.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 6.4e-05 2048 360 1088 218880 57.8789 28.2769 511.694 835.668 1433.68 1433.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 3.2e-05 1024 190 992 552960 52.9374 26.8447 577.758 835.338 1493.06 1493.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 4096 390 12160 558720 289.827 158.316 27387.4 4758.7 32595 32595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 6.4e-05 512 250 1568 215040 18.2488 6.62269 188.383 206.481 419.945 420.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 6.4e-05 512 410 192 276480 12.34 6.73571 26.1745 209.241 254.657 254.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 0.001024 2048 175 1920 5760 1.40902 1.33939 16.9678 51.371 71.1783 71.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 0.000512 512 260 448 28800 1.16122 0.799936 5.62346 25.5232 33.2068 33.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.001024 4096 480 1152 16560 2.68186 50.2086 103.51 156.444 156.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000512 512 320 384 30240 1.15082 0.797568 5.27744 25.5223 32.8465 32.9378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 6.4e-05 4096 150 2944 288000 46.3828 55.7097 2493.31 1676.32 4271.8 4271.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 6.4e-05 2048 360 1088 218880 58.0026 28.3238 425.043 836.56 1348.09 1348.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 3.2e-05 1024 190 992 552960 53.0093 26.8902 480.555 835.969 1396.61 1396.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 4096 390 12160 555840 292.517 159.316 22903.2 4782.54 28138.2 28138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 6.4e-05 512 250 1568 207360 18.002 6.56957 152.992 201.729 379.506 379.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 6.4e-05 512 410 192 276480 12.2901 6.72154 43.2052 208.97 271.35 271.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.001024 2048 175 1920 6656 1.42166 1.35987 32.0845 51.966 86.9252 86.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 0.000512 512 260 448 31232 1.1719 0.83408 9.98109 26.3203 38.4057 38.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.001024 4096 480 1152 17024 2.71354 86.1774 104.612 193.547 193.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000512 512 320 384 32768 1.15808 0.832224 9.15587 26.3211 37.5686 37.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 6.4e-05 4096 150 2944 289024 46.24 55.6052 4180.53 1675.71 5958.17 5958.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 6.4e-05 2048 360 1088 219136 57.783 28.2481 718.175 836.208 1640.58 1640.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 3.2e-05 1024 190 992 552960 52.9204 26.825 810.813 835.143 1725.89 1726.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 4096 390 12160 561152 285.935 156.874 38667 4716.29 43826.8 43827.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 6.4e-05 512 250 1568 221184 18.2216 6.70579 271.365 208.955 505.466 505.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 6.4e-05 512 410 192 274432 12.3864 6.72141 29.2744 209.068 257.615 257.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 0.001024 2048 175 1920 6144 1.41312 1.34758 20.4505 51.6275 74.9273 74.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 0.000512 512 260 448 29696 1.16333 0.808128 6.61171 25.723 34.4075 34.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.001024 4096 480 1152 16896 2.71334 57.5959 104.62 164.972 165.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000512 512 320 384 31744 1.1463 0.80912 6.06746 25.7198 33.844 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 6.4e-05 4096 150 2944 288256 46.2212 55.5855 2831.08 1673.8 4606.76 4606.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 6.4e-05 2048 360 1088 217088 58.13 28.2496 482.727 835.623 1404.89 1405.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 3.2e-05 1024 190 992 548864 53.4583 26.8254 548.321 835.363 1464.16 1464.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 4096 390 12160 561152 286.268 157.055 26294.1 4723.77 31461.9 31462.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 6.4e-05 512 250 1568 212992 18.8641 6.70515 180.229 209.061 415.075 415.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 6.4e-05 512 410 192 270336 12.2586 6.63843 26.2265 206.589 251.88 252.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 0.001024 2048 175 1920 5376 1.38816 1.32096 16.0952 50.6412 69.5381 69.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 0.000512 512 260 448 30720 1.18131 0.826496 6.17267 26.1781 34.4557 34.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.001024 4096 480 1152 16512 2.68102 51.3843 103.334 157.444 157.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000512 512 320 384 32256 1.16246 0.825856 5.93005 26.1751 34.1919 34.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 6.4e-05 4096 150 2944 288000 46.208 55.5914 2592.1 1675.88 4369.85 4369.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 6.4e-05 2048 360 1088 215040 57.4498 27.9183 434.999 826.359 1346.89 1347.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 3.2e-05 1024 190 992 540672 52.9118 26.6011 484.185 825.169 1389.06 1389.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 4096 390 12160 559104 288.161 157.825 23977.5 4746.15 29170.4 29171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 6.4e-05 512 250 1568 196608 18.2678 6.54112 148.837 198.33 372.193 372.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1930 6.4e-05 512 410 200 272384 12.5945 6.73382 60.9456 209.617 290.055 290.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 0.001024 2048 175 1920 6784 1.42826 1.36806 25.1275 52.4052 80.4044 80.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 0.000512 512 260 440 31616 1.16605 0.830944 7.54822 26.2645 35.9105 36.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.001024 4096 480 1160 17152 2.72534 67.0152 104.887 174.671 174.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000512 512 320 400 32896 1.1537 0.831488 7.17027 26.2635 35.5168 35.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 6.4e-05 4096 150 2960 289152 46.1926 55.5966 3266.4 1676.19 5044.45 5044.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1070 6.4e-05 2048 360 1080 219136 58.2532 28.588 1007.96 837.797 1932.77 1932.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 3.2e-05 1024 190 1000 549888 53.6952 26.8757 630.788 837.773 1549.33 1549.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 3.2e-05 4096 390 12160 561408 285.85 156.755 30172.9 4719.79 35336 35336.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 6.4e-05 512 250 1560 223232 18.0557 6.7088 212.552 208.914 446.447 446.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1930 6.4e-05 512 410 200 272384 12.609 6.72973 61.0892 209.586 290.181 290.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 0.001024 2048 175 1920 6784 1.42838 1.37238 16.3324 52.4772 71.684 71.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 0.000512 512 260 440 31488 1.17741 0.82944 4.95587 26.2764 33.3408 33.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1960 0.001024 4096 480 1160 17088 2.7136 42.6967 104.688 150.141 150.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000512 512 320 400 32768 1.15674 0.830848 4.70656 26.2772 33.0731 33.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 6.4e-05 4096 150 2960 289024 46.2541 55.5935 2103.98 1675.12 3881.02 3881.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1070 6.4e-05 2048 360 1080 219136 58.3346 28.4039 1002.87 837.743 1927.52 1927.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 3.2e-05 1024 190 1000 548864 53.8909 26.8903 406.825 837.652 1325.44 1325.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 3.2e-05 4096 390 12160 561152 285.803 156.805 19460 4718.59 24621.9 24622.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 6.4e-05 512 250 1560 221184 18.2339 6.70912 136.097 208.884 370.139 370.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1930 6.4e-05 512 410 200 272000 12.638 6.74573 68.8782 209.607 298.037 298.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 0.001024 2048 175 1920 6720 1.4336 1.36806 28.8625 52.3787 84.1248 84.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.000512 512 260 440 31520 1.17363 0.831744 8.60445 26.2395 36.9493 37.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.001024 4096 480 1160 17120 2.72637 76.4822 104.75 184.003 184.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000512 512 320 400 32800 1.16061 0.83136 8.1961 26.2453 36.5343 36.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 6.4e-05 4096 150 2960 289120 46.3852 55.697 3731.63 1675.73 5509.52 5509.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1070 6.4e-05 2048 360 1080 218880 58.3215 28.3572 660.287 837.772 1584.91 1585.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 3.2e-05 1024 190 1000 550400 53.7074 26.9476 713.557 837.706 1632.11 1632.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 3.2e-05 4096 390 12160 561600 286.816 157.1 34579.7 4737.65 39761.9 39762.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 6.4e-05 512 250 1560 222720 18.2614 6.73274 240.36 209.595 475.166 475.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1930 6.4e-05 512 410 200 271360 12.6302 6.74179 69.4609 209.801 298.798 298.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 0.001024 2048 175 1920 6560 1.4248 1.36266 18.0752 52.3132 73.2455 73.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 0.000512 512 260 440 31360 1.16976 0.826144 5.58586 26.1786 33.8641 33.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.001024 4096 480 1160 17040 2.71523 48.4782 104.618 155.854 155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000512 512 320 400 32640 1.15542 0.827392 5.28355 26.1814 33.5465 33.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 6.4e-05 4096 150 2960 288960 46.2459 55.6708 2355.96 1676.83 4134.79 4134.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1070 6.4e-05 2048 360 1080 218880 58.1199 28.3326 436.102 838.588 1361.3 1361.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 3.2e-05 1024 190 1000 550400 53.5682 26.9229 457.709 838.431 1376.82 1376.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 3.2e-05 4096 390 12160 561280 285.856 156.913 21812.7 4720.99 26977.2 26977.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 6.4e-05 512 250 1560 220160 18.4447 6.72154 152.746 209.792 387.916 388.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1930 6.4e-05 512 410 200 270720 12.5854 6.73008 68.4285 208.966 296.871 296.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 0.001024 2048 175 1920 6480 1.42528 1.35578 14.9085 51.9965 69.7553 69.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1150 0.000512 512 260 440 31200 1.17347 0.831072 4.67466 26.3144 33.0898 33.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.001024 4096 480 1160 17040 2.71754 39.9319 104.83 147.521 147.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000512 512 320 400 32640 1.16182 0.830944 4.36349 26.3201 32.7753 32.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 6.4e-05 4096 150 2960 288960 46.3729 55.7072 1923.24 1676.58 3701.98 3702.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1070 6.4e-05 2048 360 1080 216960 58.5195 28.3197 1132.57 835.258 2054.83 2054.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 3.2e-05 1024 190 1000 545280 54.0122 26.8731 372.398 835.039 1288.51 1288.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 3.2e-05 4096 390 12160 560640 286.556 157.07 17737.2 4713.62 22895.1 22895.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 6.4e-05 512 250 1560 215040 18.2665 6.63206 122.673 206.445 354.23 354.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1930 6.4e-05 512 410 200 271872 12.5799 6.73661 54.2631 209.431 283.176 283.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.001024 2048 175 1920 6720 1.42698 1.38643 26.3177 52.311 81.5168 81.5822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 0.000512 512 260 440 31680 1.1735 0.832352 7.90256 26.3302 36.3364 36.4331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.001024 4096 480 1160 17136 2.72179 70.6079 104.96 178.334 178.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000512 512 320 400 32832 1.15712 0.831264 7.50781 26.3364 35.9317 36.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 6.4e-05 4096 150 2960 289056 46.266 55.6624 3411.72 1676.98 5190.71 5190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 6.4e-05 2048 360 1080 218880 58.0419 28.2911 580.5 837.953 1504.95 1505.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 3.2e-05 1024 190 1000 548352 53.8499 26.8964 659.258 836.998 1577.2 1577.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 4096 390 12160 561408 285.91 156.929 31581.4 4715.87 36740.8 36741.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 6.4e-05 512 250 1560 221184 18.1145 6.68262 221.035 208.397 454.446 454.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1930 6.4e-05 512 410 200 271872 12.5726 6.73037 50.0635 209.269 278.796 278.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 0.001024 2048 175 1920 6720 1.42982 1.39165 17.7526 52.3908 73.0373 73.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 0.000512 512 260 440 31488 1.17069 0.82944 5.30387 26.2105 33.6127 33.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.001024 4096 480 1160 17088 2.71907 46.2187 104.861 153.839 153.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000512 512 320 400 32640 1.15507 0.829952 4.92038 26.2791 33.2862 33.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 6.4e-05 4096 150 2960 288960 46.1419 55.5849 2227.12 1675.65 4004.58 4004.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 6.4e-05 2048 360 1080 218112 58.0593 28.2852 379.122 836.381 1302.01 1302.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 3.2e-05 1024 190 1000 546816 53.8767 26.865 429.739 836.262 1346.93 1347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 3.2e-05 4096 390 12160 560640 285.677 156.92 20502.2 4760.79 25706.2 25706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 6.4e-05 512 250 1560 215040 18.2077 6.61597 139.501 206.164 370.697 370.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1930 6.4e-05 512 410 200 269568 12.6273 6.72707 61.567 208.861 289.945 290.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 0.001024 2048 175 1920 6624 1.42493 1.36406 14.1241 52.2996 69.2838 69.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.000512 512 260 440 31104 1.17165 0.824032 4.42656 26.1193 32.641 32.7323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.001024 4096 480 1160 16992 2.71421 37.9854 104.639 145.382 145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000512 512 320 400 32256 1.15616 0.827392 4.14454 26.1221 32.3476 32.4405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 6.4e-05 4096 150 2960 288864 46.2301 55.6365 1832.13 1675.51 3609.59 3609.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1070 6.4e-05 2048 360 1080 216576 58.2581 28.401 339.37 834.951 1261.14 1261.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 3.2e-05 1024 190 1000 543744 54.042 26.8724 353.178 834.713 1268.99 1269.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 3.2e-05 4096 390 12160 561024 285.623 156.879 16927.4 4713.49 22084 22084.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 6.4e-05 512 250 1560 211968 18.1264 6.57766 115.169 204.211 344.297 344.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 6.4e-05 512 410 200 271488 12.591 6.73994 50.8548 209.488 279.835 279.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.001024 2048 175 1920 6720 1.42746 1.38006 37.7553 52.3012 92.9383 93.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.000512 512 260 440 31584 1.17389 0.833312 11.3789 26.3429 39.8269 39.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.001024 4096 480 1160 17080 2.71565 100.299 104.729 207.787 207.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000512 512 320 400 32928 1.15965 0.832032 10.799 26.3409 39.2334 39.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 6.4e-05 4096 150 2960 289072 46.3892 55.7097 4862.49 1677.35 6642.02 6642.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 6.4e-05 2048 360 1080 218624 58.2524 28.3463 836.892 837.374 1761.02 1761.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 3.2e-05 1024 190 1000 548352 53.9036 26.9262 955.866 837.305 1874.19 1874.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 4096 390 12160 560896 287.057 157.268 44580.6 4721.21 49746.8 49747.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 6.4e-05 512 250 1560 222208 18.2434 6.72614 312.632 209.482 547.295 547.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 1930 6.4e-05 512 410 200 270592 12.6206 6.73526 34.2097 209.5 263.225 263.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 0.001024 2048 175 1920 6496 1.42102 1.37658 22.7561 52.1452 77.7693 77.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.000512 512 260 440 30912 1.16736 0.8216 7.29923 26.0761 35.4632 35.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.001024 4096 480 1160 17024 2.71565 62.9576 104.716 170.431 170.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000512 512 320 400 32256 1.15162 0.82304 6.9336 26.0813 35.0911 35.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 6.4e-05 4096 150 2960 288960 46.2531 55.6517 3063.07 1676.83 4841.89 4841.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 6.4e-05 2048 360 1080 218624 58.0792 28.327 525.659 837.312 1449.53 1449.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 3.2e-05 1024 190 1000 548352 53.8029 26.901 596.218 837.154 1514.26 1514.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 4096 390 12160 560896 286.227 157.14 28172.5 4724.47 33341 33341.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 6.4e-05 512 250 1560 215040 18.3586 6.63962 194.385 207.08 426.679 426.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1930 6.4e-05 512 410 200 271488 12.6024 6.74202 75.9117 209.361 304.777 304.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 0.001024 2048 175 1920 6384 1.42336 1.37421 17.9326 51.9537 72.7555 72.8213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.000512 512 260 440 30912 1.16336 0.8192 5.90986 25.941 33.9323 34.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.001024 4096 480 1160 16968 2.7177 51.7763 104.626 159.164 159.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000512 512 320 400 32256 1.1545 0.817152 5.7368 25.9416 33.7446 33.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 6.4e-05 4096 150 2960 288624 46.3688 55.704 2492.86 1675.28 4270.29 4270.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 6.4e-05 2048 360 1080 217728 58.3922 28.3626 428.481 837.498 1352.9 1353.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 3.2e-05 1024 190 1000 548352 53.9681 26.9294 487.102 836.544 1404.73 1404.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 3.2e-05 4096 390 12160 559104 288.499 157.708 22911.5 4738.21 28096.6 28097.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 6.4e-05 512 250 1560 215040 18.8285 6.72307 159.177 209.343 394.288 394.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 6.4e-05 512 410 200 272384 12.5594 6.73389 47.678 209.88 277.015 277.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.001024 2048 175 1920 6784 1.43155 1.38816 35.2933 52.5345 90.7212 90.7883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.000512 512 260 440 31488 1.16698 0.827392 10.7395 26.3018 39.1383 39.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.001024 4096 480 1160 17088 2.7136 92.6561 104.8 200.215 200.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000512 512 320 400 32768 1.15341 0.82944 10.1166 26.3019 38.4991 38.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 6.4e-05 4096 150 2960 289024 46.2295 55.6032 4525.79 1676.92 6304.61 6304.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 6.4e-05 2048 360 1080 219136 58.0156 28.2942 776.722 838.669 1701.87 1702.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 3.2e-05 1024 190 1000 548864 53.8436 26.8807 887.057 838.589 1806.57 1806.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 4096 390 12160 561152 285.626 156.821 41110.5 4753.25 46306.9 46307.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 6.4e-05 512 250 1560 221184 18.2192 6.7064 290.498 209.116 524.75 524.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 6.4e-05 512 410 200 270336 12.5502 6.72154 31.0981 208.989 259.522 259.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 0.001024 2048 175 1920 6400 1.41782 1.3783 21.6873 51.9727 76.5288 76.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.000512 512 260 440 31232 1.1743 0.83312 6.97613 26.3222 35.4048 35.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.001024 4096 480 1160 17024 2.71763 58.0196 104.706 165.485 165.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000512 512 320 400 32768 1.15885 0.833664 6.57846 26.3227 34.9929 35.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 6.4e-05 4096 150 2960 289024 46.2291 55.5866 2909.2 1675.86 4686.95 4687.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 6.4e-05 2048 360 1080 217088 58.1222 28.2465 492.508 835.366 1414.4 1414.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 3.2e-05 1024 190 1000 544768 53.9436 26.8283 553.122 835.112 1469.19 1469.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 4096 390 12160 561152 285.882 156.881 25133.5 4716.6 30293.6 30294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 6.4e-05 512 250 1560 221184 18.2312 6.70518 181.268 208.977 415.402 415.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 1930 6.4e-05 512 410 200 270336 12.4846 6.69696 26.7743 208.546 254.667 254.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 0.001024 2048 175 1920 6528 1.42662 1.38445 17.7231 52.1916 72.7976 72.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.000512 512 260 440 30720 1.16928 0.82064 5.56413 26.0497 33.6999 33.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.001024 4096 480 1160 16896 2.70566 47.4461 104.472 154.668 154.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000512 512 320 400 32256 1.1543 0.819328 5.25453 26.0476 33.3746 33.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 6.4e-05 4096 150 2960 288768 46.2403 55.5914 2357.03 1677.09 4136.03 4136.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 6.4e-05 2048 360 1080 215040 58.2085 28.1638 394.054 833.654 1314.24 1314.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 3.2e-05 1024 190 1000 540672 54.0885 26.7331 445.278 833.26 1359.55 1359.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 4096 390 12160 559104 287.69 157.327 20621.9 4742.35 25809.9 25810.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 6.4e-05 512 250 1560 208896 18.7056 6.61488 137.966 206.465 369.964 370.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 6.4e-05 512 410 200 271872 12.5965 6.74202 49.1277 209.749 278.376 278.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 0.001024 2048 175 1920 6768 1.43219 1.38592 36.299 52.5166 91.7071 91.7729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.000512 512 260 440 31392 1.17162 0.831488 10.9013 26.2901 39.2932 39.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.001024 4096 480 1160 17064 2.7136 96.0801 104.729 203.567 203.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000512 512 320 400 32832 1.15632 0.829344 10.5308 26.2898 38.9065 38.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 6.4e-05 4096 150 2960 289008 46.3708 55.722 4643.11 1677.24 6422.52 6422.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 6.4e-05 2048 360 1080 218880 58.2417 28.3966 794.831 838.497 1720.13 1720.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 3.2e-05 1024 190 1000 548352 54.0116 27.0254 905.788 855.153 1842.17 1842.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 4096 390 12160 561024 286.522 157.053 42714 4715.64 47873.9 47874.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 6.4e-05 512 250 1560 221184 17.986 6.6601 303.175 207.421 535.452 535.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 6.4e-05 512 410 200 269568 12.5771 6.72454 31.7473 209.023 260.233 260.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 0.001024 2048 175 1920 6624 1.42288 1.38259 23.4962 52.3191 78.6902 78.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.000512 512 260 440 31104 1.16768 0.82544 7.16269 26.1403 35.396 35.4896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.001024 4096 480 1160 16992 2.71091 62.9639 104.723 170.444 170.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000512 512 320 400 32256 1.15552 0.8248 6.71139 26.144 34.935 35.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 6.4e-05 4096 150 2960 288864 46.2106 55.6522 3006.06 1676.84 4784.84 4784.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 6.4e-05 2048 360 1080 216576 58.2514 28.2877 509.773 835.411 1431.88 1432.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 3.2e-05 1024 190 1000 543744 54.0789 26.8426 580.136 835.291 1496.54 1496.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 4096 390 12160 561024 285.627 156.895 27610.4 4737.15 32790.7 32791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 6.4e-05 512 250 1560 211968 18.1534 6.57123 187.671 204.373 416.978 417.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 6.4e-05 512 410 200 269568 12.6285 6.73382 27.9964 208.903 256.423 256.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 0.001024 2048 175 1920 6048 1.42131 1.36749 18.7141 51.7004 73.2727 73.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.000512 512 260 440 30240 1.17059 0.811008 6.38563 25.7867 34.252 34.3445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.001024 4096 480 1160 16848 2.70544 55.6225 104.255 162.626 162.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000512 512 320 400 31968 1.14883 0.813056 5.97683 25.7865 33.8252 33.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 6.4e-05 4096 150 2960 288576 46.3852 55.7204 2656.88 1674.39 4433.46 4433.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 6.4e-05 2048 360 1080 217728 58.1879 28.3225 453.072 835.845 1375.58 1375.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 3.2e-05 1024 190 1000 546048 53.9228 26.8751 513.506 834.659 1429.15 1429.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 3.2e-05 4096 390 12160 559872 287.828 157.637 24387.4 4727.89 29561.4 29562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 6.4e-05 512 250 1560 207360 18.57 6.58432 160.829 204.26 390.454 390.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1930 6.4e-05 512 410 200 267264 12.4864 6.65894 59.8177 207.572 286.698 286.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 0.001024 2048 175 1920 6336 1.41773 1.37626 18.3658 51.9368 73.1663 73.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.000512 512 260 440 29952 1.16906 0.81328 5.63507 25.8542 33.5724 33.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.001024 4096 480 1160 16704 2.69722 48.4914 103.952 155.184 155.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000512 512 320 400 31104 1.15478 0.813824 5.41658 25.8589 33.3426 33.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 6.4e-05 4096 150 2960 288576 46.1515 55.5905 2378.48 1677.62 4157.92 4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 6.4e-05 2048 360 1080 211968 58.2146 27.9827 394.897 829.685 1310.94 1311.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 3.2e-05 1024 190 1000 534528 54.1586 26.5604 452.18 830.034 1363.12 1363.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 4096 390 12160 559872 287.705 157.505 21943.9 4747.88 27137.7 27138.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 6.4e-05 512 250 1560 202752 17.7573 6.53587 142.691 198.285 365.483 365.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 6.4e-05 512 410 200 271360 12.6114 6.73821 45.8052 209.678 275 275.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.001024 2048 175 1920 6560 1.42541 1.37997 33.2472 52.2799 88.4049 88.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 0.000512 512 260 440 31360 1.17085 0.827392 10.2639 26.1644 38.5258 38.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.001024 4096 480 1160 17040 2.71155 90.1256 104.563 197.441 197.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000512 512 320 400 32640 1.15325 0.832512 9.73296 26.1661 37.9868 38.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 6.4e-05 4096 150 2960 288960 46.2304 55.6892 4353.04 1675.84 6130.88 6130.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 6.4e-05 2048 360 1080 218880 58.1405 28.369 742.697 838.14 1667.51 1667.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 3.2e-05 1024 190 1000 550400 53.5834 26.9238 846.14 838.009 1764.85 1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 4096 390 12160 561280 285.803 156.902 39974.4 4713.35 45131.2 45131.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 6.4e-05 512 250 1560 220160 18.4475 6.72653 280.386 209.663 515.444 515.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 6.4e-05 512 410 200 271360 12.6122 6.73856 31.5613 209.877 260.946 261.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 0.001024 2048 175 1920 6400 1.41722 1.37773 22.524 52.1032 77.4956 77.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 0.000512 512 260 440 30720 1.16477 0.81952 7.01245 26.0214 35.1175 35.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.001024 4096 480 1160 16960 2.71677 61.4389 104.627 168.823 168.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000512 512 320 400 32000 1.14966 0.821696 6.66083 26.0305 34.7593 34.8549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 6.4e-05 4096 150 2960 288960 46.1517 55.5972 2987.86 1677.45 4767.14 4767.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 6.4e-05 2048 360 1080 217600 58.2325 28.303 505.301 838.829 1430.83 1430.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 3.2e-05 1024 190 1000 547840 53.827 26.8841 576.055 838.624 1495.58 1495.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 4096 390 12160 560640 286.629 157.397 27689.3 4743.5 32877.5 32878.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 6.4e-05 512 250 1560 215040 18.224 6.61914 190.377 206.428 421.859 422.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 6.4e-05 512 410 200 268800 12.666 6.72461 26.4941 209.065 255.123 255.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 0.001024 2048 175 1920 6240 1.42541 1.38394 18.5197 52.3136 73.714 73.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 0.000512 512 260 440 30720 1.17139 0.821088 5.81366 26.0785 33.9821 34.0743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.001024 4096 480 1160 16800 2.70205 50.677 104.202 157.625 157.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000512 512 320 400 31680 1.16096 0.823296 5.60138 26.0754 33.7589 33.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 6.4e-05 4096 150 2960 288480 46.2555 55.679 2494.62 1676.28 4272.92 4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 6.4e-05 2048 360 1080 215040 58.442 28.3317 418.575 835.862 1341.37 1341.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 3.2e-05 1024 190 1000 545280 53.8886 26.8985 480.967 835.305 1397.26 1397.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 4096 390 12160 560640 285.894 157.038 22956.5 4717.44 28117.6 28118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 6.4e-05 512 250 1560 215040 18.2569 6.6281 158.329 206.477 389.908 390.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 6.4e-05 512 410 200 266240 12.4028 6.63814 25.5663 206.569 251.341 251.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 0.001024 2048 175 1920 6400 1.43094 1.39264 18.8288 52.5366 74.2641 74.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 0.000512 512 260 440 30720 1.17315 0.824288 5.84531 26.1314 34.0747 34.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.001024 4096 480 1160 16640 2.69517 50.3439 103.779 156.862 156.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000512 512 320 400 32000 1.15901 0.825344 5.5736 26.1357 33.7933 33.8845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 6.4e-05 4096 150 2960 288000 46.2722 55.6032 2486.6 1675.03 4263.58 4263.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 6.4e-05 2048 360 1080 209920 58.1863 27.8897 401.029 826.566 1313.84 1313.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 3.2e-05 1024 190 1000 542720 54.5063 26.8964 461.566 838.934 1382.09 1382.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 4096 390 12160 560640 287.237 157.474 23125.3 4737.14 28307.9 28308.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 6.4e-05 512 250 1560 204800 19.0359 6.62243 147.639 206.554 380.065 380.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 6.4e-05 512 410 200 271872 12.5249 6.72986 43.2922 209.483 272.188 272.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 0.001024 2048 175 1920 6720 1.42675 1.38518 32.1352 52.4445 87.4629 87.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 0.000512 512 260 440 31488 1.17146 0.827552 9.78544 26.2352 38.1208 38.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.001024 4096 480 1160 17088 2.72342 85.1777 104.97 192.913 192.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000512 512 320 400 32640 1.15318 0.827936 9.15258 26.2353 37.4686 37.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 6.4e-05 4096 150 2960 288960 46.1557 55.5896 4159.26 1677.42 5938.51 5938.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 6.4e-05 2048 360 1080 218112 58.0759 28.2682 699.218 837.385 1623.11 1623.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 3.2e-05 1024 190 1000 546816 53.8813 26.8628 783.855 837.152 1701.93 1702.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 4096 390 12160 560640 285.612 156.957 38429.1 4723.79 43596.2 43596.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 6.4e-05 512 250 1560 215040 18.2017 6.6168 257.586 206.383 489.002 489.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 6.4e-05 512 410 200 270336 12.4916 6.70032 30.7581 208.524 258.638 258.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 0.001024 2048 175 1920 6528 1.42336 1.38138 21.9874 52.1871 77.0528 77.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.000512 512 260 440 30720 1.16768 0.821472 6.8511 26.0481 34.9871 35.0785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.001024 4096 480 1160 16896 2.70746 60.2333 104.459 167.443 167.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000512 512 320 400 32256 1.15395 0.8192 6.4392 26.0466 34.5576 34.6464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 6.4e-05 4096 150 2960 288768 46.2154 55.5992 2935.22 1676.92 4714.03 4714.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 6.4e-05 2048 360 1080 215040 58.2286 28.1403 493.719 833.475 1413.72 1413.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 3.2e-05 1024 190 1000 540672 54.0695 26.7325 560.259 833.16 1474.41 1474.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 4096 390 12160 559104 287.76 157.333 26989.5 4757.2 32192.5 32193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 6.4e-05 512 250 1560 208896 18.6905 6.61299 179.324 206.451 411.296 411.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 6.4e-05 512 410 200 267264 12.4608 6.66477 25.6137 207.361 252.266 252.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 0.001024 2048 175 1920 6336 1.41709 1.37411 18.6716 51.8838 73.4168 73.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.000512 512 260 440 29952 1.16861 0.815104 5.73389 25.8272 33.6419 33.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.001024 4096 480 1160 16704 2.69862 49.0815 103.848 155.67 155.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000512 512 320 400 31104 1.15302 0.811776 5.44621 25.8284 33.3372 33.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 6.4e-05 4096 150 2960 288576 46.1466 55.5848 2414.05 1675.93 4191.78 4191.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 6.4e-05 2048 360 1080 211968 58.1857 27.996 399.679 829.123 1315.14 1315.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 3.2e-05 1024 190 1000 534528 54.1333 26.5626 456.48 828.413 1365.77 1365.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 4096 390 12160 559872 287.788 157.531 22163.7 4741.05 27350.7 27351.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 6.4e-05 512 250 1560 202752 17.7525 6.54038 144.648 198.084 367.237 367.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 6.4e-05 512 410 200 264192 12.5123 6.63882 23.6656 206.424 249.405 249.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 0.001024 2048 175 1920 5376 1.38979 1.34595 14.8581 50.602 68.2687 68.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.000512 512 260 440 30720 1.1751 0.828096 5.60506 26.1518 33.8633 33.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.001024 4096 480 1160 16512 2.68493 46.9228 103.343 152.996 153.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000512 512 320 400 32256 1.15792 0.827392 5.23014 26.1493 33.4644 33.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 6.4e-05 4096 150 2960 288000 46.2104 55.6446 2249.43 1674.6 4025.96 4026.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 6.4e-05 2048 360 1080 208896 58.3672 27.9795 369.085 825.115 1280.71 1280.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 3.2e-05 1024 190 1000 528384 54.4216 26.4444 423.378 824.564 1329.01 1329.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 4096 390 12160 559104 288.118 157.846 20648.6 4744.4 25839.6 25840.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 6.4e-05 512 250 1560 196608 18.2683 6.53312 130.461 198.163 353.642 353.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 6.4e-05 512 410 200 272000 12.5924 6.75021 44.9155 209.444 273.864 273.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.001024 2048 175 1920 6600 1.43437 1.38835 32.4185 52.4291 87.7396 87.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.000512 512 260 440 31200 1.17638 0.82944 10.0568 26.2283 38.3909 38.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.001024 4096 480 1160 17000 2.70774 87.8142 104.436 195.002 195.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000512 512 320 400 32400 1.16192 0.83104 9.46234 26.2265 37.7796 37.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 6.4e-05 4096 150 2960 289000 46.4822 55.7606 4267 1676.22 6045.54 6045.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 6.4e-05 2048 360 1080 217600 58.4031 28.3709 724.718 837.112 1648.77 1648.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 3.2e-05 1024 190 1000 547200 54.1441 26.9574 826.978 838.156 1746.42 1746.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 4096 390 12160 560800 287.976 157.679 39335.2 4739.06 44520.7 44521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 6.4e-05 512 250 1560 217600 18.066 6.63347 272.488 206.213 503.616 503.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 6.4e-05 512 410 200 268800 12.6169 6.7144 30.4208 208.61 258.526 258.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 0.001024 2048 175 1920 6400 1.42538 1.38189 22.1002 52.2076 77.1865 77.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.000512 512 260 440 30400 1.16931 0.819936 6.85888 26.0487 34.9985 35.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.001024 4096 480 1160 16800 2.70118 59.2596 103.985 165.988 166.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000512 512 320 400 32000 1.15638 0.823296 6.45795 26.0517 34.5839 34.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 6.4e-05 4096 150 2960 288400 46.3666 55.7 2896.66 1676.02 4674.83 4674.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 6.4e-05 2048 360 1080 214400 58.5303 28.2424 485.974 833.78 1406.69 1406.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 3.2e-05 1024 190 1000 544000 53.9017 26.7995 558.777 833.515 1473.18 1473.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 4096 390 12160 560000 288.343 157.633 26773.9 4730.09 31950.7 31951.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 6.4e-05 512 250 1560 217600 18.0732 6.628 186.545 206.455 417.915 418.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 6.4e-05 512 410 200 268800 12.778 6.74416 26.6562 209.706 256.05 256.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 0.001024 2048 175 1920 6000 1.43398 1.38474 18.5818 52.4395 73.9136 73.9797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.000512 512 260 440 30000 1.17965 0.825024 5.91712 26.0989 34.1192 34.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.001024 4096 480 1160 16800 2.70829 51.683 104.447 158.88 158.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000512 512 320 400 31200 1.17558 0.821472 5.88 26.0965 34.0741 34.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 6.4e-05 4096 150 2960 288600 46.4611 55.766 2592.59 1675.33 4370.24 4370.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 6.4e-05 2048 360 1080 216000 58.72 28.3628 425.491 837.879 1350.61 1350.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 3.2e-05 1024 190 1000 547200 54.159 26.9599 486.317 837.372 1404.99 1405.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 4096 390 12160 559200 289.802 158.578 23887.2 4750.85 29087.1 29087.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 6.4e-05 512 250 1560 211200 18.6223 6.63552 156.427 206.374 388.268 388.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 6.4e-05 512 410 200 262400 12.5964 6.64144 24.1992 208.447 252.043 252.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 0.001024 2048 175 1920 5600 1.38634 1.34358 16.0818 51.0491 69.9321 69.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.000512 512 260 440 30400 1.17421 0.825344 5.90362 26.4168 34.4196 34.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.001024 4096 480 1160 16400 2.66803 47.1461 103.83 153.685 153.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000512 512 320 400 32000 1.16128 0.825952 5.33821 26.4148 33.8394 33.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 6.4e-05 4096 150 2960 288000 46.2522 55.6708 2301.4 1692.04 4095.44 4095.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 6.4e-05 2048 360 1080 211200 58.0468 27.9894 382.135 833.221 1301.55 1301.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 3.2e-05 1024 190 1000 537600 53.2198 26.757 439.409 833.402 1352.98 1353.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 4096 390 12160 560000 288.241 157.937 21199.1 4779.68 26425.6 26426.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 6.4e-05 512 250 1560 204800 19.0498 6.6336 140.588 208.439 374.918 375.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1930 6.4e-05 512 410 192 279040 12.2948 6.73533 66.4899 209.607 295.292 295.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 0.001024 2048 175 1920 6656 1.42806 1.37277 27.0971 52.3993 82.3702 82.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 0.000512 512 260 432 30592 1.17379 0.82976 8.16685 26.2554 36.5269 36.6185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.001024 4096 480 1152 17152 2.71814 72.3915 104.788 179.942 179.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000512 512 320 384 32768 1.15238 0.831584 7.47747 26.2554 35.819 35.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 6.4e-05 4096 150 2928 289408 46.1523 55.594 3488.44 1675.92 5266.18 5266.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1070 6.4e-05 2048 360 1104 220672 57.8455 28.4619 1041.49 838.473 1966.44 1966.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 3.2e-05 1024 190 1008 552960 53.2593 26.8839 686.173 837.676 1604.18 1604.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 3.2e-05 4096 390 12144 561152 286.017 156.946 32492.1 4722.99 37658.7 37659.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 6.4e-05 512 250 1584 221184 18.1924 6.7072 227.132 208.897 461.138 461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1930 6.4e-05 512 410 192 278528 12.3165 6.73382 64.9366 209.808 293.961 294.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 0.001024 2048 175 1920 6656 1.42973 1.37581 17.8594 52.5315 73.2682 73.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1150 0.000512 512 260 432 30464 1.17907 0.829408 5.28454 26.3029 33.6976 33.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1960 0.001024 4096 480 1152 17088 2.71155 46.6193 104.71 154.083 154.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000512 512 320 384 32768 1.1544 0.82944 4.92842 26.3065 33.3238 33.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 6.4e-05 4096 150 2928 289280 46.2193 55.5846 2227.62 1676.93 4006.44 4006.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1070 6.4e-05 2048 360 1104 220160 58.0234 28.2802 1108.15 838.564 2033.19 2033.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 3.2e-05 1024 190 1008 552960 53.2671 26.9271 448.953 838.493 1367.83 1367.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 3.2e-05 4096 390 12144 560640 286.76 157.121 20669.5 4736.4 25850.5 25851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 6.4e-05 512 250 1584 221184 18.2116 6.7072 146.605 209.111 380.844 381.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1930 6.4e-05 512 410 192 278016 12.3065 6.73178 65.609 209.507 294.316 294.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 0.001024 2048 175 1920 6528 1.42746 1.37421 14.2212 52.454 69.5504 69.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1150 0.000512 512 260 432 30336 1.17808 0.828608 5.30624 26.2379 33.6478 33.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1960 0.001024 4096 480 1152 17088 2.71629 38.4935 104.886 146.138 146.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1390 0.000512 512 320 384 32640 1.1551 0.829312 4.04547 26.2399 32.3692 32.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1330 6.4e-05 4096 150 2928 289344 46.1349 55.5909 2374.63 1677.6 4154.03 4154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1070 6.4e-05 2048 360 1104 219648 57.942 28.3088 1110.5 837.348 2034.26 2034.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1260 3.2e-05 1024 190 1008 549888 53.4503 27.3131 369.001 838.06 1288.01 1288.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 3.2e-05 4096 390 12144 560640 285.569 156.941 17108.9 4726.63 22278.7 22279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 6.4e-05 512 250 1584 215040 18.209 6.616 117.627 206.408 349.075 349.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1930 6.4e-05 512 410 192 279040 12.3679 6.74611 58.131 209.774 287.191 287.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 0.001024 2048 175 1920 6640 1.43194 1.3849 26.0243 52.4199 81.3324 81.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 0.000512 512 260 432 30560 1.17424 0.828512 7.86896 26.262 36.2313 36.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.001024 4096 480 1152 17160 2.71949 70.0461 104.956 177.766 177.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000512 512 320 384 32640 1.15862 0.829344 7.1377 26.2629 35.4883 35.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 6.4e-05 4096 150 2928 289360 46.4137 55.7085 3370.61 1677 5149.81 5149.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 6.4e-05 2048 360 1104 220800 58.007 28.3402 608.184 839.211 1533.9 1534.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 3.2e-05 1024 190 1008 552960 53.4659 26.9509 672.105 838.353 1591.06 1591.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 3.2e-05 4096 390 12144 561280 287.09 157.297 31514.7 4725.9 36685.7 36686.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 6.4e-05 512 250 1584 222720 18.2642 6.72992 222.552 209.883 457.637 457.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1930 6.4e-05 512 410 192 279040 12.3437 6.73622 61.3027 209.822 290.367 290.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 0.001024 2048 175 1920 6560 1.42336 1.36534 17.3786 52.3203 72.5538 72.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 0.000512 512 260 432 30400 1.17747 0.827232 5.28576 26.1803 33.569 33.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.001024 4096 480 1152 17120 2.71965 46.1455 104.969 153.878 153.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000512 512 320 384 32320 1.15405 0.826784 4.76195 26.184 33.0249 33.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 6.4e-05 4096 150 2928 289280 46.2352 55.6624 2201.63 1677.01 3980.61 3980.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1070 6.4e-05 2048 360 1104 220160 57.8921 28.3785 414.892 838.611 1339.93 1340.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 3.2e-05 1024 190 1008 552960 53.3216 26.9187 439.491 838.596 1358.51 1358.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 3.2e-05 4096 390 12144 560640 286.933 157.333 20458.1 4735.06 25638.1 25638.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 6.4e-05 512 250 1584 220160 18.4394 6.72285 143.266 209.81 378.45 378.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1930 6.4e-05 512 410 192 276480 12.3869 6.73126 60.1971 208.808 288.293 288.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 0.001024 2048 175 1920 6240 1.42358 1.35907 13.3729 51.9521 68.181 68.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 0.000512 512 260 432 30240 1.19008 0.832256 4.41843 26.2948 32.8371 32.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.001024 4096 480 1152 17040 2.72182 37.6846 104.665 145.116 145.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000512 512 320 384 32640 1.16333 0.831296 3.9599 26.2972 32.3553 32.4448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 6.4e-05 4096 150 2928 289200 46.3925 55.7138 1802.27 1675.33 3579.79 3579.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1070 6.4e-05 2048 360 1104 218880 58.1444 28.3976 877.819 834.676 1799.2 1799.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 3.2e-05 1024 190 1008 549120 53.5433 26.8719 359.688 834.501 1274.8 1274.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 3.2e-05 4096 390 12144 559680 287.971 157.605 16754.8 4732.92 21934 21934.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 6.4e-05 512 250 1584 215040 18.2813 6.63552 116.608 206.327 348.066 348.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1930 6.4e-05 512 410 192 278784 12.2802 6.74186 77.3892 209.236 305.808 305.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.001024 2048 175 1920 6624 1.42374 1.38416 36.5296 52.2651 91.6726 91.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 0.000512 512 260 432 30528 1.17699 0.831968 10.9132 26.3062 39.3267 39.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.001024 4096 480 1152 17136 2.71584 96.4178 104.777 203.954 204.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000512 512 320 384 32832 1.1599 0.831488 10.1049 26.3032 38.5032 38.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 6.4e-05 4096 150 2928 289344 46.2551 55.6544 4667.56 1675.44 6445 6445.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 6.4e-05 2048 360 1104 220416 57.8545 28.2988 826.342 836.287 1748.94 1749.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 3.2e-05 1024 190 1008 551424 53.3946 26.8981 948.036 838.324 1866.84 1866.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 4096 390 12144 561024 286.352 157.147 43319.9 4720.05 48484.2 48484.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 6.4e-05 512 250 1584 221184 18.1185 6.68467 302.67 208.199 535.889 536.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1930 6.4e-05 512 410 192 278016 12.29 6.72768 68.4548 209.344 296.976 297.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 0.001024 2048 175 1920 6528 1.42746 1.39059 22.4343 52.4104 77.734 77.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 0.000512 512 260 432 30336 1.1776 0.828 7.06493 26.2248 35.4001 35.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.001024 4096 480 1152 17088 2.7231 61.116 104.81 168.69 168.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000512 512 320 384 32640 1.1536 0.830048 6.45379 26.2199 34.7543 34.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 6.4e-05 4096 150 2928 289344 46.165 55.5862 2947.14 1676.26 4725.23 4725.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 6.4e-05 2048 360 1104 219648 57.8221 28.2856 518.071 836.687 1441.03 1441.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 3.2e-05 1024 190 1008 549888 53.4426 26.8595 589.569 836.571 1506.63 1506.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 3.2e-05 4096 390 12144 560640 285.543 156.948 27367.8 4722.64 32533.6 32534.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 6.4e-05 512 250 1584 215040 18.2016 6.61891 189.913 206.238 421.187 421.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1930 6.4e-05 512 410 192 276480 12.298 6.7241 89.4268 208.825 317.433 317.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 0.001024 2048 175 1920 6336 1.42736 1.36397 17.4764 52.3125 72.6474 72.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 0.000512 512 260 432 29952 1.17533 0.826368 5.87536 26.1186 34.0945 34.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.001024 4096 480 1152 16992 2.71341 49.4839 104.534 156.776 156.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000512 512 320 384 32256 1.1561 0.829056 5.30374 26.1193 33.5068 33.5994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 6.4e-05 4096 150 2928 289152 46.2222 55.6446 2374.21 1675.25 4151.4 4151.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1070 6.4e-05 2048 360 1104 218880 57.8352 28.2723 464.62 834.757 1385.64 1385.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 3.2e-05 1024 190 1008 548352 53.4749 26.8466 475.915 834.476 1390.9 1391.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 3.2e-05 4096 390 12144 559872 287.714 157.601 22055.7 4741.63 27243.3 27243.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 6.4e-05 512 250 1584 211968 18.1287 6.57613 152.638 204.176 381.731 381.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1930 6.4e-05 512 410 192 276480 12.2496 6.70106 84.2626 208.376 311.753 311.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 0.001024 2048 175 1920 6144 1.42538 1.36602 14.5277 52.1556 69.5442 69.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 0.000512 512 260 432 29952 1.17021 0.819424 4.964 26.0239 33.078 33.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.001024 4096 480 1152 16896 2.70304 42.0879 104.291 149.125 149.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000512 512 320 384 32256 1.15216 0.8192 4.44915 26.024 32.5407 32.6329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 6.4e-05 4096 150 2928 289152 46.2417 55.595 2005.15 1675.82 3782.89 3782.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1070 6.4e-05 2048 360 1104 218112 57.6963 28.1807 398.576 832.961 1317.57 1317.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 3.2e-05 1024 190 1008 546816 53.2228 26.7277 399.804 832.595 1312.54 1312.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 3.2e-05 4096 390 12144 559104 287.659 157.339 18598.1 4735.46 23779.2 23779.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 6.4e-05 512 250 1584 208896 18.6864 6.61091 127.372 206.451 359.337 359.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 6.4e-05 512 410 192 278656 12.3298 6.74006 45.5285 209.287 274.046 274.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.001024 2048 175 1920 6608 1.42778 1.35898 33.7226 52.2511 88.8466 88.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 0.000512 512 260 432 30464 1.18058 0.833536 10.1623 26.3163 38.5971 38.6888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.001024 4096 480 1152 17136 2.72358 89.321 104.835 196.925 196.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000512 512 320 384 32704 1.16554 0.830432 9.36874 26.3181 37.785 37.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 6.4e-05 4096 150 2928 289296 46.3667 55.7006 4310.74 1675.74 6088.63 6088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 6.4e-05 2048 360 1104 220416 58.0433 28.3418 766.37 836.566 1689.48 1689.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 3.2e-05 1024 190 1008 551936 53.4715 26.925 878.583 839.02 1798.19 1798.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 4096 390 12144 560896 286.905 157.188 39927.6 4738.55 45111 45111.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 6.4e-05 512 250 1584 222208 18.2338 6.72342 282.465 209.277 516.916 517.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 6.4e-05 512 410 192 277760 12.3056 6.73523 30.0879 209.356 258.65 258.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 0.001024 2048 175 1920 6496 1.42042 1.35866 21.4435 52.1073 76.4187 76.4865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 0.000512 512 260 432 30016 1.17306 0.821568 6.5585 26.0556 34.7109 34.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.001024 4096 480 1152 17024 2.71005 56.4521 104.557 163.762 163.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000512 512 320 384 32256 1.15501 0.821248 6.14544 26.0601 34.2831 34.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 6.4e-05 4096 150 2928 289184 46.2338 55.6646 2736.17 1675.66 4513.81 4513.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 6.4e-05 2048 360 1104 220416 57.849 28.2969 488.416 836.782 1411.51 1411.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 3.2e-05 1024 190 1008 551936 53.3919 27.5255 554.17 836.597 1471.88 1472.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1850 3.2e-05 4096 390 12144 560896 286.203 157.161 25400.1 4721.22 30565.4 30566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 6.4e-05 512 250 1584 215040 18.3461 6.64179 181.11 206.935 413.255 413.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1930 6.4e-05 512 410 192 276864 12.3874 6.74355 65.1493 209.394 293.836 293.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 0.001024 2048 175 1920 6384 1.42557 1.37392 17.313 51.9579 72.1404 72.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 0.000512 512 260 432 29568 1.17712 0.819136 5.50019 25.9472 33.5424 33.6383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.001024 4096 480 1152 16968 2.71005 46.4353 104.554 153.742 153.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000512 512 320 384 31584 1.1641 0.81728 5.13747 25.9488 33.166 33.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 6.4e-05 4096 150 2928 288960 46.3926 55.6954 2251.56 1675.35 4029.08 4029.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 6.4e-05 2048 360 1104 220416 57.9796 28.3914 401.089 836.887 1324.51 1324.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 3.2e-05 1024 190 1008 548352 53.9231 26.9271 450.859 836.67 1368.57 1368.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 4096 390 12144 559104 288.489 157.708 20939.5 4743.71 26130.1 26130.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 6.4e-05 512 250 1584 215040 18.848 6.7319 147.291 209.38 382.467 382.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1930 6.4e-05 512 410 192 275968 12.3812 6.73136 60.2054 209.595 289.074 289.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 0.001024 2048 175 1920 6272 1.42758 1.39059 15.3449 52.4508 70.6872 70.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 0.000512 512 260 432 29568 1.18253 0.826912 4.81222 26.1528 33.0701 33.1629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.001024 4096 480 1152 16800 2.69901 41.8712 104.034 148.647 148.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000512 512 320 384 32256 1.15917 0.823616 4.62048 26.1546 32.8569 32.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 6.4e-05 4096 150 2928 288960 46.1514 55.5995 2026.95 1677.63 3806.41 3806.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 6.4e-05 2048 360 1104 218624 57.9889 28.2768 392.39 837.84 1316.65 1316.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 3.2e-05 1024 190 1008 551936 53.2759 26.8657 406.747 837.439 1324.52 1324.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 3.2e-05 4096 390 12144 559104 287.143 157.623 18844.8 4747.36 24045.4 24046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 6.4e-05 512 250 1584 200704 18.6331 6.56678 124.416 202.376 352.205 352.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 6.4e-05 512 410 192 278528 12.2994 6.72973 44.6176 209.635 273.443 273.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.001024 2048 175 1920 6656 1.43142 1.3704 33.0694 52.4859 88.445 88.5104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 0.000512 512 260 432 30464 1.17827 0.8296 9.90835 26.2797 38.2936 38.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.001024 4096 480 1152 17088 2.7104 85.3725 104.622 192.748 192.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000512 512 320 384 32768 1.15683 0.831328 9.29318 26.2804 37.6609 37.7528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 6.4e-05 4096 150 2928 289280 46.2103 55.5992 4200.08 1675.53 5977.49 5977.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 6.4e-05 2048 360 1104 220160 57.8622 28.3024 740.748 838.065 1665.13 1665.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 3.2e-05 1024 190 1008 552960 53.2753 26.8756 844.391 837.89 1762.62 1762.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 4096 390 12144 560640 286.642 157.153 37684.5 4725.9 42854.9 42855.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 6.4e-05 512 250 1584 221184 18.1987 6.70925 273.037 208.937 507.098 507.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 6.4e-05 512 410 192 276480 12.3053 6.72592 28.7349 209.193 257.124 257.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 0.001024 2048 175 1920 6400 1.42131 1.35584 20.7529 52.0214 75.6397 75.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 0.000512 512 260 432 30208 1.1839 0.831968 6.50272 26.348 34.9664 35.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.001024 4096 480 1152 17024 2.71155 54.9378 104.722 162.414 162.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000512 512 320 384 32768 1.16122 0.831488 6.02886 26.3505 34.4719 34.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 6.4e-05 4096 150 2928 289280 46.2172 55.5889 2726.17 1677.45 4505.51 4505.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 6.4e-05 2048 360 1104 219136 57.7765 28.3976 480.829 836.868 1404.03 1404.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 3.2e-05 1024 190 1008 548864 53.4184 26.9275 543.453 835.93 1459.92 1460.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 4096 390 12144 560128 287.686 157.524 24069.9 4749.85 29265.7 29266.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 6.4e-05 512 250 1584 221184 18.2124 6.70106 175.848 209.178 410.153 410.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 6.4e-05 512 410 192 276480 12.2487 6.7031 24.503 208.379 251.997 252.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 0.001024 2048 175 1920 6144 1.42294 1.36304 16.2541 52.149 71.2788 71.3454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 0.000512 512 260 432 29952 1.17389 0.822848 5.54243 26.0229 33.6644 33.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.001024 4096 480 1152 16896 2.70672 45.996 104.293 153.038 153.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000512 512 320 384 32256 1.15107 0.821248 4.96934 26.0251 33.0676 33.1589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 6.4e-05 4096 150 2928 289152 46.209 55.6032 2283.74 1675.73 4061.36 4061.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 6.4e-05 2048 360 1104 218112 57.7346 28.1705 399.621 832.929 1318.62 1318.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 3.2e-05 1024 190 1008 546816 53.2401 26.7325 446.515 833.319 1360 1360.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 4096 390 12144 559104 287.736 157.34 19606.9 4737.32 24790 24790.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 6.4e-05 512 250 1584 208896 18.6956 8.86838 132.39 206.303 366.474 366.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1930 6.4e-05 512 410 192 274432 12.4223 6.72563 54.0729 209.273 282.657 282.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 0.001024 2048 175 1920 6144 1.41366 1.37421 15.6538 51.6768 70.1897 70.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 0.000512 512 260 432 28672 1.17152 0.811008 4.70438 25.7466 32.5344 32.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.001024 4096 480 1152 16896 2.71059 40.8918 104.72 148.367 148.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000512 512 320 384 31744 1.14746 0.809696 4.48426 25.7497 32.2912 32.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 6.4e-05 4096 150 2928 288768 46.2254 55.5967 2014.94 1675.37 3792.21 3792.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 6.4e-05 2048 360 1104 217088 58.1425 28.2512 352.773 836.487 1275.81 1275.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 3.2e-05 1024 190 1008 548864 53.4589 28.7778 395.571 836.075 1314.07 1314.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 4096 390 12144 559104 289.947 158.619 17275.5 4768.36 22493.1 22493.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 6.4e-05 512 250 1584 212992 18.8636 6.708 118.967 209.257 354.01 354.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 6.4e-05 512 410 192 278784 12.3292 6.74432 43.5951 209.539 272.373 272.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 0.001024 2048 175 1920 6624 1.43155 1.37216 32.342 52.4664 87.7046 87.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 0.000512 512 260 432 30528 1.17747 0.829856 9.98256 26.2628 38.354 38.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.001024 4096 480 1152 17064 2.71155 84.9162 104.539 192.209 192.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000512 512 320 384 32544 1.16362 0.831488 9.04339 26.2647 37.4051 37.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 6.4e-05 4096 150 2928 289296 46.377 55.7224 4159.33 1675.6 5937.1 5937.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 6.4e-05 2048 360 1104 220032 58.0417 28.3958 725.564 837.62 1649.79 1649.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 3.2e-05 1024 190 1008 552960 53.4528 26.9435 821.286 837.528 1739.41 1739.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 4096 390 12144 560448 287.347 157.417 38731.1 4723.27 43899.9 43900.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 6.4e-05 512 250 1584 216576 18.35 6.66259 268.689 207.218 501.15 501.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 6.4e-05 512 410 192 276480 12.3076 6.73178 30.2064 208.964 258.367 258.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 0.001024 2048 175 1920 6336 1.42746 1.36192 21.2213 52.3081 76.4057 76.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 0.000512 512 260 432 29952 1.17667 0.827392 6.92976 26.1343 35.1646 35.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.001024 4096 480 1152 16992 2.71395 59.4449 104.606 166.807 166.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000512 512 320 384 32256 1.15773 0.825568 6.2655 26.1375 34.4862 34.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 6.4e-05 4096 150 2928 289152 46.239 55.6447 2861.07 1676.37 4639.4 4639.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 6.4e-05 2048 360 1104 218880 57.8389 28.2972 499.022 835.893 1421.21 1421.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 3.2e-05 1024 190 1008 548352 53.4739 26.9055 568.781 835.214 1484.58 1484.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 4096 390 12144 559872 287.74 157.602 26692 4772.31 31910.3 31910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 6.4e-05 512 250 1584 211968 18.1451 6.57981 181.811 204.318 411.064 411.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 6.4e-05 512 410 192 276480 12.3391 6.72973 25.6802 209.051 253.964 254.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 0.001024 2048 175 1920 6048 1.41926 1.34758 17.9324 51.7398 72.5296 72.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 0.000512 512 260 432 29376 1.17322 0.812352 5.54445 25.806 33.4343 33.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.001024 4096 480 1152 16848 2.70336 50.4465 104.237 157.43 157.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000512 512 320 384 31104 1.15661 0.811008 5.27418 25.8111 33.1544 33.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 6.4e-05 4096 150 2928 288576 46.3523 55.7114 2420.3 1675.51 4197.95 4198.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 6.4e-05 2048 360 1104 217728 58.2187 28.3127 421.803 835.632 1344.12 1344.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 3.2e-05 1024 190 1008 546048 53.9146 26.8646 479.73 835.267 1395.97 1396.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 4096 390 12144 559872 287.83 157.653 22552.2 4730.23 27728.6 27729.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 6.4e-05 512 250 1584 207360 18.5636 6.58048 150.157 204.403 379.919 380.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 6.4e-05 512 410 192 271872 12.3096 6.65869 25.2549 207.559 251.943 252.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 0.001024 2048 175 1920 5760 1.41952 1.36218 16.4518 51.9299 71.2528 71.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 0.000512 512 260 432 28800 1.17789 0.815104 5.73587 25.8504 33.676 33.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.001024 4096 480 1152 16704 2.69373 50.6819 103.85 157.269 157.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000512 512 320 384 31104 1.15475 0.813056 5.45178 25.8537 33.372 33.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 6.4e-05 4096 150 2928 289152 46.1212 55.5874 2419.8 1677.44 4199.03 4199.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 6.4e-05 2048 360 1104 216576 57.4616 28.0084 420.153 829.645 1335.43 1335.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 3.2e-05 1024 190 1008 543744 52.986 26.5544 476.62 829.167 1385.52 1385.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 4096 390 12144 559872 287.748 157.508 22589.5 4746.29 27781.7 27782.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 6.4e-05 512 250 1584 202752 17.758 6.53773 145.932 198.264 368.701 368.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 6.4e-05 512 410 192 279040 12.3073 6.73626 42.7953 209.794 271.793 271.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.001024 2048 175 1920 6560 1.42445 1.36192 31.7384 52.3094 86.9218 86.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 0.000512 512 260 432 30400 1.17587 0.826176 9.82557 26.179 38.1052 38.1967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.001024 4096 480 1152 17120 2.72256 84.5772 104.955 192.298 192.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000512 512 320 384 32320 1.1569 0.824576 8.87395 26.1792 37.1308 37.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 6.4e-05 4096 150 2928 289280 46.2479 55.6685 4129.84 1676.83 5908.66 5908.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 6.4e-05 2048 360 1104 220160 57.8771 28.3156 715.873 839.875 1642.1 1642.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 3.2e-05 1024 190 1008 552960 53.3148 26.9665 804.288 838.422 1723.19 1723.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 4096 390 12144 560640 286.887 157.3 38407.4 4729.85 43582.1 43582.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 6.4e-05 512 250 1584 220160 18.4416 6.71725 265.4 209.783 500.56 500.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 6.4e-05 512 410 192 279040 12.2904 6.73178 30.8721 209.869 259.933 260.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 0.001024 2048 175 1920 6400 1.4215 1.35702 22.1942 52.1013 77.1642 77.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 0.000512 512 260 432 30080 1.16941 0.820448 6.90435 26.0228 35.0131 35.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.001024 4096 480 1152 16960 2.71178 60.7848 104.537 168.077 168.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000512 512 320 384 32000 1.14874 0.819584 6.47242 26.0253 34.5651 34.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 6.4e-05 4096 150 2928 289280 46.1624 55.597 2931.3 1677.44 4710.58 4710.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 6.4e-05 2048 360 1104 220160 57.7956 28.3327 515.467 838.82 1440.58 1440.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 3.2e-05 1024 190 1008 552960 53.1859 26.8923 586.166 838.62 1505.06 1505.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 4096 390 12144 560640 286.515 157.219 27251.4 4737.57 32433.4 32434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 6.4e-05 512 250 1584 215040 18.218 7.08528 186.718 206.421 418.655 418.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 6.4e-05 512 410 192 276480 12.301 6.7312 25.6532 208.841 253.688 253.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 0.001024 2048 175 1920 6240 1.42285 1.36227 18.8683 52.2646 74.0078 74.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 0.000512 512 260 432 29760 1.176 0.821504 5.78282 26.055 33.9348 34.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.001024 4096 480 1152 16800 2.7033 49.6435 103.993 156.383 156.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000512 512 320 384 31680 1.15946 0.82304 5.27424 26.0496 33.4059 33.4993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 6.4e-05 4096 150 2928 288960 46.222 55.6589 2413.09 1674.28 4189.33 4189.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 6.4e-05 2048 360 1104 218880 57.8514 28.3061 422.046 834.848 1343.22 1343.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 3.2e-05 1024 190 1008 545280 53.8672 26.8428 476.015 834.366 1391.28 1391.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 4096 390 12144 558720 289.828 158.28 22351.4 4759.85 27560 27560.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 6.4e-05 512 250 1584 215040 18.25 6.62726 155.239 206.247 386.574 386.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 6.4e-05 512 410 192 271360 12.2169 6.63565 23.6956 206.564 249.275 249.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 0.001024 2048 175 1920 6400 1.43021 1.37264 17.3835 52.5416 72.8179 72.8844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 0.000512 512 260 432 29440 1.18134 0.823648 5.5529 26.1293 33.7911 33.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.001024 4096 480 1152 16640 2.69517 46.9637 103.691 153.392 153.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000512 512 320 384 32000 1.15603 0.824928 5.16752 26.1306 33.3805 33.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 6.4e-05 4096 150 2928 288640 46.252 55.6125 2231.25 1675.01 4008.2 4008.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 6.4e-05 2048 360 1104 215040 57.3788 27.979 386.98 825.714 1298.21 1298.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 3.2e-05 1024 190 1008 552960 53.2679 26.8834 449.789 838.927 1369.06 1369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 4096 390 12144 560640 287.201 157.449 20725.5 4747.63 25918.5 25919.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 6.4e-05 512 250 1584 204800 19.0269 6.6215 137.123 206.553 369.534 369.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1930 6.4e-05 512 410 200 278016 12.3294 6.7295 69.3471 209.788 298.359 298.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 0.001024 2048 175 1900 6912 1.42768 1.37011 28.8775 52.4495 84.1977 84.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 0.000512 512 260 450 31872 1.16256 0.82944 8.63411 26.2812 37.0034 37.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.001024 4096 480 1150 17152 2.71386 75.0823 104.858 182.699 182.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000512 512 320 400 32512 1.1577 0.831488 8.02666 26.2818 36.3951 36.4887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 6.4e-05 4096 150 2950 288960 46.1783 55.5995 3686.26 1677.41 5465.53 5465.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1070 6.4e-05 2048 360 1100 217600 58.3723 28.3252 1048.59 838.482 1973.94 1974.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 3.2e-05 1024 190 1000 549888 53.6793 26.9189 720.653 838.432 1639.87 1640.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 3.2e-05 4096 390 12150 561152 285.75 156.953 34157.3 4725.91 39326.6 39327.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 6.4e-05 512 250 1550 225280 17.9002 6.71046 239.367 209.087 473.281 473.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1930 6.4e-05 512 410 200 277504 12.3759 6.72774 69.1925 209.637 298.1 298.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 0.001024 2048 175 1900 6912 1.43114 1.37421 18.7417 52.4947 74.1103 74.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1150 0.000512 512 260 450 31744 1.16726 0.83088 5.62826 26.2826 34.0141 34.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1960 0.001024 4096 480 1150 17088 2.7095 48.115 104.6 155.466 155.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000512 512 320 400 32512 1.15725 0.831648 5.28429 26.284 33.6588 33.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 6.4e-05 4096 150 2950 288768 46.227 55.5991 2340.01 1675.52 4117.43 4117.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1070 6.4e-05 2048 360 1100 217088 58.5724 28.3262 1112.76 837.843 2037.67 2037.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 3.2e-05 1024 190 1000 548864 53.832 26.884 462.338 837.795 1381.03 1381.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 3.2e-05 4096 390 12150 560640 286.521 157.127 21616.2 4731.72 26792.3 26792.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 6.4e-05 512 250 1550 225280 17.9261 6.71251 154.755 208.937 388.547 388.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1930 6.4e-05 512 410 200 276480 12.3536 6.73168 68.9449 209.484 297.677 297.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 0.001024 2048 175 1900 6720 1.4295 1.37603 15.226 52.4475 70.5509 70.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1150 0.000512 512 260 450 31488 1.17146 0.828256 5.37658 26.2354 33.7084 33.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1960 0.001024 4096 480 1150 17088 2.71488 39.7197 104.856 147.332 147.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1390 0.000512 512 320 400 32256 1.15917 0.829088 4.38477 26.2371 32.7098 32.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1330 6.4e-05 4096 150 2950 288768 46.1404 55.5846 2455.5 1677.43 4234.74 4234.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1070 6.4e-05 2048 360 1100 216576 58.4881 28.3045 1113.59 837.266 2037.81 2037.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1260 3.2e-05 1024 190 1000 546816 53.842 26.8636 380.884 837.156 1298.94 1299.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 3.2e-05 4096 390 12150 560640 285.571 156.962 17695.5 4767.8 22906.5 22907.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 6.4e-05 512 250 1550 221184 17.7309 6.61898 125.244 206.385 356.197 356.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1930 6.4e-05 512 410 200 277760 12.4184 6.74323 59.8094 209.799 288.938 289.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 0.001024 2048 175 1900 6880 1.432 1.38861 26.8391 52.4329 82.1663 82.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 0.000512 512 260 450 31840 1.16922 0.830528 8.04755 26.2657 36.4109 36.5019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.001024 4096 480 1150 17160 2.72157 70.5001 104.951 178.216 178.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000512 512 320 400 32480 1.16035 0.828032 7.47574 26.2666 35.8313 35.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 6.4e-05 4096 150 2950 288880 46.4339 55.7019 3416.27 1677.24 5195.73 5195.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 6.4e-05 2048 360 1100 217600 58.5002 28.3659 607.947 838.616 1533.6 1533.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 3.2e-05 1024 190 1000 550400 53.7338 26.9548 676.946 839.876 1597.7 1597.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 3.2e-05 4096 390 12150 560960 287.926 157.549 31576.1 4731 36753.2 36753.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 6.4e-05 512 250 1550 225280 18.0767 6.72614 224.227 209.779 459.021 459.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1930 6.4e-05 512 410 200 277760 12.3886 6.74365 62.7693 209.8 291.873 292.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 0.001024 2048 175 1900 6720 1.42579 1.36627 16.982 52.3121 72.1601 72.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 0.000512 512 260 450 31680 1.16976 0.82704 5.32672 26.1789 33.6036 33.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.001024 4096 480 1150 17120 2.72352 45.4595 104.938 153.165 153.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000512 512 320 400 32320 1.16166 0.828992 4.92768 26.1798 33.2005 33.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 6.4e-05 4096 150 2950 288800 46.2501 55.6761 2195.89 1676.82 3974.71 3974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1070 6.4e-05 2048 360 1100 217600 58.3654 28.3836 409.676 838.52 1335.11 1335.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 3.2e-05 1024 190 1000 550400 53.613 26.9189 435.377 838.423 1354.52 1354.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 3.2e-05 4096 390 12150 560640 287.024 157.331 20264.5 4734.58 25444.2 25444.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 6.4e-05 512 250 1550 225280 18.0683 6.72237 144.988 209.783 379.781 379.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1930 6.4e-05 512 410 200 276480 12.3933 6.72611 61.9608 208.815 290.059 290.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 0.001024 2048 175 1900 6480 1.42531 1.35373 14.0792 51.9554 68.8861 68.9606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 0.000512 512 260 450 31680 1.17398 0.830464 4.44624 26.2968 32.8442 32.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.001024 4096 480 1150 17040 2.71299 38.1021 104.644 145.502 145.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000512 512 320 400 32160 1.17248 0.829984 4.1279 26.2955 32.526 32.6203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 6.4e-05 4096 150 2950 288720 46.3723 55.7275 1829.36 1675.4 3606.93 3607.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1070 6.4e-05 2048 360 1100 215040 58.5684 28.3771 344.193 834.912 1266.2 1266.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 3.2e-05 1024 190 1000 545280 53.9912 26.87 362.957 834.628 1278.63 1278.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 3.2e-05 4096 390 12150 559680 287.989 157.58 16819 4731.01 21996.2 21996.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 6.4e-05 512 250 1550 215040 18.2713 6.62797 115.611 206.224 346.941 347.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1930 6.4e-05 512 410 200 276480 12.4008 6.72438 61.28 209.852 290.422 290.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 0.001024 2048 175 1900 6400 1.42131 1.36173 12.2754 52.0991 67.2257 67.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1150 0.000512 512 260 450 31360 1.16013 0.820064 3.96406 26.017 32.0614 32.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1960 0.001024 4096 480 1150 16960 2.70541 32.2142 104.508 139.469 139.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000512 512 320 400 32000 1.14883 0.8192 3.71773 26.0175 31.8002 31.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 6.4e-05 4096 150 2950 288640 46.1412 55.586 1576.86 1677.26 3355.92 3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1070 6.4e-05 2048 360 1100 217600 58.4824 28.3033 1004.17 839.356 1930.47 1930.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 3.2e-05 1024 190 1000 547840 53.8544 26.8856 312.145 838.708 1231.78 1231.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 3.2e-05 4096 390 12150 560640 286.543 157.195 14584.6 4744.08 19773.1 19773.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 6.4e-05 512 250 1550 215040 18.2033 6.61402 100.071 206.528 331.623 331.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1930 6.4e-05 512 410 200 277248 12.3229 6.7391 77.795 209.22 306.239 306.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.001024 2048 175 1900 6816 1.42131 1.3865 36.2799 52.2585 91.4179 91.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 0.000512 512 260 450 31872 1.16595 0.831968 10.9268 26.305 39.3287 39.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.001024 4096 480 1150 17136 2.71667 94.9373 104.743 202.44 202.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000512 512 320 400 32448 1.16339 0.830112 10.1545 26.3026 38.5525 38.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 6.4e-05 4096 150 2950 288864 46.242 55.6708 4638.41 1675.31 6415.71 6415.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 6.4e-05 2048 360 1100 216576 58.3863 28.2907 805.781 836.231 1728.85 1728.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 3.2e-05 1024 190 1000 548352 53.7761 26.8916 930.472 836.158 1847.48 1847.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 4096 390 12150 561024 286.386 157.173 42752.5 4719.39 47916.2 47916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 6.4e-05 512 250 1550 224256 17.8924 6.68467 299.413 208.183 532.383 532.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1930 6.4e-05 512 410 200 276480 12.3385 6.72659 68.57 209.309 297.109 297.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 0.001024 2048 175 1900 6720 1.42582 1.38432 22.7675 52.4023 78.0521 78.1189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 0.000512 512 260 450 31488 1.17158 0.82944 7.03507 26.2201 35.3551 35.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.001024 4096 480 1150 17088 2.71933 60.1641 104.774 167.699 167.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000512 512 320 400 32256 1.15894 0.829536 6.52797 26.2159 34.8302 34.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 6.4e-05 4096 150 2950 288768 46.1441 55.5889 2884.73 1676.02 4662.56 4662.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 6.4e-05 2048 360 1100 216576 58.2852 28.3034 500.356 836.572 1423.68 1423.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 3.2e-05 1024 190 1000 546816 53.8402 26.8575 572.582 837.767 1491.23 1491.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 3.2e-05 4096 390 12150 560640 285.487 156.968 26478.5 4719.59 31641.2 31641.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 6.4e-05 512 250 1550 221184 17.721 6.61504 188.05 206.21 418.805 418.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1930 6.4e-05 512 410 200 276480 12.3159 6.72352 84.4194 209.024 312.649 312.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 0.001024 2048 175 1900 6624 1.42592 1.36602 18.0415 52.3188 73.2225 73.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 0.000512 512 260 450 31104 1.1703 0.825248 5.69965 26.1404 33.9359 34.0257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.001024 4096 480 1150 16992 2.71366 48.1709 104.612 155.542 155.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000512 512 320 400 31680 1.16538 0.827392 5.24554 26.1439 33.4837 33.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 6.4e-05 4096 150 2950 288576 46.2109 55.6585 2356.75 1676.82 4135.52 4135.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1070 6.4e-05 2048 360 1100 214272 58.5584 28.2767 449.676 835.516 1372.19 1372.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 3.2e-05 1024 190 1000 543744 54.057 26.8433 464.332 835.239 1380.66 1380.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 3.2e-05 4096 390 12150 559872 287.774 157.599 21657.7 4744.68 26848.4 26849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 6.4e-05 512 250 1550 211968 18.134 6.57398 147.592 204.375 376.886 377.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1930 6.4e-05 512 410 200 273408 12.365 6.70112 83.6714 208.5 311.405 311.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 0.001024 2048 175 1900 6528 1.42131 1.36397 14.9038 52.1775 69.9384 70.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 0.000512 512 260 450 30720 1.16486 0.821248 4.90909 26.0352 33.0281 33.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.001024 4096 480 1150 16896 2.70339 40.8719 104.331 147.948 148.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000512 512 320 400 31488 1.16365 0.8192 4.55786 26.0414 32.6792 32.7749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 6.4e-05 4096 150 2950 288384 46.223 55.599 2011.26 1676.71 3789.86 3789.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1070 6.4e-05 2048 360 1100 215040 58.2448 28.1794 394.751 833.896 1315.23 1315.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 3.2e-05 1024 190 1000 540672 54.0698 26.7305 396.075 833.113 1310.18 1310.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 3.2e-05 4096 390 12150 559104 287.755 157.344 18507.4 4739.96 23693.1 23693.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 6.4e-05 512 250 1550 221184 17.7535 6.61667 132.254 206.425 363.263 363.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 6.4e-05 512 410 200 276864 12.3778 6.74803 46.056 209.437 274.783 274.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 0.001024 2048 175 1900 6832 1.42704 1.38035 33.2762 52.2868 88.4418 88.5096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 0.000512 512 260 450 31808 1.17261 0.835424 10.2434 26.3376 38.6863 38.7796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.001024 4096 480 1150 17136 2.72253 86.8219 104.887 194.476 194.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000512 512 320 400 32480 1.16589 0.832832 9.57869 26.3394 38.0144 38.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 6.4e-05 4096 150 2950 288848 46.3708 55.7117 4261.57 1676.92 6040.66 6040.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 6.4e-05 2048 360 1100 216832 58.5234 28.3269 745.536 838.169 1670.72 1670.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 3.2e-05 1024 190 1000 548352 53.9005 26.921 858.94 836.995 1776.95 1777.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 4096 390 12150 560448 287.914 157.499 39197.9 4729.75 44373.7 44374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 6.4e-05 512 250 1550 225792 17.988 6.72883 278.097 209.42 512.456 512.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 6.4e-05 512 410 200 275968 12.3704 6.73645 30.7696 209.318 259.359 259.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 0.001024 2048 175 1900 6720 1.42013 1.37651 20.906 52.0993 75.8747 75.9413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 0.000512 512 260 450 31360 1.16694 0.821056 6.80829 26.0529 34.9485 35.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.001024 4096 480 1150 17024 2.72589 55.6153 104.513 162.896 162.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000512 512 320 400 31808 1.15712 0.821248 6.27418 26.0568 34.4076 34.5005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 6.4e-05 4096 150 2950 288736 46.2366 55.6557 2715.11 1675.42 4492.5 4492.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 6.4e-05 2048 360 1100 216832 58.3771 28.3106 474.71 836.606 1398.16 1398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 3.2e-05 1024 190 1000 548352 53.7955 26.8943 543.302 836.463 1460.65 1460.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 4096 390 12150 560000 287.813 157.632 25003.1 4740.8 30190 30190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 6.4e-05 512 250 1550 222208 17.8041 6.64006 182.506 206.906 414.074 414.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1930 6.4e-05 512 410 200 276864 12.4025 6.74832 65.6332 209.535 294.482 294.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 0.001024 2048 175 1900 6384 1.42502 1.37696 17.0385 51.9918 71.9037 71.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 0.000512 512 260 450 30912 1.16794 0.81696 5.59133 25.9638 33.6382 33.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.001024 4096 480 1150 16968 2.71472 45.9986 104.604 153.36 153.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000512 512 320 400 31584 1.1583 0.816768 5.2375 25.966 33.2788 33.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 6.4e-05 4096 150 2950 288624 46.3688 55.7013 2226.62 1676.55 4005.31 4005.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 6.4e-05 2048 360 1100 215040 58.8275 28.4132 386.927 837.479 1311.81 1311.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 3.2e-05 1024 190 1000 548352 53.9435 26.929 443.858 838.006 1362.92 1363.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 4096 390 12150 559104 288.515 159.434 20513.1 4744.7 25706.4 25707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 6.4e-05 512 250 1550 225792 17.9953 6.72563 150.488 209.523 384.945 385.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1930 6.4e-05 512 410 200 275968 12.3774 6.72358 61.0019 209.592 289.861 289.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 0.001024 2048 175 1900 6720 1.42746 1.39043 15.6447 52.4513 70.9868 71.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 0.000512 512 260 450 31360 1.16954 0.827392 5.07437 26.1535 33.325 33.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.001024 4096 480 1150 16800 2.69722 41.196 104.012 147.947 148.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000512 512 320 400 31360 1.17267 0.825088 4.66317 26.1547 32.9155 33.0115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 6.4e-05 4096 150 2950 288512 46.152 55.5934 2009.85 1677.63 3789.31 3789.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 6.4e-05 2048 360 1100 215040 58.6116 28.3497 349.213 837.769 1274.1 1274.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 3.2e-05 1024 190 1000 544768 54.1468 26.9763 398.17 837.608 1317.09 1317.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 3.2e-05 4096 390 12150 559104 287.187 157.632 18457.9 4740.03 23643.4 23644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 6.4e-05 512 250 1550 215040 17.528 6.56794 127.901 202.363 354.57 354.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 6.4e-05 512 410 200 277504 12.34 6.73318 46.1009 209.81 275.149 275.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.001024 2048 175 1900 6912 1.43126 1.38486 33.5693 52.5332 88.9946 89.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 0.000512 512 260 450 31744 1.17299 0.831104 10.1396 26.3008 38.5451 38.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.001024 4096 480 1150 17088 2.7095 85.4147 104.688 192.858 192.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000512 512 320 400 32512 1.15805 0.831488 9.52486 26.3048 37.9188 38.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 6.4e-05 4096 150 2950 288768 46.2231 55.5889 4234.68 1676.93 6013.51 6013.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 6.4e-05 2048 360 1100 217088 58.3845 28.3423 735.032 838.693 1660.62 1660.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 3.2e-05 1024 190 1000 548864 53.8497 26.8841 836.89 838.584 1756.4 1756.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 4096 390 12150 560640 286.514 157.133 37780.2 4729.95 42954.5 42955.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 6.4e-05 512 250 1550 225280 17.907 6.70765 277.109 209.109 511.051 511.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 6.4e-05 512 410 200 276480 12.3044 6.73107 30.0589 208.963 258.223 258.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 0.001024 2048 175 1900 6656 1.42096 1.37798 21.7019 51.9672 76.5424 76.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 0.000512 512 260 450 31744 1.16995 0.833408 6.70365 26.3173 35.1295 35.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.001024 4096 480 1150 17024 2.71517 55.3157 104.588 162.661 162.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000512 512 320 400 32256 1.16563 0.833184 6.22688 26.3221 34.6485 34.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 6.4e-05 4096 150 2950 288768 46.2188 55.5951 2754.17 1675.7 4531.77 4531.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 6.4e-05 2048 360 1100 215040 58.4137 28.2399 471.398 835.16 1393.38 1393.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 3.2e-05 1024 190 1000 544768 53.9686 26.8285 537.44 835.064 1453.5 1453.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 4096 390 12150 560128 287.658 157.533 24650.9 4741.36 29838.2 29838.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 6.4e-05 512 250 1550 221184 18.2273 6.70733 173.686 208.945 407.787 407.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 6.4e-05 512 410 200 273408 12.3754 6.69693 25.543 208.536 253.312 253.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 0.001024 2048 175 1900 6528 1.42451 1.38499 17.3687 52.1947 72.4423 72.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 0.000512 512 260 450 30720 1.16918 0.820864 5.64691 26.0469 33.7869 33.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.001024 4096 480 1150 16896 2.70541 46.0513 104.353 153.152 153.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000512 512 320 400 31488 1.15718 0.821248 5.2175 26.0494 33.348 33.4441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 6.4e-05 4096 150 2950 288384 46.2614 55.6012 2329.49 1677.09 4108.52 4108.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 6.4e-05 2048 360 1100 215040 58.2219 28.1552 403.239 833.558 1323.34 1323.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 3.2e-05 1024 190 1000 540672 54.1015 26.7305 452.926 833.999 1367.95 1368.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 4096 390 12150 559104 287.789 157.34 20344 4741.26 25531 25531.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 6.4e-05 512 250 1550 221184 17.7596 6.61264 146.359 206.469 377.417 377.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1930 6.4e-05 512 410 200 274432 12.4151 6.72154 55.8495 209.251 284.403 284.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 0.001024 2048 175 1900 6144 1.41549 1.37011 14.7984 51.6726 69.3277 69.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 0.000512 512 260 450 30720 1.15587 0.811968 5.00077 25.74 32.8089 32.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.001024 4096 480 1150 16896 2.70992 40.9445 104.687 148.387 148.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000512 512 320 400 30720 1.15354 0.808192 4.73222 25.7459 32.5359 32.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 6.4e-05 4096 150 2950 288256 46.2216 55.598 2075.72 1675.21 3852.83 3852.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 6.4e-05 2048 360 1100 212992 58.7476 28.2685 352.071 836.44 1275.69 1275.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 3.2e-05 1024 190 1000 540672 54.4512 26.8252 398.248 836.002 1315.71 1315.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 4096 390 12150 559104 289.9 158.636 17643.8 4767.87 22860.8 22861.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 6.4e-05 512 250 1550 212992 18.8604 6.7072 121.341 209.352 356.476 356.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 6.4e-05 512 410 200 277632 12.359 6.74157 46.9017 209.695 275.858 275.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 0.001024 2048 175 1900 6912 1.43139 1.38445 34.2717 52.5045 89.661 89.7281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 0.000512 512 260 450 31680 1.17146 0.830208 10.4164 26.282 38.7996 38.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.001024 4096 480 1150 17064 2.71155 89.1986 104.586 196.539 196.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000512 512 320 400 32256 1.16736 0.82944 9.58957 26.282 37.9648 38.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 6.4e-05 4096 150 2950 288864 46.3834 55.813 4360.69 1676.82 6139.78 6139.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 6.4e-05 2048 360 1100 216576 58.5842 28.3564 747.488 838.934 1673.52 1673.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 3.2e-05 1024 190 1000 548352 54.0255 26.9496 850.654 838.141 1769.96 1770.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 4096 390 12150 560448 287.362 157.426 40112.5 4726.8 45284.7 45285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 6.4e-05 512 250 1550 221184 17.9909 6.66179 278.23 207.374 510.467 510.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 6.4e-05 512 410 200 276480 12.3051 6.72394 33.6118 209.029 261.825 261.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 0.001024 2048 175 1900 6624 1.42525 1.38288 23.2156 52.3191 78.4177 78.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 0.000512 512 260 450 31104 1.17392 0.823296 7.36627 26.1399 35.5995 35.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.001024 4096 480 1150 16992 2.70963 63.4836 104.616 170.85 170.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000512 512 320 400 31680 1.16918 0.824704 6.78051 26.1435 35.0126 35.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 6.4e-05 4096 150 2950 288576 46.2031 55.6381 3095.31 1676.86 4874.08 4874.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 6.4e-05 2048 360 1100 214272 58.5488 28.274 527.865 835.433 1450.28 1450.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 3.2e-05 1024 190 1000 543744 54.0645 26.9287 603.424 835.241 1519.85 1520
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 4096 390 12150 559872 287.772 157.615 28620.2 4742.24 33808.5 33809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 6.4e-05 512 250 1550 211968 18.1386 6.57203 191.696 204.378 420.992 421.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 6.4e-05 512 410 200 276480 12.3416 6.73229 27.8444 208.981 256.062 256.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 0.001024 2048 175 1900 6480 1.41715 1.36739 19.448 51.6849 73.9892 74.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 0.000512 512 260 450 30240 1.16326 0.813152 6.13366 25.7782 33.988 34.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.001024 4096 480 1150 16848 2.70106 52.3902 104.106 159.24 159.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000512 512 320 400 31104 1.15811 0.809952 5.65904 25.78 33.5041 33.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 6.4e-05 4096 150 2950 288144 46.3585 55.7158 2543.15 1673.77 4319.06 4319.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 6.4e-05 2048 360 1100 214272 58.733 28.3237 435.005 834.794 1357.01 1357.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 3.2e-05 1024 190 1000 546048 53.8786 26.8713 501.293 834.384 1416.61 1416.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 4096 390 12150 559872 287.893 157.628 23456 4729.21 28631.4 28632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 6.4e-05 512 250 1550 207360 18.5656 7.02771 155.683 204.189 385.685 385.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 6.4e-05 512 410 200 271872 12.3062 6.66669 25.7963 207.553 252.487 252.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 0.001024 2048 175 1900 6336 1.42067 1.37421 18.5526 51.93 73.3492 73.4165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 0.000512 512 260 450 29952 1.16547 0.815104 5.78918 25.8555 33.7234 33.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.001024 4096 480 1150 16704 2.69315 49.4965 103.828 156.061 156.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000512 512 320 400 31104 1.15491 0.814272 5.59485 25.85 33.5146 33.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 6.4e-05 4096 150 2950 288576 46.138 55.5963 2401.84 1677.42 4181.07 4181.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 6.4e-05 2048 360 1100 211968 58.184 28.0168 409.187 830.335 1325.88 1326.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 3.2e-05 1024 190 1000 534528 54.1008 26.5564 464.025 829.169 1374.04 1374.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 4096 390 12150 559872 287.741 157.498 22015.3 4751.66 27212.9 27213.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 6.4e-05 512 250 1550 202752 17.7537 6.53722 142.416 198.266 365.183 365.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1930 6.4e-05 512 410 200 276480 12.3654 6.73978 56.83 209.007 285.106 285.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 0.001024 2048 175 1900 5760 1.41482 1.36038 15.6877 51.317 69.8498 69.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 0.000512 512 260 450 30240 1.14893 0.79872 5.40019 25.4946 32.9456 33.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.001024 4096 480 1150 16560 2.68288 45.279 103.371 151.374 151.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000512 512 320 400 30240 1.14874 0.799584 4.70595 25.4948 32.2476 32.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 6.4e-05 4096 150 2950 288000 46.3831 55.7097 2189.96 1674.33 3966.47 3966.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 6.4e-05 2048 360 1100 213120 58.9083 28.3233 377.031 835.431 1299.85 1299.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 3.2e-05 1024 190 1000 541440 54.4536 26.8812 432.317 834.874 1348.71 1348.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 4096 390 12150 555840 292.477 159.305 20078.3 4768.61 25299.4 25299.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 6.4e-05 512 250 1550 207360 18.0024 6.57613 135.11 201.266 361.165 361.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 6.4e-05 512 410 200 277760 12.3338 6.74269 45.8594 209.592 274.686 274.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 0.001024 2048 175 1900 6720 1.42541 1.38035 32.1419 52.2552 87.2752 87.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 0.000512 512 260 450 31680 1.1639 0.825344 10.1089 26.1554 38.3515 38.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.001024 4096 480 1150 17120 2.71962 86.224 104.832 193.817 193.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000512 512 320 400 32320 1.15869 0.825344 9.36282 26.1518 37.5961 37.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 6.4e-05 4096 150 2950 288800 46.2473 55.6999 4218.57 1675.18 5995.78 5995.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 6.4e-05 2048 360 1100 217600 58.3473 28.4303 732.428 837.775 1657.14 1657.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 3.2e-05 1024 190 1000 550400 53.6343 26.9149 839.606 837.737 1758.08 1758.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 4096 390 12150 560640 286.9 157.327 38858.6 4735.49 44039 44039.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 6.4e-05 512 250 1550 225280 18.0414 6.71949 280.507 209.579 515.06 515.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 6.4e-05 512 410 200 276480 12.3637 6.728 31.3458 209.873 260.475 260.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 0.001024 2048 175 1900 6400 1.42131 1.38182 21.9276 52.1019 76.9029 76.9679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 0.000512 512 260 450 31360 1.16061 0.819872 6.98525 26.0207 35.0843 35.1771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.001024 4096 480 1150 16960 2.70541 59.2466 104.514 166.507 166.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000512 512 320 400 32000 1.1489 0.8192 6.55811 26.0214 34.6476 34.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 6.4e-05 4096 150 2950 288640 46.1672 55.5873 2882.72 1677.45 4662 4662.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 6.4e-05 2048 360 1100 217600 58.2108 28.4058 501.195 838.889 1426.86 1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 3.2e-05 1024 190 1000 547840 53.8396 26.887 570.828 838.621 1490.37 1490.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 4096 390 12150 560640 286.478 157.159 26496.9 4732.43 31673.7 31674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 6.4e-05 512 250 1550 215040 18.2106 6.61302 181.901 206.424 413.362 413.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 6.4e-05 512 410 200 276480 12.3077 6.72794 26.879 208.894 254.971 255.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 0.001024 2048 175 1900 6240 1.42525 1.38381 18.5169 52.2703 73.6682 73.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 0.000512 512 260 450 30720 1.17338 0.821248 5.84797 26.0552 33.9959 34.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.001024 4096 480 1150 16800 2.70131 49.9436 103.999 156.686 156.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000512 512 320 400 31680 1.16131 0.823136 5.5377 26.0559 33.6763 33.7683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 6.4e-05 4096 150 2950 288480 46.2316 55.6562 2485.79 1674.89 4262.65 4262.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 6.4e-05 2048 360 1100 215040 58.4502 28.3082 421.882 834.992 1343.79 1343.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 3.2e-05 1024 190 1000 545280 53.8715 26.8472 482.99 835.449 1399.34 1399.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 4096 390 12150 558720 289.757 158.288 22883.9 4756.23 28088.9 28089.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 6.4e-05 512 250 1550 215040 18.2441 6.62688 155.309 206.306 386.701 386.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 6.4e-05 512 410 200 271360 12.2164 6.63494 24.6956 206.404 250.11 250.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 0.001024 2048 175 1900 6400 1.42915 1.39504 17.9975 52.571 73.4659 73.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 0.000512 512 260 450 30720 1.17062 0.826752 5.71619 26.1117 33.9237 34.0152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.001024 4096 480 1150 16640 2.68982 46.2223 103.589 152.547 152.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000512 512 320 400 32000 1.16275 0.823296 5.45824 26.1109 33.6542 33.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 6.4e-05 4096 150 2950 288000 46.2848 55.6254 2262.85 1673.74 4038.58 4038.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 6.4e-05 2048 360 1100 209920 58.1816 27.8958 379.958 825.411 1291.61 1291.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 3.2e-05 1024 190 1000 542720 54.4967 26.882 442.626 838.263 1362.46 1362.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 4096 390 12150 560640 287.271 157.465 20878.2 4733.62 26057.3 26057.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 6.4e-05 512 250 1550 204800 19.0339 6.62189 137.846 206.395 370.115 370.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 6.4e-05 512 410 200 268800 12.324 6.9815 23.3301 206.556 249.357 249.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 0.001024 2048 175 1900 5600 1.39005 1.33773 15.3681 50.5876 68.7545 68.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 0.000512 512 260 450 30400 1.17882 0.823296 5.34394 26.1766 33.6223 33.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.001024 4096 480 1150 16800 2.72042 46.1148 104.926 153.807 153.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000512 512 320 400 32000 1.16986 0.826528 5.08442 26.1924 33.3766 33.4725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 6.4e-05 4096 150 2950 288000 46.2146 55.6717 2176.68 1676.61 3955.25 3955.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 6.4e-05 2048 360 1100 211200 58.0528 27.9256 366.384 825.523 1278.05 1278.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 3.2e-05 1024 190 1000 537600 53.2481 26.4749 420.63 825.01 1325.55 1325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 4096 390 12150 560000 288.34 157.943 20144 4734.14 25325.1 25325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 6.4e-05 512 250 1550 204800 19.0449 6.62938 131.041 206.537 363.464 363.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1930 6.4e-05 512 410 240 270848 12.656 6.73178 73.2301 209.639 302.422 302.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 0.001024 2048 175 1920 6912 1.42675 1.37405 26.8321 52.4166 82.1203 82.1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 0.000512 512 260 420 30976 1.16973 0.832928 7.61082 26.2647 35.9773 36.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.001024 4096 480 1140 17184 2.72154 69.2183 104.851 176.835 176.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000512 512 320 420 32512 1.15907 0.83232 7.79021 26.2656 36.1501 36.2438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 6.4e-05 4096 150 2940 289536 46.1737 55.61 3375.21 1676.26 5153.33 5153.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1070 6.4e-05 2048 360 1080 210432 59.5505 28.3259 867.043 837.901 1792.99 1793.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 3.2e-05 1024 190 1020 548864 53.7977 26.8769 670.998 838.762 1590.63 1590.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 3.2e-05 4096 390 12180 560896 286.368 157.14 31447.6 4770.18 36662 36662.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 6.4e-05 512 250 1560 221184 18.2162 6.7096 220.416 208.95 454.514 454.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1930 6.4e-05 512 410 240 270336 12.7249 6.72826 72.5211 209.817 301.957 302.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 0.001024 2048 175 1920 6912 1.43114 1.36806 17.9287 52.5359 73.337 73.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 0.000512 512 260 420 30976 1.1737 0.830112 5.11622 26.3036 33.5273 33.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1960 0.001024 4096 480 1140 17152 2.71853 45.2854 104.926 152.972 153.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000512 512 320 420 32512 1.16093 0.82944 5.2495 26.3099 33.6498 33.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 6.4e-05 4096 150 2940 289408 46.2234 55.6001 2197.92 1676.98 3976.8 3976.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1070 6.4e-05 2048 360 1080 209920 59.8231 28.2855 950.439 839.364 1878.08 1878.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 3.2e-05 1024 190 1020 548864 53.8138 26.9394 438.027 838.5 1357.47 1357.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 3.2e-05 4096 390 12180 560640 286.468 157.14 20410.6 4765.72 25620.6 25621.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 6.4e-05 512 250 1560 221184 18.2093 6.70698 143.519 209.12 377.768 377.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1930 6.4e-05 512 410 240 270336 12.6683 6.7296 73.2875 209.506 302.362 302.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 0.001024 2048 175 1920 6720 1.42957 1.36973 14.0808 52.4553 69.4063 69.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1150 0.000512 512 260 420 30720 1.17664 0.82912 4.29162 26.2392 32.6368 32.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1960 0.001024 4096 480 1140 17088 2.71418 36.5065 104.761 144.025 144.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000512 512 320 420 32256 1.16214 0.829248 4.36982 26.2401 32.7005 32.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 6.4e-05 4096 150 2940 289344 46.1577 55.6006 1782.17 1677.63 3561.63 3561.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1070 6.4e-05 2048 360 1080 208896 59.8739 28.2849 946.626 837.437 1872.39 1872.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 3.2e-05 1024 190 1020 546816 53.8635 26.8635 358.959 837.336 1277.21 1277.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 3.2e-05 4096 390 12180 559872 287.269 159.794 16626.7 4762.89 21837.3 21837.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 6.4e-05 512 250 1560 215040 18.2036 6.62058 116.474 206.405 347.919 348.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1930 6.4e-05 512 410 240 268288 12.7356 6.72048 72.1287 208.991 300.74 300.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 0.001024 2048 175 1920 6656 1.41946 1.36048 12.4616 51.9774 67.2884 67.3614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1150 0.000512 512 260 420 30720 1.18045 0.833248 4.42486 26.3235 32.8612 32.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1960 0.001024 4096 480 1140 17024 2.7136 32.1454 104.491 139.392 139.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1390 0.000512 512 320 420 32256 1.17338 0.829728 3.74378 26.3281 32.1754 32.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1330 6.4e-05 4096 150 2940 289280 46.2477 55.5971 1980.09 1675.87 3757.88 3757.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1070 6.4e-05 2048 360 1080 208896 59.7629 28.2522 944.712 835.491 1868.38 1868.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1260 3.2e-05 1024 190 1020 544768 53.957 26.8276 310.118 835.213 1226.3 1226.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 3.2e-05 4096 390 12180 560128 287.614 157.536 14383.1 4743.19 19572.2 19572.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 6.4e-05 512 250 1560 221184 18.2126 6.70554 102.469 209.04 336.638 336.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1930 6.4e-05 512 410 240 270720 12.6865 6.74586 92.27 209.79 321.654 321.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 0.001024 2048 175 1920 6880 1.43334 1.38419 36.8927 52.4783 92.2603 92.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.000512 512 260 420 30880 1.17398 0.830688 10.443 26.2648 38.8099 38.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.001024 4096 480 1140 17160 2.71475 94.2512 104.836 201.847 201.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000512 512 320 420 32480 1.15802 0.829408 10.5606 26.2648 38.9125 39.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 6.4e-05 4096 150 2940 289440 46.3831 55.7056 4602.58 1677.19 6381.94 6382.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 6.4e-05 2048 360 1080 210560 59.63 28.3732 792.118 838.49 1718.78 1718.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 3.2e-05 1024 190 1020 547840 54.0349 26.9439 933.159 840.395 1854.72 1854.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 3.2e-05 4096 390 12180 560960 287.502 157.526 42856.6 4736.94 48039.3 48039.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 6.4e-05 512 250 1560 222720 18.2594 6.73197 298.274 209.78 533.261 533.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1930 6.4e-05 512 410 240 270080 12.7059 6.74202 105.586 209.646 334.844 334.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 0.001024 2048 175 1920 6720 1.42547 1.36938 22.8468 52.3615 78.0726 78.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 0.000512 512 260 420 30720 1.17562 0.827744 6.83382 26.1615 35.1034 35.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.001024 4096 480 1140 17120 2.72477 59.3197 104.753 166.841 166.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000512 512 320 420 32320 1.16013 0.826016 6.82858 26.1596 35.0721 35.1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 6.4e-05 4096 150 2940 289280 46.2315 55.6731 2864.53 1675.61 4642.12 4642.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1070 6.4e-05 2048 360 1080 209920 59.5957 28.3222 518.516 837.899 1444.5 1444.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 3.2e-05 1024 190 1020 547840 53.945 26.9251 575.325 837.823 1494.22 1494.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 3.2e-05 4096 390 12180 560640 286.58 157.332 26543.3 4728.4 31716.3 31716.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 6.4e-05 512 250 1560 220160 18.4431 6.72138 188.071 209.638 423.091 423.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1930 6.4e-05 512 410 240 268800 12.6903 6.73216 101.001 208.807 329.396 329.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 0.001024 2048 175 1920 6480 1.42573 1.36032 18.2203 52.0335 73.1125 73.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 0.000512 512 260 420 30720 1.18118 0.830176 5.5783 26.2953 33.9843 34.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.001024 4096 480 1140 17040 2.71974 48.4979 104.533 155.795 155.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000512 512 320 420 32160 1.16941 0.832096 5.57926 26.2936 33.9733 34.0653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 6.4e-05 4096 150 2940 289200 46.3585 55.71 2345.83 1675.38 4123.36 4123.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1070 6.4e-05 2048 360 1080 209280 59.5875 28.3336 434.05 834.722 1356.85 1356.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 3.2e-05 1024 190 1020 545280 54.0211 26.8897 469.703 834.426 1385.23 1385.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 3.2e-05 4096 390 12180 559680 287.876 157.596 21691.6 4735.48 26873.3 26873.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 6.4e-05 512 250 1560 215040 18.2732 6.64371 151.455 206.223 382.819 382.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1930 6.4e-05 512 410 240 268800 12.7125 6.72474 100.94 209.704 330.248 330.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 0.001024 2048 175 1920 6400 1.42131 1.35862 14.9302 52.1395 69.922 69.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 0.000512 512 260 420 30080 1.17024 0.818784 4.91808 25.9994 33.0074 33.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.001024 4096 480 1140 16960 2.71155 40.8092 104.321 147.886 147.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000512 512 320 420 32000 1.14947 0.819776 4.94656 26.0003 33.0157 33.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 6.4e-05 4096 150 2940 289280 46.1264 55.5766 1983.58 1676.07 3761.42 3761.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1070 6.4e-05 2048 360 1080 209920 59.569 28.3341 1249.79 838.695 2176.55 2176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 3.2e-05 1024 190 1020 547840 53.8023 26.8842 401.797 838.173 1320.84 1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 3.2e-05 4096 390 12180 560640 286.615 157.419 18432.4 4728.26 23605.4 23606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 6.4e-05 512 250 1560 215040 18.2096 6.61571 129.503 206.25 360.798 360.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 1930 6.4e-05 512 410 240 270336 12.6287 6.74221 53.8433 209.311 282.688 282.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 0.001024 2048 175 1920 6816 1.42179 1.38314 33.4773 52.282 88.6389 88.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 0.000512 512 260 420 31104 1.17165 0.83024 9.72122 26.3191 38.1407 38.2331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.001024 4096 480 1140 17136 2.71414 86.2313 104.68 193.671 193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000512 512 320 420 32448 1.16326 0.830464 9.7305 26.3158 38.1409 38.2341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 6.4e-05 4096 150 2940 289440 46.2359 55.6659 4238.42 1676.07 6016.47 6016.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 6.4e-05 2048 360 1080 209664 59.5693 28.2971 702.048 836.732 1626.81 1626.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 3.2e-05 1024 190 1020 546816 53.9217 27.5941 859.355 836.601 1777.67 1777.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 4096 390 12180 560640 287.08 157.381 39284.6 4770.97 44500.7 44501.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 6.4e-05 512 250 1560 221184 18.1068 6.69286 272.351 208.273 505.639 505.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1930 6.4e-05 512 410 240 270336 12.619 6.73178 72.8748 209.487 301.878 302.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 0.001024 2048 175 1920 6720 1.42774 1.39312 20.9089 52.4513 76.2533 76.3235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 0.000512 512 260 420 30720 1.1776 0.831488 6.41984 26.235 34.7607 34.8493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.001024 4096 480 1140 17088 2.71558 54.5178 104.755 162.031 162.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000512 512 320 420 32256 1.15734 0.828288 6.548 26.2331 34.8653 34.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 6.4e-05 4096 150 2940 289344 46.1371 55.5726 2656.55 1677.59 4435.92 4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 6.4e-05 2048 360 1080 208896 59.7762 28.3384 437.533 837.379 1363.19 1363.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 3.2e-05 1024 190 1020 546816 53.8714 26.8637 538.552 837.143 1456.62 1456.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 4096 390 12180 559872 287.137 157.579 24659.2 4753.66 29858.3 29858.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 6.4e-05 512 250 1560 215040 18.2015 6.61286 176.787 206.383 408.197 408.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1930 6.4e-05 512 410 240 269568 12.5966 6.71792 73.3646 208.97 301.811 301.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 0.001024 2048 175 1920 6624 1.42685 1.38035 17.39 52.3084 72.5758 72.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.000512 512 260 420 30528 1.17104 0.825344 5.20554 26.1342 33.4371 33.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.001024 4096 480 1140 16992 2.70973 44.2947 104.481 151.529 151.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000512 512 320 420 31680 1.15939 0.82384 5.20851 26.1435 33.4363 33.5317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 6.4e-05 4096 150 2940 289152 46.2189 55.6667 2188.55 1676.42 3966.93 3967.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 6.4e-05 2048 360 1080 207360 59.6907 28.2748 359.467 835.832 1283.42 1283.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 3.2e-05 1024 190 1020 543744 54.0558 26.8541 437.901 835.05 1354.05 1354.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 3.2e-05 4096 390 12180 559872 287.658 157.933 20405.4 4742.66 25594.3 25594.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 6.4e-05 512 250 1560 211968 18.1221 6.5775 141.187 204.327 370.429 370.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1930 6.4e-05 512 410 240 267264 12.6804 8.3295 88.1331 208.525 317.83 317.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 0.001024 2048 175 1920 6528 1.42746 1.36854 15.5899 52.1883 70.6472 70.7232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.000512 512 260 420 29952 1.18026 0.82032 4.74438 26.0445 32.892 32.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.001024 4096 480 1140 16896 2.7064 40.5907 104.241 147.579 147.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000512 512 320 420 31488 1.16067 0.8192 4.75434 26.0418 32.8739 32.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 6.4e-05 4096 150 2940 289152 46.2275 55.6033 1969.22 1676.91 3748.03 3748.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1070 6.4e-05 2048 360 1080 205824 59.6207 28.1575 361.092 833.541 1282.57 1282.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 3.2e-05 1024 190 1020 540672 54.0367 26.7363 389.599 833.29 1303.85 1304.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 3.2e-05 4096 390 12180 559104 287.663 157.664 18250.5 4738.53 23435 23435.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 6.4e-05 512 250 1560 208896 18.7036 6.6129 122.481 206.444 354.452 354.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1930 6.4e-05 512 410 240 268800 12.6766 6.72413 90.8598 208.927 319.349 319.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 0.001024 2048 175 1920 6240 1.42394 1.3784 13.2104 52.3134 68.3931 68.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 0.000512 512 260 420 29760 1.18192 0.82096 4.04262 26.0564 32.2022 32.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.001024 4096 480 1140 16800 2.70416 35.0804 103.909 141.737 141.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000512 512 320 420 31680 1.16304 0.821664 4.04826 26.0596 32.1916 32.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 6.4e-05 4096 150 2940 288960 46.2195 55.6933 1708.37 1675.04 3485.4 3485.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1070 6.4e-05 2048 360 1080 207360 59.729 28.2968 320.34 835.153 1243.68 1243.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 3.2e-05 1024 190 1020 545280 53.8734 26.8439 343.291 834.731 1258.93 1259.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 3.2e-05 4096 390 12180 558720 289.808 158.282 15832.5 4759.37 21040.6 21041.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 6.4e-05 512 250 1560 215040 18.2451 6.62426 111.097 206.345 342.521 342.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 6.4e-05 512 410 240 270592 12.6376 6.74224 51.9514 209.318 280.815 280.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 0.001024 2048 175 1920 6832 1.42794 1.38413 32.5432 52.2581 87.686 87.7527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.000512 512 260 420 30912 1.17907 0.8328 9.50285 26.3206 37.9311 38.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.001024 4096 480 1140 17136 2.71322 83.0668 104.721 190.545 190.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000512 512 320 420 32480 1.1663 0.833536 9.6271 26.3218 38.0472 38.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 6.4e-05 4096 150 2940 289408 46.3736 55.7108 4045.06 1675.95 5823.17 5823.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 6.4e-05 2048 360 1080 209664 59.7434 28.3325 670.542 836.58 1595.36 1595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 3.2e-05 1024 190 1020 546560 54.0859 26.9259 811.048 836.522 1728.78 1728.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 4096 390 12180 560448 287.693 157.498 37600.6 4754.34 42800.9 42801.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 6.4e-05 512 250 1560 222208 18.2406 6.72358 268.305 209.295 502.778 502.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 6.4e-05 512 410 240 270592 12.6129 6.74202 33.793 209.497 262.808 262.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 0.001024 2048 175 1920 6720 1.42134 1.3783 20.4724 52.1442 75.4878 75.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.000512 512 260 420 30464 1.16954 0.821152 5.86714 26.0761 34.0304 34.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.001024 4096 480 1140 17024 2.7095 53.1478 104.495 160.395 160.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000512 512 320 420 31808 1.15498 0.822304 6.32285 26.0748 34.4751 34.5682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 6.4e-05 4096 150 2940 289184 46.2384 55.6605 2563.01 1676.84 4341.83 4341.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 6.4e-05 2048 360 1080 209664 59.58 28.3953 426.318 837.328 1351.78 1351.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 3.2e-05 1024 190 1020 544768 54.2477 26.8964 511.47 837.177 1429.98 1430.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 4096 390 12180 560000 287.845 157.664 23761.3 4771.92 28979.4 28980
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 6.4e-05 512 250 1560 215040 18.3625 6.64106 165.826 207.084 398.126 398.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 1930 6.4e-05 512 410 240 268800 12.7564 6.74525 29.7639 209.549 258.978 259.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 0.001024 2048 175 1920 6384 1.42515 1.37645 16.0436 52.0002 70.915 70.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.000512 512 260 420 30240 1.1737 0.8192 4.99946 25.9665 33.0583 33.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.001024 4096 480 1140 16968 2.70666 44.7243 104.501 151.974 152.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000512 512 320 420 31584 1.15661 0.81792 5.3831 25.9698 33.4263 33.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 6.4e-05 4096 150 2940 288960 46.359 55.7015 2160.61 1676.69 3939.43 3939.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 6.4e-05 2048 360 1080 209664 59.7556 28.4708 361.058 837.63 1287.07 1287.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 3.2e-05 1024 190 1020 542976 54.5482 26.9251 430.181 837.347 1349.19 1349.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 4096 390 12180 559104 288.453 157.769 20011 4742.53 25200.5 25201.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 6.4e-05 512 250 1560 215040 18.8299 6.72758 140.488 209.551 375.803 375.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1930 6.4e-05 512 410 240 268800 12.7291 6.72717 64.6277 209.55 293.802 293.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 0.001024 2048 175 1920 6720 1.42736 1.3943 15.0955 52.4415 70.4316 70.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 0.000512 512 260 420 30464 1.17795 0.82368 4.43341 26.1458 32.6821 32.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.001024 4096 480 1140 16800 2.69987 37.9576 103.885 144.584 144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000512 512 320 420 31360 1.16736 0.827392 4.84294 26.1493 33.086 33.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 6.4e-05 4096 150 2940 288960 46.1464 55.6169 1899.62 1677.27 3678.73 3678.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 6.4e-05 2048 360 1080 207872 59.6448 28.4918 315.069 837.541 1240.91 1241.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 3.2e-05 1024 190 1020 544768 54.156 26.8722 380.123 837.245 1298.58 1298.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 4096 390 12180 559104 287.157 157.592 17628.8 4755.23 22829.5 22830.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 6.4e-05 512 250 1560 200704 18.6242 6.56291 115.093 202.324 342.813 342.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1930 6.4e-05 512 410 240 264320 12.7353 6.68006 64.9916 207.76 292.333 292.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 0.001024 2048 175 1920 6160 1.42522 1.37418 12.966 51.9881 67.8251 67.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 0.000512 512 260 420 29120 1.17878 0.817152 4.10378 25.8815 32.0817 32.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.001024 4096 480 1140 16800 2.70131 33.6607 104.173 140.579 140.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000512 512 320 420 31360 1.15741 0.815104 4.1039 25.8833 32.0603 32.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 6.4e-05 4096 150 2940 288960 46.3569 55.708 1674.16 1675.59 3451.9 3451.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 6.4e-05 2048 360 1080 206080 59.5159 28.0658 308.469 830.506 1226.72 1226.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 3.2e-05 1024 190 1020 537600 54.147 26.6677 330.307 830.017 1241.32 1241.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 3.2e-05 4096 390 12180 557760 289.709 158.178 15514.5 4744.85 20708 20708.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 6.4e-05 512 250 1560 215040 17.9916 6.6007 110.668 204.822 340.295 340.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 6.4e-05 512 410 240 270336 12.6712 6.73293 50.2034 209.808 279.581 279.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 0.001024 2048 175 1920 6912 1.43155 1.38813 30.9954 52.5316 86.4188 86.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.000512 512 260 420 30976 1.17363 0.831488 9.06746 26.3039 37.4788 37.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.001024 4096 480 1140 17152 2.72413 77.4342 104.922 185.123 185.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000512 512 320 420 32512 1.16256 0.831296 9.33917 26.301 37.7343 37.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 6.4e-05 4096 150 2940 289408 46.2397 55.5927 3856.34 1676.95 5635.2 5635.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 6.4e-05 2048 360 1080 209920 59.5426 28.4158 638.657 838.68 1565.46 1565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 3.2e-05 1024 190 1020 548864 53.8383 26.9107 773.681 838.607 1693.23 1693.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 4096 390 12180 560640 286.547 157.124 34487 4729.94 39661.4 39662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 6.4e-05 512 250 1560 221184 18.2053 6.70848 250.766 209.11 485 485.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 6.4e-05 512 410 240 268288 12.683 6.72768 33.7998 209.191 262.56 262.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 0.001024 2048 175 1920 6656 1.42026 1.38035 20.5289 52.0271 75.4265 75.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.000512 512 260 420 30720 1.17965 0.833568 6.2079 26.349 34.6704 34.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.001024 4096 480 1140 17024 2.71059 52.5183 104.59 159.864 159.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000512 512 320 420 32256 1.1688 0.831488 6.24467 26.3556 34.6994 34.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 6.4e-05 4096 150 2940 289280 46.2092 55.6012 2635.55 1677.44 4414.88 4414.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 6.4e-05 2048 360 1080 208896 59.4003 28.4367 433.709 836.077 1357.79 1357.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 3.2e-05 1024 190 1020 544768 53.9666 26.8315 518.214 835.922 1435.12 1435.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 4096 390 12180 560128 287.609 157.536 23037.9 4743.03 28226.8 28227.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 6.4e-05 512 250 1560 221184 18.2282 6.7072 165.211 209.177 399.529 399.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 6.4e-05 512 410 240 267264 12.6644 6.69805 28.2911 208.549 256.364 256.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 0.001024 2048 175 1920 6528 1.42592 1.38381 16.7878 52.1955 71.8636 71.9278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.000512 512 260 420 29952 1.17293 0.819488 5.22259 26.0529 33.3684 33.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.001024 4096 480 1140 16896 2.70586 43.2114 104.251 150.217 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000512 512 320 420 31488 1.16342 0.821248 5.2215 26.0464 33.3542 33.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 6.4e-05 4096 150 2940 289152 46.205 55.6007 2184.24 1677.16 3963.28 3963.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 6.4e-05 2048 360 1080 205824 59.6195 28.1682 354.51 833.639 1276.1 1276.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 3.2e-05 1024 190 1020 540672 54.0601 26.7305 426.399 833.28 1340.66 1340.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 4096 390 12180 559104 287.665 157.613 18919.3 4763.04 24128.3 24128.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 6.4e-05 512 250 1560 208896 18.6956 6.61536 127.871 220.033 373.426 373.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 6.4e-05 512 410 240 266240 12.7343 6.72624 26.0559 209.227 254.904 255.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 0.001024 2048 175 1920 6144 1.41446 1.37216 15.1567 51.6654 69.6766 69.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.000512 512 260 420 29696 1.16413 0.81056 4.73098 25.7426 32.5454 32.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.001024 4096 480 1140 16896 2.71392 39.638 104.571 146.966 147.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000512 512 320 420 30720 1.15386 0.809696 4.74778 25.7411 32.5527 32.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 6.4e-05 4096 150 2940 288768 46.191 55.5848 2017.28 1675.04 3794.17 3794.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 6.4e-05 2048 360 1080 208896 59.4244 28.4931 332.619 836.365 1257.06 1257.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 3.2e-05 1024 190 1020 540672 54.4127 26.8672 391.143 835.912 1308.52 1308.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 4096 390 12180 559104 289.91 158.665 16947.6 4779.58 22176.4 22177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 6.4e-05 512 250 1560 212992 18.8561 6.70573 117.289 209.218 352.285 352.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1930 6.4e-05 512 410 240 261120 12.6847 6.63091 58.2846 206.529 284.293 284.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 0.001024 2048 175 1920 6400 1.43376 1.39059 14.7947 52.5272 70.2173 70.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 0.000512 512 260 420 29440 1.18515 0.825408 4.72122 26.1243 32.9583 33.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.001024 4096 480 1140 16640 2.69107 35.4331 103.538 141.704 141.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000512 512 320 420 32000 1.15795 0.825344 4.7799 26.13 32.99 33.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 6.4e-05 4096 150 2940 288640 46.2392 55.5971 1837.6 1674.67 3614.18 3614.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 6.4e-05 2048 360 1080 204800 58.9897 27.8774 298.393 825.515 1210.94 1211.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 3.2e-05 1024 190 1020 542720 54.5184 26.888 359.235 839.466 1280.3 1280.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 4096 390 12180 560640 287.22 157.453 15626.2 4736.01 20807.6 20808.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 6.4e-05 512 250 1560 204800 19.0307 6.62118 104.342 206.503 336.711 336.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1930 6.4e-05 512 410 192 268800 12.7384 6.72768 61.8934 209.81 291.331 291.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 0.001024 2048 175 1920 6656 1.4256 1.368 25.6082 52.4534 80.9307 81.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 0.000512 512 260 448 30464 1.17555 0.829056 7.88317 26.2832 36.2696 36.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.001024 4096 480 1152 17152 2.72317 68.3725 104.89 176.027 176.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000512 512 320 384 32384 1.15942 0.831424 7.32317 26.2876 35.702 35.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 6.4e-05 4096 150 2944 288960 46.174 55.5809 3332.32 1677.59 5111.75 5111.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1070 6.4e-05 2048 360 1088 218624 58.1963 28.3201 881.915 838.675 1807.27 1807.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 3.2e-05 1024 190 1024 546816 54.0156 26.9107 660.063 838.749 1579.93 1580.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 3.2e-05 4096 390 12160 561152 285.858 156.965 30865.8 4729.91 36039.2 36039.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 6.4e-05 512 250 1600 221184 18.1899 6.70877 219.292 209.107 453.507 453.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1930 6.4e-05 512 410 192 268288 12.7771 6.73763 61.7 209.779 291.156 291.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 0.001024 2048 175 1920 6656 1.43178 1.37395 16.6445 52.5227 72.0433 72.1186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1150 0.000512 512 260 448 30464 1.18314 0.82944 5.23453 26.2964 33.6416 33.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.001024 4096 480 1152 17088 2.71571 44.1088 104.694 151.56 151.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000512 512 320 384 32256 1.16531 0.829728 4.81389 26.2979 33.2045 33.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 6.4e-05 4096 150 2944 288768 46.2418 55.5861 2137.45 1676.68 3916.03 3916.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1070 6.4e-05 2048 360 1088 218112 58.4935 28.343 969.7 838.527 1895.22 1895.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 3.2e-05 1024 190 1024 546816 54.0148 26.8838 423.947 839.723 1344.76 1344.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 3.2e-05 4096 390 12160 560640 286.574 157.11 19750.8 4738.12 24933.3 24933.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 6.4e-05 512 250 1600 221184 18.2043 6.7072 141.182 209.078 375.383 375.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1930 6.4e-05 512 410 192 267264 12.7567 6.72768 61.5079 209.46 290.614 290.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 0.001024 2048 175 1920 6528 1.42938 1.37011 13.7612 52.443 69.0738 69.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1150 0.000512 512 260 448 30336 1.17965 0.82944 4.40003 26.2324 32.7386 32.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1960 0.001024 4096 480 1152 17088 2.71862 36.7746 104.87 144.409 144.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000512 512 320 384 32256 1.15888 0.827488 4.08326 26.2396 32.4063 32.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 6.4e-05 4096 150 2944 288768 46.155 55.5848 1767.63 1677.25 3546.7 3546.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1070 6.4e-05 2048 360 1088 218112 58.3294 28.3613 970.95 837.252 1895.06 1895.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 3.2e-05 1024 190 1024 543744 54.248 26.8609 352.812 838.38 1272.49 1272.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 3.2e-05 4096 390 12160 560640 285.58 156.945 16407.3 4723.25 21573.7 21574.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 6.4e-05 512 250 1600 215040 18.2244 6.61789 115.445 207.428 347.919 348.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1930 6.4e-05 512 410 192 266240 12.7653 6.72563 61.1295 208.994 289.779 289.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 0.001024 2048 175 1920 6400 1.42243 1.36349 12.2138 51.9706 67.0417 67.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1150 0.000512 512 260 448 30208 1.18691 0.834816 4.59942 26.3229 33.0457 33.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1960 0.001024 4096 480 1152 17024 2.71629 31.9427 104.618 139.322 139.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1390 0.000512 512 320 384 32256 1.16944 0.834656 3.56272 26.3194 31.9863 32.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1330 6.4e-05 4096 150 2944 288768 46.25 55.5912 1996.8 1675.83 3774.54 3774.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1070 6.4e-05 2048 360 1088 217088 58.445 28.3151 962.603 835.396 1884.93 1885.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1260 3.2e-05 1024 190 1024 544768 53.9742 26.8247 305.303 835.992 1222.28 1222.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 3.2e-05 4096 390 12160 560128 287.592 157.569 14082.1 4738.53 19266.5 19267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 6.4e-05 512 250 1600 221184 18.2221 6.70205 101.54 208.972 335.648 335.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1930 6.4e-05 512 410 192 268800 12.762 6.74909 75.3572 209.798 304.825 304.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 0.001024 2048 175 1920 6640 1.43085 1.38445 34.5939 52.4269 89.9056 89.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 0.000512 512 260 448 30400 1.1753 0.829504 10.5167 26.2674 38.8876 38.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.001024 4096 480 1152 17160 2.7248 92.2255 104.969 199.962 200.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000512 512 320 384 32320 1.1601 0.831136 9.65085 26.2615 38.0063 38.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 6.4e-05 4096 150 2944 288880 46.3993 55.7012 4464.26 1677.24 6243.68 6243.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 6.4e-05 2048 360 1088 218240 58.3647 28.4219 798.06 838.502 1723.59 1723.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 3.2e-05 1024 190 1024 546560 54.1774 26.9474 892.393 838.535 1812.24 1812.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 3.2e-05 4096 390 12160 561280 286.787 157.281 41222.7 4729.15 46396.6 46397.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 6.4e-05 512 250 1600 222720 18.2634 6.73357 290.798 209.783 525.791 525.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1930 6.4e-05 512 410 192 268800 12.7388 6.73776 88.3686 209.65 317.66 317.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 0.001024 2048 175 1920 6560 1.42541 1.37146 21.4796 52.2724 76.6211 76.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 0.000512 512 260 448 30080 1.17968 0.826944 6.82637 26.1602 35.0944 35.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.001024 4096 480 1152 17120 2.7247 56.5314 104.878 164.178 164.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000512 512 320 384 32000 1.16192 0.827392 6.18624 26.1607 34.4349 34.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 6.4e-05 4096 150 2944 288800 46.241 55.6666 2711.68 1675.62 4489.29 4489.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1070 6.4e-05 2048 360 1088 217600 58.3468 28.3577 509.866 838.025 1434.75 1434.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 3.2e-05 1024 190 1024 545280 54.2335 26.9169 545.779 837.922 1465.04 1465.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 3.2e-05 4096 390 12160 560640 286.829 157.325 24934.3 4729.32 30108.5 30109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 6.4e-05 512 250 1600 220160 18.4513 6.7248 183.574 209.771 418.734 418.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1930 6.4e-05 512 410 192 266880 12.7522 6.72973 84.7057 208.961 313.307 313.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 0.001024 2048 175 1920 6240 1.42746 1.35987 16.7672 51.9879 71.6121 71.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 0.000512 512 260 448 30240 1.18678 0.831968 5.50499 26.3197 33.9433 34.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.001024 4096 480 1152 17040 2.71702 46.8154 104.735 154.31 154.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000512 512 320 384 32160 1.16912 0.830112 5.02707 26.3172 33.4433 33.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 6.4e-05 4096 150 2944 288720 46.3607 55.7059 2248.08 1676.57 4026.8 4026.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1070 6.4e-05 2048 360 1088 216960 58.3173 28.431 429.716 835.99 1352.61 1352.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 3.2e-05 1024 190 1024 541440 54.462 26.8675 445.047 835.221 1361.78 1361.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 3.2e-05 4096 390 12160 559680 287.922 157.621 20664 4733.99 25844.2 25844.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 6.4e-05 512 250 1600 215040 18.2743 6.63142 145.636 206.37 377.125 377.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1930 6.4e-05 512 410 192 268800 12.7005 6.73382 84.4908 209.874 313.964 314.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 0.001024 2048 175 1920 6400 1.42064 1.35984 14.7493 52.1012 69.6999 69.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 0.000512 512 260 448 29440 1.17917 0.822656 4.90611 26.02 33.0271 33.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.001024 4096 480 1152 16960 2.70966 40.6106 104.532 147.896 147.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000512 512 320 384 31360 1.16099 0.820384 4.54307 26.0257 32.6492 32.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 6.4e-05 4096 150 2944 288640 46.1325 55.593 1930.79 1677.42 3710.01 3710.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1070 6.4e-05 2048 360 1088 217600 58.2915 28.2949 1031.29 839.276 1957.32 1957.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 3.2e-05 1024 190 1024 542720 54.4419 26.8844 384.904 838.796 1305.21 1305.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 3.2e-05 4096 390 12160 560640 286.61 157.41 17767.5 4732.27 22944.5 22945.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 6.4e-05 512 250 1600 215040 18.2044 6.61574 127.547 206.42 359.001 359.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1930 6.4e-05 512 410 192 265600 12.735 6.71539 88.9115 208.616 317.138 317.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 0.001024 2048 175 1920 6400 1.42653 1.36602 14.3901 52.2438 69.4974 69.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1150 0.000512 512 260 448 29600 1.18131 0.819232 4.5144 26.0478 32.6588 32.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1960 0.001024 4096 480 1152 17000 2.72384 36.8026 104.965 144.533 144.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000512 512 320 384 31200 1.17088 0.818016 4.10691 26.05 32.2443 32.3357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 6.4e-05 4096 150 2944 288400 46.32 55.7036 1759.29 1676.05 3537.44 3537.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1070 6.4e-05 2048 360 1088 214400 58.5817 28.2563 1350.78 833.782 2271.56 2271.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 3.2e-05 1024 190 1024 537600 54.5449 26.794 347.633 833.614 1262.77 1262.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 3.2e-05 4096 390 12160 560000 288.168 157.614 16261.9 4730.03 21438.4 21438.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 6.4e-05 512 250 1600 217600 18.0709 6.63587 115.869 206.455 347.24 347.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 1930 6.4e-05 512 410 192 268032 12.732 6.73792 46.21 209.279 275.12 275.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 0.001024 2048 175 1920 6624 1.42221 1.37981 31.8099 52.2726 86.9554 87.0216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 0.000512 512 260 448 30528 1.17549 0.831488 9.89661 26.3115 38.3148 38.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.001024 4096 480 1152 17136 2.7168 84.6105 104.791 192.161 192.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000512 512 320 384 32448 1.16243 0.831488 8.95142 26.3149 37.3572 37.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 6.4e-05 4096 150 2944 288864 46.2289 55.6592 4112.74 1675.77 5890.48 5890.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 6.4e-05 2048 360 1088 218112 58.1836 28.3095 715.679 837.37 1639.71 1639.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 3.2e-05 1024 190 1024 545280 54.1578 26.9051 829.858 836.567 1747.68 1747.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 4096 390 12160 561024 286.167 157.19 37882 4720.83 43046.9 43047.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 6.4e-05 512 250 1600 221184 18.1042 6.6872 266.819 208.24 500.067 500.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1930 6.4e-05 512 410 192 267264 12.7389 6.72768 57.7816 209.312 286.726 286.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 0.001024 2048 175 1920 6528 1.42771 1.3865 19.737 52.4015 75.0255 75.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 0.000512 512 260 448 30336 1.18074 0.828416 6.47293 26.2144 34.7963 34.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.001024 4096 480 1152 17088 2.71968 53.5177 104.793 161.073 161.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000512 512 320 384 32256 1.16106 0.82896 6.01347 26.2189 34.321 34.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 6.4e-05 4096 150 2944 288768 46.1549 55.5925 2578.64 1676.02 4356.49 4356.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 6.4e-05 2048 360 1088 218112 58.0781 28.4419 448.781 836.586 1372.04 1372.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 3.2e-05 1024 190 1024 543744 54.2491 26.864 519.41 837.56 1438.27 1438.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 4096 390 12160 560640 285.611 156.958 23839.6 4723.32 29006.2 29006.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 6.4e-05 512 250 1600 215040 18.2139 6.61763 173.327 206.209 404.581 404.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1930 6.4e-05 512 410 192 267264 12.716 6.72474 57.9804 209.007 286.591 286.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 0.001024 2048 175 1920 6336 1.42592 1.38326 15.765 52.3172 70.9624 71.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 0.000512 512 260 448 29952 1.17549 0.82896 5.3431 26.1398 33.5838 33.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.001024 4096 480 1152 16992 2.71155 44.0504 104.629 151.432 151.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000512 512 320 384 31680 1.16758 0.826208 4.81229 26.1404 33.0489 33.1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 6.4e-05 4096 150 2944 288576 46.2234 55.6553 2122.35 1676.66 3900.98 3901.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 6.4e-05 2048 360 1088 216576 58.2426 28.3529 367.583 835.412 1289.75 1289.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 3.2e-05 1024 190 1024 543744 54.0638 26.8417 422.811 835.179 1339.08 1339.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 3.2e-05 4096 390 12160 559872 287.707 157.593 19577.2 4741.62 24764.8 24765.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 6.4e-05 512 250 1600 211968 18.1432 6.57328 137.222 204.361 366.509 366.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1930 6.4e-05 512 410 192 264192 12.7461 6.7047 73.2324 208.523 301.367 301.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 0.001024 2048 175 1920 6144 1.4216 1.36381 14.8574 52.1876 69.9022 69.9761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 0.000512 512 260 448 29952 1.1721 0.821056 4.8089 26.0418 32.9423 33.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.001024 4096 480 1152 16896 2.70746 39.5121 104.371 146.632 146.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000512 512 320 384 31488 1.16077 0.821024 4.39283 26.0439 32.5163 32.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 6.4e-05 4096 150 2944 288384 46.233 55.5837 1874.55 1676.94 3653.38 3653.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1070 6.4e-05 2048 360 1088 215040 58.2605 28.1874 358.933 833.419 1278.96 1279.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 3.2e-05 1024 190 1024 540672 54.0662 26.7312 370.352 834.032 1285.37 1285.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 3.2e-05 4096 390 12160 559104 287.662 157.33 17210.8 4751.87 22408.3 22408.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 6.4e-05 512 250 1600 208896 18.6923 6.61408 117.775 206.443 349.735 349.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1930 6.4e-05 512 410 192 264960 12.7647 6.72973 75.1496 208.883 303.688 303.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 0.001024 2048 175 1920 6240 1.4295 1.36358 12.4294 52.2759 67.5693 67.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 0.000512 512 260 448 29760 1.1784 0.81952 4.14336 26.056 32.2968 32.3892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.001024 4096 480 1152 16800 2.70346 33.8877 104.02 140.655 140.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000512 512 320 384 31680 1.1632 0.821216 3.68634 26.0566 31.827 31.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 6.4e-05 4096 150 2944 288480 46.2234 55.665 1658.57 1674.71 3435.25 3435.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1070 6.4e-05 2048 360 1088 215040 58.4648 28.2968 322.471 834.987 1244.38 1244.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 3.2e-05 1024 190 1024 537600 54.8787 26.8446 327.702 834.58 1244.19 1244.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 3.2e-05 4096 390 12160 558720 289.821 158.305 15279.5 4757.06 20485.4 20486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 6.4e-05 512 250 1600 215040 18.2618 7.21101 108.718 210.45 344.852 345.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 6.4e-05 512 410 192 267904 12.7822 6.74816 43.608 209.411 272.716 272.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 0.001024 2048 175 1920 6608 1.42746 1.38208 30.1815 52.2813 85.3459 85.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 0.000512 512 260 448 30464 1.18406 0.831616 9.27005 26.3332 37.7201 37.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.001024 4096 480 1152 17136 2.7216 79.9597 104.901 187.626 187.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000512 512 320 384 32480 1.16752 0.832352 8.75328 26.3314 37.185 37.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 6.4e-05 4096 150 2944 288848 46.4158 55.7076 3864.86 1676.77 5643.83 5643.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 6.4e-05 2048 360 1088 217728 58.3776 28.3365 669.681 837.808 1594.36 1594.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 3.2e-05 1024 190 1024 546560 54.1293 26.9262 772.517 837.015 1690.78 1690.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 4096 390 12160 560896 287.073 157.254 35540.6 4722.6 40708.2 40708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 6.4e-05 512 250 1600 222208 18.2369 6.72358 257.939 209.406 492.518 492.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 6.4e-05 512 410 192 267008 12.7454 6.73997 28.5278 209.324 257.498 257.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 0.001024 2048 175 1920 6496 1.41978 1.3783 18.7056 52.1004 73.6757 73.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 0.000512 512 260 448 30016 1.17213 0.820672 5.97978 26.0527 34.1241 34.2196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.001024 4096 480 1152 17024 2.70867 51.0607 104.534 158.346 158.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000512 512 320 384 31808 1.1593 0.82064 5.80269 26.0531 33.9382 34.0316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 6.4e-05 4096 150 2944 288736 46.2375 55.6585 2463.52 1675.43 4240.91 4240.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 6.4e-05 2048 360 1088 216832 58.3895 28.314 427.339 837.143 1351.34 1351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 3.2e-05 1024 190 1024 544768 54.2284 26.9122 489.305 836.479 1407.11 1407.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 4096 390 12160 560896 286.132 157.129 22701.7 4722.43 27868.1 27868.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 6.4e-05 512 250 1600 215040 18.3603 6.64237 161.892 206.906 394.017 394.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 1930 6.4e-05 512 410 192 266112 12.8182 6.7431 24.9386 209.556 254.222 254.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 0.001024 2048 175 1920 6384 1.42746 1.37389 15.6573 52.0048 70.5356 70.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 0.000512 512 260 448 29568 1.1785 0.815296 5.06531 25.9644 33.1241 33.2185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.001024 4096 480 1152 16968 2.7136 42.6901 104.635 150.082 150.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000512 512 320 384 31584 1.15958 0.817152 4.87565 25.9649 32.919 33.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 6.4e-05 4096 150 2944 288624 46.3775 55.7073 2080.35 1676.71 3859.22 3859.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 6.4e-05 2048 360 1088 217728 58.3989 28.3593 363.456 837.681 1288.06 1288.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 3.2e-05 1024 190 1024 542976 54.5341 26.9282 413.537 837.354 1332.55 1332.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 4096 390 12160 559104 288.462 157.714 19139.9 4738.86 24325.7 24326.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 6.4e-05 512 250 1600 215040 18.8375 6.72358 136.133 209.55 371.46 371.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1930 6.4e-05 512 410 192 265216 12.8297 6.72768 50.8512 209.424 279.999 280.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 0.001024 2048 175 1920 6272 1.42602 1.38854 13.6814 52.4084 68.9785 69.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 0.000512 512 260 448 29568 1.18266 0.825344 4.51299 26.1326 32.7521 32.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.001024 4096 480 1152 16800 2.69552 37.0008 103.949 143.689 143.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000512 512 320 384 31360 1.17091 0.826016 4.49053 26.1339 32.7199 32.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 6.4e-05 4096 150 2944 288512 46.1547 55.5843 1825.58 1676.27 3603.67 3603.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 6.4e-05 2048 360 1088 215040 58.5739 28.2934 315.815 837.133 1239.98 1240.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 3.2e-05 1024 190 1024 544768 54.1132 26.8698 363.763 837.329 1282.26 1282.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 4096 390 12160 559104 287.104 157.603 16794.6 4741.01 21981 21981.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 6.4e-05 512 250 1600 200704 18.645 6.56365 111.872 202.29 339.583 339.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1930 6.4e-05 512 410 192 264320 12.7305 6.68406 51.5389 207.825 278.946 279.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 0.001024 2048 175 1920 6160 1.42643 1.376 12.0975 51.9999 66.9733 67.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 0.000512 512 260 448 29120 1.17629 0.81488 4.19072 25.8914 32.1741 32.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.001024 4096 480 1152 16800 2.70467 32.2351 104.335 139.318 139.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000512 512 320 384 31360 1.16042 0.813056 3.67824 25.8983 31.6488 31.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 6.4e-05 4096 150 2944 288400 46.3532 55.6931 1619.15 1676.09 3397.36 3397.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 6.4e-05 2048 360 1088 215040 58.1411 28.0725 283.998 830.747 1201.12 1201.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 3.2e-05 1024 190 1024 537600 54.1833 26.6815 319.261 830.237 1230.55 1230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 3.2e-05 4096 390 12160 557760 289.684 158.168 14861.6 4759.12 20069.3 20069.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 6.4e-05 512 250 1600 215040 17.9836 6.58432 106.328 204.81 335.917 336.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 6.4e-05 512 410 192 268288 12.7263 6.73261 43.492 209.613 272.726 272.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 0.001024 2048 175 1920 6656 1.43149 1.38854 29.4375 52.4806 84.805 84.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 0.000512 512 260 448 30464 1.17987 0.829568 9.44278 26.2771 37.8281 37.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.001024 4096 480 1152 17088 2.71155 76.9339 104.616 184.304 184.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000512 512 320 384 32256 1.16365 0.829984 8.69005 26.2782 37.0645 37.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 6.4e-05 4096 150 2944 288768 46.2235 55.602 3838.65 1675.34 5615.9 5615.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 6.4e-05 2048 360 1088 218112 58.1772 28.4467 666.851 837.95 1591.58 1591.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 3.2e-05 1024 190 1024 546816 54.0278 26.9004 767.048 840.257 1688.42 1688.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 4096 390 12160 560640 286.491 157.137 34152.7 4725.71 39322.7 39323.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 6.4e-05 512 250 1600 221184 18.2131 6.70515 250.424 208.918 484.472 484.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 6.4e-05 512 410 192 266240 12.7271 6.72147 29.1836 209.168 257.961 258.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 0.001024 2048 175 1920 6400 1.4191 1.37795 19.9164 52.0168 74.8024 74.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 0.000512 512 260 448 30208 1.18758 0.831744 6.45891 26.3449 34.9222 35.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.001024 4096 480 1152 17024 2.70851 51.8325 104.709 159.292 159.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000512 512 320 384 32256 1.16886 0.832768 5.88093 26.3453 34.3263 34.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 6.4e-05 4096 150 2944 288768 46.2233 55.6124 2587.51 1677.29 4366.71 4366.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 6.4e-05 2048 360 1088 217088 58.1226 28.2522 447.611 836.148 1370.3 1370.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 3.2e-05 1024 190 1024 544768 53.9574 26.8155 507.998 835.995 1424.95 1425.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 4096 390 12160 560128 287.57 157.572 22232.1 4747.42 27425.3 27425.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 6.4e-05 512 250 1600 221184 18.2345 6.70723 163.287 209.156 397.596 397.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 6.4e-05 512 410 192 264192 12.7288 6.7031 24.398 208.35 252.345 252.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 0.001024 2048 175 1920 6144 1.42016 1.38064 16.3326 52.1428 71.3488 71.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 0.000512 512 260 448 29952 1.17315 0.819776 5.40179 26.0219 33.5162 33.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.001024 4096 480 1152 16896 2.70394 42.8882 104.279 149.914 149.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000512 512 320 384 31488 1.16262 0.818624 4.93978 26.0289 33.0485 33.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 6.4e-05 4096 150 2944 288384 46.2026 55.595 2145.43 1675.57 3922.87 3922.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 6.4e-05 2048 360 1088 215040 58.2285 28.1577 367.649 832.963 1287.16 1287.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 3.2e-05 1024 190 1024 540672 54.0603 26.7305 416.342 832.501 1329.82 1329.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 4096 390 12160 559104 287.633 157.349 18286.5 4757.33 23489.5 23490.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 6.4e-05 512 250 1600 208896 18.7067 6.61862 125.604 206.287 357.426 357.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 6.4e-05 512 410 192 266240 12.7325 6.72154 22.2448 209.074 250.939 251.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 0.001024 2048 175 1920 6144 1.41926 1.36902 14.5966 51.6284 69.0871 69.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 0.000512 512 260 448 28672 1.17546 0.807584 4.87501 25.7232 32.6847 32.7803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.001024 4096 480 1152 16896 2.71158 38.4362 104.621 145.81 145.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000512 512 320 384 30720 1.15702 0.809664 4.33699 25.7263 32.13 32.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 6.4e-05 4096 150 2944 288256 46.2187 55.5902 1973.85 1673.82 3749.55 3749.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 6.4e-05 2048 360 1088 217088 58.1348 28.3116 341.899 835.616 1264.13 1264.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 3.2e-05 1024 190 1024 540672 54.4193 26.8329 381.721 835.302 1298.46 1298.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 4096 390 12160 559104 289.86 158.66 16414.9 4784.9 21649 21649.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 6.4e-05 512 250 1600 212992 18.8673 6.70736 114.811 222.244 362.844 363.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1930 6.4e-05 512 410 192 261120 12.6774 6.63629 46.9792 206.373 272.827 272.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 0.001024 2048 175 1920 6400 1.43347 1.39059 14.1766 52.485 69.555 69.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 0.000512 512 260 448 29440 1.18445 0.82528 4.92061 26.1074 33.1381 33.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.001024 4096 480 1152 16640 2.69312 34.6752 103.597 141.008 141.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000512 512 320 384 30720 1.17142 0.824928 4.28506 26.1055 32.4848 32.5768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 6.4e-05 4096 150 2944 288000 46.2469 55.5908 1817.1 1673.43 3592.45 3592.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 6.4e-05 2048 360 1088 209920 58.173 27.9079 304.953 824.808 1216 1216.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 3.2e-05 1024 190 1024 542720 54.5385 26.8896 353.09 838.1 1272.8 1272.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 4096 390 12160 560640 287.197 157.461 15125.5 4732.5 20303.3 20303.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 6.4e-05 512 250 1600 204800 19.023 6.61722 102.127 206.355 334.333 334.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1930 6.4e-05 512 410 192 258048 12.7717 6.64166 46.1676 206.444 272.189 272.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 0.001024 2048 175 1920 5376 1.38854 1.34262 11.594 50.6071 65.0044 65.0687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 0.000512 512 260 448 29184 1.19139 0.827264 4.18557 26.1526 32.4546 32.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.001024 4096 480 1152 16512 2.6753 33.1142 103.261 139.095 139.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000512 512 320 384 30720 1.17574 0.828096 4.10694 26.152 32.3655 32.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 6.4e-05 4096 150 2944 288000 46.1908 55.5759 1723.43 1674.67 3499.95 3500.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 6.4e-05 2048 360 1088 208896 58.3555 27.9025 287.198 825.077 1198.69 1198.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 3.2e-05 1024 190 1024 528384 54.3914 26.5912 324.894 824.567 1230.63 1230.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 3.2e-05 4096 390 12160 559104 288.135 157.807 13892.4 4744.47 19083.5 19084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 6.4e-05 512 250 1600 196608 18.2643 6.53722 89.8337 202.825 317.672 317.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1930 6.4e-05 512 410 256 268544 12.778 6.7417 80.3285 209.607 309.614 309.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 500 0.001024 2048 175 1920 6272 1.43491 1.36643 36.118 52.4493 91.4415 91.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1150 0.000512 512 260 512 28224 1.2001 0.832032 13.7196 26.3388 42.1887 42.2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1960 0.001024 4096 480 1152 17184 2.7217 68.7123 104.88 176.358 176.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 0.000512 512 320 384 31872 1.1664 0.832576 11.9486 26.3322 40.3776 40.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 6.4e-05 4096 150 2944 288192 46.3782 55.6541 6065.74 1676.14 7843.99 7844.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1070 6.4e-05 2048 360 1152 202752 60.9285 28.3273 999.518 837.847 1926.78 1926.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1260 3.2e-05 1024 190 1024 545280 54.3817 26.9109 710.67 841.591 1633.74 1633.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1850 3.2e-05 4096 390 12160 559872 289.045 157.916 30676.7 4748.01 35872.4 35872.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 6.4e-05 512 250 1664 223232 18.1792 6.72499 226.211 209.593 460.921 461.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1930 6.4e-05 512 410 256 268288 12.7574 6.73104 78.0539 209.613 307.323 307.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 0.001024 2048 175 1920 6208 1.42589 1.36966 27.5857 52.4118 82.8651 82.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1150 0.000512 512 260 512 28032 1.19277 0.83184 9.55178 26.2612 37.9394 38.0314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.001024 4096 480 1152 17152 2.71635 76.1128 104.794 183.667 183.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 0.000512 512 320 384 31744 1.16771 0.827744 8.35827 26.2588 36.7091 36.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 6.4e-05 4096 150 2944 288128 46.1765 55.615 3733.09 1676.01 5510.97 5511.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1070 6.4e-05 2048 360 1152 202752 60.5234 28.4078 665.406 837.897 1592.4 1592.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 3.2e-05 1024 190 1024 544768 54.2707 26.888 744.974 837.993 1664.32 1664.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 3.2e-05 4096 390 12160 559872 288.413 157.726 34190.4 4748.51 39385.7 39386.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 6.4e-05 512 250 1664 221184 18.2024 6.70925 246.059 208.916 480.098 480.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1930 6.4e-05 512 410 256 268288 12.7631 6.72768 77.9922 209.638 307.285 307.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 0.001024 2048 175 1920 6144 1.43059 1.37267 18.2249 52.4924 73.5909 73.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1150 0.000512 512 260 512 27904 1.2033 0.83152 6.61376 26.2816 35.0294 35.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.001024 4096 480 1152 17088 2.70995 49.9386 104.622 157.314 157.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 0.000512 512 320 384 31744 1.17069 0.829472 5.72931 26.2801 34.1133 34.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 6.4e-05 4096 150 2944 288000 46.2193 55.5898 2410.41 1675.51 4187.8 4187.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1070 6.4e-05 2048 360 1152 202752 60.7447 28.3286 926.68 837.854 1853.78 1853.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 3.2e-05 1024 190 1024 544768 54.2976 26.8792 482.203 837.787 1401.36 1401.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 3.2e-05 4096 390 12160 559616 288.847 157.809 22161.7 4754.33 27363.4 27364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 6.4e-05 512 250 1664 221184 18.2382 6.70925 167.831 208.941 401.941 402.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1930 6.4e-05 512 410 256 267264 12.7572 6.73168 77.5065 209.31 306.477 306.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 0.001024 2048 175 1920 6144 1.43011 1.36992 15.1316 52.4052 70.4112 70.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1150 0.000512 512 260 512 27648 1.20422 0.827392 5.48851 26.2176 33.8371 33.9313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.001024 4096 480 1152 17088 2.72067 40.7292 104.794 148.288 148.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 0.000512 512 320 384 31488 1.17309 0.82944 4.81222 26.2168 33.1289 33.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 6.4e-05 4096 150 2944 288000 46.1558 55.5829 1971.39 1676 3749.2 3749.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1070 6.4e-05 2048 360 1152 201216 60.973 28.2665 1012.42 836.567 1938.4 1938.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 3.2e-05 1024 190 1024 543744 54.2665 26.8623 392.767 836.522 1310.61 1310.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 3.2e-05 4096 390 12160 559104 288.961 157.898 18139.5 4763.32 23350.3 23350.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 6.4e-05 512 250 1664 215040 18.2243 6.61709 133.851 206.21 365.116 365.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1930 6.4e-05 512 410 256 266240 12.7783 6.72138 76.8071 209.164 305.634 305.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 0.001024 2048 175 1920 5888 1.42157 1.35856 13.0339 52.0133 67.8982 67.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1150 0.000512 512 260 512 27648 1.20678 0.837152 4.93088 26.3422 33.4121 33.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1960 0.001024 4096 480 1152 17024 2.7136 36.3167 104.699 143.77 143.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 0.000512 512 320 384 31744 1.1791 0.83296 4.15978 26.3445 32.6113 32.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 6.4e-05 4096 150 2944 288000 46.21 55.5808 1766.09 1677.11 3545.07 3545.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1070 6.4e-05 2048 360 1152 200704 60.9074 28.2911 1007.38 835.968 1932.71 1932.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 3.2e-05 1024 190 1024 540672 54.3969 26.8206 349.303 835.818 1266.53 1266.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 3.2e-05 4096 390 12160 559104 289.95 158.398 16184.1 4763.89 21397 21397.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 6.4e-05 512 250 1664 221184 18.2287 6.7119 121.644 209.133 355.935 356.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1930 6.4e-05 512 410 256 266240 12.8152 6.728 77.1091 209.701 306.519 306.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 0.001024 2048 175 1920 5760 1.41824 1.36253 11.5487 52.0601 66.4618 66.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1150 0.000512 512 260 512 27520 1.19408 0.821248 4.77766 26.0014 32.8931 32.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1960 0.001024 4096 480 1152 16960 2.7095 34.6971 104.448 141.896 141.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 0.000512 512 320 384 30720 1.17437 0.821248 3.90102 26.0028 32.0003 32.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 6.4e-05 4096 150 2944 288000 46.1414 55.5854 1617.79 1676.01 3395.6 3395.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1070 6.4e-05 2048 360 1152 202240 60.7879 28.3358 1019.42 838.129 1946.84 1946.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 3.2e-05 1024 190 1024 542720 54.4638 26.8902 322.158 837.917 1241.61 1241.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 3.2e-05 4096 390 12160 559360 289.039 158.454 14814.9 4755.71 20018.8 20019.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 6.4e-05 512 250 1664 215040 18.2235 6.61568 109.265 206.251 340.572 340.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1930 6.4e-05 512 410 256 264192 12.7744 6.69891 76.2421 208.522 304.408 304.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 0.001024 2048 175 1920 5760 1.42486 1.36442 11.4565 52.1924 66.5088 66.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1150 0.000512 512 260 512 26880 1.2024 0.819776 4.57661 26.0454 32.7449 32.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1960 0.001024 4096 480 1152 16896 2.70131 30.7131 104.371 137.829 137.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 0.000512 512 320 384 30720 1.17088 0.818976 3.92954 26.0472 32.0637 32.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 6.4e-05 4096 150 2944 287616 46.245 55.6056 1495.34 1676.92 3274.2 3274.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1070 6.4e-05 2048 360 1152 199680 60.8037 28.2267 1002.15 834.09 1925.44 1925.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 3.2e-05 1024 190 1024 540672 54.079 26.7326 296.828 833.246 1211.08 1211.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 3.2e-05 4096 390 12160 557568 291.102 158.501 13627.5 4777.35 18855.2 18855.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 6.4e-05 512 250 1664 208896 18.7036 6.62141 96.3761 206.449 328.369 328.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1930 6.4e-05 512 410 256 265216 12.84 6.73178 76.868 209.422 306.024 306.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 0.001024 2048 175 1920 5824 1.42947 1.36982 9.87936 52.415 65.1631 65.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1150 0.000512 512 260 512 26880 1.20506 0.82512 4.90518 26.1375 33.1708 33.2636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1960 0.001024 4096 480 1152 16800 2.70131 28.2009 103.949 134.894 134.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 0.000512 512 320 384 31360 1.17002 0.825952 3.96662 26.1336 32.1964 32.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 6.4e-05 4096 150 2944 287616 46.1541 55.5935 1395.28 1676.29 3173.39 3173.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1070 6.4e-05 2048 360 1152 200704 61.0292 28.2801 1010.52 837.159 1937.15 1937.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1260 3.2e-05 1024 190 1024 537600 55.0609 26.8718 276.956 837.073 1196.15 1196.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 3.2e-05 4096 390 12160 557312 291.498 159.043 12746.8 4781.27 17979.3 17979.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 6.4e-05 512 250 1664 200704 18.6356 6.56666 87.4561 202.203 315.076 315.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1930 6.4e-05 512 410 256 266240 12.7672 6.72454 77.1654 209.018 305.84 305.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 0.001024 2048 175 1920 5632 1.41402 1.35373 9.1848 51.6193 63.6456 63.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1150 0.000512 512 260 512 26624 1.19219 0.80768 4.80733 25.715 32.6212 32.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1960 0.001024 4096 480 1152 16896 2.71338 27.3736 104.591 134.722 134.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1390 0.000512 512 320 384 30720 1.15629 0.809856 3.51488 25.7201 31.3001 31.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1330 6.4e-05 4096 150 2944 287232 46.195 55.5861 1869.12 1673.35 3644.34 3644.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1070 6.4e-05 2048 360 1152 200704 60.8963 28.2406 1006.04 835.539 1930.88 1931.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1260 3.2e-05 1024 190 1024 540672 54.3913 26.824 265.137 835.925 1182.46 1182.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 3.2e-05 4096 390 12160 559104 289.934 158.668 12185.5 4768.15 17402.9 17403.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 6.4e-05 512 250 1664 212992 18.8527 6.70579 88.8988 209.009 323.673 323.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1930 6.4e-05 512 410 240 268800 12.7584 6.73382 72.6086 209.585 301.849 301.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 500 0.001024 2048 175 1920 6720 1.42406 1.36806 36.6872 52.4555 92.0043 92.0794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1150 0.000512 512 260 420 30464 1.17574 0.82864 3.78726 26.1578 32.0452 32.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1960 0.001024 4096 480 1140 16800 2.69418 26.1149 103.904 132.756 132.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1390 0.000512 512 320 420 31360 1.16707 0.827392 11.665 26.1539 39.9121 40.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1330 6.4e-05 4096 150 2940 288960 46.3224 55.5807 5865.21 1677.58 7644.77 7644.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1070 6.4e-05 2048 360 1080 207872 59.9464 28.2769 943.191 837.829 1869.41 1869.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1260 3.2e-05 1024 190 1020 544768 54.2232 26.8686 353.123 837.492 1271.89 1272.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1850 3.2e-05 4096 390 12180 559104 287.128 157.607 11886.4 4743.56 17075.3 17075.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 6.4e-05 512 250 1560 200704 18.6356 6.56413 77.5185 202.363 305.297 305.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1930 6.4e-05 512 410 192 265216 12.8503 6.72829 60.8956 209.391 290.033 290.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 500 0.001024 2048 175 1920 6272 1.4303 1.36813 33.6154 52.4032 88.889 88.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1150 0.000512 512 260 448 29568 1.18464 0.82736 3.9256 26.1323 32.1691 32.2588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1960 0.001024 4096 480 1152 16800 2.69312 25.8089 103.946 132.489 132.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1390 0.000512 512 320 384 31360 1.16672 0.823296 10.7319 26.1288 38.9513 39.0431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1330 6.4e-05 4096 150 2944 288512 46.2663 55.5934 5842.97 1675.95 7620.86 7620.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1070 6.4e-05 2048 360 1088 215040 58.8988 28.2685 960.074 837.014 1884.47 1884.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1260 3.2e-05 1024 190 1024 544768 54.2298 26.8636 315.177 836.684 1233.15 1233.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1850 3.2e-05 4096 390 12160 559104 287.18 157.593 11669.3 4739.82 16854.5 16855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 6.4e-05 512 250 1600 200704 18.6721 6.55987 77.1648 202.172 304.779 304.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1930 6.4e-05 512 410 200 273280 12.3745 6.68573 61.3907 207.833 288.454 288.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 500 0.001024 2048 175 1900 6160 1.42941 1.3583 35.2444 52.003 90.1097 90.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1150 0.000512 512 260 450 30240 1.17354 0.815232 3.9369 25.8917 31.9207 32.0143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1960 0.001024 4096 480 1150 16800 2.70765 27.1124 104.311 134.174 134.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1390 0.000512 512 320 400 31360 1.15302 0.817216 11.2753 25.8944 39.2453 39.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1330 6.4e-05 4096 150 2950 288400 46.522 55.708 6044.38 1676.09 7822.78 7822.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1070 6.4e-05 2048 360 1100 210560 59.15 28.0757 997.134 830.747 1915.29 1915.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1260 3.2e-05 1024 190 1000 537600 54.2616 26.667 319.947 830.366 1231.44 1231.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1850 3.2e-05 4096 390 12150 557760 289.786 158.212 11943.7 4748.99 17141.4 17142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 6.4e-05 512 250 1550 215040 17.9896 6.59456 83.3106 204.804 312.917 313.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1930 6.4e-05 512 410 192 273280 12.3679 6.67853 59.6738 207.806 286.696 286.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 500 0.001024 2048 175 1920 6160 1.43043 1.35037 35.5901 51.9945 90.438 90.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 0.000512 512 260 432 29120 1.18294 0.815104 3.9601 25.8918 31.956 32.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1960 0.001024 4096 480 1152 16800 2.70445 27.2157 104.321 134.286 134.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1390 0.000512 512 320 384 31360 1.15488 0.815616 10.8614 25.8877 38.8248 38.9177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 6.4e-05 4096 150 2928 288400 46.5879 55.7055 5933.27 1675.89 7711.53 7711.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1070 6.4e-05 2048 360 1104 215040 58.4889 28.0722 1019.08 830.638 1936.45 1936.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1260 3.2e-05 1024 190 1008 546560 53.1088 26.6628 347.222 830.274 1257.46 1257.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1850 3.2e-05 4096 390 12144 557760 289.783 158.165 11861.7 4752.58 17062.9 17063.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 6.4e-05 512 250 1584 215040 17.9752 6.5887 83.0138 204.788 312.582 312.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1930 6.4e-05 512 410 192 276480 12.3636 6.72835 58.4521 209.143 286.852 286.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 500 0.001024 2048 175 1920 6656 1.42794 1.36246 37.03 52.0138 91.9076 91.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 0.000512 512 260 448 31232 1.16998 0.832288 12.5905 26.3455 41.0399 41.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1960 0.001024 4096 480 1152 17024 2.71267 30.4423 104.692 137.889 137.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1390 0.000512 512 320 384 32768 1.15894 0.835584 11.5074 26.3457 39.947 40.0401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 6.4e-05 4096 150 2944 289024 46.4323 55.5912 5862.87 1676.98 7641.95 7642.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1070 6.4e-05 2048 360 1088 219136 58.1305 28.2369 982.877 836.027 1905.44 1905.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1260 3.2e-05 1024 190 992 552960 53.0915 26.8839 387.711 835.837 1303.72 1303.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1850 3.2e-05 4096 390 12160 561152 286.038 156.895 13809.2 4730.73 18983.6 18984.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 6.4e-05 512 250 1568 221184 18.2209 6.7113 96.6893 209.127 330.957 331.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1930 6.4e-05 512 410 192 268800 12.3185 6.63674 79.1159 206.678 304.913 305.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 0.001024 2048 175 1920 4800 1.3824 1.31891 13.4329 50.3913 66.5966 66.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1150 0.000512 512 260 448 30720 1.17232 0.8288 6.60054 26.2423 34.9442 35.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1960 0.001024 4096 480 1152 16320 2.66922 44.4928 102.833 150.037 150.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1390 0.000512 512 320 384 30720 1.17062 0.829312 14.8011 26.2425 43.1414 43.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1330 6.4e-05 4096 150 2944 288000 46.1624 55.5918 2848.92 1677.63 4628.39 4628.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1070 6.4e-05 2048 360 1088 215040 57.4095 27.8958 1402.72 826.23 2314.41 2314.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1260 3.2e-05 1024 190 992 537600 53.2003 26.4536 425.196 825.535 1330.57 1330.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1850 3.2e-05 4096 390 12160 556800 288.855 158.327 20449.7 4755.07 25652.7 25653.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 6.4e-05 512 250 1568 215040 18.2587 6.6289 141.617 206.659 373.378 373.541
