

================================================================
== Vitis HLS Report for 'ToField'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.455 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    38402|    38402|  0.192 ms|  0.192 ms|  38401|  38401|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_138_1  |    38400|    38400|         2|          1|          1|  38400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1" [gatebygate.cpp:138]   --->   Operation 5 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a1_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a0_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln138 = store i16 0, i16 %i_02" [gatebygate.cpp:138]   --->   Operation 9 'store' 'store_ln138' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [gatebygate.cpp:138]   --->   Operation 10 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i16 %i_02" [gatebygate.cpp:138]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i16 %i, i16 38400" [gatebygate.cpp:138]   --->   Operation 12 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%i_17 = add i16 %i, i16 1" [gatebygate.cpp:138]   --->   Operation 13 'add' 'i_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc.split, void %for.end" [gatebygate.cpp:138]   --->   Operation 14 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln138 = store i16 %i_17, i16 %i_02" [gatebygate.cpp:138]   --->   Operation 15 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%ret_ln147 = ret" [gatebygate.cpp:147]   --->   Operation 51 'ret' 'ret_ln147' <Predicate = (icmp_ln138)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:139]   --->   Operation 16 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 38400, i64 38400, i64 38400" [gatebygate.cpp:138]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [gatebygate.cpp:138]   --->   Operation 18 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] ( I:1.40ns O:1.40ns )   --->   "%a1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %a1_strm" [gatebygate.cpp:140]   --->   Operation 19 'read' 'a1' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] ( I:1.42ns O:1.42ns )   --->   "%product = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %a0_strm" [gatebygate.cpp:141]   --->   Operation 20 'read' 'product' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%low = trunc i256 %product" [gatebygate.cpp:20->gatebygate.cpp:143]   --->   Operation 21 'trunc' 'low' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%high = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32, i256 %product, i32 128" [gatebygate.cpp:21->gatebygate.cpp:143]   --->   Operation 22 'partselect' 'high' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln24 = zext i128 %high" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 23 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %product, i32 128, i32 255" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r1 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i128.i7, i128 %tmp, i7 0" [gatebygate.cpp:24->gatebygate.cpp:143]   --->   Operation 25 'bitconcatenate' 'r1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r2 = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i128.i2, i128 %tmp, i2 0" [gatebygate.cpp:25->gatebygate.cpp:143]   --->   Operation 26 'bitconcatenate' 'r2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%r3 = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i128.i1, i128 %tmp, i1 0" [gatebygate.cpp:26->gatebygate.cpp:143]   --->   Operation 27 'bitconcatenate' 'r3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29 = xor i129 %r3, i129 %zext_ln24" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 28 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29 = zext i129 %xor_ln29" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln29_3 = xor i130 %r2, i130 %zext_ln29" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 30 'xor' 'xor_ln29_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln29_2 = zext i130 %xor_ln29_3" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 31 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp = xor i135 %r1, i135 %zext_ln29_2" [gatebygate.cpp:29->gatebygate.cpp:143]   --->   Operation 32 'xor' 'temp' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%mid = trunc i135 %temp" [gatebygate.cpp:32->gatebygate.cpp:143]   --->   Operation 33 'trunc' 'mid' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%overflow = partselect i7 @_ssdm_op_PartSelect.i7.i135.i32, i135 %temp, i32 128" [gatebygate.cpp:33->gatebygate.cpp:143]   --->   Operation 34 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln35 = zext i7 %overflow" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i7 @_ssdm_op_PartSelect.i7.i135.i32.i32, i135 %temp, i32 128, i32 134" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 36 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_176, i7 0" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 37 'bitconcatenate' 'o1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln35_1 = zext i14 %o1" [gatebygate.cpp:35->gatebygate.cpp:143]   --->   Operation 38 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_176, i2 0" [gatebygate.cpp:36->gatebygate.cpp:143]   --->   Operation 39 'bitconcatenate' 'o2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%o3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_176, i1 0" [gatebygate.cpp:37->gatebygate.cpp:143]   --->   Operation 40 'bitconcatenate' 'o3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40 = xor i128 %low, i128 %zext_ln35_1" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 41 'xor' 'xor_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_5 = xor i128 %xor_ln40, i128 %mid" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 42 'xor' 'xor_ln40_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_6 = xor i8 %o3, i8 %zext_ln35" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 43 'xor' 'xor_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln40 = zext i8 %xor_ln40_6" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 44 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%xor_ln40_7 = xor i9 %zext_ln40, i9 %o2" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 45 'xor' 'xor_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln40_8)   --->   "%zext_ln40_2 = zext i9 %xor_ln40_7" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 46 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln40_8 = xor i128 %zext_ln40_2, i128 %xor_ln40_5" [gatebygate.cpp:40->gatebygate.cpp:143]   --->   Operation 47 'xor' 'xor_ln40_8' <Predicate = true> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%a = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i128.i128, i128 %a1, i128 %xor_ln40_8" [gatebygate.cpp:144]   --->   Operation 48 'bitconcatenate' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %a_strm, i256 %a" [gatebygate.cpp:145]   --->   Operation 49 'write' 'write_ln145' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.inc" [gatebygate.cpp:138]   --->   Operation 50 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.000ns.

 <State 1>: 1.559ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln138', gatebygate.cpp:138) of constant 0 on local variable 'i', gatebygate.cpp:138 [8]  (0.387 ns)
	'load' operation 16 bit ('i', gatebygate.cpp:138) on local variable 'i', gatebygate.cpp:138 [11]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln138', gatebygate.cpp:138) [12]  (0.785 ns)
	'store' operation 0 bit ('store_ln138', gatebygate.cpp:138) of variable 'i', gatebygate.cpp:138 on local variable 'i', gatebygate.cpp:138 [50]  (0.387 ns)

 <State 2>: 3.455ns
The critical path consists of the following:
	fifo read operation ('product', gatebygate.cpp:141) on port 'a0_strm' (gatebygate.cpp:141) [20]  (1.428 ns)
	'xor' operation 135 bit ('temp', gatebygate.cpp:29->gatebygate.cpp:143) [32]  (0.299 ns)
	'xor' operation 9 bit ('xor_ln40_7', gatebygate.cpp:40->gatebygate.cpp:143) [45]  (0.000 ns)
	'xor' operation 128 bit ('xor_ln40_8', gatebygate.cpp:40->gatebygate.cpp:143) [47]  (0.300 ns)
	fifo write operation ('write_ln145', gatebygate.cpp:145) on port 'a_strm' (gatebygate.cpp:145) [49]  (1.428 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
