# âœ… Others

This section includes complementary resources and side topics that, while not central to the main workflow of this repository, provide useful insights or experimental tools that may be of interest to advanced users or for specific use cases.

### ðŸ”¹ High Level Synthesis

[High Level Synthesis](others/hls/hls.md) explores an alternative FPGA development flow where C/C++ code is converted into RTL using tools like Vitis HLS. This can be useful for algorithmic design or for teams more familiar with software development than HDL.