

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:52:01 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.455 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.620 us|  2.620 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|  1801|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     51|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     51|  1837|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    22|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_535_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_2_fu_541_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln11_fu_529_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_122_p2        |         +|   0|  0|   15|           8|           1|
    |sub_ln10_1_fu_463_p2     |         -|   0|  0|   14|           7|           7|
    |sub_ln10_2_fu_493_p2     |         -|   0|  0|   14|           6|           7|
    |sub_ln10_fu_451_p2       |         -|   0|  0|   14|           7|           7|
    |sub_ln8_1_fu_223_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln8_2_fu_253_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln8_fu_211_p2        |         -|   0|  0|   14|           7|           7|
    |sub_ln9_1_fu_353_p2      |         -|   0|  0|   14|           7|           7|
    |sub_ln9_2_fu_383_p2      |         -|   0|  0|   14|           6|           7|
    |sub_ln9_fu_341_p2        |         -|   0|  0|   14|           7|           7|
    |and_ln10_fu_519_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln8_1_fu_279_p2      |       and|   0|  0|   64|          64|          64|
    |and_ln9_fu_409_p2        |       and|   0|  0|   64|          64|          64|
    |ap_condition_101         |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_427_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_116_p2       |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln8_fu_187_p2       |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln9_fu_317_p2       |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln10_1_fu_513_p2    |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln10_fu_507_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln8_1_fu_273_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln8_fu_267_p2       |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln9_1_fu_403_p2     |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln9_fu_397_p2       |      lshr|   0|  0|  182|          64|          64|
    |or_ln8_fu_181_p2         |        or|   0|  0|    5|           5|           4|
    |or_ln9_1_fu_298_p2       |        or|   0|  0|    7|           7|           6|
    |or_ln9_2_fu_304_p2       |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_477_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln10_2_fu_485_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln10_fu_469_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln8_1_fu_237_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln8_2_fu_245_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln8_fu_229_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln9_1_fu_367_p3   |    select|   0|  0|   64|           1|          64|
    |select_ln9_2_fu_375_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln9_fu_359_p3     |    select|   0|  0|    7|           1|           7|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln10_fu_457_p2       |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_1_fu_217_p2      |       xor|   0|  0|    7|           7|           6|
    |xor_ln8_fu_160_p2        |       xor|   0|  0|    6|           5|           6|
    |xor_ln9_fu_347_p2        |       xor|   0|  0|    7|           7|           6|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1801|         584|         988|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_78                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_2_reg_579                |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_78                           |   8|   0|    8|          0|
    |tmp_2_reg_574                     |   1|   0|    1|          0|
    |trunc_ln8_2_reg_568               |   5|   0|    5|          0|
    |zext_ln6_reg_558                  |   8|   0|   64|         56|
    |zext_ln6_reg_558_pp0_iter1_reg    |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  51|   0|  163|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    7|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   64|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

