<!doctype html>
<html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="viewport" content="width=device-width, initial-scale=1"/><title>Mochawesome Report</title><link rel="stylesheet" href="assets/app.css"/></head><body data-raw="{&quot;stats&quot;:{&quot;suites&quot;:67,&quot;tests&quot;:217,&quot;passes&quot;:202,&quot;pending&quot;:15,&quot;failures&quot;:0,&quot;start&quot;:&quot;2023-01-11T18:48:28.168Z&quot;,&quot;end&quot;:&quot;2023-01-11T18:48:41.414Z&quot;,&quot;duration&quot;:13246,&quot;testsRegistered&quot;:219,&quot;passPercent&quot;:99.01960784313727,&quot;pendingPercent&quot;:6.8493150684931505,&quot;other&quot;:0,&quot;hasOther&quot;:false,&quot;skipped&quot;:2,&quot;hasSkipped&quot;:true},&quot;results&quot;:[{&quot;uuid&quot;:&quot;7037dbc5-0c25-4804-b1f1-0567cb3f4f0b&quot;,&quot;title&quot;:&quot;&quot;,&quot;fullFile&quot;:&quot;&quot;,&quot;file&quot;:&quot;&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get top level VHDL&quot;,&quot;fullTitle&quot;:&quot;Get top level VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nentity test_entity_name is\ngeneric (\n    a : integer;\n    b : unsigned;\n    c : signed;\n    d : std_logic;\n    e : std_logic_vector;\n    f : std_logic_vector(5 downto 0)\n  );\nport(\n  g : in std_logic;\n  h : out std_logic;\n  i : inout std_logic\n);\nend test_entity_name;  \narchitecture e_arch of test_entity_name is\nbegin \nend e_arch;\n`;\nconst expected = &#x27;test_entity_name&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b82560fe-5e5f-4144-ac5f-5e1e65b6dfe5&quot;,&quot;parentUUID&quot;:&quot;7037dbc5-0c25-4804-b1f1-0567cb3f4f0b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true},{&quot;title&quot;:&quot;Get top level Verilog&quot;,&quot;fullTitle&quot;:&quot;Get top level Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nmodule test_entity_name2 \n    #(\n        parameter a=8,\n        parameter b=9,\n        parameter c=10, d=11\n    )\n    (\n        input e,\n        output f,\n        input reg g,\n        input wire h,\n        input reg [7:0] i, j,\n        input wire [9:0] k,\n        output wire [9:0] l\n    );  \n\n    function [7:0] sum;  \n        input [7:0] a, b;  \n        begin  \n            sum = a + b;  \n        end  \n    endfunction\n\n    wire m;\n    wire n, p;\n    reg [1:0] q;\n\n    localparam r = 2;\n\n    always @(posedge a) begin : label_0\n    end\n\n    always_comb begin\n    end\n\n    always_ff begin : label_1\n    end\n\n    always_latch begin\n    end\n\n    test_entity_name \n    #(\n      .a(a ),\n      .b(b ),\n      .c(c ),\n      .d (d )\n    )\n    test_entity_name_dut (\n      .e (e ),\n      .f (f ),\n      .g (g ),\n      .h (h ),\n      .i (i ),\n      .j (j ),\n      .k (k ),\n      .l  ( l)\n    );\n  \nendmodule\n`;\nconst expected = &#x27;test_entity_name2&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9dcd52fc-1494-4533-b991-27cb73ffe0a5&quot;,&quot;parentUUID&quot;:&quot;7037dbc5-0c25-4804-b1f1-0567cb3f4f0b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true}],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;9b7dd29b-107a-485a-b5e3-0f0c89f44b1e&quot;,&quot;title&quot;:&quot;teroshdl:linter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/command/linter/linter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/command/linter/linter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check linter&quot;,&quot;fullTitle&quot;:&quot;teroshdl:linter Check linter&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5e08855d-1f7b-41b1-98fc-f7bbd297cc78&quot;,&quot;parentUUID&quot;:&quot;9b7dd29b-107a-485a-b5e3-0f0c89f44b1e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;5e08855d-1f7b-41b1-98fc-f7bbd297cc78&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c3309b64-7fb3-4445-82ac-1874e6b4e974&quot;,&quot;title&quot;:&quot;teroshdl:template&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/command/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/command/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check template&quot;,&quot;fullTitle&quot;:&quot;teroshdl:template Check template&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1470,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (context.timeout)\n    this.timeout(context.timeout);\nreturn run.call(this);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d20399f-2af7-4f4f-adca-74835c7c3553&quot;,&quot;parentUUID&quot;:&quot;c3309b64-7fb3-4445-82ac-1874e6b4e974&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5d20399f-2af7-4f4f-adca-74835c7c3553&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1470,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;title&quot;:&quot;Check diagram generator&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/diagram.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/diagram.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;With ports and generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:255,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ca3294b1-125b-4010-9398-ed2a21a47164&quot;,&quot;parentUUID&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only ports and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only ports and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d89a9034-0edb-4b51-ae8e-c2a69cc6ad16&quot;,&quot;parentUUID&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:14,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5b7d4146-d1a1-4a13-bfa3-4f281a578e50&quot;,&quot;parentUUID&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Empty and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Empty and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 3;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a6b3a5a0-67c2-4afe-aab9-c82a3f33c3a8&quot;,&quot;parentUUID&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;With ports and generics and black and white&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and black and white&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:26,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 4;\nconst OPT = {\n    blackandwhite: true\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;28c3dc2c-78ff-4cb5-bfe9-96cc9e593749&quot;,&quot;parentUUID&quot;:&quot;f6aed843-a51b-4ad8-9589-d0202f1b9909&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ca3294b1-125b-4010-9398-ed2a21a47164&quot;,&quot;d89a9034-0edb-4b51-ae8e-c2a69cc6ad16&quot;,&quot;5b7d4146-d1a1-4a13-bfa3-4f281a578e50&quot;,&quot;a6b3a5a0-67c2-4afe-aab9-c82a3f33c3a8&quot;,&quot;28c3dc2c-78ff-4cb5-bfe9-96cc9e593749&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:316,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;title&quot;:&quot;Check documenter creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:448,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;677ce4ba-4604-4885-899b-abcc3cecc839&quot;,&quot;parentUUID&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:330,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f45c1974-9674-4570-a48d-68aa653b4aa0&quot;,&quot;parentUUID&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:990,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e62b6e3a-7296-4eda-9c49-e9744e9d40fc&quot;,&quot;parentUUID&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:227,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6578c33b-a9ca-4435-85c0-9018a64654d0&quot;,&quot;parentUUID&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:262,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;337bb6ed-c538-4aec-ac39-4c7e65c530ad&quot;,&quot;parentUUID&quot;:&quot;bf30baf8-9005-43fa-9fa8-bcdae6a6f226&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;677ce4ba-4604-4885-899b-abcc3cecc839&quot;,&quot;f45c1974-9674-4570-a48d-68aa653b4aa0&quot;,&quot;e62b6e3a-7296-4eda-9c49-e9744e9d40fc&quot;,&quot;6578c33b-a9ca-4435-85c0-9018a64654d0&quot;,&quot;337bb6ed-c538-4aec-ac39-4c7e65c530ad&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2257,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;title&quot;:&quot;Check documenter creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:274,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;75b8930a-124a-4bb7-8b42-f7a06e8212dc&quot;,&quot;parentUUID&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:209,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f697c99-240c-425d-9b64-04fec5825663&quot;,&quot;parentUUID&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:486,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;36c2bb0f-8348-4b0d-9813-c0824a9fdb24&quot;,&quot;parentUUID&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:252,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9014d55d-dd90-4cc8-818b-d5243b9fcae0&quot;,&quot;parentUUID&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:246,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;46303895-5de5-4918-8e95-bae57b4c4237&quot;,&quot;parentUUID&quot;:&quot;3fd0d388-6fdb-42ca-beb0-33dc2ea034d7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;75b8930a-124a-4bb7-8b42-f7a06e8212dc&quot;,&quot;4f697c99-240c-425d-9b64-04fec5825663&quot;,&quot;36c2bb0f-8348-4b0d-9813-c0824a9fdb24&quot;,&quot;9014d55d-dd90-4cc8-818b-d5243b9fcae0&quot;,&quot;46303895-5de5-4918-8e95-bae57b4c4237&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1467,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;title&quot;:&quot;Test Doxygen elements single line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eb3119e3-216d-46e7-999a-d806bac77deb&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c3c8a614-5825-4e5e-8089-39caa7c13d2b&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2ba3b616-5fd1-4964-9267-f13f2ffb624a&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;510e7357-1c1c-45fa-8de4-ea21ee70364c&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;721868bb-f7c9-47c5-b8ba-1701aff9df94&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c1753c40-d0fc-439c-b029-274702f74551&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d75e6b8-52e6-469e-bcd2-f696a840855d&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;806d6fc5-deb6-42c9-8744-4575e3ce57b3&quot;,&quot;parentUUID&quot;:&quot;11f229f4-6ac0-41a8-877e-81ca3bda75a2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;eb3119e3-216d-46e7-999a-d806bac77deb&quot;,&quot;c3c8a614-5825-4e5e-8089-39caa7c13d2b&quot;,&quot;2ba3b616-5fd1-4964-9267-f13f2ffb624a&quot;,&quot;510e7357-1c1c-45fa-8de4-ea21ee70364c&quot;,&quot;721868bb-f7c9-47c5-b8ba-1701aff9df94&quot;,&quot;c1753c40-d0fc-439c-b029-274702f74551&quot;,&quot;5d75e6b8-52e6-469e-bcd2-f696a840855d&quot;,&quot;806d6fc5-deb6-42c9-8744-4575e3ce57b3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;title&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;511cecc0-6c5b-4a4b-a09f-f8302276fb88&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9b59280d-2cc3-4460-9bed-ff23a1b35db9&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2cf00c4c-d879-4cf3-b627-1043eafdbf9c&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dcae3dcd-253d-4375-b229-39f3df16efc9&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cda328d2-c51e-46a9-bea8-4bd4a1998d6c&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fe5bc682-1124-4f9a-914d-9c83adf3a856&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;64d359eb-7125-477e-9abd-a5338e9bb55b&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;927cd8f2-44f5-416b-b281-a29aa0f9e6ef&quot;,&quot;parentUUID&quot;:&quot;325d1988-da8e-4ac3-ae0b-bc18b5202476&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;511cecc0-6c5b-4a4b-a09f-f8302276fb88&quot;,&quot;9b59280d-2cc3-4460-9bed-ff23a1b35db9&quot;,&quot;2cf00c4c-d879-4cf3-b627-1043eafdbf9c&quot;,&quot;dcae3dcd-253d-4375-b229-39f3df16efc9&quot;,&quot;cda328d2-c51e-46a9-bea8-4bd4a1998d6c&quot;,&quot;fe5bc682-1124-4f9a-914d-9c83adf3a856&quot;,&quot;64d359eb-7125-477e-9abd-a5338e9bb55b&quot;,&quot;927cd8f2-44f5-416b-b281-a29aa0f9e6ef&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;title&quot;:&quot;Check sections creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2644afa6-fe9d-40e6-8d56-f3682a7ac623&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;25b18786-18c6-4805-889a-d7a87247e993&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;61e40c9b-8f5e-4571-8071-7e52a2f7cb8d&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;171cb2d6-42f9-40df-89b6-e0caa8f9d4a6&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:99,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, input_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d239ea64-b4ec-4316-96ba-aa941f74406b&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, input_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1e7d4d22-3ece-4581-8ee4-29dd05bb5024&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:5,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (output_type_inst === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1180ce16-20a3-4807-821b-7669bd0dc7f4&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e4e5c688-b7b2-4a96-9e80-c4665c67f132&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;36c2fad1-47f9-4b4a-bc3c-97be0dc69afb&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;516b7456-49dc-49b7-acee-681e954d3327&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0663c23c-d819-432d-9fb1-751ef0848adf&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eaec2c81-43a6-4b2d-beb2-fc0beccf450e&quot;,&quot;parentUUID&quot;:&quot;e3bffe5c-79d5-486f-abe4-eafaae50f94f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;2644afa6-fe9d-40e6-8d56-f3682a7ac623&quot;,&quot;25b18786-18c6-4805-889a-d7a87247e993&quot;,&quot;61e40c9b-8f5e-4571-8071-7e52a2f7cb8d&quot;,&quot;d239ea64-b4ec-4316-96ba-aa941f74406b&quot;,&quot;1e7d4d22-3ece-4581-8ee4-29dd05bb5024&quot;,&quot;1180ce16-20a3-4807-821b-7669bd0dc7f4&quot;,&quot;e4e5c688-b7b2-4a96-9e80-c4665c67f132&quot;,&quot;36c2fad1-47f9-4b4a-bc3c-97be0dc69afb&quot;,&quot;516b7456-49dc-49b7-acee-681e954d3327&quot;,&quot;0663c23c-d819-432d-9fb1-751ef0848adf&quot;,&quot;eaec2c81-43a6-4b2d-beb2-fc0beccf450e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;171cb2d6-42f9-40df-89b6-e0caa8f9d4a6&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:113,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;title&quot;:&quot;Check sections creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ff7d922d-7fea-4edc-ae72-9a5b4939dc83&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa2c61bc-30f5-43f6-94c3-0af2502d9345&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9e596ec1-54b7-41c6-8b9f-ad1176534a9d&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8060df2d-d55f-4475-a43a-47aec5807ae1&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, input_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;67b3d8df-11dd-4964-abab-879720e8bd13&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, input_path, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;717e8d65-b3a4-418c-9da2-dd38918c288f&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;if (output_type_inst === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5f4bdbcb-c504-45d2-ab4f-c863b7a19242&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ca87e177-ae1a-46e1-9829-37dd27ef93db&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0edc2e21-42c4-43fc-98a2-856f0d484c9e&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;734ffdb2-34b3-44e4-9baf-f5f1250aa5a3&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cc681242-ea43-42ee-b225-d28dafbe6009&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration, output_type_inst);\nsave_output(section, section_name, output_type_inst);\ncheck(section_name, output_type_inst, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4341c4b8-74f8-4794-a3c1-273e58b88742&quot;,&quot;parentUUID&quot;:&quot;ef9cde4b-d3c1-4923-8dc8-d94b2db6a6df&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ff7d922d-7fea-4edc-ae72-9a5b4939dc83&quot;,&quot;aa2c61bc-30f5-43f6-94c3-0af2502d9345&quot;,&quot;9e596ec1-54b7-41c6-8b9f-ad1176534a9d&quot;,&quot;67b3d8df-11dd-4964-abab-879720e8bd13&quot;,&quot;717e8d65-b3a4-418c-9da2-dd38918c288f&quot;,&quot;ca87e177-ae1a-46e1-9829-37dd27ef93db&quot;,&quot;0edc2e21-42c4-43fc-98a2-856f0d484c9e&quot;,&quot;734ffdb2-34b3-44e4-9baf-f5f1250aa5a3&quot;,&quot;cc681242-ea43-42ee-b225-d28dafbe6009&quot;,&quot;4341c4b8-74f8-4794-a3c1-273e58b88742&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;8060df2d-d55f-4475-a43a-47aec5807ae1&quot;,&quot;5f4bdbcb-c504-45d2-ab4f-c863b7a19242&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;0c5d315f-4fdc-4b25-9dfb-e04da631e761&quot;,&quot;title&quot;:&quot;Check standalone VHDL formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check align comments true, indentation and keyworks lowercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments true, indentation and keyworks lowercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    keyword_case: cfg.e_formatter_standalone_keyword_case.lowercase,\n    name_case: cfg.e_formatter_standalone_name_case.lowercase,\n    indentation: \&quot;    \&quot;,\n    align_port_generic: true,\n    align_comment: true,\n    remove_comments: false,\n    remove_reports: false,\n    check_alias: false,\n    new_line_after_then: cfg.e_formatter_standalone_new_line_after_then.new_line,\n    new_line_after_semicolon: cfg.e_formatter_standalone_new_line_after_semicolon.new_line,\n    new_line_after_else: cfg.e_formatter_standalone_new_line_after_else.none,\n    new_line_after_port: cfg.e_formatter_standalone_new_line_after_port.none,\n    new_line_after_generic: cfg.e_formatter_standalone_new_line_after_generic.none,\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0bd51d94-65b8-4b3c-9990-cce30a04ae89&quot;,&quot;parentUUID&quot;:&quot;0c5d315f-4fdc-4b25-9dfb-e04da631e761&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check align comments false, indentation and keyworks uppercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments false, indentation and keyworks uppercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:4,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    keyword_case: cfg.e_formatter_standalone_keyword_case.uppercase,\n    name_case: cfg.e_formatter_standalone_name_case.uppercase,\n    indentation: \&quot;      \&quot;,\n    align_port_generic: true,\n    align_comment: false,\n    remove_comments: false,\n    remove_reports: false,\n    check_alias: false,\n    new_line_after_then: cfg.e_formatter_standalone_new_line_after_then.new_line,\n    new_line_after_semicolon: cfg.e_formatter_standalone_new_line_after_semicolon.new_line,\n    new_line_after_else: cfg.e_formatter_standalone_new_line_after_else.none,\n    new_line_after_port: cfg.e_formatter_standalone_new_line_after_port.none,\n    new_line_after_generic: cfg.e_formatter_standalone_new_line_after_generic.none,\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a53e0a02-68f6-4447-bb9c-8d5dea754849&quot;,&quot;parentUUID&quot;:&quot;0c5d315f-4fdc-4b25-9dfb-e04da631e761&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0bd51d94-65b8-4b3c-9990-cce30a04ae89&quot;,&quot;a53e0a02-68f6-4447-bb9c-8d5dea754849&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:28,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;title&quot;:&quot;Check istyle formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check ansi with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = {\n    style: style_inst,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c357b3d5-1035-476b-84c3-ecf6c3aa02e7&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = {\n    style: style_inst,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;850bfbdf-d996-45a2-9f8c-c42ff31fc38e&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = {\n    style: style_inst,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e588a115-6eb1-48bd-bae7-050e98b2deec&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check indent_only with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check indent_only with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = {\n    style: style_inst,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7654d43d-7ef6-4d33-8807-a7a055076fc8&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check ansi with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:13,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = {\n    style: style_inst,\n    indentation_size: 6\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;159eecbb-b3d1-4df4-847f-24e6456cc6eb&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = {\n    style: style_inst,\n    indentation_size: 6\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;847ea8b2-a994-4858-9a3c-ccd380916ef3&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = {\n    style: style_inst,\n    indentation_size: 6\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;abf4c87d-90a1-4584-a2d3-4296613fc142&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check indent_only with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check indent_only with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = {\n    style: style_inst,\n    indentation_size: 6\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4e180198-0a63-4ed4-a14e-8af0a727adc1&quot;,&quot;parentUUID&quot;:&quot;31fae6aa-f23c-4161-ab6b-efa0dbe006b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c357b3d5-1035-476b-84c3-ecf6c3aa02e7&quot;,&quot;850bfbdf-d996-45a2-9f8c-c42ff31fc38e&quot;,&quot;e588a115-6eb1-48bd-bae7-050e98b2deec&quot;,&quot;7654d43d-7ef6-4d33-8807-a7a055076fc8&quot;,&quot;159eecbb-b3d1-4df4-847f-24e6456cc6eb&quot;,&quot;847ea8b2-a994-4858-9a3c-ccd380916ef3&quot;,&quot;abf4c87d-90a1-4584-a2d3-4296613fc142&quot;,&quot;4e180198-0a63-4ed4-a14e-8af0a727adc1&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:105,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f6504582-2318-4534-a1b4-17b24e74ed9d&quot;,&quot;title&quot;:&quot;Check s3sv formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check config 0&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:134,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    one_bind_per_line: true,\n    one_declaration_per_line: true,\n    use_tabs: false,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b32c71da-bc19-4c26-a4e3-4664bb16ab61&quot;,&quot;parentUUID&quot;:&quot;f6504582-2318-4534-a1b4-17b24e74ed9d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 1&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:132,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    one_bind_per_line: true,\n    one_declaration_per_line: true,\n    use_tabs: true,\n    indentation_size: 4\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;27428dcd-14e2-4d62-a537-47f733e6555e&quot;,&quot;parentUUID&quot;:&quot;f6504582-2318-4534-a1b4-17b24e74ed9d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 2 and bad python3 path&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 2 and bad python3 path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:151,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst options = {\n    one_bind_per_line: false,\n    one_declaration_per_line: true,\n    use_tabs: true,\n    indentation_size: 2\n};\nawait format_and_check(formatter_name, language, test_index, options, \&quot;asdf\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5f546e7d-314d-4c64-b35a-48c1d88cbb49&quot;,&quot;parentUUID&quot;:&quot;f6504582-2318-4534-a1b4-17b24e74ed9d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;b32c71da-bc19-4c26-a4e3-4664bb16ab61&quot;,&quot;27428dcd-14e2-4d62-a537-47f733e6555e&quot;,&quot;5f546e7d-314d-4c64-b35a-48c1d88cbb49&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:417,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2213ab1d-57b3-439d-a42c-25a4388cd52e&quot;,&quot;title&quot;:&quot;Check FSM for vhdl&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for vhdl Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:142,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7f138102-3454-4a84-ac61-871834cafbbb&quot;,&quot;parentUUID&quot;:&quot;2213ab1d-57b3-439d-a42c-25a4388cd52e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7f138102-3454-4a84-ac61-871834cafbbb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:142,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;65ebc466-147b-4625-8e31-bbc36110def2&quot;,&quot;title&quot;:&quot;Check FSM for verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for verilog Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:347,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1857d863-38d7-4010-9746-ff7e4888d178&quot;,&quot;parentUUID&quot;:&quot;65ebc466-147b-4625-8e31-bbc36110def2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1857d863-38d7-4010-9746-ff7e4888d178&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:347,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;69296b17-bf70-4be7-825a-0e1ee8c910fb&quot;,&quot;title&quot;:&quot;Check entity Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;c10ee1f4-83b1-4462-ad40-dcb841f7258f&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:155,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5552ebef-a8dc-4549-af7f-a8c50e265840&quot;,&quot;parentUUID&quot;:&quot;c10ee1f4-83b1-4462-ad40-dcb841f7258f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;84bd2fa3-b2d1-4593-95f4-6a8f6acfbcca&quot;,&quot;parentUUID&quot;:&quot;c10ee1f4-83b1-4462-ad40-dcb841f7258f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d6f21c97-2b92-4c12-bfad-9ae95fb15353&quot;,&quot;parentUUID&quot;:&quot;c10ee1f4-83b1-4462-ad40-dcb841f7258f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;84bd2fa3-b2d1-4593-95f4-6a8f6acfbcca&quot;,&quot;d6f21c97-2b92-4c12-bfad-9ae95fb15353&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:185,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4d50746f-0cc5-43af-8651-07e6530dc204&quot;,&quot;parentUUID&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e56dce27-e198-4542-b89b-540c8620a126&quot;,&quot;parentUUID&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9b30af82-b394-44d4-8b7f-e6bfd3c83ebf&quot;,&quot;parentUUID&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d6d2dc6b-f1a8-422b-a050-f7ad855c4453&quot;,&quot;parentUUID&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;11\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f6d7698b-72d6-4507-ab5a-18b6cada0204&quot;,&quot;parentUUID&quot;:&quot;88c5a61b-e02c-4224-8734-f766fd6f7df3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e56dce27-e198-4542-b89b-540c8620a126&quot;,&quot;9b30af82-b394-44d4-8b7f-e6bfd3c83ebf&quot;,&quot;d6d2dc6b-f1a8-422b-a050-f7ad855c4453&quot;,&quot;f6d7698b-72d6-4507-ab5a-18b6cada0204&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:157,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c0004038-cd0d-4893-ba17-8e5edce3d8d7&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;60141889-ec5b-4f34-9f8e-0e1eda56f9c6&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b4276179-2759-45fa-b1ab-3f419452a2be&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input reg port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input reg port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;g\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9c2c1c2e-0d5b-4404-af1c-dd3ccff096de&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;h\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9dfb988d-41bd-4e38-a7c5-f2dce11cb957&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;i\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fb145ef1-eadb-411e-a25d-31cedf1acac4&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;j\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f80655d-d713-499a-a1ac-5e9fcad354a2&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;k\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b8269fc5-1efa-430d-8f25-98ec9a9c7da5&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[7];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;l\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b9010db8-82ac-4d90-8b5f-d35abeae222a&quot;,&quot;parentUUID&quot;:&quot;fbac5d1d-3139-4ba9-9bf5-c3418150c608&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;60141889-ec5b-4f34-9f8e-0e1eda56f9c6&quot;,&quot;b4276179-2759-45fa-b1ab-3f419452a2be&quot;,&quot;9c2c1c2e-0d5b-4404-af1c-dd3ccff096de&quot;,&quot;9dfb988d-41bd-4e38-a7c5-f2dce11cb957&quot;,&quot;fb145ef1-eadb-411e-a25d-31cedf1acac4&quot;,&quot;b8269fc5-1efa-430d-8f25-98ec9a9c7da5&quot;,&quot;b9010db8-82ac-4d90-8b5f-d35abeae222a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;4f80655d-d713-499a-a1ac-5e9fcad354a2&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:192,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eecbb720-1cea-439a-8878-7ff6a271b87b&quot;,&quot;parentUUID&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0dc06f4c-908e-4fc2-a7a2-722d60069e86&quot;,&quot;parentUUID&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;n\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2a00a552-d343-4385-b2ab-400e98dd34fe&quot;,&quot;parentUUID&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;p\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;02d88dc3-1bc3-497c-ab44-f8fddfec6c54&quot;,&quot;parentUUID&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;q\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;reg [1:0]\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d866a6fa-6039-4fb9-ae26-a3e47f6ee354&quot;,&quot;parentUUID&quot;:&quot;7a38f67f-1b71-4f53-b555-7b5dfa6c877d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0dc06f4c-908e-4fc2-a7a2-722d60069e86&quot;,&quot;2a00a552-d343-4385-b2ab-400e98dd34fe&quot;,&quot;02d88dc3-1bc3-497c-ab44-f8fddfec6c54&quot;,&quot;d866a6fa-6039-4fb9-ae26-a3e47f6ee354&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f3ddc196-ed02-48c6-a0d1-9f53eb4ba798&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:163,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;75132fd7-b650-4397-80cd-fe27be3ea16b&quot;,&quot;parentUUID&quot;:&quot;f3ddc196-ed02-48c6-a0d1-9f53eb4ba798&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;r\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;2\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a05415ee-298e-4f6f-b75d-8f0952c0b69d&quot;,&quot;parentUUID&quot;:&quot;f3ddc196-ed02-48c6-a0d1-9f53eb4ba798&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a05415ee-298e-4f6f-b75d-8f0952c0b69d&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;bf2329e3-22a1-4d5a-acf6-c1f9d9869d00&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:206,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a7584e90-42e8-4337-84bf-9f7568f6b97b&quot;,&quot;parentUUID&quot;:&quot;bf2329e3-22a1-4d5a-acf6-c1f9d9869d00&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cf661da6-a48d-49a5-b312-2d3382098e81&quot;,&quot;parentUUID&quot;:&quot;bf2329e3-22a1-4d5a-acf6-c1f9d9869d00&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;cf661da6-a48d-49a5-b312-2d3382098e81&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;title&quot;:&quot;Check always.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. \&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:238,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;527a2829-ef8c-47e1-808f-a645741b58ce&quot;,&quot;parentUUID&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check always with sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always with sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;@(posedge a)\&quot;,\n    type: \&quot;always\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9551c636-6ad2-4caa-bac6-a77bee8b036c&quot;,&quot;parentUUID&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_comb without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_comb without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_comb\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;944f7b75-dc84-4b85-9cd2-dd5c1e5994d8&quot;,&quot;parentUUID&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_ff without sensitive list and with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_ff without sensitive list and with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_ff\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a4cc2c72-f0f1-4792-a305-fc6ec7e3e88b&quot;,&quot;parentUUID&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_latch without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_latch without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_latch\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;652f2353-a952-42c8-ac9c-c4a65f44579c&quot;,&quot;parentUUID&quot;:&quot;6c05f408-7dea-42dc-a4c1-260771fbcb76&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9551c636-6ad2-4caa-bac6-a77bee8b036c&quot;,&quot;944f7b75-dc84-4b85-9cd2-dd5c1e5994d8&quot;,&quot;a4cc2c72-f0f1-4792-a305-fc6ec7e3e88b&quot;,&quot;652f2353-a952-42c8-ac9c-c4a65f44579c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;240d16c0-8813-4c6b-830b-c22dd708dc95&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:283,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;85f9e1aa-485f-4557-ad35-153c9dafdc2d&quot;,&quot;parentUUID&quot;:&quot;240d16c0-8813-4c6b-830b-c22dd708dc95&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;test_entity_name_dut\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;test_entity_name\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;53662da5-d148-4f92-9065-f87be6aa7128&quot;,&quot;parentUUID&quot;:&quot;240d16c0-8813-4c6b-830b-c22dd708dc95&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;53662da5-d148-4f92-9065-f87be6aa7128&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;707f7cd0-99ea-4ed4-b8de-160cbe1a14fd&quot;,&quot;title&quot;:&quot;Check interface declaration Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;ee56359d-e37e-4695-9002-791d09187fb5&quot;,&quot;title&quot;:&quot;Check global.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. \&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:212,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3e13ced5-a647-4198-9b91-0625c168bfe8&quot;,&quot;parentUUID&quot;:&quot;ee56359d-e37e-4695-9002-791d09187fb5&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bede5e6f-3f82-4d9b-a461-bc086bc58d1d&quot;,&quot;parentUUID&quot;:&quot;ee56359d-e37e-4695-9002-791d09187fb5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is interface declaration&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check type is interface declaration&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.INTERFACE_DECLARATION);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;821f53aa-2bd0-4e3c-8600-19191aa0aacc&quot;,&quot;parentUUID&quot;:&quot;ee56359d-e37e-4695-9002-791d09187fb5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;bede5e6f-3f82-4d9b-a461-bc086bc58d1d&quot;,&quot;821f53aa-2bd0-4e3c-8600-19191aa0aacc&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8b1c764a-1b41-4aa7-af49-8e95050ed2d9&quot;,&quot;title&quot;:&quot;Check interfaces.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. \&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:268,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_interface_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ef90be3f-7738-486b-8b19-e75d63ea8ebd&quot;,&quot;parentUUID&quot;:&quot;8b1c764a-1b41-4aa7-af49-8e95050ed2d9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check interface 0&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[0], \&quot;interface_0\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8095fa9f-d79b-4900-b4e0-e9430a728438&quot;,&quot;parentUUID&quot;:&quot;8b1c764a-1b41-4aa7-af49-8e95050ed2d9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check interface 1&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[1], \&quot;interface_1\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c05c622b-92d4-4487-8e46-05599f4add1c&quot;,&quot;parentUUID&quot;:&quot;8b1c764a-1b41-4aa7-af49-8e95050ed2d9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8095fa9f-d79b-4900-b4e0-e9430a728438&quot;,&quot;c05c622b-92d4-4487-8e46-05599f4add1c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;497285e4-0ada-47a9-a682-cb8330740ec1&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:195,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;10a8d566-e40d-4e76-b450-220deaf56ab3&quot;,&quot;parentUUID&quot;:&quot;497285e4-0ada-47a9-a682-cb8330740ec1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst logic_item_0 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 9,\n            column: 0\n        },\n        name: \&quot;l_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst logic_item_1 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 10,\n            column: 0\n        },\n        name: \&quot;l_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;slot_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    logic: [logic_item_0, logic_item_1]\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f88eff49-29c8-4ec7-b7e4-b136f1f29c83&quot;,&quot;parentUUID&quot;:&quot;497285e4-0ada-47a9-a682-cb8330740ec1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f88eff49-29c8-4ec7-b7e4-b136f1f29c83&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;21454dd3-5e77-42fb-9e9c-1e1fe8400e27&quot;,&quot;title&quot;:&quot;Check package Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;32ca1f58-4bcc-4da8-a23b-23262cbe55a9&quot;,&quot;title&quot;:&quot;Check package.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. \&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:274,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;985c7f6f-26bd-4a23-865e-e72f8465a8b7&quot;,&quot;parentUUID&quot;:&quot;32ca1f58-4bcc-4da8-a23b-23262cbe55a9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_pkg&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1940d849-8098-41fb-b013-026ee005ae02&quot;,&quot;parentUUID&quot;:&quot;32ca1f58-4bcc-4da8-a23b-23262cbe55a9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is package&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check type is package&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;22b2c666-5d00-498a-9060-b845095b9fc0&quot;,&quot;parentUUID&quot;:&quot;32ca1f58-4bcc-4da8-a23b-23262cbe55a9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1940d849-8098-41fb-b013-026ee005ae02&quot;,&quot;22b2c666-5d00-498a-9060-b845095b9fc0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5b929974-ddfc-4b7f-8674-b69630c751e6&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:194,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8106b164-aca2-4a85-93da-a5fd41562a9f&quot;,&quot;parentUUID&quot;:&quot;5b929974-ddfc-4b7f-8674-b69630c751e6&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c09f9bbc-a487-42ae-9938-26bb740b783a&quot;,&quot;parentUUID&quot;:&quot;5b929974-ddfc-4b7f-8674-b69630c751e6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a26ef3bf-a10e-402f-8e77-d69c03e47623&quot;,&quot;parentUUID&quot;:&quot;5b929974-ddfc-4b7f-8674-b69630c751e6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a768d3ad-9fe6-46c1-b782-b0bcbcabe082&quot;,&quot;parentUUID&quot;:&quot;5b929974-ddfc-4b7f-8674-b69630c751e6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c09f9bbc-a487-42ae-9938-26bb740b783a&quot;,&quot;a26ef3bf-a10e-402f-8e77-d69c03e47623&quot;,&quot;a768d3ad-9fe6-46c1-b782-b0bcbcabe082&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c61ccd76-fc62-4118-86e8-3d4672576b54&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:286,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;307377c2-113b-4ed8-9d80-b13060ba07b8&quot;,&quot;parentUUID&quot;:&quot;c61ccd76-fc62-4118-86e8-3d4672576b54&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f9d37d07-bb48-4b17-9b18-9ded56402239&quot;,&quot;parentUUID&quot;:&quot;c61ccd76-fc62-4118-86e8-3d4672576b54&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f9d37d07-bb48-4b17-9b18-9ded56402239&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6c3dcf66-02d6-4067-912c-b5694e80423d&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:200,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;de0b9041-3a61-4a98-abb8-700ccb82e7ab&quot;,&quot;parentUUID&quot;:&quot;6c3dcf66-02d6-4067-912c-b5694e80423d&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;op_list\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;enum {ADD, SUB}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7c522f0f-d20e-464b-abfe-483c0b1387a6&quot;,&quot;parentUUID&quot;:&quot;6c3dcf66-02d6-4067-912c-b5694e80423d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;port_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;struct {logic [4:0] a, b; logic [9:0] m;}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f9e69763-0671-4939-a3b6-32ef96f66ddc&quot;,&quot;parentUUID&quot;:&quot;6c3dcf66-02d6-4067-912c-b5694e80423d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7c522f0f-d20e-464b-abfe-483c0b1387a6&quot;,&quot;f9e69763-0671-4939-a3b6-32ef96f66ddc&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a4ca80d5-35ba-4d6a-a768-7809eac9a3ab&quot;,&quot;title&quot;:&quot;Check entity VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b74c019a-5287-420b-bf56-41de4d8683f9&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;802fe7c3-e4c7-4b15-b704-1e86218e9878&quot;,&quot;parentUUID&quot;:&quot;b74c019a-5287-420b-bf56-41de4d8683f9&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;840148ef-82f7-4051-a39e-0d34be27d24d&quot;,&quot;parentUUID&quot;:&quot;b74c019a-5287-420b-bf56-41de4d8683f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3dc72e2-a9d5-4a9d-8ae8-275dc79206fb&quot;,&quot;parentUUID&quot;:&quot;b74c019a-5287-420b-bf56-41de4d8683f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;840148ef-82f7-4051-a39e-0d34be27d24d&quot;,&quot;b3dc72e2-a9d5-4a9d-8ae8-275dc79206fb&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2c868f01-d72c-4937-91fc-5706a26ed1ca&quot;,&quot;parentUUID&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;integer\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2068d8fd-90ff-4231-889f-5abbe11afee8&quot;,&quot;parentUUID&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;766c24a9-d16e-4898-83d7-350dc111cecd&quot;,&quot;parentUUID&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1e3d93ec-bdc0-4ca1-bff5-61e43374cfc7&quot;,&quot;parentUUID&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d11a18f9-c4a2-4d0b-b477-941c20fb91ac&quot;,&quot;parentUUID&quot;:&quot;dac51758-bc6e-43f4-89db-39d04b496106&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;2068d8fd-90ff-4231-889f-5abbe11afee8&quot;,&quot;766c24a9-d16e-4898-83d7-350dc111cecd&quot;,&quot;1e3d93ec-bdc0-4ca1-bff5-61e43374cfc7&quot;,&quot;d11a18f9-c4a2-4d0b-b477-941c20fb91ac&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cb52da39-0f45-43e4-ad43-5c060d1f4a14&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;x\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d2eb9775-7caf-4dce-9f2a-45ffd4a4973a&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;y\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;out\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;841c2b83-12f2-4cf1-9517-70ca857995a9&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check inout port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check inout port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;z\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;inout\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;670482d4-7d5c-4afd-abd9-6d8903212099&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check std_logic_vector port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check std_logic_vector port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9b812cf5-018c-4bd0-b38a-d879af21ee2c&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check port with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check port with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: &#x27;\&quot;0010\&quot;&#x27;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6c250394-1295-4da1-89b1-9cf68b8c7989&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a367961b-e754-4b34-adda-3fa0c05bfd54&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bc8cad56-8113-4195-8f3e-15440ecd4c1f&quot;,&quot;parentUUID&quot;:&quot;e6bc6508-1e29-4e8e-941e-a7b81261cc15&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d2eb9775-7caf-4dce-9f2a-45ffd4a4973a&quot;,&quot;841c2b83-12f2-4cf1-9517-70ca857995a9&quot;,&quot;670482d4-7d5c-4afd-abd9-6d8903212099&quot;,&quot;9b812cf5-018c-4bd0-b38a-d879af21ee2c&quot;,&quot;6c250394-1295-4da1-89b1-9cf68b8c7989&quot;,&quot;a367961b-e754-4b34-adda-3fa0c05bfd54&quot;,&quot;bc8cad56-8113-4195-8f3e-15440ecd4c1f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e20ad026-fe3e-4869-b361-6c27ea74ba82&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d091686-a451-49de-80f8-d8137741a813&quot;,&quot;parentUUID&quot;:&quot;e20ad026-fe3e-4869-b361-6c27ea74ba82&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;27bcb378-4450-4f07-bff8-b76a2b6f659e&quot;,&quot;parentUUID&quot;:&quot;e20ad026-fe3e-4869-b361-6c27ea74ba82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8256e2d1-7150-4495-8a7a-d317f0b98ecd&quot;,&quot;parentUUID&quot;:&quot;e20ad026-fe3e-4869-b361-6c27ea74ba82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f2bce404-55d8-467f-bd09-cacd97f3bd6b&quot;,&quot;parentUUID&quot;:&quot;e20ad026-fe3e-4869-b361-6c27ea74ba82&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;27bcb378-4450-4f07-bff8-b76a2b6f659e&quot;,&quot;8256e2d1-7150-4495-8a7a-d317f0b98ecd&quot;,&quot;f2bce404-55d8-467f-bd09-cacd97f3bd6b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;036ec226-9378-4f5d-a7e7-36275dda5393&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6f4de8fc-c275-46a3-a94a-bd96d7c22722&quot;,&quot;parentUUID&quot;:&quot;036ec226-9378-4f5d-a7e7-36275dda5393&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;15978ae1-4fb9-4247-a25e-1f2b86ce418e&quot;,&quot;parentUUID&quot;:&quot;036ec226-9378-4f5d-a7e7-36275dda5393&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;40cfb2fd-6290-4364-9edb-06d777ce5da9&quot;,&quot;parentUUID&quot;:&quot;036ec226-9378-4f5d-a7e7-36275dda5393&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;15978ae1-4fb9-4247-a25e-1f2b86ce418e&quot;,&quot;40cfb2fd-6290-4364-9edb-06d777ce5da9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a2b3b5f2-25df-484f-b8b2-2efeed85cba3&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:16,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f0c6aed8-f18b-4e53-a1d2-34ccb5117655&quot;,&quot;parentUUID&quot;:&quot;a2b3b5f2-25df-484f-b8b2-2efeed85cba3&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, END)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f580b991-fbf4-490e-8cc7-fdd40733b89b&quot;,&quot;parentUUID&quot;:&quot;a2b3b5f2-25df-484f-b8b2-2efeed85cba3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f580b991-fbf4-490e-8cc7-fdd40733b89b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6211c071-65eb-468c-a1e6-1fa1fab630b8&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:16,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7cac118e-f330-468e-af38-0c312f2f2a85&quot;,&quot;parentUUID&quot;:&quot;6211c071-65eb-468c-a1e6-1fa1fab630b8&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(minutes : integer := 0; seconds : integer := 0)\&quot;,\n    return: \&quot;return integer\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8cc705ac-96e8-4594-8381-5d496a183aaf&quot;,&quot;parentUUID&quot;:&quot;6211c071-65eb-468c-a1e6-1fa1fab630b8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8cc705ac-96e8-4594-8381-5d496a183aaf&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f7863d37-feb4-4147-aad5-4977f5083288&quot;,&quot;title&quot;:&quot;Check process.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. \&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:122,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa77e885-30b6-42de-8c87-f8107e215036&quot;,&quot;parentUUID&quot;:&quot;f7863d37-feb4-4147-aad5-4977f5083288&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check without sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;302a4e06-eeb8-4f5f-b8f1-295cb3546d46&quot;,&quot;parentUUID&quot;:&quot;f7863d37-feb4-4147-aad5-4977f5083288&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check with sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;clk0, reset\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7e1ca093-2da5-4d67-b458-5c6027e8422f&quot;,&quot;parentUUID&quot;:&quot;f7863d37-feb4-4147-aad5-4977f5083288&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c2e404b2-f5e5-4139-951d-0396e67f4d36&quot;,&quot;parentUUID&quot;:&quot;f7863d37-feb4-4147-aad5-4977f5083288&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;302a4e06-eeb8-4f5f-b8f1-295cb3546d46&quot;,&quot;7e1ca093-2da5-4d67-b458-5c6027e8422f&quot;,&quot;c2e404b2-f5e5-4139-951d-0396e67f4d36&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;56cdbbc3-c59d-4a90-a7d9-9c41f41700b2&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8bc86d4d-cba3-4e5b-adc3-20bdbf192b93&quot;,&quot;parentUUID&quot;:&quot;56cdbbc3-c59d-4a90-a7d9-9c41f41700b2&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;uut_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0fad6ba9-264a-4d33-b170-f8672741a418&quot;,&quot;parentUUID&quot;:&quot;56cdbbc3-c59d-4a90-a7d9-9c41f41700b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;48cbbfb0-518e-4c0b-8779-b27764be8afe&quot;,&quot;parentUUID&quot;:&quot;56cdbbc3-c59d-4a90-a7d9-9c41f41700b2&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;0fad6ba9-264a-4d33-b170-f8672741a418&quot;,&quot;48cbbfb0-518e-4c0b-8779-b27764be8afe&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7ae69631-0b31-48e0-bafc-755391fdeb8e&quot;,&quot;title&quot;:&quot;Check package VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;a01a5a4d-501a-4de2-872c-a1ace5f54793&quot;,&quot;title&quot;:&quot;Check pacakge.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. \&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:16,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8a7294ed-3252-4487-b18c-df2a60fce56e&quot;,&quot;parentUUID&quot;:&quot;a01a5a4d-501a-4de2-872c-a1ace5f54793&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_package_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ad5f8f11-4203-49bf-aa74-f1c4339003a7&quot;,&quot;parentUUID&quot;:&quot;a01a5a4d-501a-4de2-872c-a1ace5f54793&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common_1.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e8653348-284d-452f-a133-2eb3835bf5b6&quot;,&quot;parentUUID&quot;:&quot;a01a5a4d-501a-4de2-872c-a1ace5f54793&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ad5f8f11-4203-49bf-aa74-f1c4339003a7&quot;,&quot;e8653348-284d-452f-a133-2eb3835bf5b6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;ea7edd90-9314-4b0e-aff9-4c5efdc21bac&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;337b21df-f77e-4547-a3d0-0e7c9eddfcde&quot;,&quot;parentUUID&quot;:&quot;ea7edd90-9314-4b0e-aff9-4c5efdc21bac&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;39be308a-c2df-4fe1-bfc5-0d597a09d71e&quot;,&quot;parentUUID&quot;:&quot;ea7edd90-9314-4b0e-aff9-4c5efdc21bac&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;699a2a0f-d1b1-4f76-b8d2-680b0e70852d&quot;,&quot;parentUUID&quot;:&quot;ea7edd90-9314-4b0e-aff9-4c5efdc21bac&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7fe122d7-c18b-4f2e-9579-709e89204db2&quot;,&quot;parentUUID&quot;:&quot;ea7edd90-9314-4b0e-aff9-4c5efdc21bac&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;39be308a-c2df-4fe1-bfc5-0d597a09d71e&quot;,&quot;699a2a0f-d1b1-4f76-b8d2-680b0e70852d&quot;,&quot;7fe122d7-c18b-4f2e-9579-709e89204db2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;eac2a0c4-6488-4d60-8822-86805ac2f42e&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:16,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0f3b288d-4427-45a4-93b6-5919c8efedfc&quot;,&quot;parentUUID&quot;:&quot;eac2a0c4-6488-4d60-8822-86805ac2f42e&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;902252d2-9db2-4caa-a160-bf23a54c1ed7&quot;,&quot;parentUUID&quot;:&quot;eac2a0c4-6488-4d60-8822-86805ac2f42e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;96eb87b2-ba72-409e-b1b6-fb0a507a13ec&quot;,&quot;parentUUID&quot;:&quot;eac2a0c4-6488-4d60-8822-86805ac2f42e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b87d5e1a-90e8-4dfe-903d-0bdff58154c9&quot;,&quot;parentUUID&quot;:&quot;eac2a0c4-6488-4d60-8822-86805ac2f42e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;902252d2-9db2-4caa-a160-bf23a54c1ed7&quot;,&quot;96eb87b2-ba72-409e-b1b6-fb0a507a13ec&quot;,&quot;b87d5e1a-90e8-4dfe-903d-0bdff58154c9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d28a6f8d-cf47-4829-9edf-f3d5be842ec8&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:15,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;75d4aa37-0e72-4090-95d0-79f6f92f6aae&quot;,&quot;parentUUID&quot;:&quot;d28a6f8d-cf47-4829-9edf-f3d5be842ec8&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, ENDS)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4c351516-5508-462a-94b5-3d39f069253c&quot;,&quot;parentUUID&quot;:&quot;d28a6f8d-cf47-4829-9edf-f3d5be842ec8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4c351516-5508-462a-94b5-3d39f069253c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;ea1015a6-93cf-458e-ac73-60a0bfbadaa7&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d2ad9a2c-9434-45b5-a3d0-dc854b48e68e&quot;,&quot;parentUUID&quot;:&quot;ea1015a6-93cf-458e-ac73-60a0bfbadaa7&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(signal minutes: in integer; signal seconds: out integer;)\&quot;,\n    return: \&quot;\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c14c1533-1ed8-45fd-8653-75ca091bd68a&quot;,&quot;parentUUID&quot;:&quot;ea1015a6-93cf-458e-ac73-60a0bfbadaa7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c14c1533-1ed8-45fd-8653-75ca091bd68a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7251f1d6-f419-481a-9db8-c0b01498d8cb&quot;,&quot;title&quot;:&quot;Test local process&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check exec successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:14,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;echo \&quot;hello world!\&quot;&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;hello world!&#x27;,\n    stderr: &#x27;&#x27;,\n    return_value: 0,\n    successful: true\n};\nconst os = process.platform;\nif (os === &#x27;win32&#x27;) {\n    expected_result.stdout = \&quot;\\\&quot;hello world!\\\&quot;\&quot;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c15d7588-1c13-422f-af11-50ffe3779c3b&quot;,&quot;parentUUID&quot;:&quot;7251f1d6-f419-481a-9db8-c0b01498d8cb&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check exec not successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec not successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;asdf&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;&#x27;,\n    stderr: &#x27;/bin/sh: 1: asdf: not found&#x27;,\n    return_value: -1,\n    successful: false\n};\nconst os = process.platform;\nif (os === &#x27;darwin&#x27; || os === &#x27;win32&#x27;) {\n    expected_result.stderr = &#x27;&#x27;;\n    result.stderr = &#x27;&#x27;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8ca176f5-860e-4872-90e5-c93e8342c829&quot;,&quot;parentUUID&quot;:&quot;7251f1d6-f419-481a-9db8-c0b01498d8cb&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c15d7588-1c13-422f-af11-50ffe3779c3b&quot;,&quot;8ca176f5-860e-4872-90e5-c93e8342c829&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:25,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1e05f16c-97cb-4858-a67f-fa362dfb7024&quot;,&quot;title&quot;:&quot;Test utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check create temporal file&quot;,&quot;fullTitle&quot;:&quot;Test utils Check create temporal file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const expected_text = \&quot;sample of text\&quot;;\nconst tmp_file_path = await (0, utils_1.create_temp_file)(expected_text);\nconst fs = require(&#x27;fs&#x27;);\nconst current_text = fs.readFileSync(tmp_file_path);\n(0, assert_1.equal)(current_text, expected_text);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f7cdefa8-14df-4b97-92ce-987e9de650e0&quot;,&quot;parentUUID&quot;:&quot;1e05f16c-97cb-4858-a67f-fa362dfb7024&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f7cdefa8-14df-4b97-92ce-987e9de650e0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;title&quot;:&quot;Test Python utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/process/python.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/python.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check get_python3_path in system path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in system path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:67,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8b8637fd-7c2e-47e3-ae51-2927dbdd659e&quot;,&quot;parentUUID&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in custom path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in custom path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:57,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;this.timeout(5000);\nconst opt = {\n    path: \&quot;/usr/bin/python3\&quot;\n};\nconst system_os = (0, utils_1.get_os)();\nif (system_os === common.OS.MAC) {\n    opt.path = \&quot;/usr/local/opt/python@3.9/bin/python3.9\&quot;;\n}\nelse if (system_os === common.OS.WINDOWS) {\n    opt.path = \&quot;C:\\\\hostedtoolcache\\\\windows\\\\Python\\\\3.9.13\\\\x64\\\\python3.exe\&quot;;\n}\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;acd1a587-87e4-4de3-9905-f817bb491d36&quot;,&quot;parentUUID&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in a bad custom path &quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in a bad custom path &quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:89,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;/usr/bin/python999\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;976283df-d58a-4fdc-a15a-cb46efbc948e&quot;,&quot;parentUUID&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:114,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;100d0af3-3438-4abd-9307-e87c8f3b9220&quot;,&quot;parentUUID&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:205,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os123&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;83f2e4a3-0bf0-41f2-8068-702fd068f80b&quot;,&quot;parentUUID&quot;:&quot;fae72237-2d63-4c97-a471-b876cbfe480a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8b8637fd-7c2e-47e3-ae51-2927dbdd659e&quot;,&quot;acd1a587-87e4-4de3-9905-f817bb491d36&quot;,&quot;976283df-d58a-4fdc-a15a-cb46efbc948e&quot;,&quot;100d0af3-3438-4abd-9307-e87c8f3b9220&quot;,&quot;83f2e4a3-0bf0-41f2-8068-702fd068f80b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:532,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2279b57a-c72b-46b2-9398-a090261f205c&quot;,&quot;title&quot;:&quot;Check dependency graph&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;fullTitle&quot;:&quot;Check dependency graph Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst prj = new project_manager_1.Project_manager(\&quot;sample-prj\&quot;);\nconst file_list = get_test_files();\nfile_list.forEach(file_inst =&gt; {\n    prj.add_file(file_inst);\n});\nconst result = await prj.get_dependency_graph(\&quot;\&quot;);\n(0, assert_1.equal)(result.successful, true, result.msg);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;dependency_graph.svg&#x27;);\nfs.writeFileSync(output_path, result.result);\nconst input_path = paht_lib.join(C_EXPECTED_BASE_PATH, &#x27;dependency_graph.svg&#x27;);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(result.result, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;26267436-a4ed-4226-ae81-d6cfe7243b5e&quot;,&quot;parentUUID&quot;:&quot;2279b57a-c72b-46b2-9398-a090261f205c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;26267436-a4ed-4226-ae81-d6cfe7243b5e&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;cce2c5f1-db97-4e2d-b336-088a8f213f52&quot;,&quot;title&quot;:&quot;Check compile order&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;fullTitle&quot;:&quot;Check compile order Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst prj = new project_manager_1.Project_manager(\&quot;sample-prj\&quot;);\nconst file_list = get_test_files();\nfile_list.forEach(file_inst =&gt; {\n    prj.add_file(file_inst);\n});\nconst result = await prj.get_compile_order(\&quot;\&quot;);\n(0, assert_1.equal)(result.successful, true, result.msg);\nconst str_result = JSON.stringify(result.result);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;compile_order.txt&#x27;);\nfs.writeFileSync(output_path, str_result);\nconst input_path = paht_lib.join(C_EXPECTED_BASE_PATH, &#x27;compile_order.txt&#x27;);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(str_result, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4caee3c1-8bb6-44da-a363-07930f6ebf42&quot;,&quot;parentUUID&quot;:&quot;cce2c5f1-db97-4e2d-b336-088a8f213f52&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;4caee3c1-8bb6-44da-a363-07930f6ebf42&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;1febcb23-8419-4259-8ce7-49af74c7f514&quot;,&quot;title&quot;:&quot;Check dependency tree&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/dependency/dependency.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;fullTitle&quot;:&quot;Check dependency tree Check mixed Verilog, VHDL and VHDL with libraries&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst prj = new project_manager_1.Project_manager(\&quot;sample-prj\&quot;);\nconst file_list = get_test_files();\nfile_list.forEach(file_inst =&gt; {\n    prj.add_file(file_inst);\n});\nconst result = await prj.get_dependency_tree(\&quot;\&quot;);\n(0, assert_1.equal)(result.successful, true, result.msg);\nconst str_result = JSON.stringify(result.result);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;dependency_tree.txt&#x27;);\nfs.writeFileSync(output_path, str_result);\nconst input_path = paht_lib.join(C_EXPECTED_BASE_PATH, &#x27;dependency_tree.txt&#x27;);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(str_result, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b22c5bc1-c8d7-4471-ab81-e302b7d6af84&quot;,&quot;parentUUID&quot;:&quot;1febcb23-8419-4259-8ce7-49af74c7f514&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;b22c5bc1-c8d7-4471-ab81-e302b7d6af84&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;title&quot;:&quot;Check multi project manager&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/project/multi_project_manager.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/project/multi_project_manager.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get name after creation&quot;,&quot;fullTitle&quot;:&quot;Check multi project manager Get name after creation&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Get project name\nconst prj_name = multi_prj.get_name();\nchai_1.assert.equal(prj_name, MULTI_PRJ_NAME, \&quot;Error in project name.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5429e1be-ce6b-458c-817c-95db8734abf0&quot;,&quot;parentUUID&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Add 3 projects&quot;,&quot;fullTitle&quot;:&quot;Check multi project manager Add 3 projects&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:4,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Create projects\nmulti_prj.create_project(prj_0.name);\nmulti_prj.create_project(prj_1.name);\nmulti_prj.create_project(prj_2.name);\n// Add files\nadd_files(multi_prj, prj_0);\nadd_files(multi_prj, prj_1);\nadd_files(multi_prj, prj_2);\n// Check\ncheck_project(multi_prj, prj_0);\ncheck_project(multi_prj, prj_1);\ncheck_project(multi_prj, prj_2);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;645bdb0d-3094-47d8-8386-ab01795b2941&quot;,&quot;parentUUID&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Rename project&quot;,&quot;fullTitle&quot;:&quot;Check multi project manager Rename project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const new_name = &#x27;new-name&#x27;;\n// Rename project\nmulti_prj.rename_project(prj_0.name, new_name);\n// Check\nprj_0.name = new_name;\ncheck_project(multi_prj, prj_0);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;72263cb2-29ee-45f7-8bff-c16b6674fabd&quot;,&quot;parentUUID&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Delete one&quot;,&quot;fullTitle&quot;:&quot;Check multi project manager Delete one&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Delete project\nmulti_prj.delete_project(prj_0.name);\n// Check number of projects\nchai_1.assert.equal(multi_prj.get_projects().length, 2);\n// Check projects\ncheck_project(multi_prj, prj_1);\ncheck_project(multi_prj, prj_2);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;025b8401-4d16-4d48-95f7-2ba8e6865a34&quot;,&quot;parentUUID&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Select project&quot;,&quot;fullTitle&quot;:&quot;Check multi project manager Select project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Select project\nlet result = multi_prj.select_project_current(prj_1.name);\nchai_1.assert.equal(result.successful, true);\nchai_1.assert.equal(multi_prj.get_select_project().successful, true);\n// Select project doesn&#x27;t exist\nresult = multi_prj.select_project_current(prj_0.name);\nchai_1.assert.equal(result.successful, false);\nchai_1.assert.equal(multi_prj.get_select_project().successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1fc44a63-4a2e-4ab3-9e46-18edb97098f3&quot;,&quot;parentUUID&quot;:&quot;30a596d5-3041-4638-9569-c5cc2fc67fd8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5429e1be-ce6b-458c-817c-95db8734abf0&quot;,&quot;645bdb0d-3094-47d8-8386-ab01795b2941&quot;,&quot;72263cb2-29ee-45f7-8bff-c16b6674fabd&quot;,&quot;025b8401-4d16-4d48-95f7-2ba8e6865a34&quot;,&quot;1fc44a63-4a2e-4ab3-9e46-18edb97098f3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:5,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;title&quot;:&quot;Check project manager&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/project/project_manager.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/project/project_manager.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get name after creation&quot;,&quot;fullTitle&quot;:&quot;Check project manager Get name after creation&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Get project name\nconst prj_name = prj.get_name();\nchai_1.assert.equal(prj_name, PRJ_NAME_0, \&quot;Error in project name.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f44c7ea-b6dc-4aa1-bdf7-c80f7e221d57&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Rename project&quot;,&quot;fullTitle&quot;:&quot;Check project manager Rename project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Rename project\nconst PRJ_NAME_1 = \&quot;my-prj-1\&quot;;\nprj.rename(PRJ_NAME_1);\n// Check project name\nconst prj_name = prj.get_name();\nchai_1.assert.equal(prj_name, PRJ_NAME_1, \&quot;Error in project name.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9521f754-2070-4b96-9e96-6890084d1ff0&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Add 2 individual files&quot;,&quot;fullTitle&quot;:&quot;Check project manager Add 2 individual files&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Add file 0\nprj.add_file(file_0);\n// Add file 1\nprj.add_file(file_1);\n// Check files\nconst file_list = prj.get_project_definition().file_manager.get();\nchai_1.assert.equal(file_list.length, 2, \&quot;Error number of files.\&quot;);\nchai_1.assert.equal(file_list[0].name, file_0.name, \&quot;Error name file 0.\&quot;);\nchai_1.assert.equal(file_list[1].name, file_1.name, \&quot;Error name file 1.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f0dfca0-53d2-4e8b-9a52-051a2d8aeb73&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Delete file&quot;,&quot;fullTitle&quot;:&quot;Check project manager Delete file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// Delete file 0\nprj.delete_file(file_0.name, file_0.logical_name);\n// Check files\nconst file_list = prj.get_project_definition().file_manager.get();\nchai_1.assert.equal(file_list.length, 1, \&quot;Error number of files.\&quot;);\nchai_1.assert.equal(file_list[0].name, file_1.name, \&quot;Error name file 0.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ff392e2b-cfff-4031-895a-415593e12565&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;File in project&quot;,&quot;fullTitle&quot;:&quot;Check project manager File in project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;// File 1 in project\nconst check_0 = prj.check_if_file_in_project(file_1.name, file_1.logical_name);\nchai_1.assert.equal(check_0, true, \&quot;Error file 1 in project.\&quot;);\n// File random 0 not in project\nconst check_1 = prj.check_if_file_in_project(&#x27;asd&#x27;, file_1.logical_name);\nchai_1.assert.equal(check_1, false, \&quot;Error file random name in project.\&quot;);\n// File random 1 not in project\nconst check_2 = prj.check_if_file_in_project(file_1.name, &#x27;efg&#x27;);\nchai_1.assert.equal(check_2, false, \&quot;Error file random logical name in project.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0f1516a-2510-40f0-bed6-e393d5c69bdd&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Set and get config&quot;,&quot;fullTitle&quot;:&quot;Check project manager Set and get config&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const myconfig = cfg.get_default_config();\nmyconfig.editor.general.continue_comment = true;\nmyconfig.documentation.general.symbol_vhdl = &#x27;asdf&#x27;;\n// Set config\nprj.set_config(myconfig);\n// Get config\nconst prj_config = prj.get_config();\n//Check config\nchai_1.assert.equal(prj_config, myconfig, \&quot;Error in config.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4c37ebb4-7bca-41e1-82a2-41f00df2adeb&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Add files from CSV&quot;,&quot;fullTitle&quot;:&quot;Check project manager Add files from CSV&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const CSV_PATH = paht_lib.join(__dirname, &#x27;helpers&#x27;, &#x27;files.csv&#x27;);\n// Add files\nprj.add_file_from_csv(CSV_PATH, true);\n// Get files\nconst file_list = prj.get_project_definition().file_manager.get();\n// Check file 2\nchai_1.assert.equal(file_list[1].name, file_2.name, \&quot;Error name file 2.\&quot;);\nchai_1.assert.equal(file_list[1].logical_name, file_2.logical_name, \&quot;Error logical name file 2.\&quot;);\n// Check file 3\nchai_1.assert.equal(file_list[2].name, file_3.name, \&quot;Error name file 3.\&quot;);\nchai_1.assert.equal(file_list[2].logical_name, file_3.logical_name, \&quot;Error logical name file 3.\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e0566ba2-796f-4816-b8ed-5f789facb1b1&quot;,&quot;parentUUID&quot;:&quot;a88d4e6c-c472-4e38-b2cb-988465a327ea&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;2f44c7ea-b6dc-4aa1-bdf7-c80f7e221d57&quot;,&quot;9521f754-2070-4b96-9e96-6890084d1ff0&quot;,&quot;2f0dfca0-53d2-4e8b-9a52-051a2d8aeb73&quot;,&quot;ff392e2b-cfff-4031-895a-415593e12565&quot;,&quot;e0f1516a-2510-40f0-bed6-e393d5c69bdd&quot;,&quot;4c37ebb4-7bca-41e1-82a2-41f00df2adeb&quot;,&quot;e0566ba2-796f-4816-b8ed-5f789facb1b1&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;be3da781-69dc-44a7-b6cc-d58ed25ff626&quot;,&quot;title&quot;:&quot;Check Edalize&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/tools/tools.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/tools/tools.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check GHDL&quot;,&quot;fullTitle&quot;:&quot;Check Edalize Check GHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;ghdl&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.ghdl;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;half_adder_tb.vhd&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst file_1 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;half_adder.vhd&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;ghdl-prj\&quot;);\nprj.add_file(file_0);\nprj.add_file(file_1);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 1);\n(0, assert_1.equal)(test_list[0].filename, file_0.name);\n(0, assert_1.equal)(test_list[0].name, &#x27;half_adder_process_tb&#x27;);\n// Run\nprj.set_config(config);\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, true);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2f7a9dfc-04a9-4efe-a68d-75b64e648b20&quot;,&quot;parentUUID&quot;:&quot;be3da781-69dc-44a7-b6cc-d58ed25ff626&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;2f7a9dfc-04a9-4efe-a68d-75b64e648b20&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;a0ba5625-aa36-425b-9a08-c97397c45ba9&quot;,&quot;title&quot;:&quot;Check VUnit&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/tools/tools.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/tools/tools.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check one tests in runpy&quot;,&quot;fullTitle&quot;:&quot;Check VUnit Check one tests in runpy&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;vunit&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.vunit;\nconfig.tools.vunit.simulator_name = cfg.e_tools_vunit_simulator_name.ghdl;\nconfig.tools.vunit.runpy_mode = cfg.e_tools_vunit_runpy_mode.standalone;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;run_0.py&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;vunit-prj\&quot;);\nprj.add_file(file_0);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Tool options\nprj.set_config(config);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 1);\n(0, assert_1.equal)(test_list[0].name, \&quot;lib.tb_counting_errors.Test that fails multiple times but doesn&#x27;t stop\&quot;);\n// Run\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, false);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cc7c8f83-27cf-4766-aaad-aa0c97ee539e&quot;,&quot;parentUUID&quot;:&quot;a0ba5625-aa36-425b-9a08-c97397c45ba9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple tests in runpy&quot;,&quot;fullTitle&quot;:&quot;Check VUnit Check multiple tests in runpy&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;vunit&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.vunit;\nconfig.tools.vunit.simulator_name = cfg.e_tools_vunit_simulator_name.ghdl;\nconfig.tools.vunit.runpy_mode = cfg.e_tools_vunit_runpy_mode.standalone;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;run_1.py&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;vunit-prj\&quot;);\nprj.add_file(file_0);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Tool options\nprj.set_config(config);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 2);\n(0, assert_1.equal)(test_list[0].name, \&quot;lib.tb_with_test_cases.Test to_string for integer\&quot;);\n(0, assert_1.equal)(test_list[1].name, \&quot;lib.tb_with_test_cases.Test to_string for boolean\&quot;);\n// Run\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, true);\n    (0, assert_1.equal)(result[1].successful, true);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ae5679b-ba79-40d0-8702-81803da9f440&quot;,&quot;parentUUID&quot;:&quot;a0ba5625-aa36-425b-9a08-c97397c45ba9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check runpy creation&quot;,&quot;fullTitle&quot;:&quot;Check VUnit Check runpy creation&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;vunit&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.vunit;\nconfig.tools.vunit.simulator_name = cfg.e_tools_vunit_simulator_name.ghdl;\nconfig.tools.vunit.runpy_mode = cfg.e_tools_vunit_runpy_mode.creation;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;tb_counting_errors.vhd&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst file_1 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;tb_with_test_cases.vhd&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst file_2 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;test_control.vhd&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;vunit-prj\&quot;);\nprj.add_file(file_0);\nprj.add_file(file_1);\nprj.add_file(file_2);\n// Tool options\nprj.set_config(config);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 3);\n(0, assert_1.equal)(test_list[0].name, \&quot;lib.tb_counting_errors.Test that fails multiple times but doesn&#x27;t stop\&quot;);\n(0, assert_1.equal)(test_list[1].name, \&quot;lib.tb_with_test_cases.Test to_string for integer\&quot;);\n(0, assert_1.equal)(test_list[2].name, \&quot;lib.tb_with_test_cases.Test to_string for boolean\&quot;);\n// Run\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, false);\n    (0, assert_1.equal)(result[1].successful, true);\n    (0, assert_1.equal)(result[2].successful, true);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9610b828-cc7d-4b93-bd11-c54e2393f315&quot;,&quot;parentUUID&quot;:&quot;a0ba5625-aa36-425b-9a08-c97397c45ba9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;cc7c8f83-27cf-4766-aaad-aa0c97ee539e&quot;,&quot;9ae5679b-ba79-40d0-8702-81803da9f440&quot;,&quot;9610b828-cc7d-4b93-bd11-c54e2393f315&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d9b68c9b-96cb-48d4-ab9c-c4cce6568ba7&quot;,&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/tools/tools.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/tools/tools.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multiple tests&quot;,&quot;fullTitle&quot;:&quot;Check cocotb Check multiple tests&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;cocotb&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.cocotb;\nconfig.tools.cocotb.simulator_name = cfg.e_tools_cocotb_simulator_name.ghdl;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;Makefile&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;cocotb-prj\&quot;);\nprj.add_file(file_0);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Tool options\nprj.set_config(config);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 2);\n(0, assert_1.equal)(test_list[0].name, \&quot;adder_basic_test\&quot;);\n(0, assert_1.equal)(test_list[1].name, \&quot;adder_randomised_test\&quot;);\n// Run\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, false);\n    (0, assert_1.equal)(result[1].successful, true);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;831ec570-9665-4d3b-957b-85de526db2ab&quot;,&quot;parentUUID&quot;:&quot;d9b68c9b-96cb-48d4-ab9c-c4cce6568ba7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check one test&quot;,&quot;fullTitle&quot;:&quot;Check cocotb Check one test&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Init\nconst C_TOOL_BASE_DIR = paht_lib.join(C_BASE_DIR, &#x27;cocotb&#x27;);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.cocotb;\nconfig.tools.cocotb.simulator_name = cfg.e_tools_cocotb_simulator_name.ghdl;\n// Files\nconst file_0 = {\n    name: paht_lib.join(C_TOOL_BASE_DIR, &#x27;Makefile&#x27;),\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\nconst prj = new project_manager_1.Project_manager(\&quot;cocotb-prj\&quot;);\nprj.add_file(file_0);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Tool options\nprj.set_config(config);\n// Get tests\nconst test_list = await prj.get_test_list();\n(0, assert_1.equal)(test_list.length, 2);\n(0, assert_1.equal)(test_list[0].name, \&quot;adder_basic_test\&quot;);\n(0, assert_1.equal)(test_list[1].name, \&quot;adder_randomised_test\&quot;);\nconst selected_test = [test_list[0]];\n// Run\nprj.run(undefined, selected_test, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, false);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;61c65457-0f19-4a27-9d12-1a2067d35578&quot;,&quot;parentUUID&quot;:&quot;d9b68c9b-96cb-48d4-ab9c-c4cce6568ba7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;831ec570-9665-4d3b-957b-85de526db2ab&quot;,&quot;61c65457-0f19-4a27-9d12-1a2067d35578&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2d74cd17-4e6e-4423-a4ae-5bd8e9a84945&quot;,&quot;title&quot;:&quot;Check OSVVM&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/project_manager/tools/tools.spec.ts&quot;,&quot;file&quot;:&quot;/tests/project_manager/tools/tools.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Run test&quot;,&quot;fullTitle&quot;:&quot;Check OSVVM Run test&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;due_skip(this);\n// Config\nconst config = cfg.get_default_config();\nconfig.tools.general.select_tool = cfg.e_tools_general_select_tool.osvvm;\nconfig.tools.osvvm.installation_path = \&quot;/home/carlos/repo/osvvm/OsvvmLibraries/\&quot;;\nconfig.tools.osvvm.simulator_name = cfg.e_tools_osvvm_simulator_name.ghdl;\nconfig.tools.osvvm.tclsh_binary = \&quot;tclsh8.6\&quot;;\n// Files\nconst file_0 = {\n    name: \&quot;/home/carlos/repo/osvvm/OsvvmLibraries/UART/RunDemoTests.pro\&quot;,\n    is_include_file: false,\n    include_path: &#x27;&#x27;,\n    is_manual: true,\n    logical_name: &#x27;&#x27;\n};\n// Create project\nconst prj = new project_manager_1.Project_manager(\&quot;osvvm-prj\&quot;);\nprj.add_file(file_0);\n// Set top level path\nprj.add_toplevel_path(file_0.name);\n// Tool options\nprj.set_config(config);\n// Get testlist\nconst test_list = await prj.get_test_list();\n// Run\nprj.run(undefined, test_list, (result) =&gt; {\n    (0, assert_1.equal)(result[0].successful, false);\n}, printer_stream);\nfunction printer_stream(exec_i) {\n    exec_i.stdout.on(&#x27;data&#x27;, function (_data) {\n        // console.log(data);\n    });\n}&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;79e8cea7-ca66-4bd0-a251-c6fcb8f08e5b&quot;,&quot;parentUUID&quot;:&quot;2d74cd17-4e6e-4423-a4ae-5bd8e9a84945&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;79e8cea7-ca66-4bd0-a251-c6fcb8f08e5b&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;title&quot;:&quot;Check template vhdl element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9605dde8-419f-4f7a-82b0-ffedb79e9f5c&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54650f4b-feae-4729-a771-36c8509db6dd&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e6588033-50d5-488d-a55d-4a9b459e605a&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_component&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;157a7a9d-b237-4667-a9af-1c5e89d8ddf6&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:17,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1208e113-6dea-4926-a0a8-196d5820dd95&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3c8db51c-6613-47ba-b8c5-5f1049399e15&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_instance&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:22,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;89384d28-6bb5-43ad-a519-4a95874de59d&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2fe131ff-c99f-4c9d-a95f-94925a9d7942&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template vhdl element Check hdl_element_mix_testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:133,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7d2dc40a-d5da-4fd6-a211-4be11d00fe49&quot;,&quot;parentUUID&quot;:&quot;861ff018-af4d-48fe-a9b7-0d00bd26b5e0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9605dde8-419f-4f7a-82b0-ffedb79e9f5c&quot;,&quot;54650f4b-feae-4729-a771-36c8509db6dd&quot;,&quot;e6588033-50d5-488d-a55d-4a9b459e605a&quot;,&quot;157a7a9d-b237-4667-a9af-1c5e89d8ddf6&quot;,&quot;1208e113-6dea-4926-a0a8-196d5820dd95&quot;,&quot;3c8db51c-6613-47ba-b8c5-5f1049399e15&quot;,&quot;89384d28-6bb5-43ad-a519-4a95874de59d&quot;,&quot;2fe131ff-c99f-4c9d-a95f-94925a9d7942&quot;,&quot;7d2dc40a-d5da-4fd6-a211-4be11d00fe49&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:296,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;title&quot;:&quot;Check template verilog element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:243,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7540f8f0-fdba-4540-b96c-cda1206c7717&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:264,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f484ac9b-56f8-47fc-8bd2-de178ce22081&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:219,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;938787b8-ce8c-4152-a00e-b4cfee6a6bb1&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:277,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4c853d25-d87d-4f33-8042-a0c67d9f47df&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:195,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;68d6af5f-d9d6-4d6a-93db-84b0f005207c&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_instance&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:278,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;642d6eb7-5182-48f7-9213-9cd1ad44d5be&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:195,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6e37fef5-7136-4cb1-a1e9-9b91f4f425ff&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template verilog element Check hdl_element_mix_testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:277,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nelse {\n    code_hdl = verilog_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;,\n    instance_style: cfg.e_templates_general_instance_style.inline,\n    clock_generation_style: cfg.e_templates_general_clock_generation_style.ifelse\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type.id, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type.id}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type.id}.${language}`);\nconst expected = (0, file_utils_1.read_file_sync)(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8768e45a-da52-4062-969f-7ba58bd38d8b&quot;,&quot;parentUUID&quot;:&quot;9c58bdb7-ba8f-4636-a72b-da44be7b81d0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7540f8f0-fdba-4540-b96c-cda1206c7717&quot;,&quot;f484ac9b-56f8-47fc-8bd2-de178ce22081&quot;,&quot;938787b8-ce8c-4152-a00e-b4cfee6a6bb1&quot;,&quot;4c853d25-d87d-4f33-8042-a0c67d9f47df&quot;,&quot;68d6af5f-d9d6-4d6a-93db-84b0f005207c&quot;,&quot;642d6eb7-5182-48f7-9213-9cd1ad44d5be&quot;,&quot;6e37fef5-7136-4cb1-a1e9-9b91f4f425ff&quot;,&quot;8768e45a-da52-4062-969f-7ba58bd38d8b&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1948,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2f079cb2-526b-4915-92b2-b11fe0c40856&quot;,&quot;title&quot;:&quot;Check get language&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From path Verilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.v&#x27;;\nconst lang_expected = general_1.HDL_LANG.VERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3e9fae5d-e00c-45c5-b370-177ceaa0e71d&quot;,&quot;parentUUID&quot;:&quot;2f079cb2-526b-4915-92b2-b11fe0c40856&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.sv&#x27;;\nconst lang_expected = general_1.HDL_LANG.SYSTEMVERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8a8fce9c-a269-44af-8d17-4c24e50076ee&quot;,&quot;parentUUID&quot;:&quot;2f079cb2-526b-4915-92b2-b11fe0c40856&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path VHDL&quot;,&quot;fullTitle&quot;:&quot;Check get language From path VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.vhd&#x27;;\nconst lang_expected = general_1.HDL_LANG.VHDL;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dfea2a61-c681-4bae-9d6e-ef308f6b62b0&quot;,&quot;parentUUID&quot;:&quot;2f079cb2-526b-4915-92b2-b11fe0c40856&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path NONE&quot;,&quot;fullTitle&quot;:&quot;Check get language From path NONE&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.txt&#x27;;\nconst lang_expected = general_1.HDL_LANG.NONE;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f3b5590-7093-4a51-9095-cc58ab73552c&quot;,&quot;parentUUID&quot;:&quot;2f079cb2-526b-4915-92b2-b11fe0c40856&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;3e9fae5d-e00c-45c5-b370-177ceaa0e71d&quot;,&quot;8a8fce9c-a269-44af-8d17-4c24e50076ee&quot;,&quot;dfea2a61-c681-4bae-9d6e-ef308f6b62b0&quot;,&quot;4f3b5590-7093-4a51-9095-cc58ab73552c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;619dd1df-b986-44cf-8439-ed49455d4c38&quot;,&quot;title&quot;:&quot;Check remove comments&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Remove comments VHDL&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n-- One line comment\n-- One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n/           \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_vhdl(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8c4f3f20-06a2-4b71-b4ff-1e9037b40c93&quot;,&quot;parentUUID&quot;:&quot;619dd1df-b986-44cf-8439-ed49455d4c38&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Remove comments Verilog&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n// One line comment\n// One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n            \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_verilog(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ed810167-cdf9-4f34-a527-722e0b1886b2&quot;,&quot;parentUUID&quot;:&quot;619dd1df-b986-44cf-8439-ed49455d4c38&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8c4f3f20-06a2-4b71-b4ff-1e9037b40c93&quot;,&quot;ed810167-cdf9-4f34-a527-722e0b1886b2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e3edecd1-e259-4795-afa1-56e2d4309c3b&quot;,&quot;title&quot;:&quot;Check get top level with regex&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From VHDL code&quot;,&quot;fullTitle&quot;:&quot;Check get top level with regex From VHDL code&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;it(`Get top level VHDL`, async function () {\n    const code_dummy = `\n    library ieee;\n    use ieee.std_logic_1164.all;\n    use ieee.numeric_std.all;\n    entity test_entity_name is\n    generic (\n        a : integer;\n        b : unsigned;\n        c : signed;\n        d : std_logic;\n        e : std_logic_vector;\n        f : std_logic_vector(5 downto 0)\n      );\n    port(\n      g : in std_logic;\n      h : out std_logic;\n      i : inout std_logic\n    );\n    end test_entity_name;  \n    architecture e_arch of test_entity_name is\n    begin \n    end e_arch;\n    `;\n    const expected = &#x27;test_entity_name&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n    (0, assert_1.equal)(current, expected);\n});\nit(`Get top level Verilog`, async function () {\n    const code_dummy = `\n    module test_entity_name2 \n        #(\n            parameter a=8,\n            parameter b=9,\n            parameter c=10, d=11\n        )\n        (\n            input e,\n            output f,\n            input reg g,\n            input wire h,\n            input reg [7:0] i, j,\n            input wire [9:0] k,\n            output wire [9:0] l\n        );  \n    \n        function [7:0] sum;  \n            input [7:0] a, b;  \n            begin  \n                sum = a + b;  \n            end  \n        endfunction\n    \n        wire m;\n        wire n, p;\n        reg [1:0] q;\n    \n        localparam r = 2;\n    \n        always @(posedge a) begin : label_0\n        end\n    \n        always_comb begin\n        end\n    \n        always_ff begin : label_1\n        end\n    \n        always_latch begin\n        end\n    \n        test_entity_name \n        #(\n          .a(a ),\n          .b(b ),\n          .c(c ),\n          .d (d )\n        )\n        test_entity_name_dut (\n          .e (e ),\n          .f (f ),\n          .g (g ),\n          .h (h ),\n          .i (i ),\n          .j (j ),\n          .k (k ),\n          .l  ( l)\n        );\n      \n    endmodule\n    `;\n    const expected = &#x27;test_entity_name2&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n    (0, assert_1.equal)(current, expected);\n});&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;44d01e91-e526-4329-b456-98b1ce8216cd&quot;,&quot;parentUUID&quot;:&quot;e3edecd1-e259-4795-afa1-56e2d4309c3b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;44d01e91-e526-4329-b456-98b1ce8216cd&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;title&quot;:&quot;Check hover VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;0011\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f107892d-167e-4adb-80de-51cf70ad4684&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1101\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8e63013d-5f49-4e13-a16e-487fb5dd3d53&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1_10_0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b0be01b1-5af5-4986-bb32-0c382bc1c39e&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;0aB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;53672381-3f70-4e62-9ee5-5b4acd65eade&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;aaB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;815e4f7b-b8b8-45a6-add9-ac9f7de25186&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;a_a_b0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;66a3b10a-a62a-4151-ae3d-a300e1b354c4&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;0175\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5d1da8f3-71de-4cae-b2fd-b5c1238ffa52&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;O\&quot;232\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;156defeb-67ba-42de-8cbd-d02a1cf29e59&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;2_3_2\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;98f43f26-3ebd-4c5f-9332-618954fbba05&quot;,&quot;parentUUID&quot;:&quot;fe6e5d4e-be31-4323-ac63-4974de0f084a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f107892d-167e-4adb-80de-51cf70ad4684&quot;,&quot;8e63013d-5f49-4e13-a16e-487fb5dd3d53&quot;,&quot;b0be01b1-5af5-4986-bb32-0c382bc1c39e&quot;,&quot;53672381-3f70-4e62-9ee5-5b4acd65eade&quot;,&quot;815e4f7b-b8b8-45a6-add9-ac9f7de25186&quot;,&quot;66a3b10a-a62a-4151-ae3d-a300e1b354c4&quot;,&quot;5d1da8f3-71de-4cae-b2fd-b5c1238ffa52&quot;,&quot;156defeb-67ba-42de-8cbd-d02a1cf29e59&quot;,&quot;98f43f26-3ebd-4c5f-9332-618954fbba05&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;title&quot;:&quot;Check hover Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri/colibri/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b0011&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;462e526d-172a-4da0-8168-fd9270a62db8&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1101&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2e20715d-ee06-490f-8e2a-0be7bb06246a&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1_10_0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c0f0617d-bdb0-4c30-a0ff-b8e46f5cb130&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;h0aB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;78552b3b-0798-4786-91d0-14236a3290f7&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;haaB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bac091a9-5d24-46b5-8092-06b77839221c&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;ha_a_b0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;01f18b67-5bce-4dfa-baf3-5db6cfa7ff58&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o0175&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6339eed0-a8b4-4689-962c-73537c4ef341&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o232&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8b050510-855b-4918-bcfb-cfe1bdaebe8e&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o2_3_2&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3638657a-6971-496e-b314-cc1214802717&quot;,&quot;parentUUID&quot;:&quot;b33d1197-e591-480d-9196-dd3ac5c8303b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;462e526d-172a-4da0-8168-fd9270a62db8&quot;,&quot;2e20715d-ee06-490f-8e2a-0be7bb06246a&quot;,&quot;c0f0617d-bdb0-4c30-a0ff-b8e46f5cb130&quot;,&quot;78552b3b-0798-4786-91d0-14236a3290f7&quot;,&quot;bac091a9-5d24-46b5-8092-06b77839221c&quot;,&quot;01f18b67-5bce-4dfa-baf3-5db6cfa7ff58&quot;,&quot;6339eed0-a8b4-4689-962c-73537c4ef341&quot;,&quot;8b050510-855b-4918-bcfb-cfe1bdaebe8e&quot;,&quot;3638657a-6971-496e-b314-cc1214802717&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[&quot;b82560fe-5e5f-4144-ac5f-5e1e65b6dfe5&quot;,&quot;9dcd52fc-1494-4533-b991-27cb73ffe0a5&quot;],&quot;duration&quot;:0,&quot;root&quot;:true,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;meta&quot;:{&quot;mocha&quot;:{&quot;version&quot;:&quot;9.2.2&quot;},&quot;mochawesome&quot;:{&quot;options&quot;:{&quot;quiet&quot;:false,&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;saveHtml&quot;:true,&quot;saveJson&quot;:true,&quot;consoleReporter&quot;:&quot;spec&quot;,&quot;useInlineDiffs&quot;:false,&quot;code&quot;:true},&quot;version&quot;:&quot;7.1.3&quot;},&quot;marge&quot;:{&quot;options&quot;:{&quot;id&quot;:&quot;default&quot;},&quot;version&quot;:&quot;6.2.0&quot;}}}" data-config="{&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;reportDir&quot;:&quot;mochawesome-report&quot;,&quot;reportTitle&quot;:&quot;colibri&quot;,&quot;reportPageTitle&quot;:&quot;Mochawesome Report&quot;,&quot;inline&quot;:false,&quot;inlineAssets&quot;:false,&quot;cdn&quot;:false,&quot;charts&quot;:false,&quot;enableCharts&quot;:false,&quot;code&quot;:true,&quot;enableCode&quot;:true,&quot;autoOpen&quot;:false,&quot;overwrite&quot;:true,&quot;timestamp&quot;:false,&quot;ts&quot;:false,&quot;showPassed&quot;:true,&quot;showFailed&quot;:true,&quot;showPending&quot;:true,&quot;showSkipped&quot;:false,&quot;showHooks&quot;:&quot;failed&quot;,&quot;saveJson&quot;:true,&quot;saveHtml&quot;:true,&quot;dev&quot;:false,&quot;assetsDir&quot;:&quot;mochawesome-report/assets&quot;,&quot;jsonFile&quot;:&quot;/home/runner/work/colibri/colibri/mochawesome-report/mochawesome.json&quot;,&quot;htmlFile&quot;:&quot;/home/runner/work/colibri/colibri/mochawesome-report/mochawesome.html&quot;}"><div id="report"></div><script src="assets/app.js"></script></body></html>