#-- Lattice, Inc.
#-- Project file E:\MyStuff\dev\dadandson\z80\fpga\i2c\rd1139_i2c_master_controller\rd1139\project\ice40\verilog\ice40_verilog_lse.prj

#device
-a SBTiCE5LP
-d iCE5LP4K
-t SWG36
#constraint file
-sdc "ice40_timing.sdc"

#options
-frequency 200
-optimization_goal Area
-twr_paths 3
-bram_utilization 100.00
-ramstyle Auto
-romstyle Auto
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-max_fanout 10000
-fsm_encoding_style Auto
-use_io_insertion 1
-use_io_reg auto
-ifd 
-resolve_mixed_drivers 0
-RWCheckOnRam 0
-fix_gated_clocks 1
-loop_limit 1950

-ver "../../../source/verilog/delay_gen.v"
-ver "../../../source/verilog/filter.v"
-ver "../../../source/verilog/i2c_master_byte_rx_fsm.v"
-ver "../../../source/verilog/i2c_master_byte_tx_fsm.v"
-ver "../../../source/verilog/i2c_master_cntrl_fsm.v"
-ver "../../../source/verilog/i2c_master_cntrl_fsm_top.v"
-ver "../../../source/verilog/i2c_master_controller.v"
-ver "../../../source/verilog/i2c_master_controller_top.v"
-ver "../../../source/verilog/i2c_master_falling_scl_detect.v"
-ver "../../../source/verilog/i2c_master_scl_gen.v"
-ver "../../../source/verilog/i2c_master_start_detect.v"
-ver "../../../source/verilog/i2c_master_start_gen.v"
-ver "../../../source/verilog/i2c_master_stop_detect.v"
-ver "../../../source/verilog/i2c_master_stop_gen.v"
-ver "../../../source/verilog/i2cbus_cntrl_fsm_top.v"
-p "E:/MyStuff/dev/dadandson/z80/fpga/i2c/rd1139_i2c_master_controller/rd1139/project/ice40/verilog"

#set result format/file last
-output_edif ice40_verilog_Implmnt/ice40_verilog.edf

#set log file
-logfile "E:/MyStuff/dev/dadandson/z80/fpga/i2c/rd1139_i2c_master_controller/rd1139/project/ice40/verilog/ice40_verilog_Implmnt/ice40_verilog_lse.log"
