INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.sim/sim_1/synth/func/xsim/counter_60_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buzzer
INFO: [VRFC 10-311] analyzing module clock_500Hz
INFO: [VRFC 10-311] analyzing module half_sec_timer
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter60
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port cout is not allowed [C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sources_1/imports/exchange_src/counter60.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/46162/Desktop/Simple-FPGA-Clock/Simple-FPGA-Clock/Simple-FPGA-Clock.srcs/sim_1/new/counter_60_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_60_tb
