#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13804dbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ef2a610 .scope module, "tb_multi_tpc_gemm" "tb_multi_tpc_gemm" 3 23;
 .timescale -9 -12;
P_0x12f84fe00 .param/l "ADDR_CTRL" 1 3 187, C4<000000000000>;
P_0x12f84fe40 .param/l "ADDR_STATUS" 1 3 188, C4<000000000100>;
P_0x12f84fe80 .param/l "ARRAY_SIZE" 0 3 26, +C4<00000000000000000000000000000100>;
P_0x12f84fec0 .param/l "A_BASE" 1 3 212, C4<0000000000000000000000000000000000000000>;
P_0x12f84ff00 .param/l "B_BASE" 1 3 213, C4<0000000000000000000000000001000000000000>;
P_0x12f84ff40 .param/l "CLK" 0 3 25, +C4<00000000000000000000000000001010>;
P_0x12f84ff80 .param/l "C_BASE" 1 3 214, C4<0000000000000000000000000010000000000000>;
P_0x12f84ffc0 .param/l "DATA_WIDTH" 0 3 30, +C4<00000000000000000000000100000000>;
P_0x12f850000 .param/l "DMA_LOAD" 1 3 197, C4<00000001>;
P_0x12f850040 .param/l "DMA_STORE" 1 3 198, C4<00000010>;
P_0x12f850080 .param/l "MATRIX_SIZE" 0 3 28, +C4<00000000000000000000000000010000>;
P_0x12f8500c0 .param/l "NUM_TPCS" 0 3 31, +C4<00000000000000000000000000000100>;
P_0x12f850100 .param/l "OP_DMA" 1 3 193, C4<00000011>;
P_0x12f850140 .param/l "OP_HALT" 1 3 195, C4<11111111>;
P_0x12f850180 .param/l "OP_NOP" 1 3 190, C4<00000000>;
P_0x12f8501c0 .param/l "OP_SYNC" 1 3 194, C4<00000100>;
P_0x12f850200 .param/l "OP_TENSOR" 1 3 191, C4<00000001>;
P_0x12f850240 .param/l "OP_VECTOR" 1 3 192, C4<00000010>;
P_0x12f850280 .param/l "SYNC_ALL" 1 3 205, C4<11111111>;
P_0x12f8502c0 .param/l "SYNC_DMA" 1 3 204, C4<00000011>;
P_0x12f850300 .param/l "SYNC_MXU" 1 3 203, C4<00000001>;
P_0x12f850340 .param/l "TILES_PER_DIM" 0 3 29, +C4<00000000000000000000000000000100>;
P_0x12f850380 .param/l "TILE_BYTES" 1 3 215, +C4<00000000000000000000000000100000>;
P_0x12f8503c0 .param/l "TILE_SIZE" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x12f850400 .param/l "VOP_ADD" 1 3 199, C4<00000001>;
P_0x12f850440 .param/l "VOP_LOAD" 1 3 200, C4<00110000>;
P_0x12f850480 .param/l "VOP_STORE" 1 3 201, C4<00110001>;
v0x6000025cc990_0 .var "a_val", 7 0;
v0x6000025cca20_0 .var "actual_val", 31 0;
v0x6000025ccab0_0 .var "clk", 0 0;
v0x6000025ccb40_0 .var/i "errors", 31 0;
v0x6000025ccbd0_0 .var "expected_val", 31 0;
v0x6000025ccc60_0 .var/i "i", 31 0;
v0x6000025cccf0_0 .var/i "idx", 31 0;
v0x6000025ccd80_0 .net "irq", 0 0, L_0x600003db2fb0;  1 drivers
v0x6000025cce10_0 .var/i "j", 31 0;
v0x6000025ccea0_0 .net "m_axi_araddr", 39 0, L_0x600003db3640;  1 drivers
L_0x1300dbf08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025ccf30_0 .net "m_axi_arburst", 1 0, L_0x1300dbf08;  1 drivers
v0x6000025ccfc0_0 .net "m_axi_arid", 3 0, L_0x6000027b5360;  1 drivers
v0x6000025cd050_0 .net "m_axi_arlen", 7 0, L_0x600003db36b0;  1 drivers
v0x6000025cd0e0_0 .net "m_axi_arready", 0 0, v0x60000247efd0_0;  1 drivers
L_0x1300dbec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000025cd170_0 .net "m_axi_arsize", 2 0, L_0x1300dbec0;  1 drivers
v0x6000025cd200_0 .net "m_axi_arvalid", 0 0, L_0x600003db35d0;  1 drivers
v0x6000025cd290_0 .net "m_axi_awaddr", 39 0, L_0x600003db3330;  1 drivers
L_0x1300dbd10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000025cd320_0 .net "m_axi_awburst", 1 0, L_0x1300dbd10;  1 drivers
v0x6000025cd3b0_0 .net "m_axi_awid", 3 0, L_0x6000027b4c80;  1 drivers
v0x6000025cd440_0 .net "m_axi_awlen", 7 0, L_0x600003db33a0;  1 drivers
v0x6000025cd4d0_0 .net "m_axi_awready", 0 0, v0x60000247f3c0_0;  1 drivers
L_0x1300dbcc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000025cd560_0 .net "m_axi_awsize", 2 0, L_0x1300dbcc8;  1 drivers
v0x6000025cd5f0_0 .net "m_axi_awvalid", 0 0, L_0x600003db3410;  1 drivers
v0x6000025cd680_0 .net "m_axi_bid", 3 0, v0x60000247f570_0;  1 drivers
v0x6000025cd710_0 .net "m_axi_bready", 0 0, L_0x600003db3560;  1 drivers
v0x6000025cd7a0_0 .net "m_axi_bresp", 1 0, v0x60000247f690_0;  1 drivers
v0x6000025cd830_0 .net "m_axi_bvalid", 0 0, v0x60000247f720_0;  1 drivers
v0x6000025cd8c0_0 .net "m_axi_rdata", 255 0, v0x60000247f7b0_0;  1 drivers
v0x6000025cd950_0 .net "m_axi_rid", 3 0, v0x60000247f840_0;  1 drivers
v0x6000025cd9e0_0 .net "m_axi_rlast", 0 0, v0x60000247f8d0_0;  1 drivers
v0x6000025cda70_0 .net "m_axi_rready", 0 0, L_0x600003db3720;  1 drivers
v0x6000025cdb00_0 .net "m_axi_rresp", 1 0, v0x60000247f9f0_0;  1 drivers
v0x6000025cdb90_0 .net "m_axi_rvalid", 0 0, v0x60000247fa80_0;  1 drivers
v0x6000025cdc20_0 .net "m_axi_wdata", 255 0, L_0x600003db3480;  1 drivers
v0x6000025cdcb0_0 .net "m_axi_wlast", 0 0, L_0x6000027b5180;  1 drivers
v0x6000025cdd40_0 .net "m_axi_wready", 0 0, v0x60000247fc30_0;  1 drivers
L_0x1300dbda0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000025cddd0_0 .net "m_axi_wstrb", 31 0, L_0x1300dbda0;  1 drivers
v0x6000025cde60_0 .net "m_axi_wvalid", 0 0, L_0x600003db34f0;  1 drivers
v0x6000025cdef0_0 .var "rdata", 31 0;
v0x6000025cdf80_0 .var "result", 255 0;
v0x6000025ce010_0 .var "rst_n", 0 0;
v0x6000025ce0a0_0 .var "s_axi_ctrl_araddr", 11 0;
v0x6000025ce130_0 .net "s_axi_ctrl_arready", 0 0, L_0x600003db2d80;  1 drivers
v0x6000025ce1c0_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x6000025ce250_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x6000025ce2e0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600003db2c30;  1 drivers
v0x6000025ce370_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x6000025ce400_0 .var "s_axi_ctrl_bready", 0 0;
L_0x1300dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025ce490_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1300dbb60;  1 drivers
v0x6000025ce520_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600003db2d10;  1 drivers
v0x6000025ce5b0_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600003db2df0;  1 drivers
v0x6000025ce640_0 .var "s_axi_ctrl_rready", 0 0;
L_0x1300dbba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025ce6d0_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1300dbba8;  1 drivers
v0x6000025ce760_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600003db2e60;  1 drivers
v0x6000025ce7f0_0 .var "s_axi_ctrl_wdata", 31 0;
v0x6000025ce880_0 .net "s_axi_ctrl_wready", 0 0, L_0x600003db2ca0;  1 drivers
v0x6000025ce910_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x6000025ce9a0_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x6000025cea30_0 .var "success", 0 0;
v0x6000025ceac0_0 .var "tile_data", 255 0;
v0x6000025ceb50_0 .var/i "timeout", 31 0;
S_0x138172bc0 .scope module, "axi_mem" "axi_memory_model" 3 164, 4 16 0, S_0x12ef2a610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awid";
    .port_info 3 /INPUT 40 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awvalid";
    .port_info 8 /OUTPUT 1 "s_axi_awready";
    .port_info 9 /INPUT 256 "s_axi_wdata";
    .port_info 10 /INPUT 32 "s_axi_wstrb";
    .port_info 11 /INPUT 1 "s_axi_wlast";
    .port_info 12 /INPUT 1 "s_axi_wvalid";
    .port_info 13 /OUTPUT 1 "s_axi_wready";
    .port_info 14 /OUTPUT 4 "s_axi_bid";
    .port_info 15 /OUTPUT 2 "s_axi_bresp";
    .port_info 16 /OUTPUT 1 "s_axi_bvalid";
    .port_info 17 /INPUT 1 "s_axi_bready";
    .port_info 18 /INPUT 4 "s_axi_arid";
    .port_info 19 /INPUT 40 "s_axi_araddr";
    .port_info 20 /INPUT 8 "s_axi_arlen";
    .port_info 21 /INPUT 3 "s_axi_arsize";
    .port_info 22 /INPUT 2 "s_axi_arburst";
    .port_info 23 /INPUT 1 "s_axi_arvalid";
    .port_info 24 /OUTPUT 1 "s_axi_arready";
    .port_info 25 /OUTPUT 4 "s_axi_rid";
    .port_info 26 /OUTPUT 256 "s_axi_rdata";
    .port_info 27 /OUTPUT 2 "s_axi_rresp";
    .port_info 28 /OUTPUT 1 "s_axi_rlast";
    .port_info 29 /OUTPUT 1 "s_axi_rvalid";
    .port_info 30 /INPUT 1 "s_axi_rready";
P_0x12f83ba00 .param/l "AXI_ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x12f83ba40 .param/l "AXI_DATA_WIDTH" 0 4 18, +C4<00000000000000000000000100000000>;
P_0x12f83ba80 .param/l "AXI_ID_WIDTH" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x12f83bac0 .param/l "BURST_FIXED" 1 4 78, C4<00>;
P_0x12f83bb00 .param/l "BURST_INCR" 1 4 79, C4<01>;
P_0x12f83bb40 .param/l "BURST_WRAP" 1 4 80, C4<10>;
P_0x12f83bb80 .param/l "BYTES_PER_WORD" 1 4 73, +C4<00000000000000000000000000100000>;
P_0x12f83bbc0 .param/l "MEM_ADDR_BITS" 1 4 75, +C4<00000000000000000000000000001111>;
P_0x12f83bc00 .param/l "MEM_DEPTH" 1 4 74, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000>;
P_0x12f83bc40 .param/l "MEM_SIZE_MB" 0 4 20, +C4<00000000000000000000000000000001>;
P_0x12f83bc80 .param/l "READ_LATENCY" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x12f83bcc0 .param/l "R_DATA" 1 4 109, C4<10>;
P_0x12f83bd00 .param/l "R_DELAY" 1 4 108, C4<01>;
P_0x12f83bd40 .param/l "R_IDLE" 1 4 107, C4<00>;
P_0x12f83bd80 .param/l "WRITE_LATENCY" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x12f83bdc0 .param/l "W_DATA" 1 4 91, C4<01>;
P_0x12f83be00 .param/l "W_IDLE" 1 4 90, C4<00>;
P_0x12f83be40 .param/l "W_RESP" 1 4 92, C4<10>;
v0x60000247e640_0 .net "clk", 0 0, v0x6000025ccab0_0;  1 drivers
v0x60000247e6d0_0 .var/i "init_i", 31 0;
v0x60000247e760 .array "mem", 32767 0, 255 0;
v0x60000247e7f0_0 .var "r_addr", 39 0;
v0x60000247e880_0 .var "r_burst", 1 0;
v0x60000247e910_0 .var "r_cnt", 7 0;
v0x60000247e9a0_0 .var "r_delay_cnt", 3 0;
v0x60000247ea30_0 .var "r_id", 3 0;
v0x60000247eac0_0 .var "r_len", 7 0;
v0x60000247eb50_0 .net "r_mem_addr", 14 0, L_0x6000027b5860;  1 drivers
v0x60000247ebe0_0 .var "r_size", 2 0;
v0x60000247ec70_0 .var "r_state", 1 0;
v0x60000247ed00_0 .net "rst_n", 0 0, v0x6000025ce010_0;  1 drivers
v0x60000247ed90_0 .net "s_axi_araddr", 39 0, L_0x600003db3640;  alias, 1 drivers
v0x60000247ee20_0 .net "s_axi_arburst", 1 0, L_0x1300dbf08;  alias, 1 drivers
v0x60000247eeb0_0 .net "s_axi_arid", 3 0, L_0x6000027b5360;  alias, 1 drivers
v0x60000247ef40_0 .net "s_axi_arlen", 7 0, L_0x600003db36b0;  alias, 1 drivers
v0x60000247efd0_0 .var "s_axi_arready", 0 0;
v0x60000247f060_0 .net "s_axi_arsize", 2 0, L_0x1300dbec0;  alias, 1 drivers
v0x60000247f0f0_0 .net "s_axi_arvalid", 0 0, L_0x600003db35d0;  alias, 1 drivers
v0x60000247f180_0 .net "s_axi_awaddr", 39 0, L_0x600003db3330;  alias, 1 drivers
v0x60000247f210_0 .net "s_axi_awburst", 1 0, L_0x1300dbd10;  alias, 1 drivers
v0x60000247f2a0_0 .net "s_axi_awid", 3 0, L_0x6000027b4c80;  alias, 1 drivers
v0x60000247f330_0 .net "s_axi_awlen", 7 0, L_0x600003db33a0;  alias, 1 drivers
v0x60000247f3c0_0 .var "s_axi_awready", 0 0;
v0x60000247f450_0 .net "s_axi_awsize", 2 0, L_0x1300dbcc8;  alias, 1 drivers
v0x60000247f4e0_0 .net "s_axi_awvalid", 0 0, L_0x600003db3410;  alias, 1 drivers
v0x60000247f570_0 .var "s_axi_bid", 3 0;
v0x60000247f600_0 .net "s_axi_bready", 0 0, L_0x600003db3560;  alias, 1 drivers
v0x60000247f690_0 .var "s_axi_bresp", 1 0;
v0x60000247f720_0 .var "s_axi_bvalid", 0 0;
v0x60000247f7b0_0 .var "s_axi_rdata", 255 0;
v0x60000247f840_0 .var "s_axi_rid", 3 0;
v0x60000247f8d0_0 .var "s_axi_rlast", 0 0;
v0x60000247f960_0 .net "s_axi_rready", 0 0, L_0x600003db3720;  alias, 1 drivers
v0x60000247f9f0_0 .var "s_axi_rresp", 1 0;
v0x60000247fa80_0 .var "s_axi_rvalid", 0 0;
v0x60000247fb10_0 .net "s_axi_wdata", 255 0, L_0x600003db3480;  alias, 1 drivers
v0x60000247fba0_0 .net "s_axi_wlast", 0 0, L_0x6000027b5180;  alias, 1 drivers
v0x60000247fc30_0 .var "s_axi_wready", 0 0;
v0x60000247fcc0_0 .net "s_axi_wstrb", 31 0, L_0x1300dbda0;  alias, 1 drivers
v0x60000247fd50_0 .net "s_axi_wvalid", 0 0, L_0x600003db34f0;  alias, 1 drivers
v0x60000247fde0_0 .var "w_addr", 39 0;
v0x60000247fe70_0 .var "w_burst", 1 0;
v0x60000247ff00_0 .var "w_cnt", 7 0;
v0x600002491170_0 .var "w_id", 3 0;
v0x6000024910e0_0 .var "w_len", 7 0;
v0x6000024ad950_0 .net "w_mem_addr", 14 0, L_0x6000027b57c0;  1 drivers
v0x6000024ad8c0_0 .var "w_size", 2 0;
v0x6000024ca5b0_0 .var "w_state", 1 0;
E_0x600000c9fa40 .event posedge, v0x60000247e640_0;
E_0x600000c9fa80/0 .event negedge, v0x60000247ed00_0;
E_0x600000c9fa80/1 .event posedge, v0x60000247e640_0;
E_0x600000c9fa80 .event/or E_0x600000c9fa80/0, E_0x600000c9fa80/1;
L_0x6000027b57c0 .part v0x60000247fde0_0, 5, 15;
L_0x6000027b5860 .part v0x60000247e7f0_0, 5, 15;
S_0x1380c9540 .scope begin, "$unm_blk_219" "$unm_blk_219" 4 195, 4 195 0, S_0x138172bc0;
 .timescale -9 -12;
v0x60000247e130_0 .var/i "i", 31 0;
S_0x138085100 .scope function.vec4.s40, "next_addr" "next_addr" 4 125, 4 125 0, S_0x138172bc0;
 .timescale -9 -12;
v0x60000247e1c0_0 .var "addr", 39 0;
v0x60000247e250_0 .var "burst", 1 0;
v0x60000247e2e0_0 .var "cnt", 7 0;
v0x60000247e370_0 .var "incr", 39 0;
v0x60000247e400_0 .var "len", 7 0;
; Variable next_addr is vec4 return value of scope S_0x138085100
v0x60000247e520_0 .var "size", 2 0;
v0x60000247e5b0_0 .var "wrap_mask", 39 0;
TD_tb_multi_tpc_gemm.axi_mem.next_addr ;
    %pushi/vec4 1, 0, 40;
    %ix/getv 4, v0x60000247e520_0;
    %shiftl 4;
    %store/vec4 v0x60000247e370_0, 0, 40;
    %load/vec4 v0x60000247e250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x60000247e1c0_0;
    %load/vec4 v0x60000247e370_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x60000247e1c0_0;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x60000247e1c0_0;
    %load/vec4 v0x60000247e370_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x60000247e400_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %ix/getv 4, v0x60000247e520_0;
    %shiftl 4;
    %subi 1, 0, 40;
    %store/vec4 v0x60000247e5b0_0, 0, 40;
    %load/vec4 v0x60000247e1c0_0;
    %load/vec4 v0x60000247e5b0_0;
    %inv;
    %and;
    %load/vec4 v0x60000247e1c0_0;
    %load/vec4 v0x60000247e370_0;
    %add;
    %load/vec4 v0x60000247e5b0_0;
    %and;
    %or;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_0x138155ee0 .scope task, "axi_read" "axi_read" 3 240, 3 240 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000024ca520_0 .var "addr", 11 0;
E_0x600000c9fb00 .event negedge, v0x60000247e640_0;
TD_tb_multi_tpc_gemm.axi_read ;
    %wait E_0x600000c9fb00;
    %load/vec4 v0x6000024ca520_0;
    %store/vec4 v0x6000025ce0a0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce1c0_0, 0, 1;
    %wait E_0x600000c9fa40;
T_1.5 ;
    %load/vec4 v0x6000025ce130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.6, 8;
    %wait E_0x600000c9fa40;
    %jmp T_1.5;
T_1.6 ;
    %wait E_0x600000c9fb00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce1c0_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x6000025ce760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x600000c9fa40;
    %jmp T_1.7;
T_1.8 ;
    %load/vec4 v0x6000025ce5b0_0;
    %store/vec4 v0x6000025cdef0_0, 0, 32;
    %wait E_0x600000c9fa40;
    %end;
S_0x138111aa0 .scope task, "axi_write" "axi_write" 3 223, 3 223 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000024e73c0_0 .var "addr", 11 0;
v0x6000024e7330_0 .var "data", 31 0;
TD_tb_multi_tpc_gemm.axi_write ;
    %wait E_0x600000c9fb00;
    %load/vec4 v0x6000024e73c0_0;
    %store/vec4 v0x6000025ce250_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce370_0, 0, 1;
    %load/vec4 v0x6000024e7330_0;
    %store/vec4 v0x6000025ce7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce9a0_0, 0, 1;
    %wait E_0x600000c9fa40;
T_2.9 ;
    %load/vec4 v0x6000025ce2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_2.11, 8;
    %load/vec4 v0x6000025ce880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %jmp/0xz T_2.10, 8;
    %wait E_0x600000c9fa40;
    %jmp T_2.9;
T_2.10 ;
    %wait E_0x600000c9fb00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce9a0_0, 0, 1;
T_2.12 ;
    %load/vec4 v0x6000025ce520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x600000c9fa40;
    %jmp T_2.12;
T_2.13 ;
    %wait E_0x600000c9fa40;
    %end;
S_0x1380de4f0 .scope module, "dut" "tensor_accelerator_top" 3 101, 5 12 0, S_0x12ef2a610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x12f840a00 .param/l "ACC_WIDTH" 0 5 21, +C4<00000000000000000000000000100000>;
P_0x12f840a40 .param/l "ARRAY_SIZE" 0 5 19, +C4<00000000000000000000000000000100>;
P_0x12f840a80 .param/l "AXI_ADDR_W" 0 5 34, +C4<00000000000000000000000000101000>;
P_0x12f840ac0 .param/l "AXI_DATA_W" 0 5 35, +C4<00000000000000000000000100000000>;
P_0x12f840b00 .param/l "AXI_ID_W" 0 5 36, +C4<00000000000000000000000000000100>;
P_0x12f840b40 .param/l "CTRL_ADDR_W" 0 5 39, +C4<00000000000000000000000000001100>;
P_0x12f840b80 .param/l "CTRL_DATA_W" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x12f840bc0 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000001000>;
P_0x12f840c00 .param/l "GRID_X" 0 5 14, +C4<00000000000000000000000000000010>;
P_0x12f840c40 .param/l "GRID_Y" 0 5 15, +C4<00000000000000000000000000000010>;
P_0x12f840c80 .param/l "NUM_TPCS" 0 5 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x12f840cc0 .param/l "SRAM_ADDR_W" 0 5 31, +C4<00000000000000000000000000010100>;
P_0x12f840d00 .param/l "SRAM_BANKS" 0 5 28, +C4<00000000000000000000000000000100>;
P_0x12f840d40 .param/l "SRAM_DEPTH" 0 5 29, +C4<00000000000000000000000100000000>;
P_0x12f840d80 .param/l "SRAM_WIDTH" 0 5 30, +C4<00000000000000000000000100000000>;
P_0x12f840dc0 .param/l "VPU_DATA_W" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x12f840e00 .param/l "VPU_LANES" 0 5 24, +C4<00000000000000000000000000010000>;
v0x600002476e20_0 .array/port v0x600002476e20, 0;
L_0x600003db3020 .functor BUFZ 20, v0x600002476e20_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600002476e20_1 .array/port v0x600002476e20, 1;
L_0x600003db3090 .functor BUFZ 20, v0x600002476e20_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600002476e20_2 .array/port v0x600002476e20, 2;
L_0x600003db3100 .functor BUFZ 20, v0x600002476e20_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x600002476e20_3 .array/port v0x600002476e20, 3;
L_0x600003db3170 .functor BUFZ 20, v0x600002476e20_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003db31e0 .functor BUFZ 4, L_0x6000027ba1c0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003db3250 .functor BUFZ 4, L_0x6000027b9d60, C4<0000>, C4<0000>, C4<0000>;
L_0x600003db32c0 .functor OR 4, L_0x600003db31e0, L_0x600003db3250, C4<0000>, C4<0000>;
L_0x600003db3330 .functor BUFZ 40, L_0x6000027b4d20, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003db33a0 .functor BUFZ 8, L_0x6000027b4e60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003db3410 .functor AND 1, v0x6000025d7b10_0, L_0x6000027b4fa0, C4<1>, C4<1>;
L_0x600003db3480 .functor BUFZ 256, L_0x6000027b5040, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db34f0 .functor AND 1, v0x6000025d7b10_0, L_0x6000027b5220, C4<1>, C4<1>;
L_0x600003db3560 .functor AND 1, v0x6000025d7b10_0, L_0x6000027b52c0, C4<1>, C4<1>;
L_0x600003db3640 .functor BUFZ 40, L_0x6000027b5400, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003db36b0 .functor BUFZ 8, L_0x6000027b5540, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003db35d0 .functor AND 1, v0x6000025d7b10_0, L_0x6000027b5680, C4<1>, C4<1>;
L_0x600003db3720 .functor AND 1, v0x6000025d7b10_0, L_0x6000027b5720, C4<1>, C4<1>;
L_0x1300dbbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d6d90_0 .net *"_ivl_226", 1 0, L_0x1300dbbf0;  1 drivers
v0x6000025d6e20_0 .net *"_ivl_227", 39 0, L_0x6000027b4d20;  1 drivers
v0x6000025d6eb0_0 .net *"_ivl_229", 3 0, L_0x6000027b4dc0;  1 drivers
L_0x1300dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d6f40_0 .net *"_ivl_232", 1 0, L_0x1300dbc38;  1 drivers
v0x6000025d6fd0_0 .net *"_ivl_235", 7 0, L_0x6000027b4e60;  1 drivers
v0x6000025d7060_0 .net *"_ivl_237", 3 0, L_0x6000027b4f00;  1 drivers
L_0x1300dbc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d70f0_0 .net *"_ivl_240", 1 0, L_0x1300dbc80;  1 drivers
v0x6000025d7180_0 .net *"_ivl_248", 0 0, L_0x6000027b4fa0;  1 drivers
v0x6000025d7210_0 .net *"_ivl_251", 255 0, L_0x6000027b5040;  1 drivers
v0x6000025d72a0_0 .net *"_ivl_253", 3 0, L_0x6000027b50e0;  1 drivers
L_0x1300dbd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d7330_0 .net *"_ivl_256", 1 0, L_0x1300dbd58;  1 drivers
v0x6000025d73c0_0 .net *"_ivl_264", 0 0, L_0x6000027b5220;  1 drivers
v0x6000025d7450_0 .net *"_ivl_268", 0 0, L_0x6000027b52c0;  1 drivers
L_0x1300dbde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d74e0_0 .net *"_ivl_274", 1 0, L_0x1300dbde8;  1 drivers
v0x6000025d7570_0 .net *"_ivl_275", 39 0, L_0x6000027b5400;  1 drivers
v0x6000025d7600_0 .net *"_ivl_277", 3 0, L_0x6000027b54a0;  1 drivers
L_0x1300dbe30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d7690_0 .net *"_ivl_280", 1 0, L_0x1300dbe30;  1 drivers
v0x6000025d7720_0 .net *"_ivl_283", 7 0, L_0x6000027b5540;  1 drivers
v0x6000025d77b0_0 .net *"_ivl_285", 3 0, L_0x6000027b55e0;  1 drivers
L_0x1300dbe78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d7840_0 .net *"_ivl_288", 1 0, L_0x1300dbe78;  1 drivers
v0x6000025d78d0_0 .net *"_ivl_296", 0 0, L_0x6000027b5680;  1 drivers
v0x6000025d7960_0 .net *"_ivl_300", 0 0, L_0x6000027b5720;  1 drivers
v0x6000025d79f0_0 .var "active_tpc", 1 0;
v0x6000025d7a80_0 .net "any_pending", 0 0, L_0x6000027b4be0;  1 drivers
v0x6000025d7b10_0 .var "axi_transaction_active", 0 0;
v0x6000025d7ba0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025d7c30_0 .net "global_sync", 0 0, L_0x600003db2ed0;  1 drivers
v0x6000025d7cc0_0 .net "irq", 0 0, L_0x600003db2fb0;  alias, 1 drivers
v0x6000025d7d50_0 .net "m_axi_araddr", 39 0, L_0x600003db3640;  alias, 1 drivers
v0x6000025d7de0_0 .net "m_axi_arburst", 1 0, L_0x1300dbf08;  alias, 1 drivers
v0x6000025d7e70_0 .net "m_axi_arid", 3 0, L_0x6000027b5360;  alias, 1 drivers
v0x6000025d7f00_0 .net "m_axi_arlen", 7 0, L_0x600003db36b0;  alias, 1 drivers
v0x6000025d0000_0 .net "m_axi_arready", 0 0, v0x60000247efd0_0;  alias, 1 drivers
v0x6000025d0090_0 .net "m_axi_arsize", 2 0, L_0x1300dbec0;  alias, 1 drivers
v0x6000025d0120_0 .net "m_axi_arvalid", 0 0, L_0x600003db35d0;  alias, 1 drivers
v0x6000025d01b0_0 .net "m_axi_awaddr", 39 0, L_0x600003db3330;  alias, 1 drivers
v0x6000025d0240_0 .net "m_axi_awburst", 1 0, L_0x1300dbd10;  alias, 1 drivers
v0x6000025d02d0_0 .net "m_axi_awid", 3 0, L_0x6000027b4c80;  alias, 1 drivers
v0x6000025d0360_0 .net "m_axi_awlen", 7 0, L_0x600003db33a0;  alias, 1 drivers
v0x6000025d03f0_0 .net "m_axi_awready", 0 0, v0x60000247f3c0_0;  alias, 1 drivers
v0x6000025d0480_0 .net "m_axi_awsize", 2 0, L_0x1300dbcc8;  alias, 1 drivers
v0x6000025d0510_0 .net "m_axi_awvalid", 0 0, L_0x600003db3410;  alias, 1 drivers
v0x6000025d05a0_0 .net "m_axi_bid", 3 0, v0x60000247f570_0;  alias, 1 drivers
v0x6000025d0630_0 .net "m_axi_bready", 0 0, L_0x600003db3560;  alias, 1 drivers
v0x6000025d06c0_0 .net "m_axi_bresp", 1 0, v0x60000247f690_0;  alias, 1 drivers
v0x6000025d0750_0 .net "m_axi_bvalid", 0 0, v0x60000247f720_0;  alias, 1 drivers
v0x6000025d07e0_0 .net "m_axi_rdata", 255 0, v0x60000247f7b0_0;  alias, 1 drivers
v0x6000025d0870_0 .net "m_axi_rid", 3 0, v0x60000247f840_0;  alias, 1 drivers
v0x6000025d0900_0 .net "m_axi_rlast", 0 0, v0x60000247f8d0_0;  alias, 1 drivers
v0x6000025d0990_0 .net "m_axi_rready", 0 0, L_0x600003db3720;  alias, 1 drivers
v0x6000025d0a20_0 .net "m_axi_rresp", 1 0, v0x60000247f9f0_0;  alias, 1 drivers
v0x6000025d0ab0_0 .net "m_axi_rvalid", 0 0, v0x60000247fa80_0;  alias, 1 drivers
v0x6000025d0b40_0 .net "m_axi_wdata", 255 0, L_0x600003db3480;  alias, 1 drivers
v0x6000025d0bd0_0 .net "m_axi_wlast", 0 0, L_0x6000027b5180;  alias, 1 drivers
v0x6000025d0c60_0 .net "m_axi_wready", 0 0, v0x60000247fc30_0;  alias, 1 drivers
v0x6000025d0cf0_0 .net "m_axi_wstrb", 31 0, L_0x1300dbda0;  alias, 1 drivers
v0x6000025d0d80_0 .net "m_axi_wvalid", 0 0, L_0x600003db34f0;  alias, 1 drivers
v0x6000025d0e10_0 .var "next_tpc", 1 0;
L_0x1300d2b18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0ea0 .array "noc_rx_addr", 3 0;
v0x6000025d0ea0_0 .net v0x6000025d0ea0 0, 19 0, L_0x1300d2b18; 1 drivers
L_0x1300d56f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0ea0_1 .net v0x6000025d0ea0 1, 19 0, L_0x1300d56f8; 1 drivers
L_0x1300d82d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0ea0_2 .net v0x6000025d0ea0 2, 19 0, L_0x1300d82d8; 1 drivers
L_0x1300daeb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0ea0_3 .net v0x6000025d0ea0 3, 19 0, L_0x1300daeb8; 1 drivers
L_0x1300d2ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0f30 .array "noc_rx_data", 3 0;
v0x6000025d0f30_0 .net v0x6000025d0f30 0, 255 0, L_0x1300d2ad0; 1 drivers
L_0x1300d56b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0f30_1 .net v0x6000025d0f30 1, 255 0, L_0x1300d56b0; 1 drivers
L_0x1300d8290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0f30_2 .net v0x6000025d0f30 2, 255 0, L_0x1300d8290; 1 drivers
L_0x1300dae70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d0f30_3 .net v0x6000025d0f30 3, 255 0, L_0x1300dae70; 1 drivers
v0x6000025d0fc0_0 .net "noc_rx_is_instr", 3 0, L_0x6000027ba580;  1 drivers
v0x6000025d1050_0 .net "noc_rx_ready", 3 0, L_0x6000027b9c20;  1 drivers
v0x6000025d10e0_0 .net "noc_rx_valid", 3 0, L_0x6000027ba4e0;  1 drivers
v0x6000025d1170_0 .net "pending", 3 0, L_0x600003db32c0;  1 drivers
v0x6000025d1200_0 .net "pending_read", 3 0, L_0x600003db31e0;  1 drivers
v0x6000025d1290_0 .net "pending_write", 3 0, L_0x600003db3250;  1 drivers
v0x6000025d1320_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025d13b0_0 .net "s_axi_ctrl_araddr", 11 0, v0x6000025ce0a0_0;  1 drivers
v0x6000025d1440_0 .net "s_axi_ctrl_arready", 0 0, L_0x600003db2d80;  alias, 1 drivers
v0x6000025d14d0_0 .net "s_axi_ctrl_arvalid", 0 0, v0x6000025ce1c0_0;  1 drivers
v0x6000025d1560_0 .net "s_axi_ctrl_awaddr", 11 0, v0x6000025ce250_0;  1 drivers
v0x6000025d15f0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600003db2c30;  alias, 1 drivers
v0x6000025d1680_0 .net "s_axi_ctrl_awvalid", 0 0, v0x6000025ce370_0;  1 drivers
v0x6000025d1710_0 .net "s_axi_ctrl_bready", 0 0, v0x6000025ce400_0;  1 drivers
v0x6000025d17a0_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1300dbb60;  alias, 1 drivers
v0x6000025d1830_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600003db2d10;  alias, 1 drivers
v0x6000025d18c0_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600003db2df0;  alias, 1 drivers
v0x6000025d1950_0 .net "s_axi_ctrl_rready", 0 0, v0x6000025ce640_0;  1 drivers
v0x6000025d19e0_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1300dbba8;  alias, 1 drivers
v0x6000025d1a70_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x600003db2e60;  alias, 1 drivers
v0x6000025d1b00_0 .net "s_axi_ctrl_wdata", 31 0, v0x6000025ce7f0_0;  1 drivers
v0x6000025d1b90_0 .net "s_axi_ctrl_wready", 0 0, L_0x600003db2ca0;  alias, 1 drivers
v0x6000025d1c20_0 .net "s_axi_ctrl_wstrb", 3 0, v0x6000025ce910_0;  1 drivers
v0x6000025d1cb0_0 .net "s_axi_ctrl_wvalid", 0 0, v0x6000025ce9a0_0;  1 drivers
v0x6000025d1d40_0 .net "sync_grant", 3 0, L_0x6000027b4820;  1 drivers
v0x6000025d1dd0_0 .net "sync_request", 3 0, L_0x6000027b9a40;  1 drivers
v0x6000025d1e60 .array "tpc_axi_araddr", 3 0;
v0x6000025d1e60_0 .net v0x6000025d1e60 0, 39 0, L_0x600003de2fb0; 1 drivers
v0x6000025d1e60_1 .net v0x6000025d1e60 1, 39 0, L_0x600003dbe140; 1 drivers
v0x6000025d1e60_2 .net v0x6000025d1e60 2, 39 0, L_0x600003dbb480; 1 drivers
v0x6000025d1e60_3 .net v0x6000025d1e60 3, 39 0, L_0x600003db0700; 1 drivers
v0x6000025d1ef0 .array "tpc_axi_arlen", 3 0;
v0x6000025d1ef0_0 .net v0x6000025d1ef0 0, 7 0, L_0x600003de3020; 1 drivers
v0x6000025d1ef0_1 .net v0x6000025d1ef0 1, 7 0, L_0x600003dbe1b0; 1 drivers
v0x6000025d1ef0_2 .net v0x6000025d1ef0 2, 7 0, L_0x600003dbb4f0; 1 drivers
v0x6000025d1ef0_3 .net v0x6000025d1ef0 3, 7 0, L_0x600003db0770; 1 drivers
v0x6000025d1f80_0 .net "tpc_axi_arready", 3 0, L_0x6000027bbe80;  1 drivers
v0x6000025d2010_0 .net "tpc_axi_arvalid", 3 0, L_0x6000027ba1c0;  1 drivers
v0x6000025d20a0 .array "tpc_axi_awaddr", 3 0;
v0x6000025d20a0_0 .net v0x6000025d20a0 0, 39 0, L_0x600003de3250; 1 drivers
v0x6000025d20a0_1 .net v0x6000025d20a0 1, 39 0, L_0x600003dbdea0; 1 drivers
v0x6000025d20a0_2 .net v0x6000025d20a0 2, 39 0, L_0x600003dbb1e0; 1 drivers
v0x6000025d20a0_3 .net v0x6000025d20a0 3, 39 0, L_0x600003db0460; 1 drivers
v0x6000025d2130 .array "tpc_axi_awlen", 3 0;
v0x6000025d2130_0 .net v0x6000025d2130 0, 7 0, L_0x600003de32c0; 1 drivers
v0x6000025d2130_1 .net v0x6000025d2130 1, 7 0, L_0x600003dbdf10; 1 drivers
v0x6000025d2130_2 .net v0x6000025d2130 2, 7 0, L_0x600003dbb250; 1 drivers
v0x6000025d2130_3 .net v0x6000025d2130 3, 7 0, L_0x600003db04d0; 1 drivers
v0x6000025d21c0_0 .net "tpc_axi_awready", 3 0, L_0x6000027bb8e0;  1 drivers
v0x6000025d2250_0 .net "tpc_axi_awvalid", 3 0, L_0x6000027b9d60;  1 drivers
v0x6000025d22e0_0 .net "tpc_axi_bready", 3 0, L_0x6000027ba120;  1 drivers
v0x6000025d2370 .array "tpc_axi_bresp", 3 0;
v0x6000025d2370_0 .net v0x6000025d2370 0, 1 0, L_0x600003db0d20; 1 drivers
v0x6000025d2370_1 .net v0x6000025d2370 1, 1 0, L_0x600003db1340; 1 drivers
v0x6000025d2370_2 .net v0x6000025d2370 2, 1 0, L_0x600003db1960; 1 drivers
v0x6000025d2370_3 .net v0x6000025d2370 3, 1 0, L_0x600003db1f80; 1 drivers
v0x6000025d2400_0 .net "tpc_axi_bvalid", 3 0, L_0x6000027bbca0;  1 drivers
v0x6000025d2490 .array "tpc_axi_rdata", 3 0;
v0x6000025d2490_0 .net v0x6000025d2490 0, 255 0, L_0x600003db0f50; 1 drivers
v0x6000025d2490_1 .net v0x6000025d2490 1, 255 0, L_0x600003db1570; 1 drivers
v0x6000025d2490_2 .net v0x6000025d2490 2, 255 0, L_0x600003db1b90; 1 drivers
v0x6000025d2490_3 .net v0x6000025d2490 3, 255 0, L_0x600003db21b0; 1 drivers
v0x6000025d2520_0 .net "tpc_axi_rlast", 3 0, L_0x6000027b40a0;  1 drivers
v0x6000025d25b0_0 .net "tpc_axi_rready", 3 0, L_0x6000027ba440;  1 drivers
v0x6000025d2640_0 .net "tpc_axi_rvalid", 3 0, L_0x6000027b4140;  1 drivers
v0x6000025d26d0 .array "tpc_axi_wdata", 3 0;
v0x6000025d26d0_0 .net v0x6000025d26d0 0, 255 0, L_0x600003de31e0; 1 drivers
v0x6000025d26d0_1 .net v0x6000025d26d0 1, 255 0, L_0x600003dbdff0; 1 drivers
v0x6000025d26d0_2 .net v0x6000025d26d0 2, 255 0, L_0x600003dbb330; 1 drivers
v0x6000025d26d0_3 .net v0x6000025d26d0 3, 255 0, L_0x600003db05b0; 1 drivers
v0x6000025d2760_0 .net "tpc_axi_wlast", 3 0, L_0x6000027b9ea0;  1 drivers
v0x6000025d27f0_0 .net "tpc_axi_wready", 3 0, L_0x6000027bbac0;  1 drivers
v0x6000025d2880_0 .net "tpc_axi_wvalid", 3 0, L_0x6000027b9f40;  1 drivers
v0x6000025d2910_0 .net "tpc_busy", 3 0, L_0x6000027b9860;  1 drivers
v0x6000025d29a0_0 .net "tpc_done", 3 0, L_0x6000027b9900;  1 drivers
v0x6000025d2a30_0 .net "tpc_error", 3 0, L_0x6000027b99a0;  1 drivers
v0x6000025d2ac0_0 .net "tpc_start", 3 0, L_0x6000027b46e0;  1 drivers
v0x6000025d2b50 .array "tpc_start_pc", 3 0;
v0x6000025d2b50_0 .net v0x6000025d2b50 0, 19 0, L_0x600003db3020; 1 drivers
v0x6000025d2b50_1 .net v0x6000025d2b50 1, 19 0, L_0x600003db3090; 1 drivers
v0x6000025d2b50_2 .net v0x6000025d2b50 2, 19 0, L_0x600003db3100; 1 drivers
v0x6000025d2b50_3 .net v0x6000025d2b50 3, 19 0, L_0x600003db3170; 1 drivers
E_0x600000c9ffc0 .event anyedge, v0x6000025d1170_0;
L_0x6000027f1180 .part L_0x6000027b46e0, 0, 1;
L_0x6000027f1220 .part L_0x6000027b4820, 0, 1;
L_0x6000027f1040 .part L_0x6000027ba4e0, 0, 1;
L_0x6000027f10e0 .part L_0x6000027ba580, 0, 1;
L_0x6000027f0f00 .part L_0x6000027bb8e0, 0, 1;
L_0x6000027f0fa0 .part L_0x6000027bbac0, 0, 1;
L_0x6000027f0dc0 .part L_0x6000027bbca0, 0, 1;
L_0x6000027f0e60 .part L_0x6000027bbe80, 0, 1;
L_0x6000027f0c80 .part L_0x6000027b40a0, 0, 1;
L_0x6000027f0d20 .part L_0x6000027b4140, 0, 1;
L_0x6000027d52c0 .part L_0x6000027b46e0, 1, 1;
L_0x6000027d5360 .part L_0x6000027b4820, 1, 1;
L_0x6000027d5400 .part L_0x6000027ba4e0, 1, 1;
L_0x6000027d54a0 .part L_0x6000027ba580, 1, 1;
L_0x6000027d5540 .part L_0x6000027bb8e0, 1, 1;
L_0x6000027d55e0 .part L_0x6000027bbac0, 1, 1;
L_0x6000027d5680 .part L_0x6000027bbca0, 1, 1;
L_0x6000027d5720 .part L_0x6000027bbe80, 1, 1;
L_0x6000027d57c0 .part L_0x6000027b40a0, 1, 1;
L_0x6000027d5900 .part L_0x6000027b4140, 1, 1;
L_0x6000027cb5c0 .part L_0x6000027b46e0, 2, 1;
L_0x6000027cb660 .part L_0x6000027b4820, 2, 1;
L_0x6000027cb700 .part L_0x6000027ba4e0, 2, 1;
L_0x6000027cb7a0 .part L_0x6000027ba580, 2, 1;
L_0x6000027cb840 .part L_0x6000027bb8e0, 2, 1;
L_0x6000027cb8e0 .part L_0x6000027bbac0, 2, 1;
L_0x6000027cb980 .part L_0x6000027bbca0, 2, 1;
L_0x6000027cba20 .part L_0x6000027bbe80, 2, 1;
L_0x6000027cbac0 .part L_0x6000027b40a0, 2, 1;
L_0x6000027cbb60 .part L_0x6000027b4140, 2, 1;
L_0x6000027b97c0 .part L_0x6000027b46e0, 3, 1;
L_0x6000027b9860 .concat8 [ 1 1 1 1], L_0x600003dc80e0, L_0x600003de2220, L_0x600003dbeb50, L_0x600003dbbe90;
L_0x6000027b9900 .concat8 [ 1 1 1 1], v0x600002472e20_0, v0x60000244ad90_0, v0x600002422d00_0, v0x6000025fac70_0;
L_0x6000027b99a0 .concat8 [ 1 1 1 1], v0x600002472f40_0, v0x60000244aeb0_0, v0x600002422e20_0, v0x6000025fad90_0;
L_0x6000027b9a40 .concat8 [ 1 1 1 1], v0x60000246c240_0, v0x6000024441b0_0, v0x60000241c120_0, v0x6000025f4090_0;
L_0x6000027b9ae0 .part L_0x6000027b4820, 3, 1;
L_0x6000027b9b80 .part L_0x6000027ba4e0, 3, 1;
L_0x6000027b9c20 .concat8 [ 1 1 1 1], L_0x6000027f12c0, L_0x6000027d5180, L_0x6000027cb480, L_0x6000027b9680;
L_0x6000027b9cc0 .part L_0x6000027ba580, 3, 1;
L_0x6000027b9d60 .concat8 [ 1 1 1 1], v0x6000024777b0_0, v0x60000244f720_0, v0x600002427690_0, v0x6000025ff600_0;
L_0x6000027b9e00 .part L_0x6000027bb8e0, 3, 1;
L_0x6000027b9ea0 .concat8 [ 1 1 1 1], v0x600002477e70_0, v0x60000244fde0_0, v0x600002427d50_0, v0x6000025ffcc0_0;
L_0x6000027b9f40 .concat8 [ 1 1 1 1], v0x600002470090_0, v0x600002448000_0, v0x600002427f00_0, v0x6000025ffe70_0;
L_0x6000027b9fe0 .part L_0x6000027bbac0, 3, 1;
L_0x6000027ba080 .part L_0x6000027bbca0, 3, 1;
L_0x1300d2968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1300d5548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1300d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1300dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000027ba120 .concat8 [ 1 1 1 1], L_0x1300d2968, L_0x1300d5548, L_0x1300d8128, L_0x1300dad08;
L_0x6000027ba1c0 .concat8 [ 1 1 1 1], v0x6000024773c0_0, v0x60000244f330_0, v0x6000024272a0_0, v0x6000025ff210_0;
L_0x6000027ba260 .part L_0x6000027bbe80, 3, 1;
L_0x6000027ba300 .part L_0x6000027b40a0, 3, 1;
L_0x6000027ba3a0 .part L_0x6000027b4140, 3, 1;
L_0x6000027ba440 .concat8 [ 1 1 1 1], v0x600002477ba0_0, v0x60000244fb10_0, v0x600002427a80_0, v0x6000025ff9f0_0;
L_0x1300d2b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300d5740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300d8320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000027ba4e0 .concat8 [ 1 1 1 1], L_0x1300d2b60, L_0x1300d5740, L_0x1300d8320, L_0x1300daf00;
L_0x1300d2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300d5788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300d8368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1300daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000027ba580 .concat8 [ 1 1 1 1], L_0x1300d2ba8, L_0x1300d5788, L_0x1300d8368, L_0x1300daf48;
L_0x6000027bb8e0 .concat8 [ 1 1 1 1], L_0x600003db0bd0, L_0x600003db11f0, L_0x600003db1810, L_0x600003db1e30;
L_0x6000027bbac0 .concat8 [ 1 1 1 1], L_0x600003db0cb0, L_0x600003db12d0, L_0x600003db18f0, L_0x600003db1f10;
L_0x6000027bbca0 .concat8 [ 1 1 1 1], L_0x600003db0e00, L_0x600003db1420, L_0x600003db1a40, L_0x600003db2060;
L_0x6000027bbe80 .concat8 [ 1 1 1 1], L_0x600003db0ee0, L_0x600003db1500, L_0x600003db1b20, L_0x600003db2140;
L_0x6000027b40a0 .concat8 [ 1 1 1 1], L_0x600003db0fc0, L_0x600003db15e0, L_0x600003db1c00, L_0x600003db2220;
L_0x6000027b4140 .concat8 [ 1 1 1 1], L_0x600003db10a0, L_0x600003db16c0, L_0x600003db1ce0, L_0x600003db2300;
L_0x6000027b4be0 .reduce/or L_0x600003db32c0;
L_0x6000027b4c80 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbbf0;
L_0x6000027b4d20 .array/port v0x6000025d20a0, L_0x6000027b4dc0;
L_0x6000027b4dc0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbc38;
L_0x6000027b4e60 .array/port v0x6000025d2130, L_0x6000027b4f00;
L_0x6000027b4f00 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbc80;
L_0x6000027b4fa0 .part/v L_0x6000027b9d60, v0x6000025d79f0_0, 1;
L_0x6000027b5040 .array/port v0x6000025d26d0, L_0x6000027b50e0;
L_0x6000027b50e0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbd58;
L_0x6000027b5180 .part/v L_0x6000027b9ea0, v0x6000025d79f0_0, 1;
L_0x6000027b5220 .part/v L_0x6000027b9f40, v0x6000025d79f0_0, 1;
L_0x6000027b52c0 .part/v L_0x6000027ba120, v0x6000025d79f0_0, 1;
L_0x6000027b5360 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbde8;
L_0x6000027b5400 .array/port v0x6000025d1e60, L_0x6000027b54a0;
L_0x6000027b54a0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbe30;
L_0x6000027b5540 .array/port v0x6000025d1ef0, L_0x6000027b55e0;
L_0x6000027b55e0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dbe78;
L_0x6000027b5680 .part/v L_0x6000027ba1c0, v0x6000025d79f0_0, 1;
L_0x6000027b5720 .part/v L_0x6000027ba440, v0x6000025d79f0_0, 1;
S_0x1380ff2a0 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 5 356, 5 356 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000cd8fc0 .param/l "t" 1 5 356, +C4<00>;
L_0x600003db0b60 .functor AND 1, L_0x6000027ba6c0, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db0bd0 .functor AND 1, L_0x600003db0b60, v0x60000247f3c0_0, C4<1>, C4<1>;
L_0x600003db0c40 .functor AND 1, L_0x6000027ba800, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db0cb0 .functor AND 1, L_0x600003db0c40, v0x60000247fc30_0, C4<1>, C4<1>;
L_0x600003db0d20 .functor BUFZ 2, v0x60000247f690_0, C4<00>, C4<00>, C4<00>;
L_0x600003db0d90 .functor AND 1, L_0x6000027ba940, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db0e00 .functor AND 1, L_0x600003db0d90, v0x60000247f720_0, C4<1>, C4<1>;
L_0x600003db0e70 .functor AND 1, L_0x6000027baa80, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db0ee0 .functor AND 1, L_0x600003db0e70, v0x60000247efd0_0, C4<1>, C4<1>;
L_0x600003db0f50 .functor BUFZ 256, v0x60000247f7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0fc0 .functor BUFZ 1, v0x60000247f8d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db1030 .functor AND 1, L_0x6000027babc0, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db10a0 .functor AND 1, L_0x600003db1030, v0x60000247fa80_0, C4<1>, C4<1>;
v0x600002478000_0 .net *"_ivl_0", 2 0, L_0x6000027ba620;  1 drivers
v0x600002478090_0 .net *"_ivl_11", 0 0, L_0x600003db0bd0;  1 drivers
v0x600002478120_0 .net *"_ivl_12", 2 0, L_0x6000027ba760;  1 drivers
L_0x1300db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024781b0_0 .net *"_ivl_15", 0 0, L_0x1300db020;  1 drivers
L_0x1300db068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002478240_0 .net/2u *"_ivl_16", 2 0, L_0x1300db068;  1 drivers
v0x6000024782d0_0 .net *"_ivl_18", 0 0, L_0x6000027ba800;  1 drivers
v0x600002478360_0 .net *"_ivl_21", 0 0, L_0x600003db0c40;  1 drivers
v0x6000024783f0_0 .net *"_ivl_23", 0 0, L_0x600003db0cb0;  1 drivers
v0x600002478480_0 .net *"_ivl_27", 2 0, L_0x6000027ba8a0;  1 drivers
L_0x1300daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002478510_0 .net *"_ivl_3", 0 0, L_0x1300daf90;  1 drivers
L_0x1300db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024785a0_0 .net *"_ivl_30", 0 0, L_0x1300db0b0;  1 drivers
L_0x1300db0f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002478630_0 .net/2u *"_ivl_31", 2 0, L_0x1300db0f8;  1 drivers
v0x6000024786c0_0 .net *"_ivl_33", 0 0, L_0x6000027ba940;  1 drivers
v0x600002478750_0 .net *"_ivl_36", 0 0, L_0x600003db0d90;  1 drivers
v0x6000024787e0_0 .net *"_ivl_38", 0 0, L_0x600003db0e00;  1 drivers
v0x600002478870_0 .net *"_ivl_39", 2 0, L_0x6000027ba9e0;  1 drivers
L_0x1300dafd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002478900_0 .net/2u *"_ivl_4", 2 0, L_0x1300dafd8;  1 drivers
L_0x1300db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002478990_0 .net *"_ivl_42", 0 0, L_0x1300db140;  1 drivers
L_0x1300db188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002478a20_0 .net/2u *"_ivl_43", 2 0, L_0x1300db188;  1 drivers
v0x600002478ab0_0 .net *"_ivl_45", 0 0, L_0x6000027baa80;  1 drivers
v0x600002478b40_0 .net *"_ivl_48", 0 0, L_0x600003db0e70;  1 drivers
v0x600002478bd0_0 .net *"_ivl_50", 0 0, L_0x600003db0ee0;  1 drivers
v0x600002478c60_0 .net *"_ivl_55", 0 0, L_0x600003db0fc0;  1 drivers
v0x600002478cf0_0 .net *"_ivl_56", 2 0, L_0x6000027bab20;  1 drivers
L_0x1300db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002478d80_0 .net *"_ivl_59", 0 0, L_0x1300db1d0;  1 drivers
v0x600002478e10_0 .net *"_ivl_6", 0 0, L_0x6000027ba6c0;  1 drivers
L_0x1300db218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002478ea0_0 .net/2u *"_ivl_60", 2 0, L_0x1300db218;  1 drivers
v0x600002478f30_0 .net *"_ivl_62", 0 0, L_0x6000027babc0;  1 drivers
v0x600002478fc0_0 .net *"_ivl_65", 0 0, L_0x600003db1030;  1 drivers
v0x600002479050_0 .net *"_ivl_67", 0 0, L_0x600003db10a0;  1 drivers
v0x6000024790e0_0 .net *"_ivl_9", 0 0, L_0x600003db0b60;  1 drivers
L_0x6000027ba620 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300daf90;
L_0x6000027ba6c0 .cmp/eq 3, L_0x6000027ba620, L_0x1300dafd8;
L_0x6000027ba760 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db020;
L_0x6000027ba800 .cmp/eq 3, L_0x6000027ba760, L_0x1300db068;
L_0x6000027ba8a0 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db0b0;
L_0x6000027ba940 .cmp/eq 3, L_0x6000027ba8a0, L_0x1300db0f8;
L_0x6000027ba9e0 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db140;
L_0x6000027baa80 .cmp/eq 3, L_0x6000027ba9e0, L_0x1300db188;
L_0x6000027bab20 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db1d0;
L_0x6000027babc0 .cmp/eq 3, L_0x6000027bab20, L_0x1300db218;
S_0x1380fcc50 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 5 356, 5 356 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000369140 .param/l "t" 1 5 356, +C4<01>;
L_0x600003db1180 .functor AND 1, L_0x6000027bad00, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db11f0 .functor AND 1, L_0x600003db1180, v0x60000247f3c0_0, C4<1>, C4<1>;
L_0x600003db1260 .functor AND 1, L_0x6000027bae40, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db12d0 .functor AND 1, L_0x600003db1260, v0x60000247fc30_0, C4<1>, C4<1>;
L_0x600003db1340 .functor BUFZ 2, v0x60000247f690_0, C4<00>, C4<00>, C4<00>;
L_0x600003db13b0 .functor AND 1, L_0x6000027baf80, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1420 .functor AND 1, L_0x600003db13b0, v0x60000247f720_0, C4<1>, C4<1>;
L_0x600003db1490 .functor AND 1, L_0x6000027bb0c0, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1500 .functor AND 1, L_0x600003db1490, v0x60000247efd0_0, C4<1>, C4<1>;
L_0x600003db1570 .functor BUFZ 256, v0x60000247f7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db15e0 .functor BUFZ 1, v0x60000247f8d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db1650 .functor AND 1, L_0x6000027bb200, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db16c0 .functor AND 1, L_0x600003db1650, v0x60000247fa80_0, C4<1>, C4<1>;
v0x600002479170_0 .net *"_ivl_0", 2 0, L_0x6000027bac60;  1 drivers
v0x600002479200_0 .net *"_ivl_11", 0 0, L_0x600003db11f0;  1 drivers
v0x600002479290_0 .net *"_ivl_12", 2 0, L_0x6000027bada0;  1 drivers
L_0x1300db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002479320_0 .net *"_ivl_15", 0 0, L_0x1300db2f0;  1 drivers
L_0x1300db338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024793b0_0 .net/2u *"_ivl_16", 2 0, L_0x1300db338;  1 drivers
v0x600002479440_0 .net *"_ivl_18", 0 0, L_0x6000027bae40;  1 drivers
v0x6000024794d0_0 .net *"_ivl_21", 0 0, L_0x600003db1260;  1 drivers
v0x600002479560_0 .net *"_ivl_23", 0 0, L_0x600003db12d0;  1 drivers
v0x6000024795f0_0 .net *"_ivl_27", 2 0, L_0x6000027baee0;  1 drivers
L_0x1300db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002479680_0 .net *"_ivl_3", 0 0, L_0x1300db260;  1 drivers
L_0x1300db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002479710_0 .net *"_ivl_30", 0 0, L_0x1300db380;  1 drivers
L_0x1300db3c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024797a0_0 .net/2u *"_ivl_31", 2 0, L_0x1300db3c8;  1 drivers
v0x600002479830_0 .net *"_ivl_33", 0 0, L_0x6000027baf80;  1 drivers
v0x6000024798c0_0 .net *"_ivl_36", 0 0, L_0x600003db13b0;  1 drivers
v0x600002479950_0 .net *"_ivl_38", 0 0, L_0x600003db1420;  1 drivers
v0x6000024799e0_0 .net *"_ivl_39", 2 0, L_0x6000027bb020;  1 drivers
L_0x1300db2a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002479a70_0 .net/2u *"_ivl_4", 2 0, L_0x1300db2a8;  1 drivers
L_0x1300db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002479b00_0 .net *"_ivl_42", 0 0, L_0x1300db410;  1 drivers
L_0x1300db458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002479b90_0 .net/2u *"_ivl_43", 2 0, L_0x1300db458;  1 drivers
v0x600002479c20_0 .net *"_ivl_45", 0 0, L_0x6000027bb0c0;  1 drivers
v0x600002479cb0_0 .net *"_ivl_48", 0 0, L_0x600003db1490;  1 drivers
v0x600002479d40_0 .net *"_ivl_50", 0 0, L_0x600003db1500;  1 drivers
v0x600002479dd0_0 .net *"_ivl_55", 0 0, L_0x600003db15e0;  1 drivers
v0x600002479e60_0 .net *"_ivl_56", 2 0, L_0x6000027bb160;  1 drivers
L_0x1300db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002479ef0_0 .net *"_ivl_59", 0 0, L_0x1300db4a0;  1 drivers
v0x600002479f80_0 .net *"_ivl_6", 0 0, L_0x6000027bad00;  1 drivers
L_0x1300db4e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000247a010_0 .net/2u *"_ivl_60", 2 0, L_0x1300db4e8;  1 drivers
v0x60000247a0a0_0 .net *"_ivl_62", 0 0, L_0x6000027bb200;  1 drivers
v0x60000247a130_0 .net *"_ivl_65", 0 0, L_0x600003db1650;  1 drivers
v0x60000247a1c0_0 .net *"_ivl_67", 0 0, L_0x600003db16c0;  1 drivers
v0x60000247a250_0 .net *"_ivl_9", 0 0, L_0x600003db1180;  1 drivers
L_0x6000027bac60 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db260;
L_0x6000027bad00 .cmp/eq 3, L_0x6000027bac60, L_0x1300db2a8;
L_0x6000027bada0 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db2f0;
L_0x6000027bae40 .cmp/eq 3, L_0x6000027bada0, L_0x1300db338;
L_0x6000027baee0 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db380;
L_0x6000027baf80 .cmp/eq 3, L_0x6000027baee0, L_0x1300db3c8;
L_0x6000027bb020 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db410;
L_0x6000027bb0c0 .cmp/eq 3, L_0x6000027bb020, L_0x1300db458;
L_0x6000027bb160 .concat [ 2 1 0 0], v0x6000025d79f0_0, L_0x1300db4a0;
L_0x6000027bb200 .cmp/eq 3, L_0x6000027bb160, L_0x1300db4e8;
S_0x1380fa600 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 5 356, 5 356 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c98000 .param/l "t" 1 5 356, +C4<010>;
L_0x600003db17a0 .functor AND 1, L_0x6000027bb340, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1810 .functor AND 1, L_0x600003db17a0, v0x60000247f3c0_0, C4<1>, C4<1>;
L_0x600003db1880 .functor AND 1, L_0x6000027bb480, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db18f0 .functor AND 1, L_0x600003db1880, v0x60000247fc30_0, C4<1>, C4<1>;
L_0x600003db1960 .functor BUFZ 2, v0x60000247f690_0, C4<00>, C4<00>, C4<00>;
L_0x600003db19d0 .functor AND 1, L_0x6000027bb5c0, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1a40 .functor AND 1, L_0x600003db19d0, v0x60000247f720_0, C4<1>, C4<1>;
L_0x600003db1ab0 .functor AND 1, L_0x6000027bb700, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1b20 .functor AND 1, L_0x600003db1ab0, v0x60000247efd0_0, C4<1>, C4<1>;
L_0x600003db1b90 .functor BUFZ 256, v0x60000247f7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db1c00 .functor BUFZ 1, v0x60000247f8d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db1c70 .functor AND 1, L_0x6000027bb840, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1ce0 .functor AND 1, L_0x600003db1c70, v0x60000247fa80_0, C4<1>, C4<1>;
v0x60000247a2e0_0 .net *"_ivl_0", 3 0, L_0x6000027bb2a0;  1 drivers
v0x60000247a370_0 .net *"_ivl_11", 0 0, L_0x600003db1810;  1 drivers
v0x60000247a400_0 .net *"_ivl_12", 3 0, L_0x6000027bb3e0;  1 drivers
L_0x1300db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247a490_0 .net *"_ivl_15", 1 0, L_0x1300db5c0;  1 drivers
L_0x1300db608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000247a520_0 .net/2u *"_ivl_16", 3 0, L_0x1300db608;  1 drivers
v0x60000247a5b0_0 .net *"_ivl_18", 0 0, L_0x6000027bb480;  1 drivers
v0x60000247a640_0 .net *"_ivl_21", 0 0, L_0x600003db1880;  1 drivers
v0x60000247a6d0_0 .net *"_ivl_23", 0 0, L_0x600003db18f0;  1 drivers
v0x60000247a760_0 .net *"_ivl_27", 3 0, L_0x6000027bb520;  1 drivers
L_0x1300db530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247a7f0_0 .net *"_ivl_3", 1 0, L_0x1300db530;  1 drivers
L_0x1300db650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247a880_0 .net *"_ivl_30", 1 0, L_0x1300db650;  1 drivers
L_0x1300db698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000247a910_0 .net/2u *"_ivl_31", 3 0, L_0x1300db698;  1 drivers
v0x60000247a9a0_0 .net *"_ivl_33", 0 0, L_0x6000027bb5c0;  1 drivers
v0x60000247aa30_0 .net *"_ivl_36", 0 0, L_0x600003db19d0;  1 drivers
v0x60000247aac0_0 .net *"_ivl_38", 0 0, L_0x600003db1a40;  1 drivers
v0x60000247ab50_0 .net *"_ivl_39", 3 0, L_0x6000027bb660;  1 drivers
L_0x1300db578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000247abe0_0 .net/2u *"_ivl_4", 3 0, L_0x1300db578;  1 drivers
L_0x1300db6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247ac70_0 .net *"_ivl_42", 1 0, L_0x1300db6e0;  1 drivers
L_0x1300db728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000247ad00_0 .net/2u *"_ivl_43", 3 0, L_0x1300db728;  1 drivers
v0x60000247ad90_0 .net *"_ivl_45", 0 0, L_0x6000027bb700;  1 drivers
v0x60000247ae20_0 .net *"_ivl_48", 0 0, L_0x600003db1ab0;  1 drivers
v0x60000247aeb0_0 .net *"_ivl_50", 0 0, L_0x600003db1b20;  1 drivers
v0x60000247af40_0 .net *"_ivl_55", 0 0, L_0x600003db1c00;  1 drivers
v0x60000247afd0_0 .net *"_ivl_56", 3 0, L_0x6000027bb7a0;  1 drivers
L_0x1300db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247b060_0 .net *"_ivl_59", 1 0, L_0x1300db770;  1 drivers
v0x60000247b0f0_0 .net *"_ivl_6", 0 0, L_0x6000027bb340;  1 drivers
L_0x1300db7b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000247b180_0 .net/2u *"_ivl_60", 3 0, L_0x1300db7b8;  1 drivers
v0x60000247b210_0 .net *"_ivl_62", 0 0, L_0x6000027bb840;  1 drivers
v0x60000247b2a0_0 .net *"_ivl_65", 0 0, L_0x600003db1c70;  1 drivers
v0x60000247b330_0 .net *"_ivl_67", 0 0, L_0x600003db1ce0;  1 drivers
v0x60000247b3c0_0 .net *"_ivl_9", 0 0, L_0x600003db17a0;  1 drivers
L_0x6000027bb2a0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db530;
L_0x6000027bb340 .cmp/eq 4, L_0x6000027bb2a0, L_0x1300db578;
L_0x6000027bb3e0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db5c0;
L_0x6000027bb480 .cmp/eq 4, L_0x6000027bb3e0, L_0x1300db608;
L_0x6000027bb520 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db650;
L_0x6000027bb5c0 .cmp/eq 4, L_0x6000027bb520, L_0x1300db698;
L_0x6000027bb660 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db6e0;
L_0x6000027bb700 .cmp/eq 4, L_0x6000027bb660, L_0x1300db728;
L_0x6000027bb7a0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db770;
L_0x6000027bb840 .cmp/eq 4, L_0x6000027bb7a0, L_0x1300db7b8;
S_0x1380f7fb0 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 5 356, 5 356 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c98080 .param/l "t" 1 5 356, +C4<011>;
L_0x600003db1dc0 .functor AND 1, L_0x6000027bba20, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1e30 .functor AND 1, L_0x600003db1dc0, v0x60000247f3c0_0, C4<1>, C4<1>;
L_0x600003db1ea0 .functor AND 1, L_0x6000027bbc00, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db1f10 .functor AND 1, L_0x600003db1ea0, v0x60000247fc30_0, C4<1>, C4<1>;
L_0x600003db1f80 .functor BUFZ 2, v0x60000247f690_0, C4<00>, C4<00>, C4<00>;
L_0x600003db1ff0 .functor AND 1, L_0x6000027bbde0, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db2060 .functor AND 1, L_0x600003db1ff0, v0x60000247f720_0, C4<1>, C4<1>;
L_0x600003db20d0 .functor AND 1, L_0x6000027b4000, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db2140 .functor AND 1, L_0x600003db20d0, v0x60000247efd0_0, C4<1>, C4<1>;
L_0x600003db21b0 .functor BUFZ 256, v0x60000247f7b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db2220 .functor BUFZ 1, v0x60000247f8d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2290 .functor AND 1, L_0x6000027b4280, v0x6000025d7b10_0, C4<1>, C4<1>;
L_0x600003db2300 .functor AND 1, L_0x600003db2290, v0x60000247fa80_0, C4<1>, C4<1>;
v0x60000247b450_0 .net *"_ivl_0", 3 0, L_0x6000027bb980;  1 drivers
v0x60000247b4e0_0 .net *"_ivl_11", 0 0, L_0x600003db1e30;  1 drivers
v0x60000247b570_0 .net *"_ivl_12", 3 0, L_0x6000027bbb60;  1 drivers
L_0x1300db890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247b600_0 .net *"_ivl_15", 1 0, L_0x1300db890;  1 drivers
L_0x1300db8d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000247b690_0 .net/2u *"_ivl_16", 3 0, L_0x1300db8d8;  1 drivers
v0x60000247b720_0 .net *"_ivl_18", 0 0, L_0x6000027bbc00;  1 drivers
v0x60000247b7b0_0 .net *"_ivl_21", 0 0, L_0x600003db1ea0;  1 drivers
v0x60000247b840_0 .net *"_ivl_23", 0 0, L_0x600003db1f10;  1 drivers
v0x60000247b8d0_0 .net *"_ivl_27", 3 0, L_0x6000027bbd40;  1 drivers
L_0x1300db800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247b960_0 .net *"_ivl_3", 1 0, L_0x1300db800;  1 drivers
L_0x1300db920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247b9f0_0 .net *"_ivl_30", 1 0, L_0x1300db920;  1 drivers
L_0x1300db968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000247ba80_0 .net/2u *"_ivl_31", 3 0, L_0x1300db968;  1 drivers
v0x60000247bb10_0 .net *"_ivl_33", 0 0, L_0x6000027bbde0;  1 drivers
v0x60000247bba0_0 .net *"_ivl_36", 0 0, L_0x600003db1ff0;  1 drivers
v0x60000247bc30_0 .net *"_ivl_38", 0 0, L_0x600003db2060;  1 drivers
v0x60000247bcc0_0 .net *"_ivl_39", 3 0, L_0x6000027bbf20;  1 drivers
L_0x1300db848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000247bd50_0 .net/2u *"_ivl_4", 3 0, L_0x1300db848;  1 drivers
L_0x1300db9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000247bde0_0 .net *"_ivl_42", 1 0, L_0x1300db9b0;  1 drivers
L_0x1300db9f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000247be70_0 .net/2u *"_ivl_43", 3 0, L_0x1300db9f8;  1 drivers
v0x60000247bf00_0 .net *"_ivl_45", 0 0, L_0x6000027b4000;  1 drivers
v0x600002474000_0 .net *"_ivl_48", 0 0, L_0x600003db20d0;  1 drivers
v0x600002474090_0 .net *"_ivl_50", 0 0, L_0x600003db2140;  1 drivers
v0x600002474120_0 .net *"_ivl_55", 0 0, L_0x600003db2220;  1 drivers
v0x6000024741b0_0 .net *"_ivl_56", 3 0, L_0x6000027b41e0;  1 drivers
L_0x1300dba40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002474240_0 .net *"_ivl_59", 1 0, L_0x1300dba40;  1 drivers
v0x6000024742d0_0 .net *"_ivl_6", 0 0, L_0x6000027bba20;  1 drivers
L_0x1300dba88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002474360_0 .net/2u *"_ivl_60", 3 0, L_0x1300dba88;  1 drivers
v0x6000024743f0_0 .net *"_ivl_62", 0 0, L_0x6000027b4280;  1 drivers
v0x600002474480_0 .net *"_ivl_65", 0 0, L_0x600003db2290;  1 drivers
v0x600002474510_0 .net *"_ivl_67", 0 0, L_0x600003db2300;  1 drivers
v0x6000024745a0_0 .net *"_ivl_9", 0 0, L_0x600003db1dc0;  1 drivers
L_0x6000027bb980 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db800;
L_0x6000027bba20 .cmp/eq 4, L_0x6000027bb980, L_0x1300db848;
L_0x6000027bbb60 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db890;
L_0x6000027bbc00 .cmp/eq 4, L_0x6000027bbb60, L_0x1300db8d8;
L_0x6000027bbd40 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db920;
L_0x6000027bbde0 .cmp/eq 4, L_0x6000027bbd40, L_0x1300db968;
L_0x6000027bbf20 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300db9b0;
L_0x6000027b4000 .cmp/eq 4, L_0x6000027bbf20, L_0x1300db9f8;
L_0x6000027b41e0 .concat [ 2 2 0 0], v0x6000025d79f0_0, L_0x1300dba40;
L_0x6000027b4280 .cmp/eq 4, L_0x6000027b41e0, L_0x1300dba88;
S_0x1380f5960 .scope module, "gcp_inst" "global_cmd_processor" 5 167, 6 13 0, S_0x1380de4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x1380d0090 .param/l "ADDR_CTRL" 1 6 97, C4<000000000000>;
P_0x1380d00d0 .param/l "ADDR_IRQ_EN" 1 6 99, C4<000000001000>;
P_0x1380d0110 .param/l "ADDR_IRQ_STATUS" 1 6 100, C4<000000001100>;
P_0x1380d0150 .param/l "ADDR_STATUS" 1 6 98, C4<000000000100>;
P_0x1380d0190 .param/l "ADDR_TPC_BASE" 1 6 101, C4<000100000000>;
P_0x1380d01d0 .param/l "ADDR_TPC_STRIDE" 1 6 102, C4<000000010000>;
P_0x1380d0210 .param/l "AXI_ADDR_W" 0 6 16, +C4<00000000000000000000000000001100>;
P_0x1380d0250 .param/l "AXI_DATA_W" 0 6 17, +C4<00000000000000000000000000100000>;
P_0x1380d0290 .param/l "AXI_IDLE" 1 6 115, C4<000>;
P_0x1380d02d0 .param/l "AXI_READ_DATA" 1 6 117, C4<010>;
P_0x1380d0310 .param/l "AXI_WRITE_RESP" 1 6 116, C4<001>;
P_0x1380d0350 .param/l "NUM_TPCS" 0 6 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x1380d0390 .param/l "SRAM_ADDR_W" 0 6 15, +C4<00000000000000000000000000010100>;
L_0x600003db2920 .functor NOT 4, L_0x6000027b4960, C4<0000>, C4<0000>, C4<0000>;
L_0x600003db2990 .functor OR 4, v0x600002476c70_0, L_0x600003db2920, C4<0000>, C4<0000>;
L_0x1300dbad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600003db2a00 .functor OR 4, L_0x600003db2990, L_0x1300dbad0, C4<0000>, C4<0000>;
L_0x600003db2ae0 .functor NOT 4, L_0x6000027b4aa0, C4<0000>, C4<0000>, C4<0000>;
L_0x600003db2b50 .functor OR 4, L_0x6000027b9a40, L_0x600003db2ae0, C4<0000>, C4<0000>;
L_0x1300dbb18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600003db2bc0 .functor OR 4, L_0x600003db2b50, L_0x1300dbb18, C4<0000>, C4<0000>;
L_0x600003db2c30 .functor BUFZ 1, v0x600002476130_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2ca0 .functor BUFZ 1, v0x600002476880_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2d10 .functor BUFZ 1, v0x600002476400_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2d80 .functor BUFZ 1, v0x600002475ef0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2df0 .functor BUFZ 32, v0x600002475830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003db2e60 .functor BUFZ 1, v0x6000024766d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2ed0 .functor BUFZ 1, v0x600002475950_0, C4<0>, C4<0>, C4<0>;
L_0x600003db2fb0 .functor BUFZ 1, v0x600002475cb0_0, C4<0>, C4<0>, C4<0>;
v0x6000024750e0_0 .net *"_ivl_27", 3 0, L_0x6000027b4960;  1 drivers
v0x600002475170_0 .net *"_ivl_28", 3 0, L_0x600003db2920;  1 drivers
v0x600002475200_0 .net *"_ivl_30", 3 0, L_0x600003db2990;  1 drivers
v0x600002475290_0 .net/2u *"_ivl_32", 3 0, L_0x1300dbad0;  1 drivers
v0x600002475320_0 .net *"_ivl_34", 3 0, L_0x600003db2a00;  1 drivers
v0x6000024753b0_0 .net *"_ivl_39", 3 0, L_0x6000027b4aa0;  1 drivers
v0x600002475440_0 .net *"_ivl_40", 3 0, L_0x600003db2ae0;  1 drivers
v0x6000024754d0_0 .net *"_ivl_42", 3 0, L_0x600003db2b50;  1 drivers
v0x600002475560_0 .net/2u *"_ivl_44", 3 0, L_0x1300dbb18;  1 drivers
v0x6000024755f0_0 .net *"_ivl_46", 3 0, L_0x600003db2bc0;  1 drivers
v0x600002475680_0 .net "all_enabled_done", 0 0, L_0x6000027b4a00;  1 drivers
v0x600002475710_0 .net "all_sync_requested", 0 0, L_0x6000027b4b40;  1 drivers
v0x6000024757a0_0 .var "axi_addr_reg", 11 0;
v0x600002475830_0 .var "axi_rdata_reg", 31 0;
v0x6000024758c0_0 .var "axi_state", 2 0;
v0x600002475950_0 .var "barrier_active", 0 0;
v0x6000024759e0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002475a70_0 .var "global_start_pulse", 0 0;
v0x600002475b00_0 .net "global_sync_out", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x600002475b90_0 .net "irq", 0 0, L_0x600003db2fb0;  alias, 1 drivers
v0x600002475c20_0 .var "irq_enable", 0 0;
v0x600002475cb0_0 .var "irq_status", 0 0;
v0x600002475d40_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002475dd0_0 .net "s_axi_araddr", 11 0, v0x6000025ce0a0_0;  alias, 1 drivers
v0x600002475e60_0 .net "s_axi_arready", 0 0, L_0x600003db2d80;  alias, 1 drivers
v0x600002475ef0_0 .var "s_axi_arready_reg", 0 0;
v0x600002475f80_0 .net "s_axi_arvalid", 0 0, v0x6000025ce1c0_0;  alias, 1 drivers
v0x600002476010_0 .net "s_axi_awaddr", 11 0, v0x6000025ce250_0;  alias, 1 drivers
v0x6000024760a0_0 .net "s_axi_awready", 0 0, L_0x600003db2c30;  alias, 1 drivers
v0x600002476130_0 .var "s_axi_awready_reg", 0 0;
v0x6000024761c0_0 .net "s_axi_awvalid", 0 0, v0x6000025ce370_0;  alias, 1 drivers
v0x600002476250_0 .net "s_axi_bready", 0 0, v0x6000025ce400_0;  alias, 1 drivers
v0x6000024762e0_0 .net "s_axi_bresp", 1 0, L_0x1300dbb60;  alias, 1 drivers
v0x600002476370_0 .net "s_axi_bvalid", 0 0, L_0x600003db2d10;  alias, 1 drivers
v0x600002476400_0 .var "s_axi_bvalid_reg", 0 0;
v0x600002476490_0 .net "s_axi_rdata", 31 0, L_0x600003db2df0;  alias, 1 drivers
v0x600002476520_0 .net "s_axi_rready", 0 0, v0x6000025ce640_0;  alias, 1 drivers
v0x6000024765b0_0 .net "s_axi_rresp", 1 0, L_0x1300dbba8;  alias, 1 drivers
v0x600002476640_0 .net "s_axi_rvalid", 0 0, L_0x600003db2e60;  alias, 1 drivers
v0x6000024766d0_0 .var "s_axi_rvalid_reg", 0 0;
v0x600002476760_0 .net "s_axi_wdata", 31 0, v0x6000025ce7f0_0;  alias, 1 drivers
v0x6000024767f0_0 .net "s_axi_wready", 0 0, L_0x600003db2ca0;  alias, 1 drivers
v0x600002476880_0 .var "s_axi_wready_reg", 0 0;
v0x600002476910_0 .net "s_axi_wstrb", 3 0, v0x6000025ce910_0;  alias, 1 drivers
v0x6000024769a0_0 .net "s_axi_wvalid", 0 0, v0x6000025ce9a0_0;  alias, 1 drivers
v0x600002476a30_0 .net "sync_grant", 3 0, L_0x6000027b4820;  alias, 1 drivers
v0x600002476ac0_0 .net "sync_request", 3 0, L_0x6000027b9a40;  alias, 1 drivers
v0x600002476b50_0 .net "tpc_busy", 3 0, L_0x6000027b9860;  alias, 1 drivers
v0x600002476be0_0 .net "tpc_done", 3 0, L_0x6000027b9900;  alias, 1 drivers
v0x600002476c70_0 .var "tpc_done_latch", 3 0;
v0x600002476d00_0 .var "tpc_enable", 7 0;
v0x600002476d90_0 .net "tpc_error", 3 0, L_0x6000027b99a0;  alias, 1 drivers
v0x600002476e20 .array "tpc_pc", 3 0, 19 0;
v0x600002476eb0_0 .net "tpc_start", 3 0, L_0x6000027b46e0;  alias, 1 drivers
v0x600002476f40 .array "tpc_start_pc", 3 0;
v0x600002476f40_0 .net v0x600002476f40 0, 19 0, v0x600002476e20_0; 1 drivers
v0x600002476f40_1 .net v0x600002476f40 1, 19 0, v0x600002476e20_1; 1 drivers
v0x600002476f40_2 .net v0x600002476f40 2, 19 0, v0x600002476e20_2; 1 drivers
v0x600002476f40_3 .net v0x600002476f40 3, 19 0, v0x600002476e20_3; 1 drivers
L_0x6000027b4320 .part v0x600002476d00_0, 0, 1;
L_0x6000027b43c0 .part L_0x6000027b9a40, 0, 1;
L_0x6000027b4460 .part v0x600002476d00_0, 1, 1;
L_0x6000027b4500 .part L_0x6000027b9a40, 1, 1;
L_0x6000027b45a0 .part v0x600002476d00_0, 2, 1;
L_0x6000027b4640 .part L_0x6000027b9a40, 2, 1;
L_0x6000027b46e0 .concat8 [ 1 1 1 1], L_0x600003db23e0, L_0x600003db2530, L_0x600003db2680, L_0x600003db27d0;
L_0x6000027b4780 .part v0x600002476d00_0, 3, 1;
L_0x6000027b4820 .concat8 [ 1 1 1 1], L_0x600003db24c0, L_0x600003db2610, L_0x600003db2760, L_0x600003db28b0;
L_0x6000027b48c0 .part L_0x6000027b9a40, 3, 1;
L_0x6000027b4960 .part v0x600002476d00_0, 0, 4;
L_0x6000027b4a00 .reduce/and L_0x600003db2a00;
L_0x6000027b4aa0 .part v0x600002476d00_0, 0, 4;
L_0x6000027b4b40 .reduce/and L_0x600003db2bc0;
S_0x1380f3310 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 172, 6 172 0, S_0x1380f5960;
 .timescale 0 0;
v0x600002474630_0 .var/i "i", 31 0;
S_0x1380f0cc0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 216, 6 216 0, S_0x1380f5960;
 .timescale 0 0;
v0x6000024746c0_0 .var/i "i", 31 0;
S_0x1380ee670 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 6 254, 6 254 0, S_0x1380f5960;
 .timescale 0 0;
v0x600002474750_0 .var/i "i", 31 0;
S_0x1380ec020 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 6 330, 6 330 0, S_0x1380f5960;
 .timescale 0 0;
P_0x600000c984c0 .param/l "t" 1 6 330, +C4<00>;
L_0x600003db23e0 .functor AND 1, v0x600002475a70_0, L_0x6000027b4320, C4<1>, C4<1>;
L_0x600003db24c0 .functor AND 1, v0x600002475950_0, L_0x6000027b43c0, C4<1>, C4<1>;
v0x6000024747e0_0 .net *"_ivl_0", 0 0, L_0x6000027b4320;  1 drivers
v0x600002474870_0 .net *"_ivl_2", 0 0, L_0x600003db23e0;  1 drivers
v0x600002474900_0 .net *"_ivl_7", 0 0, L_0x6000027b43c0;  1 drivers
v0x600002474990_0 .net *"_ivl_9", 0 0, L_0x600003db24c0;  1 drivers
S_0x1380e99d0 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 6 330, 6 330 0, S_0x1380f5960;
 .timescale 0 0;
P_0x600000c98580 .param/l "t" 1 6 330, +C4<01>;
L_0x600003db2530 .functor AND 1, v0x600002475a70_0, L_0x6000027b4460, C4<1>, C4<1>;
L_0x600003db2610 .functor AND 1, v0x600002475950_0, L_0x6000027b4500, C4<1>, C4<1>;
v0x600002474a20_0 .net *"_ivl_0", 0 0, L_0x6000027b4460;  1 drivers
v0x600002474ab0_0 .net *"_ivl_2", 0 0, L_0x600003db2530;  1 drivers
v0x600002474b40_0 .net *"_ivl_7", 0 0, L_0x6000027b4500;  1 drivers
v0x600002474bd0_0 .net *"_ivl_9", 0 0, L_0x600003db2610;  1 drivers
S_0x1380e7380 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 6 330, 6 330 0, S_0x1380f5960;
 .timescale 0 0;
P_0x600000c98600 .param/l "t" 1 6 330, +C4<010>;
L_0x600003db2680 .functor AND 1, v0x600002475a70_0, L_0x6000027b45a0, C4<1>, C4<1>;
L_0x600003db2760 .functor AND 1, v0x600002475950_0, L_0x6000027b4640, C4<1>, C4<1>;
v0x600002474c60_0 .net *"_ivl_0", 0 0, L_0x6000027b45a0;  1 drivers
v0x600002474cf0_0 .net *"_ivl_2", 0 0, L_0x600003db2680;  1 drivers
v0x600002474d80_0 .net *"_ivl_7", 0 0, L_0x6000027b4640;  1 drivers
v0x600002474e10_0 .net *"_ivl_9", 0 0, L_0x600003db2760;  1 drivers
S_0x1380e4d30 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 6 330, 6 330 0, S_0x1380f5960;
 .timescale 0 0;
P_0x600000c98680 .param/l "t" 1 6 330, +C4<011>;
L_0x600003db27d0 .functor AND 1, v0x600002475a70_0, L_0x6000027b4780, C4<1>, C4<1>;
L_0x600003db28b0 .functor AND 1, v0x600002475950_0, L_0x6000027b48c0, C4<1>, C4<1>;
v0x600002474ea0_0 .net *"_ivl_0", 0 0, L_0x6000027b4780;  1 drivers
v0x600002474f30_0 .net *"_ivl_2", 0 0, L_0x600003db27d0;  1 drivers
v0x600002474fc0_0 .net *"_ivl_7", 0 0, L_0x6000027b48c0;  1 drivers
v0x600002475050_0 .net *"_ivl_9", 0 0, L_0x600003db28b0;  1 drivers
S_0x1380e0090 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 5 212, 5 212 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c98700 .param/l "t" 1 5 212, +C4<00>;
v0x60000244ee20_0 .net/2u *"_ivl_28", 0 0, L_0x1300d2b60;  1 drivers
v0x60000244eeb0_0 .net/2u *"_ivl_30", 0 0, L_0x1300d2ba8;  1 drivers
S_0x13809a4f0 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x1380e0090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12f850c00 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x12f850c40 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x12f850c80 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x12f850cc0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x12f850d00 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x12f850d40 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x12f850d80 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x12f850dc0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x12f850e00 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x12f850e40 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x12f850e80 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x12f850ec0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x12f850f00 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x12f850f40 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x12f850f80 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x12f850fc0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x12f851000 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x600003dc8d20 .functor BUFZ 1, v0x60000244c5a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de3950 .functor OR 1, L_0x6000027f4f00, L_0x6000027f4be0, C4<0>, C4<0>;
L_0x600003de39c0 .functor AND 1, L_0x600003de3b80, L_0x600003de3950, C4<1>, C4<1>;
L_0x600003de3870 .functor BUFZ 1, v0x60000244d5f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de38e0 .functor BUFZ 1, v0x60000244d0e0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de3db0 .functor AND 1, L_0x6000027f1040, L_0x6000027f12c0, C4<1>, C4<1>;
L_0x600003de3d40 .functor AND 1, L_0x600003de3db0, L_0x6000027f1360, C4<1>, C4<1>;
v0x600002452520_0 .net *"_ivl_24", 19 0, L_0x6000027f5860;  1 drivers
L_0x1300d2530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024525b0_0 .net *"_ivl_27", 3 0, L_0x1300d2530;  1 drivers
v0x600002452640_0 .net *"_ivl_28", 19 0, L_0x6000027f5680;  1 drivers
L_0x1300d2578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024526d0_0 .net *"_ivl_31", 14 0, L_0x1300d2578;  1 drivers
L_0x1300d25c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002452760_0 .net/2u *"_ivl_34", 2 0, L_0x1300d25c0;  1 drivers
v0x6000024527f0_0 .net *"_ivl_38", 19 0, L_0x6000027f72a0;  1 drivers
L_0x1300d2608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002452880_0 .net *"_ivl_41", 3 0, L_0x1300d2608;  1 drivers
v0x600002452910_0 .net *"_ivl_42", 19 0, L_0x6000027f7200;  1 drivers
L_0x1300d2650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024529a0_0 .net *"_ivl_45", 3 0, L_0x1300d2650;  1 drivers
L_0x1300d2698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002452a30_0 .net/2u *"_ivl_48", 2 0, L_0x1300d2698;  1 drivers
v0x600002452ac0_0 .net *"_ivl_52", 19 0, L_0x6000027f5360;  1 drivers
L_0x1300d26e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002452b50_0 .net *"_ivl_55", 3 0, L_0x1300d26e0;  1 drivers
v0x600002452be0_0 .net *"_ivl_56", 19 0, L_0x6000027f5400;  1 drivers
L_0x1300d2728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002452c70_0 .net *"_ivl_59", 3 0, L_0x1300d2728;  1 drivers
L_0x1300d2770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002452d00_0 .net *"_ivl_63", 127 0, L_0x1300d2770;  1 drivers
v0x600002452d90_0 .net *"_ivl_65", 127 0, L_0x6000027f4d20;  1 drivers
L_0x1300d27b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002452e20_0 .net/2u *"_ivl_68", 2 0, L_0x1300d27b8;  1 drivers
v0x600002452eb0_0 .net *"_ivl_70", 0 0, L_0x6000027f4f00;  1 drivers
L_0x1300d2800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002452f40_0 .net/2u *"_ivl_72", 2 0, L_0x1300d2800;  1 drivers
v0x600002452fd0_0 .net *"_ivl_74", 0 0, L_0x6000027f4be0;  1 drivers
v0x600002453060_0 .net *"_ivl_77", 0 0, L_0x600003de3950;  1 drivers
v0x6000024530f0_0 .net *"_ivl_87", 0 0, L_0x600003de3db0;  1 drivers
v0x600002453180_0 .net *"_ivl_89", 0 0, L_0x6000027f1360;  1 drivers
v0x600002453210_0 .var "act_data_d", 31 0;
v0x6000024532a0_0 .var "act_valid_d", 0 0;
v0x600002453330_0 .var "act_valid_d2", 0 0;
v0x6000024533c0_0 .net "axi_araddr", 39 0, L_0x600003de2fb0;  alias, 1 drivers
v0x600002453450_0 .net "axi_arlen", 7 0, L_0x600003de3020;  alias, 1 drivers
v0x6000024534e0_0 .net "axi_arready", 0 0, L_0x6000027f0e60;  1 drivers
v0x600002453570_0 .net "axi_arvalid", 0 0, v0x6000024773c0_0;  1 drivers
v0x600002453600_0 .net "axi_awaddr", 39 0, L_0x600003de3250;  alias, 1 drivers
v0x600002453690_0 .net "axi_awlen", 7 0, L_0x600003de32c0;  alias, 1 drivers
v0x600002453720_0 .net "axi_awready", 0 0, L_0x6000027f0f00;  1 drivers
v0x6000024537b0_0 .net "axi_awvalid", 0 0, v0x6000024777b0_0;  1 drivers
v0x600002453840_0 .net "axi_bready", 0 0, L_0x1300d2968;  1 drivers
v0x6000024538d0_0 .net "axi_bresp", 1 0, L_0x600003db0d20;  alias, 1 drivers
v0x600002453960_0 .net "axi_bvalid", 0 0, L_0x6000027f0dc0;  1 drivers
v0x6000024539f0_0 .net "axi_rdata", 255 0, L_0x600003db0f50;  alias, 1 drivers
v0x600002453a80_0 .net "axi_rlast", 0 0, L_0x6000027f0c80;  1 drivers
v0x600002453b10_0 .net "axi_rready", 0 0, v0x600002477ba0_0;  1 drivers
v0x600002453ba0_0 .net "axi_rvalid", 0 0, L_0x6000027f0d20;  1 drivers
v0x600002453c30_0 .net "axi_wdata", 255 0, L_0x600003de31e0;  alias, 1 drivers
v0x600002453cc0_0 .net "axi_wlast", 0 0, v0x600002477e70_0;  1 drivers
v0x600002453d50_0 .net "axi_wready", 0 0, L_0x6000027f0fa0;  1 drivers
v0x600002453de0_0 .net "axi_wvalid", 0 0, v0x600002470090_0;  1 drivers
v0x600002453e70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002453f00_0 .net "dma_lcp_done", 0 0, L_0x600003de3560;  1 drivers
v0x60000244c000_0 .net "dma_lcp_ready", 0 0, L_0x6000027f2580;  1 drivers
v0x60000244c090_0 .net "dma_sram_addr", 19 0, v0x600002470fc0_0;  1 drivers
v0x60000244c120_0 .net "dma_sram_rdata", 255 0, L_0x600003de2d80;  1 drivers
v0x60000244c1b0_0 .net "dma_sram_re", 0 0, L_0x600003de33a0;  1 drivers
v0x60000244c240_0 .net "dma_sram_ready", 0 0, L_0x6000027f14a0;  1 drivers
v0x60000244c2d0_0 .net "dma_sram_wdata", 255 0, L_0x600003de3480;  1 drivers
v0x60000244c360_0 .net "dma_sram_we", 0 0, L_0x600003de3330;  1 drivers
v0x60000244c3f0_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x60000244c480 .array "instr_mem", 4095 0, 127 0;
v0x60000244c510_0 .var "instr_rdata_reg", 127 0;
v0x60000244c5a0_0 .var "instr_valid_reg", 0 0;
v0x60000244c630_0 .net "lcp_dma_cmd", 127 0, v0x600002472ac0_0;  1 drivers
v0x60000244c6c0_0 .net "lcp_dma_valid", 0 0, L_0x600003dc81c0;  1 drivers
v0x60000244c750_0 .net "lcp_imem_addr", 19 0, L_0x600003dc8540;  1 drivers
v0x60000244c7e0_0 .net "lcp_imem_data", 127 0, v0x60000244c510_0;  1 drivers
v0x60000244c870_0 .net "lcp_imem_re", 0 0, L_0x600003dc8460;  1 drivers
v0x60000244c900_0 .net "lcp_imem_valid", 0 0, L_0x600003dc8d20;  1 drivers
v0x60000244c990_0 .net "lcp_mxu_cmd", 127 0, v0x6000024737b0_0;  1 drivers
v0x60000244ca20_0 .net "lcp_mxu_valid", 0 0, L_0x600003dc8380;  1 drivers
v0x60000244cab0_0 .net "lcp_vpu_cmd", 127 0, v0x60000246c3f0_0;  1 drivers
v0x60000244cb40_0 .net "lcp_vpu_valid", 0 0, L_0x600003dc82a0;  1 drivers
v0x60000244cbd0_0 .net "mxu_a_addr", 19 0, L_0x6000027f7160;  1 drivers
v0x60000244cc60_0 .net "mxu_a_rdata", 255 0, L_0x600003de2e60;  1 drivers
v0x60000244ccf0_0 .net "mxu_a_re", 0 0, L_0x6000027f70c0;  1 drivers
v0x60000244cd80_0 .net "mxu_a_ready", 0 0, L_0x6000027f15e0;  1 drivers
v0x60000244ce10_0 .net "mxu_cfg_k", 15 0, L_0x6000027e1ae0;  1 drivers
v0x60000244cea0_0 .net "mxu_cfg_m", 15 0, L_0x6000027e19a0;  1 drivers
v0x60000244cf30_0 .net "mxu_cfg_n", 15 0, L_0x6000027e1a40;  1 drivers
v0x60000244cfc0_0 .var "mxu_col_cnt", 4 0;
v0x60000244d050_0 .var "mxu_cycle_cnt", 15 0;
v0x60000244d0e0_0 .var "mxu_done_reg", 0 0;
v0x60000244d170_0 .net "mxu_dst_addr", 15 0, L_0x6000027e17c0;  1 drivers
v0x60000244d200_0 .net "mxu_lcp_done", 0 0, L_0x600003de38e0;  1 drivers
v0x60000244d290_0 .net "mxu_lcp_ready", 0 0, L_0x600003de3870;  1 drivers
v0x60000244d320_0 .net "mxu_o_addr", 19 0, L_0x6000027f4e60;  1 drivers
v0x60000244d3b0_0 .net "mxu_o_ready", 0 0, L_0x6000027f1400;  1 drivers
v0x60000244d440_0 .net "mxu_o_wdata", 255 0, L_0x6000027f4dc0;  1 drivers
v0x60000244d4d0_0 .net "mxu_o_we", 0 0, L_0x600003de39c0;  1 drivers
v0x60000244d560_0 .var "mxu_out_cnt", 15 0;
v0x60000244d5f0_0 .var "mxu_ready_reg", 0 0;
v0x60000244d680_0 .net "mxu_src0_addr", 15 0, L_0x6000027e1860;  1 drivers
v0x60000244d710_0 .net "mxu_src1_addr", 15 0, L_0x6000027e1900;  1 drivers
v0x60000244d7a0_0 .var "mxu_start_array", 0 0;
v0x60000244d830_0 .var "mxu_start_array_d", 0 0;
v0x60000244d8c0_0 .var "mxu_state", 2 0;
v0x60000244d950_0 .net "mxu_subop", 7 0, L_0x6000027e1720;  1 drivers
v0x60000244d9e0_0 .net "mxu_w_addr", 19 0, L_0x6000027f5720;  1 drivers
v0x60000244da70_0 .net "mxu_w_rdata", 255 0, v0x600002457a80_0;  1 drivers
v0x60000244db00_0 .net "mxu_w_re", 0 0, L_0x6000027f7480;  1 drivers
v0x60000244db90_0 .net "mxu_w_ready", 0 0, L_0x6000027f1ae0;  1 drivers
v0x60000244dc20_0 .net "noc_data_write", 0 0, L_0x600003de3d40;  1 drivers
v0x60000244dcb0_0 .net "noc_rx_addr", 19 0, L_0x1300d2b18;  alias, 1 drivers
v0x60000244dd40_0 .net "noc_rx_data", 255 0, L_0x1300d2ad0;  alias, 1 drivers
v0x60000244ddd0_0 .net "noc_rx_is_instr", 0 0, L_0x6000027f10e0;  1 drivers
v0x60000244de60_0 .net "noc_rx_ready", 0 0, L_0x6000027f12c0;  1 drivers
v0x60000244def0_0 .net "noc_rx_valid", 0 0, L_0x6000027f1040;  1 drivers
L_0x1300d29f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000244df80_0 .net "noc_tx_addr", 19 0, L_0x1300d29f8;  1 drivers
L_0x1300d29b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000244e010_0 .net "noc_tx_data", 255 0, L_0x1300d29b0;  1 drivers
L_0x1300d2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000244e0a0_0 .net "noc_tx_ready", 0 0, L_0x1300d2a88;  1 drivers
L_0x1300d2a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000244e130_0 .net "noc_tx_valid", 0 0, L_0x1300d2a40;  1 drivers
v0x60000244e1c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000244e250_0 .net "sync_grant", 0 0, L_0x6000027f1220;  1 drivers
v0x60000244e2e0_0 .net "sync_request", 0 0, v0x60000246c240_0;  1 drivers
v0x60000244e370_0 .net "systolic_busy", 0 0, L_0x600003ddabc0;  1 drivers
v0x60000244e400_0 .net "systolic_done", 0 0, L_0x6000027f5d60;  1 drivers
v0x60000244e490_0 .net "systolic_result", 127 0, L_0x6000027f6120;  1 drivers
v0x60000244e520_0 .net "systolic_result_valid", 0 0, L_0x600003de3b80;  1 drivers
v0x60000244e5b0_0 .net "tpc_busy", 0 0, L_0x600003dc80e0;  1 drivers
v0x60000244e640_0 .net "tpc_done", 0 0, v0x600002472e20_0;  1 drivers
v0x60000244e6d0_0 .net "tpc_error", 0 0, v0x600002472f40_0;  1 drivers
v0x60000244e760_0 .net "tpc_start", 0 0, L_0x6000027f1180;  1 drivers
v0x60000244e7f0_0 .net "tpc_start_pc", 19 0, L_0x600003db3020;  alias, 1 drivers
v0x60000244e880_0 .net "vpu_lcp_done", 0 0, L_0x600003de36b0;  1 drivers
v0x60000244e910_0 .net "vpu_lcp_ready", 0 0, L_0x6000027f2da0;  1 drivers
v0x60000244e9a0_0 .net "vpu_sram_addr", 19 0, v0x6000024518c0_0;  1 drivers
v0x60000244ea30_0 .net "vpu_sram_rdata", 255 0, L_0x600003de2d10;  1 drivers
v0x60000244eac0_0 .net "vpu_sram_re", 0 0, L_0x600003de34f0;  1 drivers
v0x60000244eb50_0 .net "vpu_sram_ready", 0 0, L_0x6000027f1540;  1 drivers
v0x60000244ebe0_0 .net "vpu_sram_wdata", 255 0, L_0x600003de35d0;  1 drivers
v0x60000244ec70_0 .net "vpu_sram_we", 0 0, L_0x600003de3640;  1 drivers
v0x60000244ed00_0 .var "weight_load_col_d", 1 0;
v0x60000244ed90_0 .var "weight_load_en_d", 0 0;
L_0x6000027e1720 .part v0x6000024737b0_0, 112, 8;
L_0x6000027e17c0 .part v0x6000024737b0_0, 96, 16;
L_0x6000027e1860 .part v0x6000024737b0_0, 80, 16;
L_0x6000027e1900 .part v0x6000024737b0_0, 64, 16;
L_0x6000027e19a0 .part v0x6000024737b0_0, 48, 16;
L_0x6000027e1a40 .part v0x6000024737b0_0, 32, 16;
L_0x6000027e1ae0 .part v0x6000024737b0_0, 16, 16;
L_0x6000027f57c0 .part v0x600002457a80_0, 0, 32;
L_0x6000027f5860 .concat [ 16 4 0 0], L_0x6000027e1900, L_0x1300d2530;
L_0x6000027f5680 .concat [ 5 15 0 0], v0x60000244cfc0_0, L_0x1300d2578;
L_0x6000027f5720 .arith/sum 20, L_0x6000027f5860, L_0x6000027f5680;
L_0x6000027f7480 .cmp/eq 3, v0x60000244d8c0_0, L_0x1300d25c0;
L_0x6000027f72a0 .concat [ 16 4 0 0], L_0x6000027e1860, L_0x1300d2608;
L_0x6000027f7200 .concat [ 16 4 0 0], v0x60000244d050_0, L_0x1300d2650;
L_0x6000027f7160 .arith/sum 20, L_0x6000027f72a0, L_0x6000027f7200;
L_0x6000027f70c0 .cmp/eq 3, v0x60000244d8c0_0, L_0x1300d2698;
L_0x6000027f5360 .concat [ 16 4 0 0], L_0x6000027e17c0, L_0x1300d26e0;
L_0x6000027f5400 .concat [ 16 4 0 0], v0x60000244d560_0, L_0x1300d2728;
L_0x6000027f4e60 .arith/sum 20, L_0x6000027f5360, L_0x6000027f5400;
L_0x6000027f4d20 .part L_0x6000027f6120, 0, 128;
L_0x6000027f4dc0 .concat [ 128 128 0 0], L_0x6000027f4d20, L_0x1300d2770;
L_0x6000027f4f00 .cmp/eq 3, v0x60000244d8c0_0, L_0x1300d27b8;
L_0x6000027f4be0 .cmp/eq 3, v0x60000244d8c0_0, L_0x1300d2800;
L_0x6000027f12c0 .reduce/nor L_0x600003dc80e0;
L_0x6000027f1360 .reduce/nor L_0x6000027f10e0;
S_0x1380c4350 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x13809a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12f838400 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x12f838440 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x12f838480 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x12f8384c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x12f838500 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x12f838540 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x12f838580 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x12f8385c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x12f838600 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x12f838640 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x12f838680 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x12f8386c0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x12f838700 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x12f838740 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x12f838780 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x12f8387c0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x12f838800 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x12f838840 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x12f838880 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x12f8388c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x12f838900 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600003de3560 .functor BUFZ 1, v0x6000024706c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de3480 .functor BUFZ 256, v0x600002471320_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de3330 .functor BUFZ 1, v0x600002471440_0, C4<0>, C4<0>, C4<0>;
L_0x600003de33a0 .functor BUFZ 1, v0x600002471170_0, C4<0>, C4<0>, C4<0>;
L_0x600003de3250 .functor BUFZ 40, v0x6000024774e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003de32c0 .functor BUFZ 8, v0x600002477600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003de31e0 .functor BUFZ 256, v0x600002477d50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de2fb0 .functor BUFZ 40, v0x6000024770f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003de3020 .functor BUFZ 8, v0x600002477210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1300d2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002476fd0_0 .net/2u *"_ivl_14", 3 0, L_0x1300d2920;  1 drivers
v0x600002477060_0 .net "axi_araddr", 39 0, L_0x600003de2fb0;  alias, 1 drivers
v0x6000024770f0_0 .var "axi_araddr_reg", 39 0;
v0x600002477180_0 .net "axi_arlen", 7 0, L_0x600003de3020;  alias, 1 drivers
v0x600002477210_0 .var "axi_arlen_reg", 7 0;
v0x6000024772a0_0 .net "axi_arready", 0 0, L_0x6000027f0e60;  alias, 1 drivers
v0x600002477330_0 .net "axi_arvalid", 0 0, v0x6000024773c0_0;  alias, 1 drivers
v0x6000024773c0_0 .var "axi_arvalid_reg", 0 0;
v0x600002477450_0 .net "axi_awaddr", 39 0, L_0x600003de3250;  alias, 1 drivers
v0x6000024774e0_0 .var "axi_awaddr_reg", 39 0;
v0x600002477570_0 .net "axi_awlen", 7 0, L_0x600003de32c0;  alias, 1 drivers
v0x600002477600_0 .var "axi_awlen_reg", 7 0;
v0x600002477690_0 .net "axi_awready", 0 0, L_0x6000027f0f00;  alias, 1 drivers
v0x600002477720_0 .net "axi_awvalid", 0 0, v0x6000024777b0_0;  alias, 1 drivers
v0x6000024777b0_0 .var "axi_awvalid_reg", 0 0;
v0x600002477840_0 .net "axi_bready", 0 0, L_0x1300d2968;  alias, 1 drivers
v0x6000024778d0_0 .net "axi_bresp", 1 0, L_0x600003db0d20;  alias, 1 drivers
v0x600002477960_0 .net "axi_bvalid", 0 0, L_0x6000027f0dc0;  alias, 1 drivers
v0x6000024779f0_0 .net "axi_rdata", 255 0, L_0x600003db0f50;  alias, 1 drivers
v0x600002477a80_0 .net "axi_rlast", 0 0, L_0x6000027f0c80;  alias, 1 drivers
v0x600002477b10_0 .net "axi_rready", 0 0, v0x600002477ba0_0;  alias, 1 drivers
v0x600002477ba0_0 .var "axi_rready_reg", 0 0;
v0x600002477c30_0 .net "axi_rvalid", 0 0, L_0x6000027f0d20;  alias, 1 drivers
v0x600002477cc0_0 .net "axi_wdata", 255 0, L_0x600003de31e0;  alias, 1 drivers
v0x600002477d50_0 .var "axi_wdata_reg", 255 0;
v0x600002477de0_0 .net "axi_wlast", 0 0, v0x600002477e70_0;  alias, 1 drivers
v0x600002477e70_0 .var "axi_wlast_reg", 0 0;
v0x600002477f00_0 .net "axi_wready", 0 0, L_0x6000027f0fa0;  alias, 1 drivers
v0x600002470000_0 .net "axi_wvalid", 0 0, v0x600002470090_0;  alias, 1 drivers
v0x600002470090_0 .var "axi_wvalid_reg", 0 0;
v0x600002470120_0 .net "cfg_cols", 11 0, L_0x6000027f28a0;  1 drivers
v0x6000024701b0_0 .net "cfg_rows", 11 0, L_0x6000027f2b20;  1 drivers
v0x600002470240_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024702d0_0 .net "cmd", 127 0, v0x600002472ac0_0;  alias, 1 drivers
v0x600002470360_0 .net "cmd_done", 0 0, L_0x600003de3560;  alias, 1 drivers
v0x6000024703f0_0 .net "cmd_ready", 0 0, L_0x6000027f2580;  alias, 1 drivers
v0x600002470480_0 .net "cmd_valid", 0 0, L_0x600003dc81c0;  alias, 1 drivers
v0x600002470510_0 .var "col_count", 11 0;
v0x6000024705a0_0 .var "cols_cfg", 11 0;
v0x600002470630_0 .var "data_buf", 255 0;
v0x6000024706c0_0 .var "done_reg", 0 0;
v0x600002470750_0 .net "ext_addr", 39 0, L_0x6000027f2c60;  1 drivers
v0x6000024707e0_0 .var "ext_base", 39 0;
v0x600002470870_0 .var "ext_ptr", 39 0;
v0x600002470900_0 .net "ext_stride", 11 0, L_0x6000027f29e0;  1 drivers
v0x600002470990_0 .var "ext_stride_cfg", 11 0;
v0x600002470a20_0 .net "int_addr", 19 0, L_0x6000027f2800;  1 drivers
v0x600002470ab0_0 .var "int_base", 19 0;
v0x600002470b40_0 .var "int_ptr", 19 0;
v0x600002470bd0_0 .net "int_stride", 11 0, L_0x6000027f24e0;  1 drivers
v0x600002470c60_0 .var "int_stride_cfg", 11 0;
v0x600002470cf0_0 .var "op_type", 7 0;
v0x600002470d80_0 .var "row_count", 11 0;
v0x600002470e10_0 .var "rows_cfg", 11 0;
v0x600002470ea0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002470f30_0 .net "sram_addr", 19 0, v0x600002470fc0_0;  alias, 1 drivers
v0x600002470fc0_0 .var "sram_addr_reg", 19 0;
v0x600002471050_0 .net "sram_rdata", 255 0, L_0x600003de2d80;  alias, 1 drivers
v0x6000024710e0_0 .net "sram_re", 0 0, L_0x600003de33a0;  alias, 1 drivers
v0x600002471170_0 .var "sram_re_reg", 0 0;
v0x600002471200_0 .net "sram_ready", 0 0, L_0x6000027f14a0;  alias, 1 drivers
v0x600002471290_0 .net "sram_wdata", 255 0, L_0x600003de3480;  alias, 1 drivers
v0x600002471320_0 .var "sram_wdata_reg", 255 0;
v0x6000024713b0_0 .net "sram_we", 0 0, L_0x600003de3330;  alias, 1 drivers
v0x600002471440_0 .var "sram_we_reg", 0 0;
v0x6000024714d0_0 .var "state", 3 0;
v0x600002471560_0 .net "subop", 7 0, L_0x6000027f2760;  1 drivers
L_0x6000027f2760 .part v0x600002472ac0_0, 112, 8;
L_0x6000027f2c60 .part v0x600002472ac0_0, 72, 40;
L_0x6000027f2800 .part v0x600002472ac0_0, 52, 20;
L_0x6000027f2b20 .part v0x600002472ac0_0, 40, 12;
L_0x6000027f28a0 .part v0x600002472ac0_0, 28, 12;
L_0x6000027f29e0 .part v0x600002472ac0_0, 16, 12;
L_0x6000027f24e0 .part v0x600002472ac0_0, 4, 12;
L_0x6000027f2580 .cmp/eq 4, v0x6000024714d0_0, L_0x1300d2920;
S_0x13809a0b0 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x13809a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12f838a00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x12f838a40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x12f838a80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x12f838ac0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x12f838b00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x12f838b40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x12f838b80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x12f838bc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x12f838c00 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x12f838c40 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x12f838c80 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x12f838cc0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x12f838d00 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x12f838d40 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x12f838d80 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x12f838dc0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x12f838e00 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x12f838e40 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x12f838e80 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x12f838ec0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x12f838f00 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x12f838f40 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x12f838f80 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x12f838fc0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x12f839000 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x12f839040 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x12f839080 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600003dc8d90 .functor AND 1, L_0x6000027e0dc0, L_0x6000027e0f00, C4<1>, C4<1>;
L_0x600003dc8e00 .functor AND 1, L_0x600003dc8d90, L_0x6000027e1040, C4<1>, C4<1>;
L_0x600003dc8540 .functor BUFZ 20, v0x6000024730f0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003dc8460 .functor BUFZ 1, v0x6000024732a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dc8380 .functor BUFZ 1, v0x6000024739f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dc82a0 .functor BUFZ 1, v0x60000246c630_0, C4<0>, C4<0>, C4<0>;
L_0x600003dc81c0 .functor BUFZ 1, v0x600002472d00_0, C4<0>, C4<0>, C4<0>;
L_0x600003dc8230 .functor AND 1, L_0x6000027e14a0, L_0x6000027e1540, C4<1>, C4<1>;
L_0x600003dc80e0 .functor AND 1, L_0x600003dc8230, L_0x6000027e15e0, C4<1>, C4<1>;
L_0x1300d0010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471680_0 .net *"_ivl_11", 23 0, L_0x1300d0010;  1 drivers
L_0x1300d0058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471710_0 .net/2u *"_ivl_12", 31 0, L_0x1300d0058;  1 drivers
v0x6000024717a0_0 .net *"_ivl_14", 0 0, L_0x6000027e0dc0;  1 drivers
v0x600002471830_0 .net *"_ivl_16", 31 0, L_0x6000027e0e60;  1 drivers
L_0x1300d00a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024718c0_0 .net *"_ivl_19", 23 0, L_0x1300d00a0;  1 drivers
L_0x1300d00e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471950_0 .net/2u *"_ivl_20", 31 0, L_0x1300d00e8;  1 drivers
v0x6000024719e0_0 .net *"_ivl_22", 0 0, L_0x6000027e0f00;  1 drivers
v0x600002471a70_0 .net *"_ivl_25", 0 0, L_0x600003dc8d90;  1 drivers
v0x600002471b00_0 .net *"_ivl_26", 31 0, L_0x6000027e0fa0;  1 drivers
L_0x1300d0130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471b90_0 .net *"_ivl_29", 23 0, L_0x1300d0130;  1 drivers
L_0x1300d0178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471c20_0 .net/2u *"_ivl_30", 31 0, L_0x1300d0178;  1 drivers
v0x600002471cb0_0 .net *"_ivl_32", 0 0, L_0x6000027e1040;  1 drivers
v0x600002471d40_0 .net *"_ivl_36", 31 0, L_0x6000027e10e0;  1 drivers
L_0x1300d01c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471dd0_0 .net *"_ivl_39", 23 0, L_0x1300d01c0;  1 drivers
L_0x1300d0208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471e60_0 .net/2u *"_ivl_40", 31 0, L_0x1300d0208;  1 drivers
v0x600002471ef0_0 .net *"_ivl_44", 31 0, L_0x6000027e1220;  1 drivers
L_0x1300d0250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002471f80_0 .net *"_ivl_47", 23 0, L_0x1300d0250;  1 drivers
L_0x1300d0298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002472010_0 .net/2u *"_ivl_48", 31 0, L_0x1300d0298;  1 drivers
v0x6000024720a0_0 .net *"_ivl_52", 31 0, L_0x6000027e1360;  1 drivers
L_0x1300d02e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002472130_0 .net *"_ivl_55", 23 0, L_0x1300d02e0;  1 drivers
L_0x1300d0328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024721c0_0 .net/2u *"_ivl_56", 31 0, L_0x1300d0328;  1 drivers
L_0x1300d0370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002472250_0 .net/2u *"_ivl_76", 3 0, L_0x1300d0370;  1 drivers
v0x6000024722e0_0 .net *"_ivl_78", 0 0, L_0x6000027e14a0;  1 drivers
v0x600002472370_0 .net *"_ivl_8", 31 0, L_0x6000027e0d20;  1 drivers
L_0x1300d03b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002472400_0 .net/2u *"_ivl_80", 3 0, L_0x1300d03b8;  1 drivers
v0x600002472490_0 .net *"_ivl_82", 0 0, L_0x6000027e1540;  1 drivers
v0x600002472520_0 .net *"_ivl_85", 0 0, L_0x600003dc8230;  1 drivers
L_0x1300d0400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000024725b0_0 .net/2u *"_ivl_86", 3 0, L_0x1300d0400;  1 drivers
v0x600002472640_0 .net *"_ivl_88", 0 0, L_0x6000027e15e0;  1 drivers
v0x6000024726d0_0 .net "all_done", 0 0, L_0x600003dc8e00;  1 drivers
v0x600002472760_0 .net "busy", 0 0, L_0x600003dc80e0;  alias, 1 drivers
v0x6000024727f0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002472880_0 .var "decoded_opcode", 7 0;
v0x600002472910_0 .var "decoded_subop", 7 0;
v0x6000024729a0_0 .net "dma_clear", 0 0, L_0x6000027e1400;  1 drivers
v0x600002472a30_0 .net "dma_cmd", 127 0, v0x600002472ac0_0;  alias, 1 drivers
v0x600002472ac0_0 .var "dma_cmd_reg", 127 0;
v0x600002472b50_0 .net "dma_done", 0 0, L_0x600003de3560;  alias, 1 drivers
v0x600002472be0_0 .net "dma_ready", 0 0, L_0x6000027f2580;  alias, 1 drivers
v0x600002472c70_0 .net "dma_valid", 0 0, L_0x600003dc81c0;  alias, 1 drivers
v0x600002472d00_0 .var "dma_valid_reg", 0 0;
v0x600002472d90_0 .net "done", 0 0, v0x600002472e20_0;  alias, 1 drivers
v0x600002472e20_0 .var "done_reg", 0 0;
v0x600002472eb0_0 .net "error", 0 0, v0x600002472f40_0;  alias, 1 drivers
v0x600002472f40_0 .var "error_reg", 0 0;
v0x600002472fd0_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x600002473060_0 .net "imem_addr", 19 0, L_0x600003dc8540;  alias, 1 drivers
v0x6000024730f0_0 .var "imem_addr_reg", 19 0;
v0x600002473180_0 .net "imem_data", 127 0, v0x60000244c510_0;  alias, 1 drivers
v0x600002473210_0 .net "imem_re", 0 0, L_0x600003dc8460;  alias, 1 drivers
v0x6000024732a0_0 .var "imem_re_reg", 0 0;
v0x600002473330_0 .net "imem_valid", 0 0, L_0x600003dc8d20;  alias, 1 drivers
v0x6000024733c0_0 .var "instr_reg", 127 0;
v0x600002473450_0 .net "loop_count", 15 0, L_0x6000027e0be0;  1 drivers
v0x6000024734e0 .array "loop_counter", 3 0, 15 0;
v0x600002473570_0 .var "loop_sp", 1 0;
v0x600002473600 .array "loop_start_addr", 3 0, 19 0;
v0x600002473690_0 .net "mxu_clear", 0 0, L_0x6000027e1180;  1 drivers
v0x600002473720_0 .net "mxu_cmd", 127 0, v0x6000024737b0_0;  alias, 1 drivers
v0x6000024737b0_0 .var "mxu_cmd_reg", 127 0;
v0x600002473840_0 .net "mxu_done", 0 0, L_0x600003de38e0;  alias, 1 drivers
v0x6000024738d0_0 .net "mxu_ready", 0 0, L_0x600003de3870;  alias, 1 drivers
v0x600002473960_0 .net "mxu_valid", 0 0, L_0x600003dc8380;  alias, 1 drivers
v0x6000024739f0_0 .var "mxu_valid_reg", 0 0;
v0x600002473a80_0 .net "opcode", 7 0, L_0x6000027e0820;  1 drivers
v0x600002473b10_0 .var "pc", 19 0;
v0x600002473ba0_0 .var "pending_dma", 7 0;
v0x600002473c30_0 .var "pending_mxu", 7 0;
v0x600002473cc0_0 .var "pending_vpu", 7 0;
v0x600002473d50_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002473de0_0 .net "start", 0 0, L_0x6000027f1180;  alias, 1 drivers
v0x600002473e70_0 .net "start_pc", 19 0, L_0x600003db3020;  alias, 1 drivers
v0x600002473f00_0 .var "state", 3 0;
v0x60000246c000_0 .net "subop", 7 0, L_0x6000027e0b40;  1 drivers
v0x60000246c090_0 .net "sync_grant", 0 0, L_0x6000027f1220;  alias, 1 drivers
v0x60000246c120_0 .net "sync_mask", 7 0, L_0x6000027e0c80;  1 drivers
v0x60000246c1b0_0 .net "sync_request", 0 0, v0x60000246c240_0;  alias, 1 drivers
v0x60000246c240_0 .var "sync_request_reg", 0 0;
v0x60000246c2d0_0 .net "vpu_clear", 0 0, L_0x6000027e12c0;  1 drivers
v0x60000246c360_0 .net "vpu_cmd", 127 0, v0x60000246c3f0_0;  alias, 1 drivers
v0x60000246c3f0_0 .var "vpu_cmd_reg", 127 0;
v0x60000246c480_0 .net "vpu_done", 0 0, L_0x600003de36b0;  alias, 1 drivers
v0x60000246c510_0 .net "vpu_ready", 0 0, L_0x6000027f2da0;  alias, 1 drivers
v0x60000246c5a0_0 .net "vpu_valid", 0 0, L_0x600003dc82a0;  alias, 1 drivers
v0x60000246c630_0 .var "vpu_valid_reg", 0 0;
L_0x6000027e0820 .part v0x60000244c510_0, 120, 8;
L_0x6000027e0b40 .part v0x60000244c510_0, 112, 8;
L_0x6000027e0be0 .part v0x60000244c510_0, 32, 16;
L_0x6000027e0c80 .part v0x60000244c510_0, 104, 8;
L_0x6000027e0d20 .concat [ 8 24 0 0], v0x600002473c30_0, L_0x1300d0010;
L_0x6000027e0dc0 .cmp/eq 32, L_0x6000027e0d20, L_0x1300d0058;
L_0x6000027e0e60 .concat [ 8 24 0 0], v0x600002473cc0_0, L_0x1300d00a0;
L_0x6000027e0f00 .cmp/eq 32, L_0x6000027e0e60, L_0x1300d00e8;
L_0x6000027e0fa0 .concat [ 8 24 0 0], v0x600002473ba0_0, L_0x1300d0130;
L_0x6000027e1040 .cmp/eq 32, L_0x6000027e0fa0, L_0x1300d0178;
L_0x6000027e10e0 .concat [ 8 24 0 0], v0x600002473c30_0, L_0x1300d01c0;
L_0x6000027e1180 .cmp/eq 32, L_0x6000027e10e0, L_0x1300d0208;
L_0x6000027e1220 .concat [ 8 24 0 0], v0x600002473cc0_0, L_0x1300d0250;
L_0x6000027e12c0 .cmp/eq 32, L_0x6000027e1220, L_0x1300d0298;
L_0x6000027e1360 .concat [ 8 24 0 0], v0x600002473ba0_0, L_0x1300d02e0;
L_0x6000027e1400 .cmp/eq 32, L_0x6000027e1360, L_0x1300d0328;
L_0x6000027e14a0 .cmp/ne 4, v0x600002473f00_0, L_0x1300d0370;
L_0x6000027e1540 .cmp/ne 4, v0x600002473f00_0, L_0x1300d03b8;
L_0x6000027e15e0 .cmp/ne 4, v0x600002473f00_0, L_0x1300d0400;
S_0x138099c70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x13809a0b0;
 .timescale 0 0;
v0x6000024715f0_0 .var/i "i", 31 0;
S_0x1380bfb00 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x13809a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1380bd4b0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1380bd4f0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x1380bd530 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x1380bd570 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1380bd5b0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1380bd5f0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x1380bd630 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x1380bd670 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x600003dd8460 .functor OR 1, L_0x6000027f6440, L_0x6000027f61c0, C4<0>, C4<0>;
L_0x600003dd8000 .functor AND 1, L_0x6000027f6300, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd92d0 .functor AND 1, L_0x600003dd8000, L_0x6000027f5e00, C4<1>, C4<1>;
L_0x600003dd9260 .functor OR 1, L_0x600003dd8460, L_0x600003dd92d0, C4<0>, C4<0>;
L_0x600003dd91f0 .functor BUFZ 1, L_0x600003dd9260, C4<0>, C4<0>, C4<0>;
L_0x600003ddabc0 .functor AND 1, L_0x6000027f5ea0, L_0x6000027f5cc0, C4<1>, C4<1>;
L_0x600003dd9650 .functor AND 1, L_0x6000027f5c20, L_0x6000027f5a40, C4<1>, C4<1>;
L_0x600003de3b80 .functor AND 1, L_0x600003dd9650, L_0x6000027f59a0, C4<1>, C4<1>;
v0x60000245aeb0_0 .net *"_ivl_101", 0 0, L_0x6000027f59a0;  1 drivers
L_0x1300d2188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245af40_0 .net/2u *"_ivl_37", 2 0, L_0x1300d2188;  1 drivers
v0x60000245afd0_0 .net *"_ivl_39", 0 0, L_0x6000027f6440;  1 drivers
L_0x1300d21d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000245b060_0 .net/2u *"_ivl_41", 2 0, L_0x1300d21d0;  1 drivers
v0x60000245b0f0_0 .net *"_ivl_43", 0 0, L_0x6000027f61c0;  1 drivers
v0x60000245b180_0 .net *"_ivl_46", 0 0, L_0x600003dd8460;  1 drivers
L_0x1300d2218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245b210_0 .net/2u *"_ivl_47", 2 0, L_0x1300d2218;  1 drivers
v0x60000245b2a0_0 .net *"_ivl_49", 0 0, L_0x6000027f6300;  1 drivers
v0x60000245b330_0 .net *"_ivl_52", 0 0, L_0x600003dd8000;  1 drivers
v0x60000245b3c0_0 .net *"_ivl_54", 0 0, L_0x6000027f5e00;  1 drivers
v0x60000245b450_0 .net *"_ivl_56", 0 0, L_0x600003dd92d0;  1 drivers
L_0x1300d2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245b4e0_0 .net/2u *"_ivl_61", 2 0, L_0x1300d2260;  1 drivers
v0x60000245b570_0 .net *"_ivl_63", 0 0, L_0x6000027f5ea0;  1 drivers
L_0x1300d22a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000245b600_0 .net/2u *"_ivl_65", 2 0, L_0x1300d22a8;  1 drivers
v0x60000245b690_0 .net *"_ivl_67", 0 0, L_0x6000027f5cc0;  1 drivers
L_0x1300d22f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000245b720_0 .net/2u *"_ivl_71", 2 0, L_0x1300d22f0;  1 drivers
L_0x1300d2338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245b7b0_0 .net/2u *"_ivl_75", 2 0, L_0x1300d2338;  1 drivers
L_0x1300d23c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000245b840_0 .net/2u *"_ivl_81", 2 0, L_0x1300d23c8;  1 drivers
v0x60000245b8d0_0 .net *"_ivl_83", 0 0, L_0x6000027f5c20;  1 drivers
v0x60000245b960_0 .net *"_ivl_85", 0 0, L_0x6000027f5a40;  1 drivers
v0x60000245b9f0_0 .net *"_ivl_88", 0 0, L_0x600003dd9650;  1 drivers
v0x60000245ba80_0 .net *"_ivl_89", 31 0, L_0x6000027f5ae0;  1 drivers
L_0x1300d2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245bb10_0 .net *"_ivl_92", 15 0, L_0x1300d2410;  1 drivers
L_0x1300dbf50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000245bba0_0 .net *"_ivl_93", 31 0, L_0x1300dbf50;  1 drivers
L_0x1300d2458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000245bc30_0 .net/2u *"_ivl_97", 31 0, L_0x1300d2458;  1 drivers
v0x60000245bcc0_0 .net *"_ivl_99", 31 0, L_0x6000027f5900;  1 drivers
v0x60000245bd50_0 .net "act_data", 31 0, v0x600002453210_0;  1 drivers
v0x60000245bde0 .array "act_h", 19 0;
v0x60000245bde0_0 .net v0x60000245bde0 0, 7 0, L_0x600003dc8620; 1 drivers
v0x60000245bde0_1 .net v0x60000245bde0 1, 7 0, v0x60000246d7a0_0; 1 drivers
v0x60000245bde0_2 .net v0x60000245bde0 2, 7 0, v0x60000246ed00_0; 1 drivers
v0x60000245bde0_3 .net v0x60000245bde0 3, 7 0, v0x6000024682d0_0; 1 drivers
v0x60000245bde0_4 .net v0x60000245bde0 4, 7 0, v0x600002469830_0; 1 drivers
v0x60000245bde0_5 .net v0x60000245bde0 5, 7 0, L_0x600003dc85b0; 1 drivers
v0x60000245bde0_6 .net v0x60000245bde0 6, 7 0, v0x60000246ad90_0; 1 drivers
v0x60000245bde0_7 .net v0x60000245bde0 7, 7 0, v0x600002464360_0; 1 drivers
v0x60000245bde0_8 .net v0x60000245bde0 8, 7 0, v0x6000024658c0_0; 1 drivers
v0x60000245bde0_9 .net v0x60000245bde0 9, 7 0, v0x600002466e20_0; 1 drivers
v0x60000245bde0_10 .net v0x60000245bde0 10, 7 0, L_0x600003dcadf0; 1 drivers
v0x60000245bde0_11 .net v0x60000245bde0 11, 7 0, v0x6000024603f0_0; 1 drivers
v0x60000245bde0_12 .net v0x60000245bde0 12, 7 0, v0x600002461950_0; 1 drivers
v0x60000245bde0_13 .net v0x60000245bde0 13, 7 0, v0x600002462eb0_0; 1 drivers
v0x60000245bde0_14 .net v0x60000245bde0 14, 7 0, v0x60000245c480_0; 1 drivers
v0x60000245bde0_15 .net v0x60000245bde0 15, 7 0, L_0x600003dcae60; 1 drivers
v0x60000245bde0_16 .net v0x60000245bde0 16, 7 0, v0x60000245d9e0_0; 1 drivers
v0x60000245bde0_17 .net v0x60000245bde0 17, 7 0, v0x60000245ef40_0; 1 drivers
v0x60000245bde0_18 .net v0x60000245bde0 18, 7 0, v0x600002458510_0; 1 drivers
v0x60000245bde0_19 .net v0x60000245bde0 19, 7 0, v0x600002459a70_0; 1 drivers
v0x60000245be70_0 .net "act_ready", 0 0, L_0x6000027f5b80;  1 drivers
v0x60000245bf00_0 .net "act_valid", 0 0, v0x600002453330_0;  1 drivers
v0x600002454000_0 .net "busy", 0 0, L_0x600003ddabc0;  alias, 1 drivers
v0x600002454090_0 .net "cfg_k_tiles", 15 0, L_0x6000027e1ae0;  alias, 1 drivers
L_0x1300d24a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002454120_0 .net "clear_acc", 0 0, L_0x1300d24a0;  1 drivers
v0x6000024541b0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002454240_0 .var "cycle_count", 15 0;
v0x6000024542d0_0 .var "cycle_count_next", 15 0;
v0x60000246c6c0_5 .array/port v0x60000246c6c0, 5;
v0x600002454360 .array "deskew_output", 3 0;
v0x600002454360_0 .net v0x600002454360 0, 31 0, v0x60000246c6c0_5; 1 drivers
v0x60000246c7e0_3 .array/port v0x60000246c7e0, 3;
v0x600002454360_1 .net v0x600002454360 1, 31 0, v0x60000246c7e0_3; 1 drivers
v0x60000246c900_1 .array/port v0x60000246c900, 1;
v0x600002454360_2 .net v0x600002454360 2, 31 0, v0x60000246c900_1; 1 drivers
v0x600002454360_3 .net v0x600002454360 3, 31 0, L_0x600003ddac30; 1 drivers
v0x6000024543f0_0 .net "done", 0 0, L_0x6000027f5d60;  alias, 1 drivers
L_0x1300d2380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002454480_0 .net "drain_delay", 15 0, L_0x1300d2380;  1 drivers
v0x600002454510_0 .net "pe_enable", 0 0, L_0x600003dd9260;  1 drivers
v0x6000024545a0 .array "psum_bottom", 3 0;
v0x6000024545a0_0 .net v0x6000024545a0 0, 31 0, L_0x600003dd9e30; 1 drivers
v0x6000024545a0_1 .net v0x6000024545a0 1, 31 0, L_0x600003dd9d50; 1 drivers
v0x6000024545a0_2 .net v0x6000024545a0 2, 31 0, L_0x600003ddad80; 1 drivers
v0x6000024545a0_3 .net v0x6000024545a0 3, 31 0, L_0x600003ddaca0; 1 drivers
L_0x1300d0568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002454630 .array "psum_v", 19 0;
v0x600002454630_0 .net v0x600002454630 0, 31 0, L_0x1300d0568; 1 drivers
L_0x1300d05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002454630_1 .net v0x600002454630 1, 31 0, L_0x1300d05b0; 1 drivers
L_0x1300d05f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002454630_2 .net v0x600002454630 2, 31 0, L_0x1300d05f8; 1 drivers
L_0x1300d0640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002454630_3 .net v0x600002454630 3, 31 0, L_0x1300d0640; 1 drivers
v0x600002454630_4 .net v0x600002454630 4, 31 0, v0x60000246dcb0_0; 1 drivers
v0x600002454630_5 .net v0x600002454630 5, 31 0, v0x60000246f210_0; 1 drivers
v0x600002454630_6 .net v0x600002454630 6, 31 0, v0x6000024687e0_0; 1 drivers
v0x600002454630_7 .net v0x600002454630 7, 31 0, v0x600002469d40_0; 1 drivers
v0x600002454630_8 .net v0x600002454630 8, 31 0, v0x60000246b2a0_0; 1 drivers
v0x600002454630_9 .net v0x600002454630 9, 31 0, v0x600002464870_0; 1 drivers
v0x600002454630_10 .net v0x600002454630 10, 31 0, v0x600002465dd0_0; 1 drivers
v0x600002454630_11 .net v0x600002454630 11, 31 0, v0x600002467330_0; 1 drivers
v0x600002454630_12 .net v0x600002454630 12, 31 0, v0x600002460900_0; 1 drivers
v0x600002454630_13 .net v0x600002454630 13, 31 0, v0x600002461e60_0; 1 drivers
v0x600002454630_14 .net v0x600002454630 14, 31 0, v0x6000024633c0_0; 1 drivers
v0x600002454630_15 .net v0x600002454630 15, 31 0, v0x60000245c990_0; 1 drivers
v0x600002454630_16 .net v0x600002454630 16, 31 0, v0x60000245def0_0; 1 drivers
v0x600002454630_17 .net v0x600002454630 17, 31 0, v0x60000245f450_0; 1 drivers
v0x600002454630_18 .net v0x600002454630 18, 31 0, v0x600002458a20_0; 1 drivers
v0x600002454630_19 .net v0x600002454630 19, 31 0, v0x600002459f80_0; 1 drivers
v0x6000024546c0_0 .net "result_data", 127 0, L_0x6000027f6120;  alias, 1 drivers
L_0x1300d24e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002454750_0 .net "result_ready", 0 0, L_0x1300d24e8;  1 drivers
v0x6000024547e0_0 .net "result_valid", 0 0, L_0x600003de3b80;  alias, 1 drivers
v0x600002454870_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002454900_0 .net "skew_enable", 0 0, L_0x600003dd91f0;  1 drivers
v0x600002454990 .array "skew_input", 3 0;
v0x600002454990_0 .net v0x600002454990 0, 7 0, L_0x6000027e1c20; 1 drivers
v0x600002454990_1 .net v0x600002454990 1, 7 0, L_0x6000027e1d60; 1 drivers
v0x600002454990_2 .net v0x600002454990 2, 7 0, L_0x6000027e1ea0; 1 drivers
v0x600002454990_3 .net v0x600002454990 3, 7 0, L_0x6000027e1fe0; 1 drivers
v0x600002454a20 .array "skew_output", 3 0;
v0x600002454a20_0 .net v0x600002454a20 0, 7 0, v0x60000246ca20_0; 1 drivers
v0x600002454a20_1 .net v0x600002454a20 1, 7 0, v0x60000246ccf0_0; 1 drivers
v0x600002454a20_2 .net v0x600002454a20 2, 7 0, v0x60000246cfc0_0; 1 drivers
v0x600002454a20_3 .net v0x600002454a20 3, 7 0, v0x60000246d290_0; 1 drivers
v0x600002454ab0_0 .net "start", 0 0, v0x60000244d830_0;  1 drivers
v0x600002454b40_0 .var "state", 2 0;
v0x600002454bd0_0 .var "state_next", 2 0;
v0x600002454c60_0 .net "weight_load_col", 1 0, v0x60000244ed00_0;  1 drivers
v0x600002454cf0_0 .net "weight_load_data", 31 0, L_0x6000027f57c0;  1 drivers
v0x600002454d80_0 .net "weight_load_en", 0 0, v0x60000244ed90_0;  1 drivers
E_0x600000c99a40/0 .event anyedge, v0x600002454b40_0, v0x600002454240_0, v0x600002454ab0_0, v0x600002454d80_0;
E_0x600000c99a40/1 .event anyedge, v0x600002454090_0, v0x600002454480_0;
E_0x600000c99a40 .event/or E_0x600000c99a40/0, E_0x600000c99a40/1;
L_0x6000027e1b80 .part v0x600002453210_0, 0, 8;
L_0x1300d0448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027e1c20 .functor MUXZ 8, L_0x1300d0448, L_0x6000027e1b80, v0x600002453330_0, C4<>;
L_0x6000027e1cc0 .part v0x600002453210_0, 8, 8;
L_0x1300d0490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027e1d60 .functor MUXZ 8, L_0x1300d0490, L_0x6000027e1cc0, v0x600002453330_0, C4<>;
L_0x6000027e1e00 .part v0x600002453210_0, 16, 8;
L_0x1300d04d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027e1ea0 .functor MUXZ 8, L_0x1300d04d8, L_0x6000027e1e00, v0x600002453330_0, C4<>;
L_0x6000027e1f40 .part v0x600002453210_0, 24, 8;
L_0x1300d0520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027e1fe0 .functor MUXZ 8, L_0x1300d0520, L_0x6000027e1f40, v0x600002453330_0, C4<>;
L_0x6000027e21c0 .part L_0x6000027f57c0, 0, 8;
L_0x6000027e29e0 .part L_0x6000027f57c0, 0, 8;
L_0x6000027e3200 .part L_0x6000027f57c0, 0, 8;
L_0x6000027e3a20 .part L_0x6000027f57c0, 0, 8;
L_0x6000027ffde0 .part L_0x6000027f57c0, 8, 8;
L_0x6000027ff480 .part L_0x6000027f57c0, 8, 8;
L_0x6000027fed00 .part L_0x6000027f57c0, 8, 8;
L_0x6000027fbde0 .part L_0x6000027f57c0, 8, 8;
L_0x6000027fb700 .part L_0x6000027f57c0, 16, 8;
L_0x6000027fa080 .part L_0x6000027f57c0, 16, 8;
L_0x6000027f9a40 .part L_0x6000027f57c0, 16, 8;
L_0x6000027f90e0 .part L_0x6000027f57c0, 16, 8;
L_0x6000027f8640 .part L_0x6000027f57c0, 24, 8;
L_0x6000027f8b40 .part L_0x6000027f57c0, 24, 8;
L_0x6000027f7ac0 .part L_0x6000027f57c0, 24, 8;
L_0x6000027f6bc0 .part L_0x6000027f57c0, 24, 8;
L_0x6000027f6120 .concat8 [ 32 32 32 32], L_0x600003dd9730, L_0x600003dd9180, L_0x600003dd8d20, L_0x600003dd88c0;
L_0x6000027f6440 .cmp/eq 3, v0x600002454b40_0, L_0x1300d2188;
L_0x6000027f61c0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d21d0;
L_0x6000027f6300 .cmp/eq 3, v0x600002454b40_0, L_0x1300d2218;
L_0x6000027f5e00 .reduce/nor v0x60000244ed90_0;
L_0x6000027f5ea0 .cmp/ne 3, v0x600002454b40_0, L_0x1300d2260;
L_0x6000027f5cc0 .cmp/ne 3, v0x600002454b40_0, L_0x1300d22a8;
L_0x6000027f5d60 .cmp/eq 3, v0x600002454b40_0, L_0x1300d22f0;
L_0x6000027f5b80 .cmp/eq 3, v0x600002454b40_0, L_0x1300d2338;
L_0x6000027f5c20 .cmp/eq 3, v0x600002454b40_0, L_0x1300d23c8;
L_0x6000027f5a40 .cmp/ge 16, v0x600002454240_0, L_0x1300d2380;
L_0x6000027f5ae0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d2410;
L_0x6000027f5900 .arith/sum 32, L_0x1300dbf50, L_0x1300d2458;
L_0x6000027f59a0 .cmp/gt 32, L_0x6000027f5900, L_0x6000027f5ae0;
S_0x1380b8810 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600003889e00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003889e40 .param/l "col" 1 10 248, +C4<00>;
L_0x600003dd9e30 .functor BUFZ 32, v0x60000245def0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380b61c0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380b8810;
 .timescale 0 0;
v0x60000246c6c0 .array "delay_stages", 5 0, 31 0;
v0x60000246c750_0 .var/i "i", 31 0;
S_0x1380b3b70 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600003889f80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003889fc0 .param/l "col" 1 10 248, +C4<01>;
L_0x600003dd9d50 .functor BUFZ 32, v0x60000245f450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380b1520 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380b3b70;
 .timescale 0 0;
v0x60000246c7e0 .array "delay_stages", 3 0, 31 0;
v0x60000246c870_0 .var/i "i", 31 0;
S_0x1380aeed0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x60000388a000 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000388a040 .param/l "col" 1 10 248, +C4<010>;
L_0x600003ddad80 .functor BUFZ 32, v0x600002458a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380ac880 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380aeed0;
 .timescale 0 0;
v0x60000246c900 .array "delay_stages", 1 0, 31 0;
v0x60000246c990_0 .var/i "i", 31 0;
S_0x1380aa230 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x60000388a080 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000388a0c0 .param/l "col" 1 10 248, +C4<011>;
L_0x600003ddaca0 .functor BUFZ 32, v0x600002459f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380a7be0 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x1380aa230;
 .timescale 0 0;
L_0x600003ddac30 .functor BUFZ 32, L_0x600003ddaca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380a5590 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c99cc0 .param/l "row" 1 10 142, +C4<00>;
v0x60000246cab0_0 .net *"_ivl_1", 7 0, L_0x6000027e1b80;  1 drivers
v0x60000246cb40_0 .net/2u *"_ivl_2", 7 0, L_0x1300d0448;  1 drivers
S_0x1380a2f40 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x1380a5590;
 .timescale 0 0;
v0x60000246ca20_0 .var "out_reg", 7 0;
S_0x1380a08f0 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c99d40 .param/l "row" 1 10 142, +C4<01>;
v0x60000246cd80_0 .net *"_ivl_1", 7 0, L_0x6000027e1cc0;  1 drivers
v0x60000246ce10_0 .net/2u *"_ivl_2", 7 0, L_0x1300d0490;  1 drivers
S_0x13809e2a0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380a08f0;
 .timescale 0 0;
v0x60000246cbd0 .array "delay_stages", 0 0, 7 0;
v0x60000246cc60_0 .var/i "i", 31 0;
v0x60000246ccf0_0 .var "out_reg", 7 0;
S_0x13809bc50 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c99dc0 .param/l "row" 1 10 142, +C4<010>;
v0x60000246d050_0 .net *"_ivl_1", 7 0, L_0x6000027e1e00;  1 drivers
v0x60000246d0e0_0 .net/2u *"_ivl_2", 7 0, L_0x1300d04d8;  1 drivers
S_0x1380560b0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x13809bc50;
 .timescale 0 0;
v0x60000246cea0 .array "delay_stages", 1 0, 7 0;
v0x60000246cf30_0 .var/i "i", 31 0;
v0x60000246cfc0_0 .var "out_reg", 7 0;
S_0x13807ff10 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c99e40 .param/l "row" 1 10 142, +C4<011>;
v0x60000246d320_0 .net *"_ivl_1", 7 0, L_0x6000027e1f40;  1 drivers
v0x60000246d3b0_0 .net/2u *"_ivl_2", 7 0, L_0x1300d0520;  1 drivers
S_0x138055c70 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x13807ff10;
 .timescale 0 0;
v0x60000246d170 .array "delay_stages", 2 0, 7 0;
v0x60000246d200_0 .var/i "i", 31 0;
v0x60000246d290_0 .var "out_reg", 7 0;
S_0x138055830 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c99c80 .param/l "row" 1 10 213, +C4<00>;
S_0x13807b6c0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138055830;
 .timescale 0 0;
P_0x600000c99f00 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dcaed0 .functor AND 1, v0x60000244ed90_0, L_0x6000027e2120, C4<1>, C4<1>;
L_0x600003dcb870 .functor AND 1, L_0x6000027e2300, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dcb9c0 .functor OR 1, L_0x6000027e2260, L_0x600003dcb870, C4<0>, C4<0>;
L_0x600003dcba30 .functor AND 1, L_0x1300d24a0, L_0x600003dcb9c0, C4<1>, C4<1>;
L_0x600003dcbaa0 .functor AND 1, L_0x600003dcba30, L_0x6000027e2440, C4<1>, C4<1>;
v0x60000246df80_0 .net *"_ivl_0", 2 0, L_0x6000027e2080;  1 drivers
L_0x1300d0718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000246e010_0 .net/2u *"_ivl_11", 2 0, L_0x1300d0718;  1 drivers
v0x60000246e0a0_0 .net *"_ivl_13", 0 0, L_0x6000027e2260;  1 drivers
L_0x1300d0760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246e130_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0760;  1 drivers
v0x60000246e1c0_0 .net *"_ivl_17", 0 0, L_0x6000027e2300;  1 drivers
v0x60000246e250_0 .net *"_ivl_20", 0 0, L_0x600003dcb870;  1 drivers
v0x60000246e2e0_0 .net *"_ivl_22", 0 0, L_0x600003dcb9c0;  1 drivers
v0x60000246e370_0 .net *"_ivl_24", 0 0, L_0x600003dcba30;  1 drivers
v0x60000246e400_0 .net *"_ivl_25", 31 0, L_0x6000027e23a0;  1 drivers
L_0x1300d07a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246e490_0 .net *"_ivl_28", 15 0, L_0x1300d07a8;  1 drivers
L_0x1300d07f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246e520_0 .net/2u *"_ivl_29", 31 0, L_0x1300d07f0;  1 drivers
L_0x1300d0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000246e5b0_0 .net *"_ivl_3", 0 0, L_0x1300d0688;  1 drivers
v0x60000246e640_0 .net *"_ivl_31", 0 0, L_0x6000027e2440;  1 drivers
L_0x1300d06d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246e6d0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d06d0;  1 drivers
v0x60000246e760_0 .net *"_ivl_6", 0 0, L_0x6000027e2120;  1 drivers
v0x60000246e7f0_0 .net "do_clear", 0 0, L_0x600003dcbaa0;  1 drivers
v0x60000246e880_0 .net "load_weight", 0 0, L_0x600003dcaed0;  1 drivers
v0x60000246e910_0 .net "weight_in", 7 0, L_0x6000027e21c0;  1 drivers
L_0x6000027e2080 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d0688;
L_0x6000027e2120 .cmp/eq 3, L_0x6000027e2080, L_0x1300d06d0;
L_0x6000027e2260 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0718;
L_0x6000027e2300 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0760;
L_0x6000027e23a0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d07a8;
L_0x6000027e2440 .cmp/eq 32, L_0x6000027e23a0, L_0x1300d07f0;
S_0x138079070 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13807b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000246d440_0 .net *"_ivl_11", 0 0, L_0x6000027e26c0;  1 drivers
v0x60000246d4d0_0 .net *"_ivl_12", 15 0, L_0x6000027e2760;  1 drivers
v0x60000246d560_0 .net/s *"_ivl_4", 15 0, L_0x6000027e24e0;  1 drivers
v0x60000246d5f0_0 .net/s *"_ivl_6", 15 0, L_0x6000027e2580;  1 drivers
v0x60000246d680_0 .net/s "a_signed", 7 0, v0x60000246d830_0;  1 drivers
v0x60000246d710_0 .net "act_in", 7 0, L_0x600003dc8620;  alias, 1 drivers
v0x60000246d7a0_0 .var "act_out", 7 0;
v0x60000246d830_0 .var "act_reg", 7 0;
v0x60000246d8c0_0 .net "clear_acc", 0 0, L_0x600003dcbaa0;  alias, 1 drivers
v0x60000246d950_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000246d9e0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000246da70_0 .net "load_weight", 0 0, L_0x600003dcaed0;  alias, 1 drivers
v0x60000246db00_0 .net/s "product", 15 0, L_0x6000027e2620;  1 drivers
v0x60000246db90_0 .net/s "product_ext", 31 0, L_0x6000027e2800;  1 drivers
v0x60000246dc20_0 .net "psum_in", 31 0, L_0x1300d0568;  alias, 1 drivers
v0x60000246dcb0_0 .var "psum_out", 31 0;
v0x60000246dd40_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000246ddd0_0 .net/s "w_signed", 7 0, v0x60000246def0_0;  1 drivers
v0x60000246de60_0 .net "weight_in", 7 0, L_0x6000027e21c0;  alias, 1 drivers
v0x60000246def0_0 .var "weight_reg", 7 0;
L_0x6000027e24e0 .extend/s 16, v0x60000246d830_0;
L_0x6000027e2580 .extend/s 16, v0x60000246def0_0;
L_0x6000027e2620 .arith/mult 16, L_0x6000027e24e0, L_0x6000027e2580;
L_0x6000027e26c0 .part L_0x6000027e2620, 15, 1;
LS_0x6000027e2760_0_0 .concat [ 1 1 1 1], L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0;
LS_0x6000027e2760_0_4 .concat [ 1 1 1 1], L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0;
LS_0x6000027e2760_0_8 .concat [ 1 1 1 1], L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0;
LS_0x6000027e2760_0_12 .concat [ 1 1 1 1], L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0, L_0x6000027e26c0;
L_0x6000027e2760 .concat [ 4 4 4 4], LS_0x6000027e2760_0_0, LS_0x6000027e2760_0_4, LS_0x6000027e2760_0_8, LS_0x6000027e2760_0_12;
L_0x6000027e2800 .concat [ 16 16 0 0], L_0x6000027e2620, L_0x6000027e2760;
S_0x138076a20 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138055830;
 .timescale 0 0;
P_0x600000c99140 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dcbbf0 .functor AND 1, v0x60000244ed90_0, L_0x6000027e2940, C4<1>, C4<1>;
L_0x600003dcbc60 .functor AND 1, L_0x6000027e2b20, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dcbcd0 .functor OR 1, L_0x6000027e2a80, L_0x600003dcbc60, C4<0>, C4<0>;
L_0x600003dcbd40 .functor AND 1, L_0x1300d24a0, L_0x600003dcbcd0, C4<1>, C4<1>;
L_0x600003dcbdb0 .functor AND 1, L_0x600003dcbd40, L_0x6000027e2c60, C4<1>, C4<1>;
v0x60000246f4e0_0 .net *"_ivl_0", 2 0, L_0x6000027e28a0;  1 drivers
L_0x1300d08c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000246f570_0 .net/2u *"_ivl_11", 2 0, L_0x1300d08c8;  1 drivers
v0x60000246f600_0 .net *"_ivl_13", 0 0, L_0x6000027e2a80;  1 drivers
L_0x1300d0910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246f690_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0910;  1 drivers
v0x60000246f720_0 .net *"_ivl_17", 0 0, L_0x6000027e2b20;  1 drivers
v0x60000246f7b0_0 .net *"_ivl_20", 0 0, L_0x600003dcbc60;  1 drivers
v0x60000246f840_0 .net *"_ivl_22", 0 0, L_0x600003dcbcd0;  1 drivers
v0x60000246f8d0_0 .net *"_ivl_24", 0 0, L_0x600003dcbd40;  1 drivers
v0x60000246f960_0 .net *"_ivl_25", 31 0, L_0x6000027e2bc0;  1 drivers
L_0x1300d0958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246f9f0_0 .net *"_ivl_28", 15 0, L_0x1300d0958;  1 drivers
L_0x1300d09a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246fa80_0 .net/2u *"_ivl_29", 31 0, L_0x1300d09a0;  1 drivers
L_0x1300d0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000246fb10_0 .net *"_ivl_3", 0 0, L_0x1300d0838;  1 drivers
v0x60000246fba0_0 .net *"_ivl_31", 0 0, L_0x6000027e2c60;  1 drivers
L_0x1300d0880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000246fc30_0 .net/2u *"_ivl_4", 2 0, L_0x1300d0880;  1 drivers
v0x60000246fcc0_0 .net *"_ivl_6", 0 0, L_0x6000027e2940;  1 drivers
v0x60000246fd50_0 .net "do_clear", 0 0, L_0x600003dcbdb0;  1 drivers
v0x60000246fde0_0 .net "load_weight", 0 0, L_0x600003dcbbf0;  1 drivers
v0x60000246fe70_0 .net "weight_in", 7 0, L_0x6000027e29e0;  1 drivers
L_0x6000027e28a0 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d0838;
L_0x6000027e2940 .cmp/eq 3, L_0x6000027e28a0, L_0x1300d0880;
L_0x6000027e2a80 .cmp/eq 3, v0x600002454b40_0, L_0x1300d08c8;
L_0x6000027e2b20 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0910;
L_0x6000027e2bc0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d0958;
L_0x6000027e2c60 .cmp/eq 32, L_0x6000027e2bc0, L_0x1300d09a0;
S_0x1380743d0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138076a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000246e9a0_0 .net *"_ivl_11", 0 0, L_0x6000027e2ee0;  1 drivers
v0x60000246ea30_0 .net *"_ivl_12", 15 0, L_0x6000027e2f80;  1 drivers
v0x60000246eac0_0 .net/s *"_ivl_4", 15 0, L_0x6000027e2d00;  1 drivers
v0x60000246eb50_0 .net/s *"_ivl_6", 15 0, L_0x6000027e2da0;  1 drivers
v0x60000246ebe0_0 .net/s "a_signed", 7 0, v0x60000246ed90_0;  1 drivers
v0x60000246ec70_0 .net "act_in", 7 0, v0x60000246d7a0_0;  alias, 1 drivers
v0x60000246ed00_0 .var "act_out", 7 0;
v0x60000246ed90_0 .var "act_reg", 7 0;
v0x60000246ee20_0 .net "clear_acc", 0 0, L_0x600003dcbdb0;  alias, 1 drivers
v0x60000246eeb0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000246ef40_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000246efd0_0 .net "load_weight", 0 0, L_0x600003dcbbf0;  alias, 1 drivers
v0x60000246f060_0 .net/s "product", 15 0, L_0x6000027e2e40;  1 drivers
v0x60000246f0f0_0 .net/s "product_ext", 31 0, L_0x6000027e3020;  1 drivers
v0x60000246f180_0 .net "psum_in", 31 0, L_0x1300d05b0;  alias, 1 drivers
v0x60000246f210_0 .var "psum_out", 31 0;
v0x60000246f2a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000246f330_0 .net/s "w_signed", 7 0, v0x60000246f450_0;  1 drivers
v0x60000246f3c0_0 .net "weight_in", 7 0, L_0x6000027e29e0;  alias, 1 drivers
v0x60000246f450_0 .var "weight_reg", 7 0;
L_0x6000027e2d00 .extend/s 16, v0x60000246ed90_0;
L_0x6000027e2da0 .extend/s 16, v0x60000246f450_0;
L_0x6000027e2e40 .arith/mult 16, L_0x6000027e2d00, L_0x6000027e2da0;
L_0x6000027e2ee0 .part L_0x6000027e2e40, 15, 1;
LS_0x6000027e2f80_0_0 .concat [ 1 1 1 1], L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0;
LS_0x6000027e2f80_0_4 .concat [ 1 1 1 1], L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0;
LS_0x6000027e2f80_0_8 .concat [ 1 1 1 1], L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0;
LS_0x6000027e2f80_0_12 .concat [ 1 1 1 1], L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0, L_0x6000027e2ee0;
L_0x6000027e2f80 .concat [ 4 4 4 4], LS_0x6000027e2f80_0_0, LS_0x6000027e2f80_0_4, LS_0x6000027e2f80_0_8, LS_0x6000027e2f80_0_12;
L_0x6000027e3020 .concat [ 16 16 0 0], L_0x6000027e2e40, L_0x6000027e2f80;
S_0x138071d80 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138055830;
 .timescale 0 0;
P_0x600000c9a080 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dcbf00 .functor AND 1, v0x60000244ed90_0, L_0x6000027e3160, C4<1>, C4<1>;
L_0x600003dcbf70 .functor AND 1, L_0x6000027e3340, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd3c60 .functor OR 1, L_0x6000027e32a0, L_0x600003dcbf70, C4<0>, C4<0>;
L_0x600003dd3800 .functor AND 1, L_0x1300d24a0, L_0x600003dd3c60, C4<1>, C4<1>;
L_0x600003dd33a0 .functor AND 1, L_0x600003dd3800, L_0x6000027e3480, C4<1>, C4<1>;
v0x600002468ab0_0 .net *"_ivl_0", 3 0, L_0x6000027e30c0;  1 drivers
L_0x1300d0a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002468b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300d0a78;  1 drivers
v0x600002468bd0_0 .net *"_ivl_13", 0 0, L_0x6000027e32a0;  1 drivers
L_0x1300d0ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002468c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0ac0;  1 drivers
v0x600002468cf0_0 .net *"_ivl_17", 0 0, L_0x6000027e3340;  1 drivers
v0x600002468d80_0 .net *"_ivl_20", 0 0, L_0x600003dcbf70;  1 drivers
v0x600002468e10_0 .net *"_ivl_22", 0 0, L_0x600003dd3c60;  1 drivers
v0x600002468ea0_0 .net *"_ivl_24", 0 0, L_0x600003dd3800;  1 drivers
v0x600002468f30_0 .net *"_ivl_25", 31 0, L_0x6000027e33e0;  1 drivers
L_0x1300d0b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002468fc0_0 .net *"_ivl_28", 15 0, L_0x1300d0b08;  1 drivers
L_0x1300d0b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002469050_0 .net/2u *"_ivl_29", 31 0, L_0x1300d0b50;  1 drivers
L_0x1300d09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024690e0_0 .net *"_ivl_3", 1 0, L_0x1300d09e8;  1 drivers
v0x600002469170_0 .net *"_ivl_31", 0 0, L_0x6000027e3480;  1 drivers
L_0x1300d0a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002469200_0 .net/2u *"_ivl_4", 3 0, L_0x1300d0a30;  1 drivers
v0x600002469290_0 .net *"_ivl_6", 0 0, L_0x6000027e3160;  1 drivers
v0x600002469320_0 .net "do_clear", 0 0, L_0x600003dd33a0;  1 drivers
v0x6000024693b0_0 .net "load_weight", 0 0, L_0x600003dcbf00;  1 drivers
v0x600002469440_0 .net "weight_in", 7 0, L_0x6000027e3200;  1 drivers
L_0x6000027e30c0 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d09e8;
L_0x6000027e3160 .cmp/eq 4, L_0x6000027e30c0, L_0x1300d0a30;
L_0x6000027e32a0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0a78;
L_0x6000027e3340 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0ac0;
L_0x6000027e33e0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d0b08;
L_0x6000027e3480 .cmp/eq 32, L_0x6000027e33e0, L_0x1300d0b50;
S_0x13806f730 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138071d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000246ff00_0 .net *"_ivl_11", 0 0, L_0x6000027e3700;  1 drivers
v0x600002468000_0 .net *"_ivl_12", 15 0, L_0x6000027e37a0;  1 drivers
v0x600002468090_0 .net/s *"_ivl_4", 15 0, L_0x6000027e3520;  1 drivers
v0x600002468120_0 .net/s *"_ivl_6", 15 0, L_0x6000027e35c0;  1 drivers
v0x6000024681b0_0 .net/s "a_signed", 7 0, v0x600002468360_0;  1 drivers
v0x600002468240_0 .net "act_in", 7 0, v0x60000246ed00_0;  alias, 1 drivers
v0x6000024682d0_0 .var "act_out", 7 0;
v0x600002468360_0 .var "act_reg", 7 0;
v0x6000024683f0_0 .net "clear_acc", 0 0, L_0x600003dd33a0;  alias, 1 drivers
v0x600002468480_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002468510_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x6000024685a0_0 .net "load_weight", 0 0, L_0x600003dcbf00;  alias, 1 drivers
v0x600002468630_0 .net/s "product", 15 0, L_0x6000027e3660;  1 drivers
v0x6000024686c0_0 .net/s "product_ext", 31 0, L_0x6000027e3840;  1 drivers
v0x600002468750_0 .net "psum_in", 31 0, L_0x1300d05f8;  alias, 1 drivers
v0x6000024687e0_0 .var "psum_out", 31 0;
v0x600002468870_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002468900_0 .net/s "w_signed", 7 0, v0x600002468a20_0;  1 drivers
v0x600002468990_0 .net "weight_in", 7 0, L_0x6000027e3200;  alias, 1 drivers
v0x600002468a20_0 .var "weight_reg", 7 0;
L_0x6000027e3520 .extend/s 16, v0x600002468360_0;
L_0x6000027e35c0 .extend/s 16, v0x600002468a20_0;
L_0x6000027e3660 .arith/mult 16, L_0x6000027e3520, L_0x6000027e35c0;
L_0x6000027e3700 .part L_0x6000027e3660, 15, 1;
LS_0x6000027e37a0_0_0 .concat [ 1 1 1 1], L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700;
LS_0x6000027e37a0_0_4 .concat [ 1 1 1 1], L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700;
LS_0x6000027e37a0_0_8 .concat [ 1 1 1 1], L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700;
LS_0x6000027e37a0_0_12 .concat [ 1 1 1 1], L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700, L_0x6000027e3700;
L_0x6000027e37a0 .concat [ 4 4 4 4], LS_0x6000027e37a0_0_0, LS_0x6000027e37a0_0_4, LS_0x6000027e37a0_0_8, LS_0x6000027e37a0_0_12;
L_0x6000027e3840 .concat [ 16 16 0 0], L_0x6000027e3660, L_0x6000027e37a0;
S_0x13806d0e0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138055830;
 .timescale 0 0;
P_0x600000c9a1c0 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dd2a70 .functor AND 1, v0x60000244ed90_0, L_0x6000027e3980, C4<1>, C4<1>;
L_0x600003dd2a00 .functor AND 1, L_0x6000027e3b60, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd2990 .functor OR 1, L_0x6000027e3ac0, L_0x600003dd2a00, C4<0>, C4<0>;
L_0x600003dd28b0 .functor AND 1, L_0x1300d24a0, L_0x600003dd2990, C4<1>, C4<1>;
L_0x600003dd2920 .functor AND 1, L_0x600003dd28b0, L_0x6000027e3ca0, C4<1>, C4<1>;
v0x60000246a010_0 .net *"_ivl_0", 3 0, L_0x6000027e38e0;  1 drivers
L_0x1300d0c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000246a0a0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d0c28;  1 drivers
v0x60000246a130_0 .net *"_ivl_13", 0 0, L_0x6000027e3ac0;  1 drivers
L_0x1300d0c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246a1c0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0c70;  1 drivers
v0x60000246a250_0 .net *"_ivl_17", 0 0, L_0x6000027e3b60;  1 drivers
v0x60000246a2e0_0 .net *"_ivl_20", 0 0, L_0x600003dd2a00;  1 drivers
v0x60000246a370_0 .net *"_ivl_22", 0 0, L_0x600003dd2990;  1 drivers
v0x60000246a400_0 .net *"_ivl_24", 0 0, L_0x600003dd28b0;  1 drivers
v0x60000246a490_0 .net *"_ivl_25", 31 0, L_0x6000027e3c00;  1 drivers
L_0x1300d0cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246a520_0 .net *"_ivl_28", 15 0, L_0x1300d0cb8;  1 drivers
L_0x1300d0d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246a5b0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d0d00;  1 drivers
L_0x1300d0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000246a640_0 .net *"_ivl_3", 1 0, L_0x1300d0b98;  1 drivers
v0x60000246a6d0_0 .net *"_ivl_31", 0 0, L_0x6000027e3ca0;  1 drivers
L_0x1300d0be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000246a760_0 .net/2u *"_ivl_4", 3 0, L_0x1300d0be0;  1 drivers
v0x60000246a7f0_0 .net *"_ivl_6", 0 0, L_0x6000027e3980;  1 drivers
v0x60000246a880_0 .net "do_clear", 0 0, L_0x600003dd2920;  1 drivers
v0x60000246a910_0 .net "load_weight", 0 0, L_0x600003dd2a70;  1 drivers
v0x60000246a9a0_0 .net "weight_in", 7 0, L_0x6000027e3a20;  1 drivers
L_0x6000027e38e0 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d0b98;
L_0x6000027e3980 .cmp/eq 4, L_0x6000027e38e0, L_0x1300d0be0;
L_0x6000027e3ac0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0c28;
L_0x6000027e3b60 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0c70;
L_0x6000027e3c00 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d0cb8;
L_0x6000027e3ca0 .cmp/eq 32, L_0x6000027e3c00, L_0x1300d0d00;
S_0x13806aa90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13806d0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024694d0_0 .net *"_ivl_11", 0 0, L_0x6000027e3f20;  1 drivers
v0x600002469560_0 .net *"_ivl_12", 15 0, L_0x6000027fe760;  1 drivers
v0x6000024695f0_0 .net/s *"_ivl_4", 15 0, L_0x6000027e3d40;  1 drivers
v0x600002469680_0 .net/s *"_ivl_6", 15 0, L_0x6000027e3de0;  1 drivers
v0x600002469710_0 .net/s "a_signed", 7 0, v0x6000024698c0_0;  1 drivers
v0x6000024697a0_0 .net "act_in", 7 0, v0x6000024682d0_0;  alias, 1 drivers
v0x600002469830_0 .var "act_out", 7 0;
v0x6000024698c0_0 .var "act_reg", 7 0;
v0x600002469950_0 .net "clear_acc", 0 0, L_0x600003dd2920;  alias, 1 drivers
v0x6000024699e0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002469a70_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002469b00_0 .net "load_weight", 0 0, L_0x600003dd2a70;  alias, 1 drivers
v0x600002469b90_0 .net/s "product", 15 0, L_0x6000027e3e80;  1 drivers
v0x600002469c20_0 .net/s "product_ext", 31 0, L_0x6000027ffe80;  1 drivers
v0x600002469cb0_0 .net "psum_in", 31 0, L_0x1300d0640;  alias, 1 drivers
v0x600002469d40_0 .var "psum_out", 31 0;
v0x600002469dd0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002469e60_0 .net/s "w_signed", 7 0, v0x600002469f80_0;  1 drivers
v0x600002469ef0_0 .net "weight_in", 7 0, L_0x6000027e3a20;  alias, 1 drivers
v0x600002469f80_0 .var "weight_reg", 7 0;
L_0x6000027e3d40 .extend/s 16, v0x6000024698c0_0;
L_0x6000027e3de0 .extend/s 16, v0x600002469f80_0;
L_0x6000027e3e80 .arith/mult 16, L_0x6000027e3d40, L_0x6000027e3de0;
L_0x6000027e3f20 .part L_0x6000027e3e80, 15, 1;
LS_0x6000027fe760_0_0 .concat [ 1 1 1 1], L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20;
LS_0x6000027fe760_0_4 .concat [ 1 1 1 1], L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20;
LS_0x6000027fe760_0_8 .concat [ 1 1 1 1], L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20;
LS_0x6000027fe760_0_12 .concat [ 1 1 1 1], L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20, L_0x6000027e3f20;
L_0x6000027fe760 .concat [ 4 4 4 4], LS_0x6000027fe760_0_0, LS_0x6000027fe760_0_4, LS_0x6000027fe760_0_8, LS_0x6000027fe760_0_12;
L_0x6000027ffe80 .concat [ 16 16 0 0], L_0x6000027e3e80, L_0x6000027fe760;
S_0x138068440 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9a2c0 .param/l "row" 1 10 213, +C4<01>;
S_0x138065df0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138068440;
 .timescale 0 0;
P_0x600000c9a340 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dd2370 .functor AND 1, v0x60000244ed90_0, L_0x6000027ffd40, C4<1>, C4<1>;
L_0x600003dd1b20 .functor AND 1, L_0x6000027ffca0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd18f0 .functor OR 1, L_0x6000027ffc00, L_0x600003dd1b20, C4<0>, C4<0>;
L_0x600003dd1960 .functor AND 1, L_0x1300d24a0, L_0x600003dd18f0, C4<1>, C4<1>;
L_0x600003dd1810 .functor AND 1, L_0x600003dd1960, L_0x6000027ffb60, C4<1>, C4<1>;
v0x60000246b570_0 .net *"_ivl_0", 2 0, L_0x6000027fff20;  1 drivers
L_0x1300d0dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000246b600_0 .net/2u *"_ivl_11", 2 0, L_0x1300d0dd8;  1 drivers
v0x60000246b690_0 .net *"_ivl_13", 0 0, L_0x6000027ffc00;  1 drivers
L_0x1300d0e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246b720_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0e20;  1 drivers
v0x60000246b7b0_0 .net *"_ivl_17", 0 0, L_0x6000027ffca0;  1 drivers
v0x60000246b840_0 .net *"_ivl_20", 0 0, L_0x600003dd1b20;  1 drivers
v0x60000246b8d0_0 .net *"_ivl_22", 0 0, L_0x600003dd18f0;  1 drivers
v0x60000246b960_0 .net *"_ivl_24", 0 0, L_0x600003dd1960;  1 drivers
v0x60000246b9f0_0 .net *"_ivl_25", 31 0, L_0x6000027ffac0;  1 drivers
L_0x1300d0e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246ba80_0 .net *"_ivl_28", 15 0, L_0x1300d0e68;  1 drivers
L_0x1300d0eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000246bb10_0 .net/2u *"_ivl_29", 31 0, L_0x1300d0eb0;  1 drivers
L_0x1300d0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000246bba0_0 .net *"_ivl_3", 0 0, L_0x1300d0d48;  1 drivers
v0x60000246bc30_0 .net *"_ivl_31", 0 0, L_0x6000027ffb60;  1 drivers
L_0x1300d0d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000246bcc0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d0d90;  1 drivers
v0x60000246bd50_0 .net *"_ivl_6", 0 0, L_0x6000027ffd40;  1 drivers
v0x60000246bde0_0 .net "do_clear", 0 0, L_0x600003dd1810;  1 drivers
v0x60000246be70_0 .net "load_weight", 0 0, L_0x600003dd2370;  1 drivers
v0x60000246bf00_0 .net "weight_in", 7 0, L_0x6000027ffde0;  1 drivers
L_0x6000027fff20 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d0d48;
L_0x6000027ffd40 .cmp/eq 3, L_0x6000027fff20, L_0x1300d0d90;
L_0x6000027ffc00 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0dd8;
L_0x6000027ffca0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0e20;
L_0x6000027ffac0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d0e68;
L_0x6000027ffb60 .cmp/eq 32, L_0x6000027ffac0, L_0x1300d0eb0;
S_0x1380637a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138065df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000246aa30_0 .net *"_ivl_11", 0 0, L_0x6000027ff8e0;  1 drivers
v0x60000246aac0_0 .net *"_ivl_12", 15 0, L_0x6000027ff700;  1 drivers
v0x60000246ab50_0 .net/s *"_ivl_4", 15 0, L_0x6000027ff980;  1 drivers
v0x60000246abe0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ffa20;  1 drivers
v0x60000246ac70_0 .net/s "a_signed", 7 0, v0x60000246ae20_0;  1 drivers
v0x60000246ad00_0 .net "act_in", 7 0, L_0x600003dc85b0;  alias, 1 drivers
v0x60000246ad90_0 .var "act_out", 7 0;
v0x60000246ae20_0 .var "act_reg", 7 0;
v0x60000246aeb0_0 .net "clear_acc", 0 0, L_0x600003dd1810;  alias, 1 drivers
v0x60000246af40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000246afd0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000246b060_0 .net "load_weight", 0 0, L_0x600003dd2370;  alias, 1 drivers
v0x60000246b0f0_0 .net/s "product", 15 0, L_0x6000027ff840;  1 drivers
v0x60000246b180_0 .net/s "product_ext", 31 0, L_0x6000027ff7a0;  1 drivers
v0x60000246b210_0 .net "psum_in", 31 0, v0x60000246dcb0_0;  alias, 1 drivers
v0x60000246b2a0_0 .var "psum_out", 31 0;
v0x60000246b330_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000246b3c0_0 .net/s "w_signed", 7 0, v0x60000246b4e0_0;  1 drivers
v0x60000246b450_0 .net "weight_in", 7 0, L_0x6000027ffde0;  alias, 1 drivers
v0x60000246b4e0_0 .var "weight_reg", 7 0;
L_0x6000027ff980 .extend/s 16, v0x60000246ae20_0;
L_0x6000027ffa20 .extend/s 16, v0x60000246b4e0_0;
L_0x6000027ff840 .arith/mult 16, L_0x6000027ff980, L_0x6000027ffa20;
L_0x6000027ff8e0 .part L_0x6000027ff840, 15, 1;
LS_0x6000027ff700_0_0 .concat [ 1 1 1 1], L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0;
LS_0x6000027ff700_0_4 .concat [ 1 1 1 1], L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0;
LS_0x6000027ff700_0_8 .concat [ 1 1 1 1], L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0;
LS_0x6000027ff700_0_12 .concat [ 1 1 1 1], L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0, L_0x6000027ff8e0;
L_0x6000027ff700 .concat [ 4 4 4 4], LS_0x6000027ff700_0_0, LS_0x6000027ff700_0_4, LS_0x6000027ff700_0_8, LS_0x6000027ff700_0_12;
L_0x6000027ff7a0 .concat [ 16 16 0 0], L_0x6000027ff840, L_0x6000027ff700;
S_0x138061150 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138068440;
 .timescale 0 0;
P_0x600000c9a180 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dd17a0 .functor AND 1, v0x60000244ed90_0, L_0x6000027ff660, C4<1>, C4<1>;
L_0x600003dd1650 .functor AND 1, L_0x6000027ff340, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd16c0 .functor OR 1, L_0x6000027ff520, L_0x600003dd1650, C4<0>, C4<0>;
L_0x600003dd1570 .functor AND 1, L_0x1300d24a0, L_0x600003dd16c0, C4<1>, C4<1>;
L_0x600003dd15e0 .functor AND 1, L_0x600003dd1570, L_0x6000027ff200, C4<1>, C4<1>;
v0x600002464b40_0 .net *"_ivl_0", 2 0, L_0x6000027ff5c0;  1 drivers
L_0x1300d0f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002464bd0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d0f88;  1 drivers
v0x600002464c60_0 .net *"_ivl_13", 0 0, L_0x6000027ff520;  1 drivers
L_0x1300d0fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002464cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d0fd0;  1 drivers
v0x600002464d80_0 .net *"_ivl_17", 0 0, L_0x6000027ff340;  1 drivers
v0x600002464e10_0 .net *"_ivl_20", 0 0, L_0x600003dd1650;  1 drivers
v0x600002464ea0_0 .net *"_ivl_22", 0 0, L_0x600003dd16c0;  1 drivers
v0x600002464f30_0 .net *"_ivl_24", 0 0, L_0x600003dd1570;  1 drivers
v0x600002464fc0_0 .net *"_ivl_25", 31 0, L_0x6000027ff3e0;  1 drivers
L_0x1300d1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002465050_0 .net *"_ivl_28", 15 0, L_0x1300d1018;  1 drivers
L_0x1300d1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024650e0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1060;  1 drivers
L_0x1300d0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002465170_0 .net *"_ivl_3", 0 0, L_0x1300d0ef8;  1 drivers
v0x600002465200_0 .net *"_ivl_31", 0 0, L_0x6000027ff200;  1 drivers
L_0x1300d0f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002465290_0 .net/2u *"_ivl_4", 2 0, L_0x1300d0f40;  1 drivers
v0x600002465320_0 .net *"_ivl_6", 0 0, L_0x6000027ff660;  1 drivers
v0x6000024653b0_0 .net "do_clear", 0 0, L_0x600003dd15e0;  1 drivers
v0x600002465440_0 .net "load_weight", 0 0, L_0x600003dd17a0;  1 drivers
v0x6000024654d0_0 .net "weight_in", 7 0, L_0x6000027ff480;  1 drivers
L_0x6000027ff5c0 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d0ef8;
L_0x6000027ff660 .cmp/eq 3, L_0x6000027ff5c0, L_0x1300d0f40;
L_0x6000027ff520 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0f88;
L_0x6000027ff340 .cmp/eq 3, v0x600002454b40_0, L_0x1300d0fd0;
L_0x6000027ff3e0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1018;
L_0x6000027ff200 .cmp/eq 32, L_0x6000027ff3e0, L_0x1300d1060;
S_0x13805eb00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138061150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002464000_0 .net *"_ivl_11", 0 0, L_0x6000027feee0;  1 drivers
v0x600002464090_0 .net *"_ivl_12", 15 0, L_0x6000027ff020;  1 drivers
v0x600002464120_0 .net/s *"_ivl_4", 15 0, L_0x6000027ff2a0;  1 drivers
v0x6000024641b0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ff0c0;  1 drivers
v0x600002464240_0 .net/s "a_signed", 7 0, v0x6000024643f0_0;  1 drivers
v0x6000024642d0_0 .net "act_in", 7 0, v0x60000246ad90_0;  alias, 1 drivers
v0x600002464360_0 .var "act_out", 7 0;
v0x6000024643f0_0 .var "act_reg", 7 0;
v0x600002464480_0 .net "clear_acc", 0 0, L_0x600003dd15e0;  alias, 1 drivers
v0x600002464510_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024645a0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002464630_0 .net "load_weight", 0 0, L_0x600003dd17a0;  alias, 1 drivers
v0x6000024646c0_0 .net/s "product", 15 0, L_0x6000027ff160;  1 drivers
v0x600002464750_0 .net/s "product_ext", 31 0, L_0x6000027fe4e0;  1 drivers
v0x6000024647e0_0 .net "psum_in", 31 0, v0x60000246f210_0;  alias, 1 drivers
v0x600002464870_0 .var "psum_out", 31 0;
v0x600002464900_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002464990_0 .net/s "w_signed", 7 0, v0x600002464ab0_0;  1 drivers
v0x600002464a20_0 .net "weight_in", 7 0, L_0x6000027ff480;  alias, 1 drivers
v0x600002464ab0_0 .var "weight_reg", 7 0;
L_0x6000027ff2a0 .extend/s 16, v0x6000024643f0_0;
L_0x6000027ff0c0 .extend/s 16, v0x600002464ab0_0;
L_0x6000027ff160 .arith/mult 16, L_0x6000027ff2a0, L_0x6000027ff0c0;
L_0x6000027feee0 .part L_0x6000027ff160, 15, 1;
LS_0x6000027ff020_0_0 .concat [ 1 1 1 1], L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0;
LS_0x6000027ff020_0_4 .concat [ 1 1 1 1], L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0;
LS_0x6000027ff020_0_8 .concat [ 1 1 1 1], L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0;
LS_0x6000027ff020_0_12 .concat [ 1 1 1 1], L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0, L_0x6000027feee0;
L_0x6000027ff020 .concat [ 4 4 4 4], LS_0x6000027ff020_0_0, LS_0x6000027ff020_0_4, LS_0x6000027ff020_0_8, LS_0x6000027ff020_0_12;
L_0x6000027fe4e0 .concat [ 16 16 0 0], L_0x6000027ff160, L_0x6000027ff020;
S_0x13805c4b0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138068440;
 .timescale 0 0;
P_0x600000c9a500 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dd13b0 .functor AND 1, v0x60000244ed90_0, L_0x6000027fec60, C4<1>, C4<1>;
L_0x600003dd23e0 .functor AND 1, L_0x6000027fe120, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd1420 .functor OR 1, L_0x6000027fe080, L_0x600003dd23e0, C4<0>, C4<0>;
L_0x600003dd12d0 .functor AND 1, L_0x1300d24a0, L_0x600003dd1420, C4<1>, C4<1>;
L_0x600003dd1340 .functor AND 1, L_0x600003dd12d0, L_0x6000027fe260, C4<1>, C4<1>;
v0x6000024660a0_0 .net *"_ivl_0", 3 0, L_0x6000027fe940;  1 drivers
L_0x1300d1138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002466130_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1138;  1 drivers
v0x6000024661c0_0 .net *"_ivl_13", 0 0, L_0x6000027fe080;  1 drivers
L_0x1300d1180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002466250_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1180;  1 drivers
v0x6000024662e0_0 .net *"_ivl_17", 0 0, L_0x6000027fe120;  1 drivers
v0x600002466370_0 .net *"_ivl_20", 0 0, L_0x600003dd23e0;  1 drivers
v0x600002466400_0 .net *"_ivl_22", 0 0, L_0x600003dd1420;  1 drivers
v0x600002466490_0 .net *"_ivl_24", 0 0, L_0x600003dd12d0;  1 drivers
v0x600002466520_0 .net *"_ivl_25", 31 0, L_0x6000027fe1c0;  1 drivers
L_0x1300d11c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024665b0_0 .net *"_ivl_28", 15 0, L_0x1300d11c8;  1 drivers
L_0x1300d1210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002466640_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1210;  1 drivers
L_0x1300d10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024666d0_0 .net *"_ivl_3", 1 0, L_0x1300d10a8;  1 drivers
v0x600002466760_0 .net *"_ivl_31", 0 0, L_0x6000027fe260;  1 drivers
L_0x1300d10f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024667f0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d10f0;  1 drivers
v0x600002466880_0 .net *"_ivl_6", 0 0, L_0x6000027fec60;  1 drivers
v0x600002466910_0 .net "do_clear", 0 0, L_0x600003dd1340;  1 drivers
v0x6000024669a0_0 .net "load_weight", 0 0, L_0x600003dd13b0;  1 drivers
v0x600002466a30_0 .net "weight_in", 7 0, L_0x6000027fed00;  1 drivers
L_0x6000027fe940 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d10a8;
L_0x6000027fec60 .cmp/eq 4, L_0x6000027fe940, L_0x1300d10f0;
L_0x6000027fe080 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1138;
L_0x6000027fe120 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1180;
L_0x6000027fe1c0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d11c8;
L_0x6000027fe260 .cmp/eq 32, L_0x6000027fe1c0, L_0x1300d1210;
S_0x138059e60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13805c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002465560_0 .net *"_ivl_11", 0 0, L_0x6000027fdd60;  1 drivers
v0x6000024655f0_0 .net *"_ivl_12", 15 0, L_0x6000027fde00;  1 drivers
v0x600002465680_0 .net/s *"_ivl_4", 15 0, L_0x6000027fe300;  1 drivers
v0x600002465710_0 .net/s *"_ivl_6", 15 0, L_0x6000027fe3a0;  1 drivers
v0x6000024657a0_0 .net/s "a_signed", 7 0, v0x600002465950_0;  1 drivers
v0x600002465830_0 .net "act_in", 7 0, v0x600002464360_0;  alias, 1 drivers
v0x6000024658c0_0 .var "act_out", 7 0;
v0x600002465950_0 .var "act_reg", 7 0;
v0x6000024659e0_0 .net "clear_acc", 0 0, L_0x600003dd1340;  alias, 1 drivers
v0x600002465a70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002465b00_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002465b90_0 .net "load_weight", 0 0, L_0x600003dd13b0;  alias, 1 drivers
v0x600002465c20_0 .net/s "product", 15 0, L_0x6000027fdcc0;  1 drivers
v0x600002465cb0_0 .net/s "product_ext", 31 0, L_0x6000027fdf40;  1 drivers
v0x600002465d40_0 .net "psum_in", 31 0, v0x6000024687e0_0;  alias, 1 drivers
v0x600002465dd0_0 .var "psum_out", 31 0;
v0x600002465e60_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002465ef0_0 .net/s "w_signed", 7 0, v0x600002466010_0;  1 drivers
v0x600002465f80_0 .net "weight_in", 7 0, L_0x6000027fed00;  alias, 1 drivers
v0x600002466010_0 .var "weight_reg", 7 0;
L_0x6000027fe300 .extend/s 16, v0x600002465950_0;
L_0x6000027fe3a0 .extend/s 16, v0x600002466010_0;
L_0x6000027fdcc0 .arith/mult 16, L_0x6000027fe300, L_0x6000027fe3a0;
L_0x6000027fdd60 .part L_0x6000027fdcc0, 15, 1;
LS_0x6000027fde00_0_0 .concat [ 1 1 1 1], L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60;
LS_0x6000027fde00_0_4 .concat [ 1 1 1 1], L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60;
LS_0x6000027fde00_0_8 .concat [ 1 1 1 1], L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60;
LS_0x6000027fde00_0_12 .concat [ 1 1 1 1], L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60, L_0x6000027fdd60;
L_0x6000027fde00 .concat [ 4 4 4 4], LS_0x6000027fde00_0_0, LS_0x6000027fde00_0_4, LS_0x6000027fde00_0_8, LS_0x6000027fde00_0_12;
L_0x6000027fdf40 .concat [ 16 16 0 0], L_0x6000027fdcc0, L_0x6000027fde00;
S_0x138057810 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138068440;
 .timescale 0 0;
P_0x600000c9a600 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dd1110 .functor AND 1, v0x60000244ed90_0, L_0x6000027fbf20, C4<1>, C4<1>;
L_0x600003dd1180 .functor AND 1, L_0x6000027fbca0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd1030 .functor OR 1, L_0x6000027fbe80, L_0x600003dd1180, C4<0>, C4<0>;
L_0x600003dd10a0 .functor AND 1, L_0x1300d24a0, L_0x600003dd1030, C4<1>, C4<1>;
L_0x600003dd0f50 .functor AND 1, L_0x600003dd10a0, L_0x6000027fbb60, C4<1>, C4<1>;
v0x600002467600_0 .net *"_ivl_0", 3 0, L_0x6000027fdfe0;  1 drivers
L_0x1300d12e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002467690_0 .net/2u *"_ivl_11", 2 0, L_0x1300d12e8;  1 drivers
v0x600002467720_0 .net *"_ivl_13", 0 0, L_0x6000027fbe80;  1 drivers
L_0x1300d1330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024677b0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1330;  1 drivers
v0x600002467840_0 .net *"_ivl_17", 0 0, L_0x6000027fbca0;  1 drivers
v0x6000024678d0_0 .net *"_ivl_20", 0 0, L_0x600003dd1180;  1 drivers
v0x600002467960_0 .net *"_ivl_22", 0 0, L_0x600003dd1030;  1 drivers
v0x6000024679f0_0 .net *"_ivl_24", 0 0, L_0x600003dd10a0;  1 drivers
v0x600002467a80_0 .net *"_ivl_25", 31 0, L_0x6000027fbd40;  1 drivers
L_0x1300d1378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002467b10_0 .net *"_ivl_28", 15 0, L_0x1300d1378;  1 drivers
L_0x1300d13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002467ba0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d13c0;  1 drivers
L_0x1300d1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002467c30_0 .net *"_ivl_3", 1 0, L_0x1300d1258;  1 drivers
v0x600002467cc0_0 .net *"_ivl_31", 0 0, L_0x6000027fbb60;  1 drivers
L_0x1300d12a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002467d50_0 .net/2u *"_ivl_4", 3 0, L_0x1300d12a0;  1 drivers
v0x600002467de0_0 .net *"_ivl_6", 0 0, L_0x6000027fbf20;  1 drivers
v0x600002467e70_0 .net "do_clear", 0 0, L_0x600003dd0f50;  1 drivers
v0x600002467f00_0 .net "load_weight", 0 0, L_0x600003dd1110;  1 drivers
v0x600002460000_0 .net "weight_in", 7 0, L_0x6000027fbde0;  1 drivers
L_0x6000027fdfe0 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d1258;
L_0x6000027fbf20 .cmp/eq 4, L_0x6000027fdfe0, L_0x1300d12a0;
L_0x6000027fbe80 .cmp/eq 3, v0x600002454b40_0, L_0x1300d12e8;
L_0x6000027fbca0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1330;
L_0x6000027fbd40 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1378;
L_0x6000027fbb60 .cmp/eq 32, L_0x6000027fbd40, L_0x1300d13c0;
S_0x138170c30 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138057810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002466ac0_0 .net *"_ivl_11", 0 0, L_0x6000027fb8e0;  1 drivers
v0x600002466b50_0 .net *"_ivl_12", 15 0, L_0x6000027fb980;  1 drivers
v0x600002466be0_0 .net/s *"_ivl_4", 15 0, L_0x6000027fbc00;  1 drivers
v0x600002466c70_0 .net/s *"_ivl_6", 15 0, L_0x6000027fba20;  1 drivers
v0x600002466d00_0 .net/s "a_signed", 7 0, v0x600002466eb0_0;  1 drivers
v0x600002466d90_0 .net "act_in", 7 0, v0x6000024658c0_0;  alias, 1 drivers
v0x600002466e20_0 .var "act_out", 7 0;
v0x600002466eb0_0 .var "act_reg", 7 0;
v0x600002466f40_0 .net "clear_acc", 0 0, L_0x600003dd0f50;  alias, 1 drivers
v0x600002466fd0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002467060_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x6000024670f0_0 .net "load_weight", 0 0, L_0x600003dd1110;  alias, 1 drivers
v0x600002467180_0 .net/s "product", 15 0, L_0x6000027fbac0;  1 drivers
v0x600002467210_0 .net/s "product_ext", 31 0, L_0x6000027fb7a0;  1 drivers
v0x6000024672a0_0 .net "psum_in", 31 0, v0x600002469d40_0;  alias, 1 drivers
v0x600002467330_0 .var "psum_out", 31 0;
v0x6000024673c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002467450_0 .net/s "w_signed", 7 0, v0x600002467570_0;  1 drivers
v0x6000024674e0_0 .net "weight_in", 7 0, L_0x6000027fbde0;  alias, 1 drivers
v0x600002467570_0 .var "weight_reg", 7 0;
L_0x6000027fbc00 .extend/s 16, v0x600002466eb0_0;
L_0x6000027fba20 .extend/s 16, v0x600002467570_0;
L_0x6000027fbac0 .arith/mult 16, L_0x6000027fbc00, L_0x6000027fba20;
L_0x6000027fb8e0 .part L_0x6000027fbac0, 15, 1;
LS_0x6000027fb980_0_0 .concat [ 1 1 1 1], L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0;
LS_0x6000027fb980_0_4 .concat [ 1 1 1 1], L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0;
LS_0x6000027fb980_0_8 .concat [ 1 1 1 1], L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0;
LS_0x6000027fb980_0_12 .concat [ 1 1 1 1], L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0, L_0x6000027fb8e0;
L_0x6000027fb980 .concat [ 4 4 4 4], LS_0x6000027fb980_0_0, LS_0x6000027fb980_0_4, LS_0x6000027fb980_0_8, LS_0x6000027fb980_0_12;
L_0x6000027fb7a0 .concat [ 16 16 0 0], L_0x6000027fbac0, L_0x6000027fb980;
S_0x138126e90 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9a700 .param/l "row" 1 10 213, +C4<010>;
S_0x138150cf0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138126e90;
 .timescale 0 0;
P_0x600000c9a780 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dd0ee0 .functor AND 1, v0x60000244ed90_0, L_0x6000027fb660, C4<1>, C4<1>;
L_0x600003dd0d90 .functor AND 1, L_0x6000027fb3e0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd0e00 .functor OR 1, L_0x6000027fb340, L_0x600003dd0d90, C4<0>, C4<0>;
L_0x600003dd0cb0 .functor AND 1, L_0x1300d24a0, L_0x600003dd0e00, C4<1>, C4<1>;
L_0x600003dd0d20 .functor AND 1, L_0x600003dd0cb0, L_0x6000027fb5c0, C4<1>, C4<1>;
v0x600002460bd0_0 .net *"_ivl_0", 2 0, L_0x6000027fb840;  1 drivers
L_0x1300d1498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002460c60_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1498;  1 drivers
v0x600002460cf0_0 .net *"_ivl_13", 0 0, L_0x6000027fb340;  1 drivers
L_0x1300d14e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002460d80_0 .net/2u *"_ivl_15", 2 0, L_0x1300d14e0;  1 drivers
v0x600002460e10_0 .net *"_ivl_17", 0 0, L_0x6000027fb3e0;  1 drivers
v0x600002460ea0_0 .net *"_ivl_20", 0 0, L_0x600003dd0d90;  1 drivers
v0x600002460f30_0 .net *"_ivl_22", 0 0, L_0x600003dd0e00;  1 drivers
v0x600002460fc0_0 .net *"_ivl_24", 0 0, L_0x600003dd0cb0;  1 drivers
v0x600002461050_0 .net *"_ivl_25", 31 0, L_0x6000027fb520;  1 drivers
L_0x1300d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024610e0_0 .net *"_ivl_28", 15 0, L_0x1300d1528;  1 drivers
L_0x1300d1570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002461170_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1570;  1 drivers
L_0x1300d1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002461200_0 .net *"_ivl_3", 0 0, L_0x1300d1408;  1 drivers
v0x600002461290_0 .net *"_ivl_31", 0 0, L_0x6000027fb5c0;  1 drivers
L_0x1300d1450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002461320_0 .net/2u *"_ivl_4", 2 0, L_0x1300d1450;  1 drivers
v0x6000024613b0_0 .net *"_ivl_6", 0 0, L_0x6000027fb660;  1 drivers
v0x600002461440_0 .net "do_clear", 0 0, L_0x600003dd0d20;  1 drivers
v0x6000024614d0_0 .net "load_weight", 0 0, L_0x600003dd0ee0;  1 drivers
v0x600002461560_0 .net "weight_in", 7 0, L_0x6000027fb700;  1 drivers
L_0x6000027fb840 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d1408;
L_0x6000027fb660 .cmp/eq 3, L_0x6000027fb840, L_0x1300d1450;
L_0x6000027fb340 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1498;
L_0x6000027fb3e0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d14e0;
L_0x6000027fb520 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1528;
L_0x6000027fb5c0 .cmp/eq 32, L_0x6000027fb520, L_0x1300d1570;
S_0x138126a50 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138150cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002460090_0 .net *"_ivl_11", 0 0, L_0x6000027fb0c0;  1 drivers
v0x600002460120_0 .net *"_ivl_12", 15 0, L_0x6000027fb160;  1 drivers
v0x6000024601b0_0 .net/s *"_ivl_4", 15 0, L_0x6000027faee0;  1 drivers
v0x600002460240_0 .net/s *"_ivl_6", 15 0, L_0x6000027faf80;  1 drivers
v0x6000024602d0_0 .net/s "a_signed", 7 0, v0x600002460480_0;  1 drivers
v0x600002460360_0 .net "act_in", 7 0, L_0x600003dcadf0;  alias, 1 drivers
v0x6000024603f0_0 .var "act_out", 7 0;
v0x600002460480_0 .var "act_reg", 7 0;
v0x600002460510_0 .net "clear_acc", 0 0, L_0x600003dd0d20;  alias, 1 drivers
v0x6000024605a0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002460630_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x6000024606c0_0 .net "load_weight", 0 0, L_0x600003dd0ee0;  alias, 1 drivers
v0x600002460750_0 .net/s "product", 15 0, L_0x6000027fb020;  1 drivers
v0x6000024607e0_0 .net/s "product_ext", 31 0, L_0x6000027fb200;  1 drivers
v0x600002460870_0 .net "psum_in", 31 0, v0x60000246b2a0_0;  alias, 1 drivers
v0x600002460900_0 .var "psum_out", 31 0;
v0x600002460990_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002460a20_0 .net/s "w_signed", 7 0, v0x600002460b40_0;  1 drivers
v0x600002460ab0_0 .net "weight_in", 7 0, L_0x6000027fb700;  alias, 1 drivers
v0x600002460b40_0 .var "weight_reg", 7 0;
L_0x6000027faee0 .extend/s 16, v0x600002460480_0;
L_0x6000027faf80 .extend/s 16, v0x600002460b40_0;
L_0x6000027fb020 .arith/mult 16, L_0x6000027faee0, L_0x6000027faf80;
L_0x6000027fb0c0 .part L_0x6000027fb020, 15, 1;
LS_0x6000027fb160_0_0 .concat [ 1 1 1 1], L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0;
LS_0x6000027fb160_0_4 .concat [ 1 1 1 1], L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0;
LS_0x6000027fb160_0_8 .concat [ 1 1 1 1], L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0;
LS_0x6000027fb160_0_12 .concat [ 1 1 1 1], L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0, L_0x6000027fb0c0;
L_0x6000027fb160 .concat [ 4 4 4 4], LS_0x6000027fb160_0_0, LS_0x6000027fb160_0_4, LS_0x6000027fb160_0_8, LS_0x6000027fb160_0_12;
L_0x6000027fb200 .concat [ 16 16 0 0], L_0x6000027fb020, L_0x6000027fb160;
S_0x138126610 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138126e90;
 .timescale 0 0;
P_0x600000c9a880 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dd1ce0 .functor AND 1, v0x60000244ed90_0, L_0x6000027fa1c0, C4<1>, C4<1>;
L_0x600003dd1c70 .functor AND 1, L_0x6000027fa4e0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd1c00 .functor OR 1, L_0x6000027f9e00, L_0x600003dd1c70, C4<0>, C4<0>;
L_0x600003dd0700 .functor AND 1, L_0x1300d24a0, L_0x600003dd1c00, C4<1>, C4<1>;
L_0x600003dd0150 .functor AND 1, L_0x600003dd0700, L_0x6000027fa3a0, C4<1>, C4<1>;
v0x600002462130_0 .net *"_ivl_0", 2 0, L_0x6000027fb2a0;  1 drivers
L_0x1300d1648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024621c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1648;  1 drivers
v0x600002462250_0 .net *"_ivl_13", 0 0, L_0x6000027f9e00;  1 drivers
L_0x1300d1690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024622e0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1690;  1 drivers
v0x600002462370_0 .net *"_ivl_17", 0 0, L_0x6000027fa4e0;  1 drivers
v0x600002462400_0 .net *"_ivl_20", 0 0, L_0x600003dd1c70;  1 drivers
v0x600002462490_0 .net *"_ivl_22", 0 0, L_0x600003dd1c00;  1 drivers
v0x600002462520_0 .net *"_ivl_24", 0 0, L_0x600003dd0700;  1 drivers
v0x6000024625b0_0 .net *"_ivl_25", 31 0, L_0x6000027f9cc0;  1 drivers
L_0x1300d16d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002462640_0 .net *"_ivl_28", 15 0, L_0x1300d16d8;  1 drivers
L_0x1300d1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024626d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1720;  1 drivers
L_0x1300d15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002462760_0 .net *"_ivl_3", 0 0, L_0x1300d15b8;  1 drivers
v0x6000024627f0_0 .net *"_ivl_31", 0 0, L_0x6000027fa3a0;  1 drivers
L_0x1300d1600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002462880_0 .net/2u *"_ivl_4", 2 0, L_0x1300d1600;  1 drivers
v0x600002462910_0 .net *"_ivl_6", 0 0, L_0x6000027fa1c0;  1 drivers
v0x6000024629a0_0 .net "do_clear", 0 0, L_0x600003dd0150;  1 drivers
v0x600002462a30_0 .net "load_weight", 0 0, L_0x600003dd1ce0;  1 drivers
v0x600002462ac0_0 .net "weight_in", 7 0, L_0x6000027fa080;  1 drivers
L_0x6000027fb2a0 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d15b8;
L_0x6000027fa1c0 .cmp/eq 3, L_0x6000027fb2a0, L_0x1300d1600;
L_0x6000027f9e00 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1648;
L_0x6000027fa4e0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1690;
L_0x6000027f9cc0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d16d8;
L_0x6000027fa3a0 .cmp/eq 32, L_0x6000027f9cc0, L_0x1300d1720;
S_0x13814c4a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138126610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024615f0_0 .net *"_ivl_11", 0 0, L_0x6000027fa120;  1 drivers
v0x600002461680_0 .net *"_ivl_12", 15 0, L_0x6000027f9900;  1 drivers
v0x600002461710_0 .net/s *"_ivl_4", 15 0, L_0x6000027f9b80;  1 drivers
v0x6000024617a0_0 .net/s *"_ivl_6", 15 0, L_0x6000027fa260;  1 drivers
v0x600002461830_0 .net/s "a_signed", 7 0, v0x6000024619e0_0;  1 drivers
v0x6000024618c0_0 .net "act_in", 7 0, v0x6000024603f0_0;  alias, 1 drivers
v0x600002461950_0 .var "act_out", 7 0;
v0x6000024619e0_0 .var "act_reg", 7 0;
v0x600002461a70_0 .net "clear_acc", 0 0, L_0x600003dd0150;  alias, 1 drivers
v0x600002461b00_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002461b90_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002461c20_0 .net "load_weight", 0 0, L_0x600003dd1ce0;  alias, 1 drivers
v0x600002461cb0_0 .net/s "product", 15 0, L_0x6000027f9860;  1 drivers
v0x600002461d40_0 .net/s "product_ext", 31 0, L_0x6000027f9fe0;  1 drivers
v0x600002461dd0_0 .net "psum_in", 31 0, v0x600002464870_0;  alias, 1 drivers
v0x600002461e60_0 .var "psum_out", 31 0;
v0x600002461ef0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002461f80_0 .net/s "w_signed", 7 0, v0x6000024620a0_0;  1 drivers
v0x600002462010_0 .net "weight_in", 7 0, L_0x6000027fa080;  alias, 1 drivers
v0x6000024620a0_0 .var "weight_reg", 7 0;
L_0x6000027f9b80 .extend/s 16, v0x6000024619e0_0;
L_0x6000027fa260 .extend/s 16, v0x6000024620a0_0;
L_0x6000027f9860 .arith/mult 16, L_0x6000027f9b80, L_0x6000027fa260;
L_0x6000027fa120 .part L_0x6000027f9860, 15, 1;
LS_0x6000027f9900_0_0 .concat [ 1 1 1 1], L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120;
LS_0x6000027f9900_0_4 .concat [ 1 1 1 1], L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120;
LS_0x6000027f9900_0_8 .concat [ 1 1 1 1], L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120;
LS_0x6000027f9900_0_12 .concat [ 1 1 1 1], L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120, L_0x6000027fa120;
L_0x6000027f9900 .concat [ 4 4 4 4], LS_0x6000027f9900_0_0, LS_0x6000027f9900_0_4, LS_0x6000027f9900_0_8, LS_0x6000027f9900_0_12;
L_0x6000027f9fe0 .concat [ 16 16 0 0], L_0x6000027f9860, L_0x6000027f9900;
S_0x138149e50 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138126e90;
 .timescale 0 0;
P_0x600000c9a980 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dd01c0 .functor AND 1, v0x60000244ed90_0, L_0x6000027f9ea0, C4<1>, C4<1>;
L_0x600003dd1b90 .functor AND 1, L_0x6000027f9c20, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd0620 .functor OR 1, L_0x6000027f9ae0, L_0x600003dd1b90, C4<0>, C4<0>;
L_0x600003ddbf70 .functor AND 1, L_0x1300d24a0, L_0x600003dd0620, C4<1>, C4<1>;
L_0x600003ddbb10 .functor AND 1, L_0x600003ddbf70, L_0x6000027f97c0, C4<1>, C4<1>;
v0x600002463690_0 .net *"_ivl_0", 3 0, L_0x6000027f99a0;  1 drivers
L_0x1300d17f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002463720_0 .net/2u *"_ivl_11", 2 0, L_0x1300d17f8;  1 drivers
v0x6000024637b0_0 .net *"_ivl_13", 0 0, L_0x6000027f9ae0;  1 drivers
L_0x1300d1840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002463840_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1840;  1 drivers
v0x6000024638d0_0 .net *"_ivl_17", 0 0, L_0x6000027f9c20;  1 drivers
v0x600002463960_0 .net *"_ivl_20", 0 0, L_0x600003dd1b90;  1 drivers
v0x6000024639f0_0 .net *"_ivl_22", 0 0, L_0x600003dd0620;  1 drivers
v0x600002463a80_0 .net *"_ivl_24", 0 0, L_0x600003ddbf70;  1 drivers
v0x600002463b10_0 .net *"_ivl_25", 31 0, L_0x6000027f9720;  1 drivers
L_0x1300d1888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002463ba0_0 .net *"_ivl_28", 15 0, L_0x1300d1888;  1 drivers
L_0x1300d18d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002463c30_0 .net/2u *"_ivl_29", 31 0, L_0x1300d18d0;  1 drivers
L_0x1300d1768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002463cc0_0 .net *"_ivl_3", 1 0, L_0x1300d1768;  1 drivers
v0x600002463d50_0 .net *"_ivl_31", 0 0, L_0x6000027f97c0;  1 drivers
L_0x1300d17b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002463de0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d17b0;  1 drivers
v0x600002463e70_0 .net *"_ivl_6", 0 0, L_0x6000027f9ea0;  1 drivers
v0x600002463f00_0 .net "do_clear", 0 0, L_0x600003ddbb10;  1 drivers
v0x60000245c000_0 .net "load_weight", 0 0, L_0x600003dd01c0;  1 drivers
v0x60000245c090_0 .net "weight_in", 7 0, L_0x6000027f9a40;  1 drivers
L_0x6000027f99a0 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d1768;
L_0x6000027f9ea0 .cmp/eq 4, L_0x6000027f99a0, L_0x1300d17b0;
L_0x6000027f9ae0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d17f8;
L_0x6000027f9c20 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1840;
L_0x6000027f9720 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1888;
L_0x6000027f97c0 .cmp/eq 32, L_0x6000027f9720, L_0x1300d18d0;
S_0x138147800 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138149e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002462b50_0 .net *"_ivl_11", 0 0, L_0x6000027f9540;  1 drivers
v0x600002462be0_0 .net *"_ivl_12", 15 0, L_0x6000027f9360;  1 drivers
v0x600002462c70_0 .net/s *"_ivl_4", 15 0, L_0x6000027f95e0;  1 drivers
v0x600002462d00_0 .net/s *"_ivl_6", 15 0, L_0x6000027f9680;  1 drivers
v0x600002462d90_0 .net/s "a_signed", 7 0, v0x600002462f40_0;  1 drivers
v0x600002462e20_0 .net "act_in", 7 0, v0x600002461950_0;  alias, 1 drivers
v0x600002462eb0_0 .var "act_out", 7 0;
v0x600002462f40_0 .var "act_reg", 7 0;
v0x600002462fd0_0 .net "clear_acc", 0 0, L_0x600003ddbb10;  alias, 1 drivers
v0x600002463060_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024630f0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002463180_0 .net "load_weight", 0 0, L_0x600003dd01c0;  alias, 1 drivers
v0x600002463210_0 .net/s "product", 15 0, L_0x6000027f94a0;  1 drivers
v0x6000024632a0_0 .net/s "product_ext", 31 0, L_0x6000027f9400;  1 drivers
v0x600002463330_0 .net "psum_in", 31 0, v0x600002465dd0_0;  alias, 1 drivers
v0x6000024633c0_0 .var "psum_out", 31 0;
v0x600002463450_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024634e0_0 .net/s "w_signed", 7 0, v0x600002463600_0;  1 drivers
v0x600002463570_0 .net "weight_in", 7 0, L_0x6000027f9a40;  alias, 1 drivers
v0x600002463600_0 .var "weight_reg", 7 0;
L_0x6000027f95e0 .extend/s 16, v0x600002462f40_0;
L_0x6000027f9680 .extend/s 16, v0x600002463600_0;
L_0x6000027f94a0 .arith/mult 16, L_0x6000027f95e0, L_0x6000027f9680;
L_0x6000027f9540 .part L_0x6000027f94a0, 15, 1;
LS_0x6000027f9360_0_0 .concat [ 1 1 1 1], L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540;
LS_0x6000027f9360_0_4 .concat [ 1 1 1 1], L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540;
LS_0x6000027f9360_0_8 .concat [ 1 1 1 1], L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540;
LS_0x6000027f9360_0_12 .concat [ 1 1 1 1], L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540, L_0x6000027f9540;
L_0x6000027f9360 .concat [ 4 4 4 4], LS_0x6000027f9360_0_0, LS_0x6000027f9360_0_4, LS_0x6000027f9360_0_8, LS_0x6000027f9360_0_12;
L_0x6000027f9400 .concat [ 16 16 0 0], L_0x6000027f94a0, L_0x6000027f9360;
S_0x1381451b0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138126e90;
 .timescale 0 0;
P_0x600000c9aa80 .param/l "col" 1 10 214, +C4<011>;
L_0x600003ddb9c0 .functor AND 1, v0x60000244ed90_0, L_0x6000027f92c0, C4<1>, C4<1>;
L_0x600003ddb8e0 .functor AND 1, L_0x6000027f8fa0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003ddb950 .functor OR 1, L_0x6000027f9180, L_0x600003ddb8e0, C4<0>, C4<0>;
L_0x600003ddb2c0 .functor AND 1, L_0x1300d24a0, L_0x600003ddb950, C4<1>, C4<1>;
L_0x600003ddb330 .functor AND 1, L_0x600003ddb2c0, L_0x6000027fada0, C4<1>, C4<1>;
v0x60000245cc60_0 .net *"_ivl_0", 3 0, L_0x6000027f9220;  1 drivers
L_0x1300d19a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245ccf0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d19a8;  1 drivers
v0x60000245cd80_0 .net *"_ivl_13", 0 0, L_0x6000027f9180;  1 drivers
L_0x1300d19f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245ce10_0 .net/2u *"_ivl_15", 2 0, L_0x1300d19f0;  1 drivers
v0x60000245cea0_0 .net *"_ivl_17", 0 0, L_0x6000027f8fa0;  1 drivers
v0x60000245cf30_0 .net *"_ivl_20", 0 0, L_0x600003ddb8e0;  1 drivers
v0x60000245cfc0_0 .net *"_ivl_22", 0 0, L_0x600003ddb950;  1 drivers
v0x60000245d050_0 .net *"_ivl_24", 0 0, L_0x600003ddb2c0;  1 drivers
v0x60000245d0e0_0 .net *"_ivl_25", 31 0, L_0x6000027f9040;  1 drivers
L_0x1300d1a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245d170_0 .net *"_ivl_28", 15 0, L_0x1300d1a38;  1 drivers
L_0x1300d1a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245d200_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1a80;  1 drivers
L_0x1300d1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000245d290_0 .net *"_ivl_3", 1 0, L_0x1300d1918;  1 drivers
v0x60000245d320_0 .net *"_ivl_31", 0 0, L_0x6000027fada0;  1 drivers
L_0x1300d1960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000245d3b0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d1960;  1 drivers
v0x60000245d440_0 .net *"_ivl_6", 0 0, L_0x6000027f92c0;  1 drivers
v0x60000245d4d0_0 .net "do_clear", 0 0, L_0x600003ddb330;  1 drivers
v0x60000245d560_0 .net "load_weight", 0 0, L_0x600003ddb9c0;  1 drivers
v0x60000245d5f0_0 .net "weight_in", 7 0, L_0x6000027f90e0;  1 drivers
L_0x6000027f9220 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d1918;
L_0x6000027f92c0 .cmp/eq 4, L_0x6000027f9220, L_0x1300d1960;
L_0x6000027f9180 .cmp/eq 3, v0x600002454b40_0, L_0x1300d19a8;
L_0x6000027f8fa0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d19f0;
L_0x6000027f9040 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1a38;
L_0x6000027fada0 .cmp/eq 32, L_0x6000027f9040, L_0x1300d1a80;
S_0x138142b60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1381451b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a700 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a740 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000245c120_0 .net *"_ivl_11", 0 0, L_0x6000027fa9e0;  1 drivers
v0x60000245c1b0_0 .net *"_ivl_12", 15 0, L_0x6000027f8c80;  1 drivers
v0x60000245c240_0 .net/s *"_ivl_4", 15 0, L_0x6000027fabc0;  1 drivers
v0x60000245c2d0_0 .net/s *"_ivl_6", 15 0, L_0x6000027fab20;  1 drivers
v0x60000245c360_0 .net/s "a_signed", 7 0, v0x60000245c510_0;  1 drivers
v0x60000245c3f0_0 .net "act_in", 7 0, v0x600002462eb0_0;  alias, 1 drivers
v0x60000245c480_0 .var "act_out", 7 0;
v0x60000245c510_0 .var "act_reg", 7 0;
v0x60000245c5a0_0 .net "clear_acc", 0 0, L_0x600003ddb330;  alias, 1 drivers
v0x60000245c630_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000245c6c0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000245c750_0 .net "load_weight", 0 0, L_0x600003ddb9c0;  alias, 1 drivers
v0x60000245c7e0_0 .net/s "product", 15 0, L_0x6000027faa80;  1 drivers
v0x60000245c870_0 .net/s "product_ext", 31 0, L_0x6000027f8d20;  1 drivers
v0x60000245c900_0 .net "psum_in", 31 0, v0x600002467330_0;  alias, 1 drivers
v0x60000245c990_0 .var "psum_out", 31 0;
v0x60000245ca20_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000245cab0_0 .net/s "w_signed", 7 0, v0x60000245cbd0_0;  1 drivers
v0x60000245cb40_0 .net "weight_in", 7 0, L_0x6000027f90e0;  alias, 1 drivers
v0x60000245cbd0_0 .var "weight_reg", 7 0;
L_0x6000027fabc0 .extend/s 16, v0x60000245c510_0;
L_0x6000027fab20 .extend/s 16, v0x60000245cbd0_0;
L_0x6000027faa80 .arith/mult 16, L_0x6000027fabc0, L_0x6000027fab20;
L_0x6000027fa9e0 .part L_0x6000027faa80, 15, 1;
LS_0x6000027f8c80_0_0 .concat [ 1 1 1 1], L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0;
LS_0x6000027f8c80_0_4 .concat [ 1 1 1 1], L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0;
LS_0x6000027f8c80_0_8 .concat [ 1 1 1 1], L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0;
LS_0x6000027f8c80_0_12 .concat [ 1 1 1 1], L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0, L_0x6000027fa9e0;
L_0x6000027f8c80 .concat [ 4 4 4 4], LS_0x6000027f8c80_0_0, LS_0x6000027f8c80_0_4, LS_0x6000027f8c80_0_8, LS_0x6000027f8c80_0_12;
L_0x6000027f8d20 .concat [ 16 16 0 0], L_0x6000027faa80, L_0x6000027f8c80;
S_0x138140510 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9ab80 .param/l "row" 1 10 213, +C4<011>;
S_0x13813dec0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138140510;
 .timescale 0 0;
P_0x600000c9ac00 .param/l "col" 1 10 214, +C4<00>;
L_0x600003ddab50 .functor AND 1, v0x60000244ed90_0, L_0x6000027f8820, C4<1>, C4<1>;
L_0x600003dda920 .functor AND 1, L_0x6000027f86e0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dda990 .functor OR 1, L_0x6000027f9d60, L_0x600003dda920, C4<0>, C4<0>;
L_0x600003dda840 .functor AND 1, L_0x1300d24a0, L_0x600003dda990, C4<1>, C4<1>;
L_0x600003dda8b0 .functor AND 1, L_0x600003dda840, L_0x6000027f85a0, C4<1>, C4<1>;
v0x60000245e1c0_0 .net *"_ivl_0", 2 0, L_0x6000027f8780;  1 drivers
L_0x1300d1b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245e250_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1b58;  1 drivers
v0x60000245e2e0_0 .net *"_ivl_13", 0 0, L_0x6000027f9d60;  1 drivers
L_0x1300d1ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245e370_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1ba0;  1 drivers
v0x60000245e400_0 .net *"_ivl_17", 0 0, L_0x6000027f86e0;  1 drivers
v0x60000245e490_0 .net *"_ivl_20", 0 0, L_0x600003dda920;  1 drivers
v0x60000245e520_0 .net *"_ivl_22", 0 0, L_0x600003dda990;  1 drivers
v0x60000245e5b0_0 .net *"_ivl_24", 0 0, L_0x600003dda840;  1 drivers
v0x60000245e640_0 .net *"_ivl_25", 31 0, L_0x6000027f8500;  1 drivers
L_0x1300d1be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245e6d0_0 .net *"_ivl_28", 15 0, L_0x1300d1be8;  1 drivers
L_0x1300d1c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245e760_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1c30;  1 drivers
L_0x1300d1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000245e7f0_0 .net *"_ivl_3", 0 0, L_0x1300d1ac8;  1 drivers
v0x60000245e880_0 .net *"_ivl_31", 0 0, L_0x6000027f85a0;  1 drivers
L_0x1300d1b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245e910_0 .net/2u *"_ivl_4", 2 0, L_0x1300d1b10;  1 drivers
v0x60000245e9a0_0 .net *"_ivl_6", 0 0, L_0x6000027f8820;  1 drivers
v0x60000245ea30_0 .net "do_clear", 0 0, L_0x600003dda8b0;  1 drivers
v0x60000245eac0_0 .net "load_weight", 0 0, L_0x600003ddab50;  1 drivers
v0x60000245eb50_0 .net "weight_in", 7 0, L_0x6000027f8640;  1 drivers
L_0x6000027f8780 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d1ac8;
L_0x6000027f8820 .cmp/eq 3, L_0x6000027f8780, L_0x1300d1b10;
L_0x6000027f9d60 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1b58;
L_0x6000027f86e0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1ba0;
L_0x6000027f8500 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1be8;
L_0x6000027f85a0 .cmp/eq 32, L_0x6000027f8500, L_0x1300d1c30;
S_0x13813b870 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13813dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a780 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a7c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000245d680_0 .net *"_ivl_11", 0 0, L_0x6000027f8320;  1 drivers
v0x60000245d710_0 .net *"_ivl_12", 15 0, L_0x6000027f8140;  1 drivers
v0x60000245d7a0_0 .net/s *"_ivl_4", 15 0, L_0x6000027f83c0;  1 drivers
v0x60000245d830_0 .net/s *"_ivl_6", 15 0, L_0x6000027f8460;  1 drivers
v0x60000245d8c0_0 .net/s "a_signed", 7 0, v0x60000245da70_0;  1 drivers
v0x60000245d950_0 .net "act_in", 7 0, L_0x600003dcae60;  alias, 1 drivers
v0x60000245d9e0_0 .var "act_out", 7 0;
v0x60000245da70_0 .var "act_reg", 7 0;
v0x60000245db00_0 .net "clear_acc", 0 0, L_0x600003dda8b0;  alias, 1 drivers
v0x60000245db90_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000245dc20_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000245dcb0_0 .net "load_weight", 0 0, L_0x600003ddab50;  alias, 1 drivers
v0x60000245dd40_0 .net/s "product", 15 0, L_0x6000027f8280;  1 drivers
v0x60000245ddd0_0 .net/s "product_ext", 31 0, L_0x6000027f81e0;  1 drivers
v0x60000245de60_0 .net "psum_in", 31 0, v0x600002460900_0;  alias, 1 drivers
v0x60000245def0_0 .var "psum_out", 31 0;
v0x60000245df80_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000245e010_0 .net/s "w_signed", 7 0, v0x60000245e130_0;  1 drivers
v0x60000245e0a0_0 .net "weight_in", 7 0, L_0x6000027f8640;  alias, 1 drivers
v0x60000245e130_0 .var "weight_reg", 7 0;
L_0x6000027f83c0 .extend/s 16, v0x60000245da70_0;
L_0x6000027f8460 .extend/s 16, v0x60000245e130_0;
L_0x6000027f8280 .arith/mult 16, L_0x6000027f83c0, L_0x6000027f8460;
L_0x6000027f8320 .part L_0x6000027f8280, 15, 1;
LS_0x6000027f8140_0_0 .concat [ 1 1 1 1], L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320;
LS_0x6000027f8140_0_4 .concat [ 1 1 1 1], L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320;
LS_0x6000027f8140_0_8 .concat [ 1 1 1 1], L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320;
LS_0x6000027f8140_0_12 .concat [ 1 1 1 1], L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320, L_0x6000027f8320;
L_0x6000027f8140 .concat [ 4 4 4 4], LS_0x6000027f8140_0_0, LS_0x6000027f8140_0_4, LS_0x6000027f8140_0_8, LS_0x6000027f8140_0_12;
L_0x6000027f81e0 .concat [ 16 16 0 0], L_0x6000027f8280, L_0x6000027f8140;
S_0x138134580 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138140510;
 .timescale 0 0;
P_0x600000c9ad00 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dda680 .functor AND 1, v0x60000244ed90_0, L_0x6000027f80a0, C4<1>, C4<1>;
L_0x600003dda6f0 .functor AND 1, L_0x6000027f8a00, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dda5a0 .functor OR 1, L_0x6000027f8be0, L_0x600003dda6f0, C4<0>, C4<0>;
L_0x600003dda610 .functor AND 1, L_0x1300d24a0, L_0x600003dda5a0, C4<1>, C4<1>;
L_0x600003dda4c0 .functor AND 1, L_0x600003dda610, L_0x6000027f88c0, C4<1>, C4<1>;
v0x60000245f720_0 .net *"_ivl_0", 2 0, L_0x6000027f8000;  1 drivers
L_0x1300d1d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245f7b0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1d08;  1 drivers
v0x60000245f840_0 .net *"_ivl_13", 0 0, L_0x6000027f8be0;  1 drivers
L_0x1300d1d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245f8d0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1d50;  1 drivers
v0x60000245f960_0 .net *"_ivl_17", 0 0, L_0x6000027f8a00;  1 drivers
v0x60000245f9f0_0 .net *"_ivl_20", 0 0, L_0x600003dda6f0;  1 drivers
v0x60000245fa80_0 .net *"_ivl_22", 0 0, L_0x600003dda5a0;  1 drivers
v0x60000245fb10_0 .net *"_ivl_24", 0 0, L_0x600003dda610;  1 drivers
v0x60000245fba0_0 .net *"_ivl_25", 31 0, L_0x6000027f8aa0;  1 drivers
L_0x1300d1d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245fc30_0 .net *"_ivl_28", 15 0, L_0x1300d1d98;  1 drivers
L_0x1300d1de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245fcc0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1de0;  1 drivers
L_0x1300d1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000245fd50_0 .net *"_ivl_3", 0 0, L_0x1300d1c78;  1 drivers
v0x60000245fde0_0 .net *"_ivl_31", 0 0, L_0x6000027f88c0;  1 drivers
L_0x1300d1cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000245fe70_0 .net/2u *"_ivl_4", 2 0, L_0x1300d1cc0;  1 drivers
v0x60000245ff00_0 .net *"_ivl_6", 0 0, L_0x6000027f80a0;  1 drivers
v0x600002458000_0 .net "do_clear", 0 0, L_0x600003dda4c0;  1 drivers
v0x600002458090_0 .net "load_weight", 0 0, L_0x600003dda680;  1 drivers
v0x600002458120_0 .net "weight_in", 7 0, L_0x6000027f8b40;  1 drivers
L_0x6000027f8000 .concat [ 2 1 0 0], v0x60000244ed00_0, L_0x1300d1c78;
L_0x6000027f80a0 .cmp/eq 3, L_0x6000027f8000, L_0x1300d1cc0;
L_0x6000027f8be0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1d08;
L_0x6000027f8a00 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1d50;
L_0x6000027f8aa0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1d98;
L_0x6000027f88c0 .cmp/eq 32, L_0x6000027f8aa0, L_0x1300d1de0;
S_0x138131f30 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138134580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a800 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a840 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000245ebe0_0 .net *"_ivl_11", 0 0, L_0x6000027f7e80;  1 drivers
v0x60000245ec70_0 .net *"_ivl_12", 15 0, L_0x6000027f7f20;  1 drivers
v0x60000245ed00_0 .net/s *"_ivl_4", 15 0, L_0x6000027f8960;  1 drivers
v0x60000245ed90_0 .net/s *"_ivl_6", 15 0, L_0x6000027fa8a0;  1 drivers
v0x60000245ee20_0 .net/s "a_signed", 7 0, v0x60000245efd0_0;  1 drivers
v0x60000245eeb0_0 .net "act_in", 7 0, v0x60000245d9e0_0;  alias, 1 drivers
v0x60000245ef40_0 .var "act_out", 7 0;
v0x60000245efd0_0 .var "act_reg", 7 0;
v0x60000245f060_0 .net "clear_acc", 0 0, L_0x600003dda4c0;  alias, 1 drivers
v0x60000245f0f0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000245f180_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x60000245f210_0 .net "load_weight", 0 0, L_0x600003dda680;  alias, 1 drivers
v0x60000245f2a0_0 .net/s "product", 15 0, L_0x6000027fa940;  1 drivers
v0x60000245f330_0 .net/s "product_ext", 31 0, L_0x6000027f7d40;  1 drivers
v0x60000245f3c0_0 .net "psum_in", 31 0, v0x600002461e60_0;  alias, 1 drivers
v0x60000245f450_0 .var "psum_out", 31 0;
v0x60000245f4e0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000245f570_0 .net/s "w_signed", 7 0, v0x60000245f690_0;  1 drivers
v0x60000245f600_0 .net "weight_in", 7 0, L_0x6000027f8b40;  alias, 1 drivers
v0x60000245f690_0 .var "weight_reg", 7 0;
L_0x6000027f8960 .extend/s 16, v0x60000245efd0_0;
L_0x6000027fa8a0 .extend/s 16, v0x60000245f690_0;
L_0x6000027fa940 .arith/mult 16, L_0x6000027f8960, L_0x6000027fa8a0;
L_0x6000027f7e80 .part L_0x6000027fa940, 15, 1;
LS_0x6000027f7f20_0_0 .concat [ 1 1 1 1], L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80;
LS_0x6000027f7f20_0_4 .concat [ 1 1 1 1], L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80;
LS_0x6000027f7f20_0_8 .concat [ 1 1 1 1], L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80;
LS_0x6000027f7f20_0_12 .concat [ 1 1 1 1], L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80, L_0x6000027f7e80;
L_0x6000027f7f20 .concat [ 4 4 4 4], LS_0x6000027f7f20_0_0, LS_0x6000027f7f20_0_4, LS_0x6000027f7f20_0_8, LS_0x6000027f7f20_0_12;
L_0x6000027f7d40 .concat [ 16 16 0 0], L_0x6000027fa940, L_0x6000027f7f20;
S_0x13812f8e0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138140510;
 .timescale 0 0;
P_0x600000c9ae00 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dda450 .functor AND 1, v0x60000244ed90_0, L_0x6000027f7a20, C4<1>, C4<1>;
L_0x600003dda300 .functor AND 1, L_0x6000027f7ca0, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dda370 .functor OR 1, L_0x6000027f7c00, L_0x600003dda300, C4<0>, C4<0>;
L_0x600003dda220 .functor AND 1, L_0x1300d24a0, L_0x600003dda370, C4<1>, C4<1>;
L_0x600003dda290 .functor AND 1, L_0x600003dda220, L_0x6000027f7660, C4<1>, C4<1>;
v0x600002458cf0_0 .net *"_ivl_0", 3 0, L_0x6000027f7de0;  1 drivers
L_0x1300d1eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002458d80_0 .net/2u *"_ivl_11", 2 0, L_0x1300d1eb8;  1 drivers
v0x600002458e10_0 .net *"_ivl_13", 0 0, L_0x6000027f7c00;  1 drivers
L_0x1300d1f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002458ea0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d1f00;  1 drivers
v0x600002458f30_0 .net *"_ivl_17", 0 0, L_0x6000027f7ca0;  1 drivers
v0x600002458fc0_0 .net *"_ivl_20", 0 0, L_0x600003dda300;  1 drivers
v0x600002459050_0 .net *"_ivl_22", 0 0, L_0x600003dda370;  1 drivers
v0x6000024590e0_0 .net *"_ivl_24", 0 0, L_0x600003dda220;  1 drivers
v0x600002459170_0 .net *"_ivl_25", 31 0, L_0x6000027f75c0;  1 drivers
L_0x1300d1f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002459200_0 .net *"_ivl_28", 15 0, L_0x1300d1f48;  1 drivers
L_0x1300d1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002459290_0 .net/2u *"_ivl_29", 31 0, L_0x1300d1f90;  1 drivers
L_0x1300d1e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002459320_0 .net *"_ivl_3", 1 0, L_0x1300d1e28;  1 drivers
v0x6000024593b0_0 .net *"_ivl_31", 0 0, L_0x6000027f7660;  1 drivers
L_0x1300d1e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002459440_0 .net/2u *"_ivl_4", 3 0, L_0x1300d1e70;  1 drivers
v0x6000024594d0_0 .net *"_ivl_6", 0 0, L_0x6000027f7a20;  1 drivers
v0x600002459560_0 .net "do_clear", 0 0, L_0x600003dda290;  1 drivers
v0x6000024595f0_0 .net "load_weight", 0 0, L_0x600003dda450;  1 drivers
v0x600002459680_0 .net "weight_in", 7 0, L_0x6000027f7ac0;  1 drivers
L_0x6000027f7de0 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d1e28;
L_0x6000027f7a20 .cmp/eq 4, L_0x6000027f7de0, L_0x1300d1e70;
L_0x6000027f7c00 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1eb8;
L_0x6000027f7ca0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d1f00;
L_0x6000027f75c0 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d1f48;
L_0x6000027f7660 .cmp/eq 32, L_0x6000027f75c0, L_0x1300d1f90;
S_0x13812d290 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13812f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a880 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a8c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024581b0_0 .net *"_ivl_11", 0 0, L_0x6000027f78e0;  1 drivers
v0x600002458240_0 .net *"_ivl_12", 15 0, L_0x6000027f7980;  1 drivers
v0x6000024582d0_0 .net/s *"_ivl_4", 15 0, L_0x6000027f7700;  1 drivers
v0x600002458360_0 .net/s *"_ivl_6", 15 0, L_0x6000027f77a0;  1 drivers
v0x6000024583f0_0 .net/s "a_signed", 7 0, v0x6000024585a0_0;  1 drivers
v0x600002458480_0 .net "act_in", 7 0, v0x60000245ef40_0;  alias, 1 drivers
v0x600002458510_0 .var "act_out", 7 0;
v0x6000024585a0_0 .var "act_reg", 7 0;
v0x600002458630_0 .net "clear_acc", 0 0, L_0x600003dda290;  alias, 1 drivers
v0x6000024586c0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002458750_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x6000024587e0_0 .net "load_weight", 0 0, L_0x600003dda450;  alias, 1 drivers
v0x600002458870_0 .net/s "product", 15 0, L_0x6000027f7840;  1 drivers
v0x600002458900_0 .net/s "product_ext", 31 0, L_0x6000027f68a0;  1 drivers
v0x600002458990_0 .net "psum_in", 31 0, v0x6000024633c0_0;  alias, 1 drivers
v0x600002458a20_0 .var "psum_out", 31 0;
v0x600002458ab0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002458b40_0 .net/s "w_signed", 7 0, v0x600002458c60_0;  1 drivers
v0x600002458bd0_0 .net "weight_in", 7 0, L_0x6000027f7ac0;  alias, 1 drivers
v0x600002458c60_0 .var "weight_reg", 7 0;
L_0x6000027f7700 .extend/s 16, v0x6000024585a0_0;
L_0x6000027f77a0 .extend/s 16, v0x600002458c60_0;
L_0x6000027f7840 .arith/mult 16, L_0x6000027f7700, L_0x6000027f77a0;
L_0x6000027f78e0 .part L_0x6000027f7840, 15, 1;
LS_0x6000027f7980_0_0 .concat [ 1 1 1 1], L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0;
LS_0x6000027f7980_0_4 .concat [ 1 1 1 1], L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0;
LS_0x6000027f7980_0_8 .concat [ 1 1 1 1], L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0;
LS_0x6000027f7980_0_12 .concat [ 1 1 1 1], L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0, L_0x6000027f78e0;
L_0x6000027f7980 .concat [ 4 4 4 4], LS_0x6000027f7980_0_0, LS_0x6000027f7980_0_4, LS_0x6000027f7980_0_8, LS_0x6000027f7980_0_12;
L_0x6000027f68a0 .concat [ 16 16 0 0], L_0x6000027f7840, L_0x6000027f7980;
S_0x13812ac40 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138140510;
 .timescale 0 0;
P_0x600000c9af00 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dda060 .functor AND 1, v0x60000244ed90_0, L_0x6000027f64e0, C4<1>, C4<1>;
L_0x600003dda0d0 .functor AND 1, L_0x6000027f6a80, v0x60000244d830_0, C4<1>, C4<1>;
L_0x600003dd9f80 .functor OR 1, L_0x6000027f63a0, L_0x600003dda0d0, C4<0>, C4<0>;
L_0x600003dd9ff0 .functor AND 1, L_0x1300d24a0, L_0x600003dd9f80, C4<1>, C4<1>;
L_0x600003dd9ea0 .functor AND 1, L_0x600003dd9ff0, L_0x6000027f6940, C4<1>, C4<1>;
v0x60000245a250_0 .net *"_ivl_0", 3 0, L_0x6000027f6760;  1 drivers
L_0x1300d2068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000245a2e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d2068;  1 drivers
v0x60000245a370_0 .net *"_ivl_13", 0 0, L_0x6000027f63a0;  1 drivers
L_0x1300d20b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000245a400_0 .net/2u *"_ivl_15", 2 0, L_0x1300d20b0;  1 drivers
v0x60000245a490_0 .net *"_ivl_17", 0 0, L_0x6000027f6a80;  1 drivers
v0x60000245a520_0 .net *"_ivl_20", 0 0, L_0x600003dda0d0;  1 drivers
v0x60000245a5b0_0 .net *"_ivl_22", 0 0, L_0x600003dd9f80;  1 drivers
v0x60000245a640_0 .net *"_ivl_24", 0 0, L_0x600003dd9ff0;  1 drivers
v0x60000245a6d0_0 .net *"_ivl_25", 31 0, L_0x6000027f6260;  1 drivers
L_0x1300d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245a760_0 .net *"_ivl_28", 15 0, L_0x1300d20f8;  1 drivers
L_0x1300d2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000245a7f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d2140;  1 drivers
L_0x1300d1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000245a880_0 .net *"_ivl_3", 1 0, L_0x1300d1fd8;  1 drivers
v0x60000245a910_0 .net *"_ivl_31", 0 0, L_0x6000027f6940;  1 drivers
L_0x1300d2020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000245a9a0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d2020;  1 drivers
v0x60000245aa30_0 .net *"_ivl_6", 0 0, L_0x6000027f64e0;  1 drivers
v0x60000245aac0_0 .net "do_clear", 0 0, L_0x600003dd9ea0;  1 drivers
v0x60000245ab50_0 .net "load_weight", 0 0, L_0x600003dda060;  1 drivers
v0x60000245abe0_0 .net "weight_in", 7 0, L_0x6000027f6bc0;  1 drivers
L_0x6000027f6760 .concat [ 2 2 0 0], v0x60000244ed00_0, L_0x1300d1fd8;
L_0x6000027f64e0 .cmp/eq 4, L_0x6000027f6760, L_0x1300d2020;
L_0x6000027f63a0 .cmp/eq 3, v0x600002454b40_0, L_0x1300d2068;
L_0x6000027f6a80 .cmp/eq 3, v0x600002454b40_0, L_0x1300d20b0;
L_0x6000027f6260 .concat [ 16 16 0 0], v0x600002454240_0, L_0x1300d20f8;
L_0x6000027f6940 .cmp/eq 32, L_0x6000027f6260, L_0x1300d2140;
S_0x1381285f0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13812ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388a900 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388a940 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002459710_0 .net *"_ivl_11", 0 0, L_0x6000027f66c0;  1 drivers
v0x6000024597a0_0 .net *"_ivl_12", 15 0, L_0x6000027f6080;  1 drivers
v0x600002459830_0 .net/s *"_ivl_4", 15 0, L_0x6000027f5f40;  1 drivers
v0x6000024598c0_0 .net/s *"_ivl_6", 15 0, L_0x6000027f6800;  1 drivers
v0x600002459950_0 .net/s "a_signed", 7 0, v0x600002459b00_0;  1 drivers
v0x6000024599e0_0 .net "act_in", 7 0, v0x600002458510_0;  alias, 1 drivers
v0x600002459a70_0 .var "act_out", 7 0;
v0x600002459b00_0 .var "act_reg", 7 0;
v0x600002459b90_0 .net "clear_acc", 0 0, L_0x600003dd9ea0;  alias, 1 drivers
v0x600002459c20_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002459cb0_0 .net "enable", 0 0, L_0x600003dd9260;  alias, 1 drivers
v0x600002459d40_0 .net "load_weight", 0 0, L_0x600003dda060;  alias, 1 drivers
v0x600002459dd0_0 .net/s "product", 15 0, L_0x6000027f5fe0;  1 drivers
v0x600002459e60_0 .net/s "product_ext", 31 0, L_0x6000027f6580;  1 drivers
v0x600002459ef0_0 .net "psum_in", 31 0, v0x60000245c990_0;  alias, 1 drivers
v0x600002459f80_0 .var "psum_out", 31 0;
v0x60000245a010_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000245a0a0_0 .net/s "w_signed", 7 0, v0x60000245a1c0_0;  1 drivers
v0x60000245a130_0 .net "weight_in", 7 0, L_0x6000027f6bc0;  alias, 1 drivers
v0x60000245a1c0_0 .var "weight_reg", 7 0;
L_0x6000027f5f40 .extend/s 16, v0x600002459b00_0;
L_0x6000027f6800 .extend/s 16, v0x60000245a1c0_0;
L_0x6000027f5fe0 .arith/mult 16, L_0x6000027f5f40, L_0x6000027f6800;
L_0x6000027f66c0 .part L_0x6000027f5fe0, 15, 1;
LS_0x6000027f6080_0_0 .concat [ 1 1 1 1], L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0;
LS_0x6000027f6080_0_4 .concat [ 1 1 1 1], L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0;
LS_0x6000027f6080_0_8 .concat [ 1 1 1 1], L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0;
LS_0x6000027f6080_0_12 .concat [ 1 1 1 1], L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0, L_0x6000027f66c0;
L_0x6000027f6080 .concat [ 4 4 4 4], LS_0x6000027f6080_0_0, LS_0x6000027f6080_0_4, LS_0x6000027f6080_0_8, LS_0x6000027f6080_0_12;
L_0x6000027f6580 .concat [ 16 16 0 0], L_0x6000027f5fe0, L_0x6000027f6080;
S_0x13810c8b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b000 .param/l "row" 1 10 198, +C4<00>;
L_0x600003dc8620 .functor BUFZ 8, v0x60000246ca20_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138108060 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b080 .param/l "row" 1 10 198, +C4<01>;
L_0x600003dc85b0 .functor BUFZ 8, v0x60000246ccf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138105a10 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b100 .param/l "row" 1 10 198, +C4<010>;
L_0x600003dcadf0 .functor BUFZ 8, v0x60000246cfc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13816d250 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b180 .param/l "row" 1 10 198, +C4<011>;
L_0x600003dcae60 .functor BUFZ 8, v0x60000246d290_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13816cbf0 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b200 .param/l "col" 1 10 279, +C4<00>;
L_0x600003dd9730 .functor BUFZ 32, v0x60000246c6c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000245ac70_0 .net *"_ivl_2", 31 0, L_0x600003dd9730;  1 drivers
S_0x13816c590 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b280 .param/l "col" 1 10 279, +C4<01>;
L_0x600003dd9180 .functor BUFZ 32, v0x60000246c7e0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000245ad00_0 .net *"_ivl_2", 31 0, L_0x600003dd9180;  1 drivers
S_0x13816bf30 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b300 .param/l "col" 1 10 279, +C4<010>;
L_0x600003dd8d20 .functor BUFZ 32, v0x60000246c900_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000245ad90_0 .net *"_ivl_2", 31 0, L_0x600003dd8d20;  1 drivers
S_0x12ef2a130 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b380 .param/l "col" 1 10 279, +C4<011>;
L_0x600003dd88c0 .functor BUFZ 32, L_0x600003ddac30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000245ae20_0 .net *"_ivl_2", 31 0, L_0x600003dd88c0;  1 drivers
S_0x12ef2a2a0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b400 .param/l "col" 1 10 206, +C4<00>;
S_0x12ef2bcb0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b480 .param/l "col" 1 10 206, +C4<01>;
S_0x12ef2be20 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b500 .param/l "col" 1 10 206, +C4<010>;
S_0x12ef10890 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x1380bfb00;
 .timescale 0 0;
P_0x600000c9b580 .param/l "col" 1 10 206, +C4<011>;
S_0x12ef10a00 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x13809a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12ef14d30 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x12ef14d70 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x12ef14db0 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x12ef14df0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x12ef14e30 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x12ef14e70 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600003de2e60 .functor BUFZ 256, v0x600002457570_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de2d10 .functor BUFZ 256, v0x600002450120_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de2d80 .functor BUFZ 256, v0x600002456eb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002456490_0 .var/i "b", 31 0;
v0x600002456520 .array "bank_addr", 3 0, 7 0;
v0x6000024565b0_0 .net "bank_dma", 1 0, L_0x6000027f3b60;  1 drivers
v0x600002456640_0 .var "bank_dma_d", 1 0;
v0x6000024566d0_0 .net "bank_mxu_a", 1 0, L_0x6000027f1f40;  1 drivers
v0x600002456760_0 .var "bank_mxu_a_d", 1 0;
v0x6000024567f0_0 .net "bank_mxu_o", 1 0, L_0x6000027f1d60;  1 drivers
v0x600002456880_0 .net "bank_mxu_w", 1 0, L_0x6000027f1ea0;  1 drivers
v0x600002456910_0 .var "bank_mxu_w_d", 1 0;
v0x6000024569a0 .array "bank_rdata", 3 0;
v0x6000024569a0_0 .net v0x6000024569a0 0, 255 0, v0x6000024550e0_0; 1 drivers
v0x6000024569a0_1 .net v0x6000024569a0 1, 255 0, v0x6000024555f0_0; 1 drivers
v0x6000024569a0_2 .net v0x6000024569a0 2, 255 0, v0x600002455b00_0; 1 drivers
v0x6000024569a0_3 .net v0x6000024569a0 3, 255 0, v0x600002456010_0; 1 drivers
v0x600002456a30_0 .var "bank_re", 3 0;
v0x600002456ac0_0 .net "bank_vpu", 1 0, L_0x6000027f1e00;  1 drivers
v0x600002456b50_0 .var "bank_vpu_d", 1 0;
v0x600002456be0 .array "bank_wdata", 3 0, 255 0;
v0x600002456c70_0 .var "bank_we", 3 0;
v0x600002456d00_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002456d90_0 .net "dma_addr", 19 0, v0x600002470fc0_0;  alias, 1 drivers
v0x600002456e20_0 .net "dma_rdata", 255 0, L_0x600003de2d80;  alias, 1 drivers
v0x600002456eb0_0 .var "dma_rdata_reg", 255 0;
v0x600002456f40_0 .net "dma_re", 0 0, L_0x600003de33a0;  alias, 1 drivers
v0x600002456fd0_0 .net "dma_ready", 0 0, L_0x6000027f14a0;  alias, 1 drivers
v0x600002457060_0 .net "dma_wdata", 255 0, L_0x600003de3480;  alias, 1 drivers
v0x6000024570f0_0 .net "dma_we", 0 0, L_0x600003de3330;  alias, 1 drivers
v0x600002457180_0 .var "grant_dma", 3 0;
v0x600002457210_0 .var "grant_mxu_a", 3 0;
v0x6000024572a0_0 .var "grant_mxu_o", 3 0;
v0x600002457330_0 .var "grant_mxu_w", 3 0;
v0x6000024573c0_0 .var "grant_vpu", 3 0;
v0x600002457450_0 .net "mxu_a_addr", 19 0, L_0x6000027f7160;  alias, 1 drivers
v0x6000024574e0_0 .net "mxu_a_rdata", 255 0, L_0x600003de2e60;  alias, 1 drivers
v0x600002457570_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002457600_0 .net "mxu_a_re", 0 0, L_0x6000027f70c0;  alias, 1 drivers
v0x600002457690_0 .net "mxu_a_ready", 0 0, L_0x6000027f15e0;  alias, 1 drivers
v0x600002457720_0 .net "mxu_o_addr", 19 0, L_0x6000027f4e60;  alias, 1 drivers
v0x6000024577b0_0 .net "mxu_o_ready", 0 0, L_0x6000027f1400;  alias, 1 drivers
v0x600002457840_0 .net "mxu_o_wdata", 255 0, L_0x6000027f4dc0;  alias, 1 drivers
v0x6000024578d0_0 .net "mxu_o_we", 0 0, L_0x600003de39c0;  alias, 1 drivers
v0x600002457960_0 .net "mxu_w_addr", 19 0, L_0x6000027f5720;  alias, 1 drivers
v0x6000024579f0_0 .net "mxu_w_rdata", 255 0, v0x600002457a80_0;  alias, 1 drivers
v0x600002457a80_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002457b10_0 .net "mxu_w_re", 0 0, L_0x6000027f7480;  alias, 1 drivers
v0x600002457ba0_0 .net "mxu_w_ready", 0 0, L_0x6000027f1ae0;  alias, 1 drivers
v0x600002457c30_0 .var "req_dma", 3 0;
v0x600002457cc0_0 .var "req_mxu_a", 3 0;
v0x600002457d50_0 .var "req_mxu_o", 3 0;
v0x600002457de0_0 .var "req_mxu_w", 3 0;
v0x600002457e70_0 .var "req_vpu", 3 0;
v0x600002457f00_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002450000_0 .net "vpu_addr", 19 0, v0x6000024518c0_0;  alias, 1 drivers
v0x600002450090_0 .net "vpu_rdata", 255 0, L_0x600003de2d10;  alias, 1 drivers
v0x600002450120_0 .var "vpu_rdata_reg", 255 0;
v0x6000024501b0_0 .net "vpu_re", 0 0, L_0x600003de34f0;  alias, 1 drivers
v0x600002450240_0 .net "vpu_ready", 0 0, L_0x6000027f1540;  alias, 1 drivers
v0x6000024502d0_0 .net "vpu_wdata", 255 0, L_0x600003de35d0;  alias, 1 drivers
v0x600002450360_0 .net "vpu_we", 0 0, L_0x600003de3640;  alias, 1 drivers
v0x6000024503f0_0 .net "word_dma", 7 0, L_0x6000027f1a40;  1 drivers
v0x600002450480_0 .net "word_mxu_a", 7 0, L_0x6000027f38e0;  1 drivers
v0x600002450510_0 .net "word_mxu_o", 7 0, L_0x6000027f3840;  1 drivers
v0x6000024505a0_0 .net "word_mxu_w", 7 0, L_0x6000027f3980;  1 drivers
v0x600002450630_0 .net "word_vpu", 7 0, L_0x6000027f37a0;  1 drivers
E_0x600000c9bd80/0 .event anyedge, v0x600002456910_0, v0x6000024550e0_0, v0x6000024555f0_0, v0x600002455b00_0;
E_0x600000c9bd80/1 .event anyedge, v0x600002456010_0, v0x600002456760_0, v0x600002456b50_0, v0x600002456640_0;
E_0x600000c9bd80 .event/or E_0x600000c9bd80/0, E_0x600000c9bd80/1;
E_0x600000c9be00/0 .event anyedge, v0x600002457de0_0, v0x600002457cc0_0, v0x600002457d50_0, v0x600002457e70_0;
E_0x600000c9be00/1 .event anyedge, v0x600002457c30_0, v0x600002457330_0, v0x6000024505a0_0, v0x600002457210_0;
E_0x600000c9be00/2 .event anyedge, v0x600002450480_0, v0x6000024572a0_0, v0x600002450510_0, v0x600002457840_0;
E_0x600000c9be00/3 .event anyedge, v0x6000024573c0_0, v0x600002450630_0, v0x6000024502d0_0, v0x600002450360_0;
E_0x600000c9be00/4 .event anyedge, v0x6000024501b0_0, v0x600002457180_0, v0x6000024503f0_0, v0x600002471290_0;
E_0x600000c9be00/5 .event anyedge, v0x6000024713b0_0, v0x6000024710e0_0;
E_0x600000c9be00 .event/or E_0x600000c9be00/0, E_0x600000c9be00/1, E_0x600000c9be00/2, E_0x600000c9be00/3, E_0x600000c9be00/4, E_0x600000c9be00/5;
E_0x600000c9be40/0 .event anyedge, v0x600002457b10_0, v0x600002456880_0, v0x600002457600_0, v0x6000024566d0_0;
E_0x600000c9be40/1 .event anyedge, v0x6000024578d0_0, v0x6000024567f0_0, v0x600002450360_0, v0x6000024501b0_0;
E_0x600000c9be40/2 .event anyedge, v0x600002456ac0_0, v0x6000024713b0_0, v0x6000024710e0_0, v0x6000024565b0_0;
E_0x600000c9be40 .event/or E_0x600000c9be40/0, E_0x600000c9be40/1, E_0x600000c9be40/2;
L_0x6000027f23a0 .part v0x600002456c70_0, 0, 1;
L_0x6000027f2440 .part v0x600002456a30_0, 0, 1;
L_0x6000027f2260 .part v0x600002456c70_0, 1, 1;
L_0x6000027f2300 .part v0x600002456a30_0, 1, 1;
L_0x6000027f2120 .part v0x600002456c70_0, 2, 1;
L_0x6000027f21c0 .part v0x600002456a30_0, 2, 1;
L_0x6000027f1fe0 .part v0x600002456c70_0, 3, 1;
L_0x6000027f2080 .part v0x600002456a30_0, 3, 1;
L_0x6000027f1ea0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027f5720 (v0x600002456250_0) S_0x1380fdec0;
L_0x6000027f1f40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027f7160 (v0x600002456250_0) S_0x1380fdec0;
L_0x6000027f1d60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027f4e60 (v0x600002456250_0) S_0x1380fdec0;
L_0x6000027f1e00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000024518c0_0 (v0x600002456250_0) S_0x1380fdec0;
L_0x6000027f3b60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600002470fc0_0 (v0x600002456250_0) S_0x1380fdec0;
L_0x6000027f3980 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027f5720 (v0x600002456370_0) S_0x1380fb700;
L_0x6000027f38e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027f7160 (v0x600002456370_0) S_0x1380fb700;
L_0x6000027f3840 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027f4e60 (v0x600002456370_0) S_0x1380fb700;
L_0x6000027f37a0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000024518c0_0 (v0x600002456370_0) S_0x1380fb700;
L_0x6000027f1a40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x600002470fc0_0 (v0x600002456370_0) S_0x1380fb700;
L_0x6000027f1ae0 .part/v v0x600002457330_0, L_0x6000027f1ea0, 1;
L_0x6000027f15e0 .part/v v0x600002457210_0, L_0x6000027f1f40, 1;
L_0x6000027f1400 .part/v v0x6000024572a0_0, L_0x6000027f1d60, 1;
L_0x6000027f1540 .part/v v0x6000024573c0_0, L_0x6000027f1e00, 1;
L_0x6000027f14a0 .part/v v0x600002457180_0, L_0x6000027f3b60, 1;
S_0x12ef14eb0 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x12ef10a00;
 .timescale 0 0;
P_0x600000c9be80 .param/l "i" 1 12 184, +C4<00>;
S_0x12ef0b3a0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x12ef14eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003889f00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003889f40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002456520_0 .array/port v0x600002456520, 0;
v0x600002454ea0_0 .net "addr", 7 0, v0x600002456520_0;  1 drivers
v0x600002454f30_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002454fc0_0 .var/i "i", 31 0;
v0x600002455050 .array "mem", 255 0, 255 0;
v0x6000024550e0_0 .var "rdata", 255 0;
v0x600002455170_0 .net "re", 0 0, L_0x6000027f2440;  1 drivers
v0x600002456be0_0 .array/port v0x600002456be0, 0;
v0x600002455200_0 .net "wdata", 255 0, v0x600002456be0_0;  1 drivers
v0x600002455290_0 .net "we", 0 0, L_0x6000027f23a0;  1 drivers
S_0x12ef0b510 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x12ef10a00;
 .timescale 0 0;
P_0x600000c9bfc0 .param/l "i" 1 12 184, +C4<01>;
S_0x12ef1aef0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x12ef0b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388a980 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388a9c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002456520_1 .array/port v0x600002456520, 1;
v0x6000024553b0_0 .net "addr", 7 0, v0x600002456520_1;  1 drivers
v0x600002455440_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024554d0_0 .var/i "i", 31 0;
v0x600002455560 .array "mem", 255 0, 255 0;
v0x6000024555f0_0 .var "rdata", 255 0;
v0x600002455680_0 .net "re", 0 0, L_0x6000027f2300;  1 drivers
v0x600002456be0_1 .array/port v0x600002456be0, 1;
v0x600002455710_0 .net "wdata", 255 0, v0x600002456be0_1;  1 drivers
v0x6000024557a0_0 .net "we", 0 0, L_0x6000027f2260;  1 drivers
S_0x12ef1b060 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x12ef10a00;
 .timescale 0 0;
P_0x600000c94100 .param/l "i" 1 12 184, +C4<010>;
S_0x12ef21b50 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x12ef1b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388aa00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388aa40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002456520_2 .array/port v0x600002456520, 2;
v0x6000024558c0_0 .net "addr", 7 0, v0x600002456520_2;  1 drivers
v0x600002455950_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024559e0_0 .var/i "i", 31 0;
v0x600002455a70 .array "mem", 255 0, 255 0;
v0x600002455b00_0 .var "rdata", 255 0;
v0x600002455b90_0 .net "re", 0 0, L_0x6000027f21c0;  1 drivers
v0x600002456be0_2 .array/port v0x600002456be0, 2;
v0x600002455c20_0 .net "wdata", 255 0, v0x600002456be0_2;  1 drivers
v0x600002455cb0_0 .net "we", 0 0, L_0x6000027f2120;  1 drivers
S_0x12ef21cc0 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x12ef10a00;
 .timescale 0 0;
P_0x600000c94240 .param/l "i" 1 12 184, +C4<011>;
S_0x1380fdd50 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x12ef21cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388aa80 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388aac0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002456520_3 .array/port v0x600002456520, 3;
v0x600002455dd0_0 .net "addr", 7 0, v0x600002456520_3;  1 drivers
v0x600002455e60_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002455ef0_0 .var/i "i", 31 0;
v0x600002455f80 .array "mem", 255 0, 255 0;
v0x600002456010_0 .var "rdata", 255 0;
v0x6000024560a0_0 .net "re", 0 0, L_0x6000027f2080;  1 drivers
v0x600002456be0_3 .array/port v0x600002456be0, 3;
v0x600002456130_0 .net "wdata", 255 0, v0x600002456be0_3;  1 drivers
v0x6000024561c0_0 .net "we", 0 0, L_0x6000027f1fe0;  1 drivers
S_0x1380fdec0 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x12ef10a00;
 .timescale 0 0;
v0x600002456250_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1380fdec0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600002456250_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002456250_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1380fb700 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x12ef10a00;
 .timescale 0 0;
v0x600002456370_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1380fb700
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600002456370_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1380fb870 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x13809a4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12f839200 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x12f839240 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x12f839280 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x12f8392c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x12f839300 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x12f839340 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x12f839380 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x12f8393c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x12f839400 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x12f839440 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x12f839480 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x12f8394c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x12f839500 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x12f839540 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x12f839580 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x12f8395c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x12f839600 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x12f839640 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x12f839680 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x12f8396c0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x12f839700 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x12f839740 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x12f839780 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x12f8397c0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x12f839800 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x12f839840 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x12f839880 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x12f8398c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x12f839900 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600003de3790 .functor BUFZ 256, L_0x6000027f3020, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de3800 .functor BUFZ 256, L_0x6000027f2ee0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de36b0 .functor BUFZ 1, v0x600002451050_0, C4<0>, C4<0>, C4<0>;
L_0x600003de35d0 .functor BUFZ 256, v0x600002451c20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003de3640 .functor BUFZ 1, v0x600002451d40_0, C4<0>, C4<0>, C4<0>;
L_0x600003de34f0 .functor BUFZ 1, v0x600002451a70_0, C4<0>, C4<0>, C4<0>;
v0x6000024506c0_0 .net *"_ivl_48", 255 0, L_0x6000027f3020;  1 drivers
v0x600002450750_0 .net *"_ivl_50", 6 0, L_0x6000027f2620;  1 drivers
L_0x1300d2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024507e0_0 .net *"_ivl_53", 1 0, L_0x1300d2848;  1 drivers
v0x600002450870_0 .net *"_ivl_56", 255 0, L_0x6000027f2ee0;  1 drivers
v0x600002450900_0 .net *"_ivl_58", 6 0, L_0x6000027f26c0;  1 drivers
L_0x1300d2890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002450990_0 .net *"_ivl_61", 1 0, L_0x1300d2890;  1 drivers
L_0x1300d28d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002450a20_0 .net/2u *"_ivl_64", 2 0, L_0x1300d28d8;  1 drivers
v0x600002450ab0_0 .var "addr_reg", 19 0;
v0x600002450b40_0 .var "alu_result", 255 0;
v0x600002450bd0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002450c60_0 .net "cmd", 127 0, v0x60000246c3f0_0;  alias, 1 drivers
v0x600002450cf0_0 .net "cmd_done", 0 0, L_0x600003de36b0;  alias, 1 drivers
v0x600002450d80_0 .net "cmd_ready", 0 0, L_0x6000027f2da0;  alias, 1 drivers
v0x600002450e10_0 .var "cmd_reg", 127 0;
v0x600002450ea0_0 .net "cmd_valid", 0 0, L_0x600003dc82a0;  alias, 1 drivers
v0x600002450f30_0 .net "count", 15 0, L_0x6000027f2940;  1 drivers
v0x600002450fc0_0 .var "count_reg", 15 0;
v0x600002451050_0 .var "done_reg", 0 0;
v0x6000024510e0_0 .var "elem_count", 15 0;
v0x600002451170_0 .net "imm", 15 0, L_0x6000027f2a80;  1 drivers
v0x600002451200_0 .var "imm_reg", 15 0;
v0x600002451290_0 .var/i "lane", 31 0;
v0x600002451320 .array "lane_a", 15 0;
v0x600002451320_0 .net v0x600002451320 0, 15 0, L_0x6000027f4c80; 1 drivers
v0x600002451320_1 .net v0x600002451320 1, 15 0, L_0x6000027f4b40; 1 drivers
v0x600002451320_2 .net v0x600002451320 2, 15 0, L_0x6000027f4a00; 1 drivers
v0x600002451320_3 .net v0x600002451320 3, 15 0, L_0x6000027f48c0; 1 drivers
v0x600002451320_4 .net v0x600002451320 4, 15 0, L_0x6000027f4780; 1 drivers
v0x600002451320_5 .net v0x600002451320 5, 15 0, L_0x6000027f4640; 1 drivers
v0x600002451320_6 .net v0x600002451320 6, 15 0, L_0x6000027f4500; 1 drivers
v0x600002451320_7 .net v0x600002451320 7, 15 0, L_0x6000027f43c0; 1 drivers
v0x600002451320_8 .net v0x600002451320 8, 15 0, L_0x6000027f4280; 1 drivers
v0x600002451320_9 .net v0x600002451320 9, 15 0, L_0x6000027f4140; 1 drivers
v0x600002451320_10 .net v0x600002451320 10, 15 0, L_0x6000027f52c0; 1 drivers
v0x600002451320_11 .net v0x600002451320 11, 15 0, L_0x6000027f50e0; 1 drivers
v0x600002451320_12 .net v0x600002451320 12, 15 0, L_0x6000027f4fa0; 1 drivers
v0x600002451320_13 .net v0x600002451320 13, 15 0, L_0x6000027f6f80; 1 drivers
v0x600002451320_14 .net v0x600002451320 14, 15 0, L_0x6000027f3ca0; 1 drivers
v0x600002451320_15 .net v0x600002451320 15, 15 0, L_0x6000027f3de0; 1 drivers
v0x6000024513b0 .array "lane_b", 15 0;
v0x6000024513b0_0 .net v0x6000024513b0 0, 15 0, L_0x6000027f4aa0; 1 drivers
v0x6000024513b0_1 .net v0x6000024513b0 1, 15 0, L_0x6000027f4960; 1 drivers
v0x6000024513b0_2 .net v0x6000024513b0 2, 15 0, L_0x6000027f4820; 1 drivers
v0x6000024513b0_3 .net v0x6000024513b0 3, 15 0, L_0x6000027f46e0; 1 drivers
v0x6000024513b0_4 .net v0x6000024513b0 4, 15 0, L_0x6000027f45a0; 1 drivers
v0x6000024513b0_5 .net v0x6000024513b0 5, 15 0, L_0x6000027f4460; 1 drivers
v0x6000024513b0_6 .net v0x6000024513b0 6, 15 0, L_0x6000027f4320; 1 drivers
v0x6000024513b0_7 .net v0x6000024513b0 7, 15 0, L_0x6000027f41e0; 1 drivers
v0x6000024513b0_8 .net v0x6000024513b0 8, 15 0, L_0x6000027f40a0; 1 drivers
v0x6000024513b0_9 .net v0x6000024513b0 9, 15 0, L_0x6000027f5220; 1 drivers
v0x6000024513b0_10 .net v0x6000024513b0 10, 15 0, L_0x6000027f4000; 1 drivers
v0x6000024513b0_11 .net v0x6000024513b0 11, 15 0, L_0x6000027f5180; 1 drivers
v0x6000024513b0_12 .net v0x6000024513b0 12, 15 0, L_0x6000027f5040; 1 drivers
v0x6000024513b0_13 .net v0x6000024513b0 13, 15 0, L_0x6000027f7020; 1 drivers
v0x6000024513b0_14 .net v0x6000024513b0 14, 15 0, L_0x6000027f3d40; 1 drivers
v0x6000024513b0_15 .net v0x6000024513b0 15, 15 0, L_0x6000027f3e80; 1 drivers
v0x600002451440 .array "lane_result", 15 0, 15 0;
v0x6000024514d0_0 .net "mem_addr", 19 0, L_0x6000027f3160;  1 drivers
v0x600002451560_0 .var "mem_addr_reg", 19 0;
v0x6000024515f0_0 .net "opcode", 7 0, L_0x6000027f3f20;  1 drivers
v0x600002451680_0 .var "reduce_result", 15 0;
v0x600002451710 .array "reduce_tree", 79 0, 15 0;
v0x6000024517a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002451830_0 .net "sram_addr", 19 0, v0x6000024518c0_0;  alias, 1 drivers
v0x6000024518c0_0 .var "sram_addr_reg", 19 0;
v0x600002451950_0 .net "sram_rdata", 255 0, L_0x600003de2d10;  alias, 1 drivers
v0x6000024519e0_0 .net "sram_re", 0 0, L_0x600003de34f0;  alias, 1 drivers
v0x600002451a70_0 .var "sram_re_reg", 0 0;
v0x600002451b00_0 .net "sram_ready", 0 0, L_0x6000027f1540;  alias, 1 drivers
v0x600002451b90_0 .net "sram_wdata", 255 0, L_0x600003de35d0;  alias, 1 drivers
v0x600002451c20_0 .var "sram_wdata_reg", 255 0;
v0x600002451cb0_0 .net "sram_we", 0 0, L_0x600003de3640;  alias, 1 drivers
v0x600002451d40_0 .var "sram_we_reg", 0 0;
v0x600002451dd0_0 .var/i "stage", 31 0;
v0x600002451e60_0 .var "state", 2 0;
v0x600002451ef0_0 .net "subop", 7 0, L_0x6000027f2f80;  1 drivers
v0x600002451f80_0 .var "subop_reg", 7 0;
v0x600002452010_0 .net "vd", 4 0, L_0x6000027f2e40;  1 drivers
v0x6000024520a0_0 .var "vd_reg", 4 0;
v0x600002452130 .array "vrf", 31 0, 255 0;
v0x6000024521c0_0 .net "vs1", 4 0, L_0x6000027f2bc0;  1 drivers
v0x600002452250_0 .net "vs1_data", 255 0, L_0x600003de3790;  1 drivers
v0x6000024522e0_0 .var "vs1_reg", 4 0;
v0x600002452370_0 .net "vs2", 4 0, L_0x6000027f32a0;  1 drivers
v0x600002452400_0 .net "vs2_data", 255 0, L_0x600003de3800;  1 drivers
v0x600002452490_0 .var "vs2_reg", 4 0;
E_0x600000c94b40/0 .event anyedge, v0x600002451320_0, v0x600002451320_1, v0x600002451320_2, v0x600002451320_3;
E_0x600000c94b40/1 .event anyedge, v0x600002451320_4, v0x600002451320_5, v0x600002451320_6, v0x600002451320_7;
E_0x600000c94b40/2 .event anyedge, v0x600002451320_8, v0x600002451320_9, v0x600002451320_10, v0x600002451320_11;
E_0x600000c94b40/3 .event anyedge, v0x600002451320_12, v0x600002451320_13, v0x600002451320_14, v0x600002451320_15;
v0x600002451710_0 .array/port v0x600002451710, 0;
v0x600002451710_1 .array/port v0x600002451710, 1;
v0x600002451710_2 .array/port v0x600002451710, 2;
E_0x600000c94b40/4 .event anyedge, v0x600002451f80_0, v0x600002451710_0, v0x600002451710_1, v0x600002451710_2;
v0x600002451710_3 .array/port v0x600002451710, 3;
v0x600002451710_4 .array/port v0x600002451710, 4;
v0x600002451710_5 .array/port v0x600002451710, 5;
v0x600002451710_6 .array/port v0x600002451710, 6;
E_0x600000c94b40/5 .event anyedge, v0x600002451710_3, v0x600002451710_4, v0x600002451710_5, v0x600002451710_6;
v0x600002451710_7 .array/port v0x600002451710, 7;
v0x600002451710_8 .array/port v0x600002451710, 8;
v0x600002451710_9 .array/port v0x600002451710, 9;
v0x600002451710_10 .array/port v0x600002451710, 10;
E_0x600000c94b40/6 .event anyedge, v0x600002451710_7, v0x600002451710_8, v0x600002451710_9, v0x600002451710_10;
v0x600002451710_11 .array/port v0x600002451710, 11;
v0x600002451710_12 .array/port v0x600002451710, 12;
v0x600002451710_13 .array/port v0x600002451710, 13;
v0x600002451710_14 .array/port v0x600002451710, 14;
E_0x600000c94b40/7 .event anyedge, v0x600002451710_11, v0x600002451710_12, v0x600002451710_13, v0x600002451710_14;
v0x600002451710_15 .array/port v0x600002451710, 15;
v0x600002451710_16 .array/port v0x600002451710, 16;
v0x600002451710_17 .array/port v0x600002451710, 17;
v0x600002451710_18 .array/port v0x600002451710, 18;
E_0x600000c94b40/8 .event anyedge, v0x600002451710_15, v0x600002451710_16, v0x600002451710_17, v0x600002451710_18;
v0x600002451710_19 .array/port v0x600002451710, 19;
v0x600002451710_20 .array/port v0x600002451710, 20;
v0x600002451710_21 .array/port v0x600002451710, 21;
v0x600002451710_22 .array/port v0x600002451710, 22;
E_0x600000c94b40/9 .event anyedge, v0x600002451710_19, v0x600002451710_20, v0x600002451710_21, v0x600002451710_22;
v0x600002451710_23 .array/port v0x600002451710, 23;
v0x600002451710_24 .array/port v0x600002451710, 24;
v0x600002451710_25 .array/port v0x600002451710, 25;
v0x600002451710_26 .array/port v0x600002451710, 26;
E_0x600000c94b40/10 .event anyedge, v0x600002451710_23, v0x600002451710_24, v0x600002451710_25, v0x600002451710_26;
v0x600002451710_27 .array/port v0x600002451710, 27;
v0x600002451710_28 .array/port v0x600002451710, 28;
v0x600002451710_29 .array/port v0x600002451710, 29;
v0x600002451710_30 .array/port v0x600002451710, 30;
E_0x600000c94b40/11 .event anyedge, v0x600002451710_27, v0x600002451710_28, v0x600002451710_29, v0x600002451710_30;
v0x600002451710_31 .array/port v0x600002451710, 31;
v0x600002451710_32 .array/port v0x600002451710, 32;
v0x600002451710_33 .array/port v0x600002451710, 33;
v0x600002451710_34 .array/port v0x600002451710, 34;
E_0x600000c94b40/12 .event anyedge, v0x600002451710_31, v0x600002451710_32, v0x600002451710_33, v0x600002451710_34;
v0x600002451710_35 .array/port v0x600002451710, 35;
v0x600002451710_36 .array/port v0x600002451710, 36;
v0x600002451710_37 .array/port v0x600002451710, 37;
v0x600002451710_38 .array/port v0x600002451710, 38;
E_0x600000c94b40/13 .event anyedge, v0x600002451710_35, v0x600002451710_36, v0x600002451710_37, v0x600002451710_38;
v0x600002451710_39 .array/port v0x600002451710, 39;
v0x600002451710_40 .array/port v0x600002451710, 40;
v0x600002451710_41 .array/port v0x600002451710, 41;
v0x600002451710_42 .array/port v0x600002451710, 42;
E_0x600000c94b40/14 .event anyedge, v0x600002451710_39, v0x600002451710_40, v0x600002451710_41, v0x600002451710_42;
v0x600002451710_43 .array/port v0x600002451710, 43;
v0x600002451710_44 .array/port v0x600002451710, 44;
v0x600002451710_45 .array/port v0x600002451710, 45;
v0x600002451710_46 .array/port v0x600002451710, 46;
E_0x600000c94b40/15 .event anyedge, v0x600002451710_43, v0x600002451710_44, v0x600002451710_45, v0x600002451710_46;
v0x600002451710_47 .array/port v0x600002451710, 47;
v0x600002451710_48 .array/port v0x600002451710, 48;
v0x600002451710_49 .array/port v0x600002451710, 49;
v0x600002451710_50 .array/port v0x600002451710, 50;
E_0x600000c94b40/16 .event anyedge, v0x600002451710_47, v0x600002451710_48, v0x600002451710_49, v0x600002451710_50;
v0x600002451710_51 .array/port v0x600002451710, 51;
v0x600002451710_52 .array/port v0x600002451710, 52;
v0x600002451710_53 .array/port v0x600002451710, 53;
v0x600002451710_54 .array/port v0x600002451710, 54;
E_0x600000c94b40/17 .event anyedge, v0x600002451710_51, v0x600002451710_52, v0x600002451710_53, v0x600002451710_54;
v0x600002451710_55 .array/port v0x600002451710, 55;
v0x600002451710_56 .array/port v0x600002451710, 56;
v0x600002451710_57 .array/port v0x600002451710, 57;
v0x600002451710_58 .array/port v0x600002451710, 58;
E_0x600000c94b40/18 .event anyedge, v0x600002451710_55, v0x600002451710_56, v0x600002451710_57, v0x600002451710_58;
v0x600002451710_59 .array/port v0x600002451710, 59;
v0x600002451710_60 .array/port v0x600002451710, 60;
v0x600002451710_61 .array/port v0x600002451710, 61;
v0x600002451710_62 .array/port v0x600002451710, 62;
E_0x600000c94b40/19 .event anyedge, v0x600002451710_59, v0x600002451710_60, v0x600002451710_61, v0x600002451710_62;
v0x600002451710_63 .array/port v0x600002451710, 63;
v0x600002451710_64 .array/port v0x600002451710, 64;
v0x600002451710_65 .array/port v0x600002451710, 65;
v0x600002451710_66 .array/port v0x600002451710, 66;
E_0x600000c94b40/20 .event anyedge, v0x600002451710_63, v0x600002451710_64, v0x600002451710_65, v0x600002451710_66;
v0x600002451710_67 .array/port v0x600002451710, 67;
v0x600002451710_68 .array/port v0x600002451710, 68;
v0x600002451710_69 .array/port v0x600002451710, 69;
v0x600002451710_70 .array/port v0x600002451710, 70;
E_0x600000c94b40/21 .event anyedge, v0x600002451710_67, v0x600002451710_68, v0x600002451710_69, v0x600002451710_70;
v0x600002451710_71 .array/port v0x600002451710, 71;
v0x600002451710_72 .array/port v0x600002451710, 72;
v0x600002451710_73 .array/port v0x600002451710, 73;
v0x600002451710_74 .array/port v0x600002451710, 74;
E_0x600000c94b40/22 .event anyedge, v0x600002451710_71, v0x600002451710_72, v0x600002451710_73, v0x600002451710_74;
v0x600002451710_75 .array/port v0x600002451710, 75;
v0x600002451710_76 .array/port v0x600002451710, 76;
v0x600002451710_77 .array/port v0x600002451710, 77;
v0x600002451710_78 .array/port v0x600002451710, 78;
E_0x600000c94b40/23 .event anyedge, v0x600002451710_75, v0x600002451710_76, v0x600002451710_77, v0x600002451710_78;
v0x600002451710_79 .array/port v0x600002451710, 79;
E_0x600000c94b40/24 .event anyedge, v0x600002451710_79;
E_0x600000c94b40 .event/or E_0x600000c94b40/0, E_0x600000c94b40/1, E_0x600000c94b40/2, E_0x600000c94b40/3, E_0x600000c94b40/4, E_0x600000c94b40/5, E_0x600000c94b40/6, E_0x600000c94b40/7, E_0x600000c94b40/8, E_0x600000c94b40/9, E_0x600000c94b40/10, E_0x600000c94b40/11, E_0x600000c94b40/12, E_0x600000c94b40/13, E_0x600000c94b40/14, E_0x600000c94b40/15, E_0x600000c94b40/16, E_0x600000c94b40/17, E_0x600000c94b40/18, E_0x600000c94b40/19, E_0x600000c94b40/20, E_0x600000c94b40/21, E_0x600000c94b40/22, E_0x600000c94b40/23, E_0x600000c94b40/24;
L_0x6000027f4c80 .part L_0x600003de3790, 0, 16;
L_0x6000027f4aa0 .part L_0x600003de3800, 0, 16;
L_0x6000027f4b40 .part L_0x600003de3790, 16, 16;
L_0x6000027f4960 .part L_0x600003de3800, 16, 16;
L_0x6000027f4a00 .part L_0x600003de3790, 32, 16;
L_0x6000027f4820 .part L_0x600003de3800, 32, 16;
L_0x6000027f48c0 .part L_0x600003de3790, 48, 16;
L_0x6000027f46e0 .part L_0x600003de3800, 48, 16;
L_0x6000027f4780 .part L_0x600003de3790, 64, 16;
L_0x6000027f45a0 .part L_0x600003de3800, 64, 16;
L_0x6000027f4640 .part L_0x600003de3790, 80, 16;
L_0x6000027f4460 .part L_0x600003de3800, 80, 16;
L_0x6000027f4500 .part L_0x600003de3790, 96, 16;
L_0x6000027f4320 .part L_0x600003de3800, 96, 16;
L_0x6000027f43c0 .part L_0x600003de3790, 112, 16;
L_0x6000027f41e0 .part L_0x600003de3800, 112, 16;
L_0x6000027f4280 .part L_0x600003de3790, 128, 16;
L_0x6000027f40a0 .part L_0x600003de3800, 128, 16;
L_0x6000027f4140 .part L_0x600003de3790, 144, 16;
L_0x6000027f5220 .part L_0x600003de3800, 144, 16;
L_0x6000027f52c0 .part L_0x600003de3790, 160, 16;
L_0x6000027f4000 .part L_0x600003de3800, 160, 16;
L_0x6000027f50e0 .part L_0x600003de3790, 176, 16;
L_0x6000027f5180 .part L_0x600003de3800, 176, 16;
L_0x6000027f4fa0 .part L_0x600003de3790, 192, 16;
L_0x6000027f5040 .part L_0x600003de3800, 192, 16;
L_0x6000027f6f80 .part L_0x600003de3790, 208, 16;
L_0x6000027f7020 .part L_0x600003de3800, 208, 16;
L_0x6000027f3ca0 .part L_0x600003de3790, 224, 16;
L_0x6000027f3d40 .part L_0x600003de3800, 224, 16;
L_0x6000027f3de0 .part L_0x600003de3790, 240, 16;
L_0x6000027f3e80 .part L_0x600003de3800, 240, 16;
L_0x6000027f3f20 .part v0x60000246c3f0_0, 120, 8;
L_0x6000027f2f80 .part v0x60000246c3f0_0, 112, 8;
L_0x6000027f2e40 .part v0x60000246c3f0_0, 107, 5;
L_0x6000027f2bc0 .part v0x60000246c3f0_0, 102, 5;
L_0x6000027f32a0 .part v0x60000246c3f0_0, 97, 5;
L_0x6000027f2a80 .part v0x60000246c3f0_0, 32, 16;
L_0x6000027f3160 .part v0x60000246c3f0_0, 76, 20;
L_0x6000027f2940 .part v0x60000246c3f0_0, 48, 16;
L_0x6000027f3020 .array/port v0x600002452130, L_0x6000027f2620;
L_0x6000027f2620 .concat [ 5 2 0 0], v0x6000024522e0_0, L_0x1300d2848;
L_0x6000027f2ee0 .array/port v0x600002452130, L_0x6000027f26c0;
L_0x6000027f26c0 .concat [ 5 2 0 0], v0x600002452490_0, L_0x1300d2890;
L_0x6000027f2da0 .cmp/eq 3, v0x600002451e60_0, L_0x1300d28d8;
S_0x1380f4410 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94b80 .param/l "i" 1 13 137, +C4<00>;
v0x600002451440_0 .array/port v0x600002451440, 0;
v0x600002451440_1 .array/port v0x600002451440, 1;
v0x600002451440_2 .array/port v0x600002451440, 2;
v0x600002451440_3 .array/port v0x600002451440, 3;
E_0x600000c94c00/0 .event anyedge, v0x600002451440_0, v0x600002451440_1, v0x600002451440_2, v0x600002451440_3;
v0x600002451440_4 .array/port v0x600002451440, 4;
v0x600002451440_5 .array/port v0x600002451440, 5;
v0x600002451440_6 .array/port v0x600002451440, 6;
v0x600002451440_7 .array/port v0x600002451440, 7;
E_0x600000c94c00/1 .event anyedge, v0x600002451440_4, v0x600002451440_5, v0x600002451440_6, v0x600002451440_7;
v0x600002451440_8 .array/port v0x600002451440, 8;
v0x600002451440_9 .array/port v0x600002451440, 9;
v0x600002451440_10 .array/port v0x600002451440, 10;
v0x600002451440_11 .array/port v0x600002451440, 11;
E_0x600000c94c00/2 .event anyedge, v0x600002451440_8, v0x600002451440_9, v0x600002451440_10, v0x600002451440_11;
v0x600002451440_12 .array/port v0x600002451440, 12;
v0x600002451440_13 .array/port v0x600002451440, 13;
v0x600002451440_14 .array/port v0x600002451440, 14;
v0x600002451440_15 .array/port v0x600002451440, 15;
E_0x600000c94c00/3 .event anyedge, v0x600002451440_12, v0x600002451440_13, v0x600002451440_14, v0x600002451440_15;
E_0x600000c94c00 .event/or E_0x600000c94c00/0, E_0x600000c94c00/1, E_0x600000c94c00/2, E_0x600000c94c00/3;
E_0x600000c94c40/0 .event anyedge, v0x600002451f80_0, v0x600002451320_0, v0x600002451320_1, v0x600002451320_2;
E_0x600000c94c40/1 .event anyedge, v0x600002451320_3, v0x600002451320_4, v0x600002451320_5, v0x600002451320_6;
E_0x600000c94c40/2 .event anyedge, v0x600002451320_7, v0x600002451320_8, v0x600002451320_9, v0x600002451320_10;
E_0x600000c94c40/3 .event anyedge, v0x600002451320_11, v0x600002451320_12, v0x600002451320_13, v0x600002451320_14;
E_0x600000c94c40/4 .event anyedge, v0x600002451320_15, v0x6000024513b0_0, v0x6000024513b0_1, v0x6000024513b0_2;
E_0x600000c94c40/5 .event anyedge, v0x6000024513b0_3, v0x6000024513b0_4, v0x6000024513b0_5, v0x6000024513b0_6;
E_0x600000c94c40/6 .event anyedge, v0x6000024513b0_7, v0x6000024513b0_8, v0x6000024513b0_9, v0x6000024513b0_10;
E_0x600000c94c40/7 .event anyedge, v0x6000024513b0_11, v0x6000024513b0_12, v0x6000024513b0_13, v0x6000024513b0_14;
E_0x600000c94c40/8 .event anyedge, v0x6000024513b0_15, v0x600002451200_0;
E_0x600000c94c40 .event/or E_0x600000c94c40/0, E_0x600000c94c40/1, E_0x600000c94c40/2, E_0x600000c94c40/3, E_0x600000c94c40/4, E_0x600000c94c40/5, E_0x600000c94c40/6, E_0x600000c94c40/7, E_0x600000c94c40/8;
S_0x1380f4580 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94c80 .param/l "i" 1 13 137, +C4<01>;
S_0x1380f1dc0 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94d00 .param/l "i" 1 13 137, +C4<010>;
S_0x1380f1f30 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94d80 .param/l "i" 1 13 137, +C4<011>;
S_0x1380ef770 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94e40 .param/l "i" 1 13 137, +C4<0100>;
S_0x1380ef8e0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94ec0 .param/l "i" 1 13 137, +C4<0101>;
S_0x1380ed120 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94f40 .param/l "i" 1 13 137, +C4<0110>;
S_0x1380ed290 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94fc0 .param/l "i" 1 13 137, +C4<0111>;
S_0x1380eaad0 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c94e00 .param/l "i" 1 13 137, +C4<01000>;
S_0x1380eac40 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95080 .param/l "i" 1 13 137, +C4<01001>;
S_0x1380e8480 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95100 .param/l "i" 1 13 137, +C4<01010>;
S_0x1380e85f0 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95180 .param/l "i" 1 13 137, +C4<01011>;
S_0x1380e5e30 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95200 .param/l "i" 1 13 137, +C4<01100>;
S_0x1380e5fa0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95280 .param/l "i" 1 13 137, +C4<01101>;
S_0x1380e37e0 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95300 .param/l "i" 1 13 137, +C4<01110>;
S_0x1380e3950 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x1380fb870;
 .timescale 0 0;
P_0x600000c95380 .param/l "i" 1 13 137, +C4<01111>;
S_0x1380c0c00 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 5 212, 5 212 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c95940 .param/l "t" 1 5 212, +C4<01>;
v0x600002426d90_0 .net/2u *"_ivl_28", 0 0, L_0x1300d5740;  1 drivers
v0x600002426e20_0 .net/2u *"_ivl_30", 0 0, L_0x1300d5788;  1 drivers
S_0x1380c0d70 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x1380c0c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12f83a200 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x12f83a240 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x12f83a280 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x12f83a2c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x12f83a300 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x12f83a340 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x12f83a380 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x12f83a3c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x12f83a400 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x12f83a440 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x12f83a480 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x12f83a4c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x12f83a500 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x12f83a540 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x12f83a580 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000001>;
P_0x12f83a5c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x12f83a600 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x600003de3c60 .functor BUFZ 1, v0x600002424510_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbd7a0 .functor OR 1, L_0x6000027d9f40, L_0x6000027da120, C4<0>, C4<0>;
L_0x600003dbd810 .functor AND 1, L_0x600003dbd730, L_0x600003dbd7a0, C4<1>, C4<1>;
L_0x600003dbd880 .functor BUFZ 1, v0x600002425560_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbd8f0 .functor BUFZ 1, v0x600002425050_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbe4c0 .functor AND 1, L_0x6000027d5400, L_0x6000027d5180, C4<1>, C4<1>;
L_0x600003dbe530 .functor AND 1, L_0x600003dbe4c0, L_0x6000027d5220, C4<1>, C4<1>;
v0x60000242a490_0 .net *"_ivl_24", 19 0, L_0x6000027d9860;  1 drivers
L_0x1300d5110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000242a520_0 .net *"_ivl_27", 3 0, L_0x1300d5110;  1 drivers
v0x60000242a5b0_0 .net *"_ivl_28", 19 0, L_0x6000027d9900;  1 drivers
L_0x1300d5158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000242a640_0 .net *"_ivl_31", 14 0, L_0x1300d5158;  1 drivers
L_0x1300d51a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000242a6d0_0 .net/2u *"_ivl_34", 2 0, L_0x1300d51a0;  1 drivers
v0x60000242a760_0 .net *"_ivl_38", 19 0, L_0x6000027d9ae0;  1 drivers
L_0x1300d51e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000242a7f0_0 .net *"_ivl_41", 3 0, L_0x1300d51e8;  1 drivers
v0x60000242a880_0 .net *"_ivl_42", 19 0, L_0x6000027d9b80;  1 drivers
L_0x1300d5230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000242a910_0 .net *"_ivl_45", 3 0, L_0x1300d5230;  1 drivers
L_0x1300d5278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000242a9a0_0 .net/2u *"_ivl_48", 2 0, L_0x1300d5278;  1 drivers
v0x60000242aa30_0 .net *"_ivl_52", 19 0, L_0x6000027d9d60;  1 drivers
L_0x1300d52c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000242aac0_0 .net *"_ivl_55", 3 0, L_0x1300d52c0;  1 drivers
v0x60000242ab50_0 .net *"_ivl_56", 19 0, L_0x6000027d9e00;  1 drivers
L_0x1300d5308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000242abe0_0 .net *"_ivl_59", 3 0, L_0x1300d5308;  1 drivers
L_0x1300d5350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000242ac70_0 .net *"_ivl_63", 127 0, L_0x1300d5350;  1 drivers
v0x60000242ad00_0 .net *"_ivl_65", 127 0, L_0x6000027d9fe0;  1 drivers
L_0x1300d5398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000242ad90_0 .net/2u *"_ivl_68", 2 0, L_0x1300d5398;  1 drivers
v0x60000242ae20_0 .net *"_ivl_70", 0 0, L_0x6000027d9f40;  1 drivers
L_0x1300d53e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000242aeb0_0 .net/2u *"_ivl_72", 2 0, L_0x1300d53e0;  1 drivers
v0x60000242af40_0 .net *"_ivl_74", 0 0, L_0x6000027da120;  1 drivers
v0x60000242afd0_0 .net *"_ivl_77", 0 0, L_0x600003dbd7a0;  1 drivers
v0x60000242b060_0 .net *"_ivl_87", 0 0, L_0x600003dbe4c0;  1 drivers
v0x60000242b0f0_0 .net *"_ivl_89", 0 0, L_0x6000027d5220;  1 drivers
v0x60000242b180_0 .var "act_data_d", 31 0;
v0x60000242b210_0 .var "act_valid_d", 0 0;
v0x60000242b2a0_0 .var "act_valid_d2", 0 0;
v0x60000242b330_0 .net "axi_araddr", 39 0, L_0x600003dbe140;  alias, 1 drivers
v0x60000242b3c0_0 .net "axi_arlen", 7 0, L_0x600003dbe1b0;  alias, 1 drivers
v0x60000242b450_0 .net "axi_arready", 0 0, L_0x6000027d5720;  1 drivers
v0x60000242b4e0_0 .net "axi_arvalid", 0 0, v0x60000244f330_0;  1 drivers
v0x60000242b570_0 .net "axi_awaddr", 39 0, L_0x600003dbdea0;  alias, 1 drivers
v0x60000242b600_0 .net "axi_awlen", 7 0, L_0x600003dbdf10;  alias, 1 drivers
v0x60000242b690_0 .net "axi_awready", 0 0, L_0x6000027d5540;  1 drivers
v0x60000242b720_0 .net "axi_awvalid", 0 0, v0x60000244f720_0;  1 drivers
v0x60000242b7b0_0 .net "axi_bready", 0 0, L_0x1300d5548;  1 drivers
v0x60000242b840_0 .net "axi_bresp", 1 0, L_0x600003db1340;  alias, 1 drivers
v0x60000242b8d0_0 .net "axi_bvalid", 0 0, L_0x6000027d5680;  1 drivers
v0x60000242b960_0 .net "axi_rdata", 255 0, L_0x600003db1570;  alias, 1 drivers
v0x60000242b9f0_0 .net "axi_rlast", 0 0, L_0x6000027d57c0;  1 drivers
v0x60000242ba80_0 .net "axi_rready", 0 0, v0x60000244fb10_0;  1 drivers
v0x60000242bb10_0 .net "axi_rvalid", 0 0, L_0x6000027d5900;  1 drivers
v0x60000242bba0_0 .net "axi_wdata", 255 0, L_0x600003dbdff0;  alias, 1 drivers
v0x60000242bc30_0 .net "axi_wlast", 0 0, v0x60000244fde0_0;  1 drivers
v0x60000242bcc0_0 .net "axi_wready", 0 0, L_0x6000027d55e0;  1 drivers
v0x60000242bd50_0 .net "axi_wvalid", 0 0, v0x600002448000_0;  1 drivers
v0x60000242bde0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242be70_0 .net "dma_lcp_done", 0 0, L_0x600003dbdc70;  1 drivers
v0x60000242bf00_0 .net "dma_lcp_ready", 0 0, L_0x6000027d4280;  1 drivers
v0x600002424000_0 .net "dma_sram_addr", 19 0, v0x600002448f30_0;  1 drivers
v0x600002424090_0 .net "dma_sram_rdata", 255 0, L_0x600003dbe450;  1 drivers
v0x600002424120_0 .net "dma_sram_re", 0 0, L_0x600003dbde30;  1 drivers
v0x6000024241b0_0 .net "dma_sram_ready", 0 0, L_0x6000027d50e0;  1 drivers
v0x600002424240_0 .net "dma_sram_wdata", 255 0, L_0x600003dbdd50;  1 drivers
v0x6000024242d0_0 .net "dma_sram_we", 0 0, L_0x600003dbddc0;  1 drivers
v0x600002424360_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x6000024243f0 .array "instr_mem", 4095 0, 127 0;
v0x600002424480_0 .var "instr_rdata_reg", 127 0;
v0x600002424510_0 .var "instr_valid_reg", 0 0;
v0x6000024245a0_0 .net "lcp_dma_cmd", 127 0, v0x60000244aa30_0;  1 drivers
v0x600002424630_0 .net "lcp_dma_valid", 0 0, L_0x600003de2300;  1 drivers
v0x6000024246c0_0 .net "lcp_imem_addr", 19 0, L_0x600003de1d50;  1 drivers
v0x600002424750_0 .net "lcp_imem_data", 127 0, v0x600002424480_0;  1 drivers
v0x6000024247e0_0 .net "lcp_imem_re", 0 0, L_0x600003de18f0;  1 drivers
v0x600002424870_0 .net "lcp_imem_valid", 0 0, L_0x600003de3c60;  1 drivers
v0x600002424900_0 .net "lcp_mxu_cmd", 127 0, v0x60000244b720_0;  1 drivers
v0x600002424990_0 .net "lcp_mxu_valid", 0 0, L_0x600003de1030;  1 drivers
v0x600002424a20_0 .net "lcp_vpu_cmd", 127 0, v0x600002444360_0;  1 drivers
v0x600002424ab0_0 .net "lcp_vpu_valid", 0 0, L_0x600003de0770;  1 drivers
v0x600002424b40_0 .net "mxu_a_addr", 19 0, L_0x6000027d9c20;  1 drivers
v0x600002424bd0_0 .net "mxu_a_rdata", 255 0, L_0x600003dbe370;  1 drivers
v0x600002424c60_0 .net "mxu_a_re", 0 0, L_0x6000027d9cc0;  1 drivers
v0x600002424cf0_0 .net "mxu_a_ready", 0 0, L_0x6000027d4fa0;  1 drivers
v0x600002424d80_0 .net "mxu_cfg_k", 15 0, L_0x6000027f3660;  1 drivers
v0x600002424e10_0 .net "mxu_cfg_m", 15 0, L_0x6000027f1680;  1 drivers
v0x600002424ea0_0 .net "mxu_cfg_n", 15 0, L_0x6000027f1720;  1 drivers
v0x600002424f30_0 .var "mxu_col_cnt", 4 0;
v0x600002424fc0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002425050_0 .var "mxu_done_reg", 0 0;
v0x6000024250e0_0 .net "mxu_dst_addr", 15 0, L_0x6000027f19a0;  1 drivers
v0x600002425170_0 .net "mxu_lcp_done", 0 0, L_0x600003dbd8f0;  1 drivers
v0x600002425200_0 .net "mxu_lcp_ready", 0 0, L_0x600003dbd880;  1 drivers
v0x600002425290_0 .net "mxu_o_addr", 19 0, L_0x6000027d9ea0;  1 drivers
v0x600002425320_0 .net "mxu_o_ready", 0 0, L_0x6000027d5040;  1 drivers
v0x6000024253b0_0 .net "mxu_o_wdata", 255 0, L_0x6000027da080;  1 drivers
v0x600002425440_0 .net "mxu_o_we", 0 0, L_0x600003dbd810;  1 drivers
v0x6000024254d0_0 .var "mxu_out_cnt", 15 0;
v0x600002425560_0 .var "mxu_ready_reg", 0 0;
v0x6000024255f0_0 .net "mxu_src0_addr", 15 0, L_0x6000027f17c0;  1 drivers
v0x600002425680_0 .net "mxu_src1_addr", 15 0, L_0x6000027f1860;  1 drivers
v0x600002425710_0 .var "mxu_start_array", 0 0;
v0x6000024257a0_0 .var "mxu_start_array_d", 0 0;
v0x600002425830_0 .var "mxu_state", 2 0;
v0x6000024258c0_0 .net "mxu_subop", 7 0, L_0x6000027f1900;  1 drivers
v0x600002425950_0 .net "mxu_w_addr", 19 0, L_0x6000027d99a0;  1 drivers
v0x6000024259e0_0 .net "mxu_w_rdata", 255 0, v0x60000242f9f0_0;  1 drivers
v0x600002425a70_0 .net "mxu_w_re", 0 0, L_0x6000027d9a40;  1 drivers
v0x600002425b00_0 .net "mxu_w_ready", 0 0, L_0x6000027d4e60;  1 drivers
v0x600002425b90_0 .net "noc_data_write", 0 0, L_0x600003dbe530;  1 drivers
v0x600002425c20_0 .net "noc_rx_addr", 19 0, L_0x1300d56f8;  alias, 1 drivers
v0x600002425cb0_0 .net "noc_rx_data", 255 0, L_0x1300d56b0;  alias, 1 drivers
v0x600002425d40_0 .net "noc_rx_is_instr", 0 0, L_0x6000027d54a0;  1 drivers
v0x600002425dd0_0 .net "noc_rx_ready", 0 0, L_0x6000027d5180;  1 drivers
v0x600002425e60_0 .net "noc_rx_valid", 0 0, L_0x6000027d5400;  1 drivers
L_0x1300d55d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002425ef0_0 .net "noc_tx_addr", 19 0, L_0x1300d55d8;  1 drivers
L_0x1300d5590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002425f80_0 .net "noc_tx_data", 255 0, L_0x1300d5590;  1 drivers
L_0x1300d5668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002426010_0 .net "noc_tx_ready", 0 0, L_0x1300d5668;  1 drivers
L_0x1300d5620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024260a0_0 .net "noc_tx_valid", 0 0, L_0x1300d5620;  1 drivers
v0x600002426130_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024261c0_0 .net "sync_grant", 0 0, L_0x6000027d5360;  1 drivers
v0x600002426250_0 .net "sync_request", 0 0, v0x6000024441b0_0;  1 drivers
v0x6000024262e0_0 .net "systolic_busy", 0 0, L_0x600003dbd650;  1 drivers
v0x600002426370_0 .net "systolic_done", 0 0, L_0x6000027d9360;  1 drivers
v0x600002426400_0 .net "systolic_result", 127 0, L_0x6000027d8f00;  1 drivers
v0x600002426490_0 .net "systolic_result_valid", 0 0, L_0x600003dbd730;  1 drivers
v0x600002426520_0 .net "tpc_busy", 0 0, L_0x600003de2220;  1 drivers
v0x6000024265b0_0 .net "tpc_done", 0 0, v0x60000244ad90_0;  1 drivers
v0x600002426640_0 .net "tpc_error", 0 0, v0x60000244aeb0_0;  1 drivers
v0x6000024266d0_0 .net "tpc_start", 0 0, L_0x6000027d52c0;  1 drivers
v0x600002426760_0 .net "tpc_start_pc", 19 0, L_0x600003db3090;  alias, 1 drivers
v0x6000024267f0_0 .net "vpu_lcp_done", 0 0, L_0x600003dbda40;  1 drivers
v0x600002426880_0 .net "vpu_lcp_ready", 0 0, L_0x6000027dbd40;  1 drivers
v0x600002426910_0 .net "vpu_sram_addr", 19 0, v0x600002429830_0;  1 drivers
v0x6000024269a0_0 .net "vpu_sram_rdata", 255 0, L_0x600003dbe3e0;  1 drivers
v0x600002426a30_0 .net "vpu_sram_re", 0 0, L_0x600003dbdc00;  1 drivers
v0x600002426ac0_0 .net "vpu_sram_ready", 0 0, L_0x6000027d4f00;  1 drivers
v0x600002426b50_0 .net "vpu_sram_wdata", 255 0, L_0x600003dbdb20;  1 drivers
v0x600002426be0_0 .net "vpu_sram_we", 0 0, L_0x600003dbdb90;  1 drivers
v0x600002426c70_0 .var "weight_load_col_d", 1 0;
v0x600002426d00_0 .var "weight_load_en_d", 0 0;
L_0x6000027f1900 .part v0x60000244b720_0, 112, 8;
L_0x6000027f19a0 .part v0x60000244b720_0, 96, 16;
L_0x6000027f17c0 .part v0x60000244b720_0, 80, 16;
L_0x6000027f1860 .part v0x60000244b720_0, 64, 16;
L_0x6000027f1680 .part v0x60000244b720_0, 48, 16;
L_0x6000027f1720 .part v0x60000244b720_0, 32, 16;
L_0x6000027f3660 .part v0x60000244b720_0, 16, 16;
L_0x6000027d97c0 .part v0x60000242f9f0_0, 0, 32;
L_0x6000027d9860 .concat [ 16 4 0 0], L_0x6000027f1860, L_0x1300d5110;
L_0x6000027d9900 .concat [ 5 15 0 0], v0x600002424f30_0, L_0x1300d5158;
L_0x6000027d99a0 .arith/sum 20, L_0x6000027d9860, L_0x6000027d9900;
L_0x6000027d9a40 .cmp/eq 3, v0x600002425830_0, L_0x1300d51a0;
L_0x6000027d9ae0 .concat [ 16 4 0 0], L_0x6000027f17c0, L_0x1300d51e8;
L_0x6000027d9b80 .concat [ 16 4 0 0], v0x600002424fc0_0, L_0x1300d5230;
L_0x6000027d9c20 .arith/sum 20, L_0x6000027d9ae0, L_0x6000027d9b80;
L_0x6000027d9cc0 .cmp/eq 3, v0x600002425830_0, L_0x1300d5278;
L_0x6000027d9d60 .concat [ 16 4 0 0], L_0x6000027f19a0, L_0x1300d52c0;
L_0x6000027d9e00 .concat [ 16 4 0 0], v0x6000024254d0_0, L_0x1300d5308;
L_0x6000027d9ea0 .arith/sum 20, L_0x6000027d9d60, L_0x6000027d9e00;
L_0x6000027d9fe0 .part L_0x6000027d8f00, 0, 128;
L_0x6000027da080 .concat [ 128 128 0 0], L_0x6000027d9fe0, L_0x1300d5350;
L_0x6000027d9f40 .cmp/eq 3, v0x600002425830_0, L_0x1300d5398;
L_0x6000027da120 .cmp/eq 3, v0x600002425830_0, L_0x1300d53e0;
L_0x6000027d5180 .reduce/nor L_0x600003de2220;
L_0x6000027d5220 .reduce/nor L_0x6000027d54a0;
S_0x1380be5b0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x1380c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12f83a800 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x12f83a840 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x12f83a880 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x12f83a8c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x12f83a900 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x12f83a940 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x12f83a980 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x12f83a9c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x12f83aa00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x12f83aa40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x12f83aa80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x12f83aac0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x12f83ab00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x12f83ab40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x12f83ab80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x12f83abc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x12f83ac00 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x12f83ac40 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x12f83ac80 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x12f83acc0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x12f83ad00 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600003dbdc70 .functor BUFZ 1, v0x600002448630_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbdd50 .functor BUFZ 256, v0x600002449290_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbddc0 .functor BUFZ 1, v0x6000024493b0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbde30 .functor BUFZ 1, v0x6000024490e0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbdea0 .functor BUFZ 40, v0x60000244f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dbdf10 .functor BUFZ 8, v0x60000244f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003dbdff0 .functor BUFZ 256, v0x60000244fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbe140 .functor BUFZ 40, v0x60000244f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dbe1b0 .functor BUFZ 8, v0x60000244f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1300d5500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000244ef40_0 .net/2u *"_ivl_14", 3 0, L_0x1300d5500;  1 drivers
v0x60000244efd0_0 .net "axi_araddr", 39 0, L_0x600003dbe140;  alias, 1 drivers
v0x60000244f060_0 .var "axi_araddr_reg", 39 0;
v0x60000244f0f0_0 .net "axi_arlen", 7 0, L_0x600003dbe1b0;  alias, 1 drivers
v0x60000244f180_0 .var "axi_arlen_reg", 7 0;
v0x60000244f210_0 .net "axi_arready", 0 0, L_0x6000027d5720;  alias, 1 drivers
v0x60000244f2a0_0 .net "axi_arvalid", 0 0, v0x60000244f330_0;  alias, 1 drivers
v0x60000244f330_0 .var "axi_arvalid_reg", 0 0;
v0x60000244f3c0_0 .net "axi_awaddr", 39 0, L_0x600003dbdea0;  alias, 1 drivers
v0x60000244f450_0 .var "axi_awaddr_reg", 39 0;
v0x60000244f4e0_0 .net "axi_awlen", 7 0, L_0x600003dbdf10;  alias, 1 drivers
v0x60000244f570_0 .var "axi_awlen_reg", 7 0;
v0x60000244f600_0 .net "axi_awready", 0 0, L_0x6000027d5540;  alias, 1 drivers
v0x60000244f690_0 .net "axi_awvalid", 0 0, v0x60000244f720_0;  alias, 1 drivers
v0x60000244f720_0 .var "axi_awvalid_reg", 0 0;
v0x60000244f7b0_0 .net "axi_bready", 0 0, L_0x1300d5548;  alias, 1 drivers
v0x60000244f840_0 .net "axi_bresp", 1 0, L_0x600003db1340;  alias, 1 drivers
v0x60000244f8d0_0 .net "axi_bvalid", 0 0, L_0x6000027d5680;  alias, 1 drivers
v0x60000244f960_0 .net "axi_rdata", 255 0, L_0x600003db1570;  alias, 1 drivers
v0x60000244f9f0_0 .net "axi_rlast", 0 0, L_0x6000027d57c0;  alias, 1 drivers
v0x60000244fa80_0 .net "axi_rready", 0 0, v0x60000244fb10_0;  alias, 1 drivers
v0x60000244fb10_0 .var "axi_rready_reg", 0 0;
v0x60000244fba0_0 .net "axi_rvalid", 0 0, L_0x6000027d5900;  alias, 1 drivers
v0x60000244fc30_0 .net "axi_wdata", 255 0, L_0x600003dbdff0;  alias, 1 drivers
v0x60000244fcc0_0 .var "axi_wdata_reg", 255 0;
v0x60000244fd50_0 .net "axi_wlast", 0 0, v0x60000244fde0_0;  alias, 1 drivers
v0x60000244fde0_0 .var "axi_wlast_reg", 0 0;
v0x60000244fe70_0 .net "axi_wready", 0 0, L_0x6000027d55e0;  alias, 1 drivers
v0x60000244ff00_0 .net "axi_wvalid", 0 0, v0x600002448000_0;  alias, 1 drivers
v0x600002448000_0 .var "axi_wvalid_reg", 0 0;
v0x600002448090_0 .net "cfg_cols", 11 0, L_0x6000027d40a0;  1 drivers
v0x600002448120_0 .net "cfg_rows", 11 0, L_0x6000027d4000;  1 drivers
v0x6000024481b0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002448240_0 .net "cmd", 127 0, v0x60000244aa30_0;  alias, 1 drivers
v0x6000024482d0_0 .net "cmd_done", 0 0, L_0x600003dbdc70;  alias, 1 drivers
v0x600002448360_0 .net "cmd_ready", 0 0, L_0x6000027d4280;  alias, 1 drivers
v0x6000024483f0_0 .net "cmd_valid", 0 0, L_0x600003de2300;  alias, 1 drivers
v0x600002448480_0 .var "col_count", 11 0;
v0x600002448510_0 .var "cols_cfg", 11 0;
v0x6000024485a0_0 .var "data_buf", 255 0;
v0x600002448630_0 .var "done_reg", 0 0;
v0x6000024486c0_0 .net "ext_addr", 39 0, L_0x6000027dbe80;  1 drivers
v0x600002448750_0 .var "ext_base", 39 0;
v0x6000024487e0_0 .var "ext_ptr", 39 0;
v0x600002448870_0 .net "ext_stride", 11 0, L_0x6000027d4140;  1 drivers
v0x600002448900_0 .var "ext_stride_cfg", 11 0;
v0x600002448990_0 .net "int_addr", 19 0, L_0x6000027dbf20;  1 drivers
v0x600002448a20_0 .var "int_base", 19 0;
v0x600002448ab0_0 .var "int_ptr", 19 0;
v0x600002448b40_0 .net "int_stride", 11 0, L_0x6000027d41e0;  1 drivers
v0x600002448bd0_0 .var "int_stride_cfg", 11 0;
v0x600002448c60_0 .var "op_type", 7 0;
v0x600002448cf0_0 .var "row_count", 11 0;
v0x600002448d80_0 .var "rows_cfg", 11 0;
v0x600002448e10_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002448ea0_0 .net "sram_addr", 19 0, v0x600002448f30_0;  alias, 1 drivers
v0x600002448f30_0 .var "sram_addr_reg", 19 0;
v0x600002448fc0_0 .net "sram_rdata", 255 0, L_0x600003dbe450;  alias, 1 drivers
v0x600002449050_0 .net "sram_re", 0 0, L_0x600003dbde30;  alias, 1 drivers
v0x6000024490e0_0 .var "sram_re_reg", 0 0;
v0x600002449170_0 .net "sram_ready", 0 0, L_0x6000027d50e0;  alias, 1 drivers
v0x600002449200_0 .net "sram_wdata", 255 0, L_0x600003dbdd50;  alias, 1 drivers
v0x600002449290_0 .var "sram_wdata_reg", 255 0;
v0x600002449320_0 .net "sram_we", 0 0, L_0x600003dbddc0;  alias, 1 drivers
v0x6000024493b0_0 .var "sram_we_reg", 0 0;
v0x600002449440_0 .var "state", 3 0;
v0x6000024494d0_0 .net "subop", 7 0, L_0x6000027dbde0;  1 drivers
L_0x6000027dbde0 .part v0x60000244aa30_0, 112, 8;
L_0x6000027dbe80 .part v0x60000244aa30_0, 72, 40;
L_0x6000027dbf20 .part v0x60000244aa30_0, 52, 20;
L_0x6000027d4000 .part v0x60000244aa30_0, 40, 12;
L_0x6000027d40a0 .part v0x60000244aa30_0, 28, 12;
L_0x6000027d4140 .part v0x60000244aa30_0, 16, 12;
L_0x6000027d41e0 .part v0x60000244aa30_0, 4, 12;
L_0x6000027d4280 .cmp/eq 4, v0x600002449440_0, L_0x1300d5500;
S_0x1380be720 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x1380c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12f83ae00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x12f83ae40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x12f83ae80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x12f83aec0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x12f83af00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x12f83af40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x12f83af80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x12f83afc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x12f83b000 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x12f83b040 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x12f83b080 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x12f83b0c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x12f83b100 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x12f83b140 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x12f83b180 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x12f83b1c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x12f83b200 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x12f83b240 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x12f83b280 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x12f83b2c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x12f83b300 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x12f83b340 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x12f83b380 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x12f83b3c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x12f83b400 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x12f83b440 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x12f83b480 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600003de2760 .functor AND 1, L_0x6000027f0960, L_0x6000027f0820, C4<1>, C4<1>;
L_0x600003de21b0 .functor AND 1, L_0x600003de2760, L_0x6000027f06e0, C4<1>, C4<1>;
L_0x600003de1d50 .functor BUFZ 20, v0x60000244b060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003de18f0 .functor BUFZ 1, v0x60000244b210_0, C4<0>, C4<0>, C4<0>;
L_0x600003de1030 .functor BUFZ 1, v0x60000244b960_0, C4<0>, C4<0>, C4<0>;
L_0x600003de0770 .functor BUFZ 1, v0x6000024445a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de2300 .functor BUFZ 1, v0x60000244ac70_0, C4<0>, C4<0>, C4<0>;
L_0x600003de2290 .functor AND 1, L_0x6000027f0140, L_0x6000027f01e0, C4<1>, C4<1>;
L_0x600003de2220 .functor AND 1, L_0x600003de2290, L_0x6000027f0000, C4<1>, C4<1>;
L_0x1300d2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024495f0_0 .net *"_ivl_11", 23 0, L_0x1300d2bf0;  1 drivers
L_0x1300d2c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449680_0 .net/2u *"_ivl_12", 31 0, L_0x1300d2c38;  1 drivers
v0x600002449710_0 .net *"_ivl_14", 0 0, L_0x6000027f0960;  1 drivers
v0x6000024497a0_0 .net *"_ivl_16", 31 0, L_0x6000027f0780;  1 drivers
L_0x1300d2c80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449830_0 .net *"_ivl_19", 23 0, L_0x1300d2c80;  1 drivers
L_0x1300d2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024498c0_0 .net/2u *"_ivl_20", 31 0, L_0x1300d2cc8;  1 drivers
v0x600002449950_0 .net *"_ivl_22", 0 0, L_0x6000027f0820;  1 drivers
v0x6000024499e0_0 .net *"_ivl_25", 0 0, L_0x600003de2760;  1 drivers
v0x600002449a70_0 .net *"_ivl_26", 31 0, L_0x6000027f0640;  1 drivers
L_0x1300d2d10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449b00_0 .net *"_ivl_29", 23 0, L_0x1300d2d10;  1 drivers
L_0x1300d2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449b90_0 .net/2u *"_ivl_30", 31 0, L_0x1300d2d58;  1 drivers
v0x600002449c20_0 .net *"_ivl_32", 0 0, L_0x6000027f06e0;  1 drivers
v0x600002449cb0_0 .net *"_ivl_36", 31 0, L_0x6000027f0500;  1 drivers
L_0x1300d2da0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449d40_0 .net *"_ivl_39", 23 0, L_0x1300d2da0;  1 drivers
L_0x1300d2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449dd0_0 .net/2u *"_ivl_40", 31 0, L_0x1300d2de8;  1 drivers
v0x600002449e60_0 .net *"_ivl_44", 31 0, L_0x6000027f03c0;  1 drivers
L_0x1300d2e30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449ef0_0 .net *"_ivl_47", 23 0, L_0x1300d2e30;  1 drivers
L_0x1300d2e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002449f80_0 .net/2u *"_ivl_48", 31 0, L_0x1300d2e78;  1 drivers
v0x60000244a010_0 .net *"_ivl_52", 31 0, L_0x6000027f0280;  1 drivers
L_0x1300d2ec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000244a0a0_0 .net *"_ivl_55", 23 0, L_0x1300d2ec0;  1 drivers
L_0x1300d2f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000244a130_0 .net/2u *"_ivl_56", 31 0, L_0x1300d2f08;  1 drivers
L_0x1300d2f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000244a1c0_0 .net/2u *"_ivl_76", 3 0, L_0x1300d2f50;  1 drivers
v0x60000244a250_0 .net *"_ivl_78", 0 0, L_0x6000027f0140;  1 drivers
v0x60000244a2e0_0 .net *"_ivl_8", 31 0, L_0x6000027f08c0;  1 drivers
L_0x1300d2f98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000244a370_0 .net/2u *"_ivl_80", 3 0, L_0x1300d2f98;  1 drivers
v0x60000244a400_0 .net *"_ivl_82", 0 0, L_0x6000027f01e0;  1 drivers
v0x60000244a490_0 .net *"_ivl_85", 0 0, L_0x600003de2290;  1 drivers
L_0x1300d2fe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000244a520_0 .net/2u *"_ivl_86", 3 0, L_0x1300d2fe0;  1 drivers
v0x60000244a5b0_0 .net *"_ivl_88", 0 0, L_0x6000027f0000;  1 drivers
v0x60000244a640_0 .net "all_done", 0 0, L_0x600003de21b0;  1 drivers
v0x60000244a6d0_0 .net "busy", 0 0, L_0x600003de2220;  alias, 1 drivers
v0x60000244a760_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000244a7f0_0 .var "decoded_opcode", 7 0;
v0x60000244a880_0 .var "decoded_subop", 7 0;
v0x60000244a910_0 .net "dma_clear", 0 0, L_0x6000027f0320;  1 drivers
v0x60000244a9a0_0 .net "dma_cmd", 127 0, v0x60000244aa30_0;  alias, 1 drivers
v0x60000244aa30_0 .var "dma_cmd_reg", 127 0;
v0x60000244aac0_0 .net "dma_done", 0 0, L_0x600003dbdc70;  alias, 1 drivers
v0x60000244ab50_0 .net "dma_ready", 0 0, L_0x6000027d4280;  alias, 1 drivers
v0x60000244abe0_0 .net "dma_valid", 0 0, L_0x600003de2300;  alias, 1 drivers
v0x60000244ac70_0 .var "dma_valid_reg", 0 0;
v0x60000244ad00_0 .net "done", 0 0, v0x60000244ad90_0;  alias, 1 drivers
v0x60000244ad90_0 .var "done_reg", 0 0;
v0x60000244ae20_0 .net "error", 0 0, v0x60000244aeb0_0;  alias, 1 drivers
v0x60000244aeb0_0 .var "error_reg", 0 0;
v0x60000244af40_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x60000244afd0_0 .net "imem_addr", 19 0, L_0x600003de1d50;  alias, 1 drivers
v0x60000244b060_0 .var "imem_addr_reg", 19 0;
v0x60000244b0f0_0 .net "imem_data", 127 0, v0x600002424480_0;  alias, 1 drivers
v0x60000244b180_0 .net "imem_re", 0 0, L_0x600003de18f0;  alias, 1 drivers
v0x60000244b210_0 .var "imem_re_reg", 0 0;
v0x60000244b2a0_0 .net "imem_valid", 0 0, L_0x600003de3c60;  alias, 1 drivers
v0x60000244b330_0 .var "instr_reg", 127 0;
v0x60000244b3c0_0 .net "loop_count", 15 0, L_0x6000027f0a00;  1 drivers
v0x60000244b450 .array "loop_counter", 3 0, 15 0;
v0x60000244b4e0_0 .var "loop_sp", 1 0;
v0x60000244b570 .array "loop_start_addr", 3 0, 19 0;
v0x60000244b600_0 .net "mxu_clear", 0 0, L_0x6000027f05a0;  1 drivers
v0x60000244b690_0 .net "mxu_cmd", 127 0, v0x60000244b720_0;  alias, 1 drivers
v0x60000244b720_0 .var "mxu_cmd_reg", 127 0;
v0x60000244b7b0_0 .net "mxu_done", 0 0, L_0x600003dbd8f0;  alias, 1 drivers
v0x60000244b840_0 .net "mxu_ready", 0 0, L_0x600003dbd880;  alias, 1 drivers
v0x60000244b8d0_0 .net "mxu_valid", 0 0, L_0x600003de1030;  alias, 1 drivers
v0x60000244b960_0 .var "mxu_valid_reg", 0 0;
v0x60000244b9f0_0 .net "opcode", 7 0, L_0x6000027f0b40;  1 drivers
v0x60000244ba80_0 .var "pc", 19 0;
v0x60000244bb10_0 .var "pending_dma", 7 0;
v0x60000244bba0_0 .var "pending_mxu", 7 0;
v0x60000244bc30_0 .var "pending_vpu", 7 0;
v0x60000244bcc0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000244bd50_0 .net "start", 0 0, L_0x6000027d52c0;  alias, 1 drivers
v0x60000244bde0_0 .net "start_pc", 19 0, L_0x600003db3090;  alias, 1 drivers
v0x60000244be70_0 .var "state", 3 0;
v0x60000244bf00_0 .net "subop", 7 0, L_0x6000027f0be0;  1 drivers
v0x600002444000_0 .net "sync_grant", 0 0, L_0x6000027d5360;  alias, 1 drivers
v0x600002444090_0 .net "sync_mask", 7 0, L_0x6000027f0aa0;  1 drivers
v0x600002444120_0 .net "sync_request", 0 0, v0x6000024441b0_0;  alias, 1 drivers
v0x6000024441b0_0 .var "sync_request_reg", 0 0;
v0x600002444240_0 .net "vpu_clear", 0 0, L_0x6000027f0460;  1 drivers
v0x6000024442d0_0 .net "vpu_cmd", 127 0, v0x600002444360_0;  alias, 1 drivers
v0x600002444360_0 .var "vpu_cmd_reg", 127 0;
v0x6000024443f0_0 .net "vpu_done", 0 0, L_0x600003dbda40;  alias, 1 drivers
v0x600002444480_0 .net "vpu_ready", 0 0, L_0x6000027dbd40;  alias, 1 drivers
v0x600002444510_0 .net "vpu_valid", 0 0, L_0x600003de0770;  alias, 1 drivers
v0x6000024445a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000027f0b40 .part v0x600002424480_0, 120, 8;
L_0x6000027f0be0 .part v0x600002424480_0, 112, 8;
L_0x6000027f0a00 .part v0x600002424480_0, 32, 16;
L_0x6000027f0aa0 .part v0x600002424480_0, 104, 8;
L_0x6000027f08c0 .concat [ 8 24 0 0], v0x60000244bba0_0, L_0x1300d2bf0;
L_0x6000027f0960 .cmp/eq 32, L_0x6000027f08c0, L_0x1300d2c38;
L_0x6000027f0780 .concat [ 8 24 0 0], v0x60000244bc30_0, L_0x1300d2c80;
L_0x6000027f0820 .cmp/eq 32, L_0x6000027f0780, L_0x1300d2cc8;
L_0x6000027f0640 .concat [ 8 24 0 0], v0x60000244bb10_0, L_0x1300d2d10;
L_0x6000027f06e0 .cmp/eq 32, L_0x6000027f0640, L_0x1300d2d58;
L_0x6000027f0500 .concat [ 8 24 0 0], v0x60000244bba0_0, L_0x1300d2da0;
L_0x6000027f05a0 .cmp/eq 32, L_0x6000027f0500, L_0x1300d2de8;
L_0x6000027f03c0 .concat [ 8 24 0 0], v0x60000244bc30_0, L_0x1300d2e30;
L_0x6000027f0460 .cmp/eq 32, L_0x6000027f03c0, L_0x1300d2e78;
L_0x6000027f0280 .concat [ 8 24 0 0], v0x60000244bb10_0, L_0x1300d2ec0;
L_0x6000027f0320 .cmp/eq 32, L_0x6000027f0280, L_0x1300d2f08;
L_0x6000027f0140 .cmp/ne 4, v0x60000244be70_0, L_0x1300d2f50;
L_0x6000027f01e0 .cmp/ne 4, v0x60000244be70_0, L_0x1300d2f98;
L_0x6000027f0000 .cmp/ne 4, v0x60000244be70_0, L_0x1300d2fe0;
S_0x1380b72c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x1380be720;
 .timescale 0 0;
v0x600002449560_0 .var/i "i", 31 0;
S_0x1380b7430 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x1380c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1380b4c70 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1380b4cb0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x1380b4cf0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x1380b4d30 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1380b4d70 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1380b4db0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x1380b4df0 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x1380b4e30 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x600003dbd420 .functor OR 1, L_0x6000027d8fa0, L_0x6000027d9040, C4<0>, C4<0>;
L_0x600003dbd490 .functor AND 1, L_0x6000027d90e0, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbd500 .functor AND 1, L_0x600003dbd490, L_0x6000027d9180, C4<1>, C4<1>;
L_0x600003dbd570 .functor OR 1, L_0x600003dbd420, L_0x600003dbd500, C4<0>, C4<0>;
L_0x600003dbd5e0 .functor BUFZ 1, L_0x600003dbd570, C4<0>, C4<0>, C4<0>;
L_0x600003dbd650 .functor AND 1, L_0x6000027d9220, L_0x6000027d92c0, C4<1>, C4<1>;
L_0x600003dbd6c0 .functor AND 1, L_0x6000027d94a0, L_0x6000027d9540, C4<1>, C4<1>;
L_0x600003dbd730 .functor AND 1, L_0x600003dbd6c0, L_0x6000027d9720, C4<1>, C4<1>;
v0x600002432e20_0 .net *"_ivl_101", 0 0, L_0x6000027d9720;  1 drivers
L_0x1300d4d68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002432eb0_0 .net/2u *"_ivl_37", 2 0, L_0x1300d4d68;  1 drivers
v0x600002432f40_0 .net *"_ivl_39", 0 0, L_0x6000027d8fa0;  1 drivers
L_0x1300d4db0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002432fd0_0 .net/2u *"_ivl_41", 2 0, L_0x1300d4db0;  1 drivers
v0x600002433060_0 .net *"_ivl_43", 0 0, L_0x6000027d9040;  1 drivers
v0x6000024330f0_0 .net *"_ivl_46", 0 0, L_0x600003dbd420;  1 drivers
L_0x1300d4df8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002433180_0 .net/2u *"_ivl_47", 2 0, L_0x1300d4df8;  1 drivers
v0x600002433210_0 .net *"_ivl_49", 0 0, L_0x6000027d90e0;  1 drivers
v0x6000024332a0_0 .net *"_ivl_52", 0 0, L_0x600003dbd490;  1 drivers
v0x600002433330_0 .net *"_ivl_54", 0 0, L_0x6000027d9180;  1 drivers
v0x6000024333c0_0 .net *"_ivl_56", 0 0, L_0x600003dbd500;  1 drivers
L_0x1300d4e40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002433450_0 .net/2u *"_ivl_61", 2 0, L_0x1300d4e40;  1 drivers
v0x6000024334e0_0 .net *"_ivl_63", 0 0, L_0x6000027d9220;  1 drivers
L_0x1300d4e88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002433570_0 .net/2u *"_ivl_65", 2 0, L_0x1300d4e88;  1 drivers
v0x600002433600_0 .net *"_ivl_67", 0 0, L_0x6000027d92c0;  1 drivers
L_0x1300d4ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002433690_0 .net/2u *"_ivl_71", 2 0, L_0x1300d4ed0;  1 drivers
L_0x1300d4f18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002433720_0 .net/2u *"_ivl_75", 2 0, L_0x1300d4f18;  1 drivers
L_0x1300d4fa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000024337b0_0 .net/2u *"_ivl_81", 2 0, L_0x1300d4fa8;  1 drivers
v0x600002433840_0 .net *"_ivl_83", 0 0, L_0x6000027d94a0;  1 drivers
v0x6000024338d0_0 .net *"_ivl_85", 0 0, L_0x6000027d9540;  1 drivers
v0x600002433960_0 .net *"_ivl_88", 0 0, L_0x600003dbd6c0;  1 drivers
v0x6000024339f0_0 .net *"_ivl_89", 31 0, L_0x6000027d95e0;  1 drivers
L_0x1300d4ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002433a80_0 .net *"_ivl_92", 15 0, L_0x1300d4ff0;  1 drivers
L_0x1300dbf98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002433b10_0 .net *"_ivl_93", 31 0, L_0x1300dbf98;  1 drivers
L_0x1300d5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002433ba0_0 .net/2u *"_ivl_97", 31 0, L_0x1300d5038;  1 drivers
v0x600002433c30_0 .net *"_ivl_99", 31 0, L_0x6000027d9680;  1 drivers
v0x600002433cc0_0 .net "act_data", 31 0, v0x60000242b180_0;  1 drivers
v0x600002433d50 .array "act_h", 19 0;
v0x600002433d50_0 .net v0x600002433d50 0, 7 0, L_0x600003de68b0; 1 drivers
v0x600002433d50_1 .net v0x600002433d50 1, 7 0, v0x600002445710_0; 1 drivers
v0x600002433d50_2 .net v0x600002433d50 2, 7 0, v0x600002446c70_0; 1 drivers
v0x600002433d50_3 .net v0x600002433d50 3, 7 0, v0x600002440240_0; 1 drivers
v0x600002433d50_4 .net v0x600002433d50 4, 7 0, v0x6000024417a0_0; 1 drivers
v0x600002433d50_5 .net v0x600002433d50 5, 7 0, L_0x600003de6450; 1 drivers
v0x600002433d50_6 .net v0x600002433d50 6, 7 0, v0x600002442d00_0; 1 drivers
v0x600002433d50_7 .net v0x600002433d50 7, 7 0, v0x60000243c2d0_0; 1 drivers
v0x600002433d50_8 .net v0x600002433d50 8, 7 0, v0x60000243d830_0; 1 drivers
v0x600002433d50_9 .net v0x600002433d50 9, 7 0, v0x60000243ed90_0; 1 drivers
v0x600002433d50_10 .net v0x600002433d50 10, 7 0, L_0x600003de5ff0; 1 drivers
v0x600002433d50_11 .net v0x600002433d50 11, 7 0, v0x600002438360_0; 1 drivers
v0x600002433d50_12 .net v0x600002433d50 12, 7 0, v0x6000024398c0_0; 1 drivers
v0x600002433d50_13 .net v0x600002433d50 13, 7 0, v0x60000243ae20_0; 1 drivers
v0x600002433d50_14 .net v0x600002433d50 14, 7 0, v0x6000024343f0_0; 1 drivers
v0x600002433d50_15 .net v0x600002433d50 15, 7 0, L_0x600003de5b90; 1 drivers
v0x600002433d50_16 .net v0x600002433d50 16, 7 0, v0x600002435950_0; 1 drivers
v0x600002433d50_17 .net v0x600002433d50 17, 7 0, v0x600002436eb0_0; 1 drivers
v0x600002433d50_18 .net v0x600002433d50 18, 7 0, v0x600002430480_0; 1 drivers
v0x600002433d50_19 .net v0x600002433d50 19, 7 0, v0x6000024319e0_0; 1 drivers
v0x600002433de0_0 .net "act_ready", 0 0, L_0x6000027d9400;  1 drivers
v0x600002433e70_0 .net "act_valid", 0 0, v0x60000242b2a0_0;  1 drivers
v0x600002433f00_0 .net "busy", 0 0, L_0x600003dbd650;  alias, 1 drivers
v0x60000242c000_0 .net "cfg_k_tiles", 15 0, L_0x6000027f3660;  alias, 1 drivers
L_0x1300d5080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000242c090_0 .net "clear_acc", 0 0, L_0x1300d5080;  1 drivers
v0x60000242c120_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242c1b0_0 .var "cycle_count", 15 0;
v0x60000242c240_0 .var "cycle_count_next", 15 0;
v0x600002444630_5 .array/port v0x600002444630, 5;
v0x60000242c2d0 .array "deskew_output", 3 0;
v0x60000242c2d0_0 .net v0x60000242c2d0 0, 31 0, v0x600002444630_5; 1 drivers
v0x600002444750_3 .array/port v0x600002444750, 3;
v0x60000242c2d0_1 .net v0x60000242c2d0 1, 31 0, v0x600002444750_3; 1 drivers
v0x600002444870_1 .array/port v0x600002444870, 1;
v0x60000242c2d0_2 .net v0x60000242c2d0 2, 31 0, v0x600002444870_1; 1 drivers
v0x60000242c2d0_3 .net v0x60000242c2d0 3, 31 0, L_0x600003dbd1f0; 1 drivers
v0x60000242c360_0 .net "done", 0 0, L_0x6000027d9360;  alias, 1 drivers
L_0x1300d4f60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000242c3f0_0 .net "drain_delay", 15 0, L_0x1300d4f60;  1 drivers
v0x60000242c480_0 .net "pe_enable", 0 0, L_0x600003dbd570;  1 drivers
v0x60000242c510 .array "psum_bottom", 3 0;
v0x60000242c510_0 .net v0x60000242c510 0, 31 0, L_0x600003dbcee0; 1 drivers
v0x60000242c510_1 .net v0x60000242c510 1, 31 0, L_0x600003dbcfc0; 1 drivers
v0x60000242c510_2 .net v0x60000242c510 2, 31 0, L_0x600003dbd0a0; 1 drivers
v0x60000242c510_3 .net v0x60000242c510 3, 31 0, L_0x600003dbd180; 1 drivers
L_0x1300d3148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000242c5a0 .array "psum_v", 19 0;
v0x60000242c5a0_0 .net v0x60000242c5a0 0, 31 0, L_0x1300d3148; 1 drivers
L_0x1300d3190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000242c5a0_1 .net v0x60000242c5a0 1, 31 0, L_0x1300d3190; 1 drivers
L_0x1300d31d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000242c5a0_2 .net v0x60000242c5a0 2, 31 0, L_0x1300d31d8; 1 drivers
L_0x1300d3220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000242c5a0_3 .net v0x60000242c5a0 3, 31 0, L_0x1300d3220; 1 drivers
v0x60000242c5a0_4 .net v0x60000242c5a0 4, 31 0, v0x600002445c20_0; 1 drivers
v0x60000242c5a0_5 .net v0x60000242c5a0 5, 31 0, v0x600002447180_0; 1 drivers
v0x60000242c5a0_6 .net v0x60000242c5a0 6, 31 0, v0x600002440750_0; 1 drivers
v0x60000242c5a0_7 .net v0x60000242c5a0 7, 31 0, v0x600002441cb0_0; 1 drivers
v0x60000242c5a0_8 .net v0x60000242c5a0 8, 31 0, v0x600002443210_0; 1 drivers
v0x60000242c5a0_9 .net v0x60000242c5a0 9, 31 0, v0x60000243c7e0_0; 1 drivers
v0x60000242c5a0_10 .net v0x60000242c5a0 10, 31 0, v0x60000243dd40_0; 1 drivers
v0x60000242c5a0_11 .net v0x60000242c5a0 11, 31 0, v0x60000243f2a0_0; 1 drivers
v0x60000242c5a0_12 .net v0x60000242c5a0 12, 31 0, v0x600002438870_0; 1 drivers
v0x60000242c5a0_13 .net v0x60000242c5a0 13, 31 0, v0x600002439dd0_0; 1 drivers
v0x60000242c5a0_14 .net v0x60000242c5a0 14, 31 0, v0x60000243b330_0; 1 drivers
v0x60000242c5a0_15 .net v0x60000242c5a0 15, 31 0, v0x600002434900_0; 1 drivers
v0x60000242c5a0_16 .net v0x60000242c5a0 16, 31 0, v0x600002435e60_0; 1 drivers
v0x60000242c5a0_17 .net v0x60000242c5a0 17, 31 0, v0x6000024373c0_0; 1 drivers
v0x60000242c5a0_18 .net v0x60000242c5a0 18, 31 0, v0x600002430990_0; 1 drivers
v0x60000242c5a0_19 .net v0x60000242c5a0 19, 31 0, v0x600002431ef0_0; 1 drivers
v0x60000242c630_0 .net "result_data", 127 0, L_0x6000027d8f00;  alias, 1 drivers
L_0x1300d50c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000242c6c0_0 .net "result_ready", 0 0, L_0x1300d50c8;  1 drivers
v0x60000242c750_0 .net "result_valid", 0 0, L_0x600003dbd730;  alias, 1 drivers
v0x60000242c7e0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000242c870_0 .net "skew_enable", 0 0, L_0x600003dbd5e0;  1 drivers
v0x60000242c900 .array "skew_input", 3 0;
v0x60000242c900_0 .net v0x60000242c900 0, 7 0, L_0x6000027efac0; 1 drivers
v0x60000242c900_1 .net v0x60000242c900 1, 7 0, L_0x6000027efc00; 1 drivers
v0x60000242c900_2 .net v0x60000242c900 2, 7 0, L_0x6000027efd40; 1 drivers
v0x60000242c900_3 .net v0x60000242c900 3, 7 0, L_0x6000027efe80; 1 drivers
v0x60000242c990 .array "skew_output", 3 0;
v0x60000242c990_0 .net v0x60000242c990 0, 7 0, v0x600002444990_0; 1 drivers
v0x60000242c990_1 .net v0x60000242c990 1, 7 0, v0x600002444c60_0; 1 drivers
v0x60000242c990_2 .net v0x60000242c990 2, 7 0, v0x600002444f30_0; 1 drivers
v0x60000242c990_3 .net v0x60000242c990 3, 7 0, v0x600002445200_0; 1 drivers
v0x60000242ca20_0 .net "start", 0 0, v0x6000024257a0_0;  1 drivers
v0x60000242cab0_0 .var "state", 2 0;
v0x60000242cb40_0 .var "state_next", 2 0;
v0x60000242cbd0_0 .net "weight_load_col", 1 0, v0x600002426c70_0;  1 drivers
v0x60000242cc60_0 .net "weight_load_data", 31 0, L_0x6000027d97c0;  1 drivers
v0x60000242ccf0_0 .net "weight_load_en", 0 0, v0x600002426d00_0;  1 drivers
E_0x600000c96c00/0 .event anyedge, v0x60000242cab0_0, v0x60000242c1b0_0, v0x60000242ca20_0, v0x60000242ccf0_0;
E_0x600000c96c00/1 .event anyedge, v0x60000242c000_0, v0x60000242c3f0_0;
E_0x600000c96c00 .event/or E_0x600000c96c00/0, E_0x600000c96c00/1;
L_0x6000027f3700 .part v0x60000242b180_0, 0, 8;
L_0x1300d3028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027efac0 .functor MUXZ 8, L_0x1300d3028, L_0x6000027f3700, v0x60000242b2a0_0, C4<>;
L_0x6000027efb60 .part v0x60000242b180_0, 8, 8;
L_0x1300d3070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027efc00 .functor MUXZ 8, L_0x1300d3070, L_0x6000027efb60, v0x60000242b2a0_0, C4<>;
L_0x6000027efca0 .part v0x60000242b180_0, 16, 8;
L_0x1300d30b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027efd40 .functor MUXZ 8, L_0x1300d30b8, L_0x6000027efca0, v0x60000242b2a0_0, C4<>;
L_0x6000027efde0 .part v0x60000242b180_0, 24, 8;
L_0x1300d3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027efe80 .functor MUXZ 8, L_0x1300d3100, L_0x6000027efde0, v0x60000242b2a0_0, C4<>;
L_0x6000027eeee0 .part L_0x6000027d97c0, 0, 8;
L_0x6000027ee760 .part L_0x6000027d97c0, 0, 8;
L_0x6000027edcc0 .part L_0x6000027d97c0, 0, 8;
L_0x6000027ed360 .part L_0x6000027d97c0, 0, 8;
L_0x6000027ecc80 .part L_0x6000027d97c0, 8, 8;
L_0x6000027edfe0 .part L_0x6000027d97c0, 8, 8;
L_0x6000027ec0a0 .part L_0x6000027d97c0, 8, 8;
L_0x6000027dc6e0 .part L_0x6000027d97c0, 8, 8;
L_0x6000027dcf00 .part L_0x6000027d97c0, 16, 8;
L_0x6000027dd720 .part L_0x6000027d97c0, 16, 8;
L_0x6000027ddf40 .part L_0x6000027d97c0, 16, 8;
L_0x6000027de800 .part L_0x6000027d97c0, 16, 8;
L_0x6000027df020 .part L_0x6000027d97c0, 24, 8;
L_0x6000027df7a0 .part L_0x6000027d97c0, 24, 8;
L_0x6000027d8000 .part L_0x6000027d97c0, 24, 8;
L_0x6000027d8820 .part L_0x6000027d97c0, 24, 8;
L_0x6000027d8f00 .concat8 [ 32 32 32 32], L_0x600003dbd260, L_0x600003dbd2d0, L_0x600003dbd340, L_0x600003dbd3b0;
L_0x6000027d8fa0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4d68;
L_0x6000027d9040 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4db0;
L_0x6000027d90e0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4df8;
L_0x6000027d9180 .reduce/nor v0x600002426d00_0;
L_0x6000027d9220 .cmp/ne 3, v0x60000242cab0_0, L_0x1300d4e40;
L_0x6000027d92c0 .cmp/ne 3, v0x60000242cab0_0, L_0x1300d4e88;
L_0x6000027d9360 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4ed0;
L_0x6000027d9400 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4f18;
L_0x6000027d94a0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4fa8;
L_0x6000027d9540 .cmp/ge 16, v0x60000242c1b0_0, L_0x1300d4f60;
L_0x6000027d95e0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4ff0;
L_0x6000027d9680 .arith/sum 32, L_0x1300dbf98, L_0x1300d5038;
L_0x6000027d9720 .cmp/gt 32, L_0x6000027d9680, L_0x6000027d95e0;
S_0x1380b27a0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x1380b7430;
 .timescale 0 0;
P_0x60000388ae00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000388ae40 .param/l "col" 1 10 248, +C4<00>;
L_0x600003dbcee0 .functor BUFZ 32, v0x600002435e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380affd0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380b27a0;
 .timescale 0 0;
v0x600002444630 .array "delay_stages", 5 0, 31 0;
v0x6000024446c0_0 .var/i "i", 31 0;
S_0x1380b0140 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x1380b7430;
 .timescale 0 0;
P_0x60000388ae80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x60000388aec0 .param/l "col" 1 10 248, +C4<01>;
L_0x600003dbcfc0 .functor BUFZ 32, v0x6000024373c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380ad980 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380b0140;
 .timescale 0 0;
v0x600002444750 .array "delay_stages", 3 0, 31 0;
v0x6000024447e0_0 .var/i "i", 31 0;
S_0x1380adaf0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x1380b7430;
 .timescale 0 0;
P_0x60000388af00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000388af40 .param/l "col" 1 10 248, +C4<010>;
L_0x600003dbd0a0 .functor BUFZ 32, v0x600002430990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380ab330 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380adaf0;
 .timescale 0 0;
v0x600002444870 .array "delay_stages", 1 0, 31 0;
v0x600002444900_0 .var/i "i", 31 0;
S_0x1380ab4a0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x1380b7430;
 .timescale 0 0;
P_0x60000388af80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000388afc0 .param/l "col" 1 10 248, +C4<011>;
L_0x600003dbd180 .functor BUFZ 32, v0x600002431ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380a8ce0 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x1380ab4a0;
 .timescale 0 0;
L_0x600003dbd1f0 .functor BUFZ 32, L_0x600003dbd180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380a8e50 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c96e80 .param/l "row" 1 10 142, +C4<00>;
v0x600002444a20_0 .net *"_ivl_1", 7 0, L_0x6000027f3700;  1 drivers
v0x600002444ab0_0 .net/2u *"_ivl_2", 7 0, L_0x1300d3028;  1 drivers
S_0x1380a6690 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x1380a8e50;
 .timescale 0 0;
v0x600002444990_0 .var "out_reg", 7 0;
S_0x1380a6800 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c96f00 .param/l "row" 1 10 142, +C4<01>;
v0x600002444cf0_0 .net *"_ivl_1", 7 0, L_0x6000027efb60;  1 drivers
v0x600002444d80_0 .net/2u *"_ivl_2", 7 0, L_0x1300d3070;  1 drivers
S_0x1380a4040 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380a6800;
 .timescale 0 0;
v0x600002444b40 .array "delay_stages", 0 0, 7 0;
v0x600002444bd0_0 .var/i "i", 31 0;
v0x600002444c60_0 .var "out_reg", 7 0;
S_0x1380a41b0 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c96f80 .param/l "row" 1 10 142, +C4<010>;
v0x600002444fc0_0 .net *"_ivl_1", 7 0, L_0x6000027efca0;  1 drivers
v0x600002445050_0 .net/2u *"_ivl_2", 7 0, L_0x1300d30b8;  1 drivers
S_0x1380a19f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380a41b0;
 .timescale 0 0;
v0x600002444e10 .array "delay_stages", 1 0, 7 0;
v0x600002444ea0_0 .var/i "i", 31 0;
v0x600002444f30_0 .var "out_reg", 7 0;
S_0x1380a1b60 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c97000 .param/l "row" 1 10 142, +C4<011>;
v0x600002445290_0 .net *"_ivl_1", 7 0, L_0x6000027efde0;  1 drivers
v0x600002445320_0 .net/2u *"_ivl_2", 7 0, L_0x1300d3100;  1 drivers
S_0x13809f3a0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380a1b60;
 .timescale 0 0;
v0x6000024450e0 .array "delay_stages", 2 0, 7 0;
v0x600002445170_0 .var/i "i", 31 0;
v0x600002445200_0 .var "out_reg", 7 0;
S_0x13809f510 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c96e40 .param/l "row" 1 10 213, +C4<00>;
S_0x13809cd50 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x13809f510;
 .timescale 0 0;
P_0x600000c970c0 .param/l "col" 1 10 214, +C4<00>;
L_0x600003de5b20 .functor AND 1, v0x600002426d00_0, L_0x6000027ef340, C4<1>, C4<1>;
L_0x600003de5ab0 .functor AND 1, L_0x6000027eef80, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003de5a40 .functor OR 1, L_0x6000027ef200, L_0x600003de5ab0, C4<0>, C4<0>;
L_0x600003de5960 .functor AND 1, L_0x1300d5080, L_0x600003de5a40, C4<1>, C4<1>;
L_0x600003de59d0 .functor AND 1, L_0x600003de5960, L_0x6000027eebc0, C4<1>, C4<1>;
v0x600002445ef0_0 .net *"_ivl_0", 2 0, L_0x6000027eee40;  1 drivers
L_0x1300d32f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002445f80_0 .net/2u *"_ivl_11", 2 0, L_0x1300d32f8;  1 drivers
v0x600002446010_0 .net *"_ivl_13", 0 0, L_0x6000027ef200;  1 drivers
L_0x1300d3340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024460a0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3340;  1 drivers
v0x600002446130_0 .net *"_ivl_17", 0 0, L_0x6000027eef80;  1 drivers
v0x6000024461c0_0 .net *"_ivl_20", 0 0, L_0x600003de5ab0;  1 drivers
v0x600002446250_0 .net *"_ivl_22", 0 0, L_0x600003de5a40;  1 drivers
v0x6000024462e0_0 .net *"_ivl_24", 0 0, L_0x600003de5960;  1 drivers
v0x600002446370_0 .net *"_ivl_25", 31 0, L_0x6000027ef0c0;  1 drivers
L_0x1300d3388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002446400_0 .net *"_ivl_28", 15 0, L_0x1300d3388;  1 drivers
L_0x1300d33d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002446490_0 .net/2u *"_ivl_29", 31 0, L_0x1300d33d0;  1 drivers
L_0x1300d3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002446520_0 .net *"_ivl_3", 0 0, L_0x1300d3268;  1 drivers
v0x6000024465b0_0 .net *"_ivl_31", 0 0, L_0x6000027eebc0;  1 drivers
L_0x1300d32b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002446640_0 .net/2u *"_ivl_4", 2 0, L_0x1300d32b0;  1 drivers
v0x6000024466d0_0 .net *"_ivl_6", 0 0, L_0x6000027ef340;  1 drivers
v0x600002446760_0 .net "do_clear", 0 0, L_0x600003de59d0;  1 drivers
v0x6000024467f0_0 .net "load_weight", 0 0, L_0x600003de5b20;  1 drivers
v0x600002446880_0 .net "weight_in", 7 0, L_0x6000027eeee0;  1 drivers
L_0x6000027eee40 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d3268;
L_0x6000027ef340 .cmp/eq 3, L_0x6000027eee40, L_0x1300d32b0;
L_0x6000027ef200 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d32f8;
L_0x6000027eef80 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3340;
L_0x6000027ef0c0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3388;
L_0x6000027eebc0 .cmp/eq 32, L_0x6000027ef0c0, L_0x1300d33d0;
S_0x13809cec0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13809cd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b0c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024453b0_0 .net *"_ivl_11", 0 0, L_0x6000027ee940;  1 drivers
v0x600002445440_0 .net *"_ivl_12", 15 0, L_0x6000027ee9e0;  1 drivers
v0x6000024454d0_0 .net/s *"_ivl_4", 15 0, L_0x6000027eec60;  1 drivers
v0x600002445560_0 .net/s *"_ivl_6", 15 0, L_0x6000027eea80;  1 drivers
v0x6000024455f0_0 .net/s "a_signed", 7 0, v0x6000024457a0_0;  1 drivers
v0x600002445680_0 .net "act_in", 7 0, L_0x600003de68b0;  alias, 1 drivers
v0x600002445710_0 .var "act_out", 7 0;
v0x6000024457a0_0 .var "act_reg", 7 0;
v0x600002445830_0 .net "clear_acc", 0 0, L_0x600003de59d0;  alias, 1 drivers
v0x6000024458c0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002445950_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x6000024459e0_0 .net "load_weight", 0 0, L_0x600003de5b20;  alias, 1 drivers
v0x600002445a70_0 .net/s "product", 15 0, L_0x6000027eeb20;  1 drivers
v0x600002445b00_0 .net/s "product_ext", 31 0, L_0x6000027ee800;  1 drivers
v0x600002445b90_0 .net "psum_in", 31 0, L_0x1300d3148;  alias, 1 drivers
v0x600002445c20_0 .var "psum_out", 31 0;
v0x600002445cb0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002445d40_0 .net/s "w_signed", 7 0, v0x600002445e60_0;  1 drivers
v0x600002445dd0_0 .net "weight_in", 7 0, L_0x6000027eeee0;  alias, 1 drivers
v0x600002445e60_0 .var "weight_reg", 7 0;
L_0x6000027eec60 .extend/s 16, v0x6000024457a0_0;
L_0x6000027eea80 .extend/s 16, v0x600002445e60_0;
L_0x6000027eeb20 .arith/mult 16, L_0x6000027eec60, L_0x6000027eea80;
L_0x6000027ee940 .part L_0x6000027eeb20, 15, 1;
LS_0x6000027ee9e0_0_0 .concat [ 1 1 1 1], L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940;
LS_0x6000027ee9e0_0_4 .concat [ 1 1 1 1], L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940;
LS_0x6000027ee9e0_0_8 .concat [ 1 1 1 1], L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940;
LS_0x6000027ee9e0_0_12 .concat [ 1 1 1 1], L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940, L_0x6000027ee940;
L_0x6000027ee9e0 .concat [ 4 4 4 4], LS_0x6000027ee9e0_0_0, LS_0x6000027ee9e0_0_4, LS_0x6000027ee9e0_0_8, LS_0x6000027ee9e0_0_12;
L_0x6000027ee800 .concat [ 16 16 0 0], L_0x6000027eeb20, L_0x6000027ee9e0;
S_0x138082180 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x13809f510;
 .timescale 0 0;
P_0x600000c971c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600003de52d0 .functor AND 1, v0x600002426d00_0, L_0x6000027ee6c0, C4<1>, C4<1>;
L_0x600003de5340 .functor AND 1, L_0x6000027ee620, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003de53b0 .functor OR 1, L_0x6000027ee580, L_0x600003de5340, C4<0>, C4<0>;
L_0x600003de5420 .functor AND 1, L_0x1300d5080, L_0x600003de53b0, C4<1>, C4<1>;
L_0x600003de4f50 .functor AND 1, L_0x600003de5420, L_0x6000027ee4e0, C4<1>, C4<1>;
v0x600002447450_0 .net *"_ivl_0", 2 0, L_0x6000027ee8a0;  1 drivers
L_0x1300d34a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024474e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d34a8;  1 drivers
v0x600002447570_0 .net *"_ivl_13", 0 0, L_0x6000027ee580;  1 drivers
L_0x1300d34f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002447600_0 .net/2u *"_ivl_15", 2 0, L_0x1300d34f0;  1 drivers
v0x600002447690_0 .net *"_ivl_17", 0 0, L_0x6000027ee620;  1 drivers
v0x600002447720_0 .net *"_ivl_20", 0 0, L_0x600003de5340;  1 drivers
v0x6000024477b0_0 .net *"_ivl_22", 0 0, L_0x600003de53b0;  1 drivers
v0x600002447840_0 .net *"_ivl_24", 0 0, L_0x600003de5420;  1 drivers
v0x6000024478d0_0 .net *"_ivl_25", 31 0, L_0x6000027ee440;  1 drivers
L_0x1300d3538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002447960_0 .net *"_ivl_28", 15 0, L_0x1300d3538;  1 drivers
L_0x1300d3580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024479f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3580;  1 drivers
L_0x1300d3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002447a80_0 .net *"_ivl_3", 0 0, L_0x1300d3418;  1 drivers
v0x600002447b10_0 .net *"_ivl_31", 0 0, L_0x6000027ee4e0;  1 drivers
L_0x1300d3460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002447ba0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d3460;  1 drivers
v0x600002447c30_0 .net *"_ivl_6", 0 0, L_0x6000027ee6c0;  1 drivers
v0x600002447cc0_0 .net "do_clear", 0 0, L_0x600003de4f50;  1 drivers
v0x600002447d50_0 .net "load_weight", 0 0, L_0x600003de52d0;  1 drivers
v0x600002447de0_0 .net "weight_in", 7 0, L_0x6000027ee760;  1 drivers
L_0x6000027ee8a0 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d3418;
L_0x6000027ee6c0 .cmp/eq 3, L_0x6000027ee8a0, L_0x1300d3460;
L_0x6000027ee580 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d34a8;
L_0x6000027ee620 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d34f0;
L_0x6000027ee440 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3538;
L_0x6000027ee4e0 .cmp/eq 32, L_0x6000027ee440, L_0x1300d3580;
S_0x1380822f0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138082180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002446910_0 .net *"_ivl_11", 0 0, L_0x6000027ef660;  1 drivers
v0x6000024469a0_0 .net *"_ivl_12", 15 0, L_0x6000027ef5c0;  1 drivers
v0x600002446a30_0 .net/s *"_ivl_4", 15 0, L_0x6000027ef980;  1 drivers
v0x600002446ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ef7a0;  1 drivers
v0x600002446b50_0 .net/s "a_signed", 7 0, v0x600002446d00_0;  1 drivers
v0x600002446be0_0 .net "act_in", 7 0, v0x600002445710_0;  alias, 1 drivers
v0x600002446c70_0 .var "act_out", 7 0;
v0x600002446d00_0 .var "act_reg", 7 0;
v0x600002446d90_0 .net "clear_acc", 0 0, L_0x600003de4f50;  alias, 1 drivers
v0x600002446e20_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002446eb0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002446f40_0 .net "load_weight", 0 0, L_0x600003de52d0;  alias, 1 drivers
v0x600002446fd0_0 .net/s "product", 15 0, L_0x6000027ef700;  1 drivers
v0x600002447060_0 .net/s "product_ext", 31 0, L_0x6000027ee120;  1 drivers
v0x6000024470f0_0 .net "psum_in", 31 0, L_0x1300d3190;  alias, 1 drivers
v0x600002447180_0 .var "psum_out", 31 0;
v0x600002447210_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024472a0_0 .net/s "w_signed", 7 0, v0x6000024473c0_0;  1 drivers
v0x600002447330_0 .net "weight_in", 7 0, L_0x6000027ee760;  alias, 1 drivers
v0x6000024473c0_0 .var "weight_reg", 7 0;
L_0x6000027ef980 .extend/s 16, v0x600002446d00_0;
L_0x6000027ef7a0 .extend/s 16, v0x6000024473c0_0;
L_0x6000027ef700 .arith/mult 16, L_0x6000027ef980, L_0x6000027ef7a0;
L_0x6000027ef660 .part L_0x6000027ef700, 15, 1;
LS_0x6000027ef5c0_0_0 .concat [ 1 1 1 1], L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660;
LS_0x6000027ef5c0_0_4 .concat [ 1 1 1 1], L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660;
LS_0x6000027ef5c0_0_8 .concat [ 1 1 1 1], L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660;
LS_0x6000027ef5c0_0_12 .concat [ 1 1 1 1], L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660, L_0x6000027ef660;
L_0x6000027ef5c0 .concat [ 4 4 4 4], LS_0x6000027ef5c0_0_0, LS_0x6000027ef5c0_0_4, LS_0x6000027ef5c0_0_8, LS_0x6000027ef5c0_0_12;
L_0x6000027ee120 .concat [ 16 16 0 0], L_0x6000027ef700, L_0x6000027ef5c0;
S_0x13807c7c0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x13809f510;
 .timescale 0 0;
P_0x600000c972c0 .param/l "col" 1 10 214, +C4<010>;
L_0x600003de5110 .functor AND 1, v0x600002426d00_0, L_0x6000027edc20, C4<1>, C4<1>;
L_0x600003de5180 .functor AND 1, L_0x6000027edb80, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003de2680 .functor OR 1, L_0x6000027edae0, L_0x600003de5180, C4<0>, C4<0>;
L_0x600003ddfb80 .functor AND 1, L_0x1300d5080, L_0x600003de2680, C4<1>, C4<1>;
L_0x600003ddf720 .functor AND 1, L_0x600003ddfb80, L_0x6000027eda40, C4<1>, C4<1>;
v0x600002440a20_0 .net *"_ivl_0", 3 0, L_0x6000027ee1c0;  1 drivers
L_0x1300d3658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002440ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d3658;  1 drivers
v0x600002440b40_0 .net *"_ivl_13", 0 0, L_0x6000027edae0;  1 drivers
L_0x1300d36a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002440bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d36a0;  1 drivers
v0x600002440c60_0 .net *"_ivl_17", 0 0, L_0x6000027edb80;  1 drivers
v0x600002440cf0_0 .net *"_ivl_20", 0 0, L_0x600003de5180;  1 drivers
v0x600002440d80_0 .net *"_ivl_22", 0 0, L_0x600003de2680;  1 drivers
v0x600002440e10_0 .net *"_ivl_24", 0 0, L_0x600003ddfb80;  1 drivers
v0x600002440ea0_0 .net *"_ivl_25", 31 0, L_0x6000027ed9a0;  1 drivers
L_0x1300d36e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002440f30_0 .net *"_ivl_28", 15 0, L_0x1300d36e8;  1 drivers
L_0x1300d3730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002440fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3730;  1 drivers
L_0x1300d35c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002441050_0 .net *"_ivl_3", 1 0, L_0x1300d35c8;  1 drivers
v0x6000024410e0_0 .net *"_ivl_31", 0 0, L_0x6000027eda40;  1 drivers
L_0x1300d3610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002441170_0 .net/2u *"_ivl_4", 3 0, L_0x1300d3610;  1 drivers
v0x600002441200_0 .net *"_ivl_6", 0 0, L_0x6000027edc20;  1 drivers
v0x600002441290_0 .net "do_clear", 0 0, L_0x600003ddf720;  1 drivers
v0x600002441320_0 .net "load_weight", 0 0, L_0x600003de5110;  1 drivers
v0x6000024413b0_0 .net "weight_in", 7 0, L_0x6000027edcc0;  1 drivers
L_0x6000027ee1c0 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d35c8;
L_0x6000027edc20 .cmp/eq 4, L_0x6000027ee1c0, L_0x1300d3610;
L_0x6000027edae0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3658;
L_0x6000027edb80 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d36a0;
L_0x6000027ed9a0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d36e8;
L_0x6000027eda40 .cmp/eq 32, L_0x6000027ed9a0, L_0x1300d3730;
S_0x13807c930 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13807c7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b1c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002447e70_0 .net *"_ivl_11", 0 0, L_0x6000027ed7c0;  1 drivers
v0x600002447f00_0 .net *"_ivl_12", 15 0, L_0x6000027ed5e0;  1 drivers
v0x600002440000_0 .net/s *"_ivl_4", 15 0, L_0x6000027ed860;  1 drivers
v0x600002440090_0 .net/s *"_ivl_6", 15 0, L_0x6000027ed900;  1 drivers
v0x600002440120_0 .net/s "a_signed", 7 0, v0x6000024402d0_0;  1 drivers
v0x6000024401b0_0 .net "act_in", 7 0, v0x600002446c70_0;  alias, 1 drivers
v0x600002440240_0 .var "act_out", 7 0;
v0x6000024402d0_0 .var "act_reg", 7 0;
v0x600002440360_0 .net "clear_acc", 0 0, L_0x600003ddf720;  alias, 1 drivers
v0x6000024403f0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002440480_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002440510_0 .net "load_weight", 0 0, L_0x600003de5110;  alias, 1 drivers
v0x6000024405a0_0 .net/s "product", 15 0, L_0x6000027ed720;  1 drivers
v0x600002440630_0 .net/s "product_ext", 31 0, L_0x6000027ed680;  1 drivers
v0x6000024406c0_0 .net "psum_in", 31 0, L_0x1300d31d8;  alias, 1 drivers
v0x600002440750_0 .var "psum_out", 31 0;
v0x6000024407e0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002440870_0 .net/s "w_signed", 7 0, v0x600002440990_0;  1 drivers
v0x600002440900_0 .net "weight_in", 7 0, L_0x6000027edcc0;  alias, 1 drivers
v0x600002440990_0 .var "weight_reg", 7 0;
L_0x6000027ed860 .extend/s 16, v0x6000024402d0_0;
L_0x6000027ed900 .extend/s 16, v0x600002440990_0;
L_0x6000027ed720 .arith/mult 16, L_0x6000027ed860, L_0x6000027ed900;
L_0x6000027ed7c0 .part L_0x6000027ed720, 15, 1;
LS_0x6000027ed5e0_0_0 .concat [ 1 1 1 1], L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0;
LS_0x6000027ed5e0_0_4 .concat [ 1 1 1 1], L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0;
LS_0x6000027ed5e0_0_8 .concat [ 1 1 1 1], L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0;
LS_0x6000027ed5e0_0_12 .concat [ 1 1 1 1], L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0, L_0x6000027ed7c0;
L_0x6000027ed5e0 .concat [ 4 4 4 4], LS_0x6000027ed5e0_0_0, LS_0x6000027ed5e0_0_4, LS_0x6000027ed5e0_0_8, LS_0x6000027ed5e0_0_12;
L_0x6000027ed680 .concat [ 16 16 0 0], L_0x6000027ed720, L_0x6000027ed5e0;
S_0x138139220 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x13809f510;
 .timescale 0 0;
P_0x600000c97400 .param/l "col" 1 10 214, +C4<011>;
L_0x600003ddea00 .functor AND 1, v0x600002426d00_0, L_0x6000027ed540, C4<1>, C4<1>;
L_0x600003dde5a0 .functor AND 1, L_0x6000027ed220, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dde140 .functor OR 1, L_0x6000027ed400, L_0x600003dde5a0, C4<0>, C4<0>;
L_0x600003dddce0 .functor AND 1, L_0x1300d5080, L_0x600003dde140, C4<1>, C4<1>;
L_0x600003ddd880 .functor AND 1, L_0x600003dddce0, L_0x6000027ed0e0, C4<1>, C4<1>;
v0x600002441f80_0 .net *"_ivl_0", 3 0, L_0x6000027ed4a0;  1 drivers
L_0x1300d3808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002442010_0 .net/2u *"_ivl_11", 2 0, L_0x1300d3808;  1 drivers
v0x6000024420a0_0 .net *"_ivl_13", 0 0, L_0x6000027ed400;  1 drivers
L_0x1300d3850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002442130_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3850;  1 drivers
v0x6000024421c0_0 .net *"_ivl_17", 0 0, L_0x6000027ed220;  1 drivers
v0x600002442250_0 .net *"_ivl_20", 0 0, L_0x600003dde5a0;  1 drivers
v0x6000024422e0_0 .net *"_ivl_22", 0 0, L_0x600003dde140;  1 drivers
v0x600002442370_0 .net *"_ivl_24", 0 0, L_0x600003dddce0;  1 drivers
v0x600002442400_0 .net *"_ivl_25", 31 0, L_0x6000027ed2c0;  1 drivers
L_0x1300d3898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002442490_0 .net *"_ivl_28", 15 0, L_0x1300d3898;  1 drivers
L_0x1300d38e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002442520_0 .net/2u *"_ivl_29", 31 0, L_0x1300d38e0;  1 drivers
L_0x1300d3778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024425b0_0 .net *"_ivl_3", 1 0, L_0x1300d3778;  1 drivers
v0x600002442640_0 .net *"_ivl_31", 0 0, L_0x6000027ed0e0;  1 drivers
L_0x1300d37c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000024426d0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d37c0;  1 drivers
v0x600002442760_0 .net *"_ivl_6", 0 0, L_0x6000027ed540;  1 drivers
v0x6000024427f0_0 .net "do_clear", 0 0, L_0x600003ddd880;  1 drivers
v0x600002442880_0 .net "load_weight", 0 0, L_0x600003ddea00;  1 drivers
v0x600002442910_0 .net "weight_in", 7 0, L_0x6000027ed360;  1 drivers
L_0x6000027ed4a0 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d3778;
L_0x6000027ed540 .cmp/eq 4, L_0x6000027ed4a0, L_0x1300d37c0;
L_0x6000027ed400 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3808;
L_0x6000027ed220 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3850;
L_0x6000027ed2c0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3898;
L_0x6000027ed0e0 .cmp/eq 32, L_0x6000027ed2c0, L_0x1300d38e0;
S_0x13807a170 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138139220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002441440_0 .net *"_ivl_11", 0 0, L_0x6000027ece60;  1 drivers
v0x6000024414d0_0 .net *"_ivl_12", 15 0, L_0x6000027ecf00;  1 drivers
v0x600002441560_0 .net/s *"_ivl_4", 15 0, L_0x6000027ed180;  1 drivers
v0x6000024415f0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ecfa0;  1 drivers
v0x600002441680_0 .net/s "a_signed", 7 0, v0x600002441830_0;  1 drivers
v0x600002441710_0 .net "act_in", 7 0, v0x600002440240_0;  alias, 1 drivers
v0x6000024417a0_0 .var "act_out", 7 0;
v0x600002441830_0 .var "act_reg", 7 0;
v0x6000024418c0_0 .net "clear_acc", 0 0, L_0x600003ddd880;  alias, 1 drivers
v0x600002441950_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024419e0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002441a70_0 .net "load_weight", 0 0, L_0x600003ddea00;  alias, 1 drivers
v0x600002441b00_0 .net/s "product", 15 0, L_0x6000027ed040;  1 drivers
v0x600002441b90_0 .net/s "product_ext", 31 0, L_0x6000027ecd20;  1 drivers
v0x600002441c20_0 .net "psum_in", 31 0, L_0x1300d3220;  alias, 1 drivers
v0x600002441cb0_0 .var "psum_out", 31 0;
v0x600002441d40_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002441dd0_0 .net/s "w_signed", 7 0, v0x600002441ef0_0;  1 drivers
v0x600002441e60_0 .net "weight_in", 7 0, L_0x6000027ed360;  alias, 1 drivers
v0x600002441ef0_0 .var "weight_reg", 7 0;
L_0x6000027ed180 .extend/s 16, v0x600002441830_0;
L_0x6000027ecfa0 .extend/s 16, v0x600002441ef0_0;
L_0x6000027ed040 .arith/mult 16, L_0x6000027ed180, L_0x6000027ecfa0;
L_0x6000027ece60 .part L_0x6000027ed040, 15, 1;
LS_0x6000027ecf00_0_0 .concat [ 1 1 1 1], L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60;
LS_0x6000027ecf00_0_4 .concat [ 1 1 1 1], L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60;
LS_0x6000027ecf00_0_8 .concat [ 1 1 1 1], L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60;
LS_0x6000027ecf00_0_12 .concat [ 1 1 1 1], L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60, L_0x6000027ece60;
L_0x6000027ecf00 .concat [ 4 4 4 4], LS_0x6000027ecf00_0_0, LS_0x6000027ecf00_0_4, LS_0x6000027ecf00_0_8, LS_0x6000027ecf00_0_12;
L_0x6000027ecd20 .concat [ 16 16 0 0], L_0x6000027ed040, L_0x6000027ecf00;
S_0x13807a2e0 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c97500 .param/l "row" 1 10 213, +C4<01>;
S_0x138077b20 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x13807a2e0;
 .timescale 0 0;
P_0x600000c97580 .param/l "col" 1 10 214, +C4<00>;
L_0x600003ddcb60 .functor AND 1, v0x600002426d00_0, L_0x6000027ecbe0, C4<1>, C4<1>;
L_0x600003ddca80 .functor AND 1, L_0x6000027ecb40, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003ddca10 .functor OR 1, L_0x6000027ecaa0, L_0x600003ddca80, C4<0>, C4<0>;
L_0x600003ddc930 .functor AND 1, L_0x1300d5080, L_0x600003ddca10, C4<1>, C4<1>;
L_0x600003ddc9a0 .functor AND 1, L_0x600003ddc930, L_0x6000027eca00, C4<1>, C4<1>;
v0x6000024434e0_0 .net *"_ivl_0", 2 0, L_0x6000027ecdc0;  1 drivers
L_0x1300d39b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002443570_0 .net/2u *"_ivl_11", 2 0, L_0x1300d39b8;  1 drivers
v0x600002443600_0 .net *"_ivl_13", 0 0, L_0x6000027ecaa0;  1 drivers
L_0x1300d3a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002443690_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3a00;  1 drivers
v0x600002443720_0 .net *"_ivl_17", 0 0, L_0x6000027ecb40;  1 drivers
v0x6000024437b0_0 .net *"_ivl_20", 0 0, L_0x600003ddca80;  1 drivers
v0x600002443840_0 .net *"_ivl_22", 0 0, L_0x600003ddca10;  1 drivers
v0x6000024438d0_0 .net *"_ivl_24", 0 0, L_0x600003ddc930;  1 drivers
v0x600002443960_0 .net *"_ivl_25", 31 0, L_0x6000027ec960;  1 drivers
L_0x1300d3a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024439f0_0 .net *"_ivl_28", 15 0, L_0x1300d3a48;  1 drivers
L_0x1300d3a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002443a80_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3a90;  1 drivers
L_0x1300d3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002443b10_0 .net *"_ivl_3", 0 0, L_0x1300d3928;  1 drivers
v0x600002443ba0_0 .net *"_ivl_31", 0 0, L_0x6000027eca00;  1 drivers
L_0x1300d3970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002443c30_0 .net/2u *"_ivl_4", 2 0, L_0x1300d3970;  1 drivers
v0x600002443cc0_0 .net *"_ivl_6", 0 0, L_0x6000027ecbe0;  1 drivers
v0x600002443d50_0 .net "do_clear", 0 0, L_0x600003ddc9a0;  1 drivers
v0x600002443de0_0 .net "load_weight", 0 0, L_0x600003ddcb60;  1 drivers
v0x600002443e70_0 .net "weight_in", 7 0, L_0x6000027ecc80;  1 drivers
L_0x6000027ecdc0 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d3928;
L_0x6000027ecbe0 .cmp/eq 3, L_0x6000027ecdc0, L_0x1300d3970;
L_0x6000027ecaa0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d39b8;
L_0x6000027ecb40 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3a00;
L_0x6000027ec960 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3a48;
L_0x6000027eca00 .cmp/eq 32, L_0x6000027ec960, L_0x1300d3a90;
S_0x138077c90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138077b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b2c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024429a0_0 .net *"_ivl_11", 0 0, L_0x6000027ec780;  1 drivers
v0x600002442a30_0 .net *"_ivl_12", 15 0, L_0x6000027ec5a0;  1 drivers
v0x600002442ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000027ec820;  1 drivers
v0x600002442b50_0 .net/s *"_ivl_6", 15 0, L_0x6000027ec8c0;  1 drivers
v0x600002442be0_0 .net/s "a_signed", 7 0, v0x600002442d90_0;  1 drivers
v0x600002442c70_0 .net "act_in", 7 0, L_0x600003de6450;  alias, 1 drivers
v0x600002442d00_0 .var "act_out", 7 0;
v0x600002442d90_0 .var "act_reg", 7 0;
v0x600002442e20_0 .net "clear_acc", 0 0, L_0x600003ddc9a0;  alias, 1 drivers
v0x600002442eb0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002442f40_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002442fd0_0 .net "load_weight", 0 0, L_0x600003ddcb60;  alias, 1 drivers
v0x600002443060_0 .net/s "product", 15 0, L_0x6000027ec6e0;  1 drivers
v0x6000024430f0_0 .net/s "product_ext", 31 0, L_0x6000027ec640;  1 drivers
v0x600002443180_0 .net "psum_in", 31 0, v0x600002445c20_0;  alias, 1 drivers
v0x600002443210_0 .var "psum_out", 31 0;
v0x6000024432a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002443330_0 .net/s "w_signed", 7 0, v0x600002443450_0;  1 drivers
v0x6000024433c0_0 .net "weight_in", 7 0, L_0x6000027ecc80;  alias, 1 drivers
v0x600002443450_0 .var "weight_reg", 7 0;
L_0x6000027ec820 .extend/s 16, v0x600002442d90_0;
L_0x6000027ec8c0 .extend/s 16, v0x600002443450_0;
L_0x6000027ec6e0 .arith/mult 16, L_0x6000027ec820, L_0x6000027ec8c0;
L_0x6000027ec780 .part L_0x6000027ec6e0, 15, 1;
LS_0x6000027ec5a0_0_0 .concat [ 1 1 1 1], L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780;
LS_0x6000027ec5a0_0_4 .concat [ 1 1 1 1], L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780;
LS_0x6000027ec5a0_0_8 .concat [ 1 1 1 1], L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780;
LS_0x6000027ec5a0_0_12 .concat [ 1 1 1 1], L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780, L_0x6000027ec780;
L_0x6000027ec5a0 .concat [ 4 4 4 4], LS_0x6000027ec5a0_0_0, LS_0x6000027ec5a0_0_4, LS_0x6000027ec5a0_0_8, LS_0x6000027ec5a0_0_12;
L_0x6000027ec640 .concat [ 16 16 0 0], L_0x6000027ec6e0, L_0x6000027ec5a0;
S_0x1380754d0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x13807a2e0;
 .timescale 0 0;
P_0x600000c973c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600003ddc3f0 .functor AND 1, v0x600002426d00_0, L_0x6000027ec500, C4<1>, C4<1>;
L_0x600003ddc460 .functor AND 1, L_0x6000027edea0, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003ddc150 .functor OR 1, L_0x6000027ee080, L_0x600003ddc460, C4<0>, C4<0>;
L_0x600003dd7cd0 .functor AND 1, L_0x1300d5080, L_0x600003ddc150, C4<1>, C4<1>;
L_0x600003dd7870 .functor AND 1, L_0x600003dd7cd0, L_0x6000027edd60, C4<1>, C4<1>;
v0x60000243cab0_0 .net *"_ivl_0", 2 0, L_0x6000027ec460;  1 drivers
L_0x1300d3b68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000243cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1300d3b68;  1 drivers
v0x60000243cbd0_0 .net *"_ivl_13", 0 0, L_0x6000027ee080;  1 drivers
L_0x1300d3bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000243cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3bb0;  1 drivers
v0x60000243ccf0_0 .net *"_ivl_17", 0 0, L_0x6000027edea0;  1 drivers
v0x60000243cd80_0 .net *"_ivl_20", 0 0, L_0x600003ddc460;  1 drivers
v0x60000243ce10_0 .net *"_ivl_22", 0 0, L_0x600003ddc150;  1 drivers
v0x60000243cea0_0 .net *"_ivl_24", 0 0, L_0x600003dd7cd0;  1 drivers
v0x60000243cf30_0 .net *"_ivl_25", 31 0, L_0x6000027edf40;  1 drivers
L_0x1300d3bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243cfc0_0 .net *"_ivl_28", 15 0, L_0x1300d3bf8;  1 drivers
L_0x1300d3c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243d050_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3c40;  1 drivers
L_0x1300d3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000243d0e0_0 .net *"_ivl_3", 0 0, L_0x1300d3ad8;  1 drivers
v0x60000243d170_0 .net *"_ivl_31", 0 0, L_0x6000027edd60;  1 drivers
L_0x1300d3b20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000243d200_0 .net/2u *"_ivl_4", 2 0, L_0x1300d3b20;  1 drivers
v0x60000243d290_0 .net *"_ivl_6", 0 0, L_0x6000027ec500;  1 drivers
v0x60000243d320_0 .net "do_clear", 0 0, L_0x600003dd7870;  1 drivers
v0x60000243d3b0_0 .net "load_weight", 0 0, L_0x600003ddc3f0;  1 drivers
v0x60000243d440_0 .net "weight_in", 7 0, L_0x6000027edfe0;  1 drivers
L_0x6000027ec460 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d3ad8;
L_0x6000027ec500 .cmp/eq 3, L_0x6000027ec460, L_0x1300d3b20;
L_0x6000027ee080 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3b68;
L_0x6000027edea0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3bb0;
L_0x6000027edf40 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3bf8;
L_0x6000027edd60 .cmp/eq 32, L_0x6000027edf40, L_0x1300d3c40;
S_0x138075640 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380754d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002443f00_0 .net *"_ivl_11", 0 0, L_0x6000027ec320;  1 drivers
v0x60000243c000_0 .net *"_ivl_12", 15 0, L_0x6000027ec3c0;  1 drivers
v0x60000243c090_0 .net/s *"_ivl_4", 15 0, L_0x6000027ede00;  1 drivers
v0x60000243c120_0 .net/s *"_ivl_6", 15 0, L_0x6000027ec140;  1 drivers
v0x60000243c1b0_0 .net/s "a_signed", 7 0, v0x60000243c360_0;  1 drivers
v0x60000243c240_0 .net "act_in", 7 0, v0x600002442d00_0;  alias, 1 drivers
v0x60000243c2d0_0 .var "act_out", 7 0;
v0x60000243c360_0 .var "act_reg", 7 0;
v0x60000243c3f0_0 .net "clear_acc", 0 0, L_0x600003dd7870;  alias, 1 drivers
v0x60000243c480_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000243c510_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x60000243c5a0_0 .net "load_weight", 0 0, L_0x600003ddc3f0;  alias, 1 drivers
v0x60000243c630_0 .net/s "product", 15 0, L_0x6000027ec1e0;  1 drivers
v0x60000243c6c0_0 .net/s "product_ext", 31 0, L_0x6000027ef480;  1 drivers
v0x60000243c750_0 .net "psum_in", 31 0, v0x600002447180_0;  alias, 1 drivers
v0x60000243c7e0_0 .var "psum_out", 31 0;
v0x60000243c870_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000243c900_0 .net/s "w_signed", 7 0, v0x60000243ca20_0;  1 drivers
v0x60000243c990_0 .net "weight_in", 7 0, L_0x6000027edfe0;  alias, 1 drivers
v0x60000243ca20_0 .var "weight_reg", 7 0;
L_0x6000027ede00 .extend/s 16, v0x60000243c360_0;
L_0x6000027ec140 .extend/s 16, v0x60000243ca20_0;
L_0x6000027ec1e0 .arith/mult 16, L_0x6000027ede00, L_0x6000027ec140;
L_0x6000027ec320 .part L_0x6000027ec1e0, 15, 1;
LS_0x6000027ec3c0_0_0 .concat [ 1 1 1 1], L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320;
LS_0x6000027ec3c0_0_4 .concat [ 1 1 1 1], L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320;
LS_0x6000027ec3c0_0_8 .concat [ 1 1 1 1], L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320;
LS_0x6000027ec3c0_0_12 .concat [ 1 1 1 1], L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320, L_0x6000027ec320;
L_0x6000027ec3c0 .concat [ 4 4 4 4], LS_0x6000027ec3c0_0_0, LS_0x6000027ec3c0_0_4, LS_0x6000027ec3c0_0_8, LS_0x6000027ec3c0_0_12;
L_0x6000027ef480 .concat [ 16 16 0 0], L_0x6000027ec1e0, L_0x6000027ec3c0;
S_0x138072e80 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x13807a2e0;
 .timescale 0 0;
P_0x600000c97740 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dd6b50 .functor AND 1, v0x600002426d00_0, L_0x6000027ec000, C4<1>, C4<1>;
L_0x600003dd66f0 .functor AND 1, L_0x6000027dc000, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dd6290 .functor OR 1, L_0x6000027eff20, L_0x600003dd66f0, C4<0>, C4<0>;
L_0x600003dd5e30 .functor AND 1, L_0x1300d5080, L_0x600003dd6290, C4<1>, C4<1>;
L_0x600003dd59d0 .functor AND 1, L_0x600003dd5e30, L_0x6000027dc140, C4<1>, C4<1>;
v0x60000243e010_0 .net *"_ivl_0", 3 0, L_0x6000027ef520;  1 drivers
L_0x1300d3d18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000243e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d3d18;  1 drivers
v0x60000243e130_0 .net *"_ivl_13", 0 0, L_0x6000027eff20;  1 drivers
L_0x1300d3d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000243e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3d60;  1 drivers
v0x60000243e250_0 .net *"_ivl_17", 0 0, L_0x6000027dc000;  1 drivers
v0x60000243e2e0_0 .net *"_ivl_20", 0 0, L_0x600003dd66f0;  1 drivers
v0x60000243e370_0 .net *"_ivl_22", 0 0, L_0x600003dd6290;  1 drivers
v0x60000243e400_0 .net *"_ivl_24", 0 0, L_0x600003dd5e30;  1 drivers
v0x60000243e490_0 .net *"_ivl_25", 31 0, L_0x6000027dc0a0;  1 drivers
L_0x1300d3da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243e520_0 .net *"_ivl_28", 15 0, L_0x1300d3da8;  1 drivers
L_0x1300d3df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3df0;  1 drivers
L_0x1300d3c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000243e640_0 .net *"_ivl_3", 1 0, L_0x1300d3c88;  1 drivers
v0x60000243e6d0_0 .net *"_ivl_31", 0 0, L_0x6000027dc140;  1 drivers
L_0x1300d3cd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000243e760_0 .net/2u *"_ivl_4", 3 0, L_0x1300d3cd0;  1 drivers
v0x60000243e7f0_0 .net *"_ivl_6", 0 0, L_0x6000027ec000;  1 drivers
v0x60000243e880_0 .net "do_clear", 0 0, L_0x600003dd59d0;  1 drivers
v0x60000243e910_0 .net "load_weight", 0 0, L_0x600003dd6b50;  1 drivers
v0x60000243e9a0_0 .net "weight_in", 7 0, L_0x6000027ec0a0;  1 drivers
L_0x6000027ef520 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d3c88;
L_0x6000027ec000 .cmp/eq 4, L_0x6000027ef520, L_0x1300d3cd0;
L_0x6000027eff20 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3d18;
L_0x6000027dc000 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3d60;
L_0x6000027dc0a0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3da8;
L_0x6000027dc140 .cmp/eq 32, L_0x6000027dc0a0, L_0x1300d3df0;
S_0x138072ff0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138072e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000243d4d0_0 .net *"_ivl_11", 0 0, L_0x6000027dc3c0;  1 drivers
v0x60000243d560_0 .net *"_ivl_12", 15 0, L_0x6000027dc460;  1 drivers
v0x60000243d5f0_0 .net/s *"_ivl_4", 15 0, L_0x6000027dc1e0;  1 drivers
v0x60000243d680_0 .net/s *"_ivl_6", 15 0, L_0x6000027dc280;  1 drivers
v0x60000243d710_0 .net/s "a_signed", 7 0, v0x60000243d8c0_0;  1 drivers
v0x60000243d7a0_0 .net "act_in", 7 0, v0x60000243c2d0_0;  alias, 1 drivers
v0x60000243d830_0 .var "act_out", 7 0;
v0x60000243d8c0_0 .var "act_reg", 7 0;
v0x60000243d950_0 .net "clear_acc", 0 0, L_0x600003dd59d0;  alias, 1 drivers
v0x60000243d9e0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000243da70_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x60000243db00_0 .net "load_weight", 0 0, L_0x600003dd6b50;  alias, 1 drivers
v0x60000243db90_0 .net/s "product", 15 0, L_0x6000027dc320;  1 drivers
v0x60000243dc20_0 .net/s "product_ext", 31 0, L_0x6000027dc500;  1 drivers
v0x60000243dcb0_0 .net "psum_in", 31 0, v0x600002440750_0;  alias, 1 drivers
v0x60000243dd40_0 .var "psum_out", 31 0;
v0x60000243ddd0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000243de60_0 .net/s "w_signed", 7 0, v0x60000243df80_0;  1 drivers
v0x60000243def0_0 .net "weight_in", 7 0, L_0x6000027ec0a0;  alias, 1 drivers
v0x60000243df80_0 .var "weight_reg", 7 0;
L_0x6000027dc1e0 .extend/s 16, v0x60000243d8c0_0;
L_0x6000027dc280 .extend/s 16, v0x60000243df80_0;
L_0x6000027dc320 .arith/mult 16, L_0x6000027dc1e0, L_0x6000027dc280;
L_0x6000027dc3c0 .part L_0x6000027dc320, 15, 1;
LS_0x6000027dc460_0_0 .concat [ 1 1 1 1], L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0;
LS_0x6000027dc460_0_4 .concat [ 1 1 1 1], L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0;
LS_0x6000027dc460_0_8 .concat [ 1 1 1 1], L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0;
LS_0x6000027dc460_0_12 .concat [ 1 1 1 1], L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0, L_0x6000027dc3c0;
L_0x6000027dc460 .concat [ 4 4 4 4], LS_0x6000027dc460_0_0, LS_0x6000027dc460_0_4, LS_0x6000027dc460_0_8, LS_0x6000027dc460_0_12;
L_0x6000027dc500 .concat [ 16 16 0 0], L_0x6000027dc320, L_0x6000027dc460;
S_0x138136bd0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x13807a2e0;
 .timescale 0 0;
P_0x600000c97840 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dd4cb0 .functor AND 1, v0x600002426d00_0, L_0x6000027dc640, C4<1>, C4<1>;
L_0x600003dd4850 .functor AND 1, L_0x6000027dc820, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dd43f0 .functor OR 1, L_0x6000027dc780, L_0x600003dd4850, C4<0>, C4<0>;
L_0x600003ddcaf0 .functor AND 1, L_0x1300d5080, L_0x600003dd43f0, C4<1>, C4<1>;
L_0x600003dcff00 .functor AND 1, L_0x600003ddcaf0, L_0x6000027dc960, C4<1>, C4<1>;
v0x60000243f570_0 .net *"_ivl_0", 3 0, L_0x6000027dc5a0;  1 drivers
L_0x1300d3ec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000243f600_0 .net/2u *"_ivl_11", 2 0, L_0x1300d3ec8;  1 drivers
v0x60000243f690_0 .net *"_ivl_13", 0 0, L_0x6000027dc780;  1 drivers
L_0x1300d3f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000243f720_0 .net/2u *"_ivl_15", 2 0, L_0x1300d3f10;  1 drivers
v0x60000243f7b0_0 .net *"_ivl_17", 0 0, L_0x6000027dc820;  1 drivers
v0x60000243f840_0 .net *"_ivl_20", 0 0, L_0x600003dd4850;  1 drivers
v0x60000243f8d0_0 .net *"_ivl_22", 0 0, L_0x600003dd43f0;  1 drivers
v0x60000243f960_0 .net *"_ivl_24", 0 0, L_0x600003ddcaf0;  1 drivers
v0x60000243f9f0_0 .net *"_ivl_25", 31 0, L_0x6000027dc8c0;  1 drivers
L_0x1300d3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243fa80_0 .net *"_ivl_28", 15 0, L_0x1300d3f58;  1 drivers
L_0x1300d3fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243fb10_0 .net/2u *"_ivl_29", 31 0, L_0x1300d3fa0;  1 drivers
L_0x1300d3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000243fba0_0 .net *"_ivl_3", 1 0, L_0x1300d3e38;  1 drivers
v0x60000243fc30_0 .net *"_ivl_31", 0 0, L_0x6000027dc960;  1 drivers
L_0x1300d3e80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000243fcc0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d3e80;  1 drivers
v0x60000243fd50_0 .net *"_ivl_6", 0 0, L_0x6000027dc640;  1 drivers
v0x60000243fde0_0 .net "do_clear", 0 0, L_0x600003dcff00;  1 drivers
v0x60000243fe70_0 .net "load_weight", 0 0, L_0x600003dd4cb0;  1 drivers
v0x60000243ff00_0 .net "weight_in", 7 0, L_0x6000027dc6e0;  1 drivers
L_0x6000027dc5a0 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d3e38;
L_0x6000027dc640 .cmp/eq 4, L_0x6000027dc5a0, L_0x1300d3e80;
L_0x6000027dc780 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3ec8;
L_0x6000027dc820 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d3f10;
L_0x6000027dc8c0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d3f58;
L_0x6000027dc960 .cmp/eq 32, L_0x6000027dc8c0, L_0x1300d3fa0;
S_0x138070830 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138136bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b4c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000243ea30_0 .net *"_ivl_11", 0 0, L_0x6000027dcbe0;  1 drivers
v0x60000243eac0_0 .net *"_ivl_12", 15 0, L_0x6000027dcc80;  1 drivers
v0x60000243eb50_0 .net/s *"_ivl_4", 15 0, L_0x6000027dca00;  1 drivers
v0x60000243ebe0_0 .net/s *"_ivl_6", 15 0, L_0x6000027dcaa0;  1 drivers
v0x60000243ec70_0 .net/s "a_signed", 7 0, v0x60000243ee20_0;  1 drivers
v0x60000243ed00_0 .net "act_in", 7 0, v0x60000243d830_0;  alias, 1 drivers
v0x60000243ed90_0 .var "act_out", 7 0;
v0x60000243ee20_0 .var "act_reg", 7 0;
v0x60000243eeb0_0 .net "clear_acc", 0 0, L_0x600003dcff00;  alias, 1 drivers
v0x60000243ef40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000243efd0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x60000243f060_0 .net "load_weight", 0 0, L_0x600003dd4cb0;  alias, 1 drivers
v0x60000243f0f0_0 .net/s "product", 15 0, L_0x6000027dcb40;  1 drivers
v0x60000243f180_0 .net/s "product_ext", 31 0, L_0x6000027dcd20;  1 drivers
v0x60000243f210_0 .net "psum_in", 31 0, v0x600002441cb0_0;  alias, 1 drivers
v0x60000243f2a0_0 .var "psum_out", 31 0;
v0x60000243f330_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000243f3c0_0 .net/s "w_signed", 7 0, v0x60000243f4e0_0;  1 drivers
v0x60000243f450_0 .net "weight_in", 7 0, L_0x6000027dc6e0;  alias, 1 drivers
v0x60000243f4e0_0 .var "weight_reg", 7 0;
L_0x6000027dca00 .extend/s 16, v0x60000243ee20_0;
L_0x6000027dcaa0 .extend/s 16, v0x60000243f4e0_0;
L_0x6000027dcb40 .arith/mult 16, L_0x6000027dca00, L_0x6000027dcaa0;
L_0x6000027dcbe0 .part L_0x6000027dcb40, 15, 1;
LS_0x6000027dcc80_0_0 .concat [ 1 1 1 1], L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0;
LS_0x6000027dcc80_0_4 .concat [ 1 1 1 1], L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0;
LS_0x6000027dcc80_0_8 .concat [ 1 1 1 1], L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0;
LS_0x6000027dcc80_0_12 .concat [ 1 1 1 1], L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0, L_0x6000027dcbe0;
L_0x6000027dcc80 .concat [ 4 4 4 4], LS_0x6000027dcc80_0_0, LS_0x6000027dcc80_0_4, LS_0x6000027dcc80_0_8, LS_0x6000027dcc80_0_12;
L_0x6000027dcd20 .concat [ 16 16 0 0], L_0x6000027dcb40, L_0x6000027dcc80;
S_0x1380709a0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c97940 .param/l "row" 1 10 213, +C4<010>;
S_0x13806e1e0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380709a0;
 .timescale 0 0;
P_0x600000c979c0 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dcfe90 .functor AND 1, v0x600002426d00_0, L_0x6000027dce60, C4<1>, C4<1>;
L_0x600003dcfd40 .functor AND 1, L_0x6000027dd040, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dcfdb0 .functor OR 1, L_0x6000027dcfa0, L_0x600003dcfd40, C4<0>, C4<0>;
L_0x600003dcfc60 .functor AND 1, L_0x1300d5080, L_0x600003dcfdb0, C4<1>, C4<1>;
L_0x600003dcfcd0 .functor AND 1, L_0x600003dcfc60, L_0x6000027dd180, C4<1>, C4<1>;
v0x600002438b40_0 .net *"_ivl_0", 2 0, L_0x6000027dcdc0;  1 drivers
L_0x1300d4078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002438bd0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4078;  1 drivers
v0x600002438c60_0 .net *"_ivl_13", 0 0, L_0x6000027dcfa0;  1 drivers
L_0x1300d40c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002438cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d40c0;  1 drivers
v0x600002438d80_0 .net *"_ivl_17", 0 0, L_0x6000027dd040;  1 drivers
v0x600002438e10_0 .net *"_ivl_20", 0 0, L_0x600003dcfd40;  1 drivers
v0x600002438ea0_0 .net *"_ivl_22", 0 0, L_0x600003dcfdb0;  1 drivers
v0x600002438f30_0 .net *"_ivl_24", 0 0, L_0x600003dcfc60;  1 drivers
v0x600002438fc0_0 .net *"_ivl_25", 31 0, L_0x6000027dd0e0;  1 drivers
L_0x1300d4108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002439050_0 .net *"_ivl_28", 15 0, L_0x1300d4108;  1 drivers
L_0x1300d4150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024390e0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4150;  1 drivers
L_0x1300d3fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002439170_0 .net *"_ivl_3", 0 0, L_0x1300d3fe8;  1 drivers
v0x600002439200_0 .net *"_ivl_31", 0 0, L_0x6000027dd180;  1 drivers
L_0x1300d4030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002439290_0 .net/2u *"_ivl_4", 2 0, L_0x1300d4030;  1 drivers
v0x600002439320_0 .net *"_ivl_6", 0 0, L_0x6000027dce60;  1 drivers
v0x6000024393b0_0 .net "do_clear", 0 0, L_0x600003dcfcd0;  1 drivers
v0x600002439440_0 .net "load_weight", 0 0, L_0x600003dcfe90;  1 drivers
v0x6000024394d0_0 .net "weight_in", 7 0, L_0x6000027dcf00;  1 drivers
L_0x6000027dcdc0 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d3fe8;
L_0x6000027dce60 .cmp/eq 3, L_0x6000027dcdc0, L_0x1300d4030;
L_0x6000027dcfa0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4078;
L_0x6000027dd040 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d40c0;
L_0x6000027dd0e0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4108;
L_0x6000027dd180 .cmp/eq 32, L_0x6000027dd0e0, L_0x1300d4150;
S_0x13806e350 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13806e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002438000_0 .net *"_ivl_11", 0 0, L_0x6000027dd400;  1 drivers
v0x600002438090_0 .net *"_ivl_12", 15 0, L_0x6000027dd4a0;  1 drivers
v0x600002438120_0 .net/s *"_ivl_4", 15 0, L_0x6000027dd220;  1 drivers
v0x6000024381b0_0 .net/s *"_ivl_6", 15 0, L_0x6000027dd2c0;  1 drivers
v0x600002438240_0 .net/s "a_signed", 7 0, v0x6000024383f0_0;  1 drivers
v0x6000024382d0_0 .net "act_in", 7 0, L_0x600003de5ff0;  alias, 1 drivers
v0x600002438360_0 .var "act_out", 7 0;
v0x6000024383f0_0 .var "act_reg", 7 0;
v0x600002438480_0 .net "clear_acc", 0 0, L_0x600003dcfcd0;  alias, 1 drivers
v0x600002438510_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024385a0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002438630_0 .net "load_weight", 0 0, L_0x600003dcfe90;  alias, 1 drivers
v0x6000024386c0_0 .net/s "product", 15 0, L_0x6000027dd360;  1 drivers
v0x600002438750_0 .net/s "product_ext", 31 0, L_0x6000027dd540;  1 drivers
v0x6000024387e0_0 .net "psum_in", 31 0, v0x600002443210_0;  alias, 1 drivers
v0x600002438870_0 .var "psum_out", 31 0;
v0x600002438900_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002438990_0 .net/s "w_signed", 7 0, v0x600002438ab0_0;  1 drivers
v0x600002438a20_0 .net "weight_in", 7 0, L_0x6000027dcf00;  alias, 1 drivers
v0x600002438ab0_0 .var "weight_reg", 7 0;
L_0x6000027dd220 .extend/s 16, v0x6000024383f0_0;
L_0x6000027dd2c0 .extend/s 16, v0x600002438ab0_0;
L_0x6000027dd360 .arith/mult 16, L_0x6000027dd220, L_0x6000027dd2c0;
L_0x6000027dd400 .part L_0x6000027dd360, 15, 1;
LS_0x6000027dd4a0_0_0 .concat [ 1 1 1 1], L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400;
LS_0x6000027dd4a0_0_4 .concat [ 1 1 1 1], L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400;
LS_0x6000027dd4a0_0_8 .concat [ 1 1 1 1], L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400;
LS_0x6000027dd4a0_0_12 .concat [ 1 1 1 1], L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400, L_0x6000027dd400;
L_0x6000027dd4a0 .concat [ 4 4 4 4], LS_0x6000027dd4a0_0_0, LS_0x6000027dd4a0_0_4, LS_0x6000027dd4a0_0_8, LS_0x6000027dd4a0_0_12;
L_0x6000027dd540 .concat [ 16 16 0 0], L_0x6000027dd360, L_0x6000027dd4a0;
S_0x13806bb90 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380709a0;
 .timescale 0 0;
P_0x600000c97ac0 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dceca0 .functor AND 1, v0x600002426d00_0, L_0x6000027dd680, C4<1>, C4<1>;
L_0x600003dce840 .functor AND 1, L_0x6000027dd860, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dce3e0 .functor OR 1, L_0x6000027dd7c0, L_0x600003dce840, C4<0>, C4<0>;
L_0x600003dcdf80 .functor AND 1, L_0x1300d5080, L_0x600003dce3e0, C4<1>, C4<1>;
L_0x600003dcdb20 .functor AND 1, L_0x600003dcdf80, L_0x6000027dd9a0, C4<1>, C4<1>;
v0x60000243a0a0_0 .net *"_ivl_0", 2 0, L_0x6000027dd5e0;  1 drivers
L_0x1300d4228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000243a130_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4228;  1 drivers
v0x60000243a1c0_0 .net *"_ivl_13", 0 0, L_0x6000027dd7c0;  1 drivers
L_0x1300d4270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000243a250_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4270;  1 drivers
v0x60000243a2e0_0 .net *"_ivl_17", 0 0, L_0x6000027dd860;  1 drivers
v0x60000243a370_0 .net *"_ivl_20", 0 0, L_0x600003dce840;  1 drivers
v0x60000243a400_0 .net *"_ivl_22", 0 0, L_0x600003dce3e0;  1 drivers
v0x60000243a490_0 .net *"_ivl_24", 0 0, L_0x600003dcdf80;  1 drivers
v0x60000243a520_0 .net *"_ivl_25", 31 0, L_0x6000027dd900;  1 drivers
L_0x1300d42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243a5b0_0 .net *"_ivl_28", 15 0, L_0x1300d42b8;  1 drivers
L_0x1300d4300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243a640_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4300;  1 drivers
L_0x1300d4198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000243a6d0_0 .net *"_ivl_3", 0 0, L_0x1300d4198;  1 drivers
v0x60000243a760_0 .net *"_ivl_31", 0 0, L_0x6000027dd9a0;  1 drivers
L_0x1300d41e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000243a7f0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d41e0;  1 drivers
v0x60000243a880_0 .net *"_ivl_6", 0 0, L_0x6000027dd680;  1 drivers
v0x60000243a910_0 .net "do_clear", 0 0, L_0x600003dcdb20;  1 drivers
v0x60000243a9a0_0 .net "load_weight", 0 0, L_0x600003dceca0;  1 drivers
v0x60000243aa30_0 .net "weight_in", 7 0, L_0x6000027dd720;  1 drivers
L_0x6000027dd5e0 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d4198;
L_0x6000027dd680 .cmp/eq 3, L_0x6000027dd5e0, L_0x1300d41e0;
L_0x6000027dd7c0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4228;
L_0x6000027dd860 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4270;
L_0x6000027dd900 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d42b8;
L_0x6000027dd9a0 .cmp/eq 32, L_0x6000027dd900, L_0x1300d4300;
S_0x13806bd00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13806bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b5c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002439560_0 .net *"_ivl_11", 0 0, L_0x6000027ddc20;  1 drivers
v0x6000024395f0_0 .net *"_ivl_12", 15 0, L_0x6000027ddcc0;  1 drivers
v0x600002439680_0 .net/s *"_ivl_4", 15 0, L_0x6000027dda40;  1 drivers
v0x600002439710_0 .net/s *"_ivl_6", 15 0, L_0x6000027ddae0;  1 drivers
v0x6000024397a0_0 .net/s "a_signed", 7 0, v0x600002439950_0;  1 drivers
v0x600002439830_0 .net "act_in", 7 0, v0x600002438360_0;  alias, 1 drivers
v0x6000024398c0_0 .var "act_out", 7 0;
v0x600002439950_0 .var "act_reg", 7 0;
v0x6000024399e0_0 .net "clear_acc", 0 0, L_0x600003dcdb20;  alias, 1 drivers
v0x600002439a70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002439b00_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002439b90_0 .net "load_weight", 0 0, L_0x600003dceca0;  alias, 1 drivers
v0x600002439c20_0 .net/s "product", 15 0, L_0x6000027ddb80;  1 drivers
v0x600002439cb0_0 .net/s "product_ext", 31 0, L_0x6000027ddd60;  1 drivers
v0x600002439d40_0 .net "psum_in", 31 0, v0x60000243c7e0_0;  alias, 1 drivers
v0x600002439dd0_0 .var "psum_out", 31 0;
v0x600002439e60_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002439ef0_0 .net/s "w_signed", 7 0, v0x60000243a010_0;  1 drivers
v0x600002439f80_0 .net "weight_in", 7 0, L_0x6000027dd720;  alias, 1 drivers
v0x60000243a010_0 .var "weight_reg", 7 0;
L_0x6000027dda40 .extend/s 16, v0x600002439950_0;
L_0x6000027ddae0 .extend/s 16, v0x60000243a010_0;
L_0x6000027ddb80 .arith/mult 16, L_0x6000027dda40, L_0x6000027ddae0;
L_0x6000027ddc20 .part L_0x6000027ddb80, 15, 1;
LS_0x6000027ddcc0_0_0 .concat [ 1 1 1 1], L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20;
LS_0x6000027ddcc0_0_4 .concat [ 1 1 1 1], L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20;
LS_0x6000027ddcc0_0_8 .concat [ 1 1 1 1], L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20;
LS_0x6000027ddcc0_0_12 .concat [ 1 1 1 1], L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20, L_0x6000027ddc20;
L_0x6000027ddcc0 .concat [ 4 4 4 4], LS_0x6000027ddcc0_0_0, LS_0x6000027ddcc0_0_4, LS_0x6000027ddcc0_0_8, LS_0x6000027ddcc0_0_12;
L_0x6000027ddd60 .concat [ 16 16 0 0], L_0x6000027ddb80, L_0x6000027ddcc0;
S_0x138069540 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380709a0;
 .timescale 0 0;
P_0x600000c97bc0 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dcce00 .functor AND 1, v0x600002426d00_0, L_0x6000027ddea0, C4<1>, C4<1>;
L_0x600003dcc9a0 .functor AND 1, L_0x6000027de120, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dcc540 .functor OR 1, L_0x6000027de080, L_0x600003dcc9a0, C4<0>, C4<0>;
L_0x600003dcc0e0 .functor AND 1, L_0x1300d5080, L_0x600003dcc540, C4<1>, C4<1>;
L_0x600003dcf250 .functor AND 1, L_0x600003dcc0e0, L_0x6000027de260, C4<1>, C4<1>;
v0x60000243b600_0 .net *"_ivl_0", 3 0, L_0x6000027dde00;  1 drivers
L_0x1300d43d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000243b690_0 .net/2u *"_ivl_11", 2 0, L_0x1300d43d8;  1 drivers
v0x60000243b720_0 .net *"_ivl_13", 0 0, L_0x6000027de080;  1 drivers
L_0x1300d4420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000243b7b0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4420;  1 drivers
v0x60000243b840_0 .net *"_ivl_17", 0 0, L_0x6000027de120;  1 drivers
v0x60000243b8d0_0 .net *"_ivl_20", 0 0, L_0x600003dcc9a0;  1 drivers
v0x60000243b960_0 .net *"_ivl_22", 0 0, L_0x600003dcc540;  1 drivers
v0x60000243b9f0_0 .net *"_ivl_24", 0 0, L_0x600003dcc0e0;  1 drivers
v0x60000243ba80_0 .net *"_ivl_25", 31 0, L_0x6000027de1c0;  1 drivers
L_0x1300d4468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243bb10_0 .net *"_ivl_28", 15 0, L_0x1300d4468;  1 drivers
L_0x1300d44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000243bba0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d44b0;  1 drivers
L_0x1300d4348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000243bc30_0 .net *"_ivl_3", 1 0, L_0x1300d4348;  1 drivers
v0x60000243bcc0_0 .net *"_ivl_31", 0 0, L_0x6000027de260;  1 drivers
L_0x1300d4390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000243bd50_0 .net/2u *"_ivl_4", 3 0, L_0x1300d4390;  1 drivers
v0x60000243bde0_0 .net *"_ivl_6", 0 0, L_0x6000027ddea0;  1 drivers
v0x60000243be70_0 .net "do_clear", 0 0, L_0x600003dcf250;  1 drivers
v0x60000243bf00_0 .net "load_weight", 0 0, L_0x600003dcce00;  1 drivers
v0x600002434000_0 .net "weight_in", 7 0, L_0x6000027ddf40;  1 drivers
L_0x6000027dde00 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d4348;
L_0x6000027ddea0 .cmp/eq 4, L_0x6000027dde00, L_0x1300d4390;
L_0x6000027de080 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d43d8;
L_0x6000027de120 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4420;
L_0x6000027de1c0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4468;
L_0x6000027de260 .cmp/eq 32, L_0x6000027de1c0, L_0x1300d44b0;
S_0x1380696b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138069540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b3c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000243aac0_0 .net *"_ivl_11", 0 0, L_0x6000027de4e0;  1 drivers
v0x60000243ab50_0 .net *"_ivl_12", 15 0, L_0x6000027de580;  1 drivers
v0x60000243abe0_0 .net/s *"_ivl_4", 15 0, L_0x6000027de300;  1 drivers
v0x60000243ac70_0 .net/s *"_ivl_6", 15 0, L_0x6000027de3a0;  1 drivers
v0x60000243ad00_0 .net/s "a_signed", 7 0, v0x60000243aeb0_0;  1 drivers
v0x60000243ad90_0 .net "act_in", 7 0, v0x6000024398c0_0;  alias, 1 drivers
v0x60000243ae20_0 .var "act_out", 7 0;
v0x60000243aeb0_0 .var "act_reg", 7 0;
v0x60000243af40_0 .net "clear_acc", 0 0, L_0x600003dcf250;  alias, 1 drivers
v0x60000243afd0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000243b060_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x60000243b0f0_0 .net "load_weight", 0 0, L_0x600003dcce00;  alias, 1 drivers
v0x60000243b180_0 .net/s "product", 15 0, L_0x6000027de440;  1 drivers
v0x60000243b210_0 .net/s "product_ext", 31 0, L_0x6000027de620;  1 drivers
v0x60000243b2a0_0 .net "psum_in", 31 0, v0x60000243dd40_0;  alias, 1 drivers
v0x60000243b330_0 .var "psum_out", 31 0;
v0x60000243b3c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000243b450_0 .net/s "w_signed", 7 0, v0x60000243b570_0;  1 drivers
v0x60000243b4e0_0 .net "weight_in", 7 0, L_0x6000027ddf40;  alias, 1 drivers
v0x60000243b570_0 .var "weight_reg", 7 0;
L_0x6000027de300 .extend/s 16, v0x60000243aeb0_0;
L_0x6000027de3a0 .extend/s 16, v0x60000243b570_0;
L_0x6000027de440 .arith/mult 16, L_0x6000027de300, L_0x6000027de3a0;
L_0x6000027de4e0 .part L_0x6000027de440, 15, 1;
LS_0x6000027de580_0_0 .concat [ 1 1 1 1], L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0;
LS_0x6000027de580_0_4 .concat [ 1 1 1 1], L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0;
LS_0x6000027de580_0_8 .concat [ 1 1 1 1], L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0;
LS_0x6000027de580_0_12 .concat [ 1 1 1 1], L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0, L_0x6000027de4e0;
L_0x6000027de580 .concat [ 4 4 4 4], LS_0x6000027de580_0_0, LS_0x6000027de580_0_4, LS_0x6000027de580_0_8, LS_0x6000027de580_0_12;
L_0x6000027de620 .concat [ 16 16 0 0], L_0x6000027de440, L_0x6000027de580;
S_0x138066ef0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380709a0;
 .timescale 0 0;
P_0x600000c97cc0 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dcf5d0 .functor AND 1, v0x600002426d00_0, L_0x6000027de760, C4<1>, C4<1>;
L_0x600003dbc000 .functor AND 1, L_0x6000027de940, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbc070 .functor OR 1, L_0x6000027de8a0, L_0x600003dbc000, C4<0>, C4<0>;
L_0x600003dbc0e0 .functor AND 1, L_0x1300d5080, L_0x600003dbc070, C4<1>, C4<1>;
L_0x600003dbc150 .functor AND 1, L_0x600003dbc0e0, L_0x6000027dea80, C4<1>, C4<1>;
v0x600002434bd0_0 .net *"_ivl_0", 3 0, L_0x6000027de6c0;  1 drivers
L_0x1300d4588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002434c60_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4588;  1 drivers
v0x600002434cf0_0 .net *"_ivl_13", 0 0, L_0x6000027de8a0;  1 drivers
L_0x1300d45d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002434d80_0 .net/2u *"_ivl_15", 2 0, L_0x1300d45d0;  1 drivers
v0x600002434e10_0 .net *"_ivl_17", 0 0, L_0x6000027de940;  1 drivers
v0x600002434ea0_0 .net *"_ivl_20", 0 0, L_0x600003dbc000;  1 drivers
v0x600002434f30_0 .net *"_ivl_22", 0 0, L_0x600003dbc070;  1 drivers
v0x600002434fc0_0 .net *"_ivl_24", 0 0, L_0x600003dbc0e0;  1 drivers
v0x600002435050_0 .net *"_ivl_25", 31 0, L_0x6000027de9e0;  1 drivers
L_0x1300d4618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024350e0_0 .net *"_ivl_28", 15 0, L_0x1300d4618;  1 drivers
L_0x1300d4660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002435170_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4660;  1 drivers
L_0x1300d44f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002435200_0 .net *"_ivl_3", 1 0, L_0x1300d44f8;  1 drivers
v0x600002435290_0 .net *"_ivl_31", 0 0, L_0x6000027dea80;  1 drivers
L_0x1300d4540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002435320_0 .net/2u *"_ivl_4", 3 0, L_0x1300d4540;  1 drivers
v0x6000024353b0_0 .net *"_ivl_6", 0 0, L_0x6000027de760;  1 drivers
v0x600002435440_0 .net "do_clear", 0 0, L_0x600003dbc150;  1 drivers
v0x6000024354d0_0 .net "load_weight", 0 0, L_0x600003dcf5d0;  1 drivers
v0x600002435560_0 .net "weight_in", 7 0, L_0x6000027de800;  1 drivers
L_0x6000027de6c0 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d44f8;
L_0x6000027de760 .cmp/eq 4, L_0x6000027de6c0, L_0x1300d4540;
L_0x6000027de8a0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4588;
L_0x6000027de940 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d45d0;
L_0x6000027de9e0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4618;
L_0x6000027dea80 .cmp/eq 32, L_0x6000027de9e0, L_0x1300d4660;
S_0x138067060 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138066ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002434090_0 .net *"_ivl_11", 0 0, L_0x6000027ded00;  1 drivers
v0x600002434120_0 .net *"_ivl_12", 15 0, L_0x6000027deda0;  1 drivers
v0x6000024341b0_0 .net/s *"_ivl_4", 15 0, L_0x6000027deb20;  1 drivers
v0x600002434240_0 .net/s *"_ivl_6", 15 0, L_0x6000027debc0;  1 drivers
v0x6000024342d0_0 .net/s "a_signed", 7 0, v0x600002434480_0;  1 drivers
v0x600002434360_0 .net "act_in", 7 0, v0x60000243ae20_0;  alias, 1 drivers
v0x6000024343f0_0 .var "act_out", 7 0;
v0x600002434480_0 .var "act_reg", 7 0;
v0x600002434510_0 .net "clear_acc", 0 0, L_0x600003dbc150;  alias, 1 drivers
v0x6000024345a0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002434630_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x6000024346c0_0 .net "load_weight", 0 0, L_0x600003dcf5d0;  alias, 1 drivers
v0x600002434750_0 .net/s "product", 15 0, L_0x6000027dec60;  1 drivers
v0x6000024347e0_0 .net/s "product_ext", 31 0, L_0x6000027dee40;  1 drivers
v0x600002434870_0 .net "psum_in", 31 0, v0x60000243f2a0_0;  alias, 1 drivers
v0x600002434900_0 .var "psum_out", 31 0;
v0x600002434990_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002434a20_0 .net/s "w_signed", 7 0, v0x600002434b40_0;  1 drivers
v0x600002434ab0_0 .net "weight_in", 7 0, L_0x6000027de800;  alias, 1 drivers
v0x600002434b40_0 .var "weight_reg", 7 0;
L_0x6000027deb20 .extend/s 16, v0x600002434480_0;
L_0x6000027debc0 .extend/s 16, v0x600002434b40_0;
L_0x6000027dec60 .arith/mult 16, L_0x6000027deb20, L_0x6000027debc0;
L_0x6000027ded00 .part L_0x6000027dec60, 15, 1;
LS_0x6000027deda0_0_0 .concat [ 1 1 1 1], L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00;
LS_0x6000027deda0_0_4 .concat [ 1 1 1 1], L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00;
LS_0x6000027deda0_0_8 .concat [ 1 1 1 1], L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00;
LS_0x6000027deda0_0_12 .concat [ 1 1 1 1], L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00, L_0x6000027ded00;
L_0x6000027deda0 .concat [ 4 4 4 4], LS_0x6000027deda0_0_0, LS_0x6000027deda0_0_4, LS_0x6000027deda0_0_8, LS_0x6000027deda0_0_12;
L_0x6000027dee40 .concat [ 16 16 0 0], L_0x6000027dec60, L_0x6000027deda0;
S_0x1380648a0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c97dc0 .param/l "row" 1 10 213, +C4<011>;
S_0x138064a10 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380648a0;
 .timescale 0 0;
P_0x600000c97e40 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dbc2a0 .functor AND 1, v0x600002426d00_0, L_0x6000027def80, C4<1>, C4<1>;
L_0x600003dbc310 .functor AND 1, L_0x6000027df0c0, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbc380 .functor OR 1, L_0x6000027ddfe0, L_0x600003dbc310, C4<0>, C4<0>;
L_0x600003dbc3f0 .functor AND 1, L_0x1300d5080, L_0x600003dbc380, C4<1>, C4<1>;
L_0x600003dbc460 .functor AND 1, L_0x600003dbc3f0, L_0x6000027df200, C4<1>, C4<1>;
v0x600002436130_0 .net *"_ivl_0", 2 0, L_0x6000027deee0;  1 drivers
L_0x1300d4738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024361c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4738;  1 drivers
v0x600002436250_0 .net *"_ivl_13", 0 0, L_0x6000027ddfe0;  1 drivers
L_0x1300d4780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024362e0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4780;  1 drivers
v0x600002436370_0 .net *"_ivl_17", 0 0, L_0x6000027df0c0;  1 drivers
v0x600002436400_0 .net *"_ivl_20", 0 0, L_0x600003dbc310;  1 drivers
v0x600002436490_0 .net *"_ivl_22", 0 0, L_0x600003dbc380;  1 drivers
v0x600002436520_0 .net *"_ivl_24", 0 0, L_0x600003dbc3f0;  1 drivers
v0x6000024365b0_0 .net *"_ivl_25", 31 0, L_0x6000027df160;  1 drivers
L_0x1300d47c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002436640_0 .net *"_ivl_28", 15 0, L_0x1300d47c8;  1 drivers
L_0x1300d4810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024366d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4810;  1 drivers
L_0x1300d46a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002436760_0 .net *"_ivl_3", 0 0, L_0x1300d46a8;  1 drivers
v0x6000024367f0_0 .net *"_ivl_31", 0 0, L_0x6000027df200;  1 drivers
L_0x1300d46f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002436880_0 .net/2u *"_ivl_4", 2 0, L_0x1300d46f0;  1 drivers
v0x600002436910_0 .net *"_ivl_6", 0 0, L_0x6000027def80;  1 drivers
v0x6000024369a0_0 .net "do_clear", 0 0, L_0x600003dbc460;  1 drivers
v0x600002436a30_0 .net "load_weight", 0 0, L_0x600003dbc2a0;  1 drivers
v0x600002436ac0_0 .net "weight_in", 7 0, L_0x6000027df020;  1 drivers
L_0x6000027deee0 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d46a8;
L_0x6000027def80 .cmp/eq 3, L_0x6000027deee0, L_0x1300d46f0;
L_0x6000027ddfe0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4738;
L_0x6000027df0c0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4780;
L_0x6000027df160 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d47c8;
L_0x6000027df200 .cmp/eq 32, L_0x6000027df160, L_0x1300d4810;
S_0x138062250 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138064a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b6c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024355f0_0 .net *"_ivl_11", 0 0, L_0x6000027df480;  1 drivers
v0x600002435680_0 .net *"_ivl_12", 15 0, L_0x6000027df520;  1 drivers
v0x600002435710_0 .net/s *"_ivl_4", 15 0, L_0x6000027df2a0;  1 drivers
v0x6000024357a0_0 .net/s *"_ivl_6", 15 0, L_0x6000027df340;  1 drivers
v0x600002435830_0 .net/s "a_signed", 7 0, v0x6000024359e0_0;  1 drivers
v0x6000024358c0_0 .net "act_in", 7 0, L_0x600003de5b90;  alias, 1 drivers
v0x600002435950_0 .var "act_out", 7 0;
v0x6000024359e0_0 .var "act_reg", 7 0;
v0x600002435a70_0 .net "clear_acc", 0 0, L_0x600003dbc460;  alias, 1 drivers
v0x600002435b00_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002435b90_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002435c20_0 .net "load_weight", 0 0, L_0x600003dbc2a0;  alias, 1 drivers
v0x600002435cb0_0 .net/s "product", 15 0, L_0x6000027df3e0;  1 drivers
v0x600002435d40_0 .net/s "product_ext", 31 0, L_0x6000027df5c0;  1 drivers
v0x600002435dd0_0 .net "psum_in", 31 0, v0x600002438870_0;  alias, 1 drivers
v0x600002435e60_0 .var "psum_out", 31 0;
v0x600002435ef0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002435f80_0 .net/s "w_signed", 7 0, v0x6000024360a0_0;  1 drivers
v0x600002436010_0 .net "weight_in", 7 0, L_0x6000027df020;  alias, 1 drivers
v0x6000024360a0_0 .var "weight_reg", 7 0;
L_0x6000027df2a0 .extend/s 16, v0x6000024359e0_0;
L_0x6000027df340 .extend/s 16, v0x6000024360a0_0;
L_0x6000027df3e0 .arith/mult 16, L_0x6000027df2a0, L_0x6000027df340;
L_0x6000027df480 .part L_0x6000027df3e0, 15, 1;
LS_0x6000027df520_0_0 .concat [ 1 1 1 1], L_0x6000027df480, L_0x6000027df480, L_0x6000027df480, L_0x6000027df480;
LS_0x6000027df520_0_4 .concat [ 1 1 1 1], L_0x6000027df480, L_0x6000027df480, L_0x6000027df480, L_0x6000027df480;
LS_0x6000027df520_0_8 .concat [ 1 1 1 1], L_0x6000027df480, L_0x6000027df480, L_0x6000027df480, L_0x6000027df480;
LS_0x6000027df520_0_12 .concat [ 1 1 1 1], L_0x6000027df480, L_0x6000027df480, L_0x6000027df480, L_0x6000027df480;
L_0x6000027df520 .concat [ 4 4 4 4], LS_0x6000027df520_0_0, LS_0x6000027df520_0_4, LS_0x6000027df520_0_8, LS_0x6000027df520_0_12;
L_0x6000027df5c0 .concat [ 16 16 0 0], L_0x6000027df3e0, L_0x6000027df520;
S_0x1380623c0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380648a0;
 .timescale 0 0;
P_0x600000c97f40 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dbc5b0 .functor AND 1, v0x600002426d00_0, L_0x6000027df700, C4<1>, C4<1>;
L_0x600003dbc620 .functor AND 1, L_0x6000027df8e0, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbc690 .functor OR 1, L_0x6000027df840, L_0x600003dbc620, C4<0>, C4<0>;
L_0x600003dbc700 .functor AND 1, L_0x1300d5080, L_0x600003dbc690, C4<1>, C4<1>;
L_0x600003dbc770 .functor AND 1, L_0x600003dbc700, L_0x6000027dfa20, C4<1>, C4<1>;
v0x600002437690_0 .net *"_ivl_0", 2 0, L_0x6000027df660;  1 drivers
L_0x1300d48e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002437720_0 .net/2u *"_ivl_11", 2 0, L_0x1300d48e8;  1 drivers
v0x6000024377b0_0 .net *"_ivl_13", 0 0, L_0x6000027df840;  1 drivers
L_0x1300d4930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002437840_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4930;  1 drivers
v0x6000024378d0_0 .net *"_ivl_17", 0 0, L_0x6000027df8e0;  1 drivers
v0x600002437960_0 .net *"_ivl_20", 0 0, L_0x600003dbc620;  1 drivers
v0x6000024379f0_0 .net *"_ivl_22", 0 0, L_0x600003dbc690;  1 drivers
v0x600002437a80_0 .net *"_ivl_24", 0 0, L_0x600003dbc700;  1 drivers
v0x600002437b10_0 .net *"_ivl_25", 31 0, L_0x6000027df980;  1 drivers
L_0x1300d4978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002437ba0_0 .net *"_ivl_28", 15 0, L_0x1300d4978;  1 drivers
L_0x1300d49c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002437c30_0 .net/2u *"_ivl_29", 31 0, L_0x1300d49c0;  1 drivers
L_0x1300d4858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002437cc0_0 .net *"_ivl_3", 0 0, L_0x1300d4858;  1 drivers
v0x600002437d50_0 .net *"_ivl_31", 0 0, L_0x6000027dfa20;  1 drivers
L_0x1300d48a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002437de0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d48a0;  1 drivers
v0x600002437e70_0 .net *"_ivl_6", 0 0, L_0x6000027df700;  1 drivers
v0x600002437f00_0 .net "do_clear", 0 0, L_0x600003dbc770;  1 drivers
v0x600002430000_0 .net "load_weight", 0 0, L_0x600003dbc5b0;  1 drivers
v0x600002430090_0 .net "weight_in", 7 0, L_0x6000027df7a0;  1 drivers
L_0x6000027df660 .concat [ 2 1 0 0], v0x600002426c70_0, L_0x1300d4858;
L_0x6000027df700 .cmp/eq 3, L_0x6000027df660, L_0x1300d48a0;
L_0x6000027df840 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d48e8;
L_0x6000027df8e0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4930;
L_0x6000027df980 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4978;
L_0x6000027dfa20 .cmp/eq 32, L_0x6000027df980, L_0x1300d49c0;
S_0x13805fc00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380623c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b700 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b740 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002436b50_0 .net *"_ivl_11", 0 0, L_0x6000027dfca0;  1 drivers
v0x600002436be0_0 .net *"_ivl_12", 15 0, L_0x6000027dfd40;  1 drivers
v0x600002436c70_0 .net/s *"_ivl_4", 15 0, L_0x6000027dfac0;  1 drivers
v0x600002436d00_0 .net/s *"_ivl_6", 15 0, L_0x6000027dfb60;  1 drivers
v0x600002436d90_0 .net/s "a_signed", 7 0, v0x600002436f40_0;  1 drivers
v0x600002436e20_0 .net "act_in", 7 0, v0x600002435950_0;  alias, 1 drivers
v0x600002436eb0_0 .var "act_out", 7 0;
v0x600002436f40_0 .var "act_reg", 7 0;
v0x600002436fd0_0 .net "clear_acc", 0 0, L_0x600003dbc770;  alias, 1 drivers
v0x600002437060_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024370f0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002437180_0 .net "load_weight", 0 0, L_0x600003dbc5b0;  alias, 1 drivers
v0x600002437210_0 .net/s "product", 15 0, L_0x6000027dfc00;  1 drivers
v0x6000024372a0_0 .net/s "product_ext", 31 0, L_0x6000027dfde0;  1 drivers
v0x600002437330_0 .net "psum_in", 31 0, v0x600002439dd0_0;  alias, 1 drivers
v0x6000024373c0_0 .var "psum_out", 31 0;
v0x600002437450_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024374e0_0 .net/s "w_signed", 7 0, v0x600002437600_0;  1 drivers
v0x600002437570_0 .net "weight_in", 7 0, L_0x6000027df7a0;  alias, 1 drivers
v0x600002437600_0 .var "weight_reg", 7 0;
L_0x6000027dfac0 .extend/s 16, v0x600002436f40_0;
L_0x6000027dfb60 .extend/s 16, v0x600002437600_0;
L_0x6000027dfc00 .arith/mult 16, L_0x6000027dfac0, L_0x6000027dfb60;
L_0x6000027dfca0 .part L_0x6000027dfc00, 15, 1;
LS_0x6000027dfd40_0_0 .concat [ 1 1 1 1], L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0;
LS_0x6000027dfd40_0_4 .concat [ 1 1 1 1], L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0;
LS_0x6000027dfd40_0_8 .concat [ 1 1 1 1], L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0;
LS_0x6000027dfd40_0_12 .concat [ 1 1 1 1], L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0, L_0x6000027dfca0;
L_0x6000027dfd40 .concat [ 4 4 4 4], LS_0x6000027dfd40_0_0, LS_0x6000027dfd40_0_4, LS_0x6000027dfd40_0_8, LS_0x6000027dfd40_0_12;
L_0x6000027dfde0 .concat [ 16 16 0 0], L_0x6000027dfc00, L_0x6000027dfd40;
S_0x13805fd70 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380648a0;
 .timescale 0 0;
P_0x600000c90040 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dbc8c0 .functor AND 1, v0x600002426d00_0, L_0x6000027dff20, C4<1>, C4<1>;
L_0x600003dbc930 .functor AND 1, L_0x6000027d8140, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbc9a0 .functor OR 1, L_0x6000027d80a0, L_0x600003dbc930, C4<0>, C4<0>;
L_0x600003dbca10 .functor AND 1, L_0x1300d5080, L_0x600003dbc9a0, C4<1>, C4<1>;
L_0x600003dbca80 .functor AND 1, L_0x600003dbca10, L_0x6000027d8280, C4<1>, C4<1>;
v0x600002430c60_0 .net *"_ivl_0", 3 0, L_0x6000027dfe80;  1 drivers
L_0x1300d4a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002430cf0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4a98;  1 drivers
v0x600002430d80_0 .net *"_ivl_13", 0 0, L_0x6000027d80a0;  1 drivers
L_0x1300d4ae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002430e10_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4ae0;  1 drivers
v0x600002430ea0_0 .net *"_ivl_17", 0 0, L_0x6000027d8140;  1 drivers
v0x600002430f30_0 .net *"_ivl_20", 0 0, L_0x600003dbc930;  1 drivers
v0x600002430fc0_0 .net *"_ivl_22", 0 0, L_0x600003dbc9a0;  1 drivers
v0x600002431050_0 .net *"_ivl_24", 0 0, L_0x600003dbca10;  1 drivers
v0x6000024310e0_0 .net *"_ivl_25", 31 0, L_0x6000027d81e0;  1 drivers
L_0x1300d4b28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002431170_0 .net *"_ivl_28", 15 0, L_0x1300d4b28;  1 drivers
L_0x1300d4b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002431200_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4b70;  1 drivers
L_0x1300d4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002431290_0 .net *"_ivl_3", 1 0, L_0x1300d4a08;  1 drivers
v0x600002431320_0 .net *"_ivl_31", 0 0, L_0x6000027d8280;  1 drivers
L_0x1300d4a50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024313b0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d4a50;  1 drivers
v0x600002431440_0 .net *"_ivl_6", 0 0, L_0x6000027dff20;  1 drivers
v0x6000024314d0_0 .net "do_clear", 0 0, L_0x600003dbca80;  1 drivers
v0x600002431560_0 .net "load_weight", 0 0, L_0x600003dbc8c0;  1 drivers
v0x6000024315f0_0 .net "weight_in", 7 0, L_0x6000027d8000;  1 drivers
L_0x6000027dfe80 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d4a08;
L_0x6000027dff20 .cmp/eq 4, L_0x6000027dfe80, L_0x1300d4a50;
L_0x6000027d80a0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4a98;
L_0x6000027d8140 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4ae0;
L_0x6000027d81e0 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4b28;
L_0x6000027d8280 .cmp/eq 32, L_0x6000027d81e0, L_0x1300d4b70;
S_0x13805d5b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13805fd70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b780 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b7c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002430120_0 .net *"_ivl_11", 0 0, L_0x6000027d8500;  1 drivers
v0x6000024301b0_0 .net *"_ivl_12", 15 0, L_0x6000027d85a0;  1 drivers
v0x600002430240_0 .net/s *"_ivl_4", 15 0, L_0x6000027d8320;  1 drivers
v0x6000024302d0_0 .net/s *"_ivl_6", 15 0, L_0x6000027d83c0;  1 drivers
v0x600002430360_0 .net/s "a_signed", 7 0, v0x600002430510_0;  1 drivers
v0x6000024303f0_0 .net "act_in", 7 0, v0x600002436eb0_0;  alias, 1 drivers
v0x600002430480_0 .var "act_out", 7 0;
v0x600002430510_0 .var "act_reg", 7 0;
v0x6000024305a0_0 .net "clear_acc", 0 0, L_0x600003dbca80;  alias, 1 drivers
v0x600002430630_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024306c0_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002430750_0 .net "load_weight", 0 0, L_0x600003dbc8c0;  alias, 1 drivers
v0x6000024307e0_0 .net/s "product", 15 0, L_0x6000027d8460;  1 drivers
v0x600002430870_0 .net/s "product_ext", 31 0, L_0x6000027d8640;  1 drivers
v0x600002430900_0 .net "psum_in", 31 0, v0x60000243b330_0;  alias, 1 drivers
v0x600002430990_0 .var "psum_out", 31 0;
v0x600002430a20_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002430ab0_0 .net/s "w_signed", 7 0, v0x600002430bd0_0;  1 drivers
v0x600002430b40_0 .net "weight_in", 7 0, L_0x6000027d8000;  alias, 1 drivers
v0x600002430bd0_0 .var "weight_reg", 7 0;
L_0x6000027d8320 .extend/s 16, v0x600002430510_0;
L_0x6000027d83c0 .extend/s 16, v0x600002430bd0_0;
L_0x6000027d8460 .arith/mult 16, L_0x6000027d8320, L_0x6000027d83c0;
L_0x6000027d8500 .part L_0x6000027d8460, 15, 1;
LS_0x6000027d85a0_0_0 .concat [ 1 1 1 1], L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500;
LS_0x6000027d85a0_0_4 .concat [ 1 1 1 1], L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500;
LS_0x6000027d85a0_0_8 .concat [ 1 1 1 1], L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500;
LS_0x6000027d85a0_0_12 .concat [ 1 1 1 1], L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500, L_0x6000027d8500;
L_0x6000027d85a0 .concat [ 4 4 4 4], LS_0x6000027d85a0_0_0, LS_0x6000027d85a0_0_4, LS_0x6000027d85a0_0_8, LS_0x6000027d85a0_0_12;
L_0x6000027d8640 .concat [ 16 16 0 0], L_0x6000027d8460, L_0x6000027d85a0;
S_0x13805d720 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380648a0;
 .timescale 0 0;
P_0x600000c90140 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dbcbd0 .functor AND 1, v0x600002426d00_0, L_0x6000027d8780, C4<1>, C4<1>;
L_0x600003dbcc40 .functor AND 1, L_0x6000027d8960, v0x6000024257a0_0, C4<1>, C4<1>;
L_0x600003dbccb0 .functor OR 1, L_0x6000027d88c0, L_0x600003dbcc40, C4<0>, C4<0>;
L_0x600003dbcd20 .functor AND 1, L_0x1300d5080, L_0x600003dbccb0, C4<1>, C4<1>;
L_0x600003dbcd90 .functor AND 1, L_0x600003dbcd20, L_0x6000027d8aa0, C4<1>, C4<1>;
v0x6000024321c0_0 .net *"_ivl_0", 3 0, L_0x6000027d86e0;  1 drivers
L_0x1300d4c48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002432250_0 .net/2u *"_ivl_11", 2 0, L_0x1300d4c48;  1 drivers
v0x6000024322e0_0 .net *"_ivl_13", 0 0, L_0x6000027d88c0;  1 drivers
L_0x1300d4c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002432370_0 .net/2u *"_ivl_15", 2 0, L_0x1300d4c90;  1 drivers
v0x600002432400_0 .net *"_ivl_17", 0 0, L_0x6000027d8960;  1 drivers
v0x600002432490_0 .net *"_ivl_20", 0 0, L_0x600003dbcc40;  1 drivers
v0x600002432520_0 .net *"_ivl_22", 0 0, L_0x600003dbccb0;  1 drivers
v0x6000024325b0_0 .net *"_ivl_24", 0 0, L_0x600003dbcd20;  1 drivers
v0x600002432640_0 .net *"_ivl_25", 31 0, L_0x6000027d8a00;  1 drivers
L_0x1300d4cd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024326d0_0 .net *"_ivl_28", 15 0, L_0x1300d4cd8;  1 drivers
L_0x1300d4d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002432760_0 .net/2u *"_ivl_29", 31 0, L_0x1300d4d20;  1 drivers
L_0x1300d4bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024327f0_0 .net *"_ivl_3", 1 0, L_0x1300d4bb8;  1 drivers
v0x600002432880_0 .net *"_ivl_31", 0 0, L_0x6000027d8aa0;  1 drivers
L_0x1300d4c00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002432910_0 .net/2u *"_ivl_4", 3 0, L_0x1300d4c00;  1 drivers
v0x6000024329a0_0 .net *"_ivl_6", 0 0, L_0x6000027d8780;  1 drivers
v0x600002432a30_0 .net "do_clear", 0 0, L_0x600003dbcd90;  1 drivers
v0x600002432ac0_0 .net "load_weight", 0 0, L_0x600003dbcbd0;  1 drivers
v0x600002432b50_0 .net "weight_in", 7 0, L_0x6000027d8820;  1 drivers
L_0x6000027d86e0 .concat [ 2 2 0 0], v0x600002426c70_0, L_0x1300d4bb8;
L_0x6000027d8780 .cmp/eq 4, L_0x6000027d86e0, L_0x1300d4c00;
L_0x6000027d88c0 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4c48;
L_0x6000027d8960 .cmp/eq 3, v0x60000242cab0_0, L_0x1300d4c90;
L_0x6000027d8a00 .concat [ 16 16 0 0], v0x60000242c1b0_0, L_0x1300d4cd8;
L_0x6000027d8aa0 .cmp/eq 32, L_0x6000027d8a00, L_0x1300d4d20;
S_0x13805af60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x13805d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000388b800 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000388b840 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002431680_0 .net *"_ivl_11", 0 0, L_0x6000027d8d20;  1 drivers
v0x600002431710_0 .net *"_ivl_12", 15 0, L_0x6000027d8dc0;  1 drivers
v0x6000024317a0_0 .net/s *"_ivl_4", 15 0, L_0x6000027d8b40;  1 drivers
v0x600002431830_0 .net/s *"_ivl_6", 15 0, L_0x6000027d8be0;  1 drivers
v0x6000024318c0_0 .net/s "a_signed", 7 0, v0x600002431a70_0;  1 drivers
v0x600002431950_0 .net "act_in", 7 0, v0x600002430480_0;  alias, 1 drivers
v0x6000024319e0_0 .var "act_out", 7 0;
v0x600002431a70_0 .var "act_reg", 7 0;
v0x600002431b00_0 .net "clear_acc", 0 0, L_0x600003dbcd90;  alias, 1 drivers
v0x600002431b90_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002431c20_0 .net "enable", 0 0, L_0x600003dbd570;  alias, 1 drivers
v0x600002431cb0_0 .net "load_weight", 0 0, L_0x600003dbcbd0;  alias, 1 drivers
v0x600002431d40_0 .net/s "product", 15 0, L_0x6000027d8c80;  1 drivers
v0x600002431dd0_0 .net/s "product_ext", 31 0, L_0x6000027d8e60;  1 drivers
v0x600002431e60_0 .net "psum_in", 31 0, v0x600002434900_0;  alias, 1 drivers
v0x600002431ef0_0 .var "psum_out", 31 0;
v0x600002431f80_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002432010_0 .net/s "w_signed", 7 0, v0x600002432130_0;  1 drivers
v0x6000024320a0_0 .net "weight_in", 7 0, L_0x6000027d8820;  alias, 1 drivers
v0x600002432130_0 .var "weight_reg", 7 0;
L_0x6000027d8b40 .extend/s 16, v0x600002431a70_0;
L_0x6000027d8be0 .extend/s 16, v0x600002432130_0;
L_0x6000027d8c80 .arith/mult 16, L_0x6000027d8b40, L_0x6000027d8be0;
L_0x6000027d8d20 .part L_0x6000027d8c80, 15, 1;
LS_0x6000027d8dc0_0_0 .concat [ 1 1 1 1], L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20;
LS_0x6000027d8dc0_0_4 .concat [ 1 1 1 1], L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20;
LS_0x6000027d8dc0_0_8 .concat [ 1 1 1 1], L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20;
LS_0x6000027d8dc0_0_12 .concat [ 1 1 1 1], L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20, L_0x6000027d8d20;
L_0x6000027d8dc0 .concat [ 4 4 4 4], LS_0x6000027d8dc0_0_0, LS_0x6000027d8dc0_0_4, LS_0x6000027d8dc0_0_8, LS_0x6000027d8dc0_0_12;
L_0x6000027d8e60 .concat [ 16 16 0 0], L_0x6000027d8c80, L_0x6000027d8dc0;
S_0x13805b0d0 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90240 .param/l "row" 1 10 198, +C4<00>;
L_0x600003de68b0 .functor BUFZ 8, v0x600002444990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138058910 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c902c0 .param/l "row" 1 10 198, +C4<01>;
L_0x600003de6450 .functor BUFZ 8, v0x600002444c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138058a80 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90340 .param/l "row" 1 10 198, +C4<010>;
L_0x600003de5ff0 .functor BUFZ 8, v0x600002444f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380505a0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c903c0 .param/l "row" 1 10 198, +C4<011>;
L_0x600003de5b90 .functor BUFZ 8, v0x600002445200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138050710 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90440 .param/l "col" 1 10 279, +C4<00>;
L_0x600003dbd260 .functor BUFZ 32, v0x600002444630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002432be0_0 .net *"_ivl_2", 31 0, L_0x600003dbd260;  1 drivers
S_0x1381716d0 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c904c0 .param/l "col" 1 10 279, +C4<01>;
L_0x600003dbd2d0 .functor BUFZ 32, v0x600002444750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002432c70_0 .net *"_ivl_2", 31 0, L_0x600003dbd2d0;  1 drivers
S_0x138171840 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90540 .param/l "col" 1 10 279, +C4<010>;
L_0x600003dbd340 .functor BUFZ 32, v0x600002444870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002432d00_0 .net *"_ivl_2", 31 0, L_0x600003dbd340;  1 drivers
S_0x1381705d0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c905c0 .param/l "col" 1 10 279, +C4<011>;
L_0x600003dbd3b0 .functor BUFZ 32, L_0x600003dbd1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002432d90_0 .net *"_ivl_2", 31 0, L_0x600003dbd3b0;  1 drivers
S_0x138170740 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90640 .param/l "col" 1 10 206, +C4<00>;
S_0x13816fd50 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c906c0 .param/l "col" 1 10 206, +C4<01>;
S_0x13816fec0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c90740 .param/l "col" 1 10 206, +C4<010>;
S_0x138152f60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x1380b7430;
 .timescale 0 0;
P_0x600000c907c0 .param/l "col" 1 10 206, +C4<011>;
S_0x1381530d0 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x1380c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138148900 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x138148940 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x138148980 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x1381489c0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x138148a00 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x138148a40 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600003dbe370 .functor BUFZ 256, v0x60000242f4e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbe3e0 .functor BUFZ 256, v0x600002428090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbe450 .functor BUFZ 256, v0x60000242ee20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000242e400_0 .var/i "b", 31 0;
v0x60000242e490 .array "bank_addr", 3 0, 7 0;
v0x60000242e520_0 .net "bank_dma", 1 0, L_0x6000027d4aa0;  1 drivers
v0x60000242e5b0_0 .var "bank_dma_d", 1 0;
v0x60000242e640_0 .net "bank_mxu_a", 1 0, L_0x6000027d48c0;  1 drivers
v0x60000242e6d0_0 .var "bank_mxu_a_d", 1 0;
v0x60000242e760_0 .net "bank_mxu_o", 1 0, L_0x6000027d4960;  1 drivers
v0x60000242e7f0_0 .net "bank_mxu_w", 1 0, L_0x6000027d4820;  1 drivers
v0x60000242e880_0 .var "bank_mxu_w_d", 1 0;
v0x60000242e910 .array "bank_rdata", 3 0;
v0x60000242e910_0 .net v0x60000242e910 0, 255 0, v0x60000242d050_0; 1 drivers
v0x60000242e910_1 .net v0x60000242e910 1, 255 0, v0x60000242d560_0; 1 drivers
v0x60000242e910_2 .net v0x60000242e910 2, 255 0, v0x60000242da70_0; 1 drivers
v0x60000242e910_3 .net v0x60000242e910 3, 255 0, v0x60000242df80_0; 1 drivers
v0x60000242e9a0_0 .var "bank_re", 3 0;
v0x60000242ea30_0 .net "bank_vpu", 1 0, L_0x6000027d4a00;  1 drivers
v0x60000242eac0_0 .var "bank_vpu_d", 1 0;
v0x60000242eb50 .array "bank_wdata", 3 0, 255 0;
v0x60000242ebe0_0 .var "bank_we", 3 0;
v0x60000242ec70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242ed00_0 .net "dma_addr", 19 0, v0x600002448f30_0;  alias, 1 drivers
v0x60000242ed90_0 .net "dma_rdata", 255 0, L_0x600003dbe450;  alias, 1 drivers
v0x60000242ee20_0 .var "dma_rdata_reg", 255 0;
v0x60000242eeb0_0 .net "dma_re", 0 0, L_0x600003dbde30;  alias, 1 drivers
v0x60000242ef40_0 .net "dma_ready", 0 0, L_0x6000027d50e0;  alias, 1 drivers
v0x60000242efd0_0 .net "dma_wdata", 255 0, L_0x600003dbdd50;  alias, 1 drivers
v0x60000242f060_0 .net "dma_we", 0 0, L_0x600003dbddc0;  alias, 1 drivers
v0x60000242f0f0_0 .var "grant_dma", 3 0;
v0x60000242f180_0 .var "grant_mxu_a", 3 0;
v0x60000242f210_0 .var "grant_mxu_o", 3 0;
v0x60000242f2a0_0 .var "grant_mxu_w", 3 0;
v0x60000242f330_0 .var "grant_vpu", 3 0;
v0x60000242f3c0_0 .net "mxu_a_addr", 19 0, L_0x6000027d9c20;  alias, 1 drivers
v0x60000242f450_0 .net "mxu_a_rdata", 255 0, L_0x600003dbe370;  alias, 1 drivers
v0x60000242f4e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000242f570_0 .net "mxu_a_re", 0 0, L_0x6000027d9cc0;  alias, 1 drivers
v0x60000242f600_0 .net "mxu_a_ready", 0 0, L_0x6000027d4fa0;  alias, 1 drivers
v0x60000242f690_0 .net "mxu_o_addr", 19 0, L_0x6000027d9ea0;  alias, 1 drivers
v0x60000242f720_0 .net "mxu_o_ready", 0 0, L_0x6000027d5040;  alias, 1 drivers
v0x60000242f7b0_0 .net "mxu_o_wdata", 255 0, L_0x6000027da080;  alias, 1 drivers
v0x60000242f840_0 .net "mxu_o_we", 0 0, L_0x600003dbd810;  alias, 1 drivers
v0x60000242f8d0_0 .net "mxu_w_addr", 19 0, L_0x6000027d99a0;  alias, 1 drivers
v0x60000242f960_0 .net "mxu_w_rdata", 255 0, v0x60000242f9f0_0;  alias, 1 drivers
v0x60000242f9f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000242fa80_0 .net "mxu_w_re", 0 0, L_0x6000027d9a40;  alias, 1 drivers
v0x60000242fb10_0 .net "mxu_w_ready", 0 0, L_0x6000027d4e60;  alias, 1 drivers
v0x60000242fba0_0 .var "req_dma", 3 0;
v0x60000242fc30_0 .var "req_mxu_a", 3 0;
v0x60000242fcc0_0 .var "req_mxu_o", 3 0;
v0x60000242fd50_0 .var "req_mxu_w", 3 0;
v0x60000242fde0_0 .var "req_vpu", 3 0;
v0x60000242fe70_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000242ff00_0 .net "vpu_addr", 19 0, v0x600002429830_0;  alias, 1 drivers
v0x600002428000_0 .net "vpu_rdata", 255 0, L_0x600003dbe3e0;  alias, 1 drivers
v0x600002428090_0 .var "vpu_rdata_reg", 255 0;
v0x600002428120_0 .net "vpu_re", 0 0, L_0x600003dbdc00;  alias, 1 drivers
v0x6000024281b0_0 .net "vpu_ready", 0 0, L_0x6000027d4f00;  alias, 1 drivers
v0x600002428240_0 .net "vpu_wdata", 255 0, L_0x600003dbdb20;  alias, 1 drivers
v0x6000024282d0_0 .net "vpu_we", 0 0, L_0x600003dbdb90;  alias, 1 drivers
v0x600002428360_0 .net "word_dma", 7 0, L_0x6000027d4dc0;  1 drivers
v0x6000024283f0_0 .net "word_mxu_a", 7 0, L_0x6000027d4be0;  1 drivers
v0x600002428480_0 .net "word_mxu_o", 7 0, L_0x6000027d4c80;  1 drivers
v0x600002428510_0 .net "word_mxu_w", 7 0, L_0x6000027d4b40;  1 drivers
v0x6000024285a0_0 .net "word_vpu", 7 0, L_0x6000027d4d20;  1 drivers
E_0x600000c90fc0/0 .event anyedge, v0x60000242e880_0, v0x60000242d050_0, v0x60000242d560_0, v0x60000242da70_0;
E_0x600000c90fc0/1 .event anyedge, v0x60000242df80_0, v0x60000242e6d0_0, v0x60000242eac0_0, v0x60000242e5b0_0;
E_0x600000c90fc0 .event/or E_0x600000c90fc0/0, E_0x600000c90fc0/1;
E_0x600000c91040/0 .event anyedge, v0x60000242fd50_0, v0x60000242fc30_0, v0x60000242fcc0_0, v0x60000242fde0_0;
E_0x600000c91040/1 .event anyedge, v0x60000242fba0_0, v0x60000242f2a0_0, v0x600002428510_0, v0x60000242f180_0;
E_0x600000c91040/2 .event anyedge, v0x6000024283f0_0, v0x60000242f210_0, v0x600002428480_0, v0x60000242f7b0_0;
E_0x600000c91040/3 .event anyedge, v0x60000242f330_0, v0x6000024285a0_0, v0x600002428240_0, v0x6000024282d0_0;
E_0x600000c91040/4 .event anyedge, v0x600002428120_0, v0x60000242f0f0_0, v0x600002428360_0, v0x600002449200_0;
E_0x600000c91040/5 .event anyedge, v0x600002449320_0, v0x600002449050_0;
E_0x600000c91040 .event/or E_0x600000c91040/0, E_0x600000c91040/1, E_0x600000c91040/2, E_0x600000c91040/3, E_0x600000c91040/4, E_0x600000c91040/5;
E_0x600000c91080/0 .event anyedge, v0x60000242fa80_0, v0x60000242e7f0_0, v0x60000242f570_0, v0x60000242e640_0;
E_0x600000c91080/1 .event anyedge, v0x60000242f840_0, v0x60000242e760_0, v0x6000024282d0_0, v0x600002428120_0;
E_0x600000c91080/2 .event anyedge, v0x60000242ea30_0, v0x600002449320_0, v0x600002449050_0, v0x60000242e520_0;
E_0x600000c91080 .event/or E_0x600000c91080/0, E_0x600000c91080/1, E_0x600000c91080/2;
L_0x6000027d4320 .part v0x60000242ebe0_0, 0, 1;
L_0x6000027d43c0 .part v0x60000242e9a0_0, 0, 1;
L_0x6000027d4460 .part v0x60000242ebe0_0, 1, 1;
L_0x6000027d4500 .part v0x60000242e9a0_0, 1, 1;
L_0x6000027d45a0 .part v0x60000242ebe0_0, 2, 1;
L_0x6000027d4640 .part v0x60000242e9a0_0, 2, 1;
L_0x6000027d46e0 .part v0x60000242ebe0_0, 3, 1;
L_0x6000027d4780 .part v0x60000242e9a0_0, 3, 1;
L_0x6000027d4820 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027d99a0 (v0x60000242e1c0_0) S_0x13813cae0;
L_0x6000027d48c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027d9c20 (v0x60000242e1c0_0) S_0x13813cae0;
L_0x6000027d4960 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027d9ea0 (v0x60000242e1c0_0) S_0x13813cae0;
L_0x6000027d4a00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600002429830_0 (v0x60000242e1c0_0) S_0x13813cae0;
L_0x6000027d4aa0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600002448f30_0 (v0x60000242e1c0_0) S_0x13813cae0;
L_0x6000027d4b40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027d99a0 (v0x60000242e2e0_0) S_0x13813a320;
L_0x6000027d4be0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027d9c20 (v0x60000242e2e0_0) S_0x13813a320;
L_0x6000027d4c80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027d9ea0 (v0x60000242e2e0_0) S_0x13813a320;
L_0x6000027d4d20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600002429830_0 (v0x60000242e2e0_0) S_0x13813a320;
L_0x6000027d4dc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600002448f30_0 (v0x60000242e2e0_0) S_0x13813a320;
L_0x6000027d4e60 .part/v v0x60000242f2a0_0, L_0x6000027d4820, 1;
L_0x6000027d4fa0 .part/v v0x60000242f180_0, L_0x6000027d48c0, 1;
L_0x6000027d5040 .part/v v0x60000242f210_0, L_0x6000027d4960, 1;
L_0x6000027d4f00 .part/v v0x60000242f330_0, L_0x6000027d4a00, 1;
L_0x6000027d50e0 .part/v v0x60000242f0f0_0, L_0x6000027d4aa0, 1;
S_0x138148a80 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x1381530d0;
 .timescale 0 0;
P_0x600000c910c0 .param/l "i" 1 12 184, +C4<00>;
S_0x138143c60 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x138148a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388ad80 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388adc0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000242e490_0 .array/port v0x60000242e490, 0;
v0x60000242ce10_0 .net "addr", 7 0, v0x60000242e490_0;  1 drivers
v0x60000242cea0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242cf30_0 .var/i "i", 31 0;
v0x60000242cfc0 .array "mem", 255 0, 255 0;
v0x60000242d050_0 .var "rdata", 255 0;
v0x60000242d0e0_0 .net "re", 0 0, L_0x6000027d43c0;  1 drivers
v0x60000242eb50_0 .array/port v0x60000242eb50, 0;
v0x60000242d170_0 .net "wdata", 255 0, v0x60000242eb50_0;  1 drivers
v0x60000242d200_0 .net "we", 0 0, L_0x6000027d4320;  1 drivers
S_0x138143dd0 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x1381530d0;
 .timescale 0 0;
P_0x600000c91200 .param/l "i" 1 12 184, +C4<01>;
S_0x138141610 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x138143dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388b880 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388b8c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000242e490_1 .array/port v0x60000242e490, 1;
v0x60000242d320_0 .net "addr", 7 0, v0x60000242e490_1;  1 drivers
v0x60000242d3b0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242d440_0 .var/i "i", 31 0;
v0x60000242d4d0 .array "mem", 255 0, 255 0;
v0x60000242d560_0 .var "rdata", 255 0;
v0x60000242d5f0_0 .net "re", 0 0, L_0x6000027d4500;  1 drivers
v0x60000242eb50_1 .array/port v0x60000242eb50, 1;
v0x60000242d680_0 .net "wdata", 255 0, v0x60000242eb50_1;  1 drivers
v0x60000242d710_0 .net "we", 0 0, L_0x6000027d4460;  1 drivers
S_0x138141780 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x1381530d0;
 .timescale 0 0;
P_0x600000c91340 .param/l "i" 1 12 184, +C4<010>;
S_0x13813efc0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x138141780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388b900 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388b940 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000242e490_2 .array/port v0x60000242e490, 2;
v0x60000242d830_0 .net "addr", 7 0, v0x60000242e490_2;  1 drivers
v0x60000242d8c0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242d950_0 .var/i "i", 31 0;
v0x60000242d9e0 .array "mem", 255 0, 255 0;
v0x60000242da70_0 .var "rdata", 255 0;
v0x60000242db00_0 .net "re", 0 0, L_0x6000027d4640;  1 drivers
v0x60000242eb50_2 .array/port v0x60000242eb50, 2;
v0x60000242db90_0 .net "wdata", 255 0, v0x60000242eb50_2;  1 drivers
v0x60000242dc20_0 .net "we", 0 0, L_0x6000027d45a0;  1 drivers
S_0x13813f130 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x1381530d0;
 .timescale 0 0;
P_0x600000c91480 .param/l "i" 1 12 184, +C4<011>;
S_0x13813c970 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x13813f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000388b980 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x60000388b9c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000242e490_3 .array/port v0x60000242e490, 3;
v0x60000242dd40_0 .net "addr", 7 0, v0x60000242e490_3;  1 drivers
v0x60000242ddd0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000242de60_0 .var/i "i", 31 0;
v0x60000242def0 .array "mem", 255 0, 255 0;
v0x60000242df80_0 .var "rdata", 255 0;
v0x60000242e010_0 .net "re", 0 0, L_0x6000027d4780;  1 drivers
v0x60000242eb50_3 .array/port v0x60000242eb50, 3;
v0x60000242e0a0_0 .net "wdata", 255 0, v0x60000242eb50_3;  1 drivers
v0x60000242e130_0 .net "we", 0 0, L_0x6000027d46e0;  1 drivers
S_0x13813cae0 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x1381530d0;
 .timescale 0 0;
v0x60000242e1c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13813cae0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000242e1c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000242e1c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13813a320 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x1381530d0;
 .timescale 0 0;
v0x60000242e2e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13813a320
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000242e2e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13813a490 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x1380c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12f82d200 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x12f82d240 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x12f82d280 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x12f82d2c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x12f82d300 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x12f82d340 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x12f82d380 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x12f82d3c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x12f82d400 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x12f82d440 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x12f82d480 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x12f82d4c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x12f82d500 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x12f82d540 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x12f82d580 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x12f82d5c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x12f82d600 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x12f82d640 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x12f82d680 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x12f82d6c0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x12f82d700 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x12f82d740 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x12f82d780 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x12f82d7c0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x12f82d800 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x12f82d840 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x12f82d880 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x12f82d8c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x12f82d900 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600003dbd960 .functor BUFZ 256, L_0x6000027dbac0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbd9d0 .functor BUFZ 256, L_0x6000027dbc00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbda40 .functor BUFZ 1, v0x600002428fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbdb20 .functor BUFZ 256, v0x600002429b90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbdb90 .functor BUFZ 1, v0x600002429cb0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbdc00 .functor BUFZ 1, v0x6000024299e0_0, C4<0>, C4<0>, C4<0>;
v0x600002428630_0 .net *"_ivl_48", 255 0, L_0x6000027dbac0;  1 drivers
v0x6000024286c0_0 .net *"_ivl_50", 6 0, L_0x6000027dbb60;  1 drivers
L_0x1300d5428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002428750_0 .net *"_ivl_53", 1 0, L_0x1300d5428;  1 drivers
v0x6000024287e0_0 .net *"_ivl_56", 255 0, L_0x6000027dbc00;  1 drivers
v0x600002428870_0 .net *"_ivl_58", 6 0, L_0x6000027dbca0;  1 drivers
L_0x1300d5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002428900_0 .net *"_ivl_61", 1 0, L_0x1300d5470;  1 drivers
L_0x1300d54b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002428990_0 .net/2u *"_ivl_64", 2 0, L_0x1300d54b8;  1 drivers
v0x600002428a20_0 .var "addr_reg", 19 0;
v0x600002428ab0_0 .var "alu_result", 255 0;
v0x600002428b40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002428bd0_0 .net "cmd", 127 0, v0x600002444360_0;  alias, 1 drivers
v0x600002428c60_0 .net "cmd_done", 0 0, L_0x600003dbda40;  alias, 1 drivers
v0x600002428cf0_0 .net "cmd_ready", 0 0, L_0x6000027dbd40;  alias, 1 drivers
v0x600002428d80_0 .var "cmd_reg", 127 0;
v0x600002428e10_0 .net "cmd_valid", 0 0, L_0x600003de0770;  alias, 1 drivers
v0x600002428ea0_0 .net "count", 15 0, L_0x6000027dba20;  1 drivers
v0x600002428f30_0 .var "count_reg", 15 0;
v0x600002428fc0_0 .var "done_reg", 0 0;
v0x600002429050_0 .var "elem_count", 15 0;
v0x6000024290e0_0 .net "imm", 15 0, L_0x6000027db8e0;  1 drivers
v0x600002429170_0 .var "imm_reg", 15 0;
v0x600002429200_0 .var/i "lane", 31 0;
v0x600002429290 .array "lane_a", 15 0;
v0x600002429290_0 .net v0x600002429290 0, 15 0, L_0x6000027da1c0; 1 drivers
v0x600002429290_1 .net v0x600002429290 1, 15 0, L_0x6000027da300; 1 drivers
v0x600002429290_2 .net v0x600002429290 2, 15 0, L_0x6000027da440; 1 drivers
v0x600002429290_3 .net v0x600002429290 3, 15 0, L_0x6000027da580; 1 drivers
v0x600002429290_4 .net v0x600002429290 4, 15 0, L_0x6000027da6c0; 1 drivers
v0x600002429290_5 .net v0x600002429290 5, 15 0, L_0x6000027da800; 1 drivers
v0x600002429290_6 .net v0x600002429290 6, 15 0, L_0x6000027da940; 1 drivers
v0x600002429290_7 .net v0x600002429290 7, 15 0, L_0x6000027daa80; 1 drivers
v0x600002429290_8 .net v0x600002429290 8, 15 0, L_0x6000027dabc0; 1 drivers
v0x600002429290_9 .net v0x600002429290 9, 15 0, L_0x6000027dad00; 1 drivers
v0x600002429290_10 .net v0x600002429290 10, 15 0, L_0x6000027daee0; 1 drivers
v0x600002429290_11 .net v0x600002429290 11, 15 0, L_0x6000027daf80; 1 drivers
v0x600002429290_12 .net v0x600002429290 12, 15 0, L_0x6000027db0c0; 1 drivers
v0x600002429290_13 .net v0x600002429290 13, 15 0, L_0x6000027db200; 1 drivers
v0x600002429290_14 .net v0x600002429290 14, 15 0, L_0x6000027db340; 1 drivers
v0x600002429290_15 .net v0x600002429290 15, 15 0, L_0x6000027db480; 1 drivers
v0x600002429320 .array "lane_b", 15 0;
v0x600002429320_0 .net v0x600002429320 0, 15 0, L_0x6000027da260; 1 drivers
v0x600002429320_1 .net v0x600002429320 1, 15 0, L_0x6000027da3a0; 1 drivers
v0x600002429320_2 .net v0x600002429320 2, 15 0, L_0x6000027da4e0; 1 drivers
v0x600002429320_3 .net v0x600002429320 3, 15 0, L_0x6000027da620; 1 drivers
v0x600002429320_4 .net v0x600002429320 4, 15 0, L_0x6000027da760; 1 drivers
v0x600002429320_5 .net v0x600002429320 5, 15 0, L_0x6000027da8a0; 1 drivers
v0x600002429320_6 .net v0x600002429320 6, 15 0, L_0x6000027da9e0; 1 drivers
v0x600002429320_7 .net v0x600002429320 7, 15 0, L_0x6000027dab20; 1 drivers
v0x600002429320_8 .net v0x600002429320 8, 15 0, L_0x6000027dac60; 1 drivers
v0x600002429320_9 .net v0x600002429320 9, 15 0, L_0x6000027dae40; 1 drivers
v0x600002429320_10 .net v0x600002429320 10, 15 0, L_0x6000027dada0; 1 drivers
v0x600002429320_11 .net v0x600002429320 11, 15 0, L_0x6000027db020; 1 drivers
v0x600002429320_12 .net v0x600002429320 12, 15 0, L_0x6000027db160; 1 drivers
v0x600002429320_13 .net v0x600002429320 13, 15 0, L_0x6000027db2a0; 1 drivers
v0x600002429320_14 .net v0x600002429320 14, 15 0, L_0x6000027db3e0; 1 drivers
v0x600002429320_15 .net v0x600002429320 15, 15 0, L_0x6000027db520; 1 drivers
v0x6000024293b0 .array "lane_result", 15 0, 15 0;
v0x600002429440_0 .net "mem_addr", 19 0, L_0x6000027db980;  1 drivers
v0x6000024294d0_0 .var "mem_addr_reg", 19 0;
v0x600002429560_0 .net "opcode", 7 0, L_0x6000027db5c0;  1 drivers
v0x6000024295f0_0 .var "reduce_result", 15 0;
v0x600002429680 .array "reduce_tree", 79 0, 15 0;
v0x600002429710_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024297a0_0 .net "sram_addr", 19 0, v0x600002429830_0;  alias, 1 drivers
v0x600002429830_0 .var "sram_addr_reg", 19 0;
v0x6000024298c0_0 .net "sram_rdata", 255 0, L_0x600003dbe3e0;  alias, 1 drivers
v0x600002429950_0 .net "sram_re", 0 0, L_0x600003dbdc00;  alias, 1 drivers
v0x6000024299e0_0 .var "sram_re_reg", 0 0;
v0x600002429a70_0 .net "sram_ready", 0 0, L_0x6000027d4f00;  alias, 1 drivers
v0x600002429b00_0 .net "sram_wdata", 255 0, L_0x600003dbdb20;  alias, 1 drivers
v0x600002429b90_0 .var "sram_wdata_reg", 255 0;
v0x600002429c20_0 .net "sram_we", 0 0, L_0x600003dbdb90;  alias, 1 drivers
v0x600002429cb0_0 .var "sram_we_reg", 0 0;
v0x600002429d40_0 .var/i "stage", 31 0;
v0x600002429dd0_0 .var "state", 2 0;
v0x600002429e60_0 .net "subop", 7 0, L_0x6000027db660;  1 drivers
v0x600002429ef0_0 .var "subop_reg", 7 0;
v0x600002429f80_0 .net "vd", 4 0, L_0x6000027db700;  1 drivers
v0x60000242a010_0 .var "vd_reg", 4 0;
v0x60000242a0a0 .array "vrf", 31 0, 255 0;
v0x60000242a130_0 .net "vs1", 4 0, L_0x6000027db7a0;  1 drivers
v0x60000242a1c0_0 .net "vs1_data", 255 0, L_0x600003dbd960;  1 drivers
v0x60000242a250_0 .var "vs1_reg", 4 0;
v0x60000242a2e0_0 .net "vs2", 4 0, L_0x6000027db840;  1 drivers
v0x60000242a370_0 .net "vs2_data", 255 0, L_0x600003dbd9d0;  1 drivers
v0x60000242a400_0 .var "vs2_reg", 4 0;
E_0x600000c91d80/0 .event anyedge, v0x600002429290_0, v0x600002429290_1, v0x600002429290_2, v0x600002429290_3;
E_0x600000c91d80/1 .event anyedge, v0x600002429290_4, v0x600002429290_5, v0x600002429290_6, v0x600002429290_7;
E_0x600000c91d80/2 .event anyedge, v0x600002429290_8, v0x600002429290_9, v0x600002429290_10, v0x600002429290_11;
E_0x600000c91d80/3 .event anyedge, v0x600002429290_12, v0x600002429290_13, v0x600002429290_14, v0x600002429290_15;
v0x600002429680_0 .array/port v0x600002429680, 0;
v0x600002429680_1 .array/port v0x600002429680, 1;
v0x600002429680_2 .array/port v0x600002429680, 2;
E_0x600000c91d80/4 .event anyedge, v0x600002429ef0_0, v0x600002429680_0, v0x600002429680_1, v0x600002429680_2;
v0x600002429680_3 .array/port v0x600002429680, 3;
v0x600002429680_4 .array/port v0x600002429680, 4;
v0x600002429680_5 .array/port v0x600002429680, 5;
v0x600002429680_6 .array/port v0x600002429680, 6;
E_0x600000c91d80/5 .event anyedge, v0x600002429680_3, v0x600002429680_4, v0x600002429680_5, v0x600002429680_6;
v0x600002429680_7 .array/port v0x600002429680, 7;
v0x600002429680_8 .array/port v0x600002429680, 8;
v0x600002429680_9 .array/port v0x600002429680, 9;
v0x600002429680_10 .array/port v0x600002429680, 10;
E_0x600000c91d80/6 .event anyedge, v0x600002429680_7, v0x600002429680_8, v0x600002429680_9, v0x600002429680_10;
v0x600002429680_11 .array/port v0x600002429680, 11;
v0x600002429680_12 .array/port v0x600002429680, 12;
v0x600002429680_13 .array/port v0x600002429680, 13;
v0x600002429680_14 .array/port v0x600002429680, 14;
E_0x600000c91d80/7 .event anyedge, v0x600002429680_11, v0x600002429680_12, v0x600002429680_13, v0x600002429680_14;
v0x600002429680_15 .array/port v0x600002429680, 15;
v0x600002429680_16 .array/port v0x600002429680, 16;
v0x600002429680_17 .array/port v0x600002429680, 17;
v0x600002429680_18 .array/port v0x600002429680, 18;
E_0x600000c91d80/8 .event anyedge, v0x600002429680_15, v0x600002429680_16, v0x600002429680_17, v0x600002429680_18;
v0x600002429680_19 .array/port v0x600002429680, 19;
v0x600002429680_20 .array/port v0x600002429680, 20;
v0x600002429680_21 .array/port v0x600002429680, 21;
v0x600002429680_22 .array/port v0x600002429680, 22;
E_0x600000c91d80/9 .event anyedge, v0x600002429680_19, v0x600002429680_20, v0x600002429680_21, v0x600002429680_22;
v0x600002429680_23 .array/port v0x600002429680, 23;
v0x600002429680_24 .array/port v0x600002429680, 24;
v0x600002429680_25 .array/port v0x600002429680, 25;
v0x600002429680_26 .array/port v0x600002429680, 26;
E_0x600000c91d80/10 .event anyedge, v0x600002429680_23, v0x600002429680_24, v0x600002429680_25, v0x600002429680_26;
v0x600002429680_27 .array/port v0x600002429680, 27;
v0x600002429680_28 .array/port v0x600002429680, 28;
v0x600002429680_29 .array/port v0x600002429680, 29;
v0x600002429680_30 .array/port v0x600002429680, 30;
E_0x600000c91d80/11 .event anyedge, v0x600002429680_27, v0x600002429680_28, v0x600002429680_29, v0x600002429680_30;
v0x600002429680_31 .array/port v0x600002429680, 31;
v0x600002429680_32 .array/port v0x600002429680, 32;
v0x600002429680_33 .array/port v0x600002429680, 33;
v0x600002429680_34 .array/port v0x600002429680, 34;
E_0x600000c91d80/12 .event anyedge, v0x600002429680_31, v0x600002429680_32, v0x600002429680_33, v0x600002429680_34;
v0x600002429680_35 .array/port v0x600002429680, 35;
v0x600002429680_36 .array/port v0x600002429680, 36;
v0x600002429680_37 .array/port v0x600002429680, 37;
v0x600002429680_38 .array/port v0x600002429680, 38;
E_0x600000c91d80/13 .event anyedge, v0x600002429680_35, v0x600002429680_36, v0x600002429680_37, v0x600002429680_38;
v0x600002429680_39 .array/port v0x600002429680, 39;
v0x600002429680_40 .array/port v0x600002429680, 40;
v0x600002429680_41 .array/port v0x600002429680, 41;
v0x600002429680_42 .array/port v0x600002429680, 42;
E_0x600000c91d80/14 .event anyedge, v0x600002429680_39, v0x600002429680_40, v0x600002429680_41, v0x600002429680_42;
v0x600002429680_43 .array/port v0x600002429680, 43;
v0x600002429680_44 .array/port v0x600002429680, 44;
v0x600002429680_45 .array/port v0x600002429680, 45;
v0x600002429680_46 .array/port v0x600002429680, 46;
E_0x600000c91d80/15 .event anyedge, v0x600002429680_43, v0x600002429680_44, v0x600002429680_45, v0x600002429680_46;
v0x600002429680_47 .array/port v0x600002429680, 47;
v0x600002429680_48 .array/port v0x600002429680, 48;
v0x600002429680_49 .array/port v0x600002429680, 49;
v0x600002429680_50 .array/port v0x600002429680, 50;
E_0x600000c91d80/16 .event anyedge, v0x600002429680_47, v0x600002429680_48, v0x600002429680_49, v0x600002429680_50;
v0x600002429680_51 .array/port v0x600002429680, 51;
v0x600002429680_52 .array/port v0x600002429680, 52;
v0x600002429680_53 .array/port v0x600002429680, 53;
v0x600002429680_54 .array/port v0x600002429680, 54;
E_0x600000c91d80/17 .event anyedge, v0x600002429680_51, v0x600002429680_52, v0x600002429680_53, v0x600002429680_54;
v0x600002429680_55 .array/port v0x600002429680, 55;
v0x600002429680_56 .array/port v0x600002429680, 56;
v0x600002429680_57 .array/port v0x600002429680, 57;
v0x600002429680_58 .array/port v0x600002429680, 58;
E_0x600000c91d80/18 .event anyedge, v0x600002429680_55, v0x600002429680_56, v0x600002429680_57, v0x600002429680_58;
v0x600002429680_59 .array/port v0x600002429680, 59;
v0x600002429680_60 .array/port v0x600002429680, 60;
v0x600002429680_61 .array/port v0x600002429680, 61;
v0x600002429680_62 .array/port v0x600002429680, 62;
E_0x600000c91d80/19 .event anyedge, v0x600002429680_59, v0x600002429680_60, v0x600002429680_61, v0x600002429680_62;
v0x600002429680_63 .array/port v0x600002429680, 63;
v0x600002429680_64 .array/port v0x600002429680, 64;
v0x600002429680_65 .array/port v0x600002429680, 65;
v0x600002429680_66 .array/port v0x600002429680, 66;
E_0x600000c91d80/20 .event anyedge, v0x600002429680_63, v0x600002429680_64, v0x600002429680_65, v0x600002429680_66;
v0x600002429680_67 .array/port v0x600002429680, 67;
v0x600002429680_68 .array/port v0x600002429680, 68;
v0x600002429680_69 .array/port v0x600002429680, 69;
v0x600002429680_70 .array/port v0x600002429680, 70;
E_0x600000c91d80/21 .event anyedge, v0x600002429680_67, v0x600002429680_68, v0x600002429680_69, v0x600002429680_70;
v0x600002429680_71 .array/port v0x600002429680, 71;
v0x600002429680_72 .array/port v0x600002429680, 72;
v0x600002429680_73 .array/port v0x600002429680, 73;
v0x600002429680_74 .array/port v0x600002429680, 74;
E_0x600000c91d80/22 .event anyedge, v0x600002429680_71, v0x600002429680_72, v0x600002429680_73, v0x600002429680_74;
v0x600002429680_75 .array/port v0x600002429680, 75;
v0x600002429680_76 .array/port v0x600002429680, 76;
v0x600002429680_77 .array/port v0x600002429680, 77;
v0x600002429680_78 .array/port v0x600002429680, 78;
E_0x600000c91d80/23 .event anyedge, v0x600002429680_75, v0x600002429680_76, v0x600002429680_77, v0x600002429680_78;
v0x600002429680_79 .array/port v0x600002429680, 79;
E_0x600000c91d80/24 .event anyedge, v0x600002429680_79;
E_0x600000c91d80 .event/or E_0x600000c91d80/0, E_0x600000c91d80/1, E_0x600000c91d80/2, E_0x600000c91d80/3, E_0x600000c91d80/4, E_0x600000c91d80/5, E_0x600000c91d80/6, E_0x600000c91d80/7, E_0x600000c91d80/8, E_0x600000c91d80/9, E_0x600000c91d80/10, E_0x600000c91d80/11, E_0x600000c91d80/12, E_0x600000c91d80/13, E_0x600000c91d80/14, E_0x600000c91d80/15, E_0x600000c91d80/16, E_0x600000c91d80/17, E_0x600000c91d80/18, E_0x600000c91d80/19, E_0x600000c91d80/20, E_0x600000c91d80/21, E_0x600000c91d80/22, E_0x600000c91d80/23, E_0x600000c91d80/24;
L_0x6000027da1c0 .part L_0x600003dbd960, 0, 16;
L_0x6000027da260 .part L_0x600003dbd9d0, 0, 16;
L_0x6000027da300 .part L_0x600003dbd960, 16, 16;
L_0x6000027da3a0 .part L_0x600003dbd9d0, 16, 16;
L_0x6000027da440 .part L_0x600003dbd960, 32, 16;
L_0x6000027da4e0 .part L_0x600003dbd9d0, 32, 16;
L_0x6000027da580 .part L_0x600003dbd960, 48, 16;
L_0x6000027da620 .part L_0x600003dbd9d0, 48, 16;
L_0x6000027da6c0 .part L_0x600003dbd960, 64, 16;
L_0x6000027da760 .part L_0x600003dbd9d0, 64, 16;
L_0x6000027da800 .part L_0x600003dbd960, 80, 16;
L_0x6000027da8a0 .part L_0x600003dbd9d0, 80, 16;
L_0x6000027da940 .part L_0x600003dbd960, 96, 16;
L_0x6000027da9e0 .part L_0x600003dbd9d0, 96, 16;
L_0x6000027daa80 .part L_0x600003dbd960, 112, 16;
L_0x6000027dab20 .part L_0x600003dbd9d0, 112, 16;
L_0x6000027dabc0 .part L_0x600003dbd960, 128, 16;
L_0x6000027dac60 .part L_0x600003dbd9d0, 128, 16;
L_0x6000027dad00 .part L_0x600003dbd960, 144, 16;
L_0x6000027dae40 .part L_0x600003dbd9d0, 144, 16;
L_0x6000027daee0 .part L_0x600003dbd960, 160, 16;
L_0x6000027dada0 .part L_0x600003dbd9d0, 160, 16;
L_0x6000027daf80 .part L_0x600003dbd960, 176, 16;
L_0x6000027db020 .part L_0x600003dbd9d0, 176, 16;
L_0x6000027db0c0 .part L_0x600003dbd960, 192, 16;
L_0x6000027db160 .part L_0x600003dbd9d0, 192, 16;
L_0x6000027db200 .part L_0x600003dbd960, 208, 16;
L_0x6000027db2a0 .part L_0x600003dbd9d0, 208, 16;
L_0x6000027db340 .part L_0x600003dbd960, 224, 16;
L_0x6000027db3e0 .part L_0x600003dbd9d0, 224, 16;
L_0x6000027db480 .part L_0x600003dbd960, 240, 16;
L_0x6000027db520 .part L_0x600003dbd9d0, 240, 16;
L_0x6000027db5c0 .part v0x600002444360_0, 120, 8;
L_0x6000027db660 .part v0x600002444360_0, 112, 8;
L_0x6000027db700 .part v0x600002444360_0, 107, 5;
L_0x6000027db7a0 .part v0x600002444360_0, 102, 5;
L_0x6000027db840 .part v0x600002444360_0, 97, 5;
L_0x6000027db8e0 .part v0x600002444360_0, 32, 16;
L_0x6000027db980 .part v0x600002444360_0, 76, 20;
L_0x6000027dba20 .part v0x600002444360_0, 48, 16;
L_0x6000027dbac0 .array/port v0x60000242a0a0, L_0x6000027dbb60;
L_0x6000027dbb60 .concat [ 5 2 0 0], v0x60000242a250_0, L_0x1300d5428;
L_0x6000027dbc00 .array/port v0x60000242a0a0, L_0x6000027dbca0;
L_0x6000027dbca0 .concat [ 5 2 0 0], v0x60000242a400_0, L_0x1300d5470;
L_0x6000027dbd40 .cmp/eq 3, v0x600002429dd0_0, L_0x1300d54b8;
S_0x138133030 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c91dc0 .param/l "i" 1 13 137, +C4<00>;
v0x6000024293b0_0 .array/port v0x6000024293b0, 0;
v0x6000024293b0_1 .array/port v0x6000024293b0, 1;
v0x6000024293b0_2 .array/port v0x6000024293b0, 2;
v0x6000024293b0_3 .array/port v0x6000024293b0, 3;
E_0x600000c91e40/0 .event anyedge, v0x6000024293b0_0, v0x6000024293b0_1, v0x6000024293b0_2, v0x6000024293b0_3;
v0x6000024293b0_4 .array/port v0x6000024293b0, 4;
v0x6000024293b0_5 .array/port v0x6000024293b0, 5;
v0x6000024293b0_6 .array/port v0x6000024293b0, 6;
v0x6000024293b0_7 .array/port v0x6000024293b0, 7;
E_0x600000c91e40/1 .event anyedge, v0x6000024293b0_4, v0x6000024293b0_5, v0x6000024293b0_6, v0x6000024293b0_7;
v0x6000024293b0_8 .array/port v0x6000024293b0, 8;
v0x6000024293b0_9 .array/port v0x6000024293b0, 9;
v0x6000024293b0_10 .array/port v0x6000024293b0, 10;
v0x6000024293b0_11 .array/port v0x6000024293b0, 11;
E_0x600000c91e40/2 .event anyedge, v0x6000024293b0_8, v0x6000024293b0_9, v0x6000024293b0_10, v0x6000024293b0_11;
v0x6000024293b0_12 .array/port v0x6000024293b0, 12;
v0x6000024293b0_13 .array/port v0x6000024293b0, 13;
v0x6000024293b0_14 .array/port v0x6000024293b0, 14;
v0x6000024293b0_15 .array/port v0x6000024293b0, 15;
E_0x600000c91e40/3 .event anyedge, v0x6000024293b0_12, v0x6000024293b0_13, v0x6000024293b0_14, v0x6000024293b0_15;
E_0x600000c91e40 .event/or E_0x600000c91e40/0, E_0x600000c91e40/1, E_0x600000c91e40/2, E_0x600000c91e40/3;
E_0x600000c91e80/0 .event anyedge, v0x600002429ef0_0, v0x600002429290_0, v0x600002429290_1, v0x600002429290_2;
E_0x600000c91e80/1 .event anyedge, v0x600002429290_3, v0x600002429290_4, v0x600002429290_5, v0x600002429290_6;
E_0x600000c91e80/2 .event anyedge, v0x600002429290_7, v0x600002429290_8, v0x600002429290_9, v0x600002429290_10;
E_0x600000c91e80/3 .event anyedge, v0x600002429290_11, v0x600002429290_12, v0x600002429290_13, v0x600002429290_14;
E_0x600000c91e80/4 .event anyedge, v0x600002429290_15, v0x600002429320_0, v0x600002429320_1, v0x600002429320_2;
E_0x600000c91e80/5 .event anyedge, v0x600002429320_3, v0x600002429320_4, v0x600002429320_5, v0x600002429320_6;
E_0x600000c91e80/6 .event anyedge, v0x600002429320_7, v0x600002429320_8, v0x600002429320_9, v0x600002429320_10;
E_0x600000c91e80/7 .event anyedge, v0x600002429320_11, v0x600002429320_12, v0x600002429320_13, v0x600002429320_14;
E_0x600000c91e80/8 .event anyedge, v0x600002429320_15, v0x600002429170_0;
E_0x600000c91e80 .event/or E_0x600000c91e80/0, E_0x600000c91e80/1, E_0x600000c91e80/2, E_0x600000c91e80/3, E_0x600000c91e80/4, E_0x600000c91e80/5, E_0x600000c91e80/6, E_0x600000c91e80/7, E_0x600000c91e80/8;
S_0x1381331a0 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c91ec0 .param/l "i" 1 13 137, +C4<01>;
S_0x1381309e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c91f40 .param/l "i" 1 13 137, +C4<010>;
S_0x138130b50 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c91fc0 .param/l "i" 1 13 137, +C4<011>;
S_0x13812e390 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92080 .param/l "i" 1 13 137, +C4<0100>;
S_0x13812e500 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92100 .param/l "i" 1 13 137, +C4<0101>;
S_0x13812bd40 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92180 .param/l "i" 1 13 137, +C4<0110>;
S_0x13812beb0 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92200 .param/l "i" 1 13 137, +C4<0111>;
S_0x1381296f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92040 .param/l "i" 1 13 137, +C4<01000>;
S_0x138129860 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c922c0 .param/l "i" 1 13 137, +C4<01001>;
S_0x13810eb20 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92340 .param/l "i" 1 13 137, +C4<01010>;
S_0x13810ec90 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c923c0 .param/l "i" 1 13 137, +C4<01011>;
S_0x138109160 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92440 .param/l "i" 1 13 137, +C4<01100>;
S_0x1381092d0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c924c0 .param/l "i" 1 13 137, +C4<01101>;
S_0x138106b10 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c92540 .param/l "i" 1 13 137, +C4<01110>;
S_0x138106c80 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x13813a490;
 .timescale 0 0;
P_0x600000c925c0 .param/l "i" 1 13 137, +C4<01111>;
S_0x13804d3f0 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 5 212, 5 212 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c92b40 .param/l "t" 1 5 212, +C4<010>;
v0x6000025fed00_0 .net/2u *"_ivl_28", 0 0, L_0x1300d8320;  1 drivers
v0x6000025fed90_0 .net/2u *"_ivl_30", 0 0, L_0x1300d8368;  1 drivers
S_0x13804d560 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x13804d3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12f82e200 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x12f82e240 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x12f82e280 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x12f82e2c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x12f82e300 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x12f82e340 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x12f82e380 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x12f82e3c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x12f82e400 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x12f82e440 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x12f82e480 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x12f82e4c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x12f82e500 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x12f82e540 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x12f82e580 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000010>;
P_0x12f82e5c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x12f82e600 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x600003dbe610 .functor BUFZ 1, v0x6000025fc480_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbaae0 .functor OR 1, L_0x6000027c8280, L_0x6000027c8460, C4<0>, C4<0>;
L_0x600003dbab50 .functor AND 1, L_0x600003dbaa70, L_0x600003dbaae0, C4<1>, C4<1>;
L_0x600003dbabc0 .functor BUFZ 1, v0x6000025fd4d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbac30 .functor BUFZ 1, v0x6000025fcfc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbb800 .functor AND 1, L_0x6000027cb700, L_0x6000027cb480, C4<1>, C4<1>;
L_0x600003dbb870 .functor AND 1, L_0x600003dbb800, L_0x6000027cb520, C4<1>, C4<1>;
v0x600002402400_0 .net *"_ivl_24", 19 0, L_0x6000027cfb60;  1 drivers
L_0x1300d7cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002402490_0 .net *"_ivl_27", 3 0, L_0x1300d7cf0;  1 drivers
v0x600002402520_0 .net *"_ivl_28", 19 0, L_0x6000027cfc00;  1 drivers
L_0x1300d7d38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024025b0_0 .net *"_ivl_31", 14 0, L_0x1300d7d38;  1 drivers
L_0x1300d7d80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002402640_0 .net/2u *"_ivl_34", 2 0, L_0x1300d7d80;  1 drivers
v0x6000024026d0_0 .net *"_ivl_38", 19 0, L_0x6000027cfde0;  1 drivers
L_0x1300d7dc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002402760_0 .net *"_ivl_41", 3 0, L_0x1300d7dc8;  1 drivers
v0x6000024027f0_0 .net *"_ivl_42", 19 0, L_0x6000027cfe80;  1 drivers
L_0x1300d7e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002402880_0 .net *"_ivl_45", 3 0, L_0x1300d7e10;  1 drivers
L_0x1300d7e58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002402910_0 .net/2u *"_ivl_48", 2 0, L_0x1300d7e58;  1 drivers
v0x6000024029a0_0 .net *"_ivl_52", 19 0, L_0x6000027c80a0;  1 drivers
L_0x1300d7ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002402a30_0 .net *"_ivl_55", 3 0, L_0x1300d7ea0;  1 drivers
v0x600002402ac0_0 .net *"_ivl_56", 19 0, L_0x6000027c8140;  1 drivers
L_0x1300d7ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002402b50_0 .net *"_ivl_59", 3 0, L_0x1300d7ee8;  1 drivers
L_0x1300d7f30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002402be0_0 .net *"_ivl_63", 127 0, L_0x1300d7f30;  1 drivers
v0x600002402c70_0 .net *"_ivl_65", 127 0, L_0x6000027c8320;  1 drivers
L_0x1300d7f78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002402d00_0 .net/2u *"_ivl_68", 2 0, L_0x1300d7f78;  1 drivers
v0x600002402d90_0 .net *"_ivl_70", 0 0, L_0x6000027c8280;  1 drivers
L_0x1300d7fc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002402e20_0 .net/2u *"_ivl_72", 2 0, L_0x1300d7fc0;  1 drivers
v0x600002402eb0_0 .net *"_ivl_74", 0 0, L_0x6000027c8460;  1 drivers
v0x600002402f40_0 .net *"_ivl_77", 0 0, L_0x600003dbaae0;  1 drivers
v0x600002402fd0_0 .net *"_ivl_87", 0 0, L_0x600003dbb800;  1 drivers
v0x600002403060_0 .net *"_ivl_89", 0 0, L_0x6000027cb520;  1 drivers
v0x6000024030f0_0 .var "act_data_d", 31 0;
v0x600002403180_0 .var "act_valid_d", 0 0;
v0x600002403210_0 .var "act_valid_d2", 0 0;
v0x6000024032a0_0 .net "axi_araddr", 39 0, L_0x600003dbb480;  alias, 1 drivers
v0x600002403330_0 .net "axi_arlen", 7 0, L_0x600003dbb4f0;  alias, 1 drivers
v0x6000024033c0_0 .net "axi_arready", 0 0, L_0x6000027cba20;  1 drivers
v0x600002403450_0 .net "axi_arvalid", 0 0, v0x6000024272a0_0;  1 drivers
v0x6000024034e0_0 .net "axi_awaddr", 39 0, L_0x600003dbb1e0;  alias, 1 drivers
v0x600002403570_0 .net "axi_awlen", 7 0, L_0x600003dbb250;  alias, 1 drivers
v0x600002403600_0 .net "axi_awready", 0 0, L_0x6000027cb840;  1 drivers
v0x600002403690_0 .net "axi_awvalid", 0 0, v0x600002427690_0;  1 drivers
v0x600002403720_0 .net "axi_bready", 0 0, L_0x1300d8128;  1 drivers
v0x6000024037b0_0 .net "axi_bresp", 1 0, L_0x600003db1960;  alias, 1 drivers
v0x600002403840_0 .net "axi_bvalid", 0 0, L_0x6000027cb980;  1 drivers
v0x6000024038d0_0 .net "axi_rdata", 255 0, L_0x600003db1b90;  alias, 1 drivers
v0x600002403960_0 .net "axi_rlast", 0 0, L_0x6000027cbac0;  1 drivers
v0x6000024039f0_0 .net "axi_rready", 0 0, v0x600002427a80_0;  1 drivers
v0x600002403a80_0 .net "axi_rvalid", 0 0, L_0x6000027cbb60;  1 drivers
v0x600002403b10_0 .net "axi_wdata", 255 0, L_0x600003dbb330;  alias, 1 drivers
v0x600002403ba0_0 .net "axi_wlast", 0 0, v0x600002427d50_0;  1 drivers
v0x600002403c30_0 .net "axi_wready", 0 0, L_0x6000027cb8e0;  1 drivers
v0x600002403cc0_0 .net "axi_wvalid", 0 0, v0x600002427f00_0;  1 drivers
v0x600002403d50_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002403de0_0 .net "dma_lcp_done", 0 0, L_0x600003dbafb0;  1 drivers
v0x600002403e70_0 .net "dma_lcp_ready", 0 0, L_0x6000027ca580;  1 drivers
v0x600002403f00_0 .net "dma_sram_addr", 19 0, v0x600002420ea0_0;  1 drivers
v0x6000025fc000_0 .net "dma_sram_rdata", 255 0, L_0x600003dbb790;  1 drivers
v0x6000025fc090_0 .net "dma_sram_re", 0 0, L_0x600003dbb170;  1 drivers
v0x6000025fc120_0 .net "dma_sram_ready", 0 0, L_0x6000027cb3e0;  1 drivers
v0x6000025fc1b0_0 .net "dma_sram_wdata", 255 0, L_0x600003dbb090;  1 drivers
v0x6000025fc240_0 .net "dma_sram_we", 0 0, L_0x600003dbb100;  1 drivers
v0x6000025fc2d0_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x6000025fc360 .array "instr_mem", 4095 0, 127 0;
v0x6000025fc3f0_0 .var "instr_rdata_reg", 127 0;
v0x6000025fc480_0 .var "instr_valid_reg", 0 0;
v0x6000025fc510_0 .net "lcp_dma_cmd", 127 0, v0x6000024229a0_0;  1 drivers
v0x6000025fc5a0_0 .net "lcp_dma_valid", 0 0, L_0x600003dbea70;  1 drivers
v0x6000025fc630_0 .net "lcp_imem_addr", 19 0, L_0x600003dbe760;  1 drivers
v0x6000025fc6c0_0 .net "lcp_imem_data", 127 0, v0x6000025fc3f0_0;  1 drivers
v0x6000025fc750_0 .net "lcp_imem_re", 0 0, L_0x600003dbe7d0;  1 drivers
v0x6000025fc7e0_0 .net "lcp_imem_valid", 0 0, L_0x600003dbe610;  1 drivers
v0x6000025fc870_0 .net "lcp_mxu_cmd", 127 0, v0x600002423690_0;  1 drivers
v0x6000025fc900_0 .net "lcp_mxu_valid", 0 0, L_0x600003dbe8b0;  1 drivers
v0x6000025fc990_0 .net "lcp_vpu_cmd", 127 0, v0x60000241c2d0_0;  1 drivers
v0x6000025fca20_0 .net "lcp_vpu_valid", 0 0, L_0x600003dbe990;  1 drivers
v0x6000025fcab0_0 .net "mxu_a_addr", 19 0, L_0x6000027cff20;  1 drivers
v0x6000025fcb40_0 .net "mxu_a_rdata", 255 0, L_0x600003dbb6b0;  1 drivers
v0x6000025fcbd0_0 .net "mxu_a_re", 0 0, L_0x6000027c8000;  1 drivers
v0x6000025fcc60_0 .net "mxu_a_ready", 0 0, L_0x6000027cb2a0;  1 drivers
v0x6000025fccf0_0 .net "mxu_cfg_k", 15 0, L_0x6000027d69e0;  1 drivers
v0x6000025fcd80_0 .net "mxu_cfg_m", 15 0, L_0x6000027d68a0;  1 drivers
v0x6000025fce10_0 .net "mxu_cfg_n", 15 0, L_0x6000027d6940;  1 drivers
v0x6000025fcea0_0 .var "mxu_col_cnt", 4 0;
v0x6000025fcf30_0 .var "mxu_cycle_cnt", 15 0;
v0x6000025fcfc0_0 .var "mxu_done_reg", 0 0;
v0x6000025fd050_0 .net "mxu_dst_addr", 15 0, L_0x6000027d66c0;  1 drivers
v0x6000025fd0e0_0 .net "mxu_lcp_done", 0 0, L_0x600003dbac30;  1 drivers
v0x6000025fd170_0 .net "mxu_lcp_ready", 0 0, L_0x600003dbabc0;  1 drivers
v0x6000025fd200_0 .net "mxu_o_addr", 19 0, L_0x6000027c81e0;  1 drivers
v0x6000025fd290_0 .net "mxu_o_ready", 0 0, L_0x6000027cb340;  1 drivers
v0x6000025fd320_0 .net "mxu_o_wdata", 255 0, L_0x6000027c83c0;  1 drivers
v0x6000025fd3b0_0 .net "mxu_o_we", 0 0, L_0x600003dbab50;  1 drivers
v0x6000025fd440_0 .var "mxu_out_cnt", 15 0;
v0x6000025fd4d0_0 .var "mxu_ready_reg", 0 0;
v0x6000025fd560_0 .net "mxu_src0_addr", 15 0, L_0x6000027d6760;  1 drivers
v0x6000025fd5f0_0 .net "mxu_src1_addr", 15 0, L_0x6000027d6800;  1 drivers
v0x6000025fd680_0 .var "mxu_start_array", 0 0;
v0x6000025fd710_0 .var "mxu_start_array_d", 0 0;
v0x6000025fd7a0_0 .var "mxu_state", 2 0;
v0x6000025fd830_0 .net "mxu_subop", 7 0, L_0x6000027d6620;  1 drivers
v0x6000025fd8c0_0 .net "mxu_w_addr", 19 0, L_0x6000027cfca0;  1 drivers
v0x6000025fd950_0 .net "mxu_w_rdata", 255 0, v0x600002407960_0;  1 drivers
v0x6000025fd9e0_0 .net "mxu_w_re", 0 0, L_0x6000027cfd40;  1 drivers
v0x6000025fda70_0 .net "mxu_w_ready", 0 0, L_0x6000027cb160;  1 drivers
v0x6000025fdb00_0 .net "noc_data_write", 0 0, L_0x600003dbb870;  1 drivers
v0x6000025fdb90_0 .net "noc_rx_addr", 19 0, L_0x1300d82d8;  alias, 1 drivers
v0x6000025fdc20_0 .net "noc_rx_data", 255 0, L_0x1300d8290;  alias, 1 drivers
v0x6000025fdcb0_0 .net "noc_rx_is_instr", 0 0, L_0x6000027cb7a0;  1 drivers
v0x6000025fdd40_0 .net "noc_rx_ready", 0 0, L_0x6000027cb480;  1 drivers
v0x6000025fddd0_0 .net "noc_rx_valid", 0 0, L_0x6000027cb700;  1 drivers
L_0x1300d81b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025fde60_0 .net "noc_tx_addr", 19 0, L_0x1300d81b8;  1 drivers
L_0x1300d8170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025fdef0_0 .net "noc_tx_data", 255 0, L_0x1300d8170;  1 drivers
L_0x1300d8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000025fdf80_0 .net "noc_tx_ready", 0 0, L_0x1300d8248;  1 drivers
L_0x1300d8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025fe010_0 .net "noc_tx_valid", 0 0, L_0x1300d8200;  1 drivers
v0x6000025fe0a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025fe130_0 .net "sync_grant", 0 0, L_0x6000027cb660;  1 drivers
v0x6000025fe1c0_0 .net "sync_request", 0 0, v0x60000241c120_0;  1 drivers
v0x6000025fe250_0 .net "systolic_busy", 0 0, L_0x600003dba990;  1 drivers
v0x6000025fe2e0_0 .net "systolic_done", 0 0, L_0x6000027cf660;  1 drivers
v0x6000025fe370_0 .net "systolic_result", 127 0, L_0x6000027cf200;  1 drivers
v0x6000025fe400_0 .net "systolic_result_valid", 0 0, L_0x600003dbaa70;  1 drivers
v0x6000025fe490_0 .net "tpc_busy", 0 0, L_0x600003dbeb50;  1 drivers
v0x6000025fe520_0 .net "tpc_done", 0 0, v0x600002422d00_0;  1 drivers
v0x6000025fe5b0_0 .net "tpc_error", 0 0, v0x600002422e20_0;  1 drivers
v0x6000025fe640_0 .net "tpc_start", 0 0, L_0x6000027cb5c0;  1 drivers
v0x6000025fe6d0_0 .net "tpc_start_pc", 19 0, L_0x600003db3100;  alias, 1 drivers
v0x6000025fe760_0 .net "vpu_lcp_done", 0 0, L_0x600003dbad80;  1 drivers
v0x6000025fe7f0_0 .net "vpu_lcp_ready", 0 0, L_0x6000027ca080;  1 drivers
v0x6000025fe880_0 .net "vpu_sram_addr", 19 0, v0x6000024017a0_0;  1 drivers
v0x6000025fe910_0 .net "vpu_sram_rdata", 255 0, L_0x600003dbb720;  1 drivers
v0x6000025fe9a0_0 .net "vpu_sram_re", 0 0, L_0x600003dbaf40;  1 drivers
v0x6000025fea30_0 .net "vpu_sram_ready", 0 0, L_0x6000027cb200;  1 drivers
v0x6000025feac0_0 .net "vpu_sram_wdata", 255 0, L_0x600003dbae60;  1 drivers
v0x6000025feb50_0 .net "vpu_sram_we", 0 0, L_0x600003dbaed0;  1 drivers
v0x6000025febe0_0 .var "weight_load_col_d", 1 0;
v0x6000025fec70_0 .var "weight_load_en_d", 0 0;
L_0x6000027d6620 .part v0x600002423690_0, 112, 8;
L_0x6000027d66c0 .part v0x600002423690_0, 96, 16;
L_0x6000027d6760 .part v0x600002423690_0, 80, 16;
L_0x6000027d6800 .part v0x600002423690_0, 64, 16;
L_0x6000027d68a0 .part v0x600002423690_0, 48, 16;
L_0x6000027d6940 .part v0x600002423690_0, 32, 16;
L_0x6000027d69e0 .part v0x600002423690_0, 16, 16;
L_0x6000027cfac0 .part v0x600002407960_0, 0, 32;
L_0x6000027cfb60 .concat [ 16 4 0 0], L_0x6000027d6800, L_0x1300d7cf0;
L_0x6000027cfc00 .concat [ 5 15 0 0], v0x6000025fcea0_0, L_0x1300d7d38;
L_0x6000027cfca0 .arith/sum 20, L_0x6000027cfb60, L_0x6000027cfc00;
L_0x6000027cfd40 .cmp/eq 3, v0x6000025fd7a0_0, L_0x1300d7d80;
L_0x6000027cfde0 .concat [ 16 4 0 0], L_0x6000027d6760, L_0x1300d7dc8;
L_0x6000027cfe80 .concat [ 16 4 0 0], v0x6000025fcf30_0, L_0x1300d7e10;
L_0x6000027cff20 .arith/sum 20, L_0x6000027cfde0, L_0x6000027cfe80;
L_0x6000027c8000 .cmp/eq 3, v0x6000025fd7a0_0, L_0x1300d7e58;
L_0x6000027c80a0 .concat [ 16 4 0 0], L_0x6000027d66c0, L_0x1300d7ea0;
L_0x6000027c8140 .concat [ 16 4 0 0], v0x6000025fd440_0, L_0x1300d7ee8;
L_0x6000027c81e0 .arith/sum 20, L_0x6000027c80a0, L_0x6000027c8140;
L_0x6000027c8320 .part L_0x6000027cf200, 0, 128;
L_0x6000027c83c0 .concat [ 128 128 0 0], L_0x6000027c8320, L_0x1300d7f30;
L_0x6000027c8280 .cmp/eq 3, v0x6000025fd7a0_0, L_0x1300d7f78;
L_0x6000027c8460 .cmp/eq 3, v0x6000025fd7a0_0, L_0x1300d7fc0;
L_0x6000027cb480 .reduce/nor L_0x600003dbeb50;
L_0x6000027cb520 .reduce/nor L_0x6000027cb7a0;
S_0x1380d83e0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x13804d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12f82e800 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x12f82e840 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x12f82e880 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x12f82e8c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x12f82e900 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x12f82e940 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x12f82e980 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x12f82e9c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x12f82ea00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x12f82ea40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x12f82ea80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x12f82eac0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x12f82eb00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x12f82eb40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x12f82eb80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x12f82ebc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x12f82ec00 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x12f82ec40 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x12f82ec80 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x12f82ecc0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x12f82ed00 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600003dbafb0 .functor BUFZ 1, v0x6000024205a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbb090 .functor BUFZ 256, v0x600002421200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbb100 .functor BUFZ 1, v0x600002421320_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbb170 .functor BUFZ 1, v0x600002421050_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbb1e0 .functor BUFZ 40, v0x6000024273c0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dbb250 .functor BUFZ 8, v0x6000024274e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003dbb330 .functor BUFZ 256, v0x600002427c30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbb480 .functor BUFZ 40, v0x600002426fd0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dbb4f0 .functor BUFZ 8, v0x6000024270f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1300d80e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002426eb0_0 .net/2u *"_ivl_14", 3 0, L_0x1300d80e0;  1 drivers
v0x600002426f40_0 .net "axi_araddr", 39 0, L_0x600003dbb480;  alias, 1 drivers
v0x600002426fd0_0 .var "axi_araddr_reg", 39 0;
v0x600002427060_0 .net "axi_arlen", 7 0, L_0x600003dbb4f0;  alias, 1 drivers
v0x6000024270f0_0 .var "axi_arlen_reg", 7 0;
v0x600002427180_0 .net "axi_arready", 0 0, L_0x6000027cba20;  alias, 1 drivers
v0x600002427210_0 .net "axi_arvalid", 0 0, v0x6000024272a0_0;  alias, 1 drivers
v0x6000024272a0_0 .var "axi_arvalid_reg", 0 0;
v0x600002427330_0 .net "axi_awaddr", 39 0, L_0x600003dbb1e0;  alias, 1 drivers
v0x6000024273c0_0 .var "axi_awaddr_reg", 39 0;
v0x600002427450_0 .net "axi_awlen", 7 0, L_0x600003dbb250;  alias, 1 drivers
v0x6000024274e0_0 .var "axi_awlen_reg", 7 0;
v0x600002427570_0 .net "axi_awready", 0 0, L_0x6000027cb840;  alias, 1 drivers
v0x600002427600_0 .net "axi_awvalid", 0 0, v0x600002427690_0;  alias, 1 drivers
v0x600002427690_0 .var "axi_awvalid_reg", 0 0;
v0x600002427720_0 .net "axi_bready", 0 0, L_0x1300d8128;  alias, 1 drivers
v0x6000024277b0_0 .net "axi_bresp", 1 0, L_0x600003db1960;  alias, 1 drivers
v0x600002427840_0 .net "axi_bvalid", 0 0, L_0x6000027cb980;  alias, 1 drivers
v0x6000024278d0_0 .net "axi_rdata", 255 0, L_0x600003db1b90;  alias, 1 drivers
v0x600002427960_0 .net "axi_rlast", 0 0, L_0x6000027cbac0;  alias, 1 drivers
v0x6000024279f0_0 .net "axi_rready", 0 0, v0x600002427a80_0;  alias, 1 drivers
v0x600002427a80_0 .var "axi_rready_reg", 0 0;
v0x600002427b10_0 .net "axi_rvalid", 0 0, L_0x6000027cbb60;  alias, 1 drivers
v0x600002427ba0_0 .net "axi_wdata", 255 0, L_0x600003dbb330;  alias, 1 drivers
v0x600002427c30_0 .var "axi_wdata_reg", 255 0;
v0x600002427cc0_0 .net "axi_wlast", 0 0, v0x600002427d50_0;  alias, 1 drivers
v0x600002427d50_0 .var "axi_wlast_reg", 0 0;
v0x600002427de0_0 .net "axi_wready", 0 0, L_0x6000027cb8e0;  alias, 1 drivers
v0x600002427e70_0 .net "axi_wvalid", 0 0, v0x600002427f00_0;  alias, 1 drivers
v0x600002427f00_0 .var "axi_wvalid_reg", 0 0;
v0x600002420000_0 .net "cfg_cols", 11 0, L_0x6000027ca3a0;  1 drivers
v0x600002420090_0 .net "cfg_rows", 11 0, L_0x6000027ca300;  1 drivers
v0x600002420120_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024201b0_0 .net "cmd", 127 0, v0x6000024229a0_0;  alias, 1 drivers
v0x600002420240_0 .net "cmd_done", 0 0, L_0x600003dbafb0;  alias, 1 drivers
v0x6000024202d0_0 .net "cmd_ready", 0 0, L_0x6000027ca580;  alias, 1 drivers
v0x600002420360_0 .net "cmd_valid", 0 0, L_0x600003dbea70;  alias, 1 drivers
v0x6000024203f0_0 .var "col_count", 11 0;
v0x600002420480_0 .var "cols_cfg", 11 0;
v0x600002420510_0 .var "data_buf", 255 0;
v0x6000024205a0_0 .var "done_reg", 0 0;
v0x600002420630_0 .net "ext_addr", 39 0, L_0x6000027ca1c0;  1 drivers
v0x6000024206c0_0 .var "ext_base", 39 0;
v0x600002420750_0 .var "ext_ptr", 39 0;
v0x6000024207e0_0 .net "ext_stride", 11 0, L_0x6000027ca440;  1 drivers
v0x600002420870_0 .var "ext_stride_cfg", 11 0;
v0x600002420900_0 .net "int_addr", 19 0, L_0x6000027ca260;  1 drivers
v0x600002420990_0 .var "int_base", 19 0;
v0x600002420a20_0 .var "int_ptr", 19 0;
v0x600002420ab0_0 .net "int_stride", 11 0, L_0x6000027ca4e0;  1 drivers
v0x600002420b40_0 .var "int_stride_cfg", 11 0;
v0x600002420bd0_0 .var "op_type", 7 0;
v0x600002420c60_0 .var "row_count", 11 0;
v0x600002420cf0_0 .var "rows_cfg", 11 0;
v0x600002420d80_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002420e10_0 .net "sram_addr", 19 0, v0x600002420ea0_0;  alias, 1 drivers
v0x600002420ea0_0 .var "sram_addr_reg", 19 0;
v0x600002420f30_0 .net "sram_rdata", 255 0, L_0x600003dbb790;  alias, 1 drivers
v0x600002420fc0_0 .net "sram_re", 0 0, L_0x600003dbb170;  alias, 1 drivers
v0x600002421050_0 .var "sram_re_reg", 0 0;
v0x6000024210e0_0 .net "sram_ready", 0 0, L_0x6000027cb3e0;  alias, 1 drivers
v0x600002421170_0 .net "sram_wdata", 255 0, L_0x600003dbb090;  alias, 1 drivers
v0x600002421200_0 .var "sram_wdata_reg", 255 0;
v0x600002421290_0 .net "sram_we", 0 0, L_0x600003dbb100;  alias, 1 drivers
v0x600002421320_0 .var "sram_we_reg", 0 0;
v0x6000024213b0_0 .var "state", 3 0;
v0x600002421440_0 .net "subop", 7 0, L_0x6000027ca120;  1 drivers
L_0x6000027ca120 .part v0x6000024229a0_0, 112, 8;
L_0x6000027ca1c0 .part v0x6000024229a0_0, 72, 40;
L_0x6000027ca260 .part v0x6000024229a0_0, 52, 20;
L_0x6000027ca300 .part v0x6000024229a0_0, 40, 12;
L_0x6000027ca3a0 .part v0x6000024229a0_0, 28, 12;
L_0x6000027ca440 .part v0x6000024229a0_0, 16, 12;
L_0x6000027ca4e0 .part v0x6000024229a0_0, 4, 12;
L_0x6000027ca580 .cmp/eq 4, v0x6000024213b0_0, L_0x1300d80e0;
S_0x1380d63c0 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x13804d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12f82ee00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x12f82ee40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x12f82ee80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x12f82eec0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x12f82ef00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x12f82ef40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x12f82ef80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x12f82efc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x12f82f000 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x12f82f040 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x12f82f080 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x12f82f0c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x12f82f100 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x12f82f140 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x12f82f180 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x12f82f1c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x12f82f200 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x12f82f240 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x12f82f280 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x12f82f2c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x12f82f300 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x12f82f340 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x12f82f380 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x12f82f3c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x12f82f400 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x12f82f440 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x12f82f480 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600003dbe680 .functor AND 1, L_0x6000027d5cc0, L_0x6000027d5e00, C4<1>, C4<1>;
L_0x600003dbe6f0 .functor AND 1, L_0x600003dbe680, L_0x6000027d5f40, C4<1>, C4<1>;
L_0x600003dbe760 .functor BUFZ 20, v0x600002422fd0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003dbe7d0 .functor BUFZ 1, v0x600002423180_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbe8b0 .functor BUFZ 1, v0x6000024238d0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbe990 .functor BUFZ 1, v0x60000241c510_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbea70 .functor BUFZ 1, v0x600002422be0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbeae0 .functor AND 1, L_0x6000027d63a0, L_0x6000027d6440, C4<1>, C4<1>;
L_0x600003dbeb50 .functor AND 1, L_0x600003dbeae0, L_0x6000027d64e0, C4<1>, C4<1>;
L_0x1300d57d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421560_0 .net *"_ivl_11", 23 0, L_0x1300d57d0;  1 drivers
L_0x1300d5818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024215f0_0 .net/2u *"_ivl_12", 31 0, L_0x1300d5818;  1 drivers
v0x600002421680_0 .net *"_ivl_14", 0 0, L_0x6000027d5cc0;  1 drivers
v0x600002421710_0 .net *"_ivl_16", 31 0, L_0x6000027d5d60;  1 drivers
L_0x1300d5860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024217a0_0 .net *"_ivl_19", 23 0, L_0x1300d5860;  1 drivers
L_0x1300d58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421830_0 .net/2u *"_ivl_20", 31 0, L_0x1300d58a8;  1 drivers
v0x6000024218c0_0 .net *"_ivl_22", 0 0, L_0x6000027d5e00;  1 drivers
v0x600002421950_0 .net *"_ivl_25", 0 0, L_0x600003dbe680;  1 drivers
v0x6000024219e0_0 .net *"_ivl_26", 31 0, L_0x6000027d5ea0;  1 drivers
L_0x1300d58f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421a70_0 .net *"_ivl_29", 23 0, L_0x1300d58f0;  1 drivers
L_0x1300d5938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421b00_0 .net/2u *"_ivl_30", 31 0, L_0x1300d5938;  1 drivers
v0x600002421b90_0 .net *"_ivl_32", 0 0, L_0x6000027d5f40;  1 drivers
v0x600002421c20_0 .net *"_ivl_36", 31 0, L_0x6000027d5fe0;  1 drivers
L_0x1300d5980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421cb0_0 .net *"_ivl_39", 23 0, L_0x1300d5980;  1 drivers
L_0x1300d59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421d40_0 .net/2u *"_ivl_40", 31 0, L_0x1300d59c8;  1 drivers
v0x600002421dd0_0 .net *"_ivl_44", 31 0, L_0x6000027d6120;  1 drivers
L_0x1300d5a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421e60_0 .net *"_ivl_47", 23 0, L_0x1300d5a10;  1 drivers
L_0x1300d5a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002421ef0_0 .net/2u *"_ivl_48", 31 0, L_0x1300d5a58;  1 drivers
v0x600002421f80_0 .net *"_ivl_52", 31 0, L_0x6000027d6260;  1 drivers
L_0x1300d5aa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002422010_0 .net *"_ivl_55", 23 0, L_0x1300d5aa0;  1 drivers
L_0x1300d5ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024220a0_0 .net/2u *"_ivl_56", 31 0, L_0x1300d5ae8;  1 drivers
L_0x1300d5b30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002422130_0 .net/2u *"_ivl_76", 3 0, L_0x1300d5b30;  1 drivers
v0x6000024221c0_0 .net *"_ivl_78", 0 0, L_0x6000027d63a0;  1 drivers
v0x600002422250_0 .net *"_ivl_8", 31 0, L_0x6000027d5c20;  1 drivers
L_0x1300d5b78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000024222e0_0 .net/2u *"_ivl_80", 3 0, L_0x1300d5b78;  1 drivers
v0x600002422370_0 .net *"_ivl_82", 0 0, L_0x6000027d6440;  1 drivers
v0x600002422400_0 .net *"_ivl_85", 0 0, L_0x600003dbeae0;  1 drivers
L_0x1300d5bc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002422490_0 .net/2u *"_ivl_86", 3 0, L_0x1300d5bc0;  1 drivers
v0x600002422520_0 .net *"_ivl_88", 0 0, L_0x6000027d64e0;  1 drivers
v0x6000024225b0_0 .net "all_done", 0 0, L_0x600003dbe6f0;  1 drivers
v0x600002422640_0 .net "busy", 0 0, L_0x600003dbeb50;  alias, 1 drivers
v0x6000024226d0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002422760_0 .var "decoded_opcode", 7 0;
v0x6000024227f0_0 .var "decoded_subop", 7 0;
v0x600002422880_0 .net "dma_clear", 0 0, L_0x6000027d6300;  1 drivers
v0x600002422910_0 .net "dma_cmd", 127 0, v0x6000024229a0_0;  alias, 1 drivers
v0x6000024229a0_0 .var "dma_cmd_reg", 127 0;
v0x600002422a30_0 .net "dma_done", 0 0, L_0x600003dbafb0;  alias, 1 drivers
v0x600002422ac0_0 .net "dma_ready", 0 0, L_0x6000027ca580;  alias, 1 drivers
v0x600002422b50_0 .net "dma_valid", 0 0, L_0x600003dbea70;  alias, 1 drivers
v0x600002422be0_0 .var "dma_valid_reg", 0 0;
v0x600002422c70_0 .net "done", 0 0, v0x600002422d00_0;  alias, 1 drivers
v0x600002422d00_0 .var "done_reg", 0 0;
v0x600002422d90_0 .net "error", 0 0, v0x600002422e20_0;  alias, 1 drivers
v0x600002422e20_0 .var "error_reg", 0 0;
v0x600002422eb0_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x600002422f40_0 .net "imem_addr", 19 0, L_0x600003dbe760;  alias, 1 drivers
v0x600002422fd0_0 .var "imem_addr_reg", 19 0;
v0x600002423060_0 .net "imem_data", 127 0, v0x6000025fc3f0_0;  alias, 1 drivers
v0x6000024230f0_0 .net "imem_re", 0 0, L_0x600003dbe7d0;  alias, 1 drivers
v0x600002423180_0 .var "imem_re_reg", 0 0;
v0x600002423210_0 .net "imem_valid", 0 0, L_0x600003dbe610;  alias, 1 drivers
v0x6000024232a0_0 .var "instr_reg", 127 0;
v0x600002423330_0 .net "loop_count", 15 0, L_0x6000027d5ae0;  1 drivers
v0x6000024233c0 .array "loop_counter", 3 0, 15 0;
v0x600002423450_0 .var "loop_sp", 1 0;
v0x6000024234e0 .array "loop_start_addr", 3 0, 19 0;
v0x600002423570_0 .net "mxu_clear", 0 0, L_0x6000027d6080;  1 drivers
v0x600002423600_0 .net "mxu_cmd", 127 0, v0x600002423690_0;  alias, 1 drivers
v0x600002423690_0 .var "mxu_cmd_reg", 127 0;
v0x600002423720_0 .net "mxu_done", 0 0, L_0x600003dbac30;  alias, 1 drivers
v0x6000024237b0_0 .net "mxu_ready", 0 0, L_0x600003dbabc0;  alias, 1 drivers
v0x600002423840_0 .net "mxu_valid", 0 0, L_0x600003dbe8b0;  alias, 1 drivers
v0x6000024238d0_0 .var "mxu_valid_reg", 0 0;
v0x600002423960_0 .net "opcode", 7 0, L_0x6000027d59a0;  1 drivers
v0x6000024239f0_0 .var "pc", 19 0;
v0x600002423a80_0 .var "pending_dma", 7 0;
v0x600002423b10_0 .var "pending_mxu", 7 0;
v0x600002423ba0_0 .var "pending_vpu", 7 0;
v0x600002423c30_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002423cc0_0 .net "start", 0 0, L_0x6000027cb5c0;  alias, 1 drivers
v0x600002423d50_0 .net "start_pc", 19 0, L_0x600003db3100;  alias, 1 drivers
v0x600002423de0_0 .var "state", 3 0;
v0x600002423e70_0 .net "subop", 7 0, L_0x6000027d5a40;  1 drivers
v0x600002423f00_0 .net "sync_grant", 0 0, L_0x6000027cb660;  alias, 1 drivers
v0x60000241c000_0 .net "sync_mask", 7 0, L_0x6000027d5b80;  1 drivers
v0x60000241c090_0 .net "sync_request", 0 0, v0x60000241c120_0;  alias, 1 drivers
v0x60000241c120_0 .var "sync_request_reg", 0 0;
v0x60000241c1b0_0 .net "vpu_clear", 0 0, L_0x6000027d61c0;  1 drivers
v0x60000241c240_0 .net "vpu_cmd", 127 0, v0x60000241c2d0_0;  alias, 1 drivers
v0x60000241c2d0_0 .var "vpu_cmd_reg", 127 0;
v0x60000241c360_0 .net "vpu_done", 0 0, L_0x600003dbad80;  alias, 1 drivers
v0x60000241c3f0_0 .net "vpu_ready", 0 0, L_0x6000027ca080;  alias, 1 drivers
v0x60000241c480_0 .net "vpu_valid", 0 0, L_0x600003dbe990;  alias, 1 drivers
v0x60000241c510_0 .var "vpu_valid_reg", 0 0;
L_0x6000027d59a0 .part v0x6000025fc3f0_0, 120, 8;
L_0x6000027d5a40 .part v0x6000025fc3f0_0, 112, 8;
L_0x6000027d5ae0 .part v0x6000025fc3f0_0, 32, 16;
L_0x6000027d5b80 .part v0x6000025fc3f0_0, 104, 8;
L_0x6000027d5c20 .concat [ 8 24 0 0], v0x600002423b10_0, L_0x1300d57d0;
L_0x6000027d5cc0 .cmp/eq 32, L_0x6000027d5c20, L_0x1300d5818;
L_0x6000027d5d60 .concat [ 8 24 0 0], v0x600002423ba0_0, L_0x1300d5860;
L_0x6000027d5e00 .cmp/eq 32, L_0x6000027d5d60, L_0x1300d58a8;
L_0x6000027d5ea0 .concat [ 8 24 0 0], v0x600002423a80_0, L_0x1300d58f0;
L_0x6000027d5f40 .cmp/eq 32, L_0x6000027d5ea0, L_0x1300d5938;
L_0x6000027d5fe0 .concat [ 8 24 0 0], v0x600002423b10_0, L_0x1300d5980;
L_0x6000027d6080 .cmp/eq 32, L_0x6000027d5fe0, L_0x1300d59c8;
L_0x6000027d6120 .concat [ 8 24 0 0], v0x600002423ba0_0, L_0x1300d5a10;
L_0x6000027d61c0 .cmp/eq 32, L_0x6000027d6120, L_0x1300d5a58;
L_0x6000027d6260 .concat [ 8 24 0 0], v0x600002423a80_0, L_0x1300d5aa0;
L_0x6000027d6300 .cmp/eq 32, L_0x6000027d6260, L_0x1300d5ae8;
L_0x6000027d63a0 .cmp/ne 4, v0x600002423de0_0, L_0x1300d5b30;
L_0x6000027d6440 .cmp/ne 4, v0x600002423de0_0, L_0x1300d5b78;
L_0x6000027d64e0 .cmp/ne 4, v0x600002423de0_0, L_0x1300d5bc0;
S_0x1380d67a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x1380d63c0;
 .timescale 0 0;
v0x6000024214d0_0 .var/i "i", 31 0;
S_0x1380d6910 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x13804d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1380d6a80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1380d6ac0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x1380d6b00 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x1380d6b40 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1380d6b80 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1380d6bc0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x1380d6c00 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x1380d6c40 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x600003dba760 .functor OR 1, L_0x6000027cf2a0, L_0x6000027cf340, C4<0>, C4<0>;
L_0x600003dba7d0 .functor AND 1, L_0x6000027cf3e0, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dba840 .functor AND 1, L_0x600003dba7d0, L_0x6000027cf480, C4<1>, C4<1>;
L_0x600003dba8b0 .functor OR 1, L_0x600003dba760, L_0x600003dba840, C4<0>, C4<0>;
L_0x600003dba920 .functor BUFZ 1, L_0x600003dba8b0, C4<0>, C4<0>, C4<0>;
L_0x600003dba990 .functor AND 1, L_0x6000027cf520, L_0x6000027cf5c0, C4<1>, C4<1>;
L_0x600003dbaa00 .functor AND 1, L_0x6000027cf7a0, L_0x6000027cf840, C4<1>, C4<1>;
L_0x600003dbaa70 .functor AND 1, L_0x600003dbaa00, L_0x6000027cfa20, C4<1>, C4<1>;
v0x60000240ad90_0 .net *"_ivl_101", 0 0, L_0x6000027cfa20;  1 drivers
L_0x1300d7948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240ae20_0 .net/2u *"_ivl_37", 2 0, L_0x1300d7948;  1 drivers
v0x60000240aeb0_0 .net *"_ivl_39", 0 0, L_0x6000027cf2a0;  1 drivers
L_0x1300d7990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000240af40_0 .net/2u *"_ivl_41", 2 0, L_0x1300d7990;  1 drivers
v0x60000240afd0_0 .net *"_ivl_43", 0 0, L_0x6000027cf340;  1 drivers
v0x60000240b060_0 .net *"_ivl_46", 0 0, L_0x600003dba760;  1 drivers
L_0x1300d79d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240b0f0_0 .net/2u *"_ivl_47", 2 0, L_0x1300d79d8;  1 drivers
v0x60000240b180_0 .net *"_ivl_49", 0 0, L_0x6000027cf3e0;  1 drivers
v0x60000240b210_0 .net *"_ivl_52", 0 0, L_0x600003dba7d0;  1 drivers
v0x60000240b2a0_0 .net *"_ivl_54", 0 0, L_0x6000027cf480;  1 drivers
v0x60000240b330_0 .net *"_ivl_56", 0 0, L_0x600003dba840;  1 drivers
L_0x1300d7a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240b3c0_0 .net/2u *"_ivl_61", 2 0, L_0x1300d7a20;  1 drivers
v0x60000240b450_0 .net *"_ivl_63", 0 0, L_0x6000027cf520;  1 drivers
L_0x1300d7a68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000240b4e0_0 .net/2u *"_ivl_65", 2 0, L_0x1300d7a68;  1 drivers
v0x60000240b570_0 .net *"_ivl_67", 0 0, L_0x6000027cf5c0;  1 drivers
L_0x1300d7ab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000240b600_0 .net/2u *"_ivl_71", 2 0, L_0x1300d7ab0;  1 drivers
L_0x1300d7af8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240b690_0 .net/2u *"_ivl_75", 2 0, L_0x1300d7af8;  1 drivers
L_0x1300d7b88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000240b720_0 .net/2u *"_ivl_81", 2 0, L_0x1300d7b88;  1 drivers
v0x60000240b7b0_0 .net *"_ivl_83", 0 0, L_0x6000027cf7a0;  1 drivers
v0x60000240b840_0 .net *"_ivl_85", 0 0, L_0x6000027cf840;  1 drivers
v0x60000240b8d0_0 .net *"_ivl_88", 0 0, L_0x600003dbaa00;  1 drivers
v0x60000240b960_0 .net *"_ivl_89", 31 0, L_0x6000027cf8e0;  1 drivers
L_0x1300d7bd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240b9f0_0 .net *"_ivl_92", 15 0, L_0x1300d7bd0;  1 drivers
L_0x1300dbfe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000240ba80_0 .net *"_ivl_93", 31 0, L_0x1300dbfe0;  1 drivers
L_0x1300d7c18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000240bb10_0 .net/2u *"_ivl_97", 31 0, L_0x1300d7c18;  1 drivers
v0x60000240bba0_0 .net *"_ivl_99", 31 0, L_0x6000027cf980;  1 drivers
v0x60000240bc30_0 .net "act_data", 31 0, v0x6000024030f0_0;  1 drivers
v0x60000240bcc0 .array "act_h", 19 0;
v0x60000240bcc0_0 .net v0x60000240bcc0 0, 7 0, L_0x600003dbeed0; 1 drivers
v0x60000240bcc0_1 .net v0x60000240bcc0 1, 7 0, v0x60000241d680_0; 1 drivers
v0x60000240bcc0_2 .net v0x60000240bcc0 2, 7 0, v0x60000241ebe0_0; 1 drivers
v0x60000240bcc0_3 .net v0x60000240bcc0 3, 7 0, v0x6000024181b0_0; 1 drivers
v0x60000240bcc0_4 .net v0x60000240bcc0 4, 7 0, v0x600002419710_0; 1 drivers
v0x60000240bcc0_5 .net v0x60000240bcc0 5, 7 0, L_0x600003dbef40; 1 drivers
v0x60000240bcc0_6 .net v0x60000240bcc0 6, 7 0, v0x60000241ac70_0; 1 drivers
v0x60000240bcc0_7 .net v0x60000240bcc0 7, 7 0, v0x600002414240_0; 1 drivers
v0x60000240bcc0_8 .net v0x60000240bcc0 8, 7 0, v0x6000024157a0_0; 1 drivers
v0x60000240bcc0_9 .net v0x60000240bcc0 9, 7 0, v0x600002416d00_0; 1 drivers
v0x60000240bcc0_10 .net v0x60000240bcc0 10, 7 0, L_0x600003dbefb0; 1 drivers
v0x60000240bcc0_11 .net v0x60000240bcc0 11, 7 0, v0x6000024102d0_0; 1 drivers
v0x60000240bcc0_12 .net v0x60000240bcc0 12, 7 0, v0x600002411830_0; 1 drivers
v0x60000240bcc0_13 .net v0x60000240bcc0 13, 7 0, v0x600002412d90_0; 1 drivers
v0x60000240bcc0_14 .net v0x60000240bcc0 14, 7 0, v0x60000240c360_0; 1 drivers
v0x60000240bcc0_15 .net v0x60000240bcc0 15, 7 0, L_0x600003dbf020; 1 drivers
v0x60000240bcc0_16 .net v0x60000240bcc0 16, 7 0, v0x60000240d8c0_0; 1 drivers
v0x60000240bcc0_17 .net v0x60000240bcc0 17, 7 0, v0x60000240ee20_0; 1 drivers
v0x60000240bcc0_18 .net v0x60000240bcc0 18, 7 0, v0x6000024083f0_0; 1 drivers
v0x60000240bcc0_19 .net v0x60000240bcc0 19, 7 0, v0x600002409950_0; 1 drivers
v0x60000240bd50_0 .net "act_ready", 0 0, L_0x6000027cf700;  1 drivers
v0x60000240bde0_0 .net "act_valid", 0 0, v0x600002403210_0;  1 drivers
v0x60000240be70_0 .net "busy", 0 0, L_0x600003dba990;  alias, 1 drivers
v0x60000240bf00_0 .net "cfg_k_tiles", 15 0, L_0x6000027d69e0;  alias, 1 drivers
L_0x1300d7c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002404000_0 .net "clear_acc", 0 0, L_0x1300d7c60;  1 drivers
v0x600002404090_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002404120_0 .var "cycle_count", 15 0;
v0x6000024041b0_0 .var "cycle_count_next", 15 0;
v0x60000241c5a0_5 .array/port v0x60000241c5a0, 5;
v0x600002404240 .array "deskew_output", 3 0;
v0x600002404240_0 .net v0x600002404240 0, 31 0, v0x60000241c5a0_5; 1 drivers
v0x60000241c6c0_3 .array/port v0x60000241c6c0, 3;
v0x600002404240_1 .net v0x600002404240 1, 31 0, v0x60000241c6c0_3; 1 drivers
v0x60000241c7e0_1 .array/port v0x60000241c7e0, 1;
v0x600002404240_2 .net v0x600002404240 2, 31 0, v0x60000241c7e0_1; 1 drivers
v0x600002404240_3 .net v0x600002404240 3, 31 0, L_0x600003dba530; 1 drivers
v0x6000024042d0_0 .net "done", 0 0, L_0x6000027cf660;  alias, 1 drivers
L_0x1300d7b40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002404360_0 .net "drain_delay", 15 0, L_0x1300d7b40;  1 drivers
v0x6000024043f0_0 .net "pe_enable", 0 0, L_0x600003dba8b0;  1 drivers
v0x600002404480 .array "psum_bottom", 3 0;
v0x600002404480_0 .net v0x600002404480 0, 31 0, L_0x600003dba220; 1 drivers
v0x600002404480_1 .net v0x600002404480 1, 31 0, L_0x600003dba300; 1 drivers
v0x600002404480_2 .net v0x600002404480 2, 31 0, L_0x600003dba3e0; 1 drivers
v0x600002404480_3 .net v0x600002404480 3, 31 0, L_0x600003dba4c0; 1 drivers
L_0x1300d5d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002404510 .array "psum_v", 19 0;
v0x600002404510_0 .net v0x600002404510 0, 31 0, L_0x1300d5d28; 1 drivers
L_0x1300d5d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002404510_1 .net v0x600002404510 1, 31 0, L_0x1300d5d70; 1 drivers
L_0x1300d5db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002404510_2 .net v0x600002404510 2, 31 0, L_0x1300d5db8; 1 drivers
L_0x1300d5e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002404510_3 .net v0x600002404510 3, 31 0, L_0x1300d5e00; 1 drivers
v0x600002404510_4 .net v0x600002404510 4, 31 0, v0x60000241db90_0; 1 drivers
v0x600002404510_5 .net v0x600002404510 5, 31 0, v0x60000241f0f0_0; 1 drivers
v0x600002404510_6 .net v0x600002404510 6, 31 0, v0x6000024186c0_0; 1 drivers
v0x600002404510_7 .net v0x600002404510 7, 31 0, v0x600002419c20_0; 1 drivers
v0x600002404510_8 .net v0x600002404510 8, 31 0, v0x60000241b180_0; 1 drivers
v0x600002404510_9 .net v0x600002404510 9, 31 0, v0x600002414750_0; 1 drivers
v0x600002404510_10 .net v0x600002404510 10, 31 0, v0x600002415cb0_0; 1 drivers
v0x600002404510_11 .net v0x600002404510 11, 31 0, v0x600002417210_0; 1 drivers
v0x600002404510_12 .net v0x600002404510 12, 31 0, v0x6000024107e0_0; 1 drivers
v0x600002404510_13 .net v0x600002404510 13, 31 0, v0x600002411d40_0; 1 drivers
v0x600002404510_14 .net v0x600002404510 14, 31 0, v0x6000024132a0_0; 1 drivers
v0x600002404510_15 .net v0x600002404510 15, 31 0, v0x60000240c870_0; 1 drivers
v0x600002404510_16 .net v0x600002404510 16, 31 0, v0x60000240ddd0_0; 1 drivers
v0x600002404510_17 .net v0x600002404510 17, 31 0, v0x60000240f330_0; 1 drivers
v0x600002404510_18 .net v0x600002404510 18, 31 0, v0x600002408900_0; 1 drivers
v0x600002404510_19 .net v0x600002404510 19, 31 0, v0x600002409e60_0; 1 drivers
v0x6000024045a0_0 .net "result_data", 127 0, L_0x6000027cf200;  alias, 1 drivers
L_0x1300d7ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002404630_0 .net "result_ready", 0 0, L_0x1300d7ca8;  1 drivers
v0x6000024046c0_0 .net "result_valid", 0 0, L_0x600003dbaa70;  alias, 1 drivers
v0x600002404750_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024047e0_0 .net "skew_enable", 0 0, L_0x600003dba920;  1 drivers
v0x600002404870 .array "skew_input", 3 0;
v0x600002404870_0 .net v0x600002404870 0, 7 0, L_0x6000027d6b20; 1 drivers
v0x600002404870_1 .net v0x600002404870 1, 7 0, L_0x6000027d6c60; 1 drivers
v0x600002404870_2 .net v0x600002404870 2, 7 0, L_0x6000027d6da0; 1 drivers
v0x600002404870_3 .net v0x600002404870 3, 7 0, L_0x6000027d6ee0; 1 drivers
v0x600002404900 .array "skew_output", 3 0;
v0x600002404900_0 .net v0x600002404900 0, 7 0, v0x60000241c900_0; 1 drivers
v0x600002404900_1 .net v0x600002404900 1, 7 0, v0x60000241cbd0_0; 1 drivers
v0x600002404900_2 .net v0x600002404900 2, 7 0, v0x60000241cea0_0; 1 drivers
v0x600002404900_3 .net v0x600002404900 3, 7 0, v0x60000241d170_0; 1 drivers
v0x600002404990_0 .net "start", 0 0, v0x6000025fd710_0;  1 drivers
v0x600002404a20_0 .var "state", 2 0;
v0x600002404ab0_0 .var "state_next", 2 0;
v0x600002404b40_0 .net "weight_load_col", 1 0, v0x6000025febe0_0;  1 drivers
v0x600002404bd0_0 .net "weight_load_data", 31 0, L_0x6000027cfac0;  1 drivers
v0x600002404c60_0 .net "weight_load_en", 0 0, v0x6000025fec70_0;  1 drivers
E_0x600000c93e00/0 .event anyedge, v0x600002404a20_0, v0x600002404120_0, v0x600002404990_0, v0x600002404c60_0;
E_0x600000c93e00/1 .event anyedge, v0x60000240bf00_0, v0x600002404360_0;
E_0x600000c93e00 .event/or E_0x600000c93e00/0, E_0x600000c93e00/1;
L_0x6000027d6a80 .part v0x6000024030f0_0, 0, 8;
L_0x1300d5c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027d6b20 .functor MUXZ 8, L_0x1300d5c08, L_0x6000027d6a80, v0x600002403210_0, C4<>;
L_0x6000027d6bc0 .part v0x6000024030f0_0, 8, 8;
L_0x1300d5c50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027d6c60 .functor MUXZ 8, L_0x1300d5c50, L_0x6000027d6bc0, v0x600002403210_0, C4<>;
L_0x6000027d6d00 .part v0x6000024030f0_0, 16, 8;
L_0x1300d5c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027d6da0 .functor MUXZ 8, L_0x1300d5c98, L_0x6000027d6d00, v0x600002403210_0, C4<>;
L_0x6000027d6e40 .part v0x6000024030f0_0, 24, 8;
L_0x1300d5ce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027d6ee0 .functor MUXZ 8, L_0x1300d5ce0, L_0x6000027d6e40, v0x600002403210_0, C4<>;
L_0x6000027d70c0 .part L_0x6000027cfac0, 0, 8;
L_0x6000027d78e0 .part L_0x6000027cfac0, 0, 8;
L_0x6000027d0140 .part L_0x6000027cfac0, 0, 8;
L_0x6000027d0960 .part L_0x6000027cfac0, 0, 8;
L_0x6000027d1180 .part L_0x6000027cfac0, 8, 8;
L_0x6000027d19a0 .part L_0x6000027cfac0, 8, 8;
L_0x6000027d21c0 .part L_0x6000027cfac0, 8, 8;
L_0x6000027d29e0 .part L_0x6000027cfac0, 8, 8;
L_0x6000027d3200 .part L_0x6000027cfac0, 16, 8;
L_0x6000027d3a20 .part L_0x6000027cfac0, 16, 8;
L_0x6000027cc280 .part L_0x6000027cfac0, 16, 8;
L_0x6000027ccb40 .part L_0x6000027cfac0, 16, 8;
L_0x6000027cd360 .part L_0x6000027cfac0, 24, 8;
L_0x6000027cdae0 .part L_0x6000027cfac0, 24, 8;
L_0x6000027ce300 .part L_0x6000027cfac0, 24, 8;
L_0x6000027ceb20 .part L_0x6000027cfac0, 24, 8;
L_0x6000027cf200 .concat8 [ 32 32 32 32], L_0x600003dba5a0, L_0x600003dba610, L_0x600003dba680, L_0x600003dba6f0;
L_0x6000027cf2a0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7948;
L_0x6000027cf340 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7990;
L_0x6000027cf3e0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d79d8;
L_0x6000027cf480 .reduce/nor v0x6000025fec70_0;
L_0x6000027cf520 .cmp/ne 3, v0x600002404a20_0, L_0x1300d7a20;
L_0x6000027cf5c0 .cmp/ne 3, v0x600002404a20_0, L_0x1300d7a68;
L_0x6000027cf660 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7ab0;
L_0x6000027cf700 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7af8;
L_0x6000027cf7a0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7b88;
L_0x6000027cf840 .cmp/ge 16, v0x600002404120_0, L_0x1300d7b40;
L_0x6000027cf8e0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d7bd0;
L_0x6000027cf980 .arith/sum 32, L_0x1300dbfe0, L_0x1300d7c18;
L_0x6000027cfa20 .cmp/gt 32, L_0x6000027cf980, L_0x6000027cf8e0;
S_0x1380d6e00 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x1380d6910;
 .timescale 0 0;
P_0x60000388bd80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x60000388bdc0 .param/l "col" 1 10 248, +C4<00>;
L_0x600003dba220 .functor BUFZ 32, v0x60000240ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380d6f70 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380d6e00;
 .timescale 0 0;
v0x60000241c5a0 .array "delay_stages", 5 0, 31 0;
v0x60000241c630_0 .var/i "i", 31 0;
S_0x1380d70e0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x1380d6910;
 .timescale 0 0;
P_0x60000388be00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x60000388be40 .param/l "col" 1 10 248, +C4<01>;
L_0x600003dba300 .functor BUFZ 32, v0x60000240f330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380d7250 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380d70e0;
 .timescale 0 0;
v0x60000241c6c0 .array "delay_stages", 3 0, 31 0;
v0x60000241c750_0 .var/i "i", 31 0;
S_0x1380d73c0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x1380d6910;
 .timescale 0 0;
P_0x60000388be80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x60000388bec0 .param/l "col" 1 10 248, +C4<010>;
L_0x600003dba3e0 .functor BUFZ 32, v0x600002408900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380d7530 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380d73c0;
 .timescale 0 0;
v0x60000241c7e0 .array "delay_stages", 1 0, 31 0;
v0x60000241c870_0 .var/i "i", 31 0;
S_0x1380d76a0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x1380d6910;
 .timescale 0 0;
P_0x60000388bf00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x60000388bf40 .param/l "col" 1 10 248, +C4<011>;
L_0x600003dba4c0 .functor BUFZ 32, v0x600002409e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380d7810 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x1380d76a0;
 .timescale 0 0;
L_0x600003dba530 .functor BUFZ 32, L_0x600003dba4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380d7980 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c040 .param/l "row" 1 10 142, +C4<00>;
v0x60000241c990_0 .net *"_ivl_1", 7 0, L_0x6000027d6a80;  1 drivers
v0x60000241ca20_0 .net/2u *"_ivl_2", 7 0, L_0x1300d5c08;  1 drivers
S_0x1380d7af0 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x1380d7980;
 .timescale 0 0;
v0x60000241c900_0 .var "out_reg", 7 0;
S_0x1380d7c60 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c0c0 .param/l "row" 1 10 142, +C4<01>;
v0x60000241cc60_0 .net *"_ivl_1", 7 0, L_0x6000027d6bc0;  1 drivers
v0x60000241ccf0_0 .net/2u *"_ivl_2", 7 0, L_0x1300d5c50;  1 drivers
S_0x138093c10 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380d7c60;
 .timescale 0 0;
v0x60000241cab0 .array "delay_stages", 0 0, 7 0;
v0x60000241cb40_0 .var/i "i", 31 0;
v0x60000241cbd0_0 .var "out_reg", 7 0;
S_0x138093d80 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c140 .param/l "row" 1 10 142, +C4<010>;
v0x60000241cf30_0 .net *"_ivl_1", 7 0, L_0x6000027d6d00;  1 drivers
v0x60000241cfc0_0 .net/2u *"_ivl_2", 7 0, L_0x1300d5c98;  1 drivers
S_0x138093ef0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x138093d80;
 .timescale 0 0;
v0x60000241cd80 .array "delay_stages", 1 0, 7 0;
v0x60000241ce10_0 .var/i "i", 31 0;
v0x60000241cea0_0 .var "out_reg", 7 0;
S_0x138094060 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c1c0 .param/l "row" 1 10 142, +C4<011>;
v0x60000241d200_0 .net *"_ivl_1", 7 0, L_0x6000027d6e40;  1 drivers
v0x60000241d290_0 .net/2u *"_ivl_2", 7 0, L_0x1300d5ce0;  1 drivers
S_0x1380941d0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x138094060;
 .timescale 0 0;
v0x60000241d050 .array "delay_stages", 2 0, 7 0;
v0x60000241d0e0_0 .var/i "i", 31 0;
v0x60000241d170_0 .var "out_reg", 7 0;
S_0x138091f80 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c000 .param/l "row" 1 10 213, +C4<00>;
S_0x1380920f0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138091f80;
 .timescale 0 0;
P_0x600000c8c280 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dbf090 .functor AND 1, v0x6000025fec70_0, L_0x6000027d7020, C4<1>, C4<1>;
L_0x600003dbf100 .functor AND 1, L_0x6000027d7200, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dbf170 .functor OR 1, L_0x6000027d7160, L_0x600003dbf100, C4<0>, C4<0>;
L_0x600003dbf1e0 .functor AND 1, L_0x1300d7c60, L_0x600003dbf170, C4<1>, C4<1>;
L_0x600003dbf250 .functor AND 1, L_0x600003dbf1e0, L_0x6000027d7340, C4<1>, C4<1>;
v0x60000241de60_0 .net *"_ivl_0", 2 0, L_0x6000027d6f80;  1 drivers
L_0x1300d5ed8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000241def0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d5ed8;  1 drivers
v0x60000241df80_0 .net *"_ivl_13", 0 0, L_0x6000027d7160;  1 drivers
L_0x1300d5f20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241e010_0 .net/2u *"_ivl_15", 2 0, L_0x1300d5f20;  1 drivers
v0x60000241e0a0_0 .net *"_ivl_17", 0 0, L_0x6000027d7200;  1 drivers
v0x60000241e130_0 .net *"_ivl_20", 0 0, L_0x600003dbf100;  1 drivers
v0x60000241e1c0_0 .net *"_ivl_22", 0 0, L_0x600003dbf170;  1 drivers
v0x60000241e250_0 .net *"_ivl_24", 0 0, L_0x600003dbf1e0;  1 drivers
v0x60000241e2e0_0 .net *"_ivl_25", 31 0, L_0x6000027d72a0;  1 drivers
L_0x1300d5f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241e370_0 .net *"_ivl_28", 15 0, L_0x1300d5f68;  1 drivers
L_0x1300d5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241e400_0 .net/2u *"_ivl_29", 31 0, L_0x1300d5fb0;  1 drivers
L_0x1300d5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000241e490_0 .net *"_ivl_3", 0 0, L_0x1300d5e48;  1 drivers
v0x60000241e520_0 .net *"_ivl_31", 0 0, L_0x6000027d7340;  1 drivers
L_0x1300d5e90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241e5b0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d5e90;  1 drivers
v0x60000241e640_0 .net *"_ivl_6", 0 0, L_0x6000027d7020;  1 drivers
v0x60000241e6d0_0 .net "do_clear", 0 0, L_0x600003dbf250;  1 drivers
v0x60000241e760_0 .net "load_weight", 0 0, L_0x600003dbf090;  1 drivers
v0x60000241e7f0_0 .net "weight_in", 7 0, L_0x6000027d70c0;  1 drivers
L_0x6000027d6f80 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d5e48;
L_0x6000027d7020 .cmp/eq 3, L_0x6000027d6f80, L_0x1300d5e90;
L_0x6000027d7160 .cmp/eq 3, v0x600002404a20_0, L_0x1300d5ed8;
L_0x6000027d7200 .cmp/eq 3, v0x600002404a20_0, L_0x1300d5f20;
L_0x6000027d72a0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d5f68;
L_0x6000027d7340 .cmp/eq 32, L_0x6000027d72a0, L_0x1300d5fb0;
S_0x138092260 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380920f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003897f00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003897f40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000241d320_0 .net *"_ivl_11", 0 0, L_0x6000027d75c0;  1 drivers
v0x60000241d3b0_0 .net *"_ivl_12", 15 0, L_0x6000027d7660;  1 drivers
v0x60000241d440_0 .net/s *"_ivl_4", 15 0, L_0x6000027d73e0;  1 drivers
v0x60000241d4d0_0 .net/s *"_ivl_6", 15 0, L_0x6000027d7480;  1 drivers
v0x60000241d560_0 .net/s "a_signed", 7 0, v0x60000241d710_0;  1 drivers
v0x60000241d5f0_0 .net "act_in", 7 0, L_0x600003dbeed0;  alias, 1 drivers
v0x60000241d680_0 .var "act_out", 7 0;
v0x60000241d710_0 .var "act_reg", 7 0;
v0x60000241d7a0_0 .net "clear_acc", 0 0, L_0x600003dbf250;  alias, 1 drivers
v0x60000241d830_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000241d8c0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000241d950_0 .net "load_weight", 0 0, L_0x600003dbf090;  alias, 1 drivers
v0x60000241d9e0_0 .net/s "product", 15 0, L_0x6000027d7520;  1 drivers
v0x60000241da70_0 .net/s "product_ext", 31 0, L_0x6000027d7700;  1 drivers
v0x60000241db00_0 .net "psum_in", 31 0, L_0x1300d5d28;  alias, 1 drivers
v0x60000241db90_0 .var "psum_out", 31 0;
v0x60000241dc20_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000241dcb0_0 .net/s "w_signed", 7 0, v0x60000241ddd0_0;  1 drivers
v0x60000241dd40_0 .net "weight_in", 7 0, L_0x6000027d70c0;  alias, 1 drivers
v0x60000241ddd0_0 .var "weight_reg", 7 0;
L_0x6000027d73e0 .extend/s 16, v0x60000241d710_0;
L_0x6000027d7480 .extend/s 16, v0x60000241ddd0_0;
L_0x6000027d7520 .arith/mult 16, L_0x6000027d73e0, L_0x6000027d7480;
L_0x6000027d75c0 .part L_0x6000027d7520, 15, 1;
LS_0x6000027d7660_0_0 .concat [ 1 1 1 1], L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0;
LS_0x6000027d7660_0_4 .concat [ 1 1 1 1], L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0;
LS_0x6000027d7660_0_8 .concat [ 1 1 1 1], L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0;
LS_0x6000027d7660_0_12 .concat [ 1 1 1 1], L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0, L_0x6000027d75c0;
L_0x6000027d7660 .concat [ 4 4 4 4], LS_0x6000027d7660_0_0, LS_0x6000027d7660_0_4, LS_0x6000027d7660_0_8, LS_0x6000027d7660_0_12;
L_0x6000027d7700 .concat [ 16 16 0 0], L_0x6000027d7520, L_0x6000027d7660;
S_0x1380923d0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138091f80;
 .timescale 0 0;
P_0x600000c8c380 .param/l "col" 1 10 214, +C4<01>;
L_0x600003dbf3a0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d7840, C4<1>, C4<1>;
L_0x600003dbf410 .functor AND 1, L_0x6000027d7a20, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dbf480 .functor OR 1, L_0x6000027d7980, L_0x600003dbf410, C4<0>, C4<0>;
L_0x600003dbf4f0 .functor AND 1, L_0x1300d7c60, L_0x600003dbf480, C4<1>, C4<1>;
L_0x600003dbf560 .functor AND 1, L_0x600003dbf4f0, L_0x6000027d7b60, C4<1>, C4<1>;
v0x60000241f3c0_0 .net *"_ivl_0", 2 0, L_0x6000027d77a0;  1 drivers
L_0x1300d6088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000241f450_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6088;  1 drivers
v0x60000241f4e0_0 .net *"_ivl_13", 0 0, L_0x6000027d7980;  1 drivers
L_0x1300d60d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241f570_0 .net/2u *"_ivl_15", 2 0, L_0x1300d60d0;  1 drivers
v0x60000241f600_0 .net *"_ivl_17", 0 0, L_0x6000027d7a20;  1 drivers
v0x60000241f690_0 .net *"_ivl_20", 0 0, L_0x600003dbf410;  1 drivers
v0x60000241f720_0 .net *"_ivl_22", 0 0, L_0x600003dbf480;  1 drivers
v0x60000241f7b0_0 .net *"_ivl_24", 0 0, L_0x600003dbf4f0;  1 drivers
v0x60000241f840_0 .net *"_ivl_25", 31 0, L_0x6000027d7ac0;  1 drivers
L_0x1300d6118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241f8d0_0 .net *"_ivl_28", 15 0, L_0x1300d6118;  1 drivers
L_0x1300d6160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241f960_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6160;  1 drivers
L_0x1300d5ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000241f9f0_0 .net *"_ivl_3", 0 0, L_0x1300d5ff8;  1 drivers
v0x60000241fa80_0 .net *"_ivl_31", 0 0, L_0x6000027d7b60;  1 drivers
L_0x1300d6040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000241fb10_0 .net/2u *"_ivl_4", 2 0, L_0x1300d6040;  1 drivers
v0x60000241fba0_0 .net *"_ivl_6", 0 0, L_0x6000027d7840;  1 drivers
v0x60000241fc30_0 .net "do_clear", 0 0, L_0x600003dbf560;  1 drivers
v0x60000241fcc0_0 .net "load_weight", 0 0, L_0x600003dbf3a0;  1 drivers
v0x60000241fd50_0 .net "weight_in", 7 0, L_0x6000027d78e0;  1 drivers
L_0x6000027d77a0 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d5ff8;
L_0x6000027d7840 .cmp/eq 3, L_0x6000027d77a0, L_0x1300d6040;
L_0x6000027d7980 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6088;
L_0x6000027d7a20 .cmp/eq 3, v0x600002404a20_0, L_0x1300d60d0;
L_0x6000027d7ac0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6118;
L_0x6000027d7b60 .cmp/eq 32, L_0x6000027d7ac0, L_0x1300d6160;
S_0x138092540 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380923d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003897f80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003897fc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000241e880_0 .net *"_ivl_11", 0 0, L_0x6000027d7de0;  1 drivers
v0x60000241e910_0 .net *"_ivl_12", 15 0, L_0x6000027d7e80;  1 drivers
v0x60000241e9a0_0 .net/s *"_ivl_4", 15 0, L_0x6000027d7c00;  1 drivers
v0x60000241ea30_0 .net/s *"_ivl_6", 15 0, L_0x6000027d7ca0;  1 drivers
v0x60000241eac0_0 .net/s "a_signed", 7 0, v0x60000241ec70_0;  1 drivers
v0x60000241eb50_0 .net "act_in", 7 0, v0x60000241d680_0;  alias, 1 drivers
v0x60000241ebe0_0 .var "act_out", 7 0;
v0x60000241ec70_0 .var "act_reg", 7 0;
v0x60000241ed00_0 .net "clear_acc", 0 0, L_0x600003dbf560;  alias, 1 drivers
v0x60000241ed90_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000241ee20_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000241eeb0_0 .net "load_weight", 0 0, L_0x600003dbf3a0;  alias, 1 drivers
v0x60000241ef40_0 .net/s "product", 15 0, L_0x6000027d7d40;  1 drivers
v0x60000241efd0_0 .net/s "product_ext", 31 0, L_0x6000027d7f20;  1 drivers
v0x60000241f060_0 .net "psum_in", 31 0, L_0x1300d5d70;  alias, 1 drivers
v0x60000241f0f0_0 .var "psum_out", 31 0;
v0x60000241f180_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000241f210_0 .net/s "w_signed", 7 0, v0x60000241f330_0;  1 drivers
v0x60000241f2a0_0 .net "weight_in", 7 0, L_0x6000027d78e0;  alias, 1 drivers
v0x60000241f330_0 .var "weight_reg", 7 0;
L_0x6000027d7c00 .extend/s 16, v0x60000241ec70_0;
L_0x6000027d7ca0 .extend/s 16, v0x60000241f330_0;
L_0x6000027d7d40 .arith/mult 16, L_0x6000027d7c00, L_0x6000027d7ca0;
L_0x6000027d7de0 .part L_0x6000027d7d40, 15, 1;
LS_0x6000027d7e80_0_0 .concat [ 1 1 1 1], L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0;
LS_0x6000027d7e80_0_4 .concat [ 1 1 1 1], L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0;
LS_0x6000027d7e80_0_8 .concat [ 1 1 1 1], L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0;
LS_0x6000027d7e80_0_12 .concat [ 1 1 1 1], L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0, L_0x6000027d7de0;
L_0x6000027d7e80 .concat [ 4 4 4 4], LS_0x6000027d7e80_0_0, LS_0x6000027d7e80_0_4, LS_0x6000027d7e80_0_8, LS_0x6000027d7e80_0_12;
L_0x6000027d7f20 .concat [ 16 16 0 0], L_0x6000027d7d40, L_0x6000027d7e80;
S_0x1380926b0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138091f80;
 .timescale 0 0;
P_0x600000c8c480 .param/l "col" 1 10 214, +C4<010>;
L_0x600003dbf6b0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d00a0, C4<1>, C4<1>;
L_0x600003dbf720 .functor AND 1, L_0x6000027d0280, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dbf790 .functor OR 1, L_0x6000027d01e0, L_0x600003dbf720, C4<0>, C4<0>;
L_0x600003dbf800 .functor AND 1, L_0x1300d7c60, L_0x600003dbf790, C4<1>, C4<1>;
L_0x600003dbf870 .functor AND 1, L_0x600003dbf800, L_0x6000027d03c0, C4<1>, C4<1>;
v0x600002418990_0 .net *"_ivl_0", 3 0, L_0x6000027d0000;  1 drivers
L_0x1300d6238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002418a20_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6238;  1 drivers
v0x600002418ab0_0 .net *"_ivl_13", 0 0, L_0x6000027d01e0;  1 drivers
L_0x1300d6280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002418b40_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6280;  1 drivers
v0x600002418bd0_0 .net *"_ivl_17", 0 0, L_0x6000027d0280;  1 drivers
v0x600002418c60_0 .net *"_ivl_20", 0 0, L_0x600003dbf720;  1 drivers
v0x600002418cf0_0 .net *"_ivl_22", 0 0, L_0x600003dbf790;  1 drivers
v0x600002418d80_0 .net *"_ivl_24", 0 0, L_0x600003dbf800;  1 drivers
v0x600002418e10_0 .net *"_ivl_25", 31 0, L_0x6000027d0320;  1 drivers
L_0x1300d62c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002418ea0_0 .net *"_ivl_28", 15 0, L_0x1300d62c8;  1 drivers
L_0x1300d6310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002418f30_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6310;  1 drivers
L_0x1300d61a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002418fc0_0 .net *"_ivl_3", 1 0, L_0x1300d61a8;  1 drivers
v0x600002419050_0 .net *"_ivl_31", 0 0, L_0x6000027d03c0;  1 drivers
L_0x1300d61f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024190e0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d61f0;  1 drivers
v0x600002419170_0 .net *"_ivl_6", 0 0, L_0x6000027d00a0;  1 drivers
v0x600002419200_0 .net "do_clear", 0 0, L_0x600003dbf870;  1 drivers
v0x600002419290_0 .net "load_weight", 0 0, L_0x600003dbf6b0;  1 drivers
v0x600002419320_0 .net "weight_in", 7 0, L_0x6000027d0140;  1 drivers
L_0x6000027d0000 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d61a8;
L_0x6000027d00a0 .cmp/eq 4, L_0x6000027d0000, L_0x1300d61f0;
L_0x6000027d01e0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6238;
L_0x6000027d0280 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6280;
L_0x6000027d0320 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d62c8;
L_0x6000027d03c0 .cmp/eq 32, L_0x6000027d0320, L_0x1300d6310;
S_0x138092820 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380926b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000389c600 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x60000389c640 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000241fde0_0 .net *"_ivl_11", 0 0, L_0x6000027d0640;  1 drivers
v0x60000241fe70_0 .net *"_ivl_12", 15 0, L_0x6000027d06e0;  1 drivers
v0x60000241ff00_0 .net/s *"_ivl_4", 15 0, L_0x6000027d0460;  1 drivers
v0x600002418000_0 .net/s *"_ivl_6", 15 0, L_0x6000027d0500;  1 drivers
v0x600002418090_0 .net/s "a_signed", 7 0, v0x600002418240_0;  1 drivers
v0x600002418120_0 .net "act_in", 7 0, v0x60000241ebe0_0;  alias, 1 drivers
v0x6000024181b0_0 .var "act_out", 7 0;
v0x600002418240_0 .var "act_reg", 7 0;
v0x6000024182d0_0 .net "clear_acc", 0 0, L_0x600003dbf870;  alias, 1 drivers
v0x600002418360_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024183f0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002418480_0 .net "load_weight", 0 0, L_0x600003dbf6b0;  alias, 1 drivers
v0x600002418510_0 .net/s "product", 15 0, L_0x6000027d05a0;  1 drivers
v0x6000024185a0_0 .net/s "product_ext", 31 0, L_0x6000027d0780;  1 drivers
v0x600002418630_0 .net "psum_in", 31 0, L_0x1300d5db8;  alias, 1 drivers
v0x6000024186c0_0 .var "psum_out", 31 0;
v0x600002418750_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024187e0_0 .net/s "w_signed", 7 0, v0x600002418900_0;  1 drivers
v0x600002418870_0 .net "weight_in", 7 0, L_0x6000027d0140;  alias, 1 drivers
v0x600002418900_0 .var "weight_reg", 7 0;
L_0x6000027d0460 .extend/s 16, v0x600002418240_0;
L_0x6000027d0500 .extend/s 16, v0x600002418900_0;
L_0x6000027d05a0 .arith/mult 16, L_0x6000027d0460, L_0x6000027d0500;
L_0x6000027d0640 .part L_0x6000027d05a0, 15, 1;
LS_0x6000027d06e0_0_0 .concat [ 1 1 1 1], L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640;
LS_0x6000027d06e0_0_4 .concat [ 1 1 1 1], L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640;
LS_0x6000027d06e0_0_8 .concat [ 1 1 1 1], L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640;
LS_0x6000027d06e0_0_12 .concat [ 1 1 1 1], L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640, L_0x6000027d0640;
L_0x6000027d06e0 .concat [ 4 4 4 4], LS_0x6000027d06e0_0_0, LS_0x6000027d06e0_0_4, LS_0x6000027d06e0_0_8, LS_0x6000027d06e0_0_12;
L_0x6000027d0780 .concat [ 16 16 0 0], L_0x6000027d05a0, L_0x6000027d06e0;
S_0x138092990 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138091f80;
 .timescale 0 0;
P_0x600000c8c5c0 .param/l "col" 1 10 214, +C4<011>;
L_0x600003dbf9c0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d08c0, C4<1>, C4<1>;
L_0x600003dbfa30 .functor AND 1, L_0x6000027d0aa0, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dbfaa0 .functor OR 1, L_0x6000027d0a00, L_0x600003dbfa30, C4<0>, C4<0>;
L_0x600003dbfb10 .functor AND 1, L_0x1300d7c60, L_0x600003dbfaa0, C4<1>, C4<1>;
L_0x600003dbfb80 .functor AND 1, L_0x600003dbfb10, L_0x6000027d0be0, C4<1>, C4<1>;
v0x600002419ef0_0 .net *"_ivl_0", 3 0, L_0x6000027d0820;  1 drivers
L_0x1300d63e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002419f80_0 .net/2u *"_ivl_11", 2 0, L_0x1300d63e8;  1 drivers
v0x60000241a010_0 .net *"_ivl_13", 0 0, L_0x6000027d0a00;  1 drivers
L_0x1300d6430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241a0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6430;  1 drivers
v0x60000241a130_0 .net *"_ivl_17", 0 0, L_0x6000027d0aa0;  1 drivers
v0x60000241a1c0_0 .net *"_ivl_20", 0 0, L_0x600003dbfa30;  1 drivers
v0x60000241a250_0 .net *"_ivl_22", 0 0, L_0x600003dbfaa0;  1 drivers
v0x60000241a2e0_0 .net *"_ivl_24", 0 0, L_0x600003dbfb10;  1 drivers
v0x60000241a370_0 .net *"_ivl_25", 31 0, L_0x6000027d0b40;  1 drivers
L_0x1300d6478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241a400_0 .net *"_ivl_28", 15 0, L_0x1300d6478;  1 drivers
L_0x1300d64c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241a490_0 .net/2u *"_ivl_29", 31 0, L_0x1300d64c0;  1 drivers
L_0x1300d6358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000241a520_0 .net *"_ivl_3", 1 0, L_0x1300d6358;  1 drivers
v0x60000241a5b0_0 .net *"_ivl_31", 0 0, L_0x6000027d0be0;  1 drivers
L_0x1300d63a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000241a640_0 .net/2u *"_ivl_4", 3 0, L_0x1300d63a0;  1 drivers
v0x60000241a6d0_0 .net *"_ivl_6", 0 0, L_0x6000027d08c0;  1 drivers
v0x60000241a760_0 .net "do_clear", 0 0, L_0x600003dbfb80;  1 drivers
v0x60000241a7f0_0 .net "load_weight", 0 0, L_0x600003dbf9c0;  1 drivers
v0x60000241a880_0 .net "weight_in", 7 0, L_0x6000027d0960;  1 drivers
L_0x6000027d0820 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d6358;
L_0x6000027d08c0 .cmp/eq 4, L_0x6000027d0820, L_0x1300d63a0;
L_0x6000027d0a00 .cmp/eq 3, v0x600002404a20_0, L_0x1300d63e8;
L_0x6000027d0aa0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6430;
L_0x6000027d0b40 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6478;
L_0x6000027d0be0 .cmp/eq 32, L_0x6000027d0b40, L_0x1300d64c0;
S_0x138092b00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138092990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038f8580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038f85c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024193b0_0 .net *"_ivl_11", 0 0, L_0x6000027d0e60;  1 drivers
v0x600002419440_0 .net *"_ivl_12", 15 0, L_0x6000027d0f00;  1 drivers
v0x6000024194d0_0 .net/s *"_ivl_4", 15 0, L_0x6000027d0c80;  1 drivers
v0x600002419560_0 .net/s *"_ivl_6", 15 0, L_0x6000027d0d20;  1 drivers
v0x6000024195f0_0 .net/s "a_signed", 7 0, v0x6000024197a0_0;  1 drivers
v0x600002419680_0 .net "act_in", 7 0, v0x6000024181b0_0;  alias, 1 drivers
v0x600002419710_0 .var "act_out", 7 0;
v0x6000024197a0_0 .var "act_reg", 7 0;
v0x600002419830_0 .net "clear_acc", 0 0, L_0x600003dbfb80;  alias, 1 drivers
v0x6000024198c0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002419950_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x6000024199e0_0 .net "load_weight", 0 0, L_0x600003dbf9c0;  alias, 1 drivers
v0x600002419a70_0 .net/s "product", 15 0, L_0x6000027d0dc0;  1 drivers
v0x600002419b00_0 .net/s "product_ext", 31 0, L_0x6000027d0fa0;  1 drivers
v0x600002419b90_0 .net "psum_in", 31 0, L_0x1300d5e00;  alias, 1 drivers
v0x600002419c20_0 .var "psum_out", 31 0;
v0x600002419cb0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002419d40_0 .net/s "w_signed", 7 0, v0x600002419e60_0;  1 drivers
v0x600002419dd0_0 .net "weight_in", 7 0, L_0x6000027d0960;  alias, 1 drivers
v0x600002419e60_0 .var "weight_reg", 7 0;
L_0x6000027d0c80 .extend/s 16, v0x6000024197a0_0;
L_0x6000027d0d20 .extend/s 16, v0x600002419e60_0;
L_0x6000027d0dc0 .arith/mult 16, L_0x6000027d0c80, L_0x6000027d0d20;
L_0x6000027d0e60 .part L_0x6000027d0dc0, 15, 1;
LS_0x6000027d0f00_0_0 .concat [ 1 1 1 1], L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60;
LS_0x6000027d0f00_0_4 .concat [ 1 1 1 1], L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60;
LS_0x6000027d0f00_0_8 .concat [ 1 1 1 1], L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60;
LS_0x6000027d0f00_0_12 .concat [ 1 1 1 1], L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60, L_0x6000027d0e60;
L_0x6000027d0f00 .concat [ 4 4 4 4], LS_0x6000027d0f00_0_0, LS_0x6000027d0f00_0_4, LS_0x6000027d0f00_0_8, LS_0x6000027d0f00_0_12;
L_0x6000027d0fa0 .concat [ 16 16 0 0], L_0x6000027d0dc0, L_0x6000027d0f00;
S_0x138092c70 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8c6c0 .param/l "row" 1 10 213, +C4<01>;
S_0x138092de0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x138092c70;
 .timescale 0 0;
P_0x600000c8c740 .param/l "col" 1 10 214, +C4<00>;
L_0x600003dbfcd0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d10e0, C4<1>, C4<1>;
L_0x600003dbfdb0 .functor AND 1, L_0x6000027d12c0, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003dbfe20 .functor OR 1, L_0x6000027d1220, L_0x600003dbfdb0, C4<0>, C4<0>;
L_0x600003dbfe90 .functor AND 1, L_0x1300d7c60, L_0x600003dbfe20, C4<1>, C4<1>;
L_0x600003dbff00 .functor AND 1, L_0x600003dbfe90, L_0x6000027d1400, C4<1>, C4<1>;
v0x60000241b450_0 .net *"_ivl_0", 2 0, L_0x6000027d1040;  1 drivers
L_0x1300d6598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000241b4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6598;  1 drivers
v0x60000241b570_0 .net *"_ivl_13", 0 0, L_0x6000027d1220;  1 drivers
L_0x1300d65e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241b600_0 .net/2u *"_ivl_15", 2 0, L_0x1300d65e0;  1 drivers
v0x60000241b690_0 .net *"_ivl_17", 0 0, L_0x6000027d12c0;  1 drivers
v0x60000241b720_0 .net *"_ivl_20", 0 0, L_0x600003dbfdb0;  1 drivers
v0x60000241b7b0_0 .net *"_ivl_22", 0 0, L_0x600003dbfe20;  1 drivers
v0x60000241b840_0 .net *"_ivl_24", 0 0, L_0x600003dbfe90;  1 drivers
v0x60000241b8d0_0 .net *"_ivl_25", 31 0, L_0x6000027d1360;  1 drivers
L_0x1300d6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241b960_0 .net *"_ivl_28", 15 0, L_0x1300d6628;  1 drivers
L_0x1300d6670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000241b9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6670;  1 drivers
L_0x1300d6508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000241ba80_0 .net *"_ivl_3", 0 0, L_0x1300d6508;  1 drivers
v0x60000241bb10_0 .net *"_ivl_31", 0 0, L_0x6000027d1400;  1 drivers
L_0x1300d6550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000241bba0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d6550;  1 drivers
v0x60000241bc30_0 .net *"_ivl_6", 0 0, L_0x6000027d10e0;  1 drivers
v0x60000241bcc0_0 .net "do_clear", 0 0, L_0x600003dbff00;  1 drivers
v0x60000241bd50_0 .net "load_weight", 0 0, L_0x600003dbfcd0;  1 drivers
v0x60000241bde0_0 .net "weight_in", 7 0, L_0x6000027d1180;  1 drivers
L_0x6000027d1040 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d6508;
L_0x6000027d10e0 .cmp/eq 3, L_0x6000027d1040, L_0x1300d6550;
L_0x6000027d1220 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6598;
L_0x6000027d12c0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d65e0;
L_0x6000027d1360 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6628;
L_0x6000027d1400 .cmp/eq 32, L_0x6000027d1360, L_0x1300d6670;
S_0x138092f50 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138092de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038f8300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038f8340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000241a910_0 .net *"_ivl_11", 0 0, L_0x6000027d1680;  1 drivers
v0x60000241a9a0_0 .net *"_ivl_12", 15 0, L_0x6000027d1720;  1 drivers
v0x60000241aa30_0 .net/s *"_ivl_4", 15 0, L_0x6000027d14a0;  1 drivers
v0x60000241aac0_0 .net/s *"_ivl_6", 15 0, L_0x6000027d1540;  1 drivers
v0x60000241ab50_0 .net/s "a_signed", 7 0, v0x60000241ad00_0;  1 drivers
v0x60000241abe0_0 .net "act_in", 7 0, L_0x600003dbef40;  alias, 1 drivers
v0x60000241ac70_0 .var "act_out", 7 0;
v0x60000241ad00_0 .var "act_reg", 7 0;
v0x60000241ad90_0 .net "clear_acc", 0 0, L_0x600003dbff00;  alias, 1 drivers
v0x60000241ae20_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000241aeb0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000241af40_0 .net "load_weight", 0 0, L_0x600003dbfcd0;  alias, 1 drivers
v0x60000241afd0_0 .net/s "product", 15 0, L_0x6000027d15e0;  1 drivers
v0x60000241b060_0 .net/s "product_ext", 31 0, L_0x6000027d17c0;  1 drivers
v0x60000241b0f0_0 .net "psum_in", 31 0, v0x60000241db90_0;  alias, 1 drivers
v0x60000241b180_0 .var "psum_out", 31 0;
v0x60000241b210_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000241b2a0_0 .net/s "w_signed", 7 0, v0x60000241b3c0_0;  1 drivers
v0x60000241b330_0 .net "weight_in", 7 0, L_0x6000027d1180;  alias, 1 drivers
v0x60000241b3c0_0 .var "weight_reg", 7 0;
L_0x6000027d14a0 .extend/s 16, v0x60000241ad00_0;
L_0x6000027d1540 .extend/s 16, v0x60000241b3c0_0;
L_0x6000027d15e0 .arith/mult 16, L_0x6000027d14a0, L_0x6000027d1540;
L_0x6000027d1680 .part L_0x6000027d15e0, 15, 1;
LS_0x6000027d1720_0_0 .concat [ 1 1 1 1], L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680;
LS_0x6000027d1720_0_4 .concat [ 1 1 1 1], L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680;
LS_0x6000027d1720_0_8 .concat [ 1 1 1 1], L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680;
LS_0x6000027d1720_0_12 .concat [ 1 1 1 1], L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680, L_0x6000027d1680;
L_0x6000027d1720 .concat [ 4 4 4 4], LS_0x6000027d1720_0_0, LS_0x6000027d1720_0_4, LS_0x6000027d1720_0_8, LS_0x6000027d1720_0_12;
L_0x6000027d17c0 .concat [ 16 16 0 0], L_0x6000027d15e0, L_0x6000027d1720;
S_0x1380930c0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x138092c70;
 .timescale 0 0;
P_0x600000c8c580 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db8070 .functor AND 1, v0x6000025fec70_0, L_0x6000027d1900, C4<1>, C4<1>;
L_0x600003db80e0 .functor AND 1, L_0x6000027d1ae0, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db8150 .functor OR 1, L_0x6000027d1a40, L_0x600003db80e0, C4<0>, C4<0>;
L_0x600003db81c0 .functor AND 1, L_0x1300d7c60, L_0x600003db8150, C4<1>, C4<1>;
L_0x600003db8230 .functor AND 1, L_0x600003db81c0, L_0x6000027d1c20, C4<1>, C4<1>;
v0x600002414a20_0 .net *"_ivl_0", 2 0, L_0x6000027d1860;  1 drivers
L_0x1300d6748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002414ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6748;  1 drivers
v0x600002414b40_0 .net *"_ivl_13", 0 0, L_0x6000027d1a40;  1 drivers
L_0x1300d6790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002414bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6790;  1 drivers
v0x600002414c60_0 .net *"_ivl_17", 0 0, L_0x6000027d1ae0;  1 drivers
v0x600002414cf0_0 .net *"_ivl_20", 0 0, L_0x600003db80e0;  1 drivers
v0x600002414d80_0 .net *"_ivl_22", 0 0, L_0x600003db8150;  1 drivers
v0x600002414e10_0 .net *"_ivl_24", 0 0, L_0x600003db81c0;  1 drivers
v0x600002414ea0_0 .net *"_ivl_25", 31 0, L_0x6000027d1b80;  1 drivers
L_0x1300d67d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002414f30_0 .net *"_ivl_28", 15 0, L_0x1300d67d8;  1 drivers
L_0x1300d6820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002414fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6820;  1 drivers
L_0x1300d66b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002415050_0 .net *"_ivl_3", 0 0, L_0x1300d66b8;  1 drivers
v0x6000024150e0_0 .net *"_ivl_31", 0 0, L_0x6000027d1c20;  1 drivers
L_0x1300d6700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002415170_0 .net/2u *"_ivl_4", 2 0, L_0x1300d6700;  1 drivers
v0x600002415200_0 .net *"_ivl_6", 0 0, L_0x6000027d1900;  1 drivers
v0x600002415290_0 .net "do_clear", 0 0, L_0x600003db8230;  1 drivers
v0x600002415320_0 .net "load_weight", 0 0, L_0x600003db8070;  1 drivers
v0x6000024153b0_0 .net "weight_in", 7 0, L_0x6000027d19a0;  1 drivers
L_0x6000027d1860 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d66b8;
L_0x6000027d1900 .cmp/eq 3, L_0x6000027d1860, L_0x1300d6700;
L_0x6000027d1a40 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6748;
L_0x6000027d1ae0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6790;
L_0x6000027d1b80 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d67d8;
L_0x6000027d1c20 .cmp/eq 32, L_0x6000027d1b80, L_0x1300d6820;
S_0x138093230 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380930c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000241be70_0 .net *"_ivl_11", 0 0, L_0x6000027d1ea0;  1 drivers
v0x60000241bf00_0 .net *"_ivl_12", 15 0, L_0x6000027d1f40;  1 drivers
v0x600002414000_0 .net/s *"_ivl_4", 15 0, L_0x6000027d1cc0;  1 drivers
v0x600002414090_0 .net/s *"_ivl_6", 15 0, L_0x6000027d1d60;  1 drivers
v0x600002414120_0 .net/s "a_signed", 7 0, v0x6000024142d0_0;  1 drivers
v0x6000024141b0_0 .net "act_in", 7 0, v0x60000241ac70_0;  alias, 1 drivers
v0x600002414240_0 .var "act_out", 7 0;
v0x6000024142d0_0 .var "act_reg", 7 0;
v0x600002414360_0 .net "clear_acc", 0 0, L_0x600003db8230;  alias, 1 drivers
v0x6000024143f0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002414480_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002414510_0 .net "load_weight", 0 0, L_0x600003db8070;  alias, 1 drivers
v0x6000024145a0_0 .net/s "product", 15 0, L_0x6000027d1e00;  1 drivers
v0x600002414630_0 .net/s "product_ext", 31 0, L_0x6000027d1fe0;  1 drivers
v0x6000024146c0_0 .net "psum_in", 31 0, v0x60000241f0f0_0;  alias, 1 drivers
v0x600002414750_0 .var "psum_out", 31 0;
v0x6000024147e0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002414870_0 .net/s "w_signed", 7 0, v0x600002414990_0;  1 drivers
v0x600002414900_0 .net "weight_in", 7 0, L_0x6000027d19a0;  alias, 1 drivers
v0x600002414990_0 .var "weight_reg", 7 0;
L_0x6000027d1cc0 .extend/s 16, v0x6000024142d0_0;
L_0x6000027d1d60 .extend/s 16, v0x600002414990_0;
L_0x6000027d1e00 .arith/mult 16, L_0x6000027d1cc0, L_0x6000027d1d60;
L_0x6000027d1ea0 .part L_0x6000027d1e00, 15, 1;
LS_0x6000027d1f40_0_0 .concat [ 1 1 1 1], L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0;
LS_0x6000027d1f40_0_4 .concat [ 1 1 1 1], L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0;
LS_0x6000027d1f40_0_8 .concat [ 1 1 1 1], L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0;
LS_0x6000027d1f40_0_12 .concat [ 1 1 1 1], L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0, L_0x6000027d1ea0;
L_0x6000027d1f40 .concat [ 4 4 4 4], LS_0x6000027d1f40_0_0, LS_0x6000027d1f40_0_4, LS_0x6000027d1f40_0_8, LS_0x6000027d1f40_0_12;
L_0x6000027d1fe0 .concat [ 16 16 0 0], L_0x6000027d1e00, L_0x6000027d1f40;
S_0x1380933a0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x138092c70;
 .timescale 0 0;
P_0x600000c8c900 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db8380 .functor AND 1, v0x6000025fec70_0, L_0x6000027d2120, C4<1>, C4<1>;
L_0x600003db83f0 .functor AND 1, L_0x6000027d2300, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db8460 .functor OR 1, L_0x6000027d2260, L_0x600003db83f0, C4<0>, C4<0>;
L_0x600003db84d0 .functor AND 1, L_0x1300d7c60, L_0x600003db8460, C4<1>, C4<1>;
L_0x600003db8540 .functor AND 1, L_0x600003db84d0, L_0x6000027d2440, C4<1>, C4<1>;
v0x600002415f80_0 .net *"_ivl_0", 3 0, L_0x6000027d2080;  1 drivers
L_0x1300d68f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002416010_0 .net/2u *"_ivl_11", 2 0, L_0x1300d68f8;  1 drivers
v0x6000024160a0_0 .net *"_ivl_13", 0 0, L_0x6000027d2260;  1 drivers
L_0x1300d6940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002416130_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6940;  1 drivers
v0x6000024161c0_0 .net *"_ivl_17", 0 0, L_0x6000027d2300;  1 drivers
v0x600002416250_0 .net *"_ivl_20", 0 0, L_0x600003db83f0;  1 drivers
v0x6000024162e0_0 .net *"_ivl_22", 0 0, L_0x600003db8460;  1 drivers
v0x600002416370_0 .net *"_ivl_24", 0 0, L_0x600003db84d0;  1 drivers
v0x600002416400_0 .net *"_ivl_25", 31 0, L_0x6000027d23a0;  1 drivers
L_0x1300d6988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002416490_0 .net *"_ivl_28", 15 0, L_0x1300d6988;  1 drivers
L_0x1300d69d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002416520_0 .net/2u *"_ivl_29", 31 0, L_0x1300d69d0;  1 drivers
L_0x1300d6868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024165b0_0 .net *"_ivl_3", 1 0, L_0x1300d6868;  1 drivers
v0x600002416640_0 .net *"_ivl_31", 0 0, L_0x6000027d2440;  1 drivers
L_0x1300d68b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024166d0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d68b0;  1 drivers
v0x600002416760_0 .net *"_ivl_6", 0 0, L_0x6000027d2120;  1 drivers
v0x6000024167f0_0 .net "do_clear", 0 0, L_0x600003db8540;  1 drivers
v0x600002416880_0 .net "load_weight", 0 0, L_0x600003db8380;  1 drivers
v0x600002416910_0 .net "weight_in", 7 0, L_0x6000027d21c0;  1 drivers
L_0x6000027d2080 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d6868;
L_0x6000027d2120 .cmp/eq 4, L_0x6000027d2080, L_0x1300d68b0;
L_0x6000027d2260 .cmp/eq 3, v0x600002404a20_0, L_0x1300d68f8;
L_0x6000027d2300 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6940;
L_0x6000027d23a0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6988;
L_0x6000027d2440 .cmp/eq 32, L_0x6000027d23a0, L_0x1300d69d0;
S_0x138093510 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380933a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002415440_0 .net *"_ivl_11", 0 0, L_0x6000027d26c0;  1 drivers
v0x6000024154d0_0 .net *"_ivl_12", 15 0, L_0x6000027d2760;  1 drivers
v0x600002415560_0 .net/s *"_ivl_4", 15 0, L_0x6000027d24e0;  1 drivers
v0x6000024155f0_0 .net/s *"_ivl_6", 15 0, L_0x6000027d2580;  1 drivers
v0x600002415680_0 .net/s "a_signed", 7 0, v0x600002415830_0;  1 drivers
v0x600002415710_0 .net "act_in", 7 0, v0x600002414240_0;  alias, 1 drivers
v0x6000024157a0_0 .var "act_out", 7 0;
v0x600002415830_0 .var "act_reg", 7 0;
v0x6000024158c0_0 .net "clear_acc", 0 0, L_0x600003db8540;  alias, 1 drivers
v0x600002415950_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024159e0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002415a70_0 .net "load_weight", 0 0, L_0x600003db8380;  alias, 1 drivers
v0x600002415b00_0 .net/s "product", 15 0, L_0x6000027d2620;  1 drivers
v0x600002415b90_0 .net/s "product_ext", 31 0, L_0x6000027d2800;  1 drivers
v0x600002415c20_0 .net "psum_in", 31 0, v0x6000024186c0_0;  alias, 1 drivers
v0x600002415cb0_0 .var "psum_out", 31 0;
v0x600002415d40_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002415dd0_0 .net/s "w_signed", 7 0, v0x600002415ef0_0;  1 drivers
v0x600002415e60_0 .net "weight_in", 7 0, L_0x6000027d21c0;  alias, 1 drivers
v0x600002415ef0_0 .var "weight_reg", 7 0;
L_0x6000027d24e0 .extend/s 16, v0x600002415830_0;
L_0x6000027d2580 .extend/s 16, v0x600002415ef0_0;
L_0x6000027d2620 .arith/mult 16, L_0x6000027d24e0, L_0x6000027d2580;
L_0x6000027d26c0 .part L_0x6000027d2620, 15, 1;
LS_0x6000027d2760_0_0 .concat [ 1 1 1 1], L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0;
LS_0x6000027d2760_0_4 .concat [ 1 1 1 1], L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0;
LS_0x6000027d2760_0_8 .concat [ 1 1 1 1], L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0;
LS_0x6000027d2760_0_12 .concat [ 1 1 1 1], L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0, L_0x6000027d26c0;
L_0x6000027d2760 .concat [ 4 4 4 4], LS_0x6000027d2760_0_0, LS_0x6000027d2760_0_4, LS_0x6000027d2760_0_8, LS_0x6000027d2760_0_12;
L_0x6000027d2800 .concat [ 16 16 0 0], L_0x6000027d2620, L_0x6000027d2760;
S_0x138093680 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x138092c70;
 .timescale 0 0;
P_0x600000c8ca00 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db8690 .functor AND 1, v0x6000025fec70_0, L_0x6000027d2940, C4<1>, C4<1>;
L_0x600003db8700 .functor AND 1, L_0x6000027d2b20, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db8770 .functor OR 1, L_0x6000027d2a80, L_0x600003db8700, C4<0>, C4<0>;
L_0x600003db87e0 .functor AND 1, L_0x1300d7c60, L_0x600003db8770, C4<1>, C4<1>;
L_0x600003db8850 .functor AND 1, L_0x600003db87e0, L_0x6000027d2c60, C4<1>, C4<1>;
v0x6000024174e0_0 .net *"_ivl_0", 3 0, L_0x6000027d28a0;  1 drivers
L_0x1300d6aa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002417570_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6aa8;  1 drivers
v0x600002417600_0 .net *"_ivl_13", 0 0, L_0x6000027d2a80;  1 drivers
L_0x1300d6af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002417690_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6af0;  1 drivers
v0x600002417720_0 .net *"_ivl_17", 0 0, L_0x6000027d2b20;  1 drivers
v0x6000024177b0_0 .net *"_ivl_20", 0 0, L_0x600003db8700;  1 drivers
v0x600002417840_0 .net *"_ivl_22", 0 0, L_0x600003db8770;  1 drivers
v0x6000024178d0_0 .net *"_ivl_24", 0 0, L_0x600003db87e0;  1 drivers
v0x600002417960_0 .net *"_ivl_25", 31 0, L_0x6000027d2bc0;  1 drivers
L_0x1300d6b38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024179f0_0 .net *"_ivl_28", 15 0, L_0x1300d6b38;  1 drivers
L_0x1300d6b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002417a80_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6b80;  1 drivers
L_0x1300d6a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002417b10_0 .net *"_ivl_3", 1 0, L_0x1300d6a18;  1 drivers
v0x600002417ba0_0 .net *"_ivl_31", 0 0, L_0x6000027d2c60;  1 drivers
L_0x1300d6a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002417c30_0 .net/2u *"_ivl_4", 3 0, L_0x1300d6a60;  1 drivers
v0x600002417cc0_0 .net *"_ivl_6", 0 0, L_0x6000027d2940;  1 drivers
v0x600002417d50_0 .net "do_clear", 0 0, L_0x600003db8850;  1 drivers
v0x600002417de0_0 .net "load_weight", 0 0, L_0x600003db8690;  1 drivers
v0x600002417e70_0 .net "weight_in", 7 0, L_0x6000027d29e0;  1 drivers
L_0x6000027d28a0 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d6a18;
L_0x6000027d2940 .cmp/eq 4, L_0x6000027d28a0, L_0x1300d6a60;
L_0x6000027d2a80 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6aa8;
L_0x6000027d2b20 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6af0;
L_0x6000027d2bc0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6b38;
L_0x6000027d2c60 .cmp/eq 32, L_0x6000027d2bc0, L_0x1300d6b80;
S_0x1380937f0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x138093680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038841c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024169a0_0 .net *"_ivl_11", 0 0, L_0x6000027d2ee0;  1 drivers
v0x600002416a30_0 .net *"_ivl_12", 15 0, L_0x6000027d2f80;  1 drivers
v0x600002416ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000027d2d00;  1 drivers
v0x600002416b50_0 .net/s *"_ivl_6", 15 0, L_0x6000027d2da0;  1 drivers
v0x600002416be0_0 .net/s "a_signed", 7 0, v0x600002416d90_0;  1 drivers
v0x600002416c70_0 .net "act_in", 7 0, v0x6000024157a0_0;  alias, 1 drivers
v0x600002416d00_0 .var "act_out", 7 0;
v0x600002416d90_0 .var "act_reg", 7 0;
v0x600002416e20_0 .net "clear_acc", 0 0, L_0x600003db8850;  alias, 1 drivers
v0x600002416eb0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002416f40_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002416fd0_0 .net "load_weight", 0 0, L_0x600003db8690;  alias, 1 drivers
v0x600002417060_0 .net/s "product", 15 0, L_0x6000027d2e40;  1 drivers
v0x6000024170f0_0 .net/s "product_ext", 31 0, L_0x6000027d3020;  1 drivers
v0x600002417180_0 .net "psum_in", 31 0, v0x600002419c20_0;  alias, 1 drivers
v0x600002417210_0 .var "psum_out", 31 0;
v0x6000024172a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002417330_0 .net/s "w_signed", 7 0, v0x600002417450_0;  1 drivers
v0x6000024173c0_0 .net "weight_in", 7 0, L_0x6000027d29e0;  alias, 1 drivers
v0x600002417450_0 .var "weight_reg", 7 0;
L_0x6000027d2d00 .extend/s 16, v0x600002416d90_0;
L_0x6000027d2da0 .extend/s 16, v0x600002417450_0;
L_0x6000027d2e40 .arith/mult 16, L_0x6000027d2d00, L_0x6000027d2da0;
L_0x6000027d2ee0 .part L_0x6000027d2e40, 15, 1;
LS_0x6000027d2f80_0_0 .concat [ 1 1 1 1], L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0;
LS_0x6000027d2f80_0_4 .concat [ 1 1 1 1], L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0;
LS_0x6000027d2f80_0_8 .concat [ 1 1 1 1], L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0;
LS_0x6000027d2f80_0_12 .concat [ 1 1 1 1], L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0, L_0x6000027d2ee0;
L_0x6000027d2f80 .concat [ 4 4 4 4], LS_0x6000027d2f80_0_0, LS_0x6000027d2f80_0_4, LS_0x6000027d2f80_0_8, LS_0x6000027d2f80_0_12;
L_0x6000027d3020 .concat [ 16 16 0 0], L_0x6000027d2e40, L_0x6000027d2f80;
S_0x1380dc670 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8cb00 .param/l "row" 1 10 213, +C4<010>;
S_0x1380dc7e0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380dc670;
 .timescale 0 0;
P_0x600000c8cb80 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db89a0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d3160, C4<1>, C4<1>;
L_0x600003db8a10 .functor AND 1, L_0x6000027d3340, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db8a80 .functor OR 1, L_0x6000027d32a0, L_0x600003db8a10, C4<0>, C4<0>;
L_0x600003db8af0 .functor AND 1, L_0x1300d7c60, L_0x600003db8a80, C4<1>, C4<1>;
L_0x600003db8b60 .functor AND 1, L_0x600003db8af0, L_0x6000027d3480, C4<1>, C4<1>;
v0x600002410ab0_0 .net *"_ivl_0", 2 0, L_0x6000027d30c0;  1 drivers
L_0x1300d6c58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002410b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6c58;  1 drivers
v0x600002410bd0_0 .net *"_ivl_13", 0 0, L_0x6000027d32a0;  1 drivers
L_0x1300d6ca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002410c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6ca0;  1 drivers
v0x600002410cf0_0 .net *"_ivl_17", 0 0, L_0x6000027d3340;  1 drivers
v0x600002410d80_0 .net *"_ivl_20", 0 0, L_0x600003db8a10;  1 drivers
v0x600002410e10_0 .net *"_ivl_22", 0 0, L_0x600003db8a80;  1 drivers
v0x600002410ea0_0 .net *"_ivl_24", 0 0, L_0x600003db8af0;  1 drivers
v0x600002410f30_0 .net *"_ivl_25", 31 0, L_0x6000027d33e0;  1 drivers
L_0x1300d6ce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002410fc0_0 .net *"_ivl_28", 15 0, L_0x1300d6ce8;  1 drivers
L_0x1300d6d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002411050_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6d30;  1 drivers
L_0x1300d6bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024110e0_0 .net *"_ivl_3", 0 0, L_0x1300d6bc8;  1 drivers
v0x600002411170_0 .net *"_ivl_31", 0 0, L_0x6000027d3480;  1 drivers
L_0x1300d6c10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002411200_0 .net/2u *"_ivl_4", 2 0, L_0x1300d6c10;  1 drivers
v0x600002411290_0 .net *"_ivl_6", 0 0, L_0x6000027d3160;  1 drivers
v0x600002411320_0 .net "do_clear", 0 0, L_0x600003db8b60;  1 drivers
v0x6000024113b0_0 .net "load_weight", 0 0, L_0x600003db89a0;  1 drivers
v0x600002411440_0 .net "weight_in", 7 0, L_0x6000027d3200;  1 drivers
L_0x6000027d30c0 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d6bc8;
L_0x6000027d3160 .cmp/eq 3, L_0x6000027d30c0, L_0x1300d6c10;
L_0x6000027d32a0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6c58;
L_0x6000027d3340 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6ca0;
L_0x6000027d33e0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6ce8;
L_0x6000027d3480 .cmp/eq 32, L_0x6000027d33e0, L_0x1300d6d30;
S_0x1380dc950 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380dc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002417f00_0 .net *"_ivl_11", 0 0, L_0x6000027d3700;  1 drivers
v0x600002410000_0 .net *"_ivl_12", 15 0, L_0x6000027d37a0;  1 drivers
v0x600002410090_0 .net/s *"_ivl_4", 15 0, L_0x6000027d3520;  1 drivers
v0x600002410120_0 .net/s *"_ivl_6", 15 0, L_0x6000027d35c0;  1 drivers
v0x6000024101b0_0 .net/s "a_signed", 7 0, v0x600002410360_0;  1 drivers
v0x600002410240_0 .net "act_in", 7 0, L_0x600003dbefb0;  alias, 1 drivers
v0x6000024102d0_0 .var "act_out", 7 0;
v0x600002410360_0 .var "act_reg", 7 0;
v0x6000024103f0_0 .net "clear_acc", 0 0, L_0x600003db8b60;  alias, 1 drivers
v0x600002410480_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002410510_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x6000024105a0_0 .net "load_weight", 0 0, L_0x600003db89a0;  alias, 1 drivers
v0x600002410630_0 .net/s "product", 15 0, L_0x6000027d3660;  1 drivers
v0x6000024106c0_0 .net/s "product_ext", 31 0, L_0x6000027d3840;  1 drivers
v0x600002410750_0 .net "psum_in", 31 0, v0x60000241b180_0;  alias, 1 drivers
v0x6000024107e0_0 .var "psum_out", 31 0;
v0x600002410870_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002410900_0 .net/s "w_signed", 7 0, v0x600002410a20_0;  1 drivers
v0x600002410990_0 .net "weight_in", 7 0, L_0x6000027d3200;  alias, 1 drivers
v0x600002410a20_0 .var "weight_reg", 7 0;
L_0x6000027d3520 .extend/s 16, v0x600002410360_0;
L_0x6000027d35c0 .extend/s 16, v0x600002410a20_0;
L_0x6000027d3660 .arith/mult 16, L_0x6000027d3520, L_0x6000027d35c0;
L_0x6000027d3700 .part L_0x6000027d3660, 15, 1;
LS_0x6000027d37a0_0_0 .concat [ 1 1 1 1], L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700;
LS_0x6000027d37a0_0_4 .concat [ 1 1 1 1], L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700;
LS_0x6000027d37a0_0_8 .concat [ 1 1 1 1], L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700;
LS_0x6000027d37a0_0_12 .concat [ 1 1 1 1], L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700, L_0x6000027d3700;
L_0x6000027d37a0 .concat [ 4 4 4 4], LS_0x6000027d37a0_0_0, LS_0x6000027d37a0_0_4, LS_0x6000027d37a0_0_8, LS_0x6000027d37a0_0_12;
L_0x6000027d3840 .concat [ 16 16 0 0], L_0x6000027d3660, L_0x6000027d37a0;
S_0x1380dcac0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380dc670;
 .timescale 0 0;
P_0x600000c8cc80 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db8cb0 .functor AND 1, v0x6000025fec70_0, L_0x6000027d3980, C4<1>, C4<1>;
L_0x600003db8d20 .functor AND 1, L_0x6000027d3b60, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db8d90 .functor OR 1, L_0x6000027d3ac0, L_0x600003db8d20, C4<0>, C4<0>;
L_0x600003db8e00 .functor AND 1, L_0x1300d7c60, L_0x600003db8d90, C4<1>, C4<1>;
L_0x600003db8e70 .functor AND 1, L_0x600003db8e00, L_0x6000027d3ca0, C4<1>, C4<1>;
v0x600002412010_0 .net *"_ivl_0", 2 0, L_0x6000027d38e0;  1 drivers
L_0x1300d6e08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024120a0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6e08;  1 drivers
v0x600002412130_0 .net *"_ivl_13", 0 0, L_0x6000027d3ac0;  1 drivers
L_0x1300d6e50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024121c0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d6e50;  1 drivers
v0x600002412250_0 .net *"_ivl_17", 0 0, L_0x6000027d3b60;  1 drivers
v0x6000024122e0_0 .net *"_ivl_20", 0 0, L_0x600003db8d20;  1 drivers
v0x600002412370_0 .net *"_ivl_22", 0 0, L_0x600003db8d90;  1 drivers
v0x600002412400_0 .net *"_ivl_24", 0 0, L_0x600003db8e00;  1 drivers
v0x600002412490_0 .net *"_ivl_25", 31 0, L_0x6000027d3c00;  1 drivers
L_0x1300d6e98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002412520_0 .net *"_ivl_28", 15 0, L_0x1300d6e98;  1 drivers
L_0x1300d6ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024125b0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d6ee0;  1 drivers
L_0x1300d6d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002412640_0 .net *"_ivl_3", 0 0, L_0x1300d6d78;  1 drivers
v0x6000024126d0_0 .net *"_ivl_31", 0 0, L_0x6000027d3ca0;  1 drivers
L_0x1300d6dc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002412760_0 .net/2u *"_ivl_4", 2 0, L_0x1300d6dc0;  1 drivers
v0x6000024127f0_0 .net *"_ivl_6", 0 0, L_0x6000027d3980;  1 drivers
v0x600002412880_0 .net "do_clear", 0 0, L_0x600003db8e70;  1 drivers
v0x600002412910_0 .net "load_weight", 0 0, L_0x600003db8cb0;  1 drivers
v0x6000024129a0_0 .net "weight_in", 7 0, L_0x6000027d3a20;  1 drivers
L_0x6000027d38e0 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d6d78;
L_0x6000027d3980 .cmp/eq 3, L_0x6000027d38e0, L_0x1300d6dc0;
L_0x6000027d3ac0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6e08;
L_0x6000027d3b60 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6e50;
L_0x6000027d3c00 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d6e98;
L_0x6000027d3ca0 .cmp/eq 32, L_0x6000027d3c00, L_0x1300d6ee0;
S_0x1380dd720 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380dcac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038842c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024114d0_0 .net *"_ivl_11", 0 0, L_0x6000027d3f20;  1 drivers
v0x600002411560_0 .net *"_ivl_12", 15 0, L_0x6000027cc000;  1 drivers
v0x6000024115f0_0 .net/s *"_ivl_4", 15 0, L_0x6000027d3d40;  1 drivers
v0x600002411680_0 .net/s *"_ivl_6", 15 0, L_0x6000027d3de0;  1 drivers
v0x600002411710_0 .net/s "a_signed", 7 0, v0x6000024118c0_0;  1 drivers
v0x6000024117a0_0 .net "act_in", 7 0, v0x6000024102d0_0;  alias, 1 drivers
v0x600002411830_0 .var "act_out", 7 0;
v0x6000024118c0_0 .var "act_reg", 7 0;
v0x600002411950_0 .net "clear_acc", 0 0, L_0x600003db8e70;  alias, 1 drivers
v0x6000024119e0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002411a70_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002411b00_0 .net "load_weight", 0 0, L_0x600003db8cb0;  alias, 1 drivers
v0x600002411b90_0 .net/s "product", 15 0, L_0x6000027d3e80;  1 drivers
v0x600002411c20_0 .net/s "product_ext", 31 0, L_0x6000027cc0a0;  1 drivers
v0x600002411cb0_0 .net "psum_in", 31 0, v0x600002414750_0;  alias, 1 drivers
v0x600002411d40_0 .var "psum_out", 31 0;
v0x600002411dd0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002411e60_0 .net/s "w_signed", 7 0, v0x600002411f80_0;  1 drivers
v0x600002411ef0_0 .net "weight_in", 7 0, L_0x6000027d3a20;  alias, 1 drivers
v0x600002411f80_0 .var "weight_reg", 7 0;
L_0x6000027d3d40 .extend/s 16, v0x6000024118c0_0;
L_0x6000027d3de0 .extend/s 16, v0x600002411f80_0;
L_0x6000027d3e80 .arith/mult 16, L_0x6000027d3d40, L_0x6000027d3de0;
L_0x6000027d3f20 .part L_0x6000027d3e80, 15, 1;
LS_0x6000027cc000_0_0 .concat [ 1 1 1 1], L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20;
LS_0x6000027cc000_0_4 .concat [ 1 1 1 1], L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20;
LS_0x6000027cc000_0_8 .concat [ 1 1 1 1], L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20;
LS_0x6000027cc000_0_12 .concat [ 1 1 1 1], L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20, L_0x6000027d3f20;
L_0x6000027cc000 .concat [ 4 4 4 4], LS_0x6000027cc000_0_0, LS_0x6000027cc000_0_4, LS_0x6000027cc000_0_8, LS_0x6000027cc000_0_12;
L_0x6000027cc0a0 .concat [ 16 16 0 0], L_0x6000027d3e80, L_0x6000027cc000;
S_0x1380dd890 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380dc670;
 .timescale 0 0;
P_0x600000c8cd80 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db8fc0 .functor AND 1, v0x6000025fec70_0, L_0x6000027cc1e0, C4<1>, C4<1>;
L_0x600003db9030 .functor AND 1, L_0x6000027cc460, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db90a0 .functor OR 1, L_0x6000027cc3c0, L_0x600003db9030, C4<0>, C4<0>;
L_0x600003db9110 .functor AND 1, L_0x1300d7c60, L_0x600003db90a0, C4<1>, C4<1>;
L_0x600003db9180 .functor AND 1, L_0x600003db9110, L_0x6000027cc5a0, C4<1>, C4<1>;
v0x600002413570_0 .net *"_ivl_0", 3 0, L_0x6000027cc140;  1 drivers
L_0x1300d6fb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002413600_0 .net/2u *"_ivl_11", 2 0, L_0x1300d6fb8;  1 drivers
v0x600002413690_0 .net *"_ivl_13", 0 0, L_0x6000027cc3c0;  1 drivers
L_0x1300d7000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002413720_0 .net/2u *"_ivl_15", 2 0, L_0x1300d7000;  1 drivers
v0x6000024137b0_0 .net *"_ivl_17", 0 0, L_0x6000027cc460;  1 drivers
v0x600002413840_0 .net *"_ivl_20", 0 0, L_0x600003db9030;  1 drivers
v0x6000024138d0_0 .net *"_ivl_22", 0 0, L_0x600003db90a0;  1 drivers
v0x600002413960_0 .net *"_ivl_24", 0 0, L_0x600003db9110;  1 drivers
v0x6000024139f0_0 .net *"_ivl_25", 31 0, L_0x6000027cc500;  1 drivers
L_0x1300d7048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002413a80_0 .net *"_ivl_28", 15 0, L_0x1300d7048;  1 drivers
L_0x1300d7090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002413b10_0 .net/2u *"_ivl_29", 31 0, L_0x1300d7090;  1 drivers
L_0x1300d6f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002413ba0_0 .net *"_ivl_3", 1 0, L_0x1300d6f28;  1 drivers
v0x600002413c30_0 .net *"_ivl_31", 0 0, L_0x6000027cc5a0;  1 drivers
L_0x1300d6f70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002413cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d6f70;  1 drivers
v0x600002413d50_0 .net *"_ivl_6", 0 0, L_0x6000027cc1e0;  1 drivers
v0x600002413de0_0 .net "do_clear", 0 0, L_0x600003db9180;  1 drivers
v0x600002413e70_0 .net "load_weight", 0 0, L_0x600003db8fc0;  1 drivers
v0x600002413f00_0 .net "weight_in", 7 0, L_0x6000027cc280;  1 drivers
L_0x6000027cc140 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d6f28;
L_0x6000027cc1e0 .cmp/eq 4, L_0x6000027cc140, L_0x1300d6f70;
L_0x6000027cc3c0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d6fb8;
L_0x6000027cc460 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7000;
L_0x6000027cc500 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d7048;
L_0x6000027cc5a0 .cmp/eq 32, L_0x6000027cc500, L_0x1300d7090;
S_0x1380dda00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380dd890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038840c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002412a30_0 .net *"_ivl_11", 0 0, L_0x6000027cc820;  1 drivers
v0x600002412ac0_0 .net *"_ivl_12", 15 0, L_0x6000027cc8c0;  1 drivers
v0x600002412b50_0 .net/s *"_ivl_4", 15 0, L_0x6000027cc640;  1 drivers
v0x600002412be0_0 .net/s *"_ivl_6", 15 0, L_0x6000027cc6e0;  1 drivers
v0x600002412c70_0 .net/s "a_signed", 7 0, v0x600002412e20_0;  1 drivers
v0x600002412d00_0 .net "act_in", 7 0, v0x600002411830_0;  alias, 1 drivers
v0x600002412d90_0 .var "act_out", 7 0;
v0x600002412e20_0 .var "act_reg", 7 0;
v0x600002412eb0_0 .net "clear_acc", 0 0, L_0x600003db9180;  alias, 1 drivers
v0x600002412f40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002412fd0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002413060_0 .net "load_weight", 0 0, L_0x600003db8fc0;  alias, 1 drivers
v0x6000024130f0_0 .net/s "product", 15 0, L_0x6000027cc780;  1 drivers
v0x600002413180_0 .net/s "product_ext", 31 0, L_0x6000027cc960;  1 drivers
v0x600002413210_0 .net "psum_in", 31 0, v0x600002415cb0_0;  alias, 1 drivers
v0x6000024132a0_0 .var "psum_out", 31 0;
v0x600002413330_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000024133c0_0 .net/s "w_signed", 7 0, v0x6000024134e0_0;  1 drivers
v0x600002413450_0 .net "weight_in", 7 0, L_0x6000027cc280;  alias, 1 drivers
v0x6000024134e0_0 .var "weight_reg", 7 0;
L_0x6000027cc640 .extend/s 16, v0x600002412e20_0;
L_0x6000027cc6e0 .extend/s 16, v0x6000024134e0_0;
L_0x6000027cc780 .arith/mult 16, L_0x6000027cc640, L_0x6000027cc6e0;
L_0x6000027cc820 .part L_0x6000027cc780, 15, 1;
LS_0x6000027cc8c0_0_0 .concat [ 1 1 1 1], L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820;
LS_0x6000027cc8c0_0_4 .concat [ 1 1 1 1], L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820;
LS_0x6000027cc8c0_0_8 .concat [ 1 1 1 1], L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820;
LS_0x6000027cc8c0_0_12 .concat [ 1 1 1 1], L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820, L_0x6000027cc820;
L_0x6000027cc8c0 .concat [ 4 4 4 4], LS_0x6000027cc8c0_0_0, LS_0x6000027cc8c0_0_4, LS_0x6000027cc8c0_0_8, LS_0x6000027cc8c0_0_12;
L_0x6000027cc960 .concat [ 16 16 0 0], L_0x6000027cc780, L_0x6000027cc8c0;
S_0x1380ddb70 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380dc670;
 .timescale 0 0;
P_0x600000c8ce80 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db92d0 .functor AND 1, v0x6000025fec70_0, L_0x6000027ccaa0, C4<1>, C4<1>;
L_0x600003db9340 .functor AND 1, L_0x6000027ccc80, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db93b0 .functor OR 1, L_0x6000027ccbe0, L_0x600003db9340, C4<0>, C4<0>;
L_0x600003db9420 .functor AND 1, L_0x1300d7c60, L_0x600003db93b0, C4<1>, C4<1>;
L_0x600003db9490 .functor AND 1, L_0x600003db9420, L_0x6000027ccdc0, C4<1>, C4<1>;
v0x60000240cb40_0 .net *"_ivl_0", 3 0, L_0x6000027cca00;  1 drivers
L_0x1300d7168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240cbd0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d7168;  1 drivers
v0x60000240cc60_0 .net *"_ivl_13", 0 0, L_0x6000027ccbe0;  1 drivers
L_0x1300d71b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240ccf0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d71b0;  1 drivers
v0x60000240cd80_0 .net *"_ivl_17", 0 0, L_0x6000027ccc80;  1 drivers
v0x60000240ce10_0 .net *"_ivl_20", 0 0, L_0x600003db9340;  1 drivers
v0x60000240cea0_0 .net *"_ivl_22", 0 0, L_0x600003db93b0;  1 drivers
v0x60000240cf30_0 .net *"_ivl_24", 0 0, L_0x600003db9420;  1 drivers
v0x60000240cfc0_0 .net *"_ivl_25", 31 0, L_0x6000027ccd20;  1 drivers
L_0x1300d71f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240d050_0 .net *"_ivl_28", 15 0, L_0x1300d71f8;  1 drivers
L_0x1300d7240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240d0e0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d7240;  1 drivers
L_0x1300d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000240d170_0 .net *"_ivl_3", 1 0, L_0x1300d70d8;  1 drivers
v0x60000240d200_0 .net *"_ivl_31", 0 0, L_0x6000027ccdc0;  1 drivers
L_0x1300d7120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000240d290_0 .net/2u *"_ivl_4", 3 0, L_0x1300d7120;  1 drivers
v0x60000240d320_0 .net *"_ivl_6", 0 0, L_0x6000027ccaa0;  1 drivers
v0x60000240d3b0_0 .net "do_clear", 0 0, L_0x600003db9490;  1 drivers
v0x60000240d440_0 .net "load_weight", 0 0, L_0x600003db92d0;  1 drivers
v0x60000240d4d0_0 .net "weight_in", 7 0, L_0x6000027ccb40;  1 drivers
L_0x6000027cca00 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d70d8;
L_0x6000027ccaa0 .cmp/eq 4, L_0x6000027cca00, L_0x1300d7120;
L_0x6000027ccbe0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7168;
L_0x6000027ccc80 .cmp/eq 3, v0x600002404a20_0, L_0x1300d71b0;
L_0x6000027ccd20 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d71f8;
L_0x6000027ccdc0 .cmp/eq 32, L_0x6000027ccd20, L_0x1300d7240;
S_0x1380ded70 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380ddb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000240c000_0 .net *"_ivl_11", 0 0, L_0x6000027cd040;  1 drivers
v0x60000240c090_0 .net *"_ivl_12", 15 0, L_0x6000027cd0e0;  1 drivers
v0x60000240c120_0 .net/s *"_ivl_4", 15 0, L_0x6000027cce60;  1 drivers
v0x60000240c1b0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ccf00;  1 drivers
v0x60000240c240_0 .net/s "a_signed", 7 0, v0x60000240c3f0_0;  1 drivers
v0x60000240c2d0_0 .net "act_in", 7 0, v0x600002412d90_0;  alias, 1 drivers
v0x60000240c360_0 .var "act_out", 7 0;
v0x60000240c3f0_0 .var "act_reg", 7 0;
v0x60000240c480_0 .net "clear_acc", 0 0, L_0x600003db9490;  alias, 1 drivers
v0x60000240c510_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000240c5a0_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000240c630_0 .net "load_weight", 0 0, L_0x600003db92d0;  alias, 1 drivers
v0x60000240c6c0_0 .net/s "product", 15 0, L_0x6000027ccfa0;  1 drivers
v0x60000240c750_0 .net/s "product_ext", 31 0, L_0x6000027cd180;  1 drivers
v0x60000240c7e0_0 .net "psum_in", 31 0, v0x600002417210_0;  alias, 1 drivers
v0x60000240c870_0 .var "psum_out", 31 0;
v0x60000240c900_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000240c990_0 .net/s "w_signed", 7 0, v0x60000240cab0_0;  1 drivers
v0x60000240ca20_0 .net "weight_in", 7 0, L_0x6000027ccb40;  alias, 1 drivers
v0x60000240cab0_0 .var "weight_reg", 7 0;
L_0x6000027cce60 .extend/s 16, v0x60000240c3f0_0;
L_0x6000027ccf00 .extend/s 16, v0x60000240cab0_0;
L_0x6000027ccfa0 .arith/mult 16, L_0x6000027cce60, L_0x6000027ccf00;
L_0x6000027cd040 .part L_0x6000027ccfa0, 15, 1;
LS_0x6000027cd0e0_0_0 .concat [ 1 1 1 1], L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040;
LS_0x6000027cd0e0_0_4 .concat [ 1 1 1 1], L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040;
LS_0x6000027cd0e0_0_8 .concat [ 1 1 1 1], L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040;
LS_0x6000027cd0e0_0_12 .concat [ 1 1 1 1], L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040, L_0x6000027cd040;
L_0x6000027cd0e0 .concat [ 4 4 4 4], LS_0x6000027cd0e0_0_0, LS_0x6000027cd0e0_0_4, LS_0x6000027cd0e0_0_8, LS_0x6000027cd0e0_0_12;
L_0x6000027cd180 .concat [ 16 16 0 0], L_0x6000027ccfa0, L_0x6000027cd0e0;
S_0x1380deee0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8cf80 .param/l "row" 1 10 213, +C4<011>;
S_0x1380df050 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380deee0;
 .timescale 0 0;
P_0x600000c8d000 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db95e0 .functor AND 1, v0x6000025fec70_0, L_0x6000027cd2c0, C4<1>, C4<1>;
L_0x600003db9650 .functor AND 1, L_0x6000027cd400, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db96c0 .functor OR 1, L_0x6000027cc320, L_0x600003db9650, C4<0>, C4<0>;
L_0x600003db9730 .functor AND 1, L_0x1300d7c60, L_0x600003db96c0, C4<1>, C4<1>;
L_0x600003db97a0 .functor AND 1, L_0x600003db9730, L_0x6000027cd540, C4<1>, C4<1>;
v0x60000240e0a0_0 .net *"_ivl_0", 2 0, L_0x6000027cd220;  1 drivers
L_0x1300d7318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240e130_0 .net/2u *"_ivl_11", 2 0, L_0x1300d7318;  1 drivers
v0x60000240e1c0_0 .net *"_ivl_13", 0 0, L_0x6000027cc320;  1 drivers
L_0x1300d7360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240e250_0 .net/2u *"_ivl_15", 2 0, L_0x1300d7360;  1 drivers
v0x60000240e2e0_0 .net *"_ivl_17", 0 0, L_0x6000027cd400;  1 drivers
v0x60000240e370_0 .net *"_ivl_20", 0 0, L_0x600003db9650;  1 drivers
v0x60000240e400_0 .net *"_ivl_22", 0 0, L_0x600003db96c0;  1 drivers
v0x60000240e490_0 .net *"_ivl_24", 0 0, L_0x600003db9730;  1 drivers
v0x60000240e520_0 .net *"_ivl_25", 31 0, L_0x6000027cd4a0;  1 drivers
L_0x1300d73a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240e5b0_0 .net *"_ivl_28", 15 0, L_0x1300d73a8;  1 drivers
L_0x1300d73f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240e640_0 .net/2u *"_ivl_29", 31 0, L_0x1300d73f0;  1 drivers
L_0x1300d7288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000240e6d0_0 .net *"_ivl_3", 0 0, L_0x1300d7288;  1 drivers
v0x60000240e760_0 .net *"_ivl_31", 0 0, L_0x6000027cd540;  1 drivers
L_0x1300d72d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240e7f0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d72d0;  1 drivers
v0x60000240e880_0 .net *"_ivl_6", 0 0, L_0x6000027cd2c0;  1 drivers
v0x60000240e910_0 .net "do_clear", 0 0, L_0x600003db97a0;  1 drivers
v0x60000240e9a0_0 .net "load_weight", 0 0, L_0x600003db95e0;  1 drivers
v0x60000240ea30_0 .net "weight_in", 7 0, L_0x6000027cd360;  1 drivers
L_0x6000027cd220 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d7288;
L_0x6000027cd2c0 .cmp/eq 3, L_0x6000027cd220, L_0x1300d72d0;
L_0x6000027cc320 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7318;
L_0x6000027cd400 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7360;
L_0x6000027cd4a0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d73a8;
L_0x6000027cd540 .cmp/eq 32, L_0x6000027cd4a0, L_0x1300d73f0;
S_0x1380df1c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380df050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038843c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000240d560_0 .net *"_ivl_11", 0 0, L_0x6000027cd7c0;  1 drivers
v0x60000240d5f0_0 .net *"_ivl_12", 15 0, L_0x6000027cd860;  1 drivers
v0x60000240d680_0 .net/s *"_ivl_4", 15 0, L_0x6000027cd5e0;  1 drivers
v0x60000240d710_0 .net/s *"_ivl_6", 15 0, L_0x6000027cd680;  1 drivers
v0x60000240d7a0_0 .net/s "a_signed", 7 0, v0x60000240d950_0;  1 drivers
v0x60000240d830_0 .net "act_in", 7 0, L_0x600003dbf020;  alias, 1 drivers
v0x60000240d8c0_0 .var "act_out", 7 0;
v0x60000240d950_0 .var "act_reg", 7 0;
v0x60000240d9e0_0 .net "clear_acc", 0 0, L_0x600003db97a0;  alias, 1 drivers
v0x60000240da70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000240db00_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000240db90_0 .net "load_weight", 0 0, L_0x600003db95e0;  alias, 1 drivers
v0x60000240dc20_0 .net/s "product", 15 0, L_0x6000027cd720;  1 drivers
v0x60000240dcb0_0 .net/s "product_ext", 31 0, L_0x6000027cd900;  1 drivers
v0x60000240dd40_0 .net "psum_in", 31 0, v0x6000024107e0_0;  alias, 1 drivers
v0x60000240ddd0_0 .var "psum_out", 31 0;
v0x60000240de60_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000240def0_0 .net/s "w_signed", 7 0, v0x60000240e010_0;  1 drivers
v0x60000240df80_0 .net "weight_in", 7 0, L_0x6000027cd360;  alias, 1 drivers
v0x60000240e010_0 .var "weight_reg", 7 0;
L_0x6000027cd5e0 .extend/s 16, v0x60000240d950_0;
L_0x6000027cd680 .extend/s 16, v0x60000240e010_0;
L_0x6000027cd720 .arith/mult 16, L_0x6000027cd5e0, L_0x6000027cd680;
L_0x6000027cd7c0 .part L_0x6000027cd720, 15, 1;
LS_0x6000027cd860_0_0 .concat [ 1 1 1 1], L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0;
LS_0x6000027cd860_0_4 .concat [ 1 1 1 1], L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0;
LS_0x6000027cd860_0_8 .concat [ 1 1 1 1], L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0;
LS_0x6000027cd860_0_12 .concat [ 1 1 1 1], L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0, L_0x6000027cd7c0;
L_0x6000027cd860 .concat [ 4 4 4 4], LS_0x6000027cd860_0_0, LS_0x6000027cd860_0_4, LS_0x6000027cd860_0_8, LS_0x6000027cd860_0_12;
L_0x6000027cd900 .concat [ 16 16 0 0], L_0x6000027cd720, L_0x6000027cd860;
S_0x1380df330 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380deee0;
 .timescale 0 0;
P_0x600000c8d100 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db98f0 .functor AND 1, v0x6000025fec70_0, L_0x6000027cda40, C4<1>, C4<1>;
L_0x600003db9960 .functor AND 1, L_0x6000027cdc20, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db99d0 .functor OR 1, L_0x6000027cdb80, L_0x600003db9960, C4<0>, C4<0>;
L_0x600003db9a40 .functor AND 1, L_0x1300d7c60, L_0x600003db99d0, C4<1>, C4<1>;
L_0x600003db9ab0 .functor AND 1, L_0x600003db9a40, L_0x6000027cdd60, C4<1>, C4<1>;
v0x60000240f600_0 .net *"_ivl_0", 2 0, L_0x6000027cd9a0;  1 drivers
L_0x1300d74c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240f690_0 .net/2u *"_ivl_11", 2 0, L_0x1300d74c8;  1 drivers
v0x60000240f720_0 .net *"_ivl_13", 0 0, L_0x6000027cdb80;  1 drivers
L_0x1300d7510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240f7b0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d7510;  1 drivers
v0x60000240f840_0 .net *"_ivl_17", 0 0, L_0x6000027cdc20;  1 drivers
v0x60000240f8d0_0 .net *"_ivl_20", 0 0, L_0x600003db9960;  1 drivers
v0x60000240f960_0 .net *"_ivl_22", 0 0, L_0x600003db99d0;  1 drivers
v0x60000240f9f0_0 .net *"_ivl_24", 0 0, L_0x600003db9a40;  1 drivers
v0x60000240fa80_0 .net *"_ivl_25", 31 0, L_0x6000027cdcc0;  1 drivers
L_0x1300d7558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240fb10_0 .net *"_ivl_28", 15 0, L_0x1300d7558;  1 drivers
L_0x1300d75a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240fba0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d75a0;  1 drivers
L_0x1300d7438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000240fc30_0 .net *"_ivl_3", 0 0, L_0x1300d7438;  1 drivers
v0x60000240fcc0_0 .net *"_ivl_31", 0 0, L_0x6000027cdd60;  1 drivers
L_0x1300d7480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000240fd50_0 .net/2u *"_ivl_4", 2 0, L_0x1300d7480;  1 drivers
v0x60000240fde0_0 .net *"_ivl_6", 0 0, L_0x6000027cda40;  1 drivers
v0x60000240fe70_0 .net "do_clear", 0 0, L_0x600003db9ab0;  1 drivers
v0x60000240ff00_0 .net "load_weight", 0 0, L_0x600003db98f0;  1 drivers
v0x600002408000_0 .net "weight_in", 7 0, L_0x6000027cdae0;  1 drivers
L_0x6000027cd9a0 .concat [ 2 1 0 0], v0x6000025febe0_0, L_0x1300d7438;
L_0x6000027cda40 .cmp/eq 3, L_0x6000027cd9a0, L_0x1300d7480;
L_0x6000027cdb80 .cmp/eq 3, v0x600002404a20_0, L_0x1300d74c8;
L_0x6000027cdc20 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7510;
L_0x6000027cdcc0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d7558;
L_0x6000027cdd60 .cmp/eq 32, L_0x6000027cdcc0, L_0x1300d75a0;
S_0x1380df4a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380df330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000240eac0_0 .net *"_ivl_11", 0 0, L_0x6000027cdfe0;  1 drivers
v0x60000240eb50_0 .net *"_ivl_12", 15 0, L_0x6000027ce080;  1 drivers
v0x60000240ebe0_0 .net/s *"_ivl_4", 15 0, L_0x6000027cde00;  1 drivers
v0x60000240ec70_0 .net/s *"_ivl_6", 15 0, L_0x6000027cdea0;  1 drivers
v0x60000240ed00_0 .net/s "a_signed", 7 0, v0x60000240eeb0_0;  1 drivers
v0x60000240ed90_0 .net "act_in", 7 0, v0x60000240d8c0_0;  alias, 1 drivers
v0x60000240ee20_0 .var "act_out", 7 0;
v0x60000240eeb0_0 .var "act_reg", 7 0;
v0x60000240ef40_0 .net "clear_acc", 0 0, L_0x600003db9ab0;  alias, 1 drivers
v0x60000240efd0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x60000240f060_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x60000240f0f0_0 .net "load_weight", 0 0, L_0x600003db98f0;  alias, 1 drivers
v0x60000240f180_0 .net/s "product", 15 0, L_0x6000027cdf40;  1 drivers
v0x60000240f210_0 .net/s "product_ext", 31 0, L_0x6000027ce120;  1 drivers
v0x60000240f2a0_0 .net "psum_in", 31 0, v0x600002411d40_0;  alias, 1 drivers
v0x60000240f330_0 .var "psum_out", 31 0;
v0x60000240f3c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x60000240f450_0 .net/s "w_signed", 7 0, v0x60000240f570_0;  1 drivers
v0x60000240f4e0_0 .net "weight_in", 7 0, L_0x6000027cdae0;  alias, 1 drivers
v0x60000240f570_0 .var "weight_reg", 7 0;
L_0x6000027cde00 .extend/s 16, v0x60000240eeb0_0;
L_0x6000027cdea0 .extend/s 16, v0x60000240f570_0;
L_0x6000027cdf40 .arith/mult 16, L_0x6000027cde00, L_0x6000027cdea0;
L_0x6000027cdfe0 .part L_0x6000027cdf40, 15, 1;
LS_0x6000027ce080_0_0 .concat [ 1 1 1 1], L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0;
LS_0x6000027ce080_0_4 .concat [ 1 1 1 1], L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0;
LS_0x6000027ce080_0_8 .concat [ 1 1 1 1], L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0;
LS_0x6000027ce080_0_12 .concat [ 1 1 1 1], L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0, L_0x6000027cdfe0;
L_0x6000027ce080 .concat [ 4 4 4 4], LS_0x6000027ce080_0_0, LS_0x6000027ce080_0_4, LS_0x6000027ce080_0_8, LS_0x6000027ce080_0_12;
L_0x6000027ce120 .concat [ 16 16 0 0], L_0x6000027cdf40, L_0x6000027ce080;
S_0x1380df610 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380deee0;
 .timescale 0 0;
P_0x600000c8d200 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db9c00 .functor AND 1, v0x6000025fec70_0, L_0x6000027ce260, C4<1>, C4<1>;
L_0x600003db9c70 .functor AND 1, L_0x6000027ce440, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db9ce0 .functor OR 1, L_0x6000027ce3a0, L_0x600003db9c70, C4<0>, C4<0>;
L_0x600003db9d50 .functor AND 1, L_0x1300d7c60, L_0x600003db9ce0, C4<1>, C4<1>;
L_0x600003db9dc0 .functor AND 1, L_0x600003db9d50, L_0x6000027ce580, C4<1>, C4<1>;
v0x600002408bd0_0 .net *"_ivl_0", 3 0, L_0x6000027ce1c0;  1 drivers
L_0x1300d7678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002408c60_0 .net/2u *"_ivl_11", 2 0, L_0x1300d7678;  1 drivers
v0x600002408cf0_0 .net *"_ivl_13", 0 0, L_0x6000027ce3a0;  1 drivers
L_0x1300d76c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002408d80_0 .net/2u *"_ivl_15", 2 0, L_0x1300d76c0;  1 drivers
v0x600002408e10_0 .net *"_ivl_17", 0 0, L_0x6000027ce440;  1 drivers
v0x600002408ea0_0 .net *"_ivl_20", 0 0, L_0x600003db9c70;  1 drivers
v0x600002408f30_0 .net *"_ivl_22", 0 0, L_0x600003db9ce0;  1 drivers
v0x600002408fc0_0 .net *"_ivl_24", 0 0, L_0x600003db9d50;  1 drivers
v0x600002409050_0 .net *"_ivl_25", 31 0, L_0x6000027ce4e0;  1 drivers
L_0x1300d7708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024090e0_0 .net *"_ivl_28", 15 0, L_0x1300d7708;  1 drivers
L_0x1300d7750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002409170_0 .net/2u *"_ivl_29", 31 0, L_0x1300d7750;  1 drivers
L_0x1300d75e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002409200_0 .net *"_ivl_3", 1 0, L_0x1300d75e8;  1 drivers
v0x600002409290_0 .net *"_ivl_31", 0 0, L_0x6000027ce580;  1 drivers
L_0x1300d7630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002409320_0 .net/2u *"_ivl_4", 3 0, L_0x1300d7630;  1 drivers
v0x6000024093b0_0 .net *"_ivl_6", 0 0, L_0x6000027ce260;  1 drivers
v0x600002409440_0 .net "do_clear", 0 0, L_0x600003db9dc0;  1 drivers
v0x6000024094d0_0 .net "load_weight", 0 0, L_0x600003db9c00;  1 drivers
v0x600002409560_0 .net "weight_in", 7 0, L_0x6000027ce300;  1 drivers
L_0x6000027ce1c0 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d75e8;
L_0x6000027ce260 .cmp/eq 4, L_0x6000027ce1c0, L_0x1300d7630;
L_0x6000027ce3a0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7678;
L_0x6000027ce440 .cmp/eq 3, v0x600002404a20_0, L_0x1300d76c0;
L_0x6000027ce4e0 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d7708;
L_0x6000027ce580 .cmp/eq 32, L_0x6000027ce4e0, L_0x1300d7750;
S_0x1380df780 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380df610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038844c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002408090_0 .net *"_ivl_11", 0 0, L_0x6000027ce800;  1 drivers
v0x600002408120_0 .net *"_ivl_12", 15 0, L_0x6000027ce8a0;  1 drivers
v0x6000024081b0_0 .net/s *"_ivl_4", 15 0, L_0x6000027ce620;  1 drivers
v0x600002408240_0 .net/s *"_ivl_6", 15 0, L_0x6000027ce6c0;  1 drivers
v0x6000024082d0_0 .net/s "a_signed", 7 0, v0x600002408480_0;  1 drivers
v0x600002408360_0 .net "act_in", 7 0, v0x60000240ee20_0;  alias, 1 drivers
v0x6000024083f0_0 .var "act_out", 7 0;
v0x600002408480_0 .var "act_reg", 7 0;
v0x600002408510_0 .net "clear_acc", 0 0, L_0x600003db9dc0;  alias, 1 drivers
v0x6000024085a0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002408630_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x6000024086c0_0 .net "load_weight", 0 0, L_0x600003db9c00;  alias, 1 drivers
v0x600002408750_0 .net/s "product", 15 0, L_0x6000027ce760;  1 drivers
v0x6000024087e0_0 .net/s "product_ext", 31 0, L_0x6000027ce940;  1 drivers
v0x600002408870_0 .net "psum_in", 31 0, v0x6000024132a0_0;  alias, 1 drivers
v0x600002408900_0 .var "psum_out", 31 0;
v0x600002408990_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002408a20_0 .net/s "w_signed", 7 0, v0x600002408b40_0;  1 drivers
v0x600002408ab0_0 .net "weight_in", 7 0, L_0x6000027ce300;  alias, 1 drivers
v0x600002408b40_0 .var "weight_reg", 7 0;
L_0x6000027ce620 .extend/s 16, v0x600002408480_0;
L_0x6000027ce6c0 .extend/s 16, v0x600002408b40_0;
L_0x6000027ce760 .arith/mult 16, L_0x6000027ce620, L_0x6000027ce6c0;
L_0x6000027ce800 .part L_0x6000027ce760, 15, 1;
LS_0x6000027ce8a0_0_0 .concat [ 1 1 1 1], L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800;
LS_0x6000027ce8a0_0_4 .concat [ 1 1 1 1], L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800;
LS_0x6000027ce8a0_0_8 .concat [ 1 1 1 1], L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800;
LS_0x6000027ce8a0_0_12 .concat [ 1 1 1 1], L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800, L_0x6000027ce800;
L_0x6000027ce8a0 .concat [ 4 4 4 4], LS_0x6000027ce8a0_0_0, LS_0x6000027ce8a0_0_4, LS_0x6000027ce8a0_0_8, LS_0x6000027ce8a0_0_12;
L_0x6000027ce940 .concat [ 16 16 0 0], L_0x6000027ce760, L_0x6000027ce8a0;
S_0x1380df8f0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380deee0;
 .timescale 0 0;
P_0x600000c8d300 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db9f10 .functor AND 1, v0x6000025fec70_0, L_0x6000027cea80, C4<1>, C4<1>;
L_0x600003db9f80 .functor AND 1, L_0x6000027cec60, v0x6000025fd710_0, C4<1>, C4<1>;
L_0x600003db9ff0 .functor OR 1, L_0x6000027cebc0, L_0x600003db9f80, C4<0>, C4<0>;
L_0x600003dba060 .functor AND 1, L_0x1300d7c60, L_0x600003db9ff0, C4<1>, C4<1>;
L_0x600003dba0d0 .functor AND 1, L_0x600003dba060, L_0x6000027ceda0, C4<1>, C4<1>;
v0x60000240a130_0 .net *"_ivl_0", 3 0, L_0x6000027ce9e0;  1 drivers
L_0x1300d7828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000240a1c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d7828;  1 drivers
v0x60000240a250_0 .net *"_ivl_13", 0 0, L_0x6000027cebc0;  1 drivers
L_0x1300d7870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000240a2e0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d7870;  1 drivers
v0x60000240a370_0 .net *"_ivl_17", 0 0, L_0x6000027cec60;  1 drivers
v0x60000240a400_0 .net *"_ivl_20", 0 0, L_0x600003db9f80;  1 drivers
v0x60000240a490_0 .net *"_ivl_22", 0 0, L_0x600003db9ff0;  1 drivers
v0x60000240a520_0 .net *"_ivl_24", 0 0, L_0x600003dba060;  1 drivers
v0x60000240a5b0_0 .net *"_ivl_25", 31 0, L_0x6000027ced00;  1 drivers
L_0x1300d78b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240a640_0 .net *"_ivl_28", 15 0, L_0x1300d78b8;  1 drivers
L_0x1300d7900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000240a6d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d7900;  1 drivers
L_0x1300d7798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000240a760_0 .net *"_ivl_3", 1 0, L_0x1300d7798;  1 drivers
v0x60000240a7f0_0 .net *"_ivl_31", 0 0, L_0x6000027ceda0;  1 drivers
L_0x1300d77e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000240a880_0 .net/2u *"_ivl_4", 3 0, L_0x1300d77e0;  1 drivers
v0x60000240a910_0 .net *"_ivl_6", 0 0, L_0x6000027cea80;  1 drivers
v0x60000240a9a0_0 .net "do_clear", 0 0, L_0x600003dba0d0;  1 drivers
v0x60000240aa30_0 .net "load_weight", 0 0, L_0x600003db9f10;  1 drivers
v0x60000240aac0_0 .net "weight_in", 7 0, L_0x6000027ceb20;  1 drivers
L_0x6000027ce9e0 .concat [ 2 2 0 0], v0x6000025febe0_0, L_0x1300d7798;
L_0x6000027cea80 .cmp/eq 4, L_0x6000027ce9e0, L_0x1300d77e0;
L_0x6000027cebc0 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7828;
L_0x6000027cec60 .cmp/eq 3, v0x600002404a20_0, L_0x1300d7870;
L_0x6000027ced00 .concat [ 16 16 0 0], v0x600002404120_0, L_0x1300d78b8;
L_0x6000027ceda0 .cmp/eq 32, L_0x6000027ced00, L_0x1300d7900;
S_0x1380dfa60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380df8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000024095f0_0 .net *"_ivl_11", 0 0, L_0x6000027cf020;  1 drivers
v0x600002409680_0 .net *"_ivl_12", 15 0, L_0x6000027cf0c0;  1 drivers
v0x600002409710_0 .net/s *"_ivl_4", 15 0, L_0x6000027cee40;  1 drivers
v0x6000024097a0_0 .net/s *"_ivl_6", 15 0, L_0x6000027ceee0;  1 drivers
v0x600002409830_0 .net/s "a_signed", 7 0, v0x6000024099e0_0;  1 drivers
v0x6000024098c0_0 .net "act_in", 7 0, v0x6000024083f0_0;  alias, 1 drivers
v0x600002409950_0 .var "act_out", 7 0;
v0x6000024099e0_0 .var "act_reg", 7 0;
v0x600002409a70_0 .net "clear_acc", 0 0, L_0x600003dba0d0;  alias, 1 drivers
v0x600002409b00_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002409b90_0 .net "enable", 0 0, L_0x600003dba8b0;  alias, 1 drivers
v0x600002409c20_0 .net "load_weight", 0 0, L_0x600003db9f10;  alias, 1 drivers
v0x600002409cb0_0 .net/s "product", 15 0, L_0x6000027cef80;  1 drivers
v0x600002409d40_0 .net/s "product_ext", 31 0, L_0x6000027cf160;  1 drivers
v0x600002409dd0_0 .net "psum_in", 31 0, v0x60000240c870_0;  alias, 1 drivers
v0x600002409e60_0 .var "psum_out", 31 0;
v0x600002409ef0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002409f80_0 .net/s "w_signed", 7 0, v0x60000240a0a0_0;  1 drivers
v0x60000240a010_0 .net "weight_in", 7 0, L_0x6000027ceb20;  alias, 1 drivers
v0x60000240a0a0_0 .var "weight_reg", 7 0;
L_0x6000027cee40 .extend/s 16, v0x6000024099e0_0;
L_0x6000027ceee0 .extend/s 16, v0x60000240a0a0_0;
L_0x6000027cef80 .arith/mult 16, L_0x6000027cee40, L_0x6000027ceee0;
L_0x6000027cf020 .part L_0x6000027cef80, 15, 1;
LS_0x6000027cf0c0_0_0 .concat [ 1 1 1 1], L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020;
LS_0x6000027cf0c0_0_4 .concat [ 1 1 1 1], L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020;
LS_0x6000027cf0c0_0_8 .concat [ 1 1 1 1], L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020;
LS_0x6000027cf0c0_0_12 .concat [ 1 1 1 1], L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020, L_0x6000027cf020;
L_0x6000027cf0c0 .concat [ 4 4 4 4], LS_0x6000027cf0c0_0_0, LS_0x6000027cf0c0_0_4, LS_0x6000027cf0c0_0_8, LS_0x6000027cf0c0_0_12;
L_0x6000027cf160 .concat [ 16 16 0 0], L_0x6000027cef80, L_0x6000027cf0c0;
S_0x1380fe800 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d400 .param/l "row" 1 10 198, +C4<00>;
L_0x600003dbeed0 .functor BUFZ 8, v0x60000241c900_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380fe970 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d480 .param/l "row" 1 10 198, +C4<01>;
L_0x600003dbef40 .functor BUFZ 8, v0x60000241cbd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380feae0 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d500 .param/l "row" 1 10 198, +C4<010>;
L_0x600003dbefb0 .functor BUFZ 8, v0x60000241cea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380fc1b0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d580 .param/l "row" 1 10 198, +C4<011>;
L_0x600003dbf020 .functor BUFZ 8, v0x60000241d170_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380fc320 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d600 .param/l "col" 1 10 279, +C4<00>;
L_0x600003dba5a0 .functor BUFZ 32, v0x60000241c5a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000240ab50_0 .net *"_ivl_2", 31 0, L_0x600003dba5a0;  1 drivers
S_0x1380fc490 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d680 .param/l "col" 1 10 279, +C4<01>;
L_0x600003dba610 .functor BUFZ 32, v0x60000241c6c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000240abe0_0 .net *"_ivl_2", 31 0, L_0x600003dba610;  1 drivers
S_0x1380f9b60 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d700 .param/l "col" 1 10 279, +C4<010>;
L_0x600003dba680 .functor BUFZ 32, v0x60000241c7e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000240ac70_0 .net *"_ivl_2", 31 0, L_0x600003dba680;  1 drivers
S_0x1380f9cd0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d780 .param/l "col" 1 10 279, +C4<011>;
L_0x600003dba6f0 .functor BUFZ 32, L_0x600003dba530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000240ad00_0 .net *"_ivl_2", 31 0, L_0x600003dba6f0;  1 drivers
S_0x1380f9e40 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d800 .param/l "col" 1 10 206, +C4<00>;
S_0x1380f7510 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d880 .param/l "col" 1 10 206, +C4<01>;
S_0x1380f7680 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d900 .param/l "col" 1 10 206, +C4<010>;
S_0x1380f77f0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x1380d6910;
 .timescale 0 0;
P_0x600000c8d980 .param/l "col" 1 10 206, +C4<011>;
S_0x1380f2870 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x13804d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1380f29e0 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x1380f2a20 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x1380f2a60 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x1380f2aa0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x1380f2ae0 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x1380f2b20 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600003dbb6b0 .functor BUFZ 256, v0x600002407450_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbb720 .functor BUFZ 256, v0x600002400000_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbb790 .functor BUFZ 256, v0x600002406d90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002406370_0 .var/i "b", 31 0;
v0x600002406400 .array "bank_addr", 3 0, 7 0;
v0x600002406490_0 .net "bank_dma", 1 0, L_0x6000027cada0;  1 drivers
v0x600002406520_0 .var "bank_dma_d", 1 0;
v0x6000024065b0_0 .net "bank_mxu_a", 1 0, L_0x6000027cabc0;  1 drivers
v0x600002406640_0 .var "bank_mxu_a_d", 1 0;
v0x6000024066d0_0 .net "bank_mxu_o", 1 0, L_0x6000027cac60;  1 drivers
v0x600002406760_0 .net "bank_mxu_w", 1 0, L_0x6000027cab20;  1 drivers
v0x6000024067f0_0 .var "bank_mxu_w_d", 1 0;
v0x600002406880 .array "bank_rdata", 3 0;
v0x600002406880_0 .net v0x600002406880 0, 255 0, v0x600002404fc0_0; 1 drivers
v0x600002406880_1 .net v0x600002406880 1, 255 0, v0x6000024054d0_0; 1 drivers
v0x600002406880_2 .net v0x600002406880 2, 255 0, v0x6000024059e0_0; 1 drivers
v0x600002406880_3 .net v0x600002406880 3, 255 0, v0x600002405ef0_0; 1 drivers
v0x600002406910_0 .var "bank_re", 3 0;
v0x6000024069a0_0 .net "bank_vpu", 1 0, L_0x6000027cad00;  1 drivers
v0x600002406a30_0 .var "bank_vpu_d", 1 0;
v0x600002406ac0 .array "bank_wdata", 3 0, 255 0;
v0x600002406b50_0 .var "bank_we", 3 0;
v0x600002406be0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002406c70_0 .net "dma_addr", 19 0, v0x600002420ea0_0;  alias, 1 drivers
v0x600002406d00_0 .net "dma_rdata", 255 0, L_0x600003dbb790;  alias, 1 drivers
v0x600002406d90_0 .var "dma_rdata_reg", 255 0;
v0x600002406e20_0 .net "dma_re", 0 0, L_0x600003dbb170;  alias, 1 drivers
v0x600002406eb0_0 .net "dma_ready", 0 0, L_0x6000027cb3e0;  alias, 1 drivers
v0x600002406f40_0 .net "dma_wdata", 255 0, L_0x600003dbb090;  alias, 1 drivers
v0x600002406fd0_0 .net "dma_we", 0 0, L_0x600003dbb100;  alias, 1 drivers
v0x600002407060_0 .var "grant_dma", 3 0;
v0x6000024070f0_0 .var "grant_mxu_a", 3 0;
v0x600002407180_0 .var "grant_mxu_o", 3 0;
v0x600002407210_0 .var "grant_mxu_w", 3 0;
v0x6000024072a0_0 .var "grant_vpu", 3 0;
v0x600002407330_0 .net "mxu_a_addr", 19 0, L_0x6000027cff20;  alias, 1 drivers
v0x6000024073c0_0 .net "mxu_a_rdata", 255 0, L_0x600003dbb6b0;  alias, 1 drivers
v0x600002407450_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000024074e0_0 .net "mxu_a_re", 0 0, L_0x6000027c8000;  alias, 1 drivers
v0x600002407570_0 .net "mxu_a_ready", 0 0, L_0x6000027cb2a0;  alias, 1 drivers
v0x600002407600_0 .net "mxu_o_addr", 19 0, L_0x6000027c81e0;  alias, 1 drivers
v0x600002407690_0 .net "mxu_o_ready", 0 0, L_0x6000027cb340;  alias, 1 drivers
v0x600002407720_0 .net "mxu_o_wdata", 255 0, L_0x6000027c83c0;  alias, 1 drivers
v0x6000024077b0_0 .net "mxu_o_we", 0 0, L_0x600003dbab50;  alias, 1 drivers
v0x600002407840_0 .net "mxu_w_addr", 19 0, L_0x6000027cfca0;  alias, 1 drivers
v0x6000024078d0_0 .net "mxu_w_rdata", 255 0, v0x600002407960_0;  alias, 1 drivers
v0x600002407960_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000024079f0_0 .net "mxu_w_re", 0 0, L_0x6000027cfd40;  alias, 1 drivers
v0x600002407a80_0 .net "mxu_w_ready", 0 0, L_0x6000027cb160;  alias, 1 drivers
v0x600002407b10_0 .var "req_dma", 3 0;
v0x600002407ba0_0 .var "req_mxu_a", 3 0;
v0x600002407c30_0 .var "req_mxu_o", 3 0;
v0x600002407cc0_0 .var "req_mxu_w", 3 0;
v0x600002407d50_0 .var "req_vpu", 3 0;
v0x600002407de0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002407e70_0 .net "vpu_addr", 19 0, v0x6000024017a0_0;  alias, 1 drivers
v0x600002407f00_0 .net "vpu_rdata", 255 0, L_0x600003dbb720;  alias, 1 drivers
v0x600002400000_0 .var "vpu_rdata_reg", 255 0;
v0x600002400090_0 .net "vpu_re", 0 0, L_0x600003dbaf40;  alias, 1 drivers
v0x600002400120_0 .net "vpu_ready", 0 0, L_0x6000027cb200;  alias, 1 drivers
v0x6000024001b0_0 .net "vpu_wdata", 255 0, L_0x600003dbae60;  alias, 1 drivers
v0x600002400240_0 .net "vpu_we", 0 0, L_0x600003dbaed0;  alias, 1 drivers
v0x6000024002d0_0 .net "word_dma", 7 0, L_0x6000027cb0c0;  1 drivers
v0x600002400360_0 .net "word_mxu_a", 7 0, L_0x6000027caee0;  1 drivers
v0x6000024003f0_0 .net "word_mxu_o", 7 0, L_0x6000027caf80;  1 drivers
v0x600002400480_0 .net "word_mxu_w", 7 0, L_0x6000027cae40;  1 drivers
v0x600002400510_0 .net "word_vpu", 7 0, L_0x6000027cb020;  1 drivers
E_0x600000c8e180/0 .event anyedge, v0x6000024067f0_0, v0x600002404fc0_0, v0x6000024054d0_0, v0x6000024059e0_0;
E_0x600000c8e180/1 .event anyedge, v0x600002405ef0_0, v0x600002406640_0, v0x600002406a30_0, v0x600002406520_0;
E_0x600000c8e180 .event/or E_0x600000c8e180/0, E_0x600000c8e180/1;
E_0x600000c8e200/0 .event anyedge, v0x600002407cc0_0, v0x600002407ba0_0, v0x600002407c30_0, v0x600002407d50_0;
E_0x600000c8e200/1 .event anyedge, v0x600002407b10_0, v0x600002407210_0, v0x600002400480_0, v0x6000024070f0_0;
E_0x600000c8e200/2 .event anyedge, v0x600002400360_0, v0x600002407180_0, v0x6000024003f0_0, v0x600002407720_0;
E_0x600000c8e200/3 .event anyedge, v0x6000024072a0_0, v0x600002400510_0, v0x6000024001b0_0, v0x600002400240_0;
E_0x600000c8e200/4 .event anyedge, v0x600002400090_0, v0x600002407060_0, v0x6000024002d0_0, v0x600002421170_0;
E_0x600000c8e200/5 .event anyedge, v0x600002421290_0, v0x600002420fc0_0;
E_0x600000c8e200 .event/or E_0x600000c8e200/0, E_0x600000c8e200/1, E_0x600000c8e200/2, E_0x600000c8e200/3, E_0x600000c8e200/4, E_0x600000c8e200/5;
E_0x600000c8e240/0 .event anyedge, v0x6000024079f0_0, v0x600002406760_0, v0x6000024074e0_0, v0x6000024065b0_0;
E_0x600000c8e240/1 .event anyedge, v0x6000024077b0_0, v0x6000024066d0_0, v0x600002400240_0, v0x600002400090_0;
E_0x600000c8e240/2 .event anyedge, v0x6000024069a0_0, v0x600002421290_0, v0x600002420fc0_0, v0x600002406490_0;
E_0x600000c8e240 .event/or E_0x600000c8e240/0, E_0x600000c8e240/1, E_0x600000c8e240/2;
L_0x6000027ca620 .part v0x600002406b50_0, 0, 1;
L_0x6000027ca6c0 .part v0x600002406910_0, 0, 1;
L_0x6000027ca760 .part v0x600002406b50_0, 1, 1;
L_0x6000027ca800 .part v0x600002406910_0, 1, 1;
L_0x6000027ca8a0 .part v0x600002406b50_0, 2, 1;
L_0x6000027ca940 .part v0x600002406910_0, 2, 1;
L_0x6000027ca9e0 .part v0x600002406b50_0, 3, 1;
L_0x6000027caa80 .part v0x600002406910_0, 3, 1;
L_0x6000027cab20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027cfca0 (v0x600002406130_0) S_0x1380eb860;
L_0x6000027cabc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027cff20 (v0x600002406130_0) S_0x1380eb860;
L_0x6000027cac60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027c81e0 (v0x600002406130_0) S_0x1380eb860;
L_0x6000027cad00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000024017a0_0 (v0x600002406130_0) S_0x1380eb860;
L_0x6000027cada0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600002420ea0_0 (v0x600002406130_0) S_0x1380eb860;
L_0x6000027cae40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027cfca0 (v0x600002406250_0) S_0x1380e8f30;
L_0x6000027caee0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027cff20 (v0x600002406250_0) S_0x1380e8f30;
L_0x6000027caf80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027c81e0 (v0x600002406250_0) S_0x1380e8f30;
L_0x6000027cb020 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000024017a0_0 (v0x600002406250_0) S_0x1380e8f30;
L_0x6000027cb0c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x600002420ea0_0 (v0x600002406250_0) S_0x1380e8f30;
L_0x6000027cb160 .part/v v0x600002407210_0, L_0x6000027cab20, 1;
L_0x6000027cb2a0 .part/v v0x6000024070f0_0, L_0x6000027cabc0, 1;
L_0x6000027cb340 .part/v v0x600002407180_0, L_0x6000027cac60, 1;
L_0x6000027cb200 .part/v v0x6000024072a0_0, L_0x6000027cad00, 1;
L_0x6000027cb3e0 .part/v v0x600002407060_0, L_0x6000027cada0, 1;
S_0x1380f2b60 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x1380f2870;
 .timescale 0 0;
P_0x600000c8e280 .param/l "i" 1 12 184, +C4<00>;
S_0x1380f0490 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380f2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003884600 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003884640 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002406400_0 .array/port v0x600002406400, 0;
v0x600002404d80_0 .net "addr", 7 0, v0x600002406400_0;  1 drivers
v0x600002404e10_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002404ea0_0 .var/i "i", 31 0;
v0x600002404f30 .array "mem", 255 0, 255 0;
v0x600002404fc0_0 .var "rdata", 255 0;
v0x600002405050_0 .net "re", 0 0, L_0x6000027ca6c0;  1 drivers
v0x600002406ac0_0 .array/port v0x600002406ac0, 0;
v0x6000024050e0_0 .net "wdata", 255 0, v0x600002406ac0_0;  1 drivers
v0x600002405170_0 .net "we", 0 0, L_0x6000027ca620;  1 drivers
S_0x1380f0600 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x1380f2870;
 .timescale 0 0;
P_0x600000c8e3c0 .param/l "i" 1 12 184, +C4<01>;
S_0x1380edbd0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380f0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003884680 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x6000038846c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002406400_1 .array/port v0x600002406400, 1;
v0x600002405290_0 .net "addr", 7 0, v0x600002406400_1;  1 drivers
v0x600002405320_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024053b0_0 .var/i "i", 31 0;
v0x600002405440 .array "mem", 255 0, 255 0;
v0x6000024054d0_0 .var "rdata", 255 0;
v0x600002405560_0 .net "re", 0 0, L_0x6000027ca800;  1 drivers
v0x600002406ac0_1 .array/port v0x600002406ac0, 1;
v0x6000024055f0_0 .net "wdata", 255 0, v0x600002406ac0_1;  1 drivers
v0x600002405680_0 .net "we", 0 0, L_0x6000027ca760;  1 drivers
S_0x1380edd40 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x1380f2870;
 .timescale 0 0;
P_0x600000c8e500 .param/l "i" 1 12 184, +C4<010>;
S_0x1380edeb0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380edd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003884700 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003884740 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002406400_2 .array/port v0x600002406400, 2;
v0x6000024057a0_0 .net "addr", 7 0, v0x600002406400_2;  1 drivers
v0x600002405830_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000024058c0_0 .var/i "i", 31 0;
v0x600002405950 .array "mem", 255 0, 255 0;
v0x6000024059e0_0 .var "rdata", 255 0;
v0x600002405a70_0 .net "re", 0 0, L_0x6000027ca940;  1 drivers
v0x600002406ac0_2 .array/port v0x600002406ac0, 2;
v0x600002405b00_0 .net "wdata", 255 0, v0x600002406ac0_2;  1 drivers
v0x600002405b90_0 .net "we", 0 0, L_0x6000027ca8a0;  1 drivers
S_0x1380eb580 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x1380f2870;
 .timescale 0 0;
P_0x600000c8e640 .param/l "i" 1 12 184, +C4<011>;
S_0x1380eb6f0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380eb580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003884780 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x6000038847c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002406400_3 .array/port v0x600002406400, 3;
v0x600002405cb0_0 .net "addr", 7 0, v0x600002406400_3;  1 drivers
v0x600002405d40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002405dd0_0 .var/i "i", 31 0;
v0x600002405e60 .array "mem", 255 0, 255 0;
v0x600002405ef0_0 .var "rdata", 255 0;
v0x600002405f80_0 .net "re", 0 0, L_0x6000027caa80;  1 drivers
v0x600002406ac0_3 .array/port v0x600002406ac0, 3;
v0x600002406010_0 .net "wdata", 255 0, v0x600002406ac0_3;  1 drivers
v0x6000024060a0_0 .net "we", 0 0, L_0x6000027ca9e0;  1 drivers
S_0x1380eb860 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x1380f2870;
 .timescale 0 0;
v0x600002406130_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1380eb860
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600002406130_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002406130_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1380e8f30 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x1380f2870;
 .timescale 0 0;
v0x600002406250_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1380e8f30
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600002406250_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1380e92a0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x13804d560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12f830600 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x12f830640 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x12f830680 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x12f8306c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x12f830700 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x12f830740 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x12f830780 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x12f8307c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x12f830800 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x12f830840 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x12f830880 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x12f8308c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x12f830900 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x12f830940 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x12f830980 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x12f8309c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x12f830a00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x12f830a40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x12f830a80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x12f830ac0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x12f830b00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x12f830b40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x12f830b80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x12f830bc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x12f830c00 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x12f830c40 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x12f830c80 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x12f830cc0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x12f830d00 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600003dbaca0 .functor BUFZ 256, L_0x6000027c9e00, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbad10 .functor BUFZ 256, L_0x6000027c9f40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbad80 .functor BUFZ 1, v0x600002400f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbae60 .functor BUFZ 256, v0x600002401b00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbaed0 .functor BUFZ 1, v0x600002401c20_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbaf40 .functor BUFZ 1, v0x600002401950_0, C4<0>, C4<0>, C4<0>;
v0x6000024005a0_0 .net *"_ivl_48", 255 0, L_0x6000027c9e00;  1 drivers
v0x600002400630_0 .net *"_ivl_50", 6 0, L_0x6000027c9ea0;  1 drivers
L_0x1300d8008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024006c0_0 .net *"_ivl_53", 1 0, L_0x1300d8008;  1 drivers
v0x600002400750_0 .net *"_ivl_56", 255 0, L_0x6000027c9f40;  1 drivers
v0x6000024007e0_0 .net *"_ivl_58", 6 0, L_0x6000027c9fe0;  1 drivers
L_0x1300d8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002400870_0 .net *"_ivl_61", 1 0, L_0x1300d8050;  1 drivers
L_0x1300d8098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002400900_0 .net/2u *"_ivl_64", 2 0, L_0x1300d8098;  1 drivers
v0x600002400990_0 .var "addr_reg", 19 0;
v0x600002400a20_0 .var "alu_result", 255 0;
v0x600002400ab0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x600002400b40_0 .net "cmd", 127 0, v0x60000241c2d0_0;  alias, 1 drivers
v0x600002400bd0_0 .net "cmd_done", 0 0, L_0x600003dbad80;  alias, 1 drivers
v0x600002400c60_0 .net "cmd_ready", 0 0, L_0x6000027ca080;  alias, 1 drivers
v0x600002400cf0_0 .var "cmd_reg", 127 0;
v0x600002400d80_0 .net "cmd_valid", 0 0, L_0x600003dbe990;  alias, 1 drivers
v0x600002400e10_0 .net "count", 15 0, L_0x6000027c9d60;  1 drivers
v0x600002400ea0_0 .var "count_reg", 15 0;
v0x600002400f30_0 .var "done_reg", 0 0;
v0x600002400fc0_0 .var "elem_count", 15 0;
v0x600002401050_0 .net "imm", 15 0, L_0x6000027c9c20;  1 drivers
v0x6000024010e0_0 .var "imm_reg", 15 0;
v0x600002401170_0 .var/i "lane", 31 0;
v0x600002401200 .array "lane_a", 15 0;
v0x600002401200_0 .net v0x600002401200 0, 15 0, L_0x6000027c8500; 1 drivers
v0x600002401200_1 .net v0x600002401200 1, 15 0, L_0x6000027c8640; 1 drivers
v0x600002401200_2 .net v0x600002401200 2, 15 0, L_0x6000027c8780; 1 drivers
v0x600002401200_3 .net v0x600002401200 3, 15 0, L_0x6000027c88c0; 1 drivers
v0x600002401200_4 .net v0x600002401200 4, 15 0, L_0x6000027c8a00; 1 drivers
v0x600002401200_5 .net v0x600002401200 5, 15 0, L_0x6000027c8b40; 1 drivers
v0x600002401200_6 .net v0x600002401200 6, 15 0, L_0x6000027c8c80; 1 drivers
v0x600002401200_7 .net v0x600002401200 7, 15 0, L_0x6000027c8dc0; 1 drivers
v0x600002401200_8 .net v0x600002401200 8, 15 0, L_0x6000027c8f00; 1 drivers
v0x600002401200_9 .net v0x600002401200 9, 15 0, L_0x6000027c9040; 1 drivers
v0x600002401200_10 .net v0x600002401200 10, 15 0, L_0x6000027c9220; 1 drivers
v0x600002401200_11 .net v0x600002401200 11, 15 0, L_0x6000027c92c0; 1 drivers
v0x600002401200_12 .net v0x600002401200 12, 15 0, L_0x6000027c9400; 1 drivers
v0x600002401200_13 .net v0x600002401200 13, 15 0, L_0x6000027c9540; 1 drivers
v0x600002401200_14 .net v0x600002401200 14, 15 0, L_0x6000027c9680; 1 drivers
v0x600002401200_15 .net v0x600002401200 15, 15 0, L_0x6000027c97c0; 1 drivers
v0x600002401290 .array "lane_b", 15 0;
v0x600002401290_0 .net v0x600002401290 0, 15 0, L_0x6000027c85a0; 1 drivers
v0x600002401290_1 .net v0x600002401290 1, 15 0, L_0x6000027c86e0; 1 drivers
v0x600002401290_2 .net v0x600002401290 2, 15 0, L_0x6000027c8820; 1 drivers
v0x600002401290_3 .net v0x600002401290 3, 15 0, L_0x6000027c8960; 1 drivers
v0x600002401290_4 .net v0x600002401290 4, 15 0, L_0x6000027c8aa0; 1 drivers
v0x600002401290_5 .net v0x600002401290 5, 15 0, L_0x6000027c8be0; 1 drivers
v0x600002401290_6 .net v0x600002401290 6, 15 0, L_0x6000027c8d20; 1 drivers
v0x600002401290_7 .net v0x600002401290 7, 15 0, L_0x6000027c8e60; 1 drivers
v0x600002401290_8 .net v0x600002401290 8, 15 0, L_0x6000027c8fa0; 1 drivers
v0x600002401290_9 .net v0x600002401290 9, 15 0, L_0x6000027c9180; 1 drivers
v0x600002401290_10 .net v0x600002401290 10, 15 0, L_0x6000027c90e0; 1 drivers
v0x600002401290_11 .net v0x600002401290 11, 15 0, L_0x6000027c9360; 1 drivers
v0x600002401290_12 .net v0x600002401290 12, 15 0, L_0x6000027c94a0; 1 drivers
v0x600002401290_13 .net v0x600002401290 13, 15 0, L_0x6000027c95e0; 1 drivers
v0x600002401290_14 .net v0x600002401290 14, 15 0, L_0x6000027c9720; 1 drivers
v0x600002401290_15 .net v0x600002401290 15, 15 0, L_0x6000027c9860; 1 drivers
v0x600002401320 .array "lane_result", 15 0, 15 0;
v0x6000024013b0_0 .net "mem_addr", 19 0, L_0x6000027c9cc0;  1 drivers
v0x600002401440_0 .var "mem_addr_reg", 19 0;
v0x6000024014d0_0 .net "opcode", 7 0, L_0x6000027c9900;  1 drivers
v0x600002401560_0 .var "reduce_result", 15 0;
v0x6000024015f0 .array "reduce_tree", 79 0, 15 0;
v0x600002401680_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x600002401710_0 .net "sram_addr", 19 0, v0x6000024017a0_0;  alias, 1 drivers
v0x6000024017a0_0 .var "sram_addr_reg", 19 0;
v0x600002401830_0 .net "sram_rdata", 255 0, L_0x600003dbb720;  alias, 1 drivers
v0x6000024018c0_0 .net "sram_re", 0 0, L_0x600003dbaf40;  alias, 1 drivers
v0x600002401950_0 .var "sram_re_reg", 0 0;
v0x6000024019e0_0 .net "sram_ready", 0 0, L_0x6000027cb200;  alias, 1 drivers
v0x600002401a70_0 .net "sram_wdata", 255 0, L_0x600003dbae60;  alias, 1 drivers
v0x600002401b00_0 .var "sram_wdata_reg", 255 0;
v0x600002401b90_0 .net "sram_we", 0 0, L_0x600003dbaed0;  alias, 1 drivers
v0x600002401c20_0 .var "sram_we_reg", 0 0;
v0x600002401cb0_0 .var/i "stage", 31 0;
v0x600002401d40_0 .var "state", 2 0;
v0x600002401dd0_0 .net "subop", 7 0, L_0x6000027c99a0;  1 drivers
v0x600002401e60_0 .var "subop_reg", 7 0;
v0x600002401ef0_0 .net "vd", 4 0, L_0x6000027c9a40;  1 drivers
v0x600002401f80_0 .var "vd_reg", 4 0;
v0x600002402010 .array "vrf", 31 0, 255 0;
v0x6000024020a0_0 .net "vs1", 4 0, L_0x6000027c9ae0;  1 drivers
v0x600002402130_0 .net "vs1_data", 255 0, L_0x600003dbaca0;  1 drivers
v0x6000024021c0_0 .var "vs1_reg", 4 0;
v0x600002402250_0 .net "vs2", 4 0, L_0x6000027c9b80;  1 drivers
v0x6000024022e0_0 .net "vs2_data", 255 0, L_0x600003dbad10;  1 drivers
v0x600002402370_0 .var "vs2_reg", 4 0;
E_0x600000c8ef40/0 .event anyedge, v0x600002401200_0, v0x600002401200_1, v0x600002401200_2, v0x600002401200_3;
E_0x600000c8ef40/1 .event anyedge, v0x600002401200_4, v0x600002401200_5, v0x600002401200_6, v0x600002401200_7;
E_0x600000c8ef40/2 .event anyedge, v0x600002401200_8, v0x600002401200_9, v0x600002401200_10, v0x600002401200_11;
E_0x600000c8ef40/3 .event anyedge, v0x600002401200_12, v0x600002401200_13, v0x600002401200_14, v0x600002401200_15;
v0x6000024015f0_0 .array/port v0x6000024015f0, 0;
v0x6000024015f0_1 .array/port v0x6000024015f0, 1;
v0x6000024015f0_2 .array/port v0x6000024015f0, 2;
E_0x600000c8ef40/4 .event anyedge, v0x600002401e60_0, v0x6000024015f0_0, v0x6000024015f0_1, v0x6000024015f0_2;
v0x6000024015f0_3 .array/port v0x6000024015f0, 3;
v0x6000024015f0_4 .array/port v0x6000024015f0, 4;
v0x6000024015f0_5 .array/port v0x6000024015f0, 5;
v0x6000024015f0_6 .array/port v0x6000024015f0, 6;
E_0x600000c8ef40/5 .event anyedge, v0x6000024015f0_3, v0x6000024015f0_4, v0x6000024015f0_5, v0x6000024015f0_6;
v0x6000024015f0_7 .array/port v0x6000024015f0, 7;
v0x6000024015f0_8 .array/port v0x6000024015f0, 8;
v0x6000024015f0_9 .array/port v0x6000024015f0, 9;
v0x6000024015f0_10 .array/port v0x6000024015f0, 10;
E_0x600000c8ef40/6 .event anyedge, v0x6000024015f0_7, v0x6000024015f0_8, v0x6000024015f0_9, v0x6000024015f0_10;
v0x6000024015f0_11 .array/port v0x6000024015f0, 11;
v0x6000024015f0_12 .array/port v0x6000024015f0, 12;
v0x6000024015f0_13 .array/port v0x6000024015f0, 13;
v0x6000024015f0_14 .array/port v0x6000024015f0, 14;
E_0x600000c8ef40/7 .event anyedge, v0x6000024015f0_11, v0x6000024015f0_12, v0x6000024015f0_13, v0x6000024015f0_14;
v0x6000024015f0_15 .array/port v0x6000024015f0, 15;
v0x6000024015f0_16 .array/port v0x6000024015f0, 16;
v0x6000024015f0_17 .array/port v0x6000024015f0, 17;
v0x6000024015f0_18 .array/port v0x6000024015f0, 18;
E_0x600000c8ef40/8 .event anyedge, v0x6000024015f0_15, v0x6000024015f0_16, v0x6000024015f0_17, v0x6000024015f0_18;
v0x6000024015f0_19 .array/port v0x6000024015f0, 19;
v0x6000024015f0_20 .array/port v0x6000024015f0, 20;
v0x6000024015f0_21 .array/port v0x6000024015f0, 21;
v0x6000024015f0_22 .array/port v0x6000024015f0, 22;
E_0x600000c8ef40/9 .event anyedge, v0x6000024015f0_19, v0x6000024015f0_20, v0x6000024015f0_21, v0x6000024015f0_22;
v0x6000024015f0_23 .array/port v0x6000024015f0, 23;
v0x6000024015f0_24 .array/port v0x6000024015f0, 24;
v0x6000024015f0_25 .array/port v0x6000024015f0, 25;
v0x6000024015f0_26 .array/port v0x6000024015f0, 26;
E_0x600000c8ef40/10 .event anyedge, v0x6000024015f0_23, v0x6000024015f0_24, v0x6000024015f0_25, v0x6000024015f0_26;
v0x6000024015f0_27 .array/port v0x6000024015f0, 27;
v0x6000024015f0_28 .array/port v0x6000024015f0, 28;
v0x6000024015f0_29 .array/port v0x6000024015f0, 29;
v0x6000024015f0_30 .array/port v0x6000024015f0, 30;
E_0x600000c8ef40/11 .event anyedge, v0x6000024015f0_27, v0x6000024015f0_28, v0x6000024015f0_29, v0x6000024015f0_30;
v0x6000024015f0_31 .array/port v0x6000024015f0, 31;
v0x6000024015f0_32 .array/port v0x6000024015f0, 32;
v0x6000024015f0_33 .array/port v0x6000024015f0, 33;
v0x6000024015f0_34 .array/port v0x6000024015f0, 34;
E_0x600000c8ef40/12 .event anyedge, v0x6000024015f0_31, v0x6000024015f0_32, v0x6000024015f0_33, v0x6000024015f0_34;
v0x6000024015f0_35 .array/port v0x6000024015f0, 35;
v0x6000024015f0_36 .array/port v0x6000024015f0, 36;
v0x6000024015f0_37 .array/port v0x6000024015f0, 37;
v0x6000024015f0_38 .array/port v0x6000024015f0, 38;
E_0x600000c8ef40/13 .event anyedge, v0x6000024015f0_35, v0x6000024015f0_36, v0x6000024015f0_37, v0x6000024015f0_38;
v0x6000024015f0_39 .array/port v0x6000024015f0, 39;
v0x6000024015f0_40 .array/port v0x6000024015f0, 40;
v0x6000024015f0_41 .array/port v0x6000024015f0, 41;
v0x6000024015f0_42 .array/port v0x6000024015f0, 42;
E_0x600000c8ef40/14 .event anyedge, v0x6000024015f0_39, v0x6000024015f0_40, v0x6000024015f0_41, v0x6000024015f0_42;
v0x6000024015f0_43 .array/port v0x6000024015f0, 43;
v0x6000024015f0_44 .array/port v0x6000024015f0, 44;
v0x6000024015f0_45 .array/port v0x6000024015f0, 45;
v0x6000024015f0_46 .array/port v0x6000024015f0, 46;
E_0x600000c8ef40/15 .event anyedge, v0x6000024015f0_43, v0x6000024015f0_44, v0x6000024015f0_45, v0x6000024015f0_46;
v0x6000024015f0_47 .array/port v0x6000024015f0, 47;
v0x6000024015f0_48 .array/port v0x6000024015f0, 48;
v0x6000024015f0_49 .array/port v0x6000024015f0, 49;
v0x6000024015f0_50 .array/port v0x6000024015f0, 50;
E_0x600000c8ef40/16 .event anyedge, v0x6000024015f0_47, v0x6000024015f0_48, v0x6000024015f0_49, v0x6000024015f0_50;
v0x6000024015f0_51 .array/port v0x6000024015f0, 51;
v0x6000024015f0_52 .array/port v0x6000024015f0, 52;
v0x6000024015f0_53 .array/port v0x6000024015f0, 53;
v0x6000024015f0_54 .array/port v0x6000024015f0, 54;
E_0x600000c8ef40/17 .event anyedge, v0x6000024015f0_51, v0x6000024015f0_52, v0x6000024015f0_53, v0x6000024015f0_54;
v0x6000024015f0_55 .array/port v0x6000024015f0, 55;
v0x6000024015f0_56 .array/port v0x6000024015f0, 56;
v0x6000024015f0_57 .array/port v0x6000024015f0, 57;
v0x6000024015f0_58 .array/port v0x6000024015f0, 58;
E_0x600000c8ef40/18 .event anyedge, v0x6000024015f0_55, v0x6000024015f0_56, v0x6000024015f0_57, v0x6000024015f0_58;
v0x6000024015f0_59 .array/port v0x6000024015f0, 59;
v0x6000024015f0_60 .array/port v0x6000024015f0, 60;
v0x6000024015f0_61 .array/port v0x6000024015f0, 61;
v0x6000024015f0_62 .array/port v0x6000024015f0, 62;
E_0x600000c8ef40/19 .event anyedge, v0x6000024015f0_59, v0x6000024015f0_60, v0x6000024015f0_61, v0x6000024015f0_62;
v0x6000024015f0_63 .array/port v0x6000024015f0, 63;
v0x6000024015f0_64 .array/port v0x6000024015f0, 64;
v0x6000024015f0_65 .array/port v0x6000024015f0, 65;
v0x6000024015f0_66 .array/port v0x6000024015f0, 66;
E_0x600000c8ef40/20 .event anyedge, v0x6000024015f0_63, v0x6000024015f0_64, v0x6000024015f0_65, v0x6000024015f0_66;
v0x6000024015f0_67 .array/port v0x6000024015f0, 67;
v0x6000024015f0_68 .array/port v0x6000024015f0, 68;
v0x6000024015f0_69 .array/port v0x6000024015f0, 69;
v0x6000024015f0_70 .array/port v0x6000024015f0, 70;
E_0x600000c8ef40/21 .event anyedge, v0x6000024015f0_67, v0x6000024015f0_68, v0x6000024015f0_69, v0x6000024015f0_70;
v0x6000024015f0_71 .array/port v0x6000024015f0, 71;
v0x6000024015f0_72 .array/port v0x6000024015f0, 72;
v0x6000024015f0_73 .array/port v0x6000024015f0, 73;
v0x6000024015f0_74 .array/port v0x6000024015f0, 74;
E_0x600000c8ef40/22 .event anyedge, v0x6000024015f0_71, v0x6000024015f0_72, v0x6000024015f0_73, v0x6000024015f0_74;
v0x6000024015f0_75 .array/port v0x6000024015f0, 75;
v0x6000024015f0_76 .array/port v0x6000024015f0, 76;
v0x6000024015f0_77 .array/port v0x6000024015f0, 77;
v0x6000024015f0_78 .array/port v0x6000024015f0, 78;
E_0x600000c8ef40/23 .event anyedge, v0x6000024015f0_75, v0x6000024015f0_76, v0x6000024015f0_77, v0x6000024015f0_78;
v0x6000024015f0_79 .array/port v0x6000024015f0, 79;
E_0x600000c8ef40/24 .event anyedge, v0x6000024015f0_79;
E_0x600000c8ef40 .event/or E_0x600000c8ef40/0, E_0x600000c8ef40/1, E_0x600000c8ef40/2, E_0x600000c8ef40/3, E_0x600000c8ef40/4, E_0x600000c8ef40/5, E_0x600000c8ef40/6, E_0x600000c8ef40/7, E_0x600000c8ef40/8, E_0x600000c8ef40/9, E_0x600000c8ef40/10, E_0x600000c8ef40/11, E_0x600000c8ef40/12, E_0x600000c8ef40/13, E_0x600000c8ef40/14, E_0x600000c8ef40/15, E_0x600000c8ef40/16, E_0x600000c8ef40/17, E_0x600000c8ef40/18, E_0x600000c8ef40/19, E_0x600000c8ef40/20, E_0x600000c8ef40/21, E_0x600000c8ef40/22, E_0x600000c8ef40/23, E_0x600000c8ef40/24;
L_0x6000027c8500 .part L_0x600003dbaca0, 0, 16;
L_0x6000027c85a0 .part L_0x600003dbad10, 0, 16;
L_0x6000027c8640 .part L_0x600003dbaca0, 16, 16;
L_0x6000027c86e0 .part L_0x600003dbad10, 16, 16;
L_0x6000027c8780 .part L_0x600003dbaca0, 32, 16;
L_0x6000027c8820 .part L_0x600003dbad10, 32, 16;
L_0x6000027c88c0 .part L_0x600003dbaca0, 48, 16;
L_0x6000027c8960 .part L_0x600003dbad10, 48, 16;
L_0x6000027c8a00 .part L_0x600003dbaca0, 64, 16;
L_0x6000027c8aa0 .part L_0x600003dbad10, 64, 16;
L_0x6000027c8b40 .part L_0x600003dbaca0, 80, 16;
L_0x6000027c8be0 .part L_0x600003dbad10, 80, 16;
L_0x6000027c8c80 .part L_0x600003dbaca0, 96, 16;
L_0x6000027c8d20 .part L_0x600003dbad10, 96, 16;
L_0x6000027c8dc0 .part L_0x600003dbaca0, 112, 16;
L_0x6000027c8e60 .part L_0x600003dbad10, 112, 16;
L_0x6000027c8f00 .part L_0x600003dbaca0, 128, 16;
L_0x6000027c8fa0 .part L_0x600003dbad10, 128, 16;
L_0x6000027c9040 .part L_0x600003dbaca0, 144, 16;
L_0x6000027c9180 .part L_0x600003dbad10, 144, 16;
L_0x6000027c9220 .part L_0x600003dbaca0, 160, 16;
L_0x6000027c90e0 .part L_0x600003dbad10, 160, 16;
L_0x6000027c92c0 .part L_0x600003dbaca0, 176, 16;
L_0x6000027c9360 .part L_0x600003dbad10, 176, 16;
L_0x6000027c9400 .part L_0x600003dbaca0, 192, 16;
L_0x6000027c94a0 .part L_0x600003dbad10, 192, 16;
L_0x6000027c9540 .part L_0x600003dbaca0, 208, 16;
L_0x6000027c95e0 .part L_0x600003dbad10, 208, 16;
L_0x6000027c9680 .part L_0x600003dbaca0, 224, 16;
L_0x6000027c9720 .part L_0x600003dbad10, 224, 16;
L_0x6000027c97c0 .part L_0x600003dbaca0, 240, 16;
L_0x6000027c9860 .part L_0x600003dbad10, 240, 16;
L_0x6000027c9900 .part v0x60000241c2d0_0, 120, 8;
L_0x6000027c99a0 .part v0x60000241c2d0_0, 112, 8;
L_0x6000027c9a40 .part v0x60000241c2d0_0, 107, 5;
L_0x6000027c9ae0 .part v0x60000241c2d0_0, 102, 5;
L_0x6000027c9b80 .part v0x60000241c2d0_0, 97, 5;
L_0x6000027c9c20 .part v0x60000241c2d0_0, 32, 16;
L_0x6000027c9cc0 .part v0x60000241c2d0_0, 76, 20;
L_0x6000027c9d60 .part v0x60000241c2d0_0, 48, 16;
L_0x6000027c9e00 .array/port v0x600002402010, L_0x6000027c9ea0;
L_0x6000027c9ea0 .concat [ 5 2 0 0], v0x6000024021c0_0, L_0x1300d8008;
L_0x6000027c9f40 .array/port v0x600002402010, L_0x6000027c9fe0;
L_0x6000027c9fe0 .concat [ 5 2 0 0], v0x600002402370_0, L_0x1300d8050;
L_0x6000027ca080 .cmp/eq 3, v0x600002401d40_0, L_0x1300d8098;
S_0x1380e6bf0 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8ef80 .param/l "i" 1 13 137, +C4<00>;
v0x600002401320_0 .array/port v0x600002401320, 0;
v0x600002401320_1 .array/port v0x600002401320, 1;
v0x600002401320_2 .array/port v0x600002401320, 2;
v0x600002401320_3 .array/port v0x600002401320, 3;
E_0x600000c8f000/0 .event anyedge, v0x600002401320_0, v0x600002401320_1, v0x600002401320_2, v0x600002401320_3;
v0x600002401320_4 .array/port v0x600002401320, 4;
v0x600002401320_5 .array/port v0x600002401320, 5;
v0x600002401320_6 .array/port v0x600002401320, 6;
v0x600002401320_7 .array/port v0x600002401320, 7;
E_0x600000c8f000/1 .event anyedge, v0x600002401320_4, v0x600002401320_5, v0x600002401320_6, v0x600002401320_7;
v0x600002401320_8 .array/port v0x600002401320, 8;
v0x600002401320_9 .array/port v0x600002401320, 9;
v0x600002401320_10 .array/port v0x600002401320, 10;
v0x600002401320_11 .array/port v0x600002401320, 11;
E_0x600000c8f000/2 .event anyedge, v0x600002401320_8, v0x600002401320_9, v0x600002401320_10, v0x600002401320_11;
v0x600002401320_12 .array/port v0x600002401320, 12;
v0x600002401320_13 .array/port v0x600002401320, 13;
v0x600002401320_14 .array/port v0x600002401320, 14;
v0x600002401320_15 .array/port v0x600002401320, 15;
E_0x600000c8f000/3 .event anyedge, v0x600002401320_12, v0x600002401320_13, v0x600002401320_14, v0x600002401320_15;
E_0x600000c8f000 .event/or E_0x600000c8f000/0, E_0x600000c8f000/1, E_0x600000c8f000/2, E_0x600000c8f000/3;
E_0x600000c8f040/0 .event anyedge, v0x600002401e60_0, v0x600002401200_0, v0x600002401200_1, v0x600002401200_2;
E_0x600000c8f040/1 .event anyedge, v0x600002401200_3, v0x600002401200_4, v0x600002401200_5, v0x600002401200_6;
E_0x600000c8f040/2 .event anyedge, v0x600002401200_7, v0x600002401200_8, v0x600002401200_9, v0x600002401200_10;
E_0x600000c8f040/3 .event anyedge, v0x600002401200_11, v0x600002401200_12, v0x600002401200_13, v0x600002401200_14;
E_0x600000c8f040/4 .event anyedge, v0x600002401200_15, v0x600002401290_0, v0x600002401290_1, v0x600002401290_2;
E_0x600000c8f040/5 .event anyedge, v0x600002401290_3, v0x600002401290_4, v0x600002401290_5, v0x600002401290_6;
E_0x600000c8f040/6 .event anyedge, v0x600002401290_7, v0x600002401290_8, v0x600002401290_9, v0x600002401290_10;
E_0x600000c8f040/7 .event anyedge, v0x600002401290_11, v0x600002401290_12, v0x600002401290_13, v0x600002401290_14;
E_0x600000c8f040/8 .event anyedge, v0x600002401290_15, v0x6000024010e0_0;
E_0x600000c8f040 .event/or E_0x600000c8f040/0, E_0x600000c8f040/1, E_0x600000c8f040/2, E_0x600000c8f040/3, E_0x600000c8f040/4, E_0x600000c8f040/5, E_0x600000c8f040/6, E_0x600000c8f040/7, E_0x600000c8f040/8;
S_0x1380e4290 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f080 .param/l "i" 1 13 137, +C4<01>;
S_0x1380e4400 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f100 .param/l "i" 1 13 137, +C4<010>;
S_0x1380e4570 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f180 .param/l "i" 1 13 137, +C4<011>;
S_0x1380e1c40 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f240 .param/l "i" 1 13 137, +C4<0100>;
S_0x1380e1db0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f2c0 .param/l "i" 1 13 137, +C4<0101>;
S_0x1380e1f20 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f340 .param/l "i" 1 13 137, +C4<0110>;
S_0x1380db350 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f3c0 .param/l "i" 1 13 137, +C4<0111>;
S_0x1380db4c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f200 .param/l "i" 1 13 137, +C4<01000>;
S_0x1380db630 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f480 .param/l "i" 1 13 137, +C4<01001>;
S_0x1380db7a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f500 .param/l "i" 1 13 137, +C4<01010>;
S_0x1380db910 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f580 .param/l "i" 1 13 137, +C4<01011>;
S_0x1380d8af0 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f600 .param/l "i" 1 13 137, +C4<01100>;
S_0x1380d8c60 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f680 .param/l "i" 1 13 137, +C4<01101>;
S_0x1380d8dd0 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f700 .param/l "i" 1 13 137, +C4<01110>;
S_0x1380d8f40 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x1380e92a0;
 .timescale 0 0;
P_0x600000c8f780 .param/l "i" 1 13 137, +C4<01111>;
S_0x1380d5c70 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 5 212, 5 212 0, S_0x1380de4f0;
 .timescale -9 -12;
P_0x600000c8fd00 .param/l "t" 1 5 212, +C4<011>;
v0x6000025d6c70_0 .net/2u *"_ivl_28", 0 0, L_0x1300daf00;  1 drivers
v0x6000025d6d00_0 .net/2u *"_ivl_30", 0 0, L_0x1300daf48;  1 drivers
S_0x1380c8cd0 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x1380d5c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x12f831600 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x12f831640 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x12f831680 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x12f8316c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x12f831700 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x12f831740 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x12f831780 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x12f8317c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x12f831800 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x12f831840 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x12f831880 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x12f8318c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x12f831900 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x12f831940 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x12f831980 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000011>;
P_0x12f8319c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x12f831a00 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x600003dbb950 .functor BUFZ 1, v0x6000025d43f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db7db0 .functor OR 1, L_0x6000027be440, L_0x6000027be620, C4<0>, C4<0>;
L_0x600003db7e20 .functor AND 1, L_0x600003db7d40, L_0x600003db7db0, C4<1>, C4<1>;
L_0x600003db7e90 .functor BUFZ 1, v0x6000025d5440_0, C4<0>, C4<0>, C4<0>;
L_0x600003db7f00 .functor BUFZ 1, v0x6000025d4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003db0a80 .functor AND 1, L_0x6000027b9b80, L_0x6000027b9680, C4<1>, C4<1>;
L_0x600003db0af0 .functor AND 1, L_0x600003db0a80, L_0x6000027b9720, C4<1>, C4<1>;
v0x6000025da370_0 .net *"_ivl_24", 19 0, L_0x6000027bdd60;  1 drivers
L_0x1300da8d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025da400_0 .net *"_ivl_27", 3 0, L_0x1300da8d0;  1 drivers
v0x6000025da490_0 .net *"_ivl_28", 19 0, L_0x6000027bde00;  1 drivers
L_0x1300da918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025da520_0 .net *"_ivl_31", 14 0, L_0x1300da918;  1 drivers
L_0x1300da960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000025da5b0_0 .net/2u *"_ivl_34", 2 0, L_0x1300da960;  1 drivers
v0x6000025da640_0 .net *"_ivl_38", 19 0, L_0x6000027bdfe0;  1 drivers
L_0x1300da9a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025da6d0_0 .net *"_ivl_41", 3 0, L_0x1300da9a8;  1 drivers
v0x6000025da760_0 .net *"_ivl_42", 19 0, L_0x6000027be080;  1 drivers
L_0x1300da9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025da7f0_0 .net *"_ivl_45", 3 0, L_0x1300da9f0;  1 drivers
L_0x1300daa38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025da880_0 .net/2u *"_ivl_48", 2 0, L_0x1300daa38;  1 drivers
v0x6000025da910_0 .net *"_ivl_52", 19 0, L_0x6000027be260;  1 drivers
L_0x1300daa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025da9a0_0 .net *"_ivl_55", 3 0, L_0x1300daa80;  1 drivers
v0x6000025daa30_0 .net *"_ivl_56", 19 0, L_0x6000027be300;  1 drivers
L_0x1300daac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025daac0_0 .net *"_ivl_59", 3 0, L_0x1300daac8;  1 drivers
L_0x1300dab10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000025dab50_0 .net *"_ivl_63", 127 0, L_0x1300dab10;  1 drivers
v0x6000025dabe0_0 .net *"_ivl_65", 127 0, L_0x6000027be4e0;  1 drivers
L_0x1300dab58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025dac70_0 .net/2u *"_ivl_68", 2 0, L_0x1300dab58;  1 drivers
v0x6000025dad00_0 .net *"_ivl_70", 0 0, L_0x6000027be440;  1 drivers
L_0x1300daba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000025dad90_0 .net/2u *"_ivl_72", 2 0, L_0x1300daba0;  1 drivers
v0x6000025dae20_0 .net *"_ivl_74", 0 0, L_0x6000027be620;  1 drivers
v0x6000025daeb0_0 .net *"_ivl_77", 0 0, L_0x600003db7db0;  1 drivers
v0x6000025daf40_0 .net *"_ivl_87", 0 0, L_0x600003db0a80;  1 drivers
v0x6000025dafd0_0 .net *"_ivl_89", 0 0, L_0x6000027b9720;  1 drivers
v0x6000025db060_0 .var "act_data_d", 31 0;
v0x6000025db0f0_0 .var "act_valid_d", 0 0;
v0x6000025db180_0 .var "act_valid_d2", 0 0;
v0x6000025db210_0 .net "axi_araddr", 39 0, L_0x600003db0700;  alias, 1 drivers
v0x6000025db2a0_0 .net "axi_arlen", 7 0, L_0x600003db0770;  alias, 1 drivers
v0x6000025db330_0 .net "axi_arready", 0 0, L_0x6000027ba260;  1 drivers
v0x6000025db3c0_0 .net "axi_arvalid", 0 0, v0x6000025ff210_0;  1 drivers
v0x6000025db450_0 .net "axi_awaddr", 39 0, L_0x600003db0460;  alias, 1 drivers
v0x6000025db4e0_0 .net "axi_awlen", 7 0, L_0x600003db04d0;  alias, 1 drivers
v0x6000025db570_0 .net "axi_awready", 0 0, L_0x6000027b9e00;  1 drivers
v0x6000025db600_0 .net "axi_awvalid", 0 0, v0x6000025ff600_0;  1 drivers
v0x6000025db690_0 .net "axi_bready", 0 0, L_0x1300dad08;  1 drivers
v0x6000025db720_0 .net "axi_bresp", 1 0, L_0x600003db1f80;  alias, 1 drivers
v0x6000025db7b0_0 .net "axi_bvalid", 0 0, L_0x6000027ba080;  1 drivers
v0x6000025db840_0 .net "axi_rdata", 255 0, L_0x600003db21b0;  alias, 1 drivers
v0x6000025db8d0_0 .net "axi_rlast", 0 0, L_0x6000027ba300;  1 drivers
v0x6000025db960_0 .net "axi_rready", 0 0, v0x6000025ff9f0_0;  1 drivers
v0x6000025db9f0_0 .net "axi_rvalid", 0 0, L_0x6000027ba3a0;  1 drivers
v0x6000025dba80_0 .net "axi_wdata", 255 0, L_0x600003db05b0;  alias, 1 drivers
v0x6000025dbb10_0 .net "axi_wlast", 0 0, v0x6000025ffcc0_0;  1 drivers
v0x6000025dbba0_0 .net "axi_wready", 0 0, L_0x6000027b9fe0;  1 drivers
v0x6000025dbc30_0 .net "axi_wvalid", 0 0, v0x6000025ffe70_0;  1 drivers
v0x6000025dbcc0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025dbd50_0 .net "dma_lcp_done", 0 0, L_0x600003db0230;  1 drivers
v0x6000025dbde0_0 .net "dma_lcp_ready", 0 0, L_0x6000027b8780;  1 drivers
v0x6000025dbe70_0 .net "dma_sram_addr", 19 0, v0x6000025f8e10_0;  1 drivers
v0x6000025dbf00_0 .net "dma_sram_rdata", 255 0, L_0x600003db0a10;  1 drivers
v0x6000025d4000_0 .net "dma_sram_re", 0 0, L_0x600003db03f0;  1 drivers
v0x6000025d4090_0 .net "dma_sram_ready", 0 0, L_0x6000027b95e0;  1 drivers
v0x6000025d4120_0 .net "dma_sram_wdata", 255 0, L_0x600003db0310;  1 drivers
v0x6000025d41b0_0 .net "dma_sram_we", 0 0, L_0x600003db0380;  1 drivers
v0x6000025d4240_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x6000025d42d0 .array "instr_mem", 4095 0, 127 0;
v0x6000025d4360_0 .var "instr_rdata_reg", 127 0;
v0x6000025d43f0_0 .var "instr_valid_reg", 0 0;
v0x6000025d4480_0 .net "lcp_dma_cmd", 127 0, v0x6000025fa910_0;  1 drivers
v0x6000025d4510_0 .net "lcp_dma_valid", 0 0, L_0x600003dbbdb0;  1 drivers
v0x6000025d45a0_0 .net "lcp_imem_addr", 19 0, L_0x600003dbbaa0;  1 drivers
v0x6000025d4630_0 .net "lcp_imem_data", 127 0, v0x6000025d4360_0;  1 drivers
v0x6000025d46c0_0 .net "lcp_imem_re", 0 0, L_0x600003dbbb10;  1 drivers
v0x6000025d4750_0 .net "lcp_imem_valid", 0 0, L_0x600003dbb950;  1 drivers
v0x6000025d47e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000025fb600_0;  1 drivers
v0x6000025d4870_0 .net "lcp_mxu_valid", 0 0, L_0x600003dbbbf0;  1 drivers
v0x6000025d4900_0 .net "lcp_vpu_cmd", 127 0, v0x6000025f4240_0;  1 drivers
v0x6000025d4990_0 .net "lcp_vpu_valid", 0 0, L_0x600003dbbcd0;  1 drivers
v0x6000025d4a20_0 .net "mxu_a_addr", 19 0, L_0x6000027be120;  1 drivers
v0x6000025d4ab0_0 .net "mxu_a_rdata", 255 0, L_0x600003db0930;  1 drivers
v0x6000025d4b40_0 .net "mxu_a_re", 0 0, L_0x6000027be1c0;  1 drivers
v0x6000025d4bd0_0 .net "mxu_a_ready", 0 0, L_0x6000027b94a0;  1 drivers
v0x6000025d4c60_0 .net "mxu_cfg_k", 15 0, L_0x6000027c4be0;  1 drivers
v0x6000025d4cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000027c4aa0;  1 drivers
v0x6000025d4d80_0 .net "mxu_cfg_n", 15 0, L_0x6000027c4b40;  1 drivers
v0x6000025d4e10_0 .var "mxu_col_cnt", 4 0;
v0x6000025d4ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000025d4f30_0 .var "mxu_done_reg", 0 0;
v0x6000025d4fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000027c48c0;  1 drivers
v0x6000025d5050_0 .net "mxu_lcp_done", 0 0, L_0x600003db7f00;  1 drivers
v0x6000025d50e0_0 .net "mxu_lcp_ready", 0 0, L_0x600003db7e90;  1 drivers
v0x6000025d5170_0 .net "mxu_o_addr", 19 0, L_0x6000027be3a0;  1 drivers
v0x6000025d5200_0 .net "mxu_o_ready", 0 0, L_0x6000027b9540;  1 drivers
v0x6000025d5290_0 .net "mxu_o_wdata", 255 0, L_0x6000027be580;  1 drivers
v0x6000025d5320_0 .net "mxu_o_we", 0 0, L_0x600003db7e20;  1 drivers
v0x6000025d53b0_0 .var "mxu_out_cnt", 15 0;
v0x6000025d5440_0 .var "mxu_ready_reg", 0 0;
v0x6000025d54d0_0 .net "mxu_src0_addr", 15 0, L_0x6000027c4960;  1 drivers
v0x6000025d5560_0 .net "mxu_src1_addr", 15 0, L_0x6000027c4a00;  1 drivers
v0x6000025d55f0_0 .var "mxu_start_array", 0 0;
v0x6000025d5680_0 .var "mxu_start_array_d", 0 0;
v0x6000025d5710_0 .var "mxu_state", 2 0;
v0x6000025d57a0_0 .net "mxu_subop", 7 0, L_0x6000027c4820;  1 drivers
v0x6000025d5830_0 .net "mxu_w_addr", 19 0, L_0x6000027bdea0;  1 drivers
v0x6000025d58c0_0 .net "mxu_w_rdata", 255 0, v0x6000025df8d0_0;  1 drivers
v0x6000025d5950_0 .net "mxu_w_re", 0 0, L_0x6000027bdf40;  1 drivers
v0x6000025d59e0_0 .net "mxu_w_ready", 0 0, L_0x6000027b9360;  1 drivers
v0x6000025d5a70_0 .net "noc_data_write", 0 0, L_0x600003db0af0;  1 drivers
v0x6000025d5b00_0 .net "noc_rx_addr", 19 0, L_0x1300daeb8;  alias, 1 drivers
v0x6000025d5b90_0 .net "noc_rx_data", 255 0, L_0x1300dae70;  alias, 1 drivers
v0x6000025d5c20_0 .net "noc_rx_is_instr", 0 0, L_0x6000027b9cc0;  1 drivers
v0x6000025d5cb0_0 .net "noc_rx_ready", 0 0, L_0x6000027b9680;  1 drivers
v0x6000025d5d40_0 .net "noc_rx_valid", 0 0, L_0x6000027b9b80;  1 drivers
L_0x1300dad98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d5dd0_0 .net "noc_tx_addr", 19 0, L_0x1300dad98;  1 drivers
L_0x1300dad50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025d5e60_0 .net "noc_tx_data", 255 0, L_0x1300dad50;  1 drivers
L_0x1300dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000025d5ef0_0 .net "noc_tx_ready", 0 0, L_0x1300dae28;  1 drivers
L_0x1300dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025d5f80_0 .net "noc_tx_valid", 0 0, L_0x1300dade0;  1 drivers
v0x6000025d6010_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025d60a0_0 .net "sync_grant", 0 0, L_0x6000027b9ae0;  1 drivers
v0x6000025d6130_0 .net "sync_request", 0 0, v0x6000025f4090_0;  1 drivers
v0x6000025d61c0_0 .net "systolic_busy", 0 0, L_0x600003db7c60;  1 drivers
v0x6000025d6250_0 .net "systolic_done", 0 0, L_0x6000027bd860;  1 drivers
v0x6000025d62e0_0 .net "systolic_result", 127 0, L_0x6000027bd400;  1 drivers
v0x6000025d6370_0 .net "systolic_result_valid", 0 0, L_0x600003db7d40;  1 drivers
v0x6000025d6400_0 .net "tpc_busy", 0 0, L_0x600003dbbe90;  1 drivers
v0x6000025d6490_0 .net "tpc_done", 0 0, v0x6000025fac70_0;  1 drivers
v0x6000025d6520_0 .net "tpc_error", 0 0, v0x6000025fad90_0;  1 drivers
v0x6000025d65b0_0 .net "tpc_start", 0 0, L_0x6000027b97c0;  1 drivers
v0x6000025d6640_0 .net "tpc_start_pc", 19 0, L_0x600003db3170;  alias, 1 drivers
v0x6000025d66d0_0 .net "vpu_lcp_done", 0 0, L_0x600003db0000;  1 drivers
v0x6000025d6760_0 .net "vpu_lcp_ready", 0 0, L_0x6000027b8280;  1 drivers
v0x6000025d67f0_0 .net "vpu_sram_addr", 19 0, v0x6000025d9710_0;  1 drivers
v0x6000025d6880_0 .net "vpu_sram_rdata", 255 0, L_0x600003db09a0;  1 drivers
v0x6000025d6910_0 .net "vpu_sram_re", 0 0, L_0x600003db01c0;  1 drivers
v0x6000025d69a0_0 .net "vpu_sram_ready", 0 0, L_0x6000027b9400;  1 drivers
v0x6000025d6a30_0 .net "vpu_sram_wdata", 255 0, L_0x600003db00e0;  1 drivers
v0x6000025d6ac0_0 .net "vpu_sram_we", 0 0, L_0x600003db0150;  1 drivers
v0x6000025d6b50_0 .var "weight_load_col_d", 1 0;
v0x6000025d6be0_0 .var "weight_load_en_d", 0 0;
L_0x6000027c4820 .part v0x6000025fb600_0, 112, 8;
L_0x6000027c48c0 .part v0x6000025fb600_0, 96, 16;
L_0x6000027c4960 .part v0x6000025fb600_0, 80, 16;
L_0x6000027c4a00 .part v0x6000025fb600_0, 64, 16;
L_0x6000027c4aa0 .part v0x6000025fb600_0, 48, 16;
L_0x6000027c4b40 .part v0x6000025fb600_0, 32, 16;
L_0x6000027c4be0 .part v0x6000025fb600_0, 16, 16;
L_0x6000027bdcc0 .part v0x6000025df8d0_0, 0, 32;
L_0x6000027bdd60 .concat [ 16 4 0 0], L_0x6000027c4a00, L_0x1300da8d0;
L_0x6000027bde00 .concat [ 5 15 0 0], v0x6000025d4e10_0, L_0x1300da918;
L_0x6000027bdea0 .arith/sum 20, L_0x6000027bdd60, L_0x6000027bde00;
L_0x6000027bdf40 .cmp/eq 3, v0x6000025d5710_0, L_0x1300da960;
L_0x6000027bdfe0 .concat [ 16 4 0 0], L_0x6000027c4960, L_0x1300da9a8;
L_0x6000027be080 .concat [ 16 4 0 0], v0x6000025d4ea0_0, L_0x1300da9f0;
L_0x6000027be120 .arith/sum 20, L_0x6000027bdfe0, L_0x6000027be080;
L_0x6000027be1c0 .cmp/eq 3, v0x6000025d5710_0, L_0x1300daa38;
L_0x6000027be260 .concat [ 16 4 0 0], L_0x6000027c48c0, L_0x1300daa80;
L_0x6000027be300 .concat [ 16 4 0 0], v0x6000025d53b0_0, L_0x1300daac8;
L_0x6000027be3a0 .arith/sum 20, L_0x6000027be260, L_0x6000027be300;
L_0x6000027be4e0 .part L_0x6000027bd400, 0, 128;
L_0x6000027be580 .concat [ 128 128 0 0], L_0x6000027be4e0, L_0x1300dab10;
L_0x6000027be440 .cmp/eq 3, v0x6000025d5710_0, L_0x1300dab58;
L_0x6000027be620 .cmp/eq 3, v0x6000025d5710_0, L_0x1300daba0;
L_0x6000027b9680 .reduce/nor L_0x600003dbbe90;
L_0x6000027b9720 .reduce/nor L_0x6000027b9cc0;
S_0x138098230 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x1380c8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12f831c00 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x12f831c40 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x12f831c80 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x12f831cc0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x12f831d00 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x12f831d40 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x12f831d80 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x12f831dc0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x12f831e00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x12f831e40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x12f831e80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x12f831ec0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x12f831f00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x12f831f40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x12f831f80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x12f831fc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x12f832000 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x12f832040 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x12f832080 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x12f8320c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x12f832100 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x600003db0230 .functor BUFZ 1, v0x6000025f8510_0, C4<0>, C4<0>, C4<0>;
L_0x600003db0310 .functor BUFZ 256, v0x6000025f9170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0380 .functor BUFZ 1, v0x6000025f9290_0, C4<0>, C4<0>, C4<0>;
L_0x600003db03f0 .functor BUFZ 1, v0x6000025f8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db0460 .functor BUFZ 40, v0x6000025ff330_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003db04d0 .functor BUFZ 8, v0x6000025ff450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003db05b0 .functor BUFZ 256, v0x6000025ffba0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0700 .functor BUFZ 40, v0x6000025fef40_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003db0770 .functor BUFZ 8, v0x6000025ff060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1300dacc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025fee20_0 .net/2u *"_ivl_14", 3 0, L_0x1300dacc0;  1 drivers
v0x6000025feeb0_0 .net "axi_araddr", 39 0, L_0x600003db0700;  alias, 1 drivers
v0x6000025fef40_0 .var "axi_araddr_reg", 39 0;
v0x6000025fefd0_0 .net "axi_arlen", 7 0, L_0x600003db0770;  alias, 1 drivers
v0x6000025ff060_0 .var "axi_arlen_reg", 7 0;
v0x6000025ff0f0_0 .net "axi_arready", 0 0, L_0x6000027ba260;  alias, 1 drivers
v0x6000025ff180_0 .net "axi_arvalid", 0 0, v0x6000025ff210_0;  alias, 1 drivers
v0x6000025ff210_0 .var "axi_arvalid_reg", 0 0;
v0x6000025ff2a0_0 .net "axi_awaddr", 39 0, L_0x600003db0460;  alias, 1 drivers
v0x6000025ff330_0 .var "axi_awaddr_reg", 39 0;
v0x6000025ff3c0_0 .net "axi_awlen", 7 0, L_0x600003db04d0;  alias, 1 drivers
v0x6000025ff450_0 .var "axi_awlen_reg", 7 0;
v0x6000025ff4e0_0 .net "axi_awready", 0 0, L_0x6000027b9e00;  alias, 1 drivers
v0x6000025ff570_0 .net "axi_awvalid", 0 0, v0x6000025ff600_0;  alias, 1 drivers
v0x6000025ff600_0 .var "axi_awvalid_reg", 0 0;
v0x6000025ff690_0 .net "axi_bready", 0 0, L_0x1300dad08;  alias, 1 drivers
v0x6000025ff720_0 .net "axi_bresp", 1 0, L_0x600003db1f80;  alias, 1 drivers
v0x6000025ff7b0_0 .net "axi_bvalid", 0 0, L_0x6000027ba080;  alias, 1 drivers
v0x6000025ff840_0 .net "axi_rdata", 255 0, L_0x600003db21b0;  alias, 1 drivers
v0x6000025ff8d0_0 .net "axi_rlast", 0 0, L_0x6000027ba300;  alias, 1 drivers
v0x6000025ff960_0 .net "axi_rready", 0 0, v0x6000025ff9f0_0;  alias, 1 drivers
v0x6000025ff9f0_0 .var "axi_rready_reg", 0 0;
v0x6000025ffa80_0 .net "axi_rvalid", 0 0, L_0x6000027ba3a0;  alias, 1 drivers
v0x6000025ffb10_0 .net "axi_wdata", 255 0, L_0x600003db05b0;  alias, 1 drivers
v0x6000025ffba0_0 .var "axi_wdata_reg", 255 0;
v0x6000025ffc30_0 .net "axi_wlast", 0 0, v0x6000025ffcc0_0;  alias, 1 drivers
v0x6000025ffcc0_0 .var "axi_wlast_reg", 0 0;
v0x6000025ffd50_0 .net "axi_wready", 0 0, L_0x6000027b9fe0;  alias, 1 drivers
v0x6000025ffde0_0 .net "axi_wvalid", 0 0, v0x6000025ffe70_0;  alias, 1 drivers
v0x6000025ffe70_0 .var "axi_wvalid_reg", 0 0;
v0x6000025fff00_0 .net "cfg_cols", 11 0, L_0x6000027b85a0;  1 drivers
v0x6000025f8000_0 .net "cfg_rows", 11 0, L_0x6000027b8500;  1 drivers
v0x6000025f8090_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f8120_0 .net "cmd", 127 0, v0x6000025fa910_0;  alias, 1 drivers
v0x6000025f81b0_0 .net "cmd_done", 0 0, L_0x600003db0230;  alias, 1 drivers
v0x6000025f8240_0 .net "cmd_ready", 0 0, L_0x6000027b8780;  alias, 1 drivers
v0x6000025f82d0_0 .net "cmd_valid", 0 0, L_0x600003dbbdb0;  alias, 1 drivers
v0x6000025f8360_0 .var "col_count", 11 0;
v0x6000025f83f0_0 .var "cols_cfg", 11 0;
v0x6000025f8480_0 .var "data_buf", 255 0;
v0x6000025f8510_0 .var "done_reg", 0 0;
v0x6000025f85a0_0 .net "ext_addr", 39 0, L_0x6000027b83c0;  1 drivers
v0x6000025f8630_0 .var "ext_base", 39 0;
v0x6000025f86c0_0 .var "ext_ptr", 39 0;
v0x6000025f8750_0 .net "ext_stride", 11 0, L_0x6000027b8640;  1 drivers
v0x6000025f87e0_0 .var "ext_stride_cfg", 11 0;
v0x6000025f8870_0 .net "int_addr", 19 0, L_0x6000027b8460;  1 drivers
v0x6000025f8900_0 .var "int_base", 19 0;
v0x6000025f8990_0 .var "int_ptr", 19 0;
v0x6000025f8a20_0 .net "int_stride", 11 0, L_0x6000027b86e0;  1 drivers
v0x6000025f8ab0_0 .var "int_stride_cfg", 11 0;
v0x6000025f8b40_0 .var "op_type", 7 0;
v0x6000025f8bd0_0 .var "row_count", 11 0;
v0x6000025f8c60_0 .var "rows_cfg", 11 0;
v0x6000025f8cf0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f8d80_0 .net "sram_addr", 19 0, v0x6000025f8e10_0;  alias, 1 drivers
v0x6000025f8e10_0 .var "sram_addr_reg", 19 0;
v0x6000025f8ea0_0 .net "sram_rdata", 255 0, L_0x600003db0a10;  alias, 1 drivers
v0x6000025f8f30_0 .net "sram_re", 0 0, L_0x600003db03f0;  alias, 1 drivers
v0x6000025f8fc0_0 .var "sram_re_reg", 0 0;
v0x6000025f9050_0 .net "sram_ready", 0 0, L_0x6000027b95e0;  alias, 1 drivers
v0x6000025f90e0_0 .net "sram_wdata", 255 0, L_0x600003db0310;  alias, 1 drivers
v0x6000025f9170_0 .var "sram_wdata_reg", 255 0;
v0x6000025f9200_0 .net "sram_we", 0 0, L_0x600003db0380;  alias, 1 drivers
v0x6000025f9290_0 .var "sram_we_reg", 0 0;
v0x6000025f9320_0 .var "state", 3 0;
v0x6000025f93b0_0 .net "subop", 7 0, L_0x6000027b8320;  1 drivers
L_0x6000027b8320 .part v0x6000025fa910_0, 112, 8;
L_0x6000027b83c0 .part v0x6000025fa910_0, 72, 40;
L_0x6000027b8460 .part v0x6000025fa910_0, 52, 20;
L_0x6000027b8500 .part v0x6000025fa910_0, 40, 12;
L_0x6000027b85a0 .part v0x6000025fa910_0, 28, 12;
L_0x6000027b8640 .part v0x6000025fa910_0, 16, 12;
L_0x6000027b86e0 .part v0x6000025fa910_0, 4, 12;
L_0x6000027b8780 .cmp/eq 4, v0x6000025f9320_0, L_0x1300dacc0;
S_0x138098690 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x1380c8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12f832200 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x12f832240 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x12f832280 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x12f8322c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x12f832300 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x12f832340 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x12f832380 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x12f8323c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x12f832400 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x12f832440 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x12f832480 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x12f8324c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x12f832500 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x12f832540 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x12f832580 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x12f8325c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x12f832600 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x12f832640 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x12f832680 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x12f8326c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x12f832700 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x12f832740 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x12f832780 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x12f8327c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x12f832800 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x12f832840 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x12f832880 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x600003dbb9c0 .functor AND 1, L_0x6000027cbf20, L_0x6000027c4000, C4<1>, C4<1>;
L_0x600003dbba30 .functor AND 1, L_0x600003dbb9c0, L_0x6000027c4140, C4<1>, C4<1>;
L_0x600003dbbaa0 .functor BUFZ 20, v0x6000025faf40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003dbbb10 .functor BUFZ 1, v0x6000025fb0f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbbbf0 .functor BUFZ 1, v0x6000025fb840_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbbcd0 .functor BUFZ 1, v0x6000025f4480_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbbdb0 .functor BUFZ 1, v0x6000025fab50_0, C4<0>, C4<0>, C4<0>;
L_0x600003dbbe20 .functor AND 1, L_0x6000027c45a0, L_0x6000027c4640, C4<1>, C4<1>;
L_0x600003dbbe90 .functor AND 1, L_0x600003dbbe20, L_0x6000027c46e0, C4<1>, C4<1>;
L_0x1300d83b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f94d0_0 .net *"_ivl_11", 23 0, L_0x1300d83b0;  1 drivers
L_0x1300d83f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9560_0 .net/2u *"_ivl_12", 31 0, L_0x1300d83f8;  1 drivers
v0x6000025f95f0_0 .net *"_ivl_14", 0 0, L_0x6000027cbf20;  1 drivers
v0x6000025f9680_0 .net *"_ivl_16", 31 0, L_0x6000027d5860;  1 drivers
L_0x1300d8440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9710_0 .net *"_ivl_19", 23 0, L_0x1300d8440;  1 drivers
L_0x1300d8488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f97a0_0 .net/2u *"_ivl_20", 31 0, L_0x1300d8488;  1 drivers
v0x6000025f9830_0 .net *"_ivl_22", 0 0, L_0x6000027c4000;  1 drivers
v0x6000025f98c0_0 .net *"_ivl_25", 0 0, L_0x600003dbb9c0;  1 drivers
v0x6000025f9950_0 .net *"_ivl_26", 31 0, L_0x6000027c40a0;  1 drivers
L_0x1300d84d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f99e0_0 .net *"_ivl_29", 23 0, L_0x1300d84d0;  1 drivers
L_0x1300d8518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9a70_0 .net/2u *"_ivl_30", 31 0, L_0x1300d8518;  1 drivers
v0x6000025f9b00_0 .net *"_ivl_32", 0 0, L_0x6000027c4140;  1 drivers
v0x6000025f9b90_0 .net *"_ivl_36", 31 0, L_0x6000027c41e0;  1 drivers
L_0x1300d8560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9c20_0 .net *"_ivl_39", 23 0, L_0x1300d8560;  1 drivers
L_0x1300d85a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9cb0_0 .net/2u *"_ivl_40", 31 0, L_0x1300d85a8;  1 drivers
v0x6000025f9d40_0 .net *"_ivl_44", 31 0, L_0x6000027c4320;  1 drivers
L_0x1300d85f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9dd0_0 .net *"_ivl_47", 23 0, L_0x1300d85f0;  1 drivers
L_0x1300d8638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9e60_0 .net/2u *"_ivl_48", 31 0, L_0x1300d8638;  1 drivers
v0x6000025f9ef0_0 .net *"_ivl_52", 31 0, L_0x6000027c4460;  1 drivers
L_0x1300d8680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f9f80_0 .net *"_ivl_55", 23 0, L_0x1300d8680;  1 drivers
L_0x1300d86c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025fa010_0 .net/2u *"_ivl_56", 31 0, L_0x1300d86c8;  1 drivers
L_0x1300d8710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000025fa0a0_0 .net/2u *"_ivl_76", 3 0, L_0x1300d8710;  1 drivers
v0x6000025fa130_0 .net *"_ivl_78", 0 0, L_0x6000027c45a0;  1 drivers
v0x6000025fa1c0_0 .net *"_ivl_8", 31 0, L_0x6000027cbe80;  1 drivers
L_0x1300d8758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000025fa250_0 .net/2u *"_ivl_80", 3 0, L_0x1300d8758;  1 drivers
v0x6000025fa2e0_0 .net *"_ivl_82", 0 0, L_0x6000027c4640;  1 drivers
v0x6000025fa370_0 .net *"_ivl_85", 0 0, L_0x600003dbbe20;  1 drivers
L_0x1300d87a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000025fa400_0 .net/2u *"_ivl_86", 3 0, L_0x1300d87a0;  1 drivers
v0x6000025fa490_0 .net *"_ivl_88", 0 0, L_0x6000027c46e0;  1 drivers
v0x6000025fa520_0 .net "all_done", 0 0, L_0x600003dbba30;  1 drivers
v0x6000025fa5b0_0 .net "busy", 0 0, L_0x600003dbbe90;  alias, 1 drivers
v0x6000025fa640_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025fa6d0_0 .var "decoded_opcode", 7 0;
v0x6000025fa760_0 .var "decoded_subop", 7 0;
v0x6000025fa7f0_0 .net "dma_clear", 0 0, L_0x6000027c4500;  1 drivers
v0x6000025fa880_0 .net "dma_cmd", 127 0, v0x6000025fa910_0;  alias, 1 drivers
v0x6000025fa910_0 .var "dma_cmd_reg", 127 0;
v0x6000025fa9a0_0 .net "dma_done", 0 0, L_0x600003db0230;  alias, 1 drivers
v0x6000025faa30_0 .net "dma_ready", 0 0, L_0x6000027b8780;  alias, 1 drivers
v0x6000025faac0_0 .net "dma_valid", 0 0, L_0x600003dbbdb0;  alias, 1 drivers
v0x6000025fab50_0 .var "dma_valid_reg", 0 0;
v0x6000025fabe0_0 .net "done", 0 0, v0x6000025fac70_0;  alias, 1 drivers
v0x6000025fac70_0 .var "done_reg", 0 0;
v0x6000025fad00_0 .net "error", 0 0, v0x6000025fad90_0;  alias, 1 drivers
v0x6000025fad90_0 .var "error_reg", 0 0;
v0x6000025fae20_0 .net "global_sync_in", 0 0, L_0x600003db2ed0;  alias, 1 drivers
v0x6000025faeb0_0 .net "imem_addr", 19 0, L_0x600003dbbaa0;  alias, 1 drivers
v0x6000025faf40_0 .var "imem_addr_reg", 19 0;
v0x6000025fafd0_0 .net "imem_data", 127 0, v0x6000025d4360_0;  alias, 1 drivers
v0x6000025fb060_0 .net "imem_re", 0 0, L_0x600003dbbb10;  alias, 1 drivers
v0x6000025fb0f0_0 .var "imem_re_reg", 0 0;
v0x6000025fb180_0 .net "imem_valid", 0 0, L_0x600003dbb950;  alias, 1 drivers
v0x6000025fb210_0 .var "instr_reg", 127 0;
v0x6000025fb2a0_0 .net "loop_count", 15 0, L_0x6000027cbd40;  1 drivers
v0x6000025fb330 .array "loop_counter", 3 0, 15 0;
v0x6000025fb3c0_0 .var "loop_sp", 1 0;
v0x6000025fb450 .array "loop_start_addr", 3 0, 19 0;
v0x6000025fb4e0_0 .net "mxu_clear", 0 0, L_0x6000027c4280;  1 drivers
v0x6000025fb570_0 .net "mxu_cmd", 127 0, v0x6000025fb600_0;  alias, 1 drivers
v0x6000025fb600_0 .var "mxu_cmd_reg", 127 0;
v0x6000025fb690_0 .net "mxu_done", 0 0, L_0x600003db7f00;  alias, 1 drivers
v0x6000025fb720_0 .net "mxu_ready", 0 0, L_0x600003db7e90;  alias, 1 drivers
v0x6000025fb7b0_0 .net "mxu_valid", 0 0, L_0x600003dbbbf0;  alias, 1 drivers
v0x6000025fb840_0 .var "mxu_valid_reg", 0 0;
v0x6000025fb8d0_0 .net "opcode", 7 0, L_0x6000027cbc00;  1 drivers
v0x6000025fb960_0 .var "pc", 19 0;
v0x6000025fb9f0_0 .var "pending_dma", 7 0;
v0x6000025fba80_0 .var "pending_mxu", 7 0;
v0x6000025fbb10_0 .var "pending_vpu", 7 0;
v0x6000025fbba0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025fbc30_0 .net "start", 0 0, L_0x6000027b97c0;  alias, 1 drivers
v0x6000025fbcc0_0 .net "start_pc", 19 0, L_0x600003db3170;  alias, 1 drivers
v0x6000025fbd50_0 .var "state", 3 0;
v0x6000025fbde0_0 .net "subop", 7 0, L_0x6000027cbca0;  1 drivers
v0x6000025fbe70_0 .net "sync_grant", 0 0, L_0x6000027b9ae0;  alias, 1 drivers
v0x6000025fbf00_0 .net "sync_mask", 7 0, L_0x6000027cbde0;  1 drivers
v0x6000025f4000_0 .net "sync_request", 0 0, v0x6000025f4090_0;  alias, 1 drivers
v0x6000025f4090_0 .var "sync_request_reg", 0 0;
v0x6000025f4120_0 .net "vpu_clear", 0 0, L_0x6000027c43c0;  1 drivers
v0x6000025f41b0_0 .net "vpu_cmd", 127 0, v0x6000025f4240_0;  alias, 1 drivers
v0x6000025f4240_0 .var "vpu_cmd_reg", 127 0;
v0x6000025f42d0_0 .net "vpu_done", 0 0, L_0x600003db0000;  alias, 1 drivers
v0x6000025f4360_0 .net "vpu_ready", 0 0, L_0x6000027b8280;  alias, 1 drivers
v0x6000025f43f0_0 .net "vpu_valid", 0 0, L_0x600003dbbcd0;  alias, 1 drivers
v0x6000025f4480_0 .var "vpu_valid_reg", 0 0;
L_0x6000027cbc00 .part v0x6000025d4360_0, 120, 8;
L_0x6000027cbca0 .part v0x6000025d4360_0, 112, 8;
L_0x6000027cbd40 .part v0x6000025d4360_0, 32, 16;
L_0x6000027cbde0 .part v0x6000025d4360_0, 104, 8;
L_0x6000027cbe80 .concat [ 8 24 0 0], v0x6000025fba80_0, L_0x1300d83b0;
L_0x6000027cbf20 .cmp/eq 32, L_0x6000027cbe80, L_0x1300d83f8;
L_0x6000027d5860 .concat [ 8 24 0 0], v0x6000025fbb10_0, L_0x1300d8440;
L_0x6000027c4000 .cmp/eq 32, L_0x6000027d5860, L_0x1300d8488;
L_0x6000027c40a0 .concat [ 8 24 0 0], v0x6000025fb9f0_0, L_0x1300d84d0;
L_0x6000027c4140 .cmp/eq 32, L_0x6000027c40a0, L_0x1300d8518;
L_0x6000027c41e0 .concat [ 8 24 0 0], v0x6000025fba80_0, L_0x1300d8560;
L_0x6000027c4280 .cmp/eq 32, L_0x6000027c41e0, L_0x1300d85a8;
L_0x6000027c4320 .concat [ 8 24 0 0], v0x6000025fbb10_0, L_0x1300d85f0;
L_0x6000027c43c0 .cmp/eq 32, L_0x6000027c4320, L_0x1300d8638;
L_0x6000027c4460 .concat [ 8 24 0 0], v0x6000025fb9f0_0, L_0x1300d8680;
L_0x6000027c4500 .cmp/eq 32, L_0x6000027c4460, L_0x1300d86c8;
L_0x6000027c45a0 .cmp/ne 4, v0x6000025fbd50_0, L_0x1300d8710;
L_0x6000027c4640 .cmp/ne 4, v0x6000025fbd50_0, L_0x1300d8758;
L_0x6000027c46e0 .cmp/ne 4, v0x6000025fbd50_0, L_0x1300d87a0;
S_0x138099550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x138098690;
 .timescale 0 0;
v0x6000025f9440_0 .var/i "i", 31 0;
S_0x1380996c0 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x1380c8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1380cf740 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1380cf780 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x1380cf7c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x1380cf800 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1380cf840 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1380cf880 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x1380cf8c0 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x1380cf900 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x600003db7a30 .functor OR 1, L_0x6000027bd4a0, L_0x6000027bd540, C4<0>, C4<0>;
L_0x600003db7aa0 .functor AND 1, L_0x6000027bd5e0, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db7b10 .functor AND 1, L_0x600003db7aa0, L_0x6000027bd680, C4<1>, C4<1>;
L_0x600003db7b80 .functor OR 1, L_0x600003db7a30, L_0x600003db7b10, C4<0>, C4<0>;
L_0x600003db7bf0 .functor BUFZ 1, L_0x600003db7b80, C4<0>, C4<0>, C4<0>;
L_0x600003db7c60 .functor AND 1, L_0x6000027bd720, L_0x6000027bd7c0, C4<1>, C4<1>;
L_0x600003db7cd0 .functor AND 1, L_0x6000027bd9a0, L_0x6000027bda40, C4<1>, C4<1>;
L_0x600003db7d40 .functor AND 1, L_0x600003db7cd0, L_0x6000027bdc20, C4<1>, C4<1>;
v0x6000025e2d00_0 .net *"_ivl_101", 0 0, L_0x6000027bdc20;  1 drivers
L_0x1300da528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e2d90_0 .net/2u *"_ivl_37", 2 0, L_0x1300da528;  1 drivers
v0x6000025e2e20_0 .net *"_ivl_39", 0 0, L_0x6000027bd4a0;  1 drivers
L_0x1300da570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000025e2eb0_0 .net/2u *"_ivl_41", 2 0, L_0x1300da570;  1 drivers
v0x6000025e2f40_0 .net *"_ivl_43", 0 0, L_0x6000027bd540;  1 drivers
v0x6000025e2fd0_0 .net *"_ivl_46", 0 0, L_0x600003db7a30;  1 drivers
L_0x1300da5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e3060_0 .net/2u *"_ivl_47", 2 0, L_0x1300da5b8;  1 drivers
v0x6000025e30f0_0 .net *"_ivl_49", 0 0, L_0x6000027bd5e0;  1 drivers
v0x6000025e3180_0 .net *"_ivl_52", 0 0, L_0x600003db7aa0;  1 drivers
v0x6000025e3210_0 .net *"_ivl_54", 0 0, L_0x6000027bd680;  1 drivers
v0x6000025e32a0_0 .net *"_ivl_56", 0 0, L_0x600003db7b10;  1 drivers
L_0x1300da600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e3330_0 .net/2u *"_ivl_61", 2 0, L_0x1300da600;  1 drivers
v0x6000025e33c0_0 .net *"_ivl_63", 0 0, L_0x6000027bd720;  1 drivers
L_0x1300da648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000025e3450_0 .net/2u *"_ivl_65", 2 0, L_0x1300da648;  1 drivers
v0x6000025e34e0_0 .net *"_ivl_67", 0 0, L_0x6000027bd7c0;  1 drivers
L_0x1300da690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000025e3570_0 .net/2u *"_ivl_71", 2 0, L_0x1300da690;  1 drivers
L_0x1300da6d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e3600_0 .net/2u *"_ivl_75", 2 0, L_0x1300da6d8;  1 drivers
L_0x1300da768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000025e3690_0 .net/2u *"_ivl_81", 2 0, L_0x1300da768;  1 drivers
v0x6000025e3720_0 .net *"_ivl_83", 0 0, L_0x6000027bd9a0;  1 drivers
v0x6000025e37b0_0 .net *"_ivl_85", 0 0, L_0x6000027bda40;  1 drivers
v0x6000025e3840_0 .net *"_ivl_88", 0 0, L_0x600003db7cd0;  1 drivers
v0x6000025e38d0_0 .net *"_ivl_89", 31 0, L_0x6000027bdae0;  1 drivers
L_0x1300da7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e3960_0 .net *"_ivl_92", 15 0, L_0x1300da7b0;  1 drivers
L_0x1300dc028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000025e39f0_0 .net *"_ivl_93", 31 0, L_0x1300dc028;  1 drivers
L_0x1300da7f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000025e3a80_0 .net/2u *"_ivl_97", 31 0, L_0x1300da7f8;  1 drivers
v0x6000025e3b10_0 .net *"_ivl_99", 31 0, L_0x6000027bdb80;  1 drivers
v0x6000025e3ba0_0 .net "act_data", 31 0, v0x6000025db060_0;  1 drivers
v0x6000025e3c30 .array "act_h", 19 0;
v0x6000025e3c30_0 .net v0x6000025e3c30 0, 7 0, L_0x600003db4230; 1 drivers
v0x6000025e3c30_1 .net v0x6000025e3c30 1, 7 0, v0x6000025f55f0_0; 1 drivers
v0x6000025e3c30_2 .net v0x6000025e3c30 2, 7 0, v0x6000025f6b50_0; 1 drivers
v0x6000025e3c30_3 .net v0x6000025e3c30 3, 7 0, v0x6000025f0120_0; 1 drivers
v0x6000025e3c30_4 .net v0x6000025e3c30 4, 7 0, v0x6000025f1680_0; 1 drivers
v0x6000025e3c30_5 .net v0x6000025e3c30 5, 7 0, L_0x600003db42a0; 1 drivers
v0x6000025e3c30_6 .net v0x6000025e3c30 6, 7 0, v0x6000025f2be0_0; 1 drivers
v0x6000025e3c30_7 .net v0x6000025e3c30 7, 7 0, v0x6000025ec1b0_0; 1 drivers
v0x6000025e3c30_8 .net v0x6000025e3c30 8, 7 0, v0x6000025ed710_0; 1 drivers
v0x6000025e3c30_9 .net v0x6000025e3c30 9, 7 0, v0x6000025eec70_0; 1 drivers
v0x6000025e3c30_10 .net v0x6000025e3c30 10, 7 0, L_0x600003db4310; 1 drivers
v0x6000025e3c30_11 .net v0x6000025e3c30 11, 7 0, v0x6000025e8240_0; 1 drivers
v0x6000025e3c30_12 .net v0x6000025e3c30 12, 7 0, v0x6000025e97a0_0; 1 drivers
v0x6000025e3c30_13 .net v0x6000025e3c30 13, 7 0, v0x6000025ead00_0; 1 drivers
v0x6000025e3c30_14 .net v0x6000025e3c30 14, 7 0, v0x6000025e42d0_0; 1 drivers
v0x6000025e3c30_15 .net v0x6000025e3c30 15, 7 0, L_0x600003db4380; 1 drivers
v0x6000025e3c30_16 .net v0x6000025e3c30 16, 7 0, v0x6000025e5830_0; 1 drivers
v0x6000025e3c30_17 .net v0x6000025e3c30 17, 7 0, v0x6000025e6d90_0; 1 drivers
v0x6000025e3c30_18 .net v0x6000025e3c30 18, 7 0, v0x6000025e0360_0; 1 drivers
v0x6000025e3c30_19 .net v0x6000025e3c30 19, 7 0, v0x6000025e18c0_0; 1 drivers
v0x6000025e3cc0_0 .net "act_ready", 0 0, L_0x6000027bd900;  1 drivers
v0x6000025e3d50_0 .net "act_valid", 0 0, v0x6000025db180_0;  1 drivers
v0x6000025e3de0_0 .net "busy", 0 0, L_0x600003db7c60;  alias, 1 drivers
v0x6000025e3e70_0 .net "cfg_k_tiles", 15 0, L_0x6000027c4be0;  alias, 1 drivers
L_0x1300da840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000025e3f00_0 .net "clear_acc", 0 0, L_0x1300da840;  1 drivers
v0x6000025dc000_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025dc090_0 .var "cycle_count", 15 0;
v0x6000025dc120_0 .var "cycle_count_next", 15 0;
v0x6000025f4510_5 .array/port v0x6000025f4510, 5;
v0x6000025dc1b0 .array "deskew_output", 3 0;
v0x6000025dc1b0_0 .net v0x6000025dc1b0 0, 31 0, v0x6000025f4510_5; 1 drivers
v0x6000025f4630_3 .array/port v0x6000025f4630, 3;
v0x6000025dc1b0_1 .net v0x6000025dc1b0 1, 31 0, v0x6000025f4630_3; 1 drivers
v0x6000025f4750_1 .array/port v0x6000025f4750, 1;
v0x6000025dc1b0_2 .net v0x6000025dc1b0 2, 31 0, v0x6000025f4750_1; 1 drivers
v0x6000025dc1b0_3 .net v0x6000025dc1b0 3, 31 0, L_0x600003db7800; 1 drivers
v0x6000025dc240_0 .net "done", 0 0, L_0x6000027bd860;  alias, 1 drivers
L_0x1300da720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000025dc2d0_0 .net "drain_delay", 15 0, L_0x1300da720;  1 drivers
v0x6000025dc360_0 .net "pe_enable", 0 0, L_0x600003db7b80;  1 drivers
v0x6000025dc3f0 .array "psum_bottom", 3 0;
v0x6000025dc3f0_0 .net v0x6000025dc3f0 0, 31 0, L_0x600003db74f0; 1 drivers
v0x6000025dc3f0_1 .net v0x6000025dc3f0 1, 31 0, L_0x600003db75d0; 1 drivers
v0x6000025dc3f0_2 .net v0x6000025dc3f0 2, 31 0, L_0x600003db76b0; 1 drivers
v0x6000025dc3f0_3 .net v0x6000025dc3f0 3, 31 0, L_0x600003db7790; 1 drivers
L_0x1300d8908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025dc480 .array "psum_v", 19 0;
v0x6000025dc480_0 .net v0x6000025dc480 0, 31 0, L_0x1300d8908; 1 drivers
L_0x1300d8950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025dc480_1 .net v0x6000025dc480 1, 31 0, L_0x1300d8950; 1 drivers
L_0x1300d8998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025dc480_2 .net v0x6000025dc480 2, 31 0, L_0x1300d8998; 1 drivers
L_0x1300d89e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025dc480_3 .net v0x6000025dc480 3, 31 0, L_0x1300d89e0; 1 drivers
v0x6000025dc480_4 .net v0x6000025dc480 4, 31 0, v0x6000025f5b00_0; 1 drivers
v0x6000025dc480_5 .net v0x6000025dc480 5, 31 0, v0x6000025f7060_0; 1 drivers
v0x6000025dc480_6 .net v0x6000025dc480 6, 31 0, v0x6000025f0630_0; 1 drivers
v0x6000025dc480_7 .net v0x6000025dc480 7, 31 0, v0x6000025f1b90_0; 1 drivers
v0x6000025dc480_8 .net v0x6000025dc480 8, 31 0, v0x6000025f30f0_0; 1 drivers
v0x6000025dc480_9 .net v0x6000025dc480 9, 31 0, v0x6000025ec6c0_0; 1 drivers
v0x6000025dc480_10 .net v0x6000025dc480 10, 31 0, v0x6000025edc20_0; 1 drivers
v0x6000025dc480_11 .net v0x6000025dc480 11, 31 0, v0x6000025ef180_0; 1 drivers
v0x6000025dc480_12 .net v0x6000025dc480 12, 31 0, v0x6000025e8750_0; 1 drivers
v0x6000025dc480_13 .net v0x6000025dc480 13, 31 0, v0x6000025e9cb0_0; 1 drivers
v0x6000025dc480_14 .net v0x6000025dc480 14, 31 0, v0x6000025eb210_0; 1 drivers
v0x6000025dc480_15 .net v0x6000025dc480 15, 31 0, v0x6000025e47e0_0; 1 drivers
v0x6000025dc480_16 .net v0x6000025dc480 16, 31 0, v0x6000025e5d40_0; 1 drivers
v0x6000025dc480_17 .net v0x6000025dc480 17, 31 0, v0x6000025e72a0_0; 1 drivers
v0x6000025dc480_18 .net v0x6000025dc480 18, 31 0, v0x6000025e0870_0; 1 drivers
v0x6000025dc480_19 .net v0x6000025dc480 19, 31 0, v0x6000025e1dd0_0; 1 drivers
v0x6000025dc510_0 .net "result_data", 127 0, L_0x6000027bd400;  alias, 1 drivers
L_0x1300da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000025dc5a0_0 .net "result_ready", 0 0, L_0x1300da888;  1 drivers
v0x6000025dc630_0 .net "result_valid", 0 0, L_0x600003db7d40;  alias, 1 drivers
v0x6000025dc6c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025dc750_0 .net "skew_enable", 0 0, L_0x600003db7bf0;  1 drivers
v0x6000025dc7e0 .array "skew_input", 3 0;
v0x6000025dc7e0_0 .net v0x6000025dc7e0 0, 7 0, L_0x6000027c4d20; 1 drivers
v0x6000025dc7e0_1 .net v0x6000025dc7e0 1, 7 0, L_0x6000027c4e60; 1 drivers
v0x6000025dc7e0_2 .net v0x6000025dc7e0 2, 7 0, L_0x6000027c4fa0; 1 drivers
v0x6000025dc7e0_3 .net v0x6000025dc7e0 3, 7 0, L_0x6000027c50e0; 1 drivers
v0x6000025dc870 .array "skew_output", 3 0;
v0x6000025dc870_0 .net v0x6000025dc870 0, 7 0, v0x6000025f4870_0; 1 drivers
v0x6000025dc870_1 .net v0x6000025dc870 1, 7 0, v0x6000025f4b40_0; 1 drivers
v0x6000025dc870_2 .net v0x6000025dc870 2, 7 0, v0x6000025f4e10_0; 1 drivers
v0x6000025dc870_3 .net v0x6000025dc870 3, 7 0, v0x6000025f50e0_0; 1 drivers
v0x6000025dc900_0 .net "start", 0 0, v0x6000025d5680_0;  1 drivers
v0x6000025dc990_0 .var "state", 2 0;
v0x6000025dca20_0 .var "state_next", 2 0;
v0x6000025dcab0_0 .net "weight_load_col", 1 0, v0x6000025d6b50_0;  1 drivers
v0x6000025dcb40_0 .net "weight_load_data", 31 0, L_0x6000027bdcc0;  1 drivers
v0x6000025dcbd0_0 .net "weight_load_en", 0 0, v0x6000025d6be0_0;  1 drivers
E_0x600000c88f80/0 .event anyedge, v0x6000025dc990_0, v0x6000025dc090_0, v0x6000025dc900_0, v0x6000025dcbd0_0;
E_0x600000c88f80/1 .event anyedge, v0x6000025e3e70_0, v0x6000025dc2d0_0;
E_0x600000c88f80 .event/or E_0x600000c88f80/0, E_0x600000c88f80/1;
L_0x6000027c4c80 .part v0x6000025db060_0, 0, 8;
L_0x1300d87e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027c4d20 .functor MUXZ 8, L_0x1300d87e8, L_0x6000027c4c80, v0x6000025db180_0, C4<>;
L_0x6000027c4dc0 .part v0x6000025db060_0, 8, 8;
L_0x1300d8830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027c4e60 .functor MUXZ 8, L_0x1300d8830, L_0x6000027c4dc0, v0x6000025db180_0, C4<>;
L_0x6000027c4f00 .part v0x6000025db060_0, 16, 8;
L_0x1300d8878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027c4fa0 .functor MUXZ 8, L_0x1300d8878, L_0x6000027c4f00, v0x6000025db180_0, C4<>;
L_0x6000027c5040 .part v0x6000025db060_0, 24, 8;
L_0x1300d88c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027c50e0 .functor MUXZ 8, L_0x1300d88c0, L_0x6000027c5040, v0x6000025db180_0, C4<>;
L_0x6000027c52c0 .part L_0x6000027bdcc0, 0, 8;
L_0x6000027c5ae0 .part L_0x6000027bdcc0, 0, 8;
L_0x6000027c6300 .part L_0x6000027bdcc0, 0, 8;
L_0x6000027c6b20 .part L_0x6000027bdcc0, 0, 8;
L_0x6000027c7340 .part L_0x6000027bdcc0, 8, 8;
L_0x6000027c7b60 .part L_0x6000027bdcc0, 8, 8;
L_0x6000027c03c0 .part L_0x6000027bdcc0, 8, 8;
L_0x6000027c0be0 .part L_0x6000027bdcc0, 8, 8;
L_0x6000027c1400 .part L_0x6000027bdcc0, 16, 8;
L_0x6000027c1c20 .part L_0x6000027bdcc0, 16, 8;
L_0x6000027c2440 .part L_0x6000027bdcc0, 16, 8;
L_0x6000027c2d00 .part L_0x6000027bdcc0, 16, 8;
L_0x6000027c3520 .part L_0x6000027bdcc0, 24, 8;
L_0x6000027c3ca0 .part L_0x6000027bdcc0, 24, 8;
L_0x6000027bc500 .part L_0x6000027bdcc0, 24, 8;
L_0x6000027bcd20 .part L_0x6000027bdcc0, 24, 8;
L_0x6000027bd400 .concat8 [ 32 32 32 32], L_0x600003db7870, L_0x600003db78e0, L_0x600003db7950, L_0x600003db79c0;
L_0x6000027bd4a0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da528;
L_0x6000027bd540 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da570;
L_0x6000027bd5e0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da5b8;
L_0x6000027bd680 .reduce/nor v0x6000025d6be0_0;
L_0x6000027bd720 .cmp/ne 3, v0x6000025dc990_0, L_0x1300da600;
L_0x6000027bd7c0 .cmp/ne 3, v0x6000025dc990_0, L_0x1300da648;
L_0x6000027bd860 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da690;
L_0x6000027bd900 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da6d8;
L_0x6000027bd9a0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da768;
L_0x6000027bda40 .cmp/ge 16, v0x6000025dc090_0, L_0x1300da720;
L_0x6000027bdae0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300da7b0;
L_0x6000027bdb80 .arith/sum 32, L_0x1300dc028, L_0x1300da7f8;
L_0x6000027bdc20 .cmp/gt 32, L_0x6000027bdb80, L_0x6000027bdae0;
S_0x1380cfac0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600003884b80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003884bc0 .param/l "col" 1 10 248, +C4<00>;
L_0x600003db74f0 .functor BUFZ 32, v0x6000025e5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380c9940 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380cfac0;
 .timescale 0 0;
v0x6000025f4510 .array "delay_stages", 5 0, 31 0;
v0x6000025f45a0_0 .var/i "i", 31 0;
S_0x1380c9ab0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600003884c00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003884c40 .param/l "col" 1 10 248, +C4<01>;
L_0x600003db75d0 .functor BUFZ 32, v0x6000025e72a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380c9c20 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380c9ab0;
 .timescale 0 0;
v0x6000025f4630 .array "delay_stages", 3 0, 31 0;
v0x6000025f46c0_0 .var/i "i", 31 0;
S_0x1380c9d90 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600003884c80 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x600003884cc0 .param/l "col" 1 10 248, +C4<010>;
L_0x600003db76b0 .functor BUFZ 32, v0x6000025e0870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380c9f00 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1380c9d90;
 .timescale 0 0;
v0x6000025f4750 .array "delay_stages", 1 0, 31 0;
v0x6000025f47e0_0 .var/i "i", 31 0;
S_0x1380ca070 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600003884d00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600003884d40 .param/l "col" 1 10 248, +C4<011>;
L_0x600003db7790 .functor BUFZ 32, v0x6000025e1dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380ca1e0 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x1380ca070;
 .timescale 0 0;
L_0x600003db7800 .functor BUFZ 32, L_0x600003db7790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1380ca350 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89200 .param/l "row" 1 10 142, +C4<00>;
v0x6000025f4900_0 .net *"_ivl_1", 7 0, L_0x6000027c4c80;  1 drivers
v0x6000025f4990_0 .net/2u *"_ivl_2", 7 0, L_0x1300d87e8;  1 drivers
S_0x1380ca4c0 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x1380ca350;
 .timescale 0 0;
v0x6000025f4870_0 .var "out_reg", 7 0;
S_0x1380ca630 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89280 .param/l "row" 1 10 142, +C4<01>;
v0x6000025f4bd0_0 .net *"_ivl_1", 7 0, L_0x6000027c4dc0;  1 drivers
v0x6000025f4c60_0 .net/2u *"_ivl_2", 7 0, L_0x1300d8830;  1 drivers
S_0x1380ca7a0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380ca630;
 .timescale 0 0;
v0x6000025f4a20 .array "delay_stages", 0 0, 7 0;
v0x6000025f4ab0_0 .var/i "i", 31 0;
v0x6000025f4b40_0 .var "out_reg", 7 0;
S_0x1380ca910 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89300 .param/l "row" 1 10 142, +C4<010>;
v0x6000025f4ea0_0 .net *"_ivl_1", 7 0, L_0x6000027c4f00;  1 drivers
v0x6000025f4f30_0 .net/2u *"_ivl_2", 7 0, L_0x1300d8878;  1 drivers
S_0x1380caa80 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380ca910;
 .timescale 0 0;
v0x6000025f4cf0 .array "delay_stages", 1 0, 7 0;
v0x6000025f4d80_0 .var/i "i", 31 0;
v0x6000025f4e10_0 .var "out_reg", 7 0;
S_0x1380cabf0 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89380 .param/l "row" 1 10 142, +C4<011>;
v0x6000025f5170_0 .net *"_ivl_1", 7 0, L_0x6000027c5040;  1 drivers
v0x6000025f5200_0 .net/2u *"_ivl_2", 7 0, L_0x1300d88c0;  1 drivers
S_0x1380cad60 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x1380cabf0;
 .timescale 0 0;
v0x6000025f4fc0 .array "delay_stages", 2 0, 7 0;
v0x6000025f5050_0 .var/i "i", 31 0;
v0x6000025f50e0_0 .var "out_reg", 7 0;
S_0x1380caed0 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c891c0 .param/l "row" 1 10 213, +C4<00>;
S_0x1380cb040 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380caed0;
 .timescale 0 0;
P_0x600000c89440 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db43f0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c5220, C4<1>, C4<1>;
L_0x600003db4460 .functor AND 1, L_0x6000027c5400, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db44d0 .functor OR 1, L_0x6000027c5360, L_0x600003db4460, C4<0>, C4<0>;
L_0x600003db4540 .functor AND 1, L_0x1300da840, L_0x600003db44d0, C4<1>, C4<1>;
L_0x600003db45b0 .functor AND 1, L_0x600003db4540, L_0x6000027c5540, C4<1>, C4<1>;
v0x6000025f5dd0_0 .net *"_ivl_0", 2 0, L_0x6000027c5180;  1 drivers
L_0x1300d8ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025f5e60_0 .net/2u *"_ivl_11", 2 0, L_0x1300d8ab8;  1 drivers
v0x6000025f5ef0_0 .net *"_ivl_13", 0 0, L_0x6000027c5360;  1 drivers
L_0x1300d8b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f5f80_0 .net/2u *"_ivl_15", 2 0, L_0x1300d8b00;  1 drivers
v0x6000025f6010_0 .net *"_ivl_17", 0 0, L_0x6000027c5400;  1 drivers
v0x6000025f60a0_0 .net *"_ivl_20", 0 0, L_0x600003db4460;  1 drivers
v0x6000025f6130_0 .net *"_ivl_22", 0 0, L_0x600003db44d0;  1 drivers
v0x6000025f61c0_0 .net *"_ivl_24", 0 0, L_0x600003db4540;  1 drivers
v0x6000025f6250_0 .net *"_ivl_25", 31 0, L_0x6000027c54a0;  1 drivers
L_0x1300d8b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f62e0_0 .net *"_ivl_28", 15 0, L_0x1300d8b48;  1 drivers
L_0x1300d8b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f6370_0 .net/2u *"_ivl_29", 31 0, L_0x1300d8b90;  1 drivers
L_0x1300d8a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f6400_0 .net *"_ivl_3", 0 0, L_0x1300d8a28;  1 drivers
v0x6000025f6490_0 .net *"_ivl_31", 0 0, L_0x6000027c5540;  1 drivers
L_0x1300d8a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f6520_0 .net/2u *"_ivl_4", 2 0, L_0x1300d8a70;  1 drivers
v0x6000025f65b0_0 .net *"_ivl_6", 0 0, L_0x6000027c5220;  1 drivers
v0x6000025f6640_0 .net "do_clear", 0 0, L_0x600003db45b0;  1 drivers
v0x6000025f66d0_0 .net "load_weight", 0 0, L_0x600003db43f0;  1 drivers
v0x6000025f6760_0 .net "weight_in", 7 0, L_0x6000027c52c0;  1 drivers
L_0x6000027c5180 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d8a28;
L_0x6000027c5220 .cmp/eq 3, L_0x6000027c5180, L_0x1300d8a70;
L_0x6000027c5360 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8ab8;
L_0x6000027c5400 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8b00;
L_0x6000027c54a0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d8b48;
L_0x6000027c5540 .cmp/eq 32, L_0x6000027c54a0, L_0x1300d8b90;
S_0x1380cb1b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cb040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884e00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884e40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f5290_0 .net *"_ivl_11", 0 0, L_0x6000027c57c0;  1 drivers
v0x6000025f5320_0 .net *"_ivl_12", 15 0, L_0x6000027c5860;  1 drivers
v0x6000025f53b0_0 .net/s *"_ivl_4", 15 0, L_0x6000027c55e0;  1 drivers
v0x6000025f5440_0 .net/s *"_ivl_6", 15 0, L_0x6000027c5680;  1 drivers
v0x6000025f54d0_0 .net/s "a_signed", 7 0, v0x6000025f5680_0;  1 drivers
v0x6000025f5560_0 .net "act_in", 7 0, L_0x600003db4230;  alias, 1 drivers
v0x6000025f55f0_0 .var "act_out", 7 0;
v0x6000025f5680_0 .var "act_reg", 7 0;
v0x6000025f5710_0 .net "clear_acc", 0 0, L_0x600003db45b0;  alias, 1 drivers
v0x6000025f57a0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f5830_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025f58c0_0 .net "load_weight", 0 0, L_0x600003db43f0;  alias, 1 drivers
v0x6000025f5950_0 .net/s "product", 15 0, L_0x6000027c5720;  1 drivers
v0x6000025f59e0_0 .net/s "product_ext", 31 0, L_0x6000027c5900;  1 drivers
v0x6000025f5a70_0 .net "psum_in", 31 0, L_0x1300d8908;  alias, 1 drivers
v0x6000025f5b00_0 .var "psum_out", 31 0;
v0x6000025f5b90_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f5c20_0 .net/s "w_signed", 7 0, v0x6000025f5d40_0;  1 drivers
v0x6000025f5cb0_0 .net "weight_in", 7 0, L_0x6000027c52c0;  alias, 1 drivers
v0x6000025f5d40_0 .var "weight_reg", 7 0;
L_0x6000027c55e0 .extend/s 16, v0x6000025f5680_0;
L_0x6000027c5680 .extend/s 16, v0x6000025f5d40_0;
L_0x6000027c5720 .arith/mult 16, L_0x6000027c55e0, L_0x6000027c5680;
L_0x6000027c57c0 .part L_0x6000027c5720, 15, 1;
LS_0x6000027c5860_0_0 .concat [ 1 1 1 1], L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0;
LS_0x6000027c5860_0_4 .concat [ 1 1 1 1], L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0;
LS_0x6000027c5860_0_8 .concat [ 1 1 1 1], L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0;
LS_0x6000027c5860_0_12 .concat [ 1 1 1 1], L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0, L_0x6000027c57c0;
L_0x6000027c5860 .concat [ 4 4 4 4], LS_0x6000027c5860_0_0, LS_0x6000027c5860_0_4, LS_0x6000027c5860_0_8, LS_0x6000027c5860_0_12;
L_0x6000027c5900 .concat [ 16 16 0 0], L_0x6000027c5720, L_0x6000027c5860;
S_0x1380cb320 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380caed0;
 .timescale 0 0;
P_0x600000c89540 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db4700 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c5a40, C4<1>, C4<1>;
L_0x600003db4770 .functor AND 1, L_0x6000027c5c20, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db47e0 .functor OR 1, L_0x6000027c5b80, L_0x600003db4770, C4<0>, C4<0>;
L_0x600003db4850 .functor AND 1, L_0x1300da840, L_0x600003db47e0, C4<1>, C4<1>;
L_0x600003db48c0 .functor AND 1, L_0x600003db4850, L_0x6000027c5d60, C4<1>, C4<1>;
v0x6000025f7330_0 .net *"_ivl_0", 2 0, L_0x6000027c59a0;  1 drivers
L_0x1300d8c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025f73c0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d8c68;  1 drivers
v0x6000025f7450_0 .net *"_ivl_13", 0 0, L_0x6000027c5b80;  1 drivers
L_0x1300d8cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f74e0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d8cb0;  1 drivers
v0x6000025f7570_0 .net *"_ivl_17", 0 0, L_0x6000027c5c20;  1 drivers
v0x6000025f7600_0 .net *"_ivl_20", 0 0, L_0x600003db4770;  1 drivers
v0x6000025f7690_0 .net *"_ivl_22", 0 0, L_0x600003db47e0;  1 drivers
v0x6000025f7720_0 .net *"_ivl_24", 0 0, L_0x600003db4850;  1 drivers
v0x6000025f77b0_0 .net *"_ivl_25", 31 0, L_0x6000027c5cc0;  1 drivers
L_0x1300d8cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f7840_0 .net *"_ivl_28", 15 0, L_0x1300d8cf8;  1 drivers
L_0x1300d8d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f78d0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d8d40;  1 drivers
L_0x1300d8bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f7960_0 .net *"_ivl_3", 0 0, L_0x1300d8bd8;  1 drivers
v0x6000025f79f0_0 .net *"_ivl_31", 0 0, L_0x6000027c5d60;  1 drivers
L_0x1300d8c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000025f7a80_0 .net/2u *"_ivl_4", 2 0, L_0x1300d8c20;  1 drivers
v0x6000025f7b10_0 .net *"_ivl_6", 0 0, L_0x6000027c5a40;  1 drivers
v0x6000025f7ba0_0 .net "do_clear", 0 0, L_0x600003db48c0;  1 drivers
v0x6000025f7c30_0 .net "load_weight", 0 0, L_0x600003db4700;  1 drivers
v0x6000025f7cc0_0 .net "weight_in", 7 0, L_0x6000027c5ae0;  1 drivers
L_0x6000027c59a0 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d8bd8;
L_0x6000027c5a40 .cmp/eq 3, L_0x6000027c59a0, L_0x1300d8c20;
L_0x6000027c5b80 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8c68;
L_0x6000027c5c20 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8cb0;
L_0x6000027c5cc0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d8cf8;
L_0x6000027c5d60 .cmp/eq 32, L_0x6000027c5cc0, L_0x1300d8d40;
S_0x1380cb490 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cb320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884e80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884ec0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f67f0_0 .net *"_ivl_11", 0 0, L_0x6000027c5fe0;  1 drivers
v0x6000025f6880_0 .net *"_ivl_12", 15 0, L_0x6000027c6080;  1 drivers
v0x6000025f6910_0 .net/s *"_ivl_4", 15 0, L_0x6000027c5e00;  1 drivers
v0x6000025f69a0_0 .net/s *"_ivl_6", 15 0, L_0x6000027c5ea0;  1 drivers
v0x6000025f6a30_0 .net/s "a_signed", 7 0, v0x6000025f6be0_0;  1 drivers
v0x6000025f6ac0_0 .net "act_in", 7 0, v0x6000025f55f0_0;  alias, 1 drivers
v0x6000025f6b50_0 .var "act_out", 7 0;
v0x6000025f6be0_0 .var "act_reg", 7 0;
v0x6000025f6c70_0 .net "clear_acc", 0 0, L_0x600003db48c0;  alias, 1 drivers
v0x6000025f6d00_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f6d90_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025f6e20_0 .net "load_weight", 0 0, L_0x600003db4700;  alias, 1 drivers
v0x6000025f6eb0_0 .net/s "product", 15 0, L_0x6000027c5f40;  1 drivers
v0x6000025f6f40_0 .net/s "product_ext", 31 0, L_0x6000027c6120;  1 drivers
v0x6000025f6fd0_0 .net "psum_in", 31 0, L_0x1300d8950;  alias, 1 drivers
v0x6000025f7060_0 .var "psum_out", 31 0;
v0x6000025f70f0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f7180_0 .net/s "w_signed", 7 0, v0x6000025f72a0_0;  1 drivers
v0x6000025f7210_0 .net "weight_in", 7 0, L_0x6000027c5ae0;  alias, 1 drivers
v0x6000025f72a0_0 .var "weight_reg", 7 0;
L_0x6000027c5e00 .extend/s 16, v0x6000025f6be0_0;
L_0x6000027c5ea0 .extend/s 16, v0x6000025f72a0_0;
L_0x6000027c5f40 .arith/mult 16, L_0x6000027c5e00, L_0x6000027c5ea0;
L_0x6000027c5fe0 .part L_0x6000027c5f40, 15, 1;
LS_0x6000027c6080_0_0 .concat [ 1 1 1 1], L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0;
LS_0x6000027c6080_0_4 .concat [ 1 1 1 1], L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0;
LS_0x6000027c6080_0_8 .concat [ 1 1 1 1], L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0;
LS_0x6000027c6080_0_12 .concat [ 1 1 1 1], L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0, L_0x6000027c5fe0;
L_0x6000027c6080 .concat [ 4 4 4 4], LS_0x6000027c6080_0_0, LS_0x6000027c6080_0_4, LS_0x6000027c6080_0_8, LS_0x6000027c6080_0_12;
L_0x6000027c6120 .concat [ 16 16 0 0], L_0x6000027c5f40, L_0x6000027c6080;
S_0x1380cb600 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380caed0;
 .timescale 0 0;
P_0x600000c89640 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db4a10 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c6260, C4<1>, C4<1>;
L_0x600003db4a80 .functor AND 1, L_0x6000027c6440, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db4af0 .functor OR 1, L_0x6000027c63a0, L_0x600003db4a80, C4<0>, C4<0>;
L_0x600003db4b60 .functor AND 1, L_0x1300da840, L_0x600003db4af0, C4<1>, C4<1>;
L_0x600003db4bd0 .functor AND 1, L_0x600003db4b60, L_0x6000027c6580, C4<1>, C4<1>;
v0x6000025f0900_0 .net *"_ivl_0", 3 0, L_0x6000027c61c0;  1 drivers
L_0x1300d8e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025f0990_0 .net/2u *"_ivl_11", 2 0, L_0x1300d8e18;  1 drivers
v0x6000025f0a20_0 .net *"_ivl_13", 0 0, L_0x6000027c63a0;  1 drivers
L_0x1300d8e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f0ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d8e60;  1 drivers
v0x6000025f0b40_0 .net *"_ivl_17", 0 0, L_0x6000027c6440;  1 drivers
v0x6000025f0bd0_0 .net *"_ivl_20", 0 0, L_0x600003db4a80;  1 drivers
v0x6000025f0c60_0 .net *"_ivl_22", 0 0, L_0x600003db4af0;  1 drivers
v0x6000025f0cf0_0 .net *"_ivl_24", 0 0, L_0x600003db4b60;  1 drivers
v0x6000025f0d80_0 .net *"_ivl_25", 31 0, L_0x6000027c64e0;  1 drivers
L_0x1300d8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f0e10_0 .net *"_ivl_28", 15 0, L_0x1300d8ea8;  1 drivers
L_0x1300d8ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f0ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d8ef0;  1 drivers
L_0x1300d8d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025f0f30_0 .net *"_ivl_3", 1 0, L_0x1300d8d88;  1 drivers
v0x6000025f0fc0_0 .net *"_ivl_31", 0 0, L_0x6000027c6580;  1 drivers
L_0x1300d8dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000025f1050_0 .net/2u *"_ivl_4", 3 0, L_0x1300d8dd0;  1 drivers
v0x6000025f10e0_0 .net *"_ivl_6", 0 0, L_0x6000027c6260;  1 drivers
v0x6000025f1170_0 .net "do_clear", 0 0, L_0x600003db4bd0;  1 drivers
v0x6000025f1200_0 .net "load_weight", 0 0, L_0x600003db4a10;  1 drivers
v0x6000025f1290_0 .net "weight_in", 7 0, L_0x6000027c6300;  1 drivers
L_0x6000027c61c0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d8d88;
L_0x6000027c6260 .cmp/eq 4, L_0x6000027c61c0, L_0x1300d8dd0;
L_0x6000027c63a0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8e18;
L_0x6000027c6440 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8e60;
L_0x6000027c64e0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d8ea8;
L_0x6000027c6580 .cmp/eq 32, L_0x6000027c64e0, L_0x1300d8ef0;
S_0x1380cb770 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cb600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884f00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884f40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f7d50_0 .net *"_ivl_11", 0 0, L_0x6000027c6800;  1 drivers
v0x6000025f7de0_0 .net *"_ivl_12", 15 0, L_0x6000027c68a0;  1 drivers
v0x6000025f7e70_0 .net/s *"_ivl_4", 15 0, L_0x6000027c6620;  1 drivers
v0x6000025f7f00_0 .net/s *"_ivl_6", 15 0, L_0x6000027c66c0;  1 drivers
v0x6000025f0000_0 .net/s "a_signed", 7 0, v0x6000025f01b0_0;  1 drivers
v0x6000025f0090_0 .net "act_in", 7 0, v0x6000025f6b50_0;  alias, 1 drivers
v0x6000025f0120_0 .var "act_out", 7 0;
v0x6000025f01b0_0 .var "act_reg", 7 0;
v0x6000025f0240_0 .net "clear_acc", 0 0, L_0x600003db4bd0;  alias, 1 drivers
v0x6000025f02d0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f0360_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025f03f0_0 .net "load_weight", 0 0, L_0x600003db4a10;  alias, 1 drivers
v0x6000025f0480_0 .net/s "product", 15 0, L_0x6000027c6760;  1 drivers
v0x6000025f0510_0 .net/s "product_ext", 31 0, L_0x6000027c6940;  1 drivers
v0x6000025f05a0_0 .net "psum_in", 31 0, L_0x1300d8998;  alias, 1 drivers
v0x6000025f0630_0 .var "psum_out", 31 0;
v0x6000025f06c0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f0750_0 .net/s "w_signed", 7 0, v0x6000025f0870_0;  1 drivers
v0x6000025f07e0_0 .net "weight_in", 7 0, L_0x6000027c6300;  alias, 1 drivers
v0x6000025f0870_0 .var "weight_reg", 7 0;
L_0x6000027c6620 .extend/s 16, v0x6000025f01b0_0;
L_0x6000027c66c0 .extend/s 16, v0x6000025f0870_0;
L_0x6000027c6760 .arith/mult 16, L_0x6000027c6620, L_0x6000027c66c0;
L_0x6000027c6800 .part L_0x6000027c6760, 15, 1;
LS_0x6000027c68a0_0_0 .concat [ 1 1 1 1], L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800;
LS_0x6000027c68a0_0_4 .concat [ 1 1 1 1], L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800;
LS_0x6000027c68a0_0_8 .concat [ 1 1 1 1], L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800;
LS_0x6000027c68a0_0_12 .concat [ 1 1 1 1], L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800, L_0x6000027c6800;
L_0x6000027c68a0 .concat [ 4 4 4 4], LS_0x6000027c68a0_0_0, LS_0x6000027c68a0_0_4, LS_0x6000027c68a0_0_8, LS_0x6000027c68a0_0_12;
L_0x6000027c6940 .concat [ 16 16 0 0], L_0x6000027c6760, L_0x6000027c68a0;
S_0x1380cb8e0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380caed0;
 .timescale 0 0;
P_0x600000c89780 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db4d20 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c6a80, C4<1>, C4<1>;
L_0x600003db4d90 .functor AND 1, L_0x6000027c6c60, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db4e00 .functor OR 1, L_0x6000027c6bc0, L_0x600003db4d90, C4<0>, C4<0>;
L_0x600003db4e70 .functor AND 1, L_0x1300da840, L_0x600003db4e00, C4<1>, C4<1>;
L_0x600003db4ee0 .functor AND 1, L_0x600003db4e70, L_0x6000027c6da0, C4<1>, C4<1>;
v0x6000025f1e60_0 .net *"_ivl_0", 3 0, L_0x6000027c69e0;  1 drivers
L_0x1300d8fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025f1ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d8fc8;  1 drivers
v0x6000025f1f80_0 .net *"_ivl_13", 0 0, L_0x6000027c6bc0;  1 drivers
L_0x1300d9010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f2010_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9010;  1 drivers
v0x6000025f20a0_0 .net *"_ivl_17", 0 0, L_0x6000027c6c60;  1 drivers
v0x6000025f2130_0 .net *"_ivl_20", 0 0, L_0x600003db4d90;  1 drivers
v0x6000025f21c0_0 .net *"_ivl_22", 0 0, L_0x600003db4e00;  1 drivers
v0x6000025f2250_0 .net *"_ivl_24", 0 0, L_0x600003db4e70;  1 drivers
v0x6000025f22e0_0 .net *"_ivl_25", 31 0, L_0x6000027c6d00;  1 drivers
L_0x1300d9058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f2370_0 .net *"_ivl_28", 15 0, L_0x1300d9058;  1 drivers
L_0x1300d90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f2400_0 .net/2u *"_ivl_29", 31 0, L_0x1300d90a0;  1 drivers
L_0x1300d8f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025f2490_0 .net *"_ivl_3", 1 0, L_0x1300d8f38;  1 drivers
v0x6000025f2520_0 .net *"_ivl_31", 0 0, L_0x6000027c6da0;  1 drivers
L_0x1300d8f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000025f25b0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d8f80;  1 drivers
v0x6000025f2640_0 .net *"_ivl_6", 0 0, L_0x6000027c6a80;  1 drivers
v0x6000025f26d0_0 .net "do_clear", 0 0, L_0x600003db4ee0;  1 drivers
v0x6000025f2760_0 .net "load_weight", 0 0, L_0x600003db4d20;  1 drivers
v0x6000025f27f0_0 .net "weight_in", 7 0, L_0x6000027c6b20;  1 drivers
L_0x6000027c69e0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d8f38;
L_0x6000027c6a80 .cmp/eq 4, L_0x6000027c69e0, L_0x1300d8f80;
L_0x6000027c6bc0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d8fc8;
L_0x6000027c6c60 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9010;
L_0x6000027c6d00 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9058;
L_0x6000027c6da0 .cmp/eq 32, L_0x6000027c6d00, L_0x1300d90a0;
S_0x1380cba50 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cb8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003884f80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003884fc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f1320_0 .net *"_ivl_11", 0 0, L_0x6000027c7020;  1 drivers
v0x6000025f13b0_0 .net *"_ivl_12", 15 0, L_0x6000027c70c0;  1 drivers
v0x6000025f1440_0 .net/s *"_ivl_4", 15 0, L_0x6000027c6e40;  1 drivers
v0x6000025f14d0_0 .net/s *"_ivl_6", 15 0, L_0x6000027c6ee0;  1 drivers
v0x6000025f1560_0 .net/s "a_signed", 7 0, v0x6000025f1710_0;  1 drivers
v0x6000025f15f0_0 .net "act_in", 7 0, v0x6000025f0120_0;  alias, 1 drivers
v0x6000025f1680_0 .var "act_out", 7 0;
v0x6000025f1710_0 .var "act_reg", 7 0;
v0x6000025f17a0_0 .net "clear_acc", 0 0, L_0x600003db4ee0;  alias, 1 drivers
v0x6000025f1830_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f18c0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025f1950_0 .net "load_weight", 0 0, L_0x600003db4d20;  alias, 1 drivers
v0x6000025f19e0_0 .net/s "product", 15 0, L_0x6000027c6f80;  1 drivers
v0x6000025f1a70_0 .net/s "product_ext", 31 0, L_0x6000027c7160;  1 drivers
v0x6000025f1b00_0 .net "psum_in", 31 0, L_0x1300d89e0;  alias, 1 drivers
v0x6000025f1b90_0 .var "psum_out", 31 0;
v0x6000025f1c20_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f1cb0_0 .net/s "w_signed", 7 0, v0x6000025f1dd0_0;  1 drivers
v0x6000025f1d40_0 .net "weight_in", 7 0, L_0x6000027c6b20;  alias, 1 drivers
v0x6000025f1dd0_0 .var "weight_reg", 7 0;
L_0x6000027c6e40 .extend/s 16, v0x6000025f1710_0;
L_0x6000027c6ee0 .extend/s 16, v0x6000025f1dd0_0;
L_0x6000027c6f80 .arith/mult 16, L_0x6000027c6e40, L_0x6000027c6ee0;
L_0x6000027c7020 .part L_0x6000027c6f80, 15, 1;
LS_0x6000027c70c0_0_0 .concat [ 1 1 1 1], L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020;
LS_0x6000027c70c0_0_4 .concat [ 1 1 1 1], L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020;
LS_0x6000027c70c0_0_8 .concat [ 1 1 1 1], L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020;
LS_0x6000027c70c0_0_12 .concat [ 1 1 1 1], L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020, L_0x6000027c7020;
L_0x6000027c70c0 .concat [ 4 4 4 4], LS_0x6000027c70c0_0_0, LS_0x6000027c70c0_0_4, LS_0x6000027c70c0_0_8, LS_0x6000027c70c0_0_12;
L_0x6000027c7160 .concat [ 16 16 0 0], L_0x6000027c6f80, L_0x6000027c70c0;
S_0x1380cbbc0 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89880 .param/l "row" 1 10 213, +C4<01>;
S_0x1380cbd30 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380cbbc0;
 .timescale 0 0;
P_0x600000c89900 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db5030 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c72a0, C4<1>, C4<1>;
L_0x600003db5110 .functor AND 1, L_0x6000027c7480, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db5180 .functor OR 1, L_0x6000027c73e0, L_0x600003db5110, C4<0>, C4<0>;
L_0x600003db51f0 .functor AND 1, L_0x1300da840, L_0x600003db5180, C4<1>, C4<1>;
L_0x600003db5260 .functor AND 1, L_0x600003db51f0, L_0x6000027c75c0, C4<1>, C4<1>;
v0x6000025f33c0_0 .net *"_ivl_0", 2 0, L_0x6000027c7200;  1 drivers
L_0x1300d9178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025f3450_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9178;  1 drivers
v0x6000025f34e0_0 .net *"_ivl_13", 0 0, L_0x6000027c73e0;  1 drivers
L_0x1300d91c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f3570_0 .net/2u *"_ivl_15", 2 0, L_0x1300d91c0;  1 drivers
v0x6000025f3600_0 .net *"_ivl_17", 0 0, L_0x6000027c7480;  1 drivers
v0x6000025f3690_0 .net *"_ivl_20", 0 0, L_0x600003db5110;  1 drivers
v0x6000025f3720_0 .net *"_ivl_22", 0 0, L_0x600003db5180;  1 drivers
v0x6000025f37b0_0 .net *"_ivl_24", 0 0, L_0x600003db51f0;  1 drivers
v0x6000025f3840_0 .net *"_ivl_25", 31 0, L_0x6000027c7520;  1 drivers
L_0x1300d9208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f38d0_0 .net *"_ivl_28", 15 0, L_0x1300d9208;  1 drivers
L_0x1300d9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025f3960_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9250;  1 drivers
L_0x1300d90e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025f39f0_0 .net *"_ivl_3", 0 0, L_0x1300d90e8;  1 drivers
v0x6000025f3a80_0 .net *"_ivl_31", 0 0, L_0x6000027c75c0;  1 drivers
L_0x1300d9130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025f3b10_0 .net/2u *"_ivl_4", 2 0, L_0x1300d9130;  1 drivers
v0x6000025f3ba0_0 .net *"_ivl_6", 0 0, L_0x6000027c72a0;  1 drivers
v0x6000025f3c30_0 .net "do_clear", 0 0, L_0x600003db5260;  1 drivers
v0x6000025f3cc0_0 .net "load_weight", 0 0, L_0x600003db5030;  1 drivers
v0x6000025f3d50_0 .net "weight_in", 7 0, L_0x6000027c7340;  1 drivers
L_0x6000027c7200 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d90e8;
L_0x6000027c72a0 .cmp/eq 3, L_0x6000027c7200, L_0x1300d9130;
L_0x6000027c73e0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9178;
L_0x6000027c7480 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d91c0;
L_0x6000027c7520 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9208;
L_0x6000027c75c0 .cmp/eq 32, L_0x6000027c7520, L_0x1300d9250;
S_0x1380cbea0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f2880_0 .net *"_ivl_11", 0 0, L_0x6000027c7840;  1 drivers
v0x6000025f2910_0 .net *"_ivl_12", 15 0, L_0x6000027c78e0;  1 drivers
v0x6000025f29a0_0 .net/s *"_ivl_4", 15 0, L_0x6000027c7660;  1 drivers
v0x6000025f2a30_0 .net/s *"_ivl_6", 15 0, L_0x6000027c7700;  1 drivers
v0x6000025f2ac0_0 .net/s "a_signed", 7 0, v0x6000025f2c70_0;  1 drivers
v0x6000025f2b50_0 .net "act_in", 7 0, L_0x600003db42a0;  alias, 1 drivers
v0x6000025f2be0_0 .var "act_out", 7 0;
v0x6000025f2c70_0 .var "act_reg", 7 0;
v0x6000025f2d00_0 .net "clear_acc", 0 0, L_0x600003db5260;  alias, 1 drivers
v0x6000025f2d90_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025f2e20_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025f2eb0_0 .net "load_weight", 0 0, L_0x600003db5030;  alias, 1 drivers
v0x6000025f2f40_0 .net/s "product", 15 0, L_0x6000027c77a0;  1 drivers
v0x6000025f2fd0_0 .net/s "product_ext", 31 0, L_0x6000027c7980;  1 drivers
v0x6000025f3060_0 .net "psum_in", 31 0, v0x6000025f5b00_0;  alias, 1 drivers
v0x6000025f30f0_0 .var "psum_out", 31 0;
v0x6000025f3180_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025f3210_0 .net/s "w_signed", 7 0, v0x6000025f3330_0;  1 drivers
v0x6000025f32a0_0 .net "weight_in", 7 0, L_0x6000027c7340;  alias, 1 drivers
v0x6000025f3330_0 .var "weight_reg", 7 0;
L_0x6000027c7660 .extend/s 16, v0x6000025f2c70_0;
L_0x6000027c7700 .extend/s 16, v0x6000025f3330_0;
L_0x6000027c77a0 .arith/mult 16, L_0x6000027c7660, L_0x6000027c7700;
L_0x6000027c7840 .part L_0x6000027c77a0, 15, 1;
LS_0x6000027c78e0_0_0 .concat [ 1 1 1 1], L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840;
LS_0x6000027c78e0_0_4 .concat [ 1 1 1 1], L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840;
LS_0x6000027c78e0_0_8 .concat [ 1 1 1 1], L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840;
LS_0x6000027c78e0_0_12 .concat [ 1 1 1 1], L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840, L_0x6000027c7840;
L_0x6000027c78e0 .concat [ 4 4 4 4], LS_0x6000027c78e0_0_0, LS_0x6000027c78e0_0_4, LS_0x6000027c78e0_0_8, LS_0x6000027c78e0_0_12;
L_0x6000027c7980 .concat [ 16 16 0 0], L_0x6000027c77a0, L_0x6000027c78e0;
S_0x1380cc010 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380cbbc0;
 .timescale 0 0;
P_0x600000c89740 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db53b0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c7ac0, C4<1>, C4<1>;
L_0x600003db5420 .functor AND 1, L_0x6000027c7ca0, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db5490 .functor OR 1, L_0x6000027c7c00, L_0x600003db5420, C4<0>, C4<0>;
L_0x600003db5500 .functor AND 1, L_0x1300da840, L_0x600003db5490, C4<1>, C4<1>;
L_0x600003db5570 .functor AND 1, L_0x600003db5500, L_0x6000027c7de0, C4<1>, C4<1>;
v0x6000025ec990_0 .net *"_ivl_0", 2 0, L_0x6000027c7a20;  1 drivers
L_0x1300d9328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025eca20_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9328;  1 drivers
v0x6000025ecab0_0 .net *"_ivl_13", 0 0, L_0x6000027c7c00;  1 drivers
L_0x1300d9370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025ecb40_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9370;  1 drivers
v0x6000025ecbd0_0 .net *"_ivl_17", 0 0, L_0x6000027c7ca0;  1 drivers
v0x6000025ecc60_0 .net *"_ivl_20", 0 0, L_0x600003db5420;  1 drivers
v0x6000025eccf0_0 .net *"_ivl_22", 0 0, L_0x600003db5490;  1 drivers
v0x6000025ecd80_0 .net *"_ivl_24", 0 0, L_0x600003db5500;  1 drivers
v0x6000025ece10_0 .net *"_ivl_25", 31 0, L_0x6000027c7d40;  1 drivers
L_0x1300d93b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ecea0_0 .net *"_ivl_28", 15 0, L_0x1300d93b8;  1 drivers
L_0x1300d9400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ecf30_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9400;  1 drivers
L_0x1300d9298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025ecfc0_0 .net *"_ivl_3", 0 0, L_0x1300d9298;  1 drivers
v0x6000025ed050_0 .net *"_ivl_31", 0 0, L_0x6000027c7de0;  1 drivers
L_0x1300d92e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000025ed0e0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d92e0;  1 drivers
v0x6000025ed170_0 .net *"_ivl_6", 0 0, L_0x6000027c7ac0;  1 drivers
v0x6000025ed200_0 .net "do_clear", 0 0, L_0x600003db5570;  1 drivers
v0x6000025ed290_0 .net "load_weight", 0 0, L_0x600003db53b0;  1 drivers
v0x6000025ed320_0 .net "weight_in", 7 0, L_0x6000027c7b60;  1 drivers
L_0x6000027c7a20 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d9298;
L_0x6000027c7ac0 .cmp/eq 3, L_0x6000027c7a20, L_0x1300d92e0;
L_0x6000027c7c00 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9328;
L_0x6000027c7ca0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9370;
L_0x6000027c7d40 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d93b8;
L_0x6000027c7de0 .cmp/eq 32, L_0x6000027c7d40, L_0x1300d9400;
S_0x1380cc180 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038850c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025f3de0_0 .net *"_ivl_11", 0 0, L_0x6000027c00a0;  1 drivers
v0x6000025f3e70_0 .net *"_ivl_12", 15 0, L_0x6000027c0140;  1 drivers
v0x6000025f3f00_0 .net/s *"_ivl_4", 15 0, L_0x6000027c7e80;  1 drivers
v0x6000025ec000_0 .net/s *"_ivl_6", 15 0, L_0x6000027c7f20;  1 drivers
v0x6000025ec090_0 .net/s "a_signed", 7 0, v0x6000025ec240_0;  1 drivers
v0x6000025ec120_0 .net "act_in", 7 0, v0x6000025f2be0_0;  alias, 1 drivers
v0x6000025ec1b0_0 .var "act_out", 7 0;
v0x6000025ec240_0 .var "act_reg", 7 0;
v0x6000025ec2d0_0 .net "clear_acc", 0 0, L_0x600003db5570;  alias, 1 drivers
v0x6000025ec360_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025ec3f0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025ec480_0 .net "load_weight", 0 0, L_0x600003db53b0;  alias, 1 drivers
v0x6000025ec510_0 .net/s "product", 15 0, L_0x6000027c0000;  1 drivers
v0x6000025ec5a0_0 .net/s "product_ext", 31 0, L_0x6000027c01e0;  1 drivers
v0x6000025ec630_0 .net "psum_in", 31 0, v0x6000025f7060_0;  alias, 1 drivers
v0x6000025ec6c0_0 .var "psum_out", 31 0;
v0x6000025ec750_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025ec7e0_0 .net/s "w_signed", 7 0, v0x6000025ec900_0;  1 drivers
v0x6000025ec870_0 .net "weight_in", 7 0, L_0x6000027c7b60;  alias, 1 drivers
v0x6000025ec900_0 .var "weight_reg", 7 0;
L_0x6000027c7e80 .extend/s 16, v0x6000025ec240_0;
L_0x6000027c7f20 .extend/s 16, v0x6000025ec900_0;
L_0x6000027c0000 .arith/mult 16, L_0x6000027c7e80, L_0x6000027c7f20;
L_0x6000027c00a0 .part L_0x6000027c0000, 15, 1;
LS_0x6000027c0140_0_0 .concat [ 1 1 1 1], L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0;
LS_0x6000027c0140_0_4 .concat [ 1 1 1 1], L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0;
LS_0x6000027c0140_0_8 .concat [ 1 1 1 1], L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0;
LS_0x6000027c0140_0_12 .concat [ 1 1 1 1], L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0, L_0x6000027c00a0;
L_0x6000027c0140 .concat [ 4 4 4 4], LS_0x6000027c0140_0_0, LS_0x6000027c0140_0_4, LS_0x6000027c0140_0_8, LS_0x6000027c0140_0_12;
L_0x6000027c01e0 .concat [ 16 16 0 0], L_0x6000027c0000, L_0x6000027c0140;
S_0x1380cc2f0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380cbbc0;
 .timescale 0 0;
P_0x600000c89ac0 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db56c0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c0320, C4<1>, C4<1>;
L_0x600003db50a0 .functor AND 1, L_0x6000027c0500, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db5730 .functor OR 1, L_0x6000027c0460, L_0x600003db50a0, C4<0>, C4<0>;
L_0x600003db57a0 .functor AND 1, L_0x1300da840, L_0x600003db5730, C4<1>, C4<1>;
L_0x600003db5810 .functor AND 1, L_0x600003db57a0, L_0x6000027c0640, C4<1>, C4<1>;
v0x6000025edef0_0 .net *"_ivl_0", 3 0, L_0x6000027c0280;  1 drivers
L_0x1300d94d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025edf80_0 .net/2u *"_ivl_11", 2 0, L_0x1300d94d8;  1 drivers
v0x6000025ee010_0 .net *"_ivl_13", 0 0, L_0x6000027c0460;  1 drivers
L_0x1300d9520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025ee0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9520;  1 drivers
v0x6000025ee130_0 .net *"_ivl_17", 0 0, L_0x6000027c0500;  1 drivers
v0x6000025ee1c0_0 .net *"_ivl_20", 0 0, L_0x600003db50a0;  1 drivers
v0x6000025ee250_0 .net *"_ivl_22", 0 0, L_0x600003db5730;  1 drivers
v0x6000025ee2e0_0 .net *"_ivl_24", 0 0, L_0x600003db57a0;  1 drivers
v0x6000025ee370_0 .net *"_ivl_25", 31 0, L_0x6000027c05a0;  1 drivers
L_0x1300d9568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ee400_0 .net *"_ivl_28", 15 0, L_0x1300d9568;  1 drivers
L_0x1300d95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ee490_0 .net/2u *"_ivl_29", 31 0, L_0x1300d95b0;  1 drivers
L_0x1300d9448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025ee520_0 .net *"_ivl_3", 1 0, L_0x1300d9448;  1 drivers
v0x6000025ee5b0_0 .net *"_ivl_31", 0 0, L_0x6000027c0640;  1 drivers
L_0x1300d9490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000025ee640_0 .net/2u *"_ivl_4", 3 0, L_0x1300d9490;  1 drivers
v0x6000025ee6d0_0 .net *"_ivl_6", 0 0, L_0x6000027c0320;  1 drivers
v0x6000025ee760_0 .net "do_clear", 0 0, L_0x600003db5810;  1 drivers
v0x6000025ee7f0_0 .net "load_weight", 0 0, L_0x600003db56c0;  1 drivers
v0x6000025ee880_0 .net "weight_in", 7 0, L_0x6000027c03c0;  1 drivers
L_0x6000027c0280 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d9448;
L_0x6000027c0320 .cmp/eq 4, L_0x6000027c0280, L_0x1300d9490;
L_0x6000027c0460 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d94d8;
L_0x6000027c0500 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9520;
L_0x6000027c05a0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9568;
L_0x6000027c0640 .cmp/eq 32, L_0x6000027c05a0, L_0x1300d95b0;
S_0x1380cc460 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cc2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885180 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038851c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025ed3b0_0 .net *"_ivl_11", 0 0, L_0x6000027c08c0;  1 drivers
v0x6000025ed440_0 .net *"_ivl_12", 15 0, L_0x6000027c0960;  1 drivers
v0x6000025ed4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000027c06e0;  1 drivers
v0x6000025ed560_0 .net/s *"_ivl_6", 15 0, L_0x6000027c0780;  1 drivers
v0x6000025ed5f0_0 .net/s "a_signed", 7 0, v0x6000025ed7a0_0;  1 drivers
v0x6000025ed680_0 .net "act_in", 7 0, v0x6000025ec1b0_0;  alias, 1 drivers
v0x6000025ed710_0 .var "act_out", 7 0;
v0x6000025ed7a0_0 .var "act_reg", 7 0;
v0x6000025ed830_0 .net "clear_acc", 0 0, L_0x600003db5810;  alias, 1 drivers
v0x6000025ed8c0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025ed950_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025ed9e0_0 .net "load_weight", 0 0, L_0x600003db56c0;  alias, 1 drivers
v0x6000025eda70_0 .net/s "product", 15 0, L_0x6000027c0820;  1 drivers
v0x6000025edb00_0 .net/s "product_ext", 31 0, L_0x6000027c0a00;  1 drivers
v0x6000025edb90_0 .net "psum_in", 31 0, v0x6000025f0630_0;  alias, 1 drivers
v0x6000025edc20_0 .var "psum_out", 31 0;
v0x6000025edcb0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025edd40_0 .net/s "w_signed", 7 0, v0x6000025ede60_0;  1 drivers
v0x6000025eddd0_0 .net "weight_in", 7 0, L_0x6000027c03c0;  alias, 1 drivers
v0x6000025ede60_0 .var "weight_reg", 7 0;
L_0x6000027c06e0 .extend/s 16, v0x6000025ed7a0_0;
L_0x6000027c0780 .extend/s 16, v0x6000025ede60_0;
L_0x6000027c0820 .arith/mult 16, L_0x6000027c06e0, L_0x6000027c0780;
L_0x6000027c08c0 .part L_0x6000027c0820, 15, 1;
LS_0x6000027c0960_0_0 .concat [ 1 1 1 1], L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0;
LS_0x6000027c0960_0_4 .concat [ 1 1 1 1], L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0;
LS_0x6000027c0960_0_8 .concat [ 1 1 1 1], L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0;
LS_0x6000027c0960_0_12 .concat [ 1 1 1 1], L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0, L_0x6000027c08c0;
L_0x6000027c0960 .concat [ 4 4 4 4], LS_0x6000027c0960_0_0, LS_0x6000027c0960_0_4, LS_0x6000027c0960_0_8, LS_0x6000027c0960_0_12;
L_0x6000027c0a00 .concat [ 16 16 0 0], L_0x6000027c0820, L_0x6000027c0960;
S_0x1380cc5d0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380cbbc0;
 .timescale 0 0;
P_0x600000c89bc0 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db5960 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c0b40, C4<1>, C4<1>;
L_0x600003db59d0 .functor AND 1, L_0x6000027c0d20, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db5a40 .functor OR 1, L_0x6000027c0c80, L_0x600003db59d0, C4<0>, C4<0>;
L_0x600003db5ab0 .functor AND 1, L_0x1300da840, L_0x600003db5a40, C4<1>, C4<1>;
L_0x600003db5b20 .functor AND 1, L_0x600003db5ab0, L_0x6000027c0e60, C4<1>, C4<1>;
v0x6000025ef450_0 .net *"_ivl_0", 3 0, L_0x6000027c0aa0;  1 drivers
L_0x1300d9688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025ef4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9688;  1 drivers
v0x6000025ef570_0 .net *"_ivl_13", 0 0, L_0x6000027c0c80;  1 drivers
L_0x1300d96d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025ef600_0 .net/2u *"_ivl_15", 2 0, L_0x1300d96d0;  1 drivers
v0x6000025ef690_0 .net *"_ivl_17", 0 0, L_0x6000027c0d20;  1 drivers
v0x6000025ef720_0 .net *"_ivl_20", 0 0, L_0x600003db59d0;  1 drivers
v0x6000025ef7b0_0 .net *"_ivl_22", 0 0, L_0x600003db5a40;  1 drivers
v0x6000025ef840_0 .net *"_ivl_24", 0 0, L_0x600003db5ab0;  1 drivers
v0x6000025ef8d0_0 .net *"_ivl_25", 31 0, L_0x6000027c0dc0;  1 drivers
L_0x1300d9718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ef960_0 .net *"_ivl_28", 15 0, L_0x1300d9718;  1 drivers
L_0x1300d9760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ef9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9760;  1 drivers
L_0x1300d95f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025efa80_0 .net *"_ivl_3", 1 0, L_0x1300d95f8;  1 drivers
v0x6000025efb10_0 .net *"_ivl_31", 0 0, L_0x6000027c0e60;  1 drivers
L_0x1300d9640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000025efba0_0 .net/2u *"_ivl_4", 3 0, L_0x1300d9640;  1 drivers
v0x6000025efc30_0 .net *"_ivl_6", 0 0, L_0x6000027c0b40;  1 drivers
v0x6000025efcc0_0 .net "do_clear", 0 0, L_0x600003db5b20;  1 drivers
v0x6000025efd50_0 .net "load_weight", 0 0, L_0x600003db5960;  1 drivers
v0x6000025efde0_0 .net "weight_in", 7 0, L_0x6000027c0be0;  1 drivers
L_0x6000027c0aa0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d95f8;
L_0x6000027c0b40 .cmp/eq 4, L_0x6000027c0aa0, L_0x1300d9640;
L_0x6000027c0c80 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9688;
L_0x6000027c0d20 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d96d0;
L_0x6000027c0dc0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9718;
L_0x6000027c0e60 .cmp/eq 32, L_0x6000027c0dc0, L_0x1300d9760;
S_0x1380cc740 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cc5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885200 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885240 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025ee910_0 .net *"_ivl_11", 0 0, L_0x6000027c10e0;  1 drivers
v0x6000025ee9a0_0 .net *"_ivl_12", 15 0, L_0x6000027c1180;  1 drivers
v0x6000025eea30_0 .net/s *"_ivl_4", 15 0, L_0x6000027c0f00;  1 drivers
v0x6000025eeac0_0 .net/s *"_ivl_6", 15 0, L_0x6000027c0fa0;  1 drivers
v0x6000025eeb50_0 .net/s "a_signed", 7 0, v0x6000025eed00_0;  1 drivers
v0x6000025eebe0_0 .net "act_in", 7 0, v0x6000025ed710_0;  alias, 1 drivers
v0x6000025eec70_0 .var "act_out", 7 0;
v0x6000025eed00_0 .var "act_reg", 7 0;
v0x6000025eed90_0 .net "clear_acc", 0 0, L_0x600003db5b20;  alias, 1 drivers
v0x6000025eee20_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025eeeb0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025eef40_0 .net "load_weight", 0 0, L_0x600003db5960;  alias, 1 drivers
v0x6000025eefd0_0 .net/s "product", 15 0, L_0x6000027c1040;  1 drivers
v0x6000025ef060_0 .net/s "product_ext", 31 0, L_0x6000027c1220;  1 drivers
v0x6000025ef0f0_0 .net "psum_in", 31 0, v0x6000025f1b90_0;  alias, 1 drivers
v0x6000025ef180_0 .var "psum_out", 31 0;
v0x6000025ef210_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025ef2a0_0 .net/s "w_signed", 7 0, v0x6000025ef3c0_0;  1 drivers
v0x6000025ef330_0 .net "weight_in", 7 0, L_0x6000027c0be0;  alias, 1 drivers
v0x6000025ef3c0_0 .var "weight_reg", 7 0;
L_0x6000027c0f00 .extend/s 16, v0x6000025eed00_0;
L_0x6000027c0fa0 .extend/s 16, v0x6000025ef3c0_0;
L_0x6000027c1040 .arith/mult 16, L_0x6000027c0f00, L_0x6000027c0fa0;
L_0x6000027c10e0 .part L_0x6000027c1040, 15, 1;
LS_0x6000027c1180_0_0 .concat [ 1 1 1 1], L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0;
LS_0x6000027c1180_0_4 .concat [ 1 1 1 1], L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0;
LS_0x6000027c1180_0_8 .concat [ 1 1 1 1], L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0;
LS_0x6000027c1180_0_12 .concat [ 1 1 1 1], L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0, L_0x6000027c10e0;
L_0x6000027c1180 .concat [ 4 4 4 4], LS_0x6000027c1180_0_0, LS_0x6000027c1180_0_4, LS_0x6000027c1180_0_8, LS_0x6000027c1180_0_12;
L_0x6000027c1220 .concat [ 16 16 0 0], L_0x6000027c1040, L_0x6000027c1180;
S_0x1380cc8b0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c89cc0 .param/l "row" 1 10 213, +C4<010>;
S_0x1380cca20 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380cc8b0;
 .timescale 0 0;
P_0x600000c89d40 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db5c70 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c1360, C4<1>, C4<1>;
L_0x600003db5ce0 .functor AND 1, L_0x6000027c1540, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db5d50 .functor OR 1, L_0x6000027c14a0, L_0x600003db5ce0, C4<0>, C4<0>;
L_0x600003db5dc0 .functor AND 1, L_0x1300da840, L_0x600003db5d50, C4<1>, C4<1>;
L_0x600003db5e30 .functor AND 1, L_0x600003db5dc0, L_0x6000027c1680, C4<1>, C4<1>;
v0x6000025e8a20_0 .net *"_ivl_0", 2 0, L_0x6000027c12c0;  1 drivers
L_0x1300d9838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e8ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9838;  1 drivers
v0x6000025e8b40_0 .net *"_ivl_13", 0 0, L_0x6000027c14a0;  1 drivers
L_0x1300d9880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e8bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9880;  1 drivers
v0x6000025e8c60_0 .net *"_ivl_17", 0 0, L_0x6000027c1540;  1 drivers
v0x6000025e8cf0_0 .net *"_ivl_20", 0 0, L_0x600003db5ce0;  1 drivers
v0x6000025e8d80_0 .net *"_ivl_22", 0 0, L_0x600003db5d50;  1 drivers
v0x6000025e8e10_0 .net *"_ivl_24", 0 0, L_0x600003db5dc0;  1 drivers
v0x6000025e8ea0_0 .net *"_ivl_25", 31 0, L_0x6000027c15e0;  1 drivers
L_0x1300d98c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e8f30_0 .net *"_ivl_28", 15 0, L_0x1300d98c8;  1 drivers
L_0x1300d9910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e8fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9910;  1 drivers
L_0x1300d97a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025e9050_0 .net *"_ivl_3", 0 0, L_0x1300d97a8;  1 drivers
v0x6000025e90e0_0 .net *"_ivl_31", 0 0, L_0x6000027c1680;  1 drivers
L_0x1300d97f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e9170_0 .net/2u *"_ivl_4", 2 0, L_0x1300d97f0;  1 drivers
v0x6000025e9200_0 .net *"_ivl_6", 0 0, L_0x6000027c1360;  1 drivers
v0x6000025e9290_0 .net "do_clear", 0 0, L_0x600003db5e30;  1 drivers
v0x6000025e9320_0 .net "load_weight", 0 0, L_0x600003db5c70;  1 drivers
v0x6000025e93b0_0 .net "weight_in", 7 0, L_0x6000027c1400;  1 drivers
L_0x6000027c12c0 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d97a8;
L_0x6000027c1360 .cmp/eq 3, L_0x6000027c12c0, L_0x1300d97f0;
L_0x6000027c14a0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9838;
L_0x6000027c1540 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9880;
L_0x6000027c15e0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d98c8;
L_0x6000027c1680 .cmp/eq 32, L_0x6000027c15e0, L_0x1300d9910;
S_0x1380ccb90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cca20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885280 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038852c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025efe70_0 .net *"_ivl_11", 0 0, L_0x6000027c1900;  1 drivers
v0x6000025eff00_0 .net *"_ivl_12", 15 0, L_0x6000027c19a0;  1 drivers
v0x6000025e8000_0 .net/s *"_ivl_4", 15 0, L_0x6000027c1720;  1 drivers
v0x6000025e8090_0 .net/s *"_ivl_6", 15 0, L_0x6000027c17c0;  1 drivers
v0x6000025e8120_0 .net/s "a_signed", 7 0, v0x6000025e82d0_0;  1 drivers
v0x6000025e81b0_0 .net "act_in", 7 0, L_0x600003db4310;  alias, 1 drivers
v0x6000025e8240_0 .var "act_out", 7 0;
v0x6000025e82d0_0 .var "act_reg", 7 0;
v0x6000025e8360_0 .net "clear_acc", 0 0, L_0x600003db5e30;  alias, 1 drivers
v0x6000025e83f0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e8480_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e8510_0 .net "load_weight", 0 0, L_0x600003db5c70;  alias, 1 drivers
v0x6000025e85a0_0 .net/s "product", 15 0, L_0x6000027c1860;  1 drivers
v0x6000025e8630_0 .net/s "product_ext", 31 0, L_0x6000027c1a40;  1 drivers
v0x6000025e86c0_0 .net "psum_in", 31 0, v0x6000025f30f0_0;  alias, 1 drivers
v0x6000025e8750_0 .var "psum_out", 31 0;
v0x6000025e87e0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e8870_0 .net/s "w_signed", 7 0, v0x6000025e8990_0;  1 drivers
v0x6000025e8900_0 .net "weight_in", 7 0, L_0x6000027c1400;  alias, 1 drivers
v0x6000025e8990_0 .var "weight_reg", 7 0;
L_0x6000027c1720 .extend/s 16, v0x6000025e82d0_0;
L_0x6000027c17c0 .extend/s 16, v0x6000025e8990_0;
L_0x6000027c1860 .arith/mult 16, L_0x6000027c1720, L_0x6000027c17c0;
L_0x6000027c1900 .part L_0x6000027c1860, 15, 1;
LS_0x6000027c19a0_0_0 .concat [ 1 1 1 1], L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900;
LS_0x6000027c19a0_0_4 .concat [ 1 1 1 1], L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900;
LS_0x6000027c19a0_0_8 .concat [ 1 1 1 1], L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900;
LS_0x6000027c19a0_0_12 .concat [ 1 1 1 1], L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900, L_0x6000027c1900;
L_0x6000027c19a0 .concat [ 4 4 4 4], LS_0x6000027c19a0_0_0, LS_0x6000027c19a0_0_4, LS_0x6000027c19a0_0_8, LS_0x6000027c19a0_0_12;
L_0x6000027c1a40 .concat [ 16 16 0 0], L_0x6000027c1860, L_0x6000027c19a0;
S_0x1380ccd00 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380cc8b0;
 .timescale 0 0;
P_0x600000c89e40 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db5f80 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c1b80, C4<1>, C4<1>;
L_0x600003db5ff0 .functor AND 1, L_0x6000027c1d60, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6060 .functor OR 1, L_0x6000027c1cc0, L_0x600003db5ff0, C4<0>, C4<0>;
L_0x600003db60d0 .functor AND 1, L_0x1300da840, L_0x600003db6060, C4<1>, C4<1>;
L_0x600003db6140 .functor AND 1, L_0x600003db60d0, L_0x6000027c1ea0, C4<1>, C4<1>;
v0x6000025e9f80_0 .net *"_ivl_0", 2 0, L_0x6000027c1ae0;  1 drivers
L_0x1300d99e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025ea010_0 .net/2u *"_ivl_11", 2 0, L_0x1300d99e8;  1 drivers
v0x6000025ea0a0_0 .net *"_ivl_13", 0 0, L_0x6000027c1cc0;  1 drivers
L_0x1300d9a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025ea130_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9a30;  1 drivers
v0x6000025ea1c0_0 .net *"_ivl_17", 0 0, L_0x6000027c1d60;  1 drivers
v0x6000025ea250_0 .net *"_ivl_20", 0 0, L_0x600003db5ff0;  1 drivers
v0x6000025ea2e0_0 .net *"_ivl_22", 0 0, L_0x600003db6060;  1 drivers
v0x6000025ea370_0 .net *"_ivl_24", 0 0, L_0x600003db60d0;  1 drivers
v0x6000025ea400_0 .net *"_ivl_25", 31 0, L_0x6000027c1e00;  1 drivers
L_0x1300d9a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ea490_0 .net *"_ivl_28", 15 0, L_0x1300d9a78;  1 drivers
L_0x1300d9ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025ea520_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9ac0;  1 drivers
L_0x1300d9958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025ea5b0_0 .net *"_ivl_3", 0 0, L_0x1300d9958;  1 drivers
v0x6000025ea640_0 .net *"_ivl_31", 0 0, L_0x6000027c1ea0;  1 drivers
L_0x1300d99a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000025ea6d0_0 .net/2u *"_ivl_4", 2 0, L_0x1300d99a0;  1 drivers
v0x6000025ea760_0 .net *"_ivl_6", 0 0, L_0x6000027c1b80;  1 drivers
v0x6000025ea7f0_0 .net "do_clear", 0 0, L_0x600003db6140;  1 drivers
v0x6000025ea880_0 .net "load_weight", 0 0, L_0x600003db5f80;  1 drivers
v0x6000025ea910_0 .net "weight_in", 7 0, L_0x6000027c1c20;  1 drivers
L_0x6000027c1ae0 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d9958;
L_0x6000027c1b80 .cmp/eq 3, L_0x6000027c1ae0, L_0x1300d99a0;
L_0x6000027c1cc0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d99e8;
L_0x6000027c1d60 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9a30;
L_0x6000027c1e00 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9a78;
L_0x6000027c1ea0 .cmp/eq 32, L_0x6000027c1e00, L_0x1300d9ac0;
S_0x1380cce70 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380ccd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885300 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885340 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025e9440_0 .net *"_ivl_11", 0 0, L_0x6000027c2120;  1 drivers
v0x6000025e94d0_0 .net *"_ivl_12", 15 0, L_0x6000027c21c0;  1 drivers
v0x6000025e9560_0 .net/s *"_ivl_4", 15 0, L_0x6000027c1f40;  1 drivers
v0x6000025e95f0_0 .net/s *"_ivl_6", 15 0, L_0x6000027c1fe0;  1 drivers
v0x6000025e9680_0 .net/s "a_signed", 7 0, v0x6000025e9830_0;  1 drivers
v0x6000025e9710_0 .net "act_in", 7 0, v0x6000025e8240_0;  alias, 1 drivers
v0x6000025e97a0_0 .var "act_out", 7 0;
v0x6000025e9830_0 .var "act_reg", 7 0;
v0x6000025e98c0_0 .net "clear_acc", 0 0, L_0x600003db6140;  alias, 1 drivers
v0x6000025e9950_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e99e0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e9a70_0 .net "load_weight", 0 0, L_0x600003db5f80;  alias, 1 drivers
v0x6000025e9b00_0 .net/s "product", 15 0, L_0x6000027c2080;  1 drivers
v0x6000025e9b90_0 .net/s "product_ext", 31 0, L_0x6000027c2260;  1 drivers
v0x6000025e9c20_0 .net "psum_in", 31 0, v0x6000025ec6c0_0;  alias, 1 drivers
v0x6000025e9cb0_0 .var "psum_out", 31 0;
v0x6000025e9d40_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e9dd0_0 .net/s "w_signed", 7 0, v0x6000025e9ef0_0;  1 drivers
v0x6000025e9e60_0 .net "weight_in", 7 0, L_0x6000027c1c20;  alias, 1 drivers
v0x6000025e9ef0_0 .var "weight_reg", 7 0;
L_0x6000027c1f40 .extend/s 16, v0x6000025e9830_0;
L_0x6000027c1fe0 .extend/s 16, v0x6000025e9ef0_0;
L_0x6000027c2080 .arith/mult 16, L_0x6000027c1f40, L_0x6000027c1fe0;
L_0x6000027c2120 .part L_0x6000027c2080, 15, 1;
LS_0x6000027c21c0_0_0 .concat [ 1 1 1 1], L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120;
LS_0x6000027c21c0_0_4 .concat [ 1 1 1 1], L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120;
LS_0x6000027c21c0_0_8 .concat [ 1 1 1 1], L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120;
LS_0x6000027c21c0_0_12 .concat [ 1 1 1 1], L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120, L_0x6000027c2120;
L_0x6000027c21c0 .concat [ 4 4 4 4], LS_0x6000027c21c0_0_0, LS_0x6000027c21c0_0_4, LS_0x6000027c21c0_0_8, LS_0x6000027c21c0_0_12;
L_0x6000027c2260 .concat [ 16 16 0 0], L_0x6000027c2080, L_0x6000027c21c0;
S_0x1380ccfe0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380cc8b0;
 .timescale 0 0;
P_0x600000c89f40 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db6290 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c23a0, C4<1>, C4<1>;
L_0x600003db6300 .functor AND 1, L_0x6000027c2620, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6370 .functor OR 1, L_0x6000027c2580, L_0x600003db6300, C4<0>, C4<0>;
L_0x600003db63e0 .functor AND 1, L_0x1300da840, L_0x600003db6370, C4<1>, C4<1>;
L_0x600003db6450 .functor AND 1, L_0x600003db63e0, L_0x6000027c2760, C4<1>, C4<1>;
v0x6000025eb4e0_0 .net *"_ivl_0", 3 0, L_0x6000027c2300;  1 drivers
L_0x1300d9b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025eb570_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9b98;  1 drivers
v0x6000025eb600_0 .net *"_ivl_13", 0 0, L_0x6000027c2580;  1 drivers
L_0x1300d9be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025eb690_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9be0;  1 drivers
v0x6000025eb720_0 .net *"_ivl_17", 0 0, L_0x6000027c2620;  1 drivers
v0x6000025eb7b0_0 .net *"_ivl_20", 0 0, L_0x600003db6300;  1 drivers
v0x6000025eb840_0 .net *"_ivl_22", 0 0, L_0x600003db6370;  1 drivers
v0x6000025eb8d0_0 .net *"_ivl_24", 0 0, L_0x600003db63e0;  1 drivers
v0x6000025eb960_0 .net *"_ivl_25", 31 0, L_0x6000027c26c0;  1 drivers
L_0x1300d9c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025eb9f0_0 .net *"_ivl_28", 15 0, L_0x1300d9c28;  1 drivers
L_0x1300d9c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025eba80_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9c70;  1 drivers
L_0x1300d9b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025ebb10_0 .net *"_ivl_3", 1 0, L_0x1300d9b08;  1 drivers
v0x6000025ebba0_0 .net *"_ivl_31", 0 0, L_0x6000027c2760;  1 drivers
L_0x1300d9b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000025ebc30_0 .net/2u *"_ivl_4", 3 0, L_0x1300d9b50;  1 drivers
v0x6000025ebcc0_0 .net *"_ivl_6", 0 0, L_0x6000027c23a0;  1 drivers
v0x6000025ebd50_0 .net "do_clear", 0 0, L_0x600003db6450;  1 drivers
v0x6000025ebde0_0 .net "load_weight", 0 0, L_0x600003db6290;  1 drivers
v0x6000025ebe70_0 .net "weight_in", 7 0, L_0x6000027c2440;  1 drivers
L_0x6000027c2300 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d9b08;
L_0x6000027c23a0 .cmp/eq 4, L_0x6000027c2300, L_0x1300d9b50;
L_0x6000027c2580 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9b98;
L_0x6000027c2620 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9be0;
L_0x6000027c26c0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9c28;
L_0x6000027c2760 .cmp/eq 32, L_0x6000027c26c0, L_0x1300d9c70;
S_0x1380cd150 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380ccfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025ea9a0_0 .net *"_ivl_11", 0 0, L_0x6000027c29e0;  1 drivers
v0x6000025eaa30_0 .net *"_ivl_12", 15 0, L_0x6000027c2a80;  1 drivers
v0x6000025eaac0_0 .net/s *"_ivl_4", 15 0, L_0x6000027c2800;  1 drivers
v0x6000025eab50_0 .net/s *"_ivl_6", 15 0, L_0x6000027c28a0;  1 drivers
v0x6000025eabe0_0 .net/s "a_signed", 7 0, v0x6000025ead90_0;  1 drivers
v0x6000025eac70_0 .net "act_in", 7 0, v0x6000025e97a0_0;  alias, 1 drivers
v0x6000025ead00_0 .var "act_out", 7 0;
v0x6000025ead90_0 .var "act_reg", 7 0;
v0x6000025eae20_0 .net "clear_acc", 0 0, L_0x600003db6450;  alias, 1 drivers
v0x6000025eaeb0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025eaf40_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025eafd0_0 .net "load_weight", 0 0, L_0x600003db6290;  alias, 1 drivers
v0x6000025eb060_0 .net/s "product", 15 0, L_0x6000027c2940;  1 drivers
v0x6000025eb0f0_0 .net/s "product_ext", 31 0, L_0x6000027c2b20;  1 drivers
v0x6000025eb180_0 .net "psum_in", 31 0, v0x6000025edc20_0;  alias, 1 drivers
v0x6000025eb210_0 .var "psum_out", 31 0;
v0x6000025eb2a0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025eb330_0 .net/s "w_signed", 7 0, v0x6000025eb450_0;  1 drivers
v0x6000025eb3c0_0 .net "weight_in", 7 0, L_0x6000027c2440;  alias, 1 drivers
v0x6000025eb450_0 .var "weight_reg", 7 0;
L_0x6000027c2800 .extend/s 16, v0x6000025ead90_0;
L_0x6000027c28a0 .extend/s 16, v0x6000025eb450_0;
L_0x6000027c2940 .arith/mult 16, L_0x6000027c2800, L_0x6000027c28a0;
L_0x6000027c29e0 .part L_0x6000027c2940, 15, 1;
LS_0x6000027c2a80_0_0 .concat [ 1 1 1 1], L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0;
LS_0x6000027c2a80_0_4 .concat [ 1 1 1 1], L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0;
LS_0x6000027c2a80_0_8 .concat [ 1 1 1 1], L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0;
LS_0x6000027c2a80_0_12 .concat [ 1 1 1 1], L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0, L_0x6000027c29e0;
L_0x6000027c2a80 .concat [ 4 4 4 4], LS_0x6000027c2a80_0_0, LS_0x6000027c2a80_0_4, LS_0x6000027c2a80_0_8, LS_0x6000027c2a80_0_12;
L_0x6000027c2b20 .concat [ 16 16 0 0], L_0x6000027c2940, L_0x6000027c2a80;
S_0x1380cd2c0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380cc8b0;
 .timescale 0 0;
P_0x600000c8a040 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db65a0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c2c60, C4<1>, C4<1>;
L_0x600003db6610 .functor AND 1, L_0x6000027c2e40, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6680 .functor OR 1, L_0x6000027c2da0, L_0x600003db6610, C4<0>, C4<0>;
L_0x600003db66f0 .functor AND 1, L_0x1300da840, L_0x600003db6680, C4<1>, C4<1>;
L_0x600003db6760 .functor AND 1, L_0x600003db66f0, L_0x6000027c2f80, C4<1>, C4<1>;
v0x6000025e4ab0_0 .net *"_ivl_0", 3 0, L_0x6000027c2bc0;  1 drivers
L_0x1300d9d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e4b40_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9d48;  1 drivers
v0x6000025e4bd0_0 .net *"_ivl_13", 0 0, L_0x6000027c2da0;  1 drivers
L_0x1300d9d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e4c60_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9d90;  1 drivers
v0x6000025e4cf0_0 .net *"_ivl_17", 0 0, L_0x6000027c2e40;  1 drivers
v0x6000025e4d80_0 .net *"_ivl_20", 0 0, L_0x600003db6610;  1 drivers
v0x6000025e4e10_0 .net *"_ivl_22", 0 0, L_0x600003db6680;  1 drivers
v0x6000025e4ea0_0 .net *"_ivl_24", 0 0, L_0x600003db66f0;  1 drivers
v0x6000025e4f30_0 .net *"_ivl_25", 31 0, L_0x6000027c2ee0;  1 drivers
L_0x1300d9dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e4fc0_0 .net *"_ivl_28", 15 0, L_0x1300d9dd8;  1 drivers
L_0x1300d9e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e5050_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9e20;  1 drivers
L_0x1300d9cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025e50e0_0 .net *"_ivl_3", 1 0, L_0x1300d9cb8;  1 drivers
v0x6000025e5170_0 .net *"_ivl_31", 0 0, L_0x6000027c2f80;  1 drivers
L_0x1300d9d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000025e5200_0 .net/2u *"_ivl_4", 3 0, L_0x1300d9d00;  1 drivers
v0x6000025e5290_0 .net *"_ivl_6", 0 0, L_0x6000027c2c60;  1 drivers
v0x6000025e5320_0 .net "do_clear", 0 0, L_0x600003db6760;  1 drivers
v0x6000025e53b0_0 .net "load_weight", 0 0, L_0x600003db65a0;  1 drivers
v0x6000025e5440_0 .net "weight_in", 7 0, L_0x6000027c2d00;  1 drivers
L_0x6000027c2bc0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300d9cb8;
L_0x6000027c2c60 .cmp/eq 4, L_0x6000027c2bc0, L_0x1300d9d00;
L_0x6000027c2da0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9d48;
L_0x6000027c2e40 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9d90;
L_0x6000027c2ee0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9dd8;
L_0x6000027c2f80 .cmp/eq 32, L_0x6000027c2ee0, L_0x1300d9e20;
S_0x1380cd430 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cd2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885380 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038853c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025ebf00_0 .net *"_ivl_11", 0 0, L_0x6000027c3200;  1 drivers
v0x6000025e4000_0 .net *"_ivl_12", 15 0, L_0x6000027c32a0;  1 drivers
v0x6000025e4090_0 .net/s *"_ivl_4", 15 0, L_0x6000027c3020;  1 drivers
v0x6000025e4120_0 .net/s *"_ivl_6", 15 0, L_0x6000027c30c0;  1 drivers
v0x6000025e41b0_0 .net/s "a_signed", 7 0, v0x6000025e4360_0;  1 drivers
v0x6000025e4240_0 .net "act_in", 7 0, v0x6000025ead00_0;  alias, 1 drivers
v0x6000025e42d0_0 .var "act_out", 7 0;
v0x6000025e4360_0 .var "act_reg", 7 0;
v0x6000025e43f0_0 .net "clear_acc", 0 0, L_0x600003db6760;  alias, 1 drivers
v0x6000025e4480_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e4510_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e45a0_0 .net "load_weight", 0 0, L_0x600003db65a0;  alias, 1 drivers
v0x6000025e4630_0 .net/s "product", 15 0, L_0x6000027c3160;  1 drivers
v0x6000025e46c0_0 .net/s "product_ext", 31 0, L_0x6000027c3340;  1 drivers
v0x6000025e4750_0 .net "psum_in", 31 0, v0x6000025ef180_0;  alias, 1 drivers
v0x6000025e47e0_0 .var "psum_out", 31 0;
v0x6000025e4870_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e4900_0 .net/s "w_signed", 7 0, v0x6000025e4a20_0;  1 drivers
v0x6000025e4990_0 .net "weight_in", 7 0, L_0x6000027c2d00;  alias, 1 drivers
v0x6000025e4a20_0 .var "weight_reg", 7 0;
L_0x6000027c3020 .extend/s 16, v0x6000025e4360_0;
L_0x6000027c30c0 .extend/s 16, v0x6000025e4a20_0;
L_0x6000027c3160 .arith/mult 16, L_0x6000027c3020, L_0x6000027c30c0;
L_0x6000027c3200 .part L_0x6000027c3160, 15, 1;
LS_0x6000027c32a0_0_0 .concat [ 1 1 1 1], L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200;
LS_0x6000027c32a0_0_4 .concat [ 1 1 1 1], L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200;
LS_0x6000027c32a0_0_8 .concat [ 1 1 1 1], L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200;
LS_0x6000027c32a0_0_12 .concat [ 1 1 1 1], L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200, L_0x6000027c3200;
L_0x6000027c32a0 .concat [ 4 4 4 4], LS_0x6000027c32a0_0_0, LS_0x6000027c32a0_0_4, LS_0x6000027c32a0_0_8, LS_0x6000027c32a0_0_12;
L_0x6000027c3340 .concat [ 16 16 0 0], L_0x6000027c3160, L_0x6000027c32a0;
S_0x1380cd5a0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a140 .param/l "row" 1 10 213, +C4<011>;
S_0x1380cd710 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1380cd5a0;
 .timescale 0 0;
P_0x600000c8a1c0 .param/l "col" 1 10 214, +C4<00>;
L_0x600003db68b0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c3480, C4<1>, C4<1>;
L_0x600003db6920 .functor AND 1, L_0x6000027c35c0, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6990 .functor OR 1, L_0x6000027c24e0, L_0x600003db6920, C4<0>, C4<0>;
L_0x600003db6a00 .functor AND 1, L_0x1300da840, L_0x600003db6990, C4<1>, C4<1>;
L_0x600003db6a70 .functor AND 1, L_0x600003db6a00, L_0x6000027c3700, C4<1>, C4<1>;
v0x6000025e6010_0 .net *"_ivl_0", 2 0, L_0x6000027c33e0;  1 drivers
L_0x1300d9ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e60a0_0 .net/2u *"_ivl_11", 2 0, L_0x1300d9ef8;  1 drivers
v0x6000025e6130_0 .net *"_ivl_13", 0 0, L_0x6000027c24e0;  1 drivers
L_0x1300d9f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e61c0_0 .net/2u *"_ivl_15", 2 0, L_0x1300d9f40;  1 drivers
v0x6000025e6250_0 .net *"_ivl_17", 0 0, L_0x6000027c35c0;  1 drivers
v0x6000025e62e0_0 .net *"_ivl_20", 0 0, L_0x600003db6920;  1 drivers
v0x6000025e6370_0 .net *"_ivl_22", 0 0, L_0x600003db6990;  1 drivers
v0x6000025e6400_0 .net *"_ivl_24", 0 0, L_0x600003db6a00;  1 drivers
v0x6000025e6490_0 .net *"_ivl_25", 31 0, L_0x6000027c3660;  1 drivers
L_0x1300d9f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e6520_0 .net *"_ivl_28", 15 0, L_0x1300d9f88;  1 drivers
L_0x1300d9fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e65b0_0 .net/2u *"_ivl_29", 31 0, L_0x1300d9fd0;  1 drivers
L_0x1300d9e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025e6640_0 .net *"_ivl_3", 0 0, L_0x1300d9e68;  1 drivers
v0x6000025e66d0_0 .net *"_ivl_31", 0 0, L_0x6000027c3700;  1 drivers
L_0x1300d9eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e6760_0 .net/2u *"_ivl_4", 2 0, L_0x1300d9eb0;  1 drivers
v0x6000025e67f0_0 .net *"_ivl_6", 0 0, L_0x6000027c3480;  1 drivers
v0x6000025e6880_0 .net "do_clear", 0 0, L_0x600003db6a70;  1 drivers
v0x6000025e6910_0 .net "load_weight", 0 0, L_0x600003db68b0;  1 drivers
v0x6000025e69a0_0 .net "weight_in", 7 0, L_0x6000027c3520;  1 drivers
L_0x6000027c33e0 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300d9e68;
L_0x6000027c3480 .cmp/eq 3, L_0x6000027c33e0, L_0x1300d9eb0;
L_0x6000027c24e0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9ef8;
L_0x6000027c35c0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300d9f40;
L_0x6000027c3660 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300d9f88;
L_0x6000027c3700 .cmp/eq 32, L_0x6000027c3660, L_0x1300d9fd0;
S_0x1380cd880 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cd710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025e54d0_0 .net *"_ivl_11", 0 0, L_0x6000027c3980;  1 drivers
v0x6000025e5560_0 .net *"_ivl_12", 15 0, L_0x6000027c3a20;  1 drivers
v0x6000025e55f0_0 .net/s *"_ivl_4", 15 0, L_0x6000027c37a0;  1 drivers
v0x6000025e5680_0 .net/s *"_ivl_6", 15 0, L_0x6000027c3840;  1 drivers
v0x6000025e5710_0 .net/s "a_signed", 7 0, v0x6000025e58c0_0;  1 drivers
v0x6000025e57a0_0 .net "act_in", 7 0, L_0x600003db4380;  alias, 1 drivers
v0x6000025e5830_0 .var "act_out", 7 0;
v0x6000025e58c0_0 .var "act_reg", 7 0;
v0x6000025e5950_0 .net "clear_acc", 0 0, L_0x600003db6a70;  alias, 1 drivers
v0x6000025e59e0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e5a70_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e5b00_0 .net "load_weight", 0 0, L_0x600003db68b0;  alias, 1 drivers
v0x6000025e5b90_0 .net/s "product", 15 0, L_0x6000027c38e0;  1 drivers
v0x6000025e5c20_0 .net/s "product_ext", 31 0, L_0x6000027c3ac0;  1 drivers
v0x6000025e5cb0_0 .net "psum_in", 31 0, v0x6000025e8750_0;  alias, 1 drivers
v0x6000025e5d40_0 .var "psum_out", 31 0;
v0x6000025e5dd0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e5e60_0 .net/s "w_signed", 7 0, v0x6000025e5f80_0;  1 drivers
v0x6000025e5ef0_0 .net "weight_in", 7 0, L_0x6000027c3520;  alias, 1 drivers
v0x6000025e5f80_0 .var "weight_reg", 7 0;
L_0x6000027c37a0 .extend/s 16, v0x6000025e58c0_0;
L_0x6000027c3840 .extend/s 16, v0x6000025e5f80_0;
L_0x6000027c38e0 .arith/mult 16, L_0x6000027c37a0, L_0x6000027c3840;
L_0x6000027c3980 .part L_0x6000027c38e0, 15, 1;
LS_0x6000027c3a20_0_0 .concat [ 1 1 1 1], L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980;
LS_0x6000027c3a20_0_4 .concat [ 1 1 1 1], L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980;
LS_0x6000027c3a20_0_8 .concat [ 1 1 1 1], L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980;
LS_0x6000027c3a20_0_12 .concat [ 1 1 1 1], L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980, L_0x6000027c3980;
L_0x6000027c3a20 .concat [ 4 4 4 4], LS_0x6000027c3a20_0_0, LS_0x6000027c3a20_0_4, LS_0x6000027c3a20_0_8, LS_0x6000027c3a20_0_12;
L_0x6000027c3ac0 .concat [ 16 16 0 0], L_0x6000027c38e0, L_0x6000027c3a20;
S_0x1380cd9f0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1380cd5a0;
 .timescale 0 0;
P_0x600000c8a2c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600003db6bc0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027c3c00, C4<1>, C4<1>;
L_0x600003db6c30 .functor AND 1, L_0x6000027c3de0, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6ca0 .functor OR 1, L_0x6000027c3d40, L_0x600003db6c30, C4<0>, C4<0>;
L_0x600003db6d10 .functor AND 1, L_0x1300da840, L_0x600003db6ca0, C4<1>, C4<1>;
L_0x600003db6d80 .functor AND 1, L_0x600003db6d10, L_0x6000027c3f20, C4<1>, C4<1>;
v0x6000025e7570_0 .net *"_ivl_0", 2 0, L_0x6000027c3b60;  1 drivers
L_0x1300da0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e7600_0 .net/2u *"_ivl_11", 2 0, L_0x1300da0a8;  1 drivers
v0x6000025e7690_0 .net *"_ivl_13", 0 0, L_0x6000027c3d40;  1 drivers
L_0x1300da0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e7720_0 .net/2u *"_ivl_15", 2 0, L_0x1300da0f0;  1 drivers
v0x6000025e77b0_0 .net *"_ivl_17", 0 0, L_0x6000027c3de0;  1 drivers
v0x6000025e7840_0 .net *"_ivl_20", 0 0, L_0x600003db6c30;  1 drivers
v0x6000025e78d0_0 .net *"_ivl_22", 0 0, L_0x600003db6ca0;  1 drivers
v0x6000025e7960_0 .net *"_ivl_24", 0 0, L_0x600003db6d10;  1 drivers
v0x6000025e79f0_0 .net *"_ivl_25", 31 0, L_0x6000027c3e80;  1 drivers
L_0x1300da138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e7a80_0 .net *"_ivl_28", 15 0, L_0x1300da138;  1 drivers
L_0x1300da180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e7b10_0 .net/2u *"_ivl_29", 31 0, L_0x1300da180;  1 drivers
L_0x1300da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000025e7ba0_0 .net *"_ivl_3", 0 0, L_0x1300da018;  1 drivers
v0x6000025e7c30_0 .net *"_ivl_31", 0 0, L_0x6000027c3f20;  1 drivers
L_0x1300da060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000025e7cc0_0 .net/2u *"_ivl_4", 2 0, L_0x1300da060;  1 drivers
v0x6000025e7d50_0 .net *"_ivl_6", 0 0, L_0x6000027c3c00;  1 drivers
v0x6000025e7de0_0 .net "do_clear", 0 0, L_0x600003db6d80;  1 drivers
v0x6000025e7e70_0 .net "load_weight", 0 0, L_0x600003db6bc0;  1 drivers
v0x6000025e7f00_0 .net "weight_in", 7 0, L_0x6000027c3ca0;  1 drivers
L_0x6000027c3b60 .concat [ 2 1 0 0], v0x6000025d6b50_0, L_0x1300da018;
L_0x6000027c3c00 .cmp/eq 3, L_0x6000027c3b60, L_0x1300da060;
L_0x6000027c3d40 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da0a8;
L_0x6000027c3de0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da0f0;
L_0x6000027c3e80 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300da138;
L_0x6000027c3f20 .cmp/eq 32, L_0x6000027c3e80, L_0x1300da180;
S_0x1380cdb60 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cd9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885480 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038854c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025e6a30_0 .net *"_ivl_11", 0 0, L_0x6000027bc1e0;  1 drivers
v0x6000025e6ac0_0 .net *"_ivl_12", 15 0, L_0x6000027bc280;  1 drivers
v0x6000025e6b50_0 .net/s *"_ivl_4", 15 0, L_0x6000027bc000;  1 drivers
v0x6000025e6be0_0 .net/s *"_ivl_6", 15 0, L_0x6000027bc0a0;  1 drivers
v0x6000025e6c70_0 .net/s "a_signed", 7 0, v0x6000025e6e20_0;  1 drivers
v0x6000025e6d00_0 .net "act_in", 7 0, v0x6000025e5830_0;  alias, 1 drivers
v0x6000025e6d90_0 .var "act_out", 7 0;
v0x6000025e6e20_0 .var "act_reg", 7 0;
v0x6000025e6eb0_0 .net "clear_acc", 0 0, L_0x600003db6d80;  alias, 1 drivers
v0x6000025e6f40_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e6fd0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e7060_0 .net "load_weight", 0 0, L_0x600003db6bc0;  alias, 1 drivers
v0x6000025e70f0_0 .net/s "product", 15 0, L_0x6000027bc140;  1 drivers
v0x6000025e7180_0 .net/s "product_ext", 31 0, L_0x6000027bc320;  1 drivers
v0x6000025e7210_0 .net "psum_in", 31 0, v0x6000025e9cb0_0;  alias, 1 drivers
v0x6000025e72a0_0 .var "psum_out", 31 0;
v0x6000025e7330_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e73c0_0 .net/s "w_signed", 7 0, v0x6000025e74e0_0;  1 drivers
v0x6000025e7450_0 .net "weight_in", 7 0, L_0x6000027c3ca0;  alias, 1 drivers
v0x6000025e74e0_0 .var "weight_reg", 7 0;
L_0x6000027bc000 .extend/s 16, v0x6000025e6e20_0;
L_0x6000027bc0a0 .extend/s 16, v0x6000025e74e0_0;
L_0x6000027bc140 .arith/mult 16, L_0x6000027bc000, L_0x6000027bc0a0;
L_0x6000027bc1e0 .part L_0x6000027bc140, 15, 1;
LS_0x6000027bc280_0_0 .concat [ 1 1 1 1], L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0;
LS_0x6000027bc280_0_4 .concat [ 1 1 1 1], L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0;
LS_0x6000027bc280_0_8 .concat [ 1 1 1 1], L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0;
LS_0x6000027bc280_0_12 .concat [ 1 1 1 1], L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0, L_0x6000027bc1e0;
L_0x6000027bc280 .concat [ 4 4 4 4], LS_0x6000027bc280_0_0, LS_0x6000027bc280_0_4, LS_0x6000027bc280_0_8, LS_0x6000027bc280_0_12;
L_0x6000027bc320 .concat [ 16 16 0 0], L_0x6000027bc140, L_0x6000027bc280;
S_0x1380cdcd0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1380cd5a0;
 .timescale 0 0;
P_0x600000c8a3c0 .param/l "col" 1 10 214, +C4<010>;
L_0x600003db6ed0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027bc460, C4<1>, C4<1>;
L_0x600003db6f40 .functor AND 1, L_0x6000027bc640, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db6fb0 .functor OR 1, L_0x6000027bc5a0, L_0x600003db6f40, C4<0>, C4<0>;
L_0x600003db7020 .functor AND 1, L_0x1300da840, L_0x600003db6fb0, C4<1>, C4<1>;
L_0x600003db7090 .functor AND 1, L_0x600003db7020, L_0x6000027bc780, C4<1>, C4<1>;
v0x6000025e0b40_0 .net *"_ivl_0", 3 0, L_0x6000027bc3c0;  1 drivers
L_0x1300da258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e0bd0_0 .net/2u *"_ivl_11", 2 0, L_0x1300da258;  1 drivers
v0x6000025e0c60_0 .net *"_ivl_13", 0 0, L_0x6000027bc5a0;  1 drivers
L_0x1300da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e0cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1300da2a0;  1 drivers
v0x6000025e0d80_0 .net *"_ivl_17", 0 0, L_0x6000027bc640;  1 drivers
v0x6000025e0e10_0 .net *"_ivl_20", 0 0, L_0x600003db6f40;  1 drivers
v0x6000025e0ea0_0 .net *"_ivl_22", 0 0, L_0x600003db6fb0;  1 drivers
v0x6000025e0f30_0 .net *"_ivl_24", 0 0, L_0x600003db7020;  1 drivers
v0x6000025e0fc0_0 .net *"_ivl_25", 31 0, L_0x6000027bc6e0;  1 drivers
L_0x1300da2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e1050_0 .net *"_ivl_28", 15 0, L_0x1300da2e8;  1 drivers
L_0x1300da330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e10e0_0 .net/2u *"_ivl_29", 31 0, L_0x1300da330;  1 drivers
L_0x1300da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025e1170_0 .net *"_ivl_3", 1 0, L_0x1300da1c8;  1 drivers
v0x6000025e1200_0 .net *"_ivl_31", 0 0, L_0x6000027bc780;  1 drivers
L_0x1300da210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000025e1290_0 .net/2u *"_ivl_4", 3 0, L_0x1300da210;  1 drivers
v0x6000025e1320_0 .net *"_ivl_6", 0 0, L_0x6000027bc460;  1 drivers
v0x6000025e13b0_0 .net "do_clear", 0 0, L_0x600003db7090;  1 drivers
v0x6000025e1440_0 .net "load_weight", 0 0, L_0x600003db6ed0;  1 drivers
v0x6000025e14d0_0 .net "weight_in", 7 0, L_0x6000027bc500;  1 drivers
L_0x6000027bc3c0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300da1c8;
L_0x6000027bc460 .cmp/eq 4, L_0x6000027bc3c0, L_0x1300da210;
L_0x6000027bc5a0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da258;
L_0x6000027bc640 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da2a0;
L_0x6000027bc6e0 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300da2e8;
L_0x6000027bc780 .cmp/eq 32, L_0x6000027bc6e0, L_0x1300da330;
S_0x1380cde40 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cdcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885500 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003885540 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025e0000_0 .net *"_ivl_11", 0 0, L_0x6000027bca00;  1 drivers
v0x6000025e0090_0 .net *"_ivl_12", 15 0, L_0x6000027bcaa0;  1 drivers
v0x6000025e0120_0 .net/s *"_ivl_4", 15 0, L_0x6000027bc820;  1 drivers
v0x6000025e01b0_0 .net/s *"_ivl_6", 15 0, L_0x6000027bc8c0;  1 drivers
v0x6000025e0240_0 .net/s "a_signed", 7 0, v0x6000025e03f0_0;  1 drivers
v0x6000025e02d0_0 .net "act_in", 7 0, v0x6000025e6d90_0;  alias, 1 drivers
v0x6000025e0360_0 .var "act_out", 7 0;
v0x6000025e03f0_0 .var "act_reg", 7 0;
v0x6000025e0480_0 .net "clear_acc", 0 0, L_0x600003db7090;  alias, 1 drivers
v0x6000025e0510_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e05a0_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e0630_0 .net "load_weight", 0 0, L_0x600003db6ed0;  alias, 1 drivers
v0x6000025e06c0_0 .net/s "product", 15 0, L_0x6000027bc960;  1 drivers
v0x6000025e0750_0 .net/s "product_ext", 31 0, L_0x6000027bcb40;  1 drivers
v0x6000025e07e0_0 .net "psum_in", 31 0, v0x6000025eb210_0;  alias, 1 drivers
v0x6000025e0870_0 .var "psum_out", 31 0;
v0x6000025e0900_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e0990_0 .net/s "w_signed", 7 0, v0x6000025e0ab0_0;  1 drivers
v0x6000025e0a20_0 .net "weight_in", 7 0, L_0x6000027bc500;  alias, 1 drivers
v0x6000025e0ab0_0 .var "weight_reg", 7 0;
L_0x6000027bc820 .extend/s 16, v0x6000025e03f0_0;
L_0x6000027bc8c0 .extend/s 16, v0x6000025e0ab0_0;
L_0x6000027bc960 .arith/mult 16, L_0x6000027bc820, L_0x6000027bc8c0;
L_0x6000027bca00 .part L_0x6000027bc960, 15, 1;
LS_0x6000027bcaa0_0_0 .concat [ 1 1 1 1], L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00;
LS_0x6000027bcaa0_0_4 .concat [ 1 1 1 1], L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00;
LS_0x6000027bcaa0_0_8 .concat [ 1 1 1 1], L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00;
LS_0x6000027bcaa0_0_12 .concat [ 1 1 1 1], L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00, L_0x6000027bca00;
L_0x6000027bcaa0 .concat [ 4 4 4 4], LS_0x6000027bcaa0_0_0, LS_0x6000027bcaa0_0_4, LS_0x6000027bcaa0_0_8, LS_0x6000027bcaa0_0_12;
L_0x6000027bcb40 .concat [ 16 16 0 0], L_0x6000027bc960, L_0x6000027bcaa0;
S_0x1380cdfb0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1380cd5a0;
 .timescale 0 0;
P_0x600000c8a4c0 .param/l "col" 1 10 214, +C4<011>;
L_0x600003db71e0 .functor AND 1, v0x6000025d6be0_0, L_0x6000027bcc80, C4<1>, C4<1>;
L_0x600003db7250 .functor AND 1, L_0x6000027bce60, v0x6000025d5680_0, C4<1>, C4<1>;
L_0x600003db72c0 .functor OR 1, L_0x6000027bcdc0, L_0x600003db7250, C4<0>, C4<0>;
L_0x600003db7330 .functor AND 1, L_0x1300da840, L_0x600003db72c0, C4<1>, C4<1>;
L_0x600003db73a0 .functor AND 1, L_0x600003db7330, L_0x6000027bcfa0, C4<1>, C4<1>;
v0x6000025e20a0_0 .net *"_ivl_0", 3 0, L_0x6000027bcbe0;  1 drivers
L_0x1300da408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000025e2130_0 .net/2u *"_ivl_11", 2 0, L_0x1300da408;  1 drivers
v0x6000025e21c0_0 .net *"_ivl_13", 0 0, L_0x6000027bcdc0;  1 drivers
L_0x1300da450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025e2250_0 .net/2u *"_ivl_15", 2 0, L_0x1300da450;  1 drivers
v0x6000025e22e0_0 .net *"_ivl_17", 0 0, L_0x6000027bce60;  1 drivers
v0x6000025e2370_0 .net *"_ivl_20", 0 0, L_0x600003db7250;  1 drivers
v0x6000025e2400_0 .net *"_ivl_22", 0 0, L_0x600003db72c0;  1 drivers
v0x6000025e2490_0 .net *"_ivl_24", 0 0, L_0x600003db7330;  1 drivers
v0x6000025e2520_0 .net *"_ivl_25", 31 0, L_0x6000027bcf00;  1 drivers
L_0x1300da498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e25b0_0 .net *"_ivl_28", 15 0, L_0x1300da498;  1 drivers
L_0x1300da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000025e2640_0 .net/2u *"_ivl_29", 31 0, L_0x1300da4e0;  1 drivers
L_0x1300da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025e26d0_0 .net *"_ivl_3", 1 0, L_0x1300da378;  1 drivers
v0x6000025e2760_0 .net *"_ivl_31", 0 0, L_0x6000027bcfa0;  1 drivers
L_0x1300da3c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000025e27f0_0 .net/2u *"_ivl_4", 3 0, L_0x1300da3c0;  1 drivers
v0x6000025e2880_0 .net *"_ivl_6", 0 0, L_0x6000027bcc80;  1 drivers
v0x6000025e2910_0 .net "do_clear", 0 0, L_0x600003db73a0;  1 drivers
v0x6000025e29a0_0 .net "load_weight", 0 0, L_0x600003db71e0;  1 drivers
v0x6000025e2a30_0 .net "weight_in", 7 0, L_0x6000027bcd20;  1 drivers
L_0x6000027bcbe0 .concat [ 2 2 0 0], v0x6000025d6b50_0, L_0x1300da378;
L_0x6000027bcc80 .cmp/eq 4, L_0x6000027bcbe0, L_0x1300da3c0;
L_0x6000027bcdc0 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da408;
L_0x6000027bce60 .cmp/eq 3, v0x6000025dc990_0, L_0x1300da450;
L_0x6000027bcf00 .concat [ 16 16 0 0], v0x6000025dc090_0, L_0x1300da498;
L_0x6000027bcfa0 .cmp/eq 32, L_0x6000027bcf00, L_0x1300da4e0;
S_0x1380ce120 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1380cdfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003885580 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x6000038855c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000025e1560_0 .net *"_ivl_11", 0 0, L_0x6000027bd220;  1 drivers
v0x6000025e15f0_0 .net *"_ivl_12", 15 0, L_0x6000027bd2c0;  1 drivers
v0x6000025e1680_0 .net/s *"_ivl_4", 15 0, L_0x6000027bd040;  1 drivers
v0x6000025e1710_0 .net/s *"_ivl_6", 15 0, L_0x6000027bd0e0;  1 drivers
v0x6000025e17a0_0 .net/s "a_signed", 7 0, v0x6000025e1950_0;  1 drivers
v0x6000025e1830_0 .net "act_in", 7 0, v0x6000025e0360_0;  alias, 1 drivers
v0x6000025e18c0_0 .var "act_out", 7 0;
v0x6000025e1950_0 .var "act_reg", 7 0;
v0x6000025e19e0_0 .net "clear_acc", 0 0, L_0x600003db73a0;  alias, 1 drivers
v0x6000025e1a70_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025e1b00_0 .net "enable", 0 0, L_0x600003db7b80;  alias, 1 drivers
v0x6000025e1b90_0 .net "load_weight", 0 0, L_0x600003db71e0;  alias, 1 drivers
v0x6000025e1c20_0 .net/s "product", 15 0, L_0x6000027bd180;  1 drivers
v0x6000025e1cb0_0 .net/s "product_ext", 31 0, L_0x6000027bd360;  1 drivers
v0x6000025e1d40_0 .net "psum_in", 31 0, v0x6000025e47e0_0;  alias, 1 drivers
v0x6000025e1dd0_0 .var "psum_out", 31 0;
v0x6000025e1e60_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025e1ef0_0 .net/s "w_signed", 7 0, v0x6000025e2010_0;  1 drivers
v0x6000025e1f80_0 .net "weight_in", 7 0, L_0x6000027bcd20;  alias, 1 drivers
v0x6000025e2010_0 .var "weight_reg", 7 0;
L_0x6000027bd040 .extend/s 16, v0x6000025e1950_0;
L_0x6000027bd0e0 .extend/s 16, v0x6000025e2010_0;
L_0x6000027bd180 .arith/mult 16, L_0x6000027bd040, L_0x6000027bd0e0;
L_0x6000027bd220 .part L_0x6000027bd180, 15, 1;
LS_0x6000027bd2c0_0_0 .concat [ 1 1 1 1], L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220;
LS_0x6000027bd2c0_0_4 .concat [ 1 1 1 1], L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220;
LS_0x6000027bd2c0_0_8 .concat [ 1 1 1 1], L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220;
LS_0x6000027bd2c0_0_12 .concat [ 1 1 1 1], L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220, L_0x6000027bd220;
L_0x6000027bd2c0 .concat [ 4 4 4 4], LS_0x6000027bd2c0_0_0, LS_0x6000027bd2c0_0_4, LS_0x6000027bd2c0_0_8, LS_0x6000027bd2c0_0_12;
L_0x6000027bd360 .concat [ 16 16 0 0], L_0x6000027bd180, L_0x6000027bd2c0;
S_0x1380ce290 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a5c0 .param/l "row" 1 10 198, +C4<00>;
L_0x600003db4230 .functor BUFZ 8, v0x6000025f4870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380ce400 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a640 .param/l "row" 1 10 198, +C4<01>;
L_0x600003db42a0 .functor BUFZ 8, v0x6000025f4b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380ce570 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a6c0 .param/l "row" 1 10 198, +C4<010>;
L_0x600003db4310 .functor BUFZ 8, v0x6000025f4e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380ce6e0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a740 .param/l "row" 1 10 198, +C4<011>;
L_0x600003db4380 .functor BUFZ 8, v0x6000025f50e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1380ce850 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a7c0 .param/l "col" 1 10 279, +C4<00>;
L_0x600003db7870 .functor BUFZ 32, v0x6000025f4510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000025e2ac0_0 .net *"_ivl_2", 31 0, L_0x600003db7870;  1 drivers
S_0x1380ce9c0 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a840 .param/l "col" 1 10 279, +C4<01>;
L_0x600003db78e0 .functor BUFZ 32, v0x6000025f4630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000025e2b50_0 .net *"_ivl_2", 31 0, L_0x600003db78e0;  1 drivers
S_0x1380d2370 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a8c0 .param/l "col" 1 10 279, +C4<010>;
L_0x600003db7950 .functor BUFZ 32, v0x6000025f4750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000025e2be0_0 .net *"_ivl_2", 31 0, L_0x600003db7950;  1 drivers
S_0x1380d24e0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a940 .param/l "col" 1 10 279, +C4<011>;
L_0x600003db79c0 .functor BUFZ 32, L_0x600003db7800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000025e2c70_0 .net *"_ivl_2", 31 0, L_0x600003db79c0;  1 drivers
S_0x1380d2650 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8a9c0 .param/l "col" 1 10 206, +C4<00>;
S_0x1380d27c0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8aa40 .param/l "col" 1 10 206, +C4<01>;
S_0x1380d2930 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8aac0 .param/l "col" 1 10 206, +C4<010>;
S_0x1380d2aa0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x1380996c0;
 .timescale 0 0;
P_0x600000c8ab40 .param/l "col" 1 10 206, +C4<011>;
S_0x1380d3010 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x1380c8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1380d3180 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x1380d31c0 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x1380d3200 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x1380d3240 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x1380d3280 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x1380d32c0 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x600003db0930 .functor BUFZ 256, v0x6000025df3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db09a0 .functor BUFZ 256, v0x6000025dff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0a10 .functor BUFZ 256, v0x6000025ded00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000025de2e0_0 .var/i "b", 31 0;
v0x6000025de370 .array "bank_addr", 3 0, 7 0;
v0x6000025de400_0 .net "bank_dma", 1 0, L_0x6000027b8fa0;  1 drivers
v0x6000025de490_0 .var "bank_dma_d", 1 0;
v0x6000025de520_0 .net "bank_mxu_a", 1 0, L_0x6000027b8dc0;  1 drivers
v0x6000025de5b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000025de640_0 .net "bank_mxu_o", 1 0, L_0x6000027b8e60;  1 drivers
v0x6000025de6d0_0 .net "bank_mxu_w", 1 0, L_0x6000027b8d20;  1 drivers
v0x6000025de760_0 .var "bank_mxu_w_d", 1 0;
v0x6000025de7f0 .array "bank_rdata", 3 0;
v0x6000025de7f0_0 .net v0x6000025de7f0 0, 255 0, v0x6000025dcf30_0; 1 drivers
v0x6000025de7f0_1 .net v0x6000025de7f0 1, 255 0, v0x6000025dd440_0; 1 drivers
v0x6000025de7f0_2 .net v0x6000025de7f0 2, 255 0, v0x6000025dd950_0; 1 drivers
v0x6000025de7f0_3 .net v0x6000025de7f0 3, 255 0, v0x6000025dde60_0; 1 drivers
v0x6000025de880_0 .var "bank_re", 3 0;
v0x6000025de910_0 .net "bank_vpu", 1 0, L_0x6000027b8f00;  1 drivers
v0x6000025de9a0_0 .var "bank_vpu_d", 1 0;
v0x6000025dea30 .array "bank_wdata", 3 0, 255 0;
v0x6000025deac0_0 .var "bank_we", 3 0;
v0x6000025deb50_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025debe0_0 .net "dma_addr", 19 0, v0x6000025f8e10_0;  alias, 1 drivers
v0x6000025dec70_0 .net "dma_rdata", 255 0, L_0x600003db0a10;  alias, 1 drivers
v0x6000025ded00_0 .var "dma_rdata_reg", 255 0;
v0x6000025ded90_0 .net "dma_re", 0 0, L_0x600003db03f0;  alias, 1 drivers
v0x6000025dee20_0 .net "dma_ready", 0 0, L_0x6000027b95e0;  alias, 1 drivers
v0x6000025deeb0_0 .net "dma_wdata", 255 0, L_0x600003db0310;  alias, 1 drivers
v0x6000025def40_0 .net "dma_we", 0 0, L_0x600003db0380;  alias, 1 drivers
v0x6000025defd0_0 .var "grant_dma", 3 0;
v0x6000025df060_0 .var "grant_mxu_a", 3 0;
v0x6000025df0f0_0 .var "grant_mxu_o", 3 0;
v0x6000025df180_0 .var "grant_mxu_w", 3 0;
v0x6000025df210_0 .var "grant_vpu", 3 0;
v0x6000025df2a0_0 .net "mxu_a_addr", 19 0, L_0x6000027be120;  alias, 1 drivers
v0x6000025df330_0 .net "mxu_a_rdata", 255 0, L_0x600003db0930;  alias, 1 drivers
v0x6000025df3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000025df450_0 .net "mxu_a_re", 0 0, L_0x6000027be1c0;  alias, 1 drivers
v0x6000025df4e0_0 .net "mxu_a_ready", 0 0, L_0x6000027b94a0;  alias, 1 drivers
v0x6000025df570_0 .net "mxu_o_addr", 19 0, L_0x6000027be3a0;  alias, 1 drivers
v0x6000025df600_0 .net "mxu_o_ready", 0 0, L_0x6000027b9540;  alias, 1 drivers
v0x6000025df690_0 .net "mxu_o_wdata", 255 0, L_0x6000027be580;  alias, 1 drivers
v0x6000025df720_0 .net "mxu_o_we", 0 0, L_0x600003db7e20;  alias, 1 drivers
v0x6000025df7b0_0 .net "mxu_w_addr", 19 0, L_0x6000027bdea0;  alias, 1 drivers
v0x6000025df840_0 .net "mxu_w_rdata", 255 0, v0x6000025df8d0_0;  alias, 1 drivers
v0x6000025df8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000025df960_0 .net "mxu_w_re", 0 0, L_0x6000027bdf40;  alias, 1 drivers
v0x6000025df9f0_0 .net "mxu_w_ready", 0 0, L_0x6000027b9360;  alias, 1 drivers
v0x6000025dfa80_0 .var "req_dma", 3 0;
v0x6000025dfb10_0 .var "req_mxu_a", 3 0;
v0x6000025dfba0_0 .var "req_mxu_o", 3 0;
v0x6000025dfc30_0 .var "req_mxu_w", 3 0;
v0x6000025dfcc0_0 .var "req_vpu", 3 0;
v0x6000025dfd50_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025dfde0_0 .net "vpu_addr", 19 0, v0x6000025d9710_0;  alias, 1 drivers
v0x6000025dfe70_0 .net "vpu_rdata", 255 0, L_0x600003db09a0;  alias, 1 drivers
v0x6000025dff00_0 .var "vpu_rdata_reg", 255 0;
v0x6000025d8000_0 .net "vpu_re", 0 0, L_0x600003db01c0;  alias, 1 drivers
v0x6000025d8090_0 .net "vpu_ready", 0 0, L_0x6000027b9400;  alias, 1 drivers
v0x6000025d8120_0 .net "vpu_wdata", 255 0, L_0x600003db00e0;  alias, 1 drivers
v0x6000025d81b0_0 .net "vpu_we", 0 0, L_0x600003db0150;  alias, 1 drivers
v0x6000025d8240_0 .net "word_dma", 7 0, L_0x6000027b92c0;  1 drivers
v0x6000025d82d0_0 .net "word_mxu_a", 7 0, L_0x6000027b90e0;  1 drivers
v0x6000025d8360_0 .net "word_mxu_o", 7 0, L_0x6000027b9180;  1 drivers
v0x6000025d83f0_0 .net "word_mxu_w", 7 0, L_0x6000027b9040;  1 drivers
v0x6000025d8480_0 .net "word_vpu", 7 0, L_0x6000027b9220;  1 drivers
E_0x600000c8b340/0 .event anyedge, v0x6000025de760_0, v0x6000025dcf30_0, v0x6000025dd440_0, v0x6000025dd950_0;
E_0x600000c8b340/1 .event anyedge, v0x6000025dde60_0, v0x6000025de5b0_0, v0x6000025de9a0_0, v0x6000025de490_0;
E_0x600000c8b340 .event/or E_0x600000c8b340/0, E_0x600000c8b340/1;
E_0x600000c8b3c0/0 .event anyedge, v0x6000025dfc30_0, v0x6000025dfb10_0, v0x6000025dfba0_0, v0x6000025dfcc0_0;
E_0x600000c8b3c0/1 .event anyedge, v0x6000025dfa80_0, v0x6000025df180_0, v0x6000025d83f0_0, v0x6000025df060_0;
E_0x600000c8b3c0/2 .event anyedge, v0x6000025d82d0_0, v0x6000025df0f0_0, v0x6000025d8360_0, v0x6000025df690_0;
E_0x600000c8b3c0/3 .event anyedge, v0x6000025df210_0, v0x6000025d8480_0, v0x6000025d8120_0, v0x6000025d81b0_0;
E_0x600000c8b3c0/4 .event anyedge, v0x6000025d8000_0, v0x6000025defd0_0, v0x6000025d8240_0, v0x6000025f90e0_0;
E_0x600000c8b3c0/5 .event anyedge, v0x6000025f9200_0, v0x6000025f8f30_0;
E_0x600000c8b3c0 .event/or E_0x600000c8b3c0/0, E_0x600000c8b3c0/1, E_0x600000c8b3c0/2, E_0x600000c8b3c0/3, E_0x600000c8b3c0/4, E_0x600000c8b3c0/5;
E_0x600000c8b400/0 .event anyedge, v0x6000025df960_0, v0x6000025de6d0_0, v0x6000025df450_0, v0x6000025de520_0;
E_0x600000c8b400/1 .event anyedge, v0x6000025df720_0, v0x6000025de640_0, v0x6000025d81b0_0, v0x6000025d8000_0;
E_0x600000c8b400/2 .event anyedge, v0x6000025de910_0, v0x6000025f9200_0, v0x6000025f8f30_0, v0x6000025de400_0;
E_0x600000c8b400 .event/or E_0x600000c8b400/0, E_0x600000c8b400/1, E_0x600000c8b400/2;
L_0x6000027b8820 .part v0x6000025deac0_0, 0, 1;
L_0x6000027b88c0 .part v0x6000025de880_0, 0, 1;
L_0x6000027b8960 .part v0x6000025deac0_0, 1, 1;
L_0x6000027b8a00 .part v0x6000025de880_0, 1, 1;
L_0x6000027b8aa0 .part v0x6000025deac0_0, 2, 1;
L_0x6000027b8b40 .part v0x6000025de880_0, 2, 1;
L_0x6000027b8be0 .part v0x6000025deac0_0, 3, 1;
L_0x6000027b8c80 .part v0x6000025de880_0, 3, 1;
L_0x6000027b8d20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027bdea0 (v0x6000025de0a0_0) S_0x1380d40f0;
L_0x6000027b8dc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027be120 (v0x6000025de0a0_0) S_0x1380d40f0;
L_0x6000027b8e60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000027be3a0 (v0x6000025de0a0_0) S_0x1380d40f0;
L_0x6000027b8f00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000025d9710_0 (v0x6000025de0a0_0) S_0x1380d40f0;
L_0x6000027b8fa0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000025f8e10_0 (v0x6000025de0a0_0) S_0x1380d40f0;
L_0x6000027b9040 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027bdea0 (v0x6000025de1c0_0) S_0x1380d4260;
L_0x6000027b90e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027be120 (v0x6000025de1c0_0) S_0x1380d4260;
L_0x6000027b9180 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000027be3a0 (v0x6000025de1c0_0) S_0x1380d4260;
L_0x6000027b9220 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000025d9710_0 (v0x6000025de1c0_0) S_0x1380d4260;
L_0x6000027b92c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000025f8e10_0 (v0x6000025de1c0_0) S_0x1380d4260;
L_0x6000027b9360 .part/v v0x6000025df180_0, L_0x6000027b8d20, 1;
L_0x6000027b94a0 .part/v v0x6000025df060_0, L_0x6000027b8dc0, 1;
L_0x6000027b9540 .part/v v0x6000025df0f0_0, L_0x6000027b8e60, 1;
L_0x6000027b9400 .part/v v0x6000025df210_0, L_0x6000027b8f00, 1;
L_0x6000027b95e0 .part/v v0x6000025defd0_0, L_0x6000027b8fa0, 1;
S_0x1380d3570 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x1380d3010;
 .timescale 0 0;
P_0x600000c8b440 .param/l "i" 1 12 184, +C4<00>;
S_0x1380d36e0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380d3570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003884b00 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003884b40 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x6000025de370_0 .array/port v0x6000025de370, 0;
v0x6000025dccf0_0 .net "addr", 7 0, v0x6000025de370_0;  1 drivers
v0x6000025dcd80_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025dce10_0 .var/i "i", 31 0;
v0x6000025dcea0 .array "mem", 255 0, 255 0;
v0x6000025dcf30_0 .var "rdata", 255 0;
v0x6000025dcfc0_0 .net "re", 0 0, L_0x6000027b88c0;  1 drivers
v0x6000025dea30_0 .array/port v0x6000025dea30, 0;
v0x6000025dd050_0 .net "wdata", 255 0, v0x6000025dea30_0;  1 drivers
v0x6000025dd0e0_0 .net "we", 0 0, L_0x6000027b8820;  1 drivers
S_0x1380d3850 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x1380d3010;
 .timescale 0 0;
P_0x600000c8b580 .param/l "i" 1 12 184, +C4<01>;
S_0x1380d39c0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380d3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003885600 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003885640 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x6000025de370_1 .array/port v0x6000025de370, 1;
v0x6000025dd200_0 .net "addr", 7 0, v0x6000025de370_1;  1 drivers
v0x6000025dd290_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025dd320_0 .var/i "i", 31 0;
v0x6000025dd3b0 .array "mem", 255 0, 255 0;
v0x6000025dd440_0 .var "rdata", 255 0;
v0x6000025dd4d0_0 .net "re", 0 0, L_0x6000027b8a00;  1 drivers
v0x6000025dea30_1 .array/port v0x6000025dea30, 1;
v0x6000025dd560_0 .net "wdata", 255 0, v0x6000025dea30_1;  1 drivers
v0x6000025dd5f0_0 .net "we", 0 0, L_0x6000027b8960;  1 drivers
S_0x1380d3b30 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x1380d3010;
 .timescale 0 0;
P_0x600000c8b6c0 .param/l "i" 1 12 184, +C4<010>;
S_0x1380d3ca0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380d3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003885680 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x6000038856c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x6000025de370_2 .array/port v0x6000025de370, 2;
v0x6000025dd710_0 .net "addr", 7 0, v0x6000025de370_2;  1 drivers
v0x6000025dd7a0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025dd830_0 .var/i "i", 31 0;
v0x6000025dd8c0 .array "mem", 255 0, 255 0;
v0x6000025dd950_0 .var "rdata", 255 0;
v0x6000025dd9e0_0 .net "re", 0 0, L_0x6000027b8b40;  1 drivers
v0x6000025dea30_2 .array/port v0x6000025dea30, 2;
v0x6000025dda70_0 .net "wdata", 255 0, v0x6000025dea30_2;  1 drivers
v0x6000025ddb00_0 .net "we", 0 0, L_0x6000027b8aa0;  1 drivers
S_0x1380d3e10 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x1380d3010;
 .timescale 0 0;
P_0x600000c8b800 .param/l "i" 1 12 184, +C4<011>;
S_0x1380d3f80 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1380d3e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003885700 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003885740 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x6000025de370_3 .array/port v0x6000025de370, 3;
v0x6000025ddc20_0 .net "addr", 7 0, v0x6000025de370_3;  1 drivers
v0x6000025ddcb0_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025ddd40_0 .var/i "i", 31 0;
v0x6000025dddd0 .array "mem", 255 0, 255 0;
v0x6000025dde60_0 .var "rdata", 255 0;
v0x6000025ddef0_0 .net "re", 0 0, L_0x6000027b8c80;  1 drivers
v0x6000025dea30_3 .array/port v0x6000025dea30, 3;
v0x6000025ddf80_0 .net "wdata", 255 0, v0x6000025dea30_3;  1 drivers
v0x6000025de010_0 .net "we", 0 0, L_0x6000027b8be0;  1 drivers
S_0x1380d40f0 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x1380d3010;
 .timescale 0 0;
v0x6000025de0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1380d40f0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000025de0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000025de0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1380d4260 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x1380d3010;
 .timescale 0 0;
v0x6000025de1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1380d4260
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x6000025de1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1380d45d0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x1380c8cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12f822000 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x12f822040 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x12f822080 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x12f8220c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x12f822100 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x12f822140 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x12f822180 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x12f8221c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x12f822200 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x12f822240 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x12f822280 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x12f8222c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x12f822300 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x12f822340 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x12f822380 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x12f8223c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x12f822400 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x12f822440 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x12f822480 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x12f8224c0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x12f822500 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x12f822540 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x12f822580 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x12f8225c0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x12f822600 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x12f822640 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x12f822680 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x12f8226c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x12f822700 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x600003db7f70 .functor BUFZ 256, L_0x6000027b8000, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dbbf70 .functor BUFZ 256, L_0x6000027b8140, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0000 .functor BUFZ 1, v0x6000025d8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600003db00e0 .functor BUFZ 256, v0x6000025d9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003db0150 .functor BUFZ 1, v0x6000025d9b90_0, C4<0>, C4<0>, C4<0>;
L_0x600003db01c0 .functor BUFZ 1, v0x6000025d98c0_0, C4<0>, C4<0>, C4<0>;
v0x6000025d8510_0 .net *"_ivl_48", 255 0, L_0x6000027b8000;  1 drivers
v0x6000025d85a0_0 .net *"_ivl_50", 6 0, L_0x6000027b80a0;  1 drivers
L_0x1300dabe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d8630_0 .net *"_ivl_53", 1 0, L_0x1300dabe8;  1 drivers
v0x6000025d86c0_0 .net *"_ivl_56", 255 0, L_0x6000027b8140;  1 drivers
v0x6000025d8750_0 .net *"_ivl_58", 6 0, L_0x6000027b81e0;  1 drivers
L_0x1300dac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000025d87e0_0 .net *"_ivl_61", 1 0, L_0x1300dac30;  1 drivers
L_0x1300dac78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000025d8870_0 .net/2u *"_ivl_64", 2 0, L_0x1300dac78;  1 drivers
v0x6000025d8900_0 .var "addr_reg", 19 0;
v0x6000025d8990_0 .var "alu_result", 255 0;
v0x6000025d8a20_0 .net "clk", 0 0, v0x6000025ccab0_0;  alias, 1 drivers
v0x6000025d8ab0_0 .net "cmd", 127 0, v0x6000025f4240_0;  alias, 1 drivers
v0x6000025d8b40_0 .net "cmd_done", 0 0, L_0x600003db0000;  alias, 1 drivers
v0x6000025d8bd0_0 .net "cmd_ready", 0 0, L_0x6000027b8280;  alias, 1 drivers
v0x6000025d8c60_0 .var "cmd_reg", 127 0;
v0x6000025d8cf0_0 .net "cmd_valid", 0 0, L_0x600003dbbcd0;  alias, 1 drivers
v0x6000025d8d80_0 .net "count", 15 0, L_0x6000027bff20;  1 drivers
v0x6000025d8e10_0 .var "count_reg", 15 0;
v0x6000025d8ea0_0 .var "done_reg", 0 0;
v0x6000025d8f30_0 .var "elem_count", 15 0;
v0x6000025d8fc0_0 .net "imm", 15 0, L_0x6000027bfde0;  1 drivers
v0x6000025d9050_0 .var "imm_reg", 15 0;
v0x6000025d90e0_0 .var/i "lane", 31 0;
v0x6000025d9170 .array "lane_a", 15 0;
v0x6000025d9170_0 .net v0x6000025d9170 0, 15 0, L_0x6000027be6c0; 1 drivers
v0x6000025d9170_1 .net v0x6000025d9170 1, 15 0, L_0x6000027be800; 1 drivers
v0x6000025d9170_2 .net v0x6000025d9170 2, 15 0, L_0x6000027be940; 1 drivers
v0x6000025d9170_3 .net v0x6000025d9170 3, 15 0, L_0x6000027bea80; 1 drivers
v0x6000025d9170_4 .net v0x6000025d9170 4, 15 0, L_0x6000027bebc0; 1 drivers
v0x6000025d9170_5 .net v0x6000025d9170 5, 15 0, L_0x6000027bed00; 1 drivers
v0x6000025d9170_6 .net v0x6000025d9170 6, 15 0, L_0x6000027bee40; 1 drivers
v0x6000025d9170_7 .net v0x6000025d9170 7, 15 0, L_0x6000027bef80; 1 drivers
v0x6000025d9170_8 .net v0x6000025d9170 8, 15 0, L_0x6000027bf0c0; 1 drivers
v0x6000025d9170_9 .net v0x6000025d9170 9, 15 0, L_0x6000027bf200; 1 drivers
v0x6000025d9170_10 .net v0x6000025d9170 10, 15 0, L_0x6000027bf3e0; 1 drivers
v0x6000025d9170_11 .net v0x6000025d9170 11, 15 0, L_0x6000027bf480; 1 drivers
v0x6000025d9170_12 .net v0x6000025d9170 12, 15 0, L_0x6000027bf5c0; 1 drivers
v0x6000025d9170_13 .net v0x6000025d9170 13, 15 0, L_0x6000027bf700; 1 drivers
v0x6000025d9170_14 .net v0x6000025d9170 14, 15 0, L_0x6000027bf840; 1 drivers
v0x6000025d9170_15 .net v0x6000025d9170 15, 15 0, L_0x6000027bf980; 1 drivers
v0x6000025d9200 .array "lane_b", 15 0;
v0x6000025d9200_0 .net v0x6000025d9200 0, 15 0, L_0x6000027be760; 1 drivers
v0x6000025d9200_1 .net v0x6000025d9200 1, 15 0, L_0x6000027be8a0; 1 drivers
v0x6000025d9200_2 .net v0x6000025d9200 2, 15 0, L_0x6000027be9e0; 1 drivers
v0x6000025d9200_3 .net v0x6000025d9200 3, 15 0, L_0x6000027beb20; 1 drivers
v0x6000025d9200_4 .net v0x6000025d9200 4, 15 0, L_0x6000027bec60; 1 drivers
v0x6000025d9200_5 .net v0x6000025d9200 5, 15 0, L_0x6000027beda0; 1 drivers
v0x6000025d9200_6 .net v0x6000025d9200 6, 15 0, L_0x6000027beee0; 1 drivers
v0x6000025d9200_7 .net v0x6000025d9200 7, 15 0, L_0x6000027bf020; 1 drivers
v0x6000025d9200_8 .net v0x6000025d9200 8, 15 0, L_0x6000027bf160; 1 drivers
v0x6000025d9200_9 .net v0x6000025d9200 9, 15 0, L_0x6000027bf340; 1 drivers
v0x6000025d9200_10 .net v0x6000025d9200 10, 15 0, L_0x6000027bf2a0; 1 drivers
v0x6000025d9200_11 .net v0x6000025d9200 11, 15 0, L_0x6000027bf520; 1 drivers
v0x6000025d9200_12 .net v0x6000025d9200 12, 15 0, L_0x6000027bf660; 1 drivers
v0x6000025d9200_13 .net v0x6000025d9200 13, 15 0, L_0x6000027bf7a0; 1 drivers
v0x6000025d9200_14 .net v0x6000025d9200 14, 15 0, L_0x6000027bf8e0; 1 drivers
v0x6000025d9200_15 .net v0x6000025d9200 15, 15 0, L_0x6000027bfa20; 1 drivers
v0x6000025d9290 .array "lane_result", 15 0, 15 0;
v0x6000025d9320_0 .net "mem_addr", 19 0, L_0x6000027bfe80;  1 drivers
v0x6000025d93b0_0 .var "mem_addr_reg", 19 0;
v0x6000025d9440_0 .net "opcode", 7 0, L_0x6000027bfac0;  1 drivers
v0x6000025d94d0_0 .var "reduce_result", 15 0;
v0x6000025d9560 .array "reduce_tree", 79 0, 15 0;
v0x6000025d95f0_0 .net "rst_n", 0 0, v0x6000025ce010_0;  alias, 1 drivers
v0x6000025d9680_0 .net "sram_addr", 19 0, v0x6000025d9710_0;  alias, 1 drivers
v0x6000025d9710_0 .var "sram_addr_reg", 19 0;
v0x6000025d97a0_0 .net "sram_rdata", 255 0, L_0x600003db09a0;  alias, 1 drivers
v0x6000025d9830_0 .net "sram_re", 0 0, L_0x600003db01c0;  alias, 1 drivers
v0x6000025d98c0_0 .var "sram_re_reg", 0 0;
v0x6000025d9950_0 .net "sram_ready", 0 0, L_0x6000027b9400;  alias, 1 drivers
v0x6000025d99e0_0 .net "sram_wdata", 255 0, L_0x600003db00e0;  alias, 1 drivers
v0x6000025d9a70_0 .var "sram_wdata_reg", 255 0;
v0x6000025d9b00_0 .net "sram_we", 0 0, L_0x600003db0150;  alias, 1 drivers
v0x6000025d9b90_0 .var "sram_we_reg", 0 0;
v0x6000025d9c20_0 .var/i "stage", 31 0;
v0x6000025d9cb0_0 .var "state", 2 0;
v0x6000025d9d40_0 .net "subop", 7 0, L_0x6000027bfb60;  1 drivers
v0x6000025d9dd0_0 .var "subop_reg", 7 0;
v0x6000025d9e60_0 .net "vd", 4 0, L_0x6000027bfc00;  1 drivers
v0x6000025d9ef0_0 .var "vd_reg", 4 0;
v0x6000025d9f80 .array "vrf", 31 0, 255 0;
v0x6000025da010_0 .net "vs1", 4 0, L_0x6000027bfca0;  1 drivers
v0x6000025da0a0_0 .net "vs1_data", 255 0, L_0x600003db7f70;  1 drivers
v0x6000025da130_0 .var "vs1_reg", 4 0;
v0x6000025da1c0_0 .net "vs2", 4 0, L_0x6000027bfd40;  1 drivers
v0x6000025da250_0 .net "vs2_data", 255 0, L_0x600003dbbf70;  1 drivers
v0x6000025da2e0_0 .var "vs2_reg", 4 0;
E_0x600000c84100/0 .event anyedge, v0x6000025d9170_0, v0x6000025d9170_1, v0x6000025d9170_2, v0x6000025d9170_3;
E_0x600000c84100/1 .event anyedge, v0x6000025d9170_4, v0x6000025d9170_5, v0x6000025d9170_6, v0x6000025d9170_7;
E_0x600000c84100/2 .event anyedge, v0x6000025d9170_8, v0x6000025d9170_9, v0x6000025d9170_10, v0x6000025d9170_11;
E_0x600000c84100/3 .event anyedge, v0x6000025d9170_12, v0x6000025d9170_13, v0x6000025d9170_14, v0x6000025d9170_15;
v0x6000025d9560_0 .array/port v0x6000025d9560, 0;
v0x6000025d9560_1 .array/port v0x6000025d9560, 1;
v0x6000025d9560_2 .array/port v0x6000025d9560, 2;
E_0x600000c84100/4 .event anyedge, v0x6000025d9dd0_0, v0x6000025d9560_0, v0x6000025d9560_1, v0x6000025d9560_2;
v0x6000025d9560_3 .array/port v0x6000025d9560, 3;
v0x6000025d9560_4 .array/port v0x6000025d9560, 4;
v0x6000025d9560_5 .array/port v0x6000025d9560, 5;
v0x6000025d9560_6 .array/port v0x6000025d9560, 6;
E_0x600000c84100/5 .event anyedge, v0x6000025d9560_3, v0x6000025d9560_4, v0x6000025d9560_5, v0x6000025d9560_6;
v0x6000025d9560_7 .array/port v0x6000025d9560, 7;
v0x6000025d9560_8 .array/port v0x6000025d9560, 8;
v0x6000025d9560_9 .array/port v0x6000025d9560, 9;
v0x6000025d9560_10 .array/port v0x6000025d9560, 10;
E_0x600000c84100/6 .event anyedge, v0x6000025d9560_7, v0x6000025d9560_8, v0x6000025d9560_9, v0x6000025d9560_10;
v0x6000025d9560_11 .array/port v0x6000025d9560, 11;
v0x6000025d9560_12 .array/port v0x6000025d9560, 12;
v0x6000025d9560_13 .array/port v0x6000025d9560, 13;
v0x6000025d9560_14 .array/port v0x6000025d9560, 14;
E_0x600000c84100/7 .event anyedge, v0x6000025d9560_11, v0x6000025d9560_12, v0x6000025d9560_13, v0x6000025d9560_14;
v0x6000025d9560_15 .array/port v0x6000025d9560, 15;
v0x6000025d9560_16 .array/port v0x6000025d9560, 16;
v0x6000025d9560_17 .array/port v0x6000025d9560, 17;
v0x6000025d9560_18 .array/port v0x6000025d9560, 18;
E_0x600000c84100/8 .event anyedge, v0x6000025d9560_15, v0x6000025d9560_16, v0x6000025d9560_17, v0x6000025d9560_18;
v0x6000025d9560_19 .array/port v0x6000025d9560, 19;
v0x6000025d9560_20 .array/port v0x6000025d9560, 20;
v0x6000025d9560_21 .array/port v0x6000025d9560, 21;
v0x6000025d9560_22 .array/port v0x6000025d9560, 22;
E_0x600000c84100/9 .event anyedge, v0x6000025d9560_19, v0x6000025d9560_20, v0x6000025d9560_21, v0x6000025d9560_22;
v0x6000025d9560_23 .array/port v0x6000025d9560, 23;
v0x6000025d9560_24 .array/port v0x6000025d9560, 24;
v0x6000025d9560_25 .array/port v0x6000025d9560, 25;
v0x6000025d9560_26 .array/port v0x6000025d9560, 26;
E_0x600000c84100/10 .event anyedge, v0x6000025d9560_23, v0x6000025d9560_24, v0x6000025d9560_25, v0x6000025d9560_26;
v0x6000025d9560_27 .array/port v0x6000025d9560, 27;
v0x6000025d9560_28 .array/port v0x6000025d9560, 28;
v0x6000025d9560_29 .array/port v0x6000025d9560, 29;
v0x6000025d9560_30 .array/port v0x6000025d9560, 30;
E_0x600000c84100/11 .event anyedge, v0x6000025d9560_27, v0x6000025d9560_28, v0x6000025d9560_29, v0x6000025d9560_30;
v0x6000025d9560_31 .array/port v0x6000025d9560, 31;
v0x6000025d9560_32 .array/port v0x6000025d9560, 32;
v0x6000025d9560_33 .array/port v0x6000025d9560, 33;
v0x6000025d9560_34 .array/port v0x6000025d9560, 34;
E_0x600000c84100/12 .event anyedge, v0x6000025d9560_31, v0x6000025d9560_32, v0x6000025d9560_33, v0x6000025d9560_34;
v0x6000025d9560_35 .array/port v0x6000025d9560, 35;
v0x6000025d9560_36 .array/port v0x6000025d9560, 36;
v0x6000025d9560_37 .array/port v0x6000025d9560, 37;
v0x6000025d9560_38 .array/port v0x6000025d9560, 38;
E_0x600000c84100/13 .event anyedge, v0x6000025d9560_35, v0x6000025d9560_36, v0x6000025d9560_37, v0x6000025d9560_38;
v0x6000025d9560_39 .array/port v0x6000025d9560, 39;
v0x6000025d9560_40 .array/port v0x6000025d9560, 40;
v0x6000025d9560_41 .array/port v0x6000025d9560, 41;
v0x6000025d9560_42 .array/port v0x6000025d9560, 42;
E_0x600000c84100/14 .event anyedge, v0x6000025d9560_39, v0x6000025d9560_40, v0x6000025d9560_41, v0x6000025d9560_42;
v0x6000025d9560_43 .array/port v0x6000025d9560, 43;
v0x6000025d9560_44 .array/port v0x6000025d9560, 44;
v0x6000025d9560_45 .array/port v0x6000025d9560, 45;
v0x6000025d9560_46 .array/port v0x6000025d9560, 46;
E_0x600000c84100/15 .event anyedge, v0x6000025d9560_43, v0x6000025d9560_44, v0x6000025d9560_45, v0x6000025d9560_46;
v0x6000025d9560_47 .array/port v0x6000025d9560, 47;
v0x6000025d9560_48 .array/port v0x6000025d9560, 48;
v0x6000025d9560_49 .array/port v0x6000025d9560, 49;
v0x6000025d9560_50 .array/port v0x6000025d9560, 50;
E_0x600000c84100/16 .event anyedge, v0x6000025d9560_47, v0x6000025d9560_48, v0x6000025d9560_49, v0x6000025d9560_50;
v0x6000025d9560_51 .array/port v0x6000025d9560, 51;
v0x6000025d9560_52 .array/port v0x6000025d9560, 52;
v0x6000025d9560_53 .array/port v0x6000025d9560, 53;
v0x6000025d9560_54 .array/port v0x6000025d9560, 54;
E_0x600000c84100/17 .event anyedge, v0x6000025d9560_51, v0x6000025d9560_52, v0x6000025d9560_53, v0x6000025d9560_54;
v0x6000025d9560_55 .array/port v0x6000025d9560, 55;
v0x6000025d9560_56 .array/port v0x6000025d9560, 56;
v0x6000025d9560_57 .array/port v0x6000025d9560, 57;
v0x6000025d9560_58 .array/port v0x6000025d9560, 58;
E_0x600000c84100/18 .event anyedge, v0x6000025d9560_55, v0x6000025d9560_56, v0x6000025d9560_57, v0x6000025d9560_58;
v0x6000025d9560_59 .array/port v0x6000025d9560, 59;
v0x6000025d9560_60 .array/port v0x6000025d9560, 60;
v0x6000025d9560_61 .array/port v0x6000025d9560, 61;
v0x6000025d9560_62 .array/port v0x6000025d9560, 62;
E_0x600000c84100/19 .event anyedge, v0x6000025d9560_59, v0x6000025d9560_60, v0x6000025d9560_61, v0x6000025d9560_62;
v0x6000025d9560_63 .array/port v0x6000025d9560, 63;
v0x6000025d9560_64 .array/port v0x6000025d9560, 64;
v0x6000025d9560_65 .array/port v0x6000025d9560, 65;
v0x6000025d9560_66 .array/port v0x6000025d9560, 66;
E_0x600000c84100/20 .event anyedge, v0x6000025d9560_63, v0x6000025d9560_64, v0x6000025d9560_65, v0x6000025d9560_66;
v0x6000025d9560_67 .array/port v0x6000025d9560, 67;
v0x6000025d9560_68 .array/port v0x6000025d9560, 68;
v0x6000025d9560_69 .array/port v0x6000025d9560, 69;
v0x6000025d9560_70 .array/port v0x6000025d9560, 70;
E_0x600000c84100/21 .event anyedge, v0x6000025d9560_67, v0x6000025d9560_68, v0x6000025d9560_69, v0x6000025d9560_70;
v0x6000025d9560_71 .array/port v0x6000025d9560, 71;
v0x6000025d9560_72 .array/port v0x6000025d9560, 72;
v0x6000025d9560_73 .array/port v0x6000025d9560, 73;
v0x6000025d9560_74 .array/port v0x6000025d9560, 74;
E_0x600000c84100/22 .event anyedge, v0x6000025d9560_71, v0x6000025d9560_72, v0x6000025d9560_73, v0x6000025d9560_74;
v0x6000025d9560_75 .array/port v0x6000025d9560, 75;
v0x6000025d9560_76 .array/port v0x6000025d9560, 76;
v0x6000025d9560_77 .array/port v0x6000025d9560, 77;
v0x6000025d9560_78 .array/port v0x6000025d9560, 78;
E_0x600000c84100/23 .event anyedge, v0x6000025d9560_75, v0x6000025d9560_76, v0x6000025d9560_77, v0x6000025d9560_78;
v0x6000025d9560_79 .array/port v0x6000025d9560, 79;
E_0x600000c84100/24 .event anyedge, v0x6000025d9560_79;
E_0x600000c84100 .event/or E_0x600000c84100/0, E_0x600000c84100/1, E_0x600000c84100/2, E_0x600000c84100/3, E_0x600000c84100/4, E_0x600000c84100/5, E_0x600000c84100/6, E_0x600000c84100/7, E_0x600000c84100/8, E_0x600000c84100/9, E_0x600000c84100/10, E_0x600000c84100/11, E_0x600000c84100/12, E_0x600000c84100/13, E_0x600000c84100/14, E_0x600000c84100/15, E_0x600000c84100/16, E_0x600000c84100/17, E_0x600000c84100/18, E_0x600000c84100/19, E_0x600000c84100/20, E_0x600000c84100/21, E_0x600000c84100/22, E_0x600000c84100/23, E_0x600000c84100/24;
L_0x6000027be6c0 .part L_0x600003db7f70, 0, 16;
L_0x6000027be760 .part L_0x600003dbbf70, 0, 16;
L_0x6000027be800 .part L_0x600003db7f70, 16, 16;
L_0x6000027be8a0 .part L_0x600003dbbf70, 16, 16;
L_0x6000027be940 .part L_0x600003db7f70, 32, 16;
L_0x6000027be9e0 .part L_0x600003dbbf70, 32, 16;
L_0x6000027bea80 .part L_0x600003db7f70, 48, 16;
L_0x6000027beb20 .part L_0x600003dbbf70, 48, 16;
L_0x6000027bebc0 .part L_0x600003db7f70, 64, 16;
L_0x6000027bec60 .part L_0x600003dbbf70, 64, 16;
L_0x6000027bed00 .part L_0x600003db7f70, 80, 16;
L_0x6000027beda0 .part L_0x600003dbbf70, 80, 16;
L_0x6000027bee40 .part L_0x600003db7f70, 96, 16;
L_0x6000027beee0 .part L_0x600003dbbf70, 96, 16;
L_0x6000027bef80 .part L_0x600003db7f70, 112, 16;
L_0x6000027bf020 .part L_0x600003dbbf70, 112, 16;
L_0x6000027bf0c0 .part L_0x600003db7f70, 128, 16;
L_0x6000027bf160 .part L_0x600003dbbf70, 128, 16;
L_0x6000027bf200 .part L_0x600003db7f70, 144, 16;
L_0x6000027bf340 .part L_0x600003dbbf70, 144, 16;
L_0x6000027bf3e0 .part L_0x600003db7f70, 160, 16;
L_0x6000027bf2a0 .part L_0x600003dbbf70, 160, 16;
L_0x6000027bf480 .part L_0x600003db7f70, 176, 16;
L_0x6000027bf520 .part L_0x600003dbbf70, 176, 16;
L_0x6000027bf5c0 .part L_0x600003db7f70, 192, 16;
L_0x6000027bf660 .part L_0x600003dbbf70, 192, 16;
L_0x6000027bf700 .part L_0x600003db7f70, 208, 16;
L_0x6000027bf7a0 .part L_0x600003dbbf70, 208, 16;
L_0x6000027bf840 .part L_0x600003db7f70, 224, 16;
L_0x6000027bf8e0 .part L_0x600003dbbf70, 224, 16;
L_0x6000027bf980 .part L_0x600003db7f70, 240, 16;
L_0x6000027bfa20 .part L_0x600003dbbf70, 240, 16;
L_0x6000027bfac0 .part v0x6000025f4240_0, 120, 8;
L_0x6000027bfb60 .part v0x6000025f4240_0, 112, 8;
L_0x6000027bfc00 .part v0x6000025f4240_0, 107, 5;
L_0x6000027bfca0 .part v0x6000025f4240_0, 102, 5;
L_0x6000027bfd40 .part v0x6000025f4240_0, 97, 5;
L_0x6000027bfde0 .part v0x6000025f4240_0, 32, 16;
L_0x6000027bfe80 .part v0x6000025f4240_0, 76, 20;
L_0x6000027bff20 .part v0x6000025f4240_0, 48, 16;
L_0x6000027b8000 .array/port v0x6000025d9f80, L_0x6000027b80a0;
L_0x6000027b80a0 .concat [ 5 2 0 0], v0x6000025da130_0, L_0x1300dabe8;
L_0x6000027b8140 .array/port v0x6000025d9f80, L_0x6000027b81e0;
L_0x6000027b81e0 .concat [ 5 2 0 0], v0x6000025da2e0_0, L_0x1300dac30;
L_0x6000027b8280 .cmp/eq 3, v0x6000025d9cb0_0, L_0x1300dac78;
S_0x1380d4a50 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84140 .param/l "i" 1 13 137, +C4<00>;
v0x6000025d9290_0 .array/port v0x6000025d9290, 0;
v0x6000025d9290_1 .array/port v0x6000025d9290, 1;
v0x6000025d9290_2 .array/port v0x6000025d9290, 2;
v0x6000025d9290_3 .array/port v0x6000025d9290, 3;
E_0x600000c841c0/0 .event anyedge, v0x6000025d9290_0, v0x6000025d9290_1, v0x6000025d9290_2, v0x6000025d9290_3;
v0x6000025d9290_4 .array/port v0x6000025d9290, 4;
v0x6000025d9290_5 .array/port v0x6000025d9290, 5;
v0x6000025d9290_6 .array/port v0x6000025d9290, 6;
v0x6000025d9290_7 .array/port v0x6000025d9290, 7;
E_0x600000c841c0/1 .event anyedge, v0x6000025d9290_4, v0x6000025d9290_5, v0x6000025d9290_6, v0x6000025d9290_7;
v0x6000025d9290_8 .array/port v0x6000025d9290, 8;
v0x6000025d9290_9 .array/port v0x6000025d9290, 9;
v0x6000025d9290_10 .array/port v0x6000025d9290, 10;
v0x6000025d9290_11 .array/port v0x6000025d9290, 11;
E_0x600000c841c0/2 .event anyedge, v0x6000025d9290_8, v0x6000025d9290_9, v0x6000025d9290_10, v0x6000025d9290_11;
v0x6000025d9290_12 .array/port v0x6000025d9290, 12;
v0x6000025d9290_13 .array/port v0x6000025d9290, 13;
v0x6000025d9290_14 .array/port v0x6000025d9290, 14;
v0x6000025d9290_15 .array/port v0x6000025d9290, 15;
E_0x600000c841c0/3 .event anyedge, v0x6000025d9290_12, v0x6000025d9290_13, v0x6000025d9290_14, v0x6000025d9290_15;
E_0x600000c841c0 .event/or E_0x600000c841c0/0, E_0x600000c841c0/1, E_0x600000c841c0/2, E_0x600000c841c0/3;
E_0x600000c84200/0 .event anyedge, v0x6000025d9dd0_0, v0x6000025d9170_0, v0x6000025d9170_1, v0x6000025d9170_2;
E_0x600000c84200/1 .event anyedge, v0x6000025d9170_3, v0x6000025d9170_4, v0x6000025d9170_5, v0x6000025d9170_6;
E_0x600000c84200/2 .event anyedge, v0x6000025d9170_7, v0x6000025d9170_8, v0x6000025d9170_9, v0x6000025d9170_10;
E_0x600000c84200/3 .event anyedge, v0x6000025d9170_11, v0x6000025d9170_12, v0x6000025d9170_13, v0x6000025d9170_14;
E_0x600000c84200/4 .event anyedge, v0x6000025d9170_15, v0x6000025d9200_0, v0x6000025d9200_1, v0x6000025d9200_2;
E_0x600000c84200/5 .event anyedge, v0x6000025d9200_3, v0x6000025d9200_4, v0x6000025d9200_5, v0x6000025d9200_6;
E_0x600000c84200/6 .event anyedge, v0x6000025d9200_7, v0x6000025d9200_8, v0x6000025d9200_9, v0x6000025d9200_10;
E_0x600000c84200/7 .event anyedge, v0x6000025d9200_11, v0x6000025d9200_12, v0x6000025d9200_13, v0x6000025d9200_14;
E_0x600000c84200/8 .event anyedge, v0x6000025d9200_15, v0x6000025d9050_0;
E_0x600000c84200 .event/or E_0x600000c84200/0, E_0x600000c84200/1, E_0x600000c84200/2, E_0x600000c84200/3, E_0x600000c84200/4, E_0x600000c84200/5, E_0x600000c84200/6, E_0x600000c84200/7, E_0x600000c84200/8;
S_0x13809a930 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84240 .param/l "i" 1 13 137, +C4<01>;
S_0x13809aaa0 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c842c0 .param/l "i" 1 13 137, +C4<010>;
S_0x13809ac10 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84340 .param/l "i" 1 13 137, +C4<011>;
S_0x13809ad80 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84400 .param/l "i" 1 13 137, +C4<0100>;
S_0x13809aef0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84480 .param/l "i" 1 13 137, +C4<0101>;
S_0x13809b060 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84500 .param/l "i" 1 13 137, +C4<0110>;
S_0x13809b1d0 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84580 .param/l "i" 1 13 137, +C4<0111>;
S_0x13809b340 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c843c0 .param/l "i" 1 13 137, +C4<01000>;
S_0x13809b4b0 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84640 .param/l "i" 1 13 137, +C4<01001>;
S_0x13809b620 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c846c0 .param/l "i" 1 13 137, +C4<01010>;
S_0x1380c1d10 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84740 .param/l "i" 1 13 137, +C4<01011>;
S_0x1380c1e80 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c847c0 .param/l "i" 1 13 137, +C4<01100>;
S_0x1380c1ff0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84840 .param/l "i" 1 13 137, +C4<01101>;
S_0x1380c2160 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c848c0 .param/l "i" 1 13 137, +C4<01110>;
S_0x1380c22d0 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x1380d45d0;
 .timescale 0 0;
P_0x600000c84940 .param/l "i" 1 13 137, +C4<01111>;
S_0x1380de0b0 .scope task, "init_ddr_matrices" "init_ddr_matrices" 3 313, 3 313 0, S_0x12ef2a610;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.init_ddr_matrices ;
    %vpi_call/w 3 315 "$display", "  Initializing DDR with 16x16 matrices..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.16 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.17, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x6000025cc990_0, 0, 8;
    %load/vec4 v0x6000025ccc60_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x6000025cccf0_0, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.16;
T_11.17 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.18 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.20 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.21, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000025ccc60_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.20;
T_11.21 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.18;
T_11.19 ;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.22 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.23, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.24 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000025ccc60_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.24;
T_11.25 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.22;
T_11.23 ;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.26 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.28 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.29, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000025ccc60_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.28;
T_11.29 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.26;
T_11.27 ;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.30 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.31, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.33, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 9, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000025ccc60_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.32;
T_11.33 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
T_11.34 ;
    %load/vec4 v0x6000025ccc60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.35, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
T_11.36 ;
    %load/vec4 v0x6000025cce10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.37, 5;
    %load/vec4 v0x6000025ccc60_0;
    %addi 13, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000025ccc60_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000025cce10_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025cce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025cce10_0, 0, 32;
    %jmp T_11.36;
T_11.37 ;
    %load/vec4 v0x6000025ccc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccc60_0, 0, 32;
    %jmp T_11.34;
T_11.35 ;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000025ceac0_0, 0, 256;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025ceac0_0, 4, 8;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x6000025ceac0_0;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000247e760, 4, 0;
    %vpi_call/w 3 427 "$display", "  A matrix: A[i,j] = row_index + 1" {0 0 0};
    %vpi_call/w 3 428 "$display", "  B matrix: Block-diagonal identity" {0 0 0};
    %vpi_call/w 3 429 "$display", "  Expected C = A \303\227 B = A (since B \342\211\210 I)" {0 0 0};
    %end;
S_0x1380c2a50 .scope task, "load_tpc0_program" "load_tpc0_program" 3 439, 3 439 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025d2be0_0 .var "a_tile_addr", 39 0;
v0x6000025d2c70_0 .var "b_tile_addr", 39 0;
v0x6000025d2d00_0 .var "c_tile_addr", 39 0;
v0x6000025d2d90_0 .var/i "pc", 31 0;
v0x6000025d2e20_0 .var "sram_a", 19 0;
v0x6000025d2eb0_0 .var "sram_b", 19 0;
v0x6000025d2f40_0 .var "sram_p0", 19 0;
v0x6000025d2fd0_0 .var "sram_p1", 19 0;
v0x6000025d3060_0 .var "ti", 1 0;
v0x6000025d30f0_0 .var "tj", 1 0;
TD_tb_multi_tpc_gemm.load_tpc0_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000025d2e20_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000025d2eb0_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000025d2f40_0, 0, 20;
    %pushi/vec4 768, 0, 20;
    %store/vec4 v0x6000025d2fd0_0, 0, 20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025d3060_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025d30f0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x6000025d2be0_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d2be0_0;
    %load/vec4 v0x6000025d2e20_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x6000025d2c70_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d2c70_0;
    %load/vec4 v0x6000025d2eb0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %load/vec4 v0x6000025d2f40_0;
    %load/vec4 v0x6000025d2e20_0;
    %load/vec4 v0x6000025d2eb0_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000025cc2d0_0, 0, 16;
    %store/vec4 v0x6000025cc360_0, 0, 16;
    %store/vec4 v0x6000025cc480_0, 0, 16;
    %store/vec4 v0x6000025cc5a0_0, 0, 16;
    %store/vec4 v0x6000025cc510_0, 0, 16;
    %store/vec4 v0x6000025cc240_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x1380bf1d0;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 8192, 0, 40;
    %store/vec4 v0x6000025d2d00_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000025d2d00_0;
    %load/vec4 v0x6000025d2f40_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d2d90_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000025d2d90_0;
    %store/vec4a v0x60000244c480, 4, 0;
    %load/vec4 v0x6000025d2d90_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 486 "$display", "    TPC0: Computes C[0,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x1380c2bc0 .scope task, "load_tpc1_program" "load_tpc1_program" 3 490, 3 490 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025d3180_0 .var "a_tile_addr", 39 0;
v0x6000025d3210_0 .var "b_tile_addr", 39 0;
v0x6000025d32a0_0 .var "c_tile_addr", 39 0;
v0x6000025d3330_0 .var/i "pc", 31 0;
v0x6000025d33c0_0 .var "sram_a", 19 0;
v0x6000025d3450_0 .var "sram_b", 19 0;
v0x6000025d34e0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc1_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000025d33c0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000025d3450_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000025d34e0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 32, 0, 40;
    %store/vec4 v0x6000025d3180_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d3180_0;
    %load/vec4 v0x6000025d33c0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x6000025d3210_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d3210_0;
    %load/vec4 v0x6000025d3450_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %load/vec4 v0x6000025d34e0_0;
    %load/vec4 v0x6000025d33c0_0;
    %load/vec4 v0x6000025d3450_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000025cc2d0_0, 0, 16;
    %store/vec4 v0x6000025cc360_0, 0, 16;
    %store/vec4 v0x6000025cc480_0, 0, 16;
    %store/vec4 v0x6000025cc5a0_0, 0, 16;
    %store/vec4 v0x6000025cc510_0, 0, 16;
    %store/vec4 v0x6000025cc240_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x1380bf1d0;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 8320, 0, 40;
    %store/vec4 v0x6000025d32a0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000025d32a0_0;
    %load/vec4 v0x6000025d34e0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3330_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000025d3330_0;
    %store/vec4a v0x6000024243f0, 4, 0;
    %load/vec4 v0x6000025d3330_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 529 "$display", "    TPC1: Computes C[0,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x1380c2d30 .scope task, "load_tpc2_program" "load_tpc2_program" 3 533, 3 533 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025d3570_0 .var "a_tile_addr", 39 0;
v0x6000025d3600_0 .var "b_tile_addr", 39 0;
v0x6000025d3690_0 .var "c_tile_addr", 39 0;
v0x6000025d3720_0 .var/i "pc", 31 0;
v0x6000025d37b0_0 .var "sram_a", 19 0;
v0x6000025d3840_0 .var "sram_b", 19 0;
v0x6000025d38d0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc2_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000025d37b0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000025d3840_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000025d38d0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 128, 0, 40;
    %store/vec4 v0x6000025d3570_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d3570_0;
    %load/vec4 v0x6000025d37b0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x6000025d3600_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d3600_0;
    %load/vec4 v0x6000025d3840_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %load/vec4 v0x6000025d38d0_0;
    %load/vec4 v0x6000025d37b0_0;
    %load/vec4 v0x6000025d3840_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000025cc2d0_0, 0, 16;
    %store/vec4 v0x6000025cc360_0, 0, 16;
    %store/vec4 v0x6000025cc480_0, 0, 16;
    %store/vec4 v0x6000025cc5a0_0, 0, 16;
    %store/vec4 v0x6000025cc510_0, 0, 16;
    %store/vec4 v0x6000025cc240_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x1380bf1d0;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 8448, 0, 40;
    %store/vec4 v0x6000025d3690_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000025d3690_0;
    %load/vec4 v0x6000025d38d0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3720_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000025d3720_0;
    %store/vec4a v0x6000025fc360, 4, 0;
    %load/vec4 v0x6000025d3720_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 572 "$display", "    TPC2: Computes C[1,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x1380c16b0 .scope task, "load_tpc3_program" "load_tpc3_program" 3 576, 3 576 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025d3960_0 .var "a_tile_addr", 39 0;
v0x6000025d39f0_0 .var "b_tile_addr", 39 0;
v0x6000025d3a80_0 .var "c_tile_addr", 39 0;
v0x6000025d3b10_0 .var/i "pc", 31 0;
v0x6000025d3ba0_0 .var "sram_a", 19 0;
v0x6000025d3c30_0 .var "sram_b", 19 0;
v0x6000025d3cc0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc3_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000025d3ba0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000025d3c30_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000025d3cc0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 160, 0, 40;
    %store/vec4 v0x6000025d3960_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d3960_0;
    %load/vec4 v0x6000025d3ba0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x6000025d39f0_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000025d39f0_0;
    %load/vec4 v0x6000025d3c30_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %load/vec4 v0x6000025d3cc0_0;
    %load/vec4 v0x6000025d3ba0_0;
    %load/vec4 v0x6000025d3c30_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000025cc2d0_0, 0, 16;
    %store/vec4 v0x6000025cc360_0, 0, 16;
    %store/vec4 v0x6000025cc480_0, 0, 16;
    %store/vec4 v0x6000025cc5a0_0, 0, 16;
    %store/vec4 v0x6000025cc510_0, 0, 16;
    %store/vec4 v0x6000025cc240_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x1380bf1d0;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 8576, 0, 40;
    %store/vec4 v0x6000025d3a80_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000025d3a80_0;
    %load/vec4 v0x6000025d3cc0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000025d3d50_0, 0, 12;
    %store/vec4 v0x6000025cc000_0, 0, 12;
    %store/vec4 v0x6000025d3e70_0, 0, 20;
    %store/vec4 v0x6000025d3de0_0, 0, 40;
    %store/vec4 v0x6000025cc090_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x1380c1990;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000025cc1b0_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x1380bf060;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d3b10_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000025d3b10_0;
    %store/vec4a v0x6000025d42d0, 4, 0;
    %load/vec4 v0x6000025d3b10_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 615 "$display", "    TPC3: Computes C[1,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x1380c1820 .scope task, "load_tpc_programs" "load_tpc_programs" 3 619, 3 619 0, S_0x12ef2a610;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.load_tpc_programs ;
    %vpi_call/w 3 621 "$display", "  Loading TPC programs..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.load_tpc0_program, S_0x1380c2a50;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc1_program, S_0x1380c2bc0;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc2_program, S_0x1380c2d30;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc3_program, S_0x1380c16b0;
    %join;
    %end;
S_0x1380c1990 .scope function.vec4.s128, "make_dma_cmd" "make_dma_cmd" 3 272, 3 272 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025d3d50_0 .var "cols", 11 0;
v0x6000025d3de0_0 .var "ext_addr", 39 0;
v0x6000025d3e70_0 .var "int_addr", 19 0;
; Variable make_dma_cmd is vec4 return value of scope S_0x1380c1990
v0x6000025cc000_0 .var "rows", 11 0;
v0x6000025cc090_0 .var "subop", 7 0;
TD_tb_multi_tpc_gemm.make_dma_cmd ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x6000025cc090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025d3de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025d3e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025d3d50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 32, 0, 12;
    %concati/vec4 32, 0, 12;
    %concati/vec4 0, 0, 4;
    %ret/vec4 0, 0, 128;  Assign to make_dma_cmd (store_vec4_to_lval)
    %end;
S_0x1380bf060 .scope function.vec4.s128, "make_sync_cmd" "make_sync_cmd" 3 299, 3 299 0, S_0x12ef2a610;
 .timescale -9 -12;
; Variable make_sync_cmd is vec4 return value of scope S_0x1380bf060
v0x6000025cc1b0_0 .var "unit", 7 0;
TD_tb_multi_tpc_gemm.make_sync_cmd ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x6000025cc1b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 112;
    %ret/vec4 0, 0, 128;  Assign to make_sync_cmd (store_vec4_to_lval)
    %end;
S_0x1380bf1d0 .scope function.vec4.s128, "make_tensor_cmd" "make_tensor_cmd" 3 261, 3 261 0, S_0x12ef2a610;
 .timescale -9 -12;
v0x6000025cc240_0 .var "dst_addr", 15 0;
v0x6000025cc2d0_0 .var "k", 15 0;
v0x6000025cc360_0 .var "m", 15 0;
; Variable make_tensor_cmd is vec4 return value of scope S_0x1380bf1d0
v0x6000025cc480_0 .var "n", 15 0;
v0x6000025cc510_0 .var "src1_addr", 15 0;
v0x6000025cc5a0_0 .var "src2_addr", 15 0;
TD_tb_multi_tpc_gemm.make_tensor_cmd ;
    %pushi/vec4 1, 0, 8;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x6000025cc240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025cc2d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ret/vec4 0, 0, 128;  Assign to make_tensor_cmd (store_vec4_to_lval)
    %end;
S_0x1380bf340 .scope function.vec4.s128, "make_vpu_cmd" "make_vpu_cmd" 3 283, 3 283 0, S_0x12ef2a610;
 .timescale -9 -12;
; Variable make_vpu_cmd is vec4 return value of scope S_0x1380bf340
v0x6000025cc6c0_0 .var "mem_addr", 19 0;
v0x6000025cc750_0 .var "subop", 7 0;
v0x6000025cc7e0_0 .var "vd", 4 0;
v0x6000025cc870_0 .var "vs1", 4 0;
v0x6000025cc900_0 .var "vs2", 4 0;
TD_tb_multi_tpc_gemm.make_vpu_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_vpu_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000025cc750_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000025cc7e0_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000025cc870_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000025cc900_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000025cc6c0_0;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 20; Assign to make_vpu_cmd (store_vec4_to_lval)
    %end;
S_0x1380bca10 .scope task, "verify_results" "verify_results" 3 655, 3 655 0, S_0x12ef2a610;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.verify_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %vpi_call/w 3 660 "$display", "\000" {0 0 0};
    %vpi_call/w 3 661 "$display", "  Verifying results..." {0 0 0};
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000247e760, 4;
    %store/vec4 v0x6000025cdf80_0, 0, 256;
    %vpi_call/w 3 671 "$display", "  C00 (TPC0): %h", &PV<v0x6000025cdf80_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000025cdf80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000025cca20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025ccbd0_0, 0, 32;
    %load/vec4 v0x6000025cca20_0;
    %load/vec4 v0x6000025ccbd0_0;
    %cmp/ne;
    %jmp/0xz  T_21.38, 4;
    %vpi_call/w 3 675 "$display", "    FAIL: C00[0,0] = %0d, expected %0d", v0x6000025cca20_0, v0x6000025ccbd0_0 {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call/w 3 678 "$display", "    PASS: C00[0,0] = %0d", v0x6000025cca20_0 {0 0 0};
T_21.39 ;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000247e760, 4;
    %store/vec4 v0x6000025cdf80_0, 0, 256;
    %vpi_call/w 3 682 "$display", "  C01 (TPC1): %h", &PV<v0x6000025cdf80_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000025cdf80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000025cca20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025ccbd0_0, 0, 32;
    %load/vec4 v0x6000025cca20_0;
    %load/vec4 v0x6000025ccbd0_0;
    %cmp/ne;
    %jmp/0xz  T_21.40, 4;
    %vpi_call/w 3 686 "$display", "    FAIL: C01[0,0] = %0d, expected %0d", v0x6000025cca20_0, v0x6000025ccbd0_0 {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call/w 3 689 "$display", "    PASS: C01[0,0] = %0d", v0x6000025cca20_0 {0 0 0};
T_21.41 ;
    %ix/load 4, 264, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000247e760, 4;
    %store/vec4 v0x6000025cdf80_0, 0, 256;
    %vpi_call/w 3 693 "$display", "  C10 (TPC2): %h", &PV<v0x6000025cdf80_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000025cdf80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000025cca20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000025ccbd0_0, 0, 32;
    %load/vec4 v0x6000025cca20_0;
    %load/vec4 v0x6000025ccbd0_0;
    %cmp/ne;
    %jmp/0xz  T_21.42, 4;
    %vpi_call/w 3 697 "$display", "    FAIL: C10[0,0] = %0d, expected %0d", v0x6000025cca20_0, v0x6000025ccbd0_0 {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %jmp T_21.43;
T_21.42 ;
    %vpi_call/w 3 700 "$display", "    PASS: C10[0,0] = %0d", v0x6000025cca20_0 {0 0 0};
T_21.43 ;
    %ix/load 4, 268, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000247e760, 4;
    %store/vec4 v0x6000025cdf80_0, 0, 256;
    %vpi_call/w 3 704 "$display", "  C11 (TPC3): %h", &PV<v0x6000025cdf80_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000025cdf80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000025cca20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000025ccbd0_0, 0, 32;
    %load/vec4 v0x6000025cca20_0;
    %load/vec4 v0x6000025ccbd0_0;
    %cmp/ne;
    %jmp/0xz  T_21.44, 4;
    %vpi_call/w 3 708 "$display", "    FAIL: C11[0,0] = %0d, expected %0d", v0x6000025cca20_0, v0x6000025ccbd0_0 {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %jmp T_21.45;
T_21.44 ;
    %vpi_call/w 3 711 "$display", "    PASS: C11[0,0] = %0d", v0x6000025cca20_0 {0 0 0};
T_21.45 ;
    %end;
S_0x1380bcb80 .scope task, "wait_all_done" "wait_all_done" 3 634, 3 634 0, S_0x12ef2a610;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.wait_all_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ceb50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025cea30_0, 0, 1;
T_22.46 ;
    %load/vec4 v0x6000025ceb50_0;
    %cmpi/s 2000, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.48, 5;
    %load/vec4 v0x6000025cea30_0;
    %nor/r;
    %and;
T_22.48;
    %flag_set/vec4 8;
    %jmp/0xz T_22.47, 8;
    %wait E_0x600000c9fa40;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000024ca520_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x138155ee0;
    %join;
    %load/vec4 v0x6000025cdef0_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_22.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025cea30_0, 0, 1;
T_22.49 ;
    %load/vec4 v0x6000025ceb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ceb50_0, 0, 32;
    %jmp T_22.46;
T_22.47 ;
    %end;
    .scope S_0x13809a0b0;
T_23 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002473d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002473c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002473cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002473ba0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002473840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002473c30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002473c30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002473c30_0, 0;
T_23.2 ;
    %load/vec4 v0x60000246c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002473cc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x600002473cc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002473cc0_0, 0;
T_23.5 ;
    %load/vec4 v0x600002472b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002473ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x600002473ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002473ba0_0, 0;
T_23.8 ;
    %load/vec4 v0x6000024739f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.13, 9;
    %load/vec4 v0x6000024738d0_0;
    %and;
T_23.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v0x600002473c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002473c30_0, 0;
T_23.11 ;
    %load/vec4 v0x60000246c630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.16, 9;
    %load/vec4 v0x60000246c510_0;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x600002473cc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002473cc0_0, 0;
T_23.14 ;
    %load/vec4 v0x600002472d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.19, 9;
    %load/vec4 v0x600002472be0_0;
    %and;
T_23.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0x600002473ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002473ba0_0, 0;
T_23.17 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13809a0b0;
T_24 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002473d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024733c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024730f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024732a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024737b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024739f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000246c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000246c630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002472ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000246c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002472880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002472910_0, 0;
    %fork t_1, S_0x138099c70;
    %jmp t_0;
    .scope S_0x138099c70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024715f0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000024715f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000024715f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002473600, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000024715f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024734e0, 0, 4;
    %load/vec4 v0x6000024715f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024715f0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x13809a0b0;
t_0 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000024739f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x6000024738d0_0;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024739f0_0, 0;
T_24.4 ;
    %load/vec4 v0x60000246c630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.9, 9;
    %load/vec4 v0x60000246c510_0;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000246c630_0, 0;
T_24.7 ;
    %load/vec4 v0x600002472d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x600002472be0_0;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472d00_0, 0;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024732a0_0, 0;
    %load/vec4 v0x600002473f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.24;
T_24.13 ;
    %load/vec4 v0x600002473de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x600002473e70_0;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.25 ;
    %jmp T_24.24;
T_24.14 ;
    %load/vec4 v0x600002473b10_0;
    %assign/vec4 v0x6000024730f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024732a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.24;
T_24.15 ;
    %load/vec4 v0x600002473330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x600002473180_0;
    %assign/vec4 v0x6000024733c0_0, 0;
    %load/vec4 v0x600002473180_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002472880_0, 0;
    %load/vec4 v0x600002473180_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002472910_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.27 ;
    %jmp T_24.24;
T_24.16 ;
    %load/vec4 v0x600002472880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_24.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_24.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_24.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_24.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_24.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.29 ;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.34 ;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_24.40, 5;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002473570_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002473600, 0, 4;
    %load/vec4 v0x6000024733c0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002473570_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024734e0, 0, 4;
    %load/vec4 v0x600002473570_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.41;
T_24.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.41 ;
    %jmp T_24.39;
T_24.35 ;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.42, 5;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024734e0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.44, 5;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024734e0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024734e0, 0, 4;
    %load/vec4 v0x600002473570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002473600, 4;
    %assign/vec4 v0x600002473b10_0, 0;
    %jmp T_24.45;
T_24.44 ;
    %load/vec4 v0x600002473570_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
T_24.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.43;
T_24.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.43 ;
    %jmp T_24.39;
T_24.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000246c240_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.39;
T_24.37 ;
    %load/vec4 v0x6000024726d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002472e20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.46 ;
    %jmp T_24.39;
T_24.39 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.17 ;
    %load/vec4 v0x6000024726d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.48 ;
    %jmp T_24.24;
T_24.18 ;
    %load/vec4 v0x600002472880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.52, 6;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.54;
T_24.50 ;
    %load/vec4 v0x6000024733c0_0;
    %assign/vec4 v0x6000024737b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024739f0_0, 0;
    %load/vec4 v0x6000024738d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.55, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.55 ;
    %jmp T_24.54;
T_24.51 ;
    %load/vec4 v0x6000024733c0_0;
    %assign/vec4 v0x60000246c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000246c630_0, 0;
    %load/vec4 v0x60000246c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.57, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.57 ;
    %jmp T_24.54;
T_24.52 ;
    %load/vec4 v0x6000024733c0_0;
    %assign/vec4 v0x600002472ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002472d00_0, 0;
    %load/vec4 v0x600002472be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.59, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.59 ;
    %jmp T_24.54;
T_24.54 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.19 ;
    %load/vec4 v0x600002472910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.64, 6;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
    %jmp T_24.66;
T_24.61 ;
    %load/vec4 v0x600002473690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.67, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.67 ;
    %jmp T_24.66;
T_24.62 ;
    %load/vec4 v0x60000246c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.69, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.69 ;
    %jmp T_24.66;
T_24.63 ;
    %load/vec4 v0x6000024729a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.71, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.71 ;
    %jmp T_24.66;
T_24.64 ;
    %load/vec4 v0x6000024726d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.73, 8;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.73 ;
    %jmp T_24.66;
T_24.66 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.20 ;
    %load/vec4 v0x60000246c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000246c240_0, 0;
    %load/vec4 v0x600002473b10_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.75 ;
    %jmp T_24.24;
T_24.21 ;
    %load/vec4 v0x600002473de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.77, 8;
    %load/vec4 v0x600002473e70_0;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472e20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.77 ;
    %jmp T_24.24;
T_24.22 ;
    %load/vec4 v0x600002473de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002472f40_0, 0;
    %load/vec4 v0x600002473e70_0;
    %assign/vec4 v0x600002473b10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002473570_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002473f00_0, 0;
T_24.79 ;
    %jmp T_24.24;
T_24.24 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1380a2f40;
T_25 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ca20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002454900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002454990, 4;
    %assign/vec4 v0x60000246ca20_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13809e2a0;
T_26 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246cc60_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000246cc60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000246cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cbd0, 0, 4;
    %load/vec4 v0x60000246cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246cc60_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ccf0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002454900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002454990, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cbd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246cc60_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000246cc60_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000246cc60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246cbd0, 4;
    %ix/getv/s 3, v0x60000246cc60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cbd0, 0, 4;
    %load/vec4 v0x60000246cc60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246cc60_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000246cbd0, 4;
    %assign/vec4 v0x60000246ccf0_0, 0;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1380560b0;
T_27 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246cf30_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x60000246cf30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000246cf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cea0, 0, 4;
    %load/vec4 v0x60000246cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246cf30_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246cfc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002454900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002454990, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cea0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246cf30_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x60000246cf30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x60000246cf30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246cea0, 4;
    %ix/getv/s 3, v0x60000246cf30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246cea0, 0, 4;
    %load/vec4 v0x60000246cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246cf30_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000246cea0, 4;
    %assign/vec4 v0x60000246cfc0_0, 0;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x138055c70;
T_28 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246d200_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x60000246d200_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000246d200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246d170, 0, 4;
    %load/vec4 v0x60000246d200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246d200_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246d290_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002454900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002454990, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246d170, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246d200_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x60000246d200_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x60000246d200_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246d170, 4;
    %ix/getv/s 3, v0x60000246d200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246d170, 0, 4;
    %load/vec4 v0x60000246d200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246d200_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000246d170, 4;
    %assign/vec4 v0x60000246d290_0, 0;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x138079070;
T_29 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000246dd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246d830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246d7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000246dcb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000246da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000246de60_0;
    %assign/vec4 v0x60000246def0_0, 0;
T_29.2 ;
    %load/vec4 v0x60000246d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x60000246d710_0;
    %assign/vec4 v0x60000246d830_0, 0;
    %load/vec4 v0x60000246d830_0;
    %assign/vec4 v0x60000246d7a0_0, 0;
    %load/vec4 v0x60000246d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x60000246db90_0;
    %assign/vec4 v0x60000246dcb0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x60000246dc20_0;
    %load/vec4 v0x60000246db90_0;
    %add;
    %assign/vec4 v0x60000246dcb0_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1380743d0;
T_30 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000246f2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ed90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000246f210_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000246efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x60000246f3c0_0;
    %assign/vec4 v0x60000246f450_0, 0;
T_30.2 ;
    %load/vec4 v0x60000246ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x60000246ec70_0;
    %assign/vec4 v0x60000246ed90_0, 0;
    %load/vec4 v0x60000246ed90_0;
    %assign/vec4 v0x60000246ed00_0, 0;
    %load/vec4 v0x60000246ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x60000246f0f0_0;
    %assign/vec4 v0x60000246f210_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x60000246f180_0;
    %load/vec4 v0x60000246f0f0_0;
    %add;
    %assign/vec4 v0x60000246f210_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13806f730;
T_31 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002468870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002468a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002468360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024682d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024687e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000024685a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x600002468990_0;
    %assign/vec4 v0x600002468a20_0, 0;
T_31.2 ;
    %load/vec4 v0x600002468510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x600002468240_0;
    %assign/vec4 v0x600002468360_0, 0;
    %load/vec4 v0x600002468360_0;
    %assign/vec4 v0x6000024682d0_0, 0;
    %load/vec4 v0x6000024683f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x6000024686c0_0;
    %assign/vec4 v0x6000024687e0_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600002468750_0;
    %load/vec4 v0x6000024686c0_0;
    %add;
    %assign/vec4 v0x6000024687e0_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x13806aa90;
T_32 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002469dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002469f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024698c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002469830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002469d40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600002469b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600002469ef0_0;
    %assign/vec4 v0x600002469f80_0, 0;
T_32.2 ;
    %load/vec4 v0x600002469a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x6000024697a0_0;
    %assign/vec4 v0x6000024698c0_0, 0;
    %load/vec4 v0x6000024698c0_0;
    %assign/vec4 v0x600002469830_0, 0;
    %load/vec4 v0x600002469950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600002469c20_0;
    %assign/vec4 v0x600002469d40_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x600002469cb0_0;
    %load/vec4 v0x600002469c20_0;
    %add;
    %assign/vec4 v0x600002469d40_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1380637a0;
T_33 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000246b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000246ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000246b2a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x60000246b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x60000246b450_0;
    %assign/vec4 v0x60000246b4e0_0, 0;
T_33.2 ;
    %load/vec4 v0x60000246afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x60000246ad00_0;
    %assign/vec4 v0x60000246ae20_0, 0;
    %load/vec4 v0x60000246ae20_0;
    %assign/vec4 v0x60000246ad90_0, 0;
    %load/vec4 v0x60000246aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x60000246b180_0;
    %assign/vec4 v0x60000246b2a0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x60000246b210_0;
    %load/vec4 v0x60000246b180_0;
    %add;
    %assign/vec4 v0x60000246b2a0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x13805eb00;
T_34 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002464900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002464ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024643f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002464360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002464870_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600002464630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x600002464a20_0;
    %assign/vec4 v0x600002464ab0_0, 0;
T_34.2 ;
    %load/vec4 v0x6000024645a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x6000024642d0_0;
    %assign/vec4 v0x6000024643f0_0, 0;
    %load/vec4 v0x6000024643f0_0;
    %assign/vec4 v0x600002464360_0, 0;
    %load/vec4 v0x600002464480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x600002464750_0;
    %assign/vec4 v0x600002464870_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x6000024647e0_0;
    %load/vec4 v0x600002464750_0;
    %add;
    %assign/vec4 v0x600002464870_0, 0;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x138059e60;
T_35 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002465e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002466010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002465950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024658c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002465dd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600002465b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x600002465f80_0;
    %assign/vec4 v0x600002466010_0, 0;
T_35.2 ;
    %load/vec4 v0x600002465b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x600002465830_0;
    %assign/vec4 v0x600002465950_0, 0;
    %load/vec4 v0x600002465950_0;
    %assign/vec4 v0x6000024658c0_0, 0;
    %load/vec4 v0x6000024659e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x600002465cb0_0;
    %assign/vec4 v0x600002465dd0_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x600002465d40_0;
    %load/vec4 v0x600002465cb0_0;
    %add;
    %assign/vec4 v0x600002465dd0_0, 0;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x138170c30;
T_36 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024673c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002467570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002466eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002466e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002467330_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x6000024670f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x6000024674e0_0;
    %assign/vec4 v0x600002467570_0, 0;
T_36.2 ;
    %load/vec4 v0x600002467060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x600002466d90_0;
    %assign/vec4 v0x600002466eb0_0, 0;
    %load/vec4 v0x600002466eb0_0;
    %assign/vec4 v0x600002466e20_0, 0;
    %load/vec4 v0x600002466f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x600002467210_0;
    %assign/vec4 v0x600002467330_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x6000024672a0_0;
    %load/vec4 v0x600002467210_0;
    %add;
    %assign/vec4 v0x600002467330_0, 0;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x138126a50;
T_37 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002460990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002460b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002460480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024603f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002460900_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x6000024606c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x600002460ab0_0;
    %assign/vec4 v0x600002460b40_0, 0;
T_37.2 ;
    %load/vec4 v0x600002460630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x600002460360_0;
    %assign/vec4 v0x600002460480_0, 0;
    %load/vec4 v0x600002460480_0;
    %assign/vec4 v0x6000024603f0_0, 0;
    %load/vec4 v0x600002460510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x6000024607e0_0;
    %assign/vec4 v0x600002460900_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x600002460870_0;
    %load/vec4 v0x6000024607e0_0;
    %add;
    %assign/vec4 v0x600002460900_0, 0;
T_37.7 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x13814c4a0;
T_38 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002461ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024620a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024619e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002461950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002461e60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x600002461c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x600002462010_0;
    %assign/vec4 v0x6000024620a0_0, 0;
T_38.2 ;
    %load/vec4 v0x600002461b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x6000024618c0_0;
    %assign/vec4 v0x6000024619e0_0, 0;
    %load/vec4 v0x6000024619e0_0;
    %assign/vec4 v0x600002461950_0, 0;
    %load/vec4 v0x600002461a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x600002461d40_0;
    %assign/vec4 v0x600002461e60_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x600002461dd0_0;
    %load/vec4 v0x600002461d40_0;
    %add;
    %assign/vec4 v0x600002461e60_0, 0;
T_38.7 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x138147800;
T_39 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002463450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002463600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002462f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002462eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024633c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x600002463180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x600002463570_0;
    %assign/vec4 v0x600002463600_0, 0;
T_39.2 ;
    %load/vec4 v0x6000024630f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x600002462e20_0;
    %assign/vec4 v0x600002462f40_0, 0;
    %load/vec4 v0x600002462f40_0;
    %assign/vec4 v0x600002462eb0_0, 0;
    %load/vec4 v0x600002462fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x6000024632a0_0;
    %assign/vec4 v0x6000024633c0_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x600002463330_0;
    %load/vec4 v0x6000024632a0_0;
    %add;
    %assign/vec4 v0x6000024633c0_0, 0;
T_39.7 ;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x138142b60;
T_40 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000245ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245cbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245c510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000245c990_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x60000245c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x60000245cb40_0;
    %assign/vec4 v0x60000245cbd0_0, 0;
T_40.2 ;
    %load/vec4 v0x60000245c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x60000245c3f0_0;
    %assign/vec4 v0x60000245c510_0, 0;
    %load/vec4 v0x60000245c510_0;
    %assign/vec4 v0x60000245c480_0, 0;
    %load/vec4 v0x60000245c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x60000245c870_0;
    %assign/vec4 v0x60000245c990_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x60000245c900_0;
    %load/vec4 v0x60000245c870_0;
    %add;
    %assign/vec4 v0x60000245c990_0, 0;
T_40.7 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x13813b870;
T_41 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000245df80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245da70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245d9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000245def0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x60000245dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x60000245e0a0_0;
    %assign/vec4 v0x60000245e130_0, 0;
T_41.2 ;
    %load/vec4 v0x60000245dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x60000245d950_0;
    %assign/vec4 v0x60000245da70_0, 0;
    %load/vec4 v0x60000245da70_0;
    %assign/vec4 v0x60000245d9e0_0, 0;
    %load/vec4 v0x60000245db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x60000245ddd0_0;
    %assign/vec4 v0x60000245def0_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x60000245de60_0;
    %load/vec4 v0x60000245ddd0_0;
    %add;
    %assign/vec4 v0x60000245def0_0, 0;
T_41.7 ;
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x138131f30;
T_42 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000245f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245f690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245efd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000245f450_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x60000245f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x60000245f600_0;
    %assign/vec4 v0x60000245f690_0, 0;
T_42.2 ;
    %load/vec4 v0x60000245f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x60000245eeb0_0;
    %assign/vec4 v0x60000245efd0_0, 0;
    %load/vec4 v0x60000245efd0_0;
    %assign/vec4 v0x60000245ef40_0, 0;
    %load/vec4 v0x60000245f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x60000245f330_0;
    %assign/vec4 v0x60000245f450_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x60000245f3c0_0;
    %load/vec4 v0x60000245f330_0;
    %add;
    %assign/vec4 v0x60000245f450_0, 0;
T_42.7 ;
T_42.4 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x13812d290;
T_43 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002458ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002458c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024585a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002458510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002458a20_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x6000024587e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x600002458bd0_0;
    %assign/vec4 v0x600002458c60_0, 0;
T_43.2 ;
    %load/vec4 v0x600002458750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x600002458480_0;
    %assign/vec4 v0x6000024585a0_0, 0;
    %load/vec4 v0x6000024585a0_0;
    %assign/vec4 v0x600002458510_0, 0;
    %load/vec4 v0x600002458630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x600002458900_0;
    %assign/vec4 v0x600002458a20_0, 0;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x600002458990_0;
    %load/vec4 v0x600002458900_0;
    %add;
    %assign/vec4 v0x600002458a20_0, 0;
T_43.7 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1381285f0;
T_44 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000245a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000245a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002459b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002459a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002459f80_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x600002459d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x60000245a130_0;
    %assign/vec4 v0x60000245a1c0_0, 0;
T_44.2 ;
    %load/vec4 v0x600002459cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x6000024599e0_0;
    %assign/vec4 v0x600002459b00_0, 0;
    %load/vec4 v0x600002459b00_0;
    %assign/vec4 v0x600002459a70_0, 0;
    %load/vec4 v0x600002459b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x600002459e60_0;
    %assign/vec4 v0x600002459f80_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x600002459ef0_0;
    %load/vec4 v0x600002459e60_0;
    %add;
    %assign/vec4 v0x600002459f80_0, 0;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1380b61c0;
T_45 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246c750_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x60000246c750_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000246c750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c6c0, 0, 4;
    %load/vec4 v0x60000246c750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c750_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x600002454510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024545a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c6c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246c750_0, 0, 32;
T_45.6 ;
    %load/vec4 v0x60000246c750_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.7, 5;
    %load/vec4 v0x60000246c750_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246c6c0, 4;
    %ix/getv/s 3, v0x60000246c750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c6c0, 0, 4;
    %load/vec4 v0x60000246c750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c750_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
T_45.4 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1380b1520;
T_46 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246c870_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x60000246c870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000246c870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c7e0, 0, 4;
    %load/vec4 v0x60000246c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c870_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x600002454510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024545a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c7e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246c870_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x60000246c870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.7, 5;
    %load/vec4 v0x60000246c870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246c7e0, 4;
    %ix/getv/s 3, v0x60000246c870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c7e0, 0, 4;
    %load/vec4 v0x60000246c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c870_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1380ac880;
T_47 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000246c990_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x60000246c990_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000246c990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c900, 0, 4;
    %load/vec4 v0x60000246c990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c990_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x600002454510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024545a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c900, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000246c990_0, 0, 32;
T_47.6 ;
    %load/vec4 v0x60000246c990_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.7, 5;
    %load/vec4 v0x60000246c990_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000246c900, 4;
    %ix/getv/s 3, v0x60000246c990_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000246c900, 0, 4;
    %load/vec4 v0x60000246c990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000246c990_0, 0, 32;
    %jmp T_47.6;
T_47.7 ;
T_47.4 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x1380bfb00;
T_48 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002454870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002454b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002454240_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x600002454bd0_0;
    %assign/vec4 v0x600002454b40_0, 0;
    %load/vec4 v0x6000024542d0_0;
    %assign/vec4 v0x600002454240_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1380bfb00;
T_49 ;
    %wait E_0x600000c99a40;
    %load/vec4 v0x600002454b40_0;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %load/vec4 v0x600002454240_0;
    %store/vec4 v0x6000024542d0_0, 0, 16;
    %load/vec4 v0x600002454b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %jmp T_49.5;
T_49.0 ;
    %load/vec4 v0x600002454ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0x600002454d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_49.9, 8;
T_49.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_49.9, 8;
 ; End of false expr.
    %blend;
T_49.9;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
T_49.6 ;
    %jmp T_49.5;
T_49.1 ;
    %load/vec4 v0x600002454d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
T_49.10 ;
    %jmp T_49.5;
T_49.2 ;
    %load/vec4 v0x600002454240_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
    %load/vec4 v0x600002454090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002454240_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
T_49.12 ;
    %jmp T_49.5;
T_49.3 ;
    %load/vec4 v0x600002454240_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
    %load/vec4 v0x600002454480_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002454240_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024542d0_0, 0, 16;
T_49.14 ;
    %jmp T_49.5;
T_49.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002454bd0_0, 0, 3;
    %jmp T_49.5;
T_49.5 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1380f4410;
T_50 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.11, 8;
T_50.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_50.11, 8;
 ; End of false expr.
    %blend;
T_50.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.13, 8;
T_50.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_50.13, 8;
 ; End of false expr.
    %blend;
T_50.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_50.9;
T_50.9 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1380f4410;
T_51 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1380f4580;
T_52 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.11, 8;
T_52.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_52.11, 8;
 ; End of false expr.
    %blend;
T_52.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.13, 8;
T_52.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_52.13, 8;
 ; End of false expr.
    %blend;
T_52.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1380f4580;
T_53 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1380f1dc0;
T_54 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.11, 8;
T_54.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_54.11, 8;
 ; End of false expr.
    %blend;
T_54.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.13, 8;
T_54.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_54.13, 8;
 ; End of false expr.
    %blend;
T_54.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_54.9;
T_54.9 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1380f1dc0;
T_55 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1380f1f30;
T_56 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.11, 8;
T_56.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_56.11, 8;
 ; End of false expr.
    %blend;
T_56.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.13, 8;
T_56.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_56.13, 8;
 ; End of false expr.
    %blend;
T_56.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1380f1f30;
T_57 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1380ef770;
T_58 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.11, 8;
T_58.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_58.11, 8;
 ; End of false expr.
    %blend;
T_58.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.13, 8;
T_58.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_58.13, 8;
 ; End of false expr.
    %blend;
T_58.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_58.9;
T_58.9 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1380ef770;
T_59 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1380ef8e0;
T_60 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.11, 8;
T_60.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_60.11, 8;
 ; End of false expr.
    %blend;
T_60.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.13, 8;
T_60.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_60.13, 8;
 ; End of false expr.
    %blend;
T_60.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_60.9;
T_60.9 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1380ef8e0;
T_61 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1380ed120;
T_62 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.13, 8;
T_62.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_62.13, 8;
 ; End of false expr.
    %blend;
T_62.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1380ed120;
T_63 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1380ed290;
T_64 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.11, 8;
T_64.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_64.11, 8;
 ; End of false expr.
    %blend;
T_64.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.13, 8;
T_64.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_64.13, 8;
 ; End of false expr.
    %blend;
T_64.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_64.9;
T_64.9 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1380ed290;
T_65 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1380eaad0;
T_66 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.11, 8;
T_66.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_66.11, 8;
 ; End of false expr.
    %blend;
T_66.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.13, 8;
T_66.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_66.13, 8;
 ; End of false expr.
    %blend;
T_66.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_66.9;
T_66.9 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1380eaad0;
T_67 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1380eac40;
T_68 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.11, 8;
T_68.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_68.11, 8;
 ; End of false expr.
    %blend;
T_68.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.13, 8;
T_68.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_68.13, 8;
 ; End of false expr.
    %blend;
T_68.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_68.9;
T_68.9 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x1380eac40;
T_69 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x1380e8480;
T_70 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_70.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.11, 8;
T_70.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_70.11, 8;
 ; End of false expr.
    %blend;
T_70.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.13, 8;
T_70.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_70.13, 8;
 ; End of false expr.
    %blend;
T_70.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_70.9;
T_70.9 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x1380e8480;
T_71 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x1380e85f0;
T_72 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.11, 8;
T_72.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_72.11, 8;
 ; End of false expr.
    %blend;
T_72.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.13, 8;
T_72.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_72.13, 8;
 ; End of false expr.
    %blend;
T_72.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_72.9;
T_72.9 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1380e85f0;
T_73 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1380e5e30;
T_74 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.11, 8;
T_74.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_74.11, 8;
 ; End of false expr.
    %blend;
T_74.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.13, 8;
T_74.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_74.13, 8;
 ; End of false expr.
    %blend;
T_74.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_74.9;
T_74.9 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x1380e5e30;
T_75 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1380e5fa0;
T_76 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.11, 8;
T_76.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_76.11, 8;
 ; End of false expr.
    %blend;
T_76.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.13, 8;
T_76.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_76.13, 8;
 ; End of false expr.
    %blend;
T_76.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_76.9;
T_76.9 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x1380e5fa0;
T_77 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x1380e37e0;
T_78 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.11, 8;
T_78.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_78.11, 8;
 ; End of false expr.
    %blend;
T_78.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.13, 8;
T_78.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_78.13, 8;
 ; End of false expr.
    %blend;
T_78.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_78.9;
T_78.9 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x1380e37e0;
T_79 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1380e3950;
T_80 ;
    %wait E_0x600000c94c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_80.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024513b0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.11, 8;
T_80.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_80.11, 8;
 ; End of false expr.
    %blend;
T_80.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.13, 8;
T_80.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %jmp/0 T_80.13, 8;
 ; End of false expr.
    %blend;
T_80.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451320, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.7 ;
    %load/vec4 v0x600002451200_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002451440, 4, 0;
    %jmp T_80.9;
T_80.9 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x1380e3950;
T_81 ;
    %wait E_0x600000c94c00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451440, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002450b40_0, 4, 16;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x1380fb870;
T_82 ;
    %wait E_0x600000c94b40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002451290_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002451290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_82.1, 5;
    %ix/getv/s 4, v0x600002451290_0;
    %load/vec4a v0x600002451320, 4;
    %ix/getv/s 4, v0x600002451290_0;
    %store/vec4a v0x600002451710, 4, 0;
    %load/vec4 v0x600002451290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002451290_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002451dd0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002451dd0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_82.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002451290_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600002451290_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002451dd0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_82.5, 5;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %load/vec4 v0x600002451dd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002451710, 4, 0;
    %jmp T_82.10;
T_82.6 ;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %add;
    %load/vec4 v0x600002451dd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002451710, 4, 0;
    %jmp T_82.10;
T_82.7 ;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.11, 8;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %jmp/1 T_82.12, 8;
T_82.11 ; End of true expr.
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %jmp/0 T_82.12, 8;
 ; End of false expr.
    %blend;
T_82.12;
    %load/vec4 v0x600002451dd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002451710, 4, 0;
    %jmp T_82.10;
T_82.8 ;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.13, 8;
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %jmp/1 T_82.14, 8;
T_82.13 ; End of true expr.
    %load/vec4 v0x600002451dd0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002451710, 4;
    %jmp/0 T_82.14, 8;
 ; End of false expr.
    %blend;
T_82.14;
    %load/vec4 v0x600002451dd0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002451290_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002451710, 4, 0;
    %jmp T_82.10;
T_82.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002451290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002451290_0, 0, 32;
    %jmp T_82.4;
T_82.5 ;
    %load/vec4 v0x600002451dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002451dd0_0, 0, 32;
    %jmp T_82.2;
T_82.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002451710, 4;
    %store/vec4 v0x600002451680_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x1380fb870;
T_83 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024517a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002450e10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024510e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002450ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002451f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000024520a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000024522e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002452490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002451200_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002451560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002450fc0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002451050_0, 0;
    %load/vec4 v0x600002451e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.10;
T_83.2 ;
    %load/vec4 v0x600002450ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.11, 8;
    %load/vec4 v0x600002450c60_0;
    %assign/vec4 v0x600002450e10_0, 0;
    %load/vec4 v0x600002451ef0_0;
    %assign/vec4 v0x600002451f80_0, 0;
    %load/vec4 v0x600002452010_0;
    %assign/vec4 v0x6000024520a0_0, 0;
    %load/vec4 v0x6000024521c0_0;
    %assign/vec4 v0x6000024522e0_0, 0;
    %load/vec4 v0x600002452370_0;
    %assign/vec4 v0x600002452490_0, 0;
    %load/vec4 v0x600002451170_0;
    %assign/vec4 v0x600002451200_0, 0;
    %load/vec4 v0x6000024514d0_0;
    %assign/vec4 v0x600002451560_0, 0;
    %load/vec4 v0x600002450f30_0;
    %assign/vec4 v0x600002450fc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
T_83.11 ;
    %jmp T_83.10;
T_83.3 ;
    %load/vec4 v0x600002450fc0_0;
    %assign/vec4 v0x6000024510e0_0, 0;
    %load/vec4 v0x600002451560_0;
    %assign/vec4 v0x600002450ab0_0, 0;
    %load/vec4 v0x600002451f80_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002451a70_0, 0;
    %load/vec4 v0x600002451560_0;
    %assign/vec4 v0x6000024518c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002451d40_0, 0;
    %load/vec4 v0x600002451560_0;
    %assign/vec4 v0x6000024518c0_0, 0;
    %load/vec4 v0x600002452250_0;
    %assign/vec4 v0x600002451c20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.19;
T_83.19 ;
    %pop/vec4 1;
    %jmp T_83.10;
T_83.4 ;
    %load/vec4 v0x600002450b40_0;
    %load/vec4 v0x6000024520a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002452130, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.10;
T_83.5 ;
    %load/vec4 v0x600002451b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x600002451f80_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_83.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.23;
T_83.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
T_83.23 ;
T_83.20 ;
    %jmp T_83.10;
T_83.6 ;
    %load/vec4 v0x600002451950_0;
    %load/vec4 v0x6000024520a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002452130, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.10;
T_83.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002451680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000024520a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002452130, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.10;
T_83.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002451050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002451e60_0, 0;
    %jmp T_83.10;
T_83.10 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1380c4350;
T_84 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002470ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002470cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470510_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470e10_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024705a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470c60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024707e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002470870_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002470ab0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002470b40_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002470630_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002470fc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002471320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002471440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002471170_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024774e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024770f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002477600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002477210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024777b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024773c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002477d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002477e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002470090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002477ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024706c0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002471440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002471170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024706c0_0, 0;
    %load/vec4 v0x6000024714d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_84.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_84.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_84.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_84.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.17;
T_84.2 ;
    %load/vec4 v0x600002470480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.18, 8;
    %load/vec4 v0x600002471560_0;
    %assign/vec4 v0x600002470cf0_0, 0;
    %load/vec4 v0x600002470750_0;
    %assign/vec4 v0x6000024707e0_0, 0;
    %load/vec4 v0x600002470a20_0;
    %assign/vec4 v0x600002470ab0_0, 0;
    %load/vec4 v0x6000024701b0_0;
    %assign/vec4 v0x600002470e10_0, 0;
    %load/vec4 v0x600002470120_0;
    %assign/vec4 v0x6000024705a0_0, 0;
    %load/vec4 v0x600002470900_0;
    %assign/vec4 v0x600002470990_0, 0;
    %load/vec4 v0x600002470bd0_0;
    %assign/vec4 v0x600002470c60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.18 ;
    %jmp T_84.17;
T_84.3 ;
    %load/vec4 v0x6000024707e0_0;
    %assign/vec4 v0x600002470870_0, 0;
    %load/vec4 v0x600002470ab0_0;
    %assign/vec4 v0x600002470b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470510_0, 0;
    %load/vec4 v0x600002470cf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.23;
T_84.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.23;
T_84.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.23;
T_84.23 ;
    %pop/vec4 1;
    %jmp T_84.17;
T_84.4 ;
    %load/vec4 v0x600002470870_0;
    %assign/vec4 v0x6000024770f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002477210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024773c0_0, 0;
    %load/vec4 v0x6000024772a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.26, 9;
    %load/vec4 v0x6000024773c0_0;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024773c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002477ba0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.24 ;
    %jmp T_84.17;
T_84.5 ;
    %load/vec4 v0x600002477c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.29, 9;
    %load/vec4 v0x600002477ba0_0;
    %and;
T_84.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.27, 8;
    %load/vec4 v0x6000024779f0_0;
    %assign/vec4 v0x600002470630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002477ba0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.27 ;
    %jmp T_84.17;
T_84.6 ;
    %load/vec4 v0x600002470b40_0;
    %assign/vec4 v0x600002470fc0_0, 0;
    %load/vec4 v0x600002470630_0;
    %assign/vec4 v0x600002471320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002471440_0, 0;
    %load/vec4 v0x600002471200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.30 ;
    %jmp T_84.17;
T_84.7 ;
    %load/vec4 v0x600002470b40_0;
    %assign/vec4 v0x600002470fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002471170_0, 0;
    %load/vec4 v0x600002471200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.32 ;
    %jmp T_84.17;
T_84.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.17;
T_84.9 ;
    %load/vec4 v0x600002471050_0;
    %assign/vec4 v0x600002470630_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.17;
T_84.10 ;
    %load/vec4 v0x600002470870_0;
    %assign/vec4 v0x6000024774e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002477600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024777b0_0, 0;
    %load/vec4 v0x600002477690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.36, 9;
    %load/vec4 v0x6000024777b0_0;
    %and;
T_84.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024777b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.34 ;
    %jmp T_84.17;
T_84.11 ;
    %load/vec4 v0x600002470630_0;
    %assign/vec4 v0x600002477d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002477e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002470090_0, 0;
    %load/vec4 v0x600002477f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.39, 9;
    %load/vec4 v0x600002470090_0;
    %and;
T_84.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002470090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002477e70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.37 ;
    %jmp T_84.17;
T_84.12 ;
    %load/vec4 v0x600002477960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
T_84.40 ;
    %jmp T_84.17;
T_84.13 ;
    %load/vec4 v0x600002470510_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002470510_0, 0;
    %load/vec4 v0x600002470870_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002470870_0, 0;
    %load/vec4 v0x600002470b40_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002470b40_0, 0;
    %load/vec4 v0x6000024705a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002470510_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.43;
T_84.42 ;
    %load/vec4 v0x600002470cf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.47;
T_84.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.47;
T_84.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.47;
T_84.47 ;
    %pop/vec4 1;
T_84.43 ;
    %jmp T_84.17;
T_84.14 ;
    %load/vec4 v0x600002470d80_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002470d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002470510_0, 0;
    %load/vec4 v0x600002470e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002470d80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.49;
T_84.48 ;
    %load/vec4 v0x6000024707e0_0;
    %load/vec4 v0x600002470d80_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002470990_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002470870_0, 0;
    %load/vec4 v0x600002470ab0_0;
    %load/vec4 v0x600002470d80_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002470c60_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002470b40_0, 0;
    %load/vec4 v0x600002470cf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.53;
T_84.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.53;
T_84.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.53;
T_84.53 ;
    %pop/vec4 1;
T_84.49 ;
    %jmp T_84.17;
T_84.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024706c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024714d0_0, 0;
    %jmp T_84.17;
T_84.17 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x12ef0b3a0;
T_85 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002455290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x600002455200_0;
    %load/vec4 v0x600002454ea0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002455050, 0, 4;
T_85.0 ;
    %load/vec4 v0x600002455170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x600002454ea0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002455050, 4;
    %assign/vec4 v0x6000024550e0_0, 0;
T_85.2 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x12ef0b3a0;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002454fc0_0, 0, 32;
T_86.0 ;
    %load/vec4 v0x600002454fc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_86.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002454fc0_0;
    %store/vec4a v0x600002455050, 4, 0;
    %load/vec4 v0x600002454fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002454fc0_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0x12ef1aef0;
T_87 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000024557a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x600002455710_0;
    %load/vec4 v0x6000024553b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002455560, 0, 4;
T_87.0 ;
    %load/vec4 v0x600002455680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x6000024553b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002455560, 4;
    %assign/vec4 v0x6000024555f0_0, 0;
T_87.2 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x12ef1aef0;
T_88 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024554d0_0, 0, 32;
T_88.0 ;
    %load/vec4 v0x6000024554d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_88.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024554d0_0;
    %store/vec4a v0x600002455560, 4, 0;
    %load/vec4 v0x6000024554d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024554d0_0, 0, 32;
    %jmp T_88.0;
T_88.1 ;
    %end;
    .thread T_88;
    .scope S_0x12ef21b50;
T_89 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002455cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x600002455c20_0;
    %load/vec4 v0x6000024558c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002455a70, 0, 4;
T_89.0 ;
    %load/vec4 v0x600002455b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x6000024558c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002455a70, 4;
    %assign/vec4 v0x600002455b00_0, 0;
T_89.2 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x12ef21b50;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024559e0_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x6000024559e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024559e0_0;
    %store/vec4a v0x600002455a70, 4, 0;
    %load/vec4 v0x6000024559e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024559e0_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x1380fdd50;
T_91 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000024561c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x600002456130_0;
    %load/vec4 v0x600002455dd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002455f80, 0, 4;
T_91.0 ;
    %load/vec4 v0x6000024560a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x600002455dd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002455f80, 4;
    %assign/vec4 v0x600002456010_0, 0;
T_91.2 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1380fdd50;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002455ef0_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x600002455ef0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_92.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002455ef0_0;
    %store/vec4a v0x600002455f80, 4, 0;
    %load/vec4 v0x600002455ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002455ef0_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_0x12ef10a00;
T_93 ;
    %wait E_0x600000c9be40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002456490_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x600002456490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_93.1, 5;
    %load/vec4 v0x600002457b10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.2, 8;
    %load/vec4 v0x600002456880_0;
    %pad/u 32;
    %load/vec4 v0x600002456490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457de0_0, 4, 1;
    %load/vec4 v0x600002457600_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.3, 8;
    %load/vec4 v0x6000024566d0_0;
    %pad/u 32;
    %load/vec4 v0x600002456490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457cc0_0, 4, 1;
    %load/vec4 v0x6000024578d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.4, 8;
    %load/vec4 v0x6000024567f0_0;
    %pad/u 32;
    %load/vec4 v0x600002456490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.4;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457d50_0, 4, 1;
    %load/vec4 v0x600002450360_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.6, 8;
    %load/vec4 v0x6000024501b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.6;
    %flag_get/vec4 8;
    %jmp/0 T_93.5, 8;
    %load/vec4 v0x600002456ac0_0;
    %pad/u 32;
    %load/vec4 v0x600002456490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.5;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457e70_0, 4, 1;
    %load/vec4 v0x6000024570f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x600002456f40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %flag_get/vec4 8;
    %jmp/0 T_93.7, 8;
    %load/vec4 v0x6000024565b0_0;
    %pad/u 32;
    %load/vec4 v0x600002456490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.7;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457c30_0, 4, 1;
    %load/vec4 v0x600002456490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002456490_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x12ef10a00;
T_94 ;
    %wait E_0x600000c9be00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002456490_0, 0, 32;
T_94.0 ;
    %load/vec4 v0x600002456490_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_94.1, 5;
    %load/vec4 v0x600002457de0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457330_0, 4, 1;
    %load/vec4 v0x600002457cc0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.2, 8;
    %load/vec4 v0x600002457de0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.2;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457210_0, 4, 1;
    %load/vec4 v0x600002457d50_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.4, 9;
    %load/vec4 v0x600002457de0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.3, 8;
    %load/vec4 v0x600002457cc0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.3;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x6000024572a0_0, 4, 1;
    %load/vec4 v0x600002457e70_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.7, 10;
    %load/vec4 v0x600002457de0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.6, 9;
    %load/vec4 v0x600002457cc0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.5, 8;
    %load/vec4 v0x600002457d50_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.5;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x6000024573c0_0, 4, 1;
    %load/vec4 v0x600002457c30_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_94.11, 11;
    %load/vec4 v0x600002457de0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.10, 10;
    %load/vec4 v0x600002457cc0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.9, 9;
    %load/vec4 v0x600002457d50_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.8, 8;
    %load/vec4 v0x600002457e70_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.8;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002457180_0, 4, 1;
    %load/vec4 v0x600002457330_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x6000024505a0_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
    %jmp T_94.13;
T_94.12 ;
    %load/vec4 v0x600002457210_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x600002450480_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
    %jmp T_94.15;
T_94.14 ;
    %load/vec4 v0x6000024572a0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x600002450510_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %load/vec4 v0x600002457840_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v0x6000024573c0_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x600002450630_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %load/vec4 v0x6000024502d0_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %load/vec4 v0x600002450360_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %load/vec4 v0x6000024501b0_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
    %jmp T_94.19;
T_94.18 ;
    %load/vec4 v0x600002457180_0;
    %load/vec4 v0x600002456490_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x6000024503f0_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %load/vec4 v0x600002457060_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %load/vec4 v0x6000024570f0_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %load/vec4 v0x600002456f40_0;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
    %jmp T_94.21;
T_94.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456520, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4a v0x600002456be0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456c70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002456490_0;
    %store/vec4 v0x600002456a30_0, 4, 1;
T_94.21 ;
T_94.19 ;
T_94.17 ;
T_94.15 ;
T_94.13 ;
    %load/vec4 v0x600002456490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002456490_0, 0, 32;
    %jmp T_94.0;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x12ef10a00;
T_95 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002456880_0;
    %assign/vec4 v0x600002456910_0, 0;
    %load/vec4 v0x6000024566d0_0;
    %assign/vec4 v0x600002456760_0, 0;
    %load/vec4 v0x600002456ac0_0;
    %assign/vec4 v0x600002456b50_0, 0;
    %load/vec4 v0x6000024565b0_0;
    %assign/vec4 v0x600002456640_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x12ef10a00;
T_96 ;
    %wait E_0x600000c9bd80;
    %load/vec4 v0x600002456910_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024569a0, 4;
    %store/vec4 v0x600002457a80_0, 0, 256;
    %load/vec4 v0x600002456760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024569a0, 4;
    %store/vec4 v0x600002457570_0, 0, 256;
    %load/vec4 v0x600002456b50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024569a0, 4;
    %store/vec4 v0x600002450120_0, 0, 256;
    %load/vec4 v0x600002456640_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024569a0, 4;
    %store/vec4 v0x600002456eb0_0, 0, 256;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x13809a4f0;
T_97 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000244e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000244c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244c5a0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x60000244c870_0;
    %assign/vec4 v0x60000244c5a0_0, 0;
    %load/vec4 v0x60000244c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x60000244c750_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000244c480, 4;
    %assign/vec4 v0x60000244c510_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x13809a4f0;
T_98 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000244def0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_98.3, 10;
    %load/vec4 v0x60000244de60_0;
    %and;
T_98.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x60000244ddd0_0;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x60000244dd40_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000244dcb0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244c480, 0, 4;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x13809a4f0;
T_99 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000244e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ed90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000244ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024532a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002453330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002453210_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x60000244d8c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000244ed90_0, 0;
    %load/vec4 v0x60000244cfc0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000244ed00_0, 0;
    %load/vec4 v0x60000244d8c0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000024532a0_0, 0;
    %load/vec4 v0x6000024532a0_0;
    %assign/vec4 v0x600002453330_0, 0;
    %load/vec4 v0x60000244d7a0_0;
    %assign/vec4 v0x60000244d830_0, 0;
    %load/vec4 v0x60000244cc60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002453210_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x13809a4f0;
T_100 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000244e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000244d050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000244d560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000244cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d0e0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d0e0_0, 0;
    %load/vec4 v0x60000244e520_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_100.5, 10;
    %load/vec4 v0x60000244d3b0_0;
    %and;
T_100.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.4, 9;
    %load/vec4 v0x60000244d8c0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_100.6, 4;
    %load/vec4 v0x60000244d8c0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_100.6;
    %and;
T_100.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x60000244d560_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000244d560_0, 0;
T_100.2 ;
    %load/vec4 v0x60000244d8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_100.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_100.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_100.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_100.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_100.11, 6;
    %jmp T_100.12;
T_100.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000244d560_0, 0;
    %load/vec4 v0x60000244ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244d5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000244cfc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
T_100.13 ;
    %jmp T_100.12;
T_100.8 ;
    %load/vec4 v0x60000244db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.15, 8;
    %load/vec4 v0x60000244cfc0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000244cfc0_0, 0;
    %load/vec4 v0x60000244cfc0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244d7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000244d050_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
T_100.17 ;
T_100.15 ;
    %jmp T_100.12;
T_100.9 ;
    %load/vec4 v0x60000244cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.19, 8;
    %load/vec4 v0x60000244d050_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000244d050_0, 0;
T_100.19 ;
    %load/vec4 v0x60000244e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
T_100.21 ;
    %jmp T_100.12;
T_100.10 ;
    %load/vec4 v0x60000244d560_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
T_100.23 ;
    %jmp T_100.12;
T_100.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244d0e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000244d8c0_0, 0;
    %jmp T_100.12;
T_100.12 ;
    %pop/vec4 1;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1380be720;
T_101 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000244bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244bba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244bc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244bb10_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x60000244b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000244bba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x60000244bba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000244bba0_0, 0;
T_101.2 ;
    %load/vec4 v0x6000024443f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000244bc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x60000244bc30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000244bc30_0, 0;
T_101.5 ;
    %load/vec4 v0x60000244aac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000244bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.8, 8;
    %load/vec4 v0x60000244bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000244bb10_0, 0;
T_101.8 ;
    %load/vec4 v0x60000244b960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.13, 9;
    %load/vec4 v0x60000244b840_0;
    %and;
T_101.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.11, 8;
    %load/vec4 v0x60000244bba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000244bba0_0, 0;
T_101.11 ;
    %load/vec4 v0x6000024445a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.16, 9;
    %load/vec4 v0x600002444480_0;
    %and;
T_101.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.14, 8;
    %load/vec4 v0x60000244bc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000244bc30_0, 0;
T_101.14 ;
    %load/vec4 v0x60000244ac70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.19, 9;
    %load/vec4 v0x60000244ab50_0;
    %and;
T_101.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.17, 8;
    %load/vec4 v0x60000244bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000244bb10_0, 0;
T_101.17 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x1380be720;
T_102 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000244bcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000244b330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000244b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244b210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000244b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002444360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024445a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000244aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024441b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244a7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244a880_0, 0;
    %fork t_3, S_0x1380b72c0;
    %jmp t_2;
    .scope S_0x1380b72c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002449560_0, 0, 32;
T_102.2 ;
    %load/vec4 v0x600002449560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_102.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002449560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244b570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002449560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244b450, 0, 4;
    %load/vec4 v0x600002449560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002449560_0, 0, 32;
    %jmp T_102.2;
T_102.3 ;
    %end;
    .scope S_0x1380be720;
t_2 %join;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x60000244b960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.6, 9;
    %load/vec4 v0x60000244b840_0;
    %and;
T_102.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244b960_0, 0;
T_102.4 ;
    %load/vec4 v0x6000024445a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.9, 9;
    %load/vec4 v0x600002444480_0;
    %and;
T_102.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024445a0_0, 0;
T_102.7 ;
    %load/vec4 v0x60000244ac70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.12, 9;
    %load/vec4 v0x60000244ab50_0;
    %and;
T_102.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ac70_0, 0;
T_102.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244b210_0, 0;
    %load/vec4 v0x60000244be70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.24;
T_102.13 ;
    %load/vec4 v0x60000244bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.25, 8;
    %load/vec4 v0x60000244bde0_0;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.25 ;
    %jmp T_102.24;
T_102.14 ;
    %load/vec4 v0x60000244ba80_0;
    %assign/vec4 v0x60000244b060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244b210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.24;
T_102.15 ;
    %load/vec4 v0x60000244b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.27, 8;
    %load/vec4 v0x60000244b0f0_0;
    %assign/vec4 v0x60000244b330_0, 0;
    %load/vec4 v0x60000244b0f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000244a7f0_0, 0;
    %load/vec4 v0x60000244b0f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000244a880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.27 ;
    %jmp T_102.24;
T_102.16 ;
    %load/vec4 v0x60000244a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_102.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_102.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_102.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_102.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_102.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.29 ;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.34 ;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_102.40, 5;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244b570, 0, 4;
    %load/vec4 v0x60000244b330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244b450, 0, 4;
    %load/vec4 v0x60000244b4e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.41;
T_102.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.41 ;
    %jmp T_102.39;
T_102.35 ;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.42, 5;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000244b450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.44, 5;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000244b450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000244b450, 0, 4;
    %load/vec4 v0x60000244b4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000244b570, 4;
    %assign/vec4 v0x60000244ba80_0, 0;
    %jmp T_102.45;
T_102.44 ;
    %load/vec4 v0x60000244b4e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
T_102.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.43;
T_102.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.43 ;
    %jmp T_102.39;
T_102.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024441b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.39;
T_102.37 ;
    %load/vec4 v0x60000244a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244ad90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.46 ;
    %jmp T_102.39;
T_102.39 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.17 ;
    %load/vec4 v0x60000244a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.48 ;
    %jmp T_102.24;
T_102.18 ;
    %load/vec4 v0x60000244a7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.52, 6;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.54;
T_102.50 ;
    %load/vec4 v0x60000244b330_0;
    %assign/vec4 v0x60000244b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244b960_0, 0;
    %load/vec4 v0x60000244b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.55, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.55 ;
    %jmp T_102.54;
T_102.51 ;
    %load/vec4 v0x60000244b330_0;
    %assign/vec4 v0x600002444360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024445a0_0, 0;
    %load/vec4 v0x600002444480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.57, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.57 ;
    %jmp T_102.54;
T_102.52 ;
    %load/vec4 v0x60000244b330_0;
    %assign/vec4 v0x60000244aa30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244ac70_0, 0;
    %load/vec4 v0x60000244ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.59, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.59 ;
    %jmp T_102.54;
T_102.54 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.19 ;
    %load/vec4 v0x60000244a880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.64, 6;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
    %jmp T_102.66;
T_102.61 ;
    %load/vec4 v0x60000244b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.67, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.67 ;
    %jmp T_102.66;
T_102.62 ;
    %load/vec4 v0x600002444240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.69, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.69 ;
    %jmp T_102.66;
T_102.63 ;
    %load/vec4 v0x60000244a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.71, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.71 ;
    %jmp T_102.66;
T_102.64 ;
    %load/vec4 v0x60000244a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.73, 8;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.73 ;
    %jmp T_102.66;
T_102.66 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.20 ;
    %load/vec4 v0x600002444000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024441b0_0, 0;
    %load/vec4 v0x60000244ba80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.75 ;
    %jmp T_102.24;
T_102.21 ;
    %load/vec4 v0x60000244bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.77, 8;
    %load/vec4 v0x60000244bde0_0;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.77 ;
    %jmp T_102.24;
T_102.22 ;
    %load/vec4 v0x60000244bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244aeb0_0, 0;
    %load/vec4 v0x60000244bde0_0;
    %assign/vec4 v0x60000244ba80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000244b4e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000244be70_0, 0;
T_102.79 ;
    %jmp T_102.24;
T_102.24 ;
    %pop/vec4 1;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x1380a6690;
T_103 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002444990_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x60000242c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c900, 4;
    %assign/vec4 v0x600002444990_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x1380a4040;
T_104 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002444bd0_0, 0, 32;
T_104.2 ;
    %load/vec4 v0x600002444bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002444bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444b40, 0, 4;
    %load/vec4 v0x600002444bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444bd0_0, 0, 32;
    %jmp T_104.2;
T_104.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002444c60_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x60000242c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002444bd0_0, 0, 32;
T_104.6 ;
    %load/vec4 v0x600002444bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.7, 5;
    %load/vec4 v0x600002444bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002444b40, 4;
    %ix/getv/s 3, v0x600002444bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444b40, 0, 4;
    %load/vec4 v0x600002444bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444bd0_0, 0, 32;
    %jmp T_104.6;
T_104.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002444b40, 4;
    %assign/vec4 v0x600002444c60_0, 0;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x1380a19f0;
T_105 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002444ea0_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x600002444ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002444ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444e10, 0, 4;
    %load/vec4 v0x600002444ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444ea0_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002444f30_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x60000242c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002444ea0_0, 0, 32;
T_105.6 ;
    %load/vec4 v0x600002444ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.7, 5;
    %load/vec4 v0x600002444ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002444e10, 4;
    %ix/getv/s 3, v0x600002444ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444e10, 0, 4;
    %load/vec4 v0x600002444ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444ea0_0, 0, 32;
    %jmp T_105.6;
T_105.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002444e10, 4;
    %assign/vec4 v0x600002444f30_0, 0;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x13809f3a0;
T_106 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002445170_0, 0, 32;
T_106.2 ;
    %load/vec4 v0x600002445170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002445170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024450e0, 0, 4;
    %load/vec4 v0x600002445170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002445170_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002445200_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x60000242c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024450e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002445170_0, 0, 32;
T_106.6 ;
    %load/vec4 v0x600002445170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.7, 5;
    %load/vec4 v0x600002445170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024450e0, 4;
    %ix/getv/s 3, v0x600002445170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024450e0, 0, 4;
    %load/vec4 v0x600002445170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002445170_0, 0, 32;
    %jmp T_106.6;
T_106.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024450e0, 4;
    %assign/vec4 v0x600002445200_0, 0;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x13809cec0;
T_107 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002445cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002445e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024457a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002445710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002445c20_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x6000024459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600002445dd0_0;
    %assign/vec4 v0x600002445e60_0, 0;
T_107.2 ;
    %load/vec4 v0x600002445950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600002445680_0;
    %assign/vec4 v0x6000024457a0_0, 0;
    %load/vec4 v0x6000024457a0_0;
    %assign/vec4 v0x600002445710_0, 0;
    %load/vec4 v0x600002445830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x600002445b00_0;
    %assign/vec4 v0x600002445c20_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x600002445b90_0;
    %load/vec4 v0x600002445b00_0;
    %add;
    %assign/vec4 v0x600002445c20_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1380822f0;
T_108 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002447210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024473c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002446d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002446c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002447180_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x600002446f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x600002447330_0;
    %assign/vec4 v0x6000024473c0_0, 0;
T_108.2 ;
    %load/vec4 v0x600002446eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x600002446be0_0;
    %assign/vec4 v0x600002446d00_0, 0;
    %load/vec4 v0x600002446d00_0;
    %assign/vec4 v0x600002446c70_0, 0;
    %load/vec4 v0x600002446d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x600002447060_0;
    %assign/vec4 v0x600002447180_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x6000024470f0_0;
    %load/vec4 v0x600002447060_0;
    %add;
    %assign/vec4 v0x600002447180_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x13807c930;
T_109 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024407e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002440990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024402d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002440240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002440750_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x600002440510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x600002440900_0;
    %assign/vec4 v0x600002440990_0, 0;
T_109.2 ;
    %load/vec4 v0x600002440480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x6000024401b0_0;
    %assign/vec4 v0x6000024402d0_0, 0;
    %load/vec4 v0x6000024402d0_0;
    %assign/vec4 v0x600002440240_0, 0;
    %load/vec4 v0x600002440360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x600002440630_0;
    %assign/vec4 v0x600002440750_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x6000024406c0_0;
    %load/vec4 v0x600002440630_0;
    %add;
    %assign/vec4 v0x600002440750_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x13807a170;
T_110 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002441d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002441ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002441830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024417a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002441cb0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x600002441a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x600002441e60_0;
    %assign/vec4 v0x600002441ef0_0, 0;
T_110.2 ;
    %load/vec4 v0x6000024419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x600002441710_0;
    %assign/vec4 v0x600002441830_0, 0;
    %load/vec4 v0x600002441830_0;
    %assign/vec4 v0x6000024417a0_0, 0;
    %load/vec4 v0x6000024418c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x600002441b90_0;
    %assign/vec4 v0x600002441cb0_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x600002441c20_0;
    %load/vec4 v0x600002441b90_0;
    %add;
    %assign/vec4 v0x600002441cb0_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x138077c90;
T_111 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024432a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002443450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002442d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002442d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002443210_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x600002442fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x6000024433c0_0;
    %assign/vec4 v0x600002443450_0, 0;
T_111.2 ;
    %load/vec4 v0x600002442f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x600002442c70_0;
    %assign/vec4 v0x600002442d90_0, 0;
    %load/vec4 v0x600002442d90_0;
    %assign/vec4 v0x600002442d00_0, 0;
    %load/vec4 v0x600002442e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x6000024430f0_0;
    %assign/vec4 v0x600002443210_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x600002443180_0;
    %load/vec4 v0x6000024430f0_0;
    %add;
    %assign/vec4 v0x600002443210_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x138075640;
T_112 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000243c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000243c7e0_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x60000243c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x60000243c990_0;
    %assign/vec4 v0x60000243ca20_0, 0;
T_112.2 ;
    %load/vec4 v0x60000243c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %load/vec4 v0x60000243c240_0;
    %assign/vec4 v0x60000243c360_0, 0;
    %load/vec4 v0x60000243c360_0;
    %assign/vec4 v0x60000243c2d0_0, 0;
    %load/vec4 v0x60000243c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x60000243c6c0_0;
    %assign/vec4 v0x60000243c7e0_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x60000243c750_0;
    %load/vec4 v0x60000243c6c0_0;
    %add;
    %assign/vec4 v0x60000243c7e0_0, 0;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x138072ff0;
T_113 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000243ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000243dd40_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x60000243db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x60000243def0_0;
    %assign/vec4 v0x60000243df80_0, 0;
T_113.2 ;
    %load/vec4 v0x60000243da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %load/vec4 v0x60000243d7a0_0;
    %assign/vec4 v0x60000243d8c0_0, 0;
    %load/vec4 v0x60000243d8c0_0;
    %assign/vec4 v0x60000243d830_0, 0;
    %load/vec4 v0x60000243d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %load/vec4 v0x60000243dc20_0;
    %assign/vec4 v0x60000243dd40_0, 0;
    %jmp T_113.7;
T_113.6 ;
    %load/vec4 v0x60000243dcb0_0;
    %load/vec4 v0x60000243dc20_0;
    %add;
    %assign/vec4 v0x60000243dd40_0, 0;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x138070830;
T_114 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000243f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000243f2a0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x60000243f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x60000243f450_0;
    %assign/vec4 v0x60000243f4e0_0, 0;
T_114.2 ;
    %load/vec4 v0x60000243efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x60000243ed00_0;
    %assign/vec4 v0x60000243ee20_0, 0;
    %load/vec4 v0x60000243ee20_0;
    %assign/vec4 v0x60000243ed90_0, 0;
    %load/vec4 v0x60000243eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x60000243f180_0;
    %assign/vec4 v0x60000243f2a0_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x60000243f210_0;
    %load/vec4 v0x60000243f180_0;
    %add;
    %assign/vec4 v0x60000243f2a0_0, 0;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x13806e350;
T_115 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002438900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002438ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024383f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002438360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002438870_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x600002438630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x600002438a20_0;
    %assign/vec4 v0x600002438ab0_0, 0;
T_115.2 ;
    %load/vec4 v0x6000024385a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %load/vec4 v0x6000024382d0_0;
    %assign/vec4 v0x6000024383f0_0, 0;
    %load/vec4 v0x6000024383f0_0;
    %assign/vec4 v0x600002438360_0, 0;
    %load/vec4 v0x600002438480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.6, 8;
    %load/vec4 v0x600002438750_0;
    %assign/vec4 v0x600002438870_0, 0;
    %jmp T_115.7;
T_115.6 ;
    %load/vec4 v0x6000024387e0_0;
    %load/vec4 v0x600002438750_0;
    %add;
    %assign/vec4 v0x600002438870_0, 0;
T_115.7 ;
T_115.4 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x13806bd00;
T_116 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002439e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002439950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024398c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002439dd0_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x600002439b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x600002439f80_0;
    %assign/vec4 v0x60000243a010_0, 0;
T_116.2 ;
    %load/vec4 v0x600002439b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %load/vec4 v0x600002439830_0;
    %assign/vec4 v0x600002439950_0, 0;
    %load/vec4 v0x600002439950_0;
    %assign/vec4 v0x6000024398c0_0, 0;
    %load/vec4 v0x6000024399e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x600002439cb0_0;
    %assign/vec4 v0x600002439dd0_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %load/vec4 v0x600002439d40_0;
    %load/vec4 v0x600002439cb0_0;
    %add;
    %assign/vec4 v0x600002439dd0_0, 0;
T_116.7 ;
T_116.4 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x1380696b0;
T_117 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000243b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243aeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000243ae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000243b330_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x60000243b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x60000243b4e0_0;
    %assign/vec4 v0x60000243b570_0, 0;
T_117.2 ;
    %load/vec4 v0x60000243b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %load/vec4 v0x60000243ad90_0;
    %assign/vec4 v0x60000243aeb0_0, 0;
    %load/vec4 v0x60000243aeb0_0;
    %assign/vec4 v0x60000243ae20_0, 0;
    %load/vec4 v0x60000243af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x60000243b210_0;
    %assign/vec4 v0x60000243b330_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %load/vec4 v0x60000243b2a0_0;
    %load/vec4 v0x60000243b210_0;
    %add;
    %assign/vec4 v0x60000243b330_0, 0;
T_117.7 ;
T_117.4 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x138067060;
T_118 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002434990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002434b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002434480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024343f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002434900_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x6000024346c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x600002434ab0_0;
    %assign/vec4 v0x600002434b40_0, 0;
T_118.2 ;
    %load/vec4 v0x600002434630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %load/vec4 v0x600002434360_0;
    %assign/vec4 v0x600002434480_0, 0;
    %load/vec4 v0x600002434480_0;
    %assign/vec4 v0x6000024343f0_0, 0;
    %load/vec4 v0x600002434510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v0x6000024347e0_0;
    %assign/vec4 v0x600002434900_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0x600002434870_0;
    %load/vec4 v0x6000024347e0_0;
    %add;
    %assign/vec4 v0x600002434900_0, 0;
T_118.7 ;
T_118.4 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x138062250;
T_119 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002435ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024360a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024359e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002435950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002435e60_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x600002435c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x600002436010_0;
    %assign/vec4 v0x6000024360a0_0, 0;
T_119.2 ;
    %load/vec4 v0x600002435b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.4, 8;
    %load/vec4 v0x6000024358c0_0;
    %assign/vec4 v0x6000024359e0_0, 0;
    %load/vec4 v0x6000024359e0_0;
    %assign/vec4 v0x600002435950_0, 0;
    %load/vec4 v0x600002435a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.6, 8;
    %load/vec4 v0x600002435d40_0;
    %assign/vec4 v0x600002435e60_0, 0;
    %jmp T_119.7;
T_119.6 ;
    %load/vec4 v0x600002435dd0_0;
    %load/vec4 v0x600002435d40_0;
    %add;
    %assign/vec4 v0x600002435e60_0, 0;
T_119.7 ;
T_119.4 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x13805fc00;
T_120 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002437450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002437600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002436f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002436eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024373c0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x600002437180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x600002437570_0;
    %assign/vec4 v0x600002437600_0, 0;
T_120.2 ;
    %load/vec4 v0x6000024370f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x600002436e20_0;
    %assign/vec4 v0x600002436f40_0, 0;
    %load/vec4 v0x600002436f40_0;
    %assign/vec4 v0x600002436eb0_0, 0;
    %load/vec4 v0x600002436fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.6, 8;
    %load/vec4 v0x6000024372a0_0;
    %assign/vec4 v0x6000024373c0_0, 0;
    %jmp T_120.7;
T_120.6 ;
    %load/vec4 v0x600002437330_0;
    %load/vec4 v0x6000024372a0_0;
    %add;
    %assign/vec4 v0x6000024373c0_0, 0;
T_120.7 ;
T_120.4 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x13805d5b0;
T_121 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002430a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002430bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002430510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002430480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002430990_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x600002430750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x600002430b40_0;
    %assign/vec4 v0x600002430bd0_0, 0;
T_121.2 ;
    %load/vec4 v0x6000024306c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x6000024303f0_0;
    %assign/vec4 v0x600002430510_0, 0;
    %load/vec4 v0x600002430510_0;
    %assign/vec4 v0x600002430480_0, 0;
    %load/vec4 v0x6000024305a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.6, 8;
    %load/vec4 v0x600002430870_0;
    %assign/vec4 v0x600002430990_0, 0;
    %jmp T_121.7;
T_121.6 ;
    %load/vec4 v0x600002430900_0;
    %load/vec4 v0x600002430870_0;
    %add;
    %assign/vec4 v0x600002430990_0, 0;
T_121.7 ;
T_121.4 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x13805af60;
T_122 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002431f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002432130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002431a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024319e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002431ef0_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x600002431cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x6000024320a0_0;
    %assign/vec4 v0x600002432130_0, 0;
T_122.2 ;
    %load/vec4 v0x600002431c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x600002431950_0;
    %assign/vec4 v0x600002431a70_0, 0;
    %load/vec4 v0x600002431a70_0;
    %assign/vec4 v0x6000024319e0_0, 0;
    %load/vec4 v0x600002431b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v0x600002431dd0_0;
    %assign/vec4 v0x600002431ef0_0, 0;
    %jmp T_122.7;
T_122.6 ;
    %load/vec4 v0x600002431e60_0;
    %load/vec4 v0x600002431dd0_0;
    %add;
    %assign/vec4 v0x600002431ef0_0, 0;
T_122.7 ;
T_122.4 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x1380affd0;
T_123 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024446c0_0, 0, 32;
T_123.2 ;
    %load/vec4 v0x6000024446c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000024446c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444630, 0, 4;
    %load/vec4 v0x6000024446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024446c0_0, 0, 32;
    %jmp T_123.2;
T_123.3 ;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x60000242c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024446c0_0, 0, 32;
T_123.6 ;
    %load/vec4 v0x6000024446c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.7, 5;
    %load/vec4 v0x6000024446c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002444630, 4;
    %ix/getv/s 3, v0x6000024446c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444630, 0, 4;
    %load/vec4 v0x6000024446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024446c0_0, 0, 32;
    %jmp T_123.6;
T_123.7 ;
T_123.4 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x1380ad980;
T_124 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024447e0_0, 0, 32;
T_124.2 ;
    %load/vec4 v0x6000024447e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000024447e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444750, 0, 4;
    %load/vec4 v0x6000024447e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024447e0_0, 0, 32;
    %jmp T_124.2;
T_124.3 ;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x60000242c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024447e0_0, 0, 32;
T_124.6 ;
    %load/vec4 v0x6000024447e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.7, 5;
    %load/vec4 v0x6000024447e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002444750, 4;
    %ix/getv/s 3, v0x6000024447e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444750, 0, 4;
    %load/vec4 v0x6000024447e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024447e0_0, 0, 32;
    %jmp T_124.6;
T_124.7 ;
T_124.4 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1380ab330;
T_125 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002444900_0, 0, 32;
T_125.2 ;
    %load/vec4 v0x600002444900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002444900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444870, 0, 4;
    %load/vec4 v0x600002444900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444900_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x60000242c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000242c510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002444900_0, 0, 32;
T_125.6 ;
    %load/vec4 v0x600002444900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.7, 5;
    %load/vec4 v0x600002444900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002444870, 4;
    %ix/getv/s 3, v0x600002444900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002444870, 0, 4;
    %load/vec4 v0x600002444900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002444900_0, 0, 32;
    %jmp T_125.6;
T_125.7 ;
T_125.4 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x1380b7430;
T_126 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000242c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000242cab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000242c1b0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x60000242cb40_0;
    %assign/vec4 v0x60000242cab0_0, 0;
    %load/vec4 v0x60000242c240_0;
    %assign/vec4 v0x60000242c1b0_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1380b7430;
T_127 ;
    %wait E_0x600000c96c00;
    %load/vec4 v0x60000242cab0_0;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %load/vec4 v0x60000242c1b0_0;
    %store/vec4 v0x60000242c240_0, 0, 16;
    %load/vec4 v0x60000242cab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %jmp T_127.5;
T_127.0 ;
    %load/vec4 v0x60000242ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0x60000242ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_127.9, 8;
T_127.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_127.9, 8;
 ; End of false expr.
    %blend;
T_127.9;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
T_127.6 ;
    %jmp T_127.5;
T_127.1 ;
    %load/vec4 v0x60000242ccf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
T_127.10 ;
    %jmp T_127.5;
T_127.2 ;
    %load/vec4 v0x60000242c1b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
    %load/vec4 v0x60000242c000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000242c1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
T_127.12 ;
    %jmp T_127.5;
T_127.3 ;
    %load/vec4 v0x60000242c1b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
    %load/vec4 v0x60000242c3f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000242c1b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000242c240_0, 0, 16;
T_127.14 ;
    %jmp T_127.5;
T_127.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000242cb40_0, 0, 3;
    %jmp T_127.5;
T_127.5 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x138133030;
T_128 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_128.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_128.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_128.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_128.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_128.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_128.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_128.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_128.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.11, 8;
T_128.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_128.11, 8;
 ; End of false expr.
    %blend;
T_128.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.13, 8;
T_128.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_128.13, 8;
 ; End of false expr.
    %blend;
T_128.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_128.9;
T_128.9 ;
    %pop/vec4 1;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x138133030;
T_129 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x1381331a0;
T_130 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_130.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_130.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_130.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_130.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_130.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_130.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_130.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_130.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.11, 8;
T_130.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_130.11, 8;
 ; End of false expr.
    %blend;
T_130.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.13, 8;
T_130.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_130.13, 8;
 ; End of false expr.
    %blend;
T_130.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_130.9;
T_130.9 ;
    %pop/vec4 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x1381331a0;
T_131 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x1381309e0;
T_132 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.11, 8;
T_132.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_132.11, 8;
 ; End of false expr.
    %blend;
T_132.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.13, 8;
T_132.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_132.13, 8;
 ; End of false expr.
    %blend;
T_132.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_132.9;
T_132.9 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x1381309e0;
T_133 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x138130b50;
T_134 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_134.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_134.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.11, 8;
T_134.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_134.11, 8;
 ; End of false expr.
    %blend;
T_134.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.13, 8;
T_134.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_134.13, 8;
 ; End of false expr.
    %blend;
T_134.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_134.9;
T_134.9 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x138130b50;
T_135 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x13812e390;
T_136 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_136.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_136.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_136.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_136.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_136.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_136.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.11, 8;
T_136.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_136.11, 8;
 ; End of false expr.
    %blend;
T_136.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.13, 8;
T_136.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_136.13, 8;
 ; End of false expr.
    %blend;
T_136.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_136.9;
T_136.9 ;
    %pop/vec4 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x13812e390;
T_137 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x13812e500;
T_138 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_138.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_138.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_138.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_138.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_138.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_138.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_138.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_138.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.11, 8;
T_138.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_138.11, 8;
 ; End of false expr.
    %blend;
T_138.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.13, 8;
T_138.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_138.13, 8;
 ; End of false expr.
    %blend;
T_138.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_138.9;
T_138.9 ;
    %pop/vec4 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x13812e500;
T_139 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x13812bd40;
T_140 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_140.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_140.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_140.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_140.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_140.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_140.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_140.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_140.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.11, 8;
T_140.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_140.11, 8;
 ; End of false expr.
    %blend;
T_140.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.13, 8;
T_140.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_140.13, 8;
 ; End of false expr.
    %blend;
T_140.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_140.9;
T_140.9 ;
    %pop/vec4 1;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x13812bd40;
T_141 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x13812beb0;
T_142 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_142.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_142.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_142.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_142.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.11, 8;
T_142.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_142.11, 8;
 ; End of false expr.
    %blend;
T_142.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.13, 8;
T_142.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_142.13, 8;
 ; End of false expr.
    %blend;
T_142.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_142.9;
T_142.9 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x13812beb0;
T_143 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1381296f0;
T_144 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_144.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_144.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_144.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_144.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.11, 8;
T_144.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_144.11, 8;
 ; End of false expr.
    %blend;
T_144.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.13, 8;
T_144.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_144.13, 8;
 ; End of false expr.
    %blend;
T_144.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_144.9;
T_144.9 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1381296f0;
T_145 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x138129860;
T_146 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_146.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_146.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_146.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_146.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.11, 8;
T_146.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_146.11, 8;
 ; End of false expr.
    %blend;
T_146.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.13, 8;
T_146.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_146.13, 8;
 ; End of false expr.
    %blend;
T_146.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_146.9;
T_146.9 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x138129860;
T_147 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x13810eb20;
T_148 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_148.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_148.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_148.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_148.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_148.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_148.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_148.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_148.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.11, 8;
T_148.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_148.11, 8;
 ; End of false expr.
    %blend;
T_148.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.13, 8;
T_148.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_148.13, 8;
 ; End of false expr.
    %blend;
T_148.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_148.9;
T_148.9 ;
    %pop/vec4 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x13810eb20;
T_149 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x13810ec90;
T_150 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_150.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_150.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.11, 8;
T_150.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_150.11, 8;
 ; End of false expr.
    %blend;
T_150.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.13, 8;
T_150.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_150.13, 8;
 ; End of false expr.
    %blend;
T_150.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_150.9;
T_150.9 ;
    %pop/vec4 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x13810ec90;
T_151 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x138109160;
T_152 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.11, 8;
T_152.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_152.11, 8;
 ; End of false expr.
    %blend;
T_152.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.13, 8;
T_152.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_152.13, 8;
 ; End of false expr.
    %blend;
T_152.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_152.9;
T_152.9 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x138109160;
T_153 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x1381092d0;
T_154 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_154.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_154.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_154.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_154.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_154.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_154.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_154.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_154.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.11, 8;
T_154.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_154.11, 8;
 ; End of false expr.
    %blend;
T_154.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.13, 8;
T_154.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_154.13, 8;
 ; End of false expr.
    %blend;
T_154.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_154.9;
T_154.9 ;
    %pop/vec4 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x1381092d0;
T_155 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x138106b10;
T_156 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_156.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_156.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_156.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_156.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.11, 8;
T_156.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_156.11, 8;
 ; End of false expr.
    %blend;
T_156.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.13, 8;
T_156.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_156.13, 8;
 ; End of false expr.
    %blend;
T_156.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_156.9;
T_156.9 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x138106b10;
T_157 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x138106c80;
T_158 ;
    %wait E_0x600000c91e80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_158.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_158.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_158.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_158.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_158.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_158.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_158.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_158.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429320, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.11, 8;
T_158.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_158.11, 8;
 ; End of false expr.
    %blend;
T_158.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.13, 8;
T_158.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %jmp/0 T_158.13, 8;
 ; End of false expr.
    %blend;
T_158.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429290, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.7 ;
    %load/vec4 v0x600002429170_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024293b0, 4, 0;
    %jmp T_158.9;
T_158.9 ;
    %pop/vec4 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x138106c80;
T_159 ;
    %wait E_0x600000c91e40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024293b0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002428ab0_0, 4, 16;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x13813a490;
T_160 ;
    %wait E_0x600000c91d80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002429200_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x600002429200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_160.1, 5;
    %ix/getv/s 4, v0x600002429200_0;
    %load/vec4a v0x600002429290, 4;
    %ix/getv/s 4, v0x600002429200_0;
    %store/vec4a v0x600002429680, 4, 0;
    %load/vec4 v0x600002429200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002429200_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002429d40_0, 0, 32;
T_160.2 ;
    %load/vec4 v0x600002429d40_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_160.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002429200_0, 0, 32;
T_160.4 ;
    %load/vec4 v0x600002429200_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002429d40_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_160.5, 5;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_160.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_160.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_160.8, 6;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %load/vec4 v0x600002429d40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002429680, 4, 0;
    %jmp T_160.10;
T_160.6 ;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %add;
    %load/vec4 v0x600002429d40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002429680, 4, 0;
    %jmp T_160.10;
T_160.7 ;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.11, 8;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %jmp/1 T_160.12, 8;
T_160.11 ; End of true expr.
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %jmp/0 T_160.12, 8;
 ; End of false expr.
    %blend;
T_160.12;
    %load/vec4 v0x600002429d40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002429680, 4, 0;
    %jmp T_160.10;
T_160.8 ;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.13, 8;
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %jmp/1 T_160.14, 8;
T_160.13 ; End of true expr.
    %load/vec4 v0x600002429d40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002429680, 4;
    %jmp/0 T_160.14, 8;
 ; End of false expr.
    %blend;
T_160.14;
    %load/vec4 v0x600002429d40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002429200_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002429680, 4, 0;
    %jmp T_160.10;
T_160.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002429200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002429200_0, 0, 32;
    %jmp T_160.4;
T_160.5 ;
    %load/vec4 v0x600002429d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002429d40_0, 0, 32;
    %jmp T_160.2;
T_160.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002429680, 4;
    %store/vec4 v0x6000024295f0_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x13813a490;
T_161 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002429710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002428d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002429050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002428a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002429cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024299e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002428fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002429ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000242a010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000242a250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000242a400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002429170_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024294d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002428f30_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002429cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024299e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002428fc0_0, 0;
    %load/vec4 v0x600002429dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_161.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_161.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_161.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_161.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_161.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_161.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_161.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.10;
T_161.2 ;
    %load/vec4 v0x600002428e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.11, 8;
    %load/vec4 v0x600002428bd0_0;
    %assign/vec4 v0x600002428d80_0, 0;
    %load/vec4 v0x600002429e60_0;
    %assign/vec4 v0x600002429ef0_0, 0;
    %load/vec4 v0x600002429f80_0;
    %assign/vec4 v0x60000242a010_0, 0;
    %load/vec4 v0x60000242a130_0;
    %assign/vec4 v0x60000242a250_0, 0;
    %load/vec4 v0x60000242a2e0_0;
    %assign/vec4 v0x60000242a400_0, 0;
    %load/vec4 v0x6000024290e0_0;
    %assign/vec4 v0x600002429170_0, 0;
    %load/vec4 v0x600002429440_0;
    %assign/vec4 v0x6000024294d0_0, 0;
    %load/vec4 v0x600002428ea0_0;
    %assign/vec4 v0x600002428f30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
T_161.11 ;
    %jmp T_161.10;
T_161.3 ;
    %load/vec4 v0x600002428f30_0;
    %assign/vec4 v0x600002429050_0, 0;
    %load/vec4 v0x6000024294d0_0;
    %assign/vec4 v0x600002428a20_0, 0;
    %load/vec4 v0x600002429ef0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_161.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_161.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_161.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_161.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_161.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024299e0_0, 0;
    %load/vec4 v0x6000024294d0_0;
    %assign/vec4 v0x600002429830_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002429cb0_0, 0;
    %load/vec4 v0x6000024294d0_0;
    %assign/vec4 v0x600002429830_0, 0;
    %load/vec4 v0x60000242a1c0_0;
    %assign/vec4 v0x600002429b90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.19;
T_161.19 ;
    %pop/vec4 1;
    %jmp T_161.10;
T_161.4 ;
    %load/vec4 v0x600002428ab0_0;
    %load/vec4 v0x60000242a010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242a0a0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.10;
T_161.5 ;
    %load/vec4 v0x600002429a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600002429ef0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_161.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.23;
T_161.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
T_161.23 ;
T_161.20 ;
    %jmp T_161.10;
T_161.6 ;
    %load/vec4 v0x6000024298c0_0;
    %load/vec4 v0x60000242a010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242a0a0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.10;
T_161.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000024295f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000242a010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242a0a0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.10;
T_161.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002428fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002429dd0_0, 0;
    %jmp T_161.10;
T_161.10 ;
    %pop/vec4 1;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x1380be5b0;
T_162 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002448e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002448c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448480_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448d80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448510_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448900_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448bd0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002448750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024487e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002448a20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002448ab0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000024485a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002448f30_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002449290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024493b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024490e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000244f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000244f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000244fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002448000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002448630_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024493b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024490e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002448630_0, 0;
    %load/vec4 v0x600002449440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_162.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_162.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_162.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_162.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_162.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_162.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_162.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_162.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_162.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_162.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_162.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_162.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_162.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_162.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.17;
T_162.2 ;
    %load/vec4 v0x6000024483f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %load/vec4 v0x6000024494d0_0;
    %assign/vec4 v0x600002448c60_0, 0;
    %load/vec4 v0x6000024486c0_0;
    %assign/vec4 v0x600002448750_0, 0;
    %load/vec4 v0x600002448990_0;
    %assign/vec4 v0x600002448a20_0, 0;
    %load/vec4 v0x600002448120_0;
    %assign/vec4 v0x600002448d80_0, 0;
    %load/vec4 v0x600002448090_0;
    %assign/vec4 v0x600002448510_0, 0;
    %load/vec4 v0x600002448870_0;
    %assign/vec4 v0x600002448900_0, 0;
    %load/vec4 v0x600002448b40_0;
    %assign/vec4 v0x600002448bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.18 ;
    %jmp T_162.17;
T_162.3 ;
    %load/vec4 v0x600002448750_0;
    %assign/vec4 v0x6000024487e0_0, 0;
    %load/vec4 v0x600002448a20_0;
    %assign/vec4 v0x600002448ab0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448480_0, 0;
    %load/vec4 v0x600002448c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.23;
T_162.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.23;
T_162.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.23;
T_162.23 ;
    %pop/vec4 1;
    %jmp T_162.17;
T_162.4 ;
    %load/vec4 v0x6000024487e0_0;
    %assign/vec4 v0x60000244f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244f330_0, 0;
    %load/vec4 v0x60000244f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.26, 9;
    %load/vec4 v0x60000244f330_0;
    %and;
T_162.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.24 ;
    %jmp T_162.17;
T_162.5 ;
    %load/vec4 v0x60000244fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.29, 9;
    %load/vec4 v0x60000244fb10_0;
    %and;
T_162.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.27, 8;
    %load/vec4 v0x60000244f960_0;
    %assign/vec4 v0x6000024485a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.27 ;
    %jmp T_162.17;
T_162.6 ;
    %load/vec4 v0x600002448ab0_0;
    %assign/vec4 v0x600002448f30_0, 0;
    %load/vec4 v0x6000024485a0_0;
    %assign/vec4 v0x600002449290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024493b0_0, 0;
    %load/vec4 v0x600002449170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.30 ;
    %jmp T_162.17;
T_162.7 ;
    %load/vec4 v0x600002448ab0_0;
    %assign/vec4 v0x600002448f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024490e0_0, 0;
    %load/vec4 v0x600002449170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.32 ;
    %jmp T_162.17;
T_162.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.17;
T_162.9 ;
    %load/vec4 v0x600002448fc0_0;
    %assign/vec4 v0x6000024485a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.17;
T_162.10 ;
    %load/vec4 v0x6000024487e0_0;
    %assign/vec4 v0x60000244f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000244f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244f720_0, 0;
    %load/vec4 v0x60000244f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.36, 9;
    %load/vec4 v0x60000244f720_0;
    %and;
T_162.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.34 ;
    %jmp T_162.17;
T_162.11 ;
    %load/vec4 v0x6000024485a0_0;
    %assign/vec4 v0x60000244fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000244fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002448000_0, 0;
    %load/vec4 v0x60000244fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.39, 9;
    %load/vec4 v0x600002448000_0;
    %and;
T_162.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002448000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000244fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.37 ;
    %jmp T_162.17;
T_162.12 ;
    %load/vec4 v0x60000244f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
T_162.40 ;
    %jmp T_162.17;
T_162.13 ;
    %load/vec4 v0x600002448480_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002448480_0, 0;
    %load/vec4 v0x6000024487e0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000024487e0_0, 0;
    %load/vec4 v0x600002448ab0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002448ab0_0, 0;
    %load/vec4 v0x600002448510_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002448480_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.43;
T_162.42 ;
    %load/vec4 v0x600002448c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.47;
T_162.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.47;
T_162.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.47;
T_162.47 ;
    %pop/vec4 1;
T_162.43 ;
    %jmp T_162.17;
T_162.14 ;
    %load/vec4 v0x600002448cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002448cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002448480_0, 0;
    %load/vec4 v0x600002448d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002448cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.49;
T_162.48 ;
    %load/vec4 v0x600002448750_0;
    %load/vec4 v0x600002448cf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002448900_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000024487e0_0, 0;
    %load/vec4 v0x600002448a20_0;
    %load/vec4 v0x600002448cf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002448bd0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002448ab0_0, 0;
    %load/vec4 v0x600002448c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.53;
T_162.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.53;
T_162.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.53;
T_162.53 ;
    %pop/vec4 1;
T_162.49 ;
    %jmp T_162.17;
T_162.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002448630_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002449440_0, 0;
    %jmp T_162.17;
T_162.17 ;
    %pop/vec4 1;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x138143c60;
T_163 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000242d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %load/vec4 v0x60000242d170_0;
    %load/vec4 v0x60000242ce10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242cfc0, 0, 4;
T_163.0 ;
    %load/vec4 v0x60000242d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x60000242ce10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000242cfc0, 4;
    %assign/vec4 v0x60000242d050_0, 0;
T_163.2 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x138143c60;
T_164 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242cf30_0, 0, 32;
T_164.0 ;
    %load/vec4 v0x60000242cf30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_164.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242cf30_0;
    %store/vec4a v0x60000242cfc0, 4, 0;
    %load/vec4 v0x60000242cf30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242cf30_0, 0, 32;
    %jmp T_164.0;
T_164.1 ;
    %end;
    .thread T_164;
    .scope S_0x138141610;
T_165 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000242d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x60000242d680_0;
    %load/vec4 v0x60000242d320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242d4d0, 0, 4;
T_165.0 ;
    %load/vec4 v0x60000242d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x60000242d320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000242d4d0, 4;
    %assign/vec4 v0x60000242d560_0, 0;
T_165.2 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x138141610;
T_166 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242d440_0, 0, 32;
T_166.0 ;
    %load/vec4 v0x60000242d440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_166.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242d440_0;
    %store/vec4a v0x60000242d4d0, 4, 0;
    %load/vec4 v0x60000242d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242d440_0, 0, 32;
    %jmp T_166.0;
T_166.1 ;
    %end;
    .thread T_166;
    .scope S_0x13813efc0;
T_167 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000242dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x60000242db90_0;
    %load/vec4 v0x60000242d830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242d9e0, 0, 4;
T_167.0 ;
    %load/vec4 v0x60000242db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x60000242d830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000242d9e0, 4;
    %assign/vec4 v0x60000242da70_0, 0;
T_167.2 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x13813efc0;
T_168 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242d950_0, 0, 32;
T_168.0 ;
    %load/vec4 v0x60000242d950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_168.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242d950_0;
    %store/vec4a v0x60000242d9e0, 4, 0;
    %load/vec4 v0x60000242d950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242d950_0, 0, 32;
    %jmp T_168.0;
T_168.1 ;
    %end;
    .thread T_168;
    .scope S_0x13813c970;
T_169 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000242e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x60000242e0a0_0;
    %load/vec4 v0x60000242dd40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000242def0, 0, 4;
T_169.0 ;
    %load/vec4 v0x60000242e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x60000242dd40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000242def0, 4;
    %assign/vec4 v0x60000242df80_0, 0;
T_169.2 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x13813c970;
T_170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242de60_0, 0, 32;
T_170.0 ;
    %load/vec4 v0x60000242de60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_170.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242de60_0;
    %store/vec4a v0x60000242def0, 4, 0;
    %load/vec4 v0x60000242de60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242de60_0, 0, 32;
    %jmp T_170.0;
T_170.1 ;
    %end;
    .thread T_170;
    .scope S_0x1381530d0;
T_171 ;
    %wait E_0x600000c91080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242e400_0, 0, 32;
T_171.0 ;
    %load/vec4 v0x60000242e400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_171.1, 5;
    %load/vec4 v0x60000242fa80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.2, 8;
    %load/vec4 v0x60000242e7f0_0;
    %pad/u 32;
    %load/vec4 v0x60000242e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.2;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242fd50_0, 4, 1;
    %load/vec4 v0x60000242f570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.3, 8;
    %load/vec4 v0x60000242e640_0;
    %pad/u 32;
    %load/vec4 v0x60000242e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.3;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242fc30_0, 4, 1;
    %load/vec4 v0x60000242f840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.4, 8;
    %load/vec4 v0x60000242e760_0;
    %pad/u 32;
    %load/vec4 v0x60000242e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.4;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242fcc0_0, 4, 1;
    %load/vec4 v0x6000024282d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.6, 8;
    %load/vec4 v0x600002428120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.6;
    %flag_get/vec4 8;
    %jmp/0 T_171.5, 8;
    %load/vec4 v0x60000242ea30_0;
    %pad/u 32;
    %load/vec4 v0x60000242e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.5;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242fde0_0, 4, 1;
    %load/vec4 v0x60000242f060_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.8, 8;
    %load/vec4 v0x60000242eeb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.8;
    %flag_get/vec4 8;
    %jmp/0 T_171.7, 8;
    %load/vec4 v0x60000242e520_0;
    %pad/u 32;
    %load/vec4 v0x60000242e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.7;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242fba0_0, 4, 1;
    %load/vec4 v0x60000242e400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242e400_0, 0, 32;
    %jmp T_171.0;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x1381530d0;
T_172 ;
    %wait E_0x600000c91040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000242e400_0, 0, 32;
T_172.0 ;
    %load/vec4 v0x60000242e400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_172.1, 5;
    %load/vec4 v0x60000242fd50_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242f2a0_0, 4, 1;
    %load/vec4 v0x60000242fc30_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.2, 8;
    %load/vec4 v0x60000242fd50_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.2;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242f180_0, 4, 1;
    %load/vec4 v0x60000242fcc0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.4, 9;
    %load/vec4 v0x60000242fd50_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.3, 8;
    %load/vec4 v0x60000242fc30_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.3;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242f210_0, 4, 1;
    %load/vec4 v0x60000242fde0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.7, 10;
    %load/vec4 v0x60000242fd50_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.6, 9;
    %load/vec4 v0x60000242fc30_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.5, 8;
    %load/vec4 v0x60000242fcc0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.5;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242f330_0, 4, 1;
    %load/vec4 v0x60000242fba0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_172.11, 11;
    %load/vec4 v0x60000242fd50_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.10, 10;
    %load/vec4 v0x60000242fc30_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.9, 9;
    %load/vec4 v0x60000242fcc0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.8, 8;
    %load/vec4 v0x60000242fde0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.8;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242f0f0_0, 4, 1;
    %load/vec4 v0x60000242f2a0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.12, 8;
    %load/vec4 v0x600002428510_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
    %jmp T_172.13;
T_172.12 ;
    %load/vec4 v0x60000242f180_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.14, 8;
    %load/vec4 v0x6000024283f0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
    %jmp T_172.15;
T_172.14 ;
    %load/vec4 v0x60000242f210_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.16, 8;
    %load/vec4 v0x600002428480_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %load/vec4 v0x60000242f7b0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
    %jmp T_172.17;
T_172.16 ;
    %load/vec4 v0x60000242f330_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.18, 8;
    %load/vec4 v0x6000024285a0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %load/vec4 v0x600002428240_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %load/vec4 v0x6000024282d0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %load/vec4 v0x600002428120_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
    %jmp T_172.19;
T_172.18 ;
    %load/vec4 v0x60000242f0f0_0;
    %load/vec4 v0x60000242e400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.20, 8;
    %load/vec4 v0x600002428360_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %load/vec4 v0x60000242efd0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %load/vec4 v0x60000242f060_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %load/vec4 v0x60000242eeb0_0;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
    %jmp T_172.21;
T_172.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242e490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4a v0x60000242eb50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242ebe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000242e400_0;
    %store/vec4 v0x60000242e9a0_0, 4, 1;
T_172.21 ;
T_172.19 ;
T_172.17 ;
T_172.15 ;
T_172.13 ;
    %load/vec4 v0x60000242e400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000242e400_0, 0, 32;
    %jmp T_172.0;
T_172.1 ;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x1381530d0;
T_173 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000242e7f0_0;
    %assign/vec4 v0x60000242e880_0, 0;
    %load/vec4 v0x60000242e640_0;
    %assign/vec4 v0x60000242e6d0_0, 0;
    %load/vec4 v0x60000242ea30_0;
    %assign/vec4 v0x60000242eac0_0, 0;
    %load/vec4 v0x60000242e520_0;
    %assign/vec4 v0x60000242e5b0_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x1381530d0;
T_174 ;
    %wait E_0x600000c90fc0;
    %load/vec4 v0x60000242e880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000242e910, 4;
    %store/vec4 v0x60000242f9f0_0, 0, 256;
    %load/vec4 v0x60000242e6d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000242e910, 4;
    %store/vec4 v0x60000242f4e0_0, 0, 256;
    %load/vec4 v0x60000242eac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000242e910, 4;
    %store/vec4 v0x600002428090_0, 0, 256;
    %load/vec4 v0x60000242e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000242e910, 4;
    %store/vec4 v0x60000242ee20_0, 0, 256;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x1380c0d70;
T_175 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002426130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002424480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002424510_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x6000024247e0_0;
    %assign/vec4 v0x600002424510_0, 0;
    %load/vec4 v0x6000024247e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x6000024246c0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000024243f0, 4;
    %assign/vec4 v0x600002424480_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x1380c0d70;
T_176 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002425e60_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_176.3, 10;
    %load/vec4 v0x600002425dd0_0;
    %and;
T_176.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600002425d40_0;
    %and;
T_176.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x600002425cb0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002425c20_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024243f0, 0, 4;
T_176.0 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x1380c0d70;
T_177 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002426130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002426d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002426c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000242b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000242b2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024257a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000242b180_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600002425830_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002426d00_0, 0;
    %load/vec4 v0x600002424f30_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002426c70_0, 0;
    %load/vec4 v0x600002425830_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000242b210_0, 0;
    %load/vec4 v0x60000242b210_0;
    %assign/vec4 v0x60000242b2a0_0, 0;
    %load/vec4 v0x600002425710_0;
    %assign/vec4 v0x6000024257a0_0, 0;
    %load/vec4 v0x600002424bd0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000242b180_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x1380c0d70;
T_178 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002426130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002424fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024254d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002424f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002425710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002425560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002425050_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002425710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002425050_0, 0;
    %load/vec4 v0x600002426490_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_178.5, 10;
    %load/vec4 v0x600002425320_0;
    %and;
T_178.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_178.4, 9;
    %load/vec4 v0x600002425830_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_178.6, 4;
    %load/vec4 v0x600002425830_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_178.6;
    %and;
T_178.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x6000024254d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000024254d0_0, 0;
T_178.2 ;
    %load/vec4 v0x600002425830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_178.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_178.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_178.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_178.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_178.11, 6;
    %jmp T_178.12;
T_178.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002425560_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024254d0_0, 0;
    %load/vec4 v0x600002424990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002425560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002424f30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
T_178.13 ;
    %jmp T_178.12;
T_178.8 ;
    %load/vec4 v0x600002425b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.15, 8;
    %load/vec4 v0x600002424f30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002424f30_0, 0;
    %load/vec4 v0x600002424f30_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002425710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002424fc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
T_178.17 ;
T_178.15 ;
    %jmp T_178.12;
T_178.9 ;
    %load/vec4 v0x600002424cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.19, 8;
    %load/vec4 v0x600002424fc0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002424fc0_0, 0;
T_178.19 ;
    %load/vec4 v0x600002426370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
T_178.21 ;
    %jmp T_178.12;
T_178.10 ;
    %load/vec4 v0x6000024254d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
T_178.23 ;
    %jmp T_178.12;
T_178.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002425050_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002425830_0, 0;
    %jmp T_178.12;
T_178.12 ;
    %pop/vec4 1;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x1380d63c0;
T_179 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002423c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002423b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002423ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002423a80_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x600002423720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002423b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x600002423b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002423b10_0, 0;
T_179.2 ;
    %load/vec4 v0x60000241c360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002423ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.5, 8;
    %load/vec4 v0x600002423ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002423ba0_0, 0;
T_179.5 ;
    %load/vec4 v0x600002422a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002423a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %load/vec4 v0x600002423a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002423a80_0, 0;
T_179.8 ;
    %load/vec4 v0x6000024238d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.13, 9;
    %load/vec4 v0x6000024237b0_0;
    %and;
T_179.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.11, 8;
    %load/vec4 v0x600002423b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002423b10_0, 0;
T_179.11 ;
    %load/vec4 v0x60000241c510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.16, 9;
    %load/vec4 v0x60000241c3f0_0;
    %and;
T_179.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.14, 8;
    %load/vec4 v0x600002423ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002423ba0_0, 0;
T_179.14 ;
    %load/vec4 v0x600002422be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.19, 9;
    %load/vec4 v0x600002422ac0_0;
    %and;
T_179.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.17, 8;
    %load/vec4 v0x600002423a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002423a80_0, 0;
T_179.17 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x1380d63c0;
T_180 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002423c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024232a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002422fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002423180_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002423690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024238d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000241c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000241c510_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024229a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000241c120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002422760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024227f0_0, 0;
    %fork t_5, S_0x1380d67a0;
    %jmp t_4;
    .scope S_0x1380d67a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024214d0_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x6000024214d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000024214d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024234e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000024214d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024233c0, 0, 4;
    %load/vec4 v0x6000024214d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024214d0_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .scope S_0x1380d63c0;
t_4 %join;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x6000024238d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.6, 9;
    %load/vec4 v0x6000024237b0_0;
    %and;
T_180.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024238d0_0, 0;
T_180.4 ;
    %load/vec4 v0x60000241c510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.9, 9;
    %load/vec4 v0x60000241c3f0_0;
    %and;
T_180.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000241c510_0, 0;
T_180.7 ;
    %load/vec4 v0x600002422be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.12, 9;
    %load/vec4 v0x600002422ac0_0;
    %and;
T_180.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422be0_0, 0;
T_180.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002423180_0, 0;
    %load/vec4 v0x600002423de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_180.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_180.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_180.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_180.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_180.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_180.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_180.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_180.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_180.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_180.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.24;
T_180.13 ;
    %load/vec4 v0x600002423cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.25, 8;
    %load/vec4 v0x600002423d50_0;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.25 ;
    %jmp T_180.24;
T_180.14 ;
    %load/vec4 v0x6000024239f0_0;
    %assign/vec4 v0x600002422fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002423180_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.24;
T_180.15 ;
    %load/vec4 v0x600002423210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.27, 8;
    %load/vec4 v0x600002423060_0;
    %assign/vec4 v0x6000024232a0_0, 0;
    %load/vec4 v0x600002423060_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002422760_0, 0;
    %load/vec4 v0x600002423060_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000024227f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.27 ;
    %jmp T_180.24;
T_180.16 ;
    %load/vec4 v0x600002422760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_180.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_180.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_180.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_180.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_180.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.29 ;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.34 ;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_180.40, 5;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002423450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024234e0, 0, 4;
    %load/vec4 v0x6000024232a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002423450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024233c0, 0, 4;
    %load/vec4 v0x600002423450_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.41;
T_180.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.41 ;
    %jmp T_180.39;
T_180.35 ;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.42, 5;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024233c0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.44, 5;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024233c0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024233c0, 0, 4;
    %load/vec4 v0x600002423450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024234e0, 4;
    %assign/vec4 v0x6000024239f0_0, 0;
    %jmp T_180.45;
T_180.44 ;
    %load/vec4 v0x600002423450_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
T_180.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.43;
T_180.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.43 ;
    %jmp T_180.39;
T_180.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000241c120_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.39;
T_180.37 ;
    %load/vec4 v0x6000024225b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002422d00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.46 ;
    %jmp T_180.39;
T_180.39 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.17 ;
    %load/vec4 v0x6000024225b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.48 ;
    %jmp T_180.24;
T_180.18 ;
    %load/vec4 v0x600002422760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.52, 6;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.54;
T_180.50 ;
    %load/vec4 v0x6000024232a0_0;
    %assign/vec4 v0x600002423690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024238d0_0, 0;
    %load/vec4 v0x6000024237b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.55, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.55 ;
    %jmp T_180.54;
T_180.51 ;
    %load/vec4 v0x6000024232a0_0;
    %assign/vec4 v0x60000241c2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000241c510_0, 0;
    %load/vec4 v0x60000241c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.57, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.57 ;
    %jmp T_180.54;
T_180.52 ;
    %load/vec4 v0x6000024232a0_0;
    %assign/vec4 v0x6000024229a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002422be0_0, 0;
    %load/vec4 v0x600002422ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.59, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.59 ;
    %jmp T_180.54;
T_180.54 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.19 ;
    %load/vec4 v0x6000024227f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.64, 6;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
    %jmp T_180.66;
T_180.61 ;
    %load/vec4 v0x600002423570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.67, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.67 ;
    %jmp T_180.66;
T_180.62 ;
    %load/vec4 v0x60000241c1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.69, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.69 ;
    %jmp T_180.66;
T_180.63 ;
    %load/vec4 v0x600002422880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.71, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.71 ;
    %jmp T_180.66;
T_180.64 ;
    %load/vec4 v0x6000024225b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.73, 8;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.73 ;
    %jmp T_180.66;
T_180.66 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.20 ;
    %load/vec4 v0x600002423f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000241c120_0, 0;
    %load/vec4 v0x6000024239f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.75 ;
    %jmp T_180.24;
T_180.21 ;
    %load/vec4 v0x600002423cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.77, 8;
    %load/vec4 v0x600002423d50_0;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422d00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.77 ;
    %jmp T_180.24;
T_180.22 ;
    %load/vec4 v0x600002423cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002422e20_0, 0;
    %load/vec4 v0x600002423d50_0;
    %assign/vec4 v0x6000024239f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002423450_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002423de0_0, 0;
T_180.79 ;
    %jmp T_180.24;
T_180.24 ;
    %pop/vec4 1;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x1380d7af0;
T_181 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241c900_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x6000024047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404870, 4;
    %assign/vec4 v0x60000241c900_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x138093c10;
T_182 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241cb40_0, 0, 32;
T_182.2 ;
    %load/vec4 v0x60000241cb40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000241cb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cab0, 0, 4;
    %load/vec4 v0x60000241cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241cb40_0, 0, 32;
    %jmp T_182.2;
T_182.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241cbd0_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x6000024047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cab0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241cb40_0, 0, 32;
T_182.6 ;
    %load/vec4 v0x60000241cb40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.7, 5;
    %load/vec4 v0x60000241cb40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241cab0, 4;
    %ix/getv/s 3, v0x60000241cb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cab0, 0, 4;
    %load/vec4 v0x60000241cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241cb40_0, 0, 32;
    %jmp T_182.6;
T_182.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000241cab0, 4;
    %assign/vec4 v0x60000241cbd0_0, 0;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x138093ef0;
T_183 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241ce10_0, 0, 32;
T_183.2 ;
    %load/vec4 v0x60000241ce10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000241ce10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cd80, 0, 4;
    %load/vec4 v0x60000241ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241ce10_0, 0, 32;
    %jmp T_183.2;
T_183.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241cea0_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x6000024047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cd80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241ce10_0, 0, 32;
T_183.6 ;
    %load/vec4 v0x60000241ce10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.7, 5;
    %load/vec4 v0x60000241ce10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241cd80, 4;
    %ix/getv/s 3, v0x60000241ce10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241cd80, 0, 4;
    %load/vec4 v0x60000241ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241ce10_0, 0, 32;
    %jmp T_183.6;
T_183.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000241cd80, 4;
    %assign/vec4 v0x60000241cea0_0, 0;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x1380941d0;
T_184 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241d0e0_0, 0, 32;
T_184.2 ;
    %load/vec4 v0x60000241d0e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000241d0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241d050, 0, 4;
    %load/vec4 v0x60000241d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241d0e0_0, 0, 32;
    %jmp T_184.2;
T_184.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241d170_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x6000024047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241d050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241d0e0_0, 0, 32;
T_184.6 ;
    %load/vec4 v0x60000241d0e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.7, 5;
    %load/vec4 v0x60000241d0e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241d050, 4;
    %ix/getv/s 3, v0x60000241d0e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241d050, 0, 4;
    %load/vec4 v0x60000241d0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241d0e0_0, 0, 32;
    %jmp T_184.6;
T_184.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000241d050, 4;
    %assign/vec4 v0x60000241d170_0, 0;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x138092260;
T_185 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000241dc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241ddd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241d710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000241db90_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x60000241d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x60000241dd40_0;
    %assign/vec4 v0x60000241ddd0_0, 0;
T_185.2 ;
    %load/vec4 v0x60000241d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x60000241d5f0_0;
    %assign/vec4 v0x60000241d710_0, 0;
    %load/vec4 v0x60000241d710_0;
    %assign/vec4 v0x60000241d680_0, 0;
    %load/vec4 v0x60000241d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x60000241da70_0;
    %assign/vec4 v0x60000241db90_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x60000241db00_0;
    %load/vec4 v0x60000241da70_0;
    %add;
    %assign/vec4 v0x60000241db90_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x138092540;
T_186 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000241f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241f330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241ebe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000241f0f0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x60000241eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x60000241f2a0_0;
    %assign/vec4 v0x60000241f330_0, 0;
T_186.2 ;
    %load/vec4 v0x60000241ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x60000241eb50_0;
    %assign/vec4 v0x60000241ec70_0, 0;
    %load/vec4 v0x60000241ec70_0;
    %assign/vec4 v0x60000241ebe0_0, 0;
    %load/vec4 v0x60000241ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x60000241efd0_0;
    %assign/vec4 v0x60000241f0f0_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x60000241f060_0;
    %load/vec4 v0x60000241efd0_0;
    %add;
    %assign/vec4 v0x60000241f0f0_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x138092820;
T_187 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002418750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002418900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002418240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024181b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024186c0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x600002418480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600002418870_0;
    %assign/vec4 v0x600002418900_0, 0;
T_187.2 ;
    %load/vec4 v0x6000024183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x600002418120_0;
    %assign/vec4 v0x600002418240_0, 0;
    %load/vec4 v0x600002418240_0;
    %assign/vec4 v0x6000024181b0_0, 0;
    %load/vec4 v0x6000024182d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x6000024185a0_0;
    %assign/vec4 v0x6000024186c0_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x600002418630_0;
    %load/vec4 v0x6000024185a0_0;
    %add;
    %assign/vec4 v0x6000024186c0_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x138092b00;
T_188 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002419cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002419e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024197a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002419710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002419c20_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x6000024199e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600002419dd0_0;
    %assign/vec4 v0x600002419e60_0, 0;
T_188.2 ;
    %load/vec4 v0x600002419950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x600002419680_0;
    %assign/vec4 v0x6000024197a0_0, 0;
    %load/vec4 v0x6000024197a0_0;
    %assign/vec4 v0x600002419710_0, 0;
    %load/vec4 v0x600002419830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x600002419b00_0;
    %assign/vec4 v0x600002419c20_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600002419b90_0;
    %load/vec4 v0x600002419b00_0;
    %add;
    %assign/vec4 v0x600002419c20_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x138092f50;
T_189 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000241b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241b3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000241ac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000241b180_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x60000241af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x60000241b330_0;
    %assign/vec4 v0x60000241b3c0_0, 0;
T_189.2 ;
    %load/vec4 v0x60000241aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x60000241abe0_0;
    %assign/vec4 v0x60000241ad00_0, 0;
    %load/vec4 v0x60000241ad00_0;
    %assign/vec4 v0x60000241ac70_0, 0;
    %load/vec4 v0x60000241ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x60000241b060_0;
    %assign/vec4 v0x60000241b180_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x60000241b0f0_0;
    %load/vec4 v0x60000241b060_0;
    %add;
    %assign/vec4 v0x60000241b180_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x138093230;
T_190 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024147e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002414990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024142d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002414240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002414750_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x600002414510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x600002414900_0;
    %assign/vec4 v0x600002414990_0, 0;
T_190.2 ;
    %load/vec4 v0x600002414480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %load/vec4 v0x6000024141b0_0;
    %assign/vec4 v0x6000024142d0_0, 0;
    %load/vec4 v0x6000024142d0_0;
    %assign/vec4 v0x600002414240_0, 0;
    %load/vec4 v0x600002414360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.6, 8;
    %load/vec4 v0x600002414630_0;
    %assign/vec4 v0x600002414750_0, 0;
    %jmp T_190.7;
T_190.6 ;
    %load/vec4 v0x6000024146c0_0;
    %load/vec4 v0x600002414630_0;
    %add;
    %assign/vec4 v0x600002414750_0, 0;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x138093510;
T_191 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002415d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002415ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002415830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024157a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002415cb0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x600002415a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x600002415e60_0;
    %assign/vec4 v0x600002415ef0_0, 0;
T_191.2 ;
    %load/vec4 v0x6000024159e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %load/vec4 v0x600002415710_0;
    %assign/vec4 v0x600002415830_0, 0;
    %load/vec4 v0x600002415830_0;
    %assign/vec4 v0x6000024157a0_0, 0;
    %load/vec4 v0x6000024158c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %load/vec4 v0x600002415b90_0;
    %assign/vec4 v0x600002415cb0_0, 0;
    %jmp T_191.7;
T_191.6 ;
    %load/vec4 v0x600002415c20_0;
    %load/vec4 v0x600002415b90_0;
    %add;
    %assign/vec4 v0x600002415cb0_0, 0;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x1380937f0;
T_192 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000024172a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002417450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002416d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002416d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002417210_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x600002416fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %load/vec4 v0x6000024173c0_0;
    %assign/vec4 v0x600002417450_0, 0;
T_192.2 ;
    %load/vec4 v0x600002416f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %load/vec4 v0x600002416c70_0;
    %assign/vec4 v0x600002416d90_0, 0;
    %load/vec4 v0x600002416d90_0;
    %assign/vec4 v0x600002416d00_0, 0;
    %load/vec4 v0x600002416e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v0x6000024170f0_0;
    %assign/vec4 v0x600002417210_0, 0;
    %jmp T_192.7;
T_192.6 ;
    %load/vec4 v0x600002417180_0;
    %load/vec4 v0x6000024170f0_0;
    %add;
    %assign/vec4 v0x600002417210_0, 0;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x1380dc950;
T_193 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002410870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002410a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002410360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024102d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024107e0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x6000024105a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x600002410990_0;
    %assign/vec4 v0x600002410a20_0, 0;
T_193.2 ;
    %load/vec4 v0x600002410510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.4, 8;
    %load/vec4 v0x600002410240_0;
    %assign/vec4 v0x600002410360_0, 0;
    %load/vec4 v0x600002410360_0;
    %assign/vec4 v0x6000024102d0_0, 0;
    %load/vec4 v0x6000024103f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.6, 8;
    %load/vec4 v0x6000024106c0_0;
    %assign/vec4 v0x6000024107e0_0, 0;
    %jmp T_193.7;
T_193.6 ;
    %load/vec4 v0x600002410750_0;
    %load/vec4 v0x6000024106c0_0;
    %add;
    %assign/vec4 v0x6000024107e0_0, 0;
T_193.7 ;
T_193.4 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x1380dd720;
T_194 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002411dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002411f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024118c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002411830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002411d40_0, 0;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x600002411b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.2, 8;
    %load/vec4 v0x600002411ef0_0;
    %assign/vec4 v0x600002411f80_0, 0;
T_194.2 ;
    %load/vec4 v0x600002411a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.4, 8;
    %load/vec4 v0x6000024117a0_0;
    %assign/vec4 v0x6000024118c0_0, 0;
    %load/vec4 v0x6000024118c0_0;
    %assign/vec4 v0x600002411830_0, 0;
    %load/vec4 v0x600002411950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x600002411c20_0;
    %assign/vec4 v0x600002411d40_0, 0;
    %jmp T_194.7;
T_194.6 ;
    %load/vec4 v0x600002411cb0_0;
    %load/vec4 v0x600002411c20_0;
    %add;
    %assign/vec4 v0x600002411d40_0, 0;
T_194.7 ;
T_194.4 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x1380dda00;
T_195 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002413330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024134e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002412e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002412d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024132a0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x600002413060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %load/vec4 v0x600002413450_0;
    %assign/vec4 v0x6000024134e0_0, 0;
T_195.2 ;
    %load/vec4 v0x600002412fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.4, 8;
    %load/vec4 v0x600002412d00_0;
    %assign/vec4 v0x600002412e20_0, 0;
    %load/vec4 v0x600002412e20_0;
    %assign/vec4 v0x600002412d90_0, 0;
    %load/vec4 v0x600002412eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.6, 8;
    %load/vec4 v0x600002413180_0;
    %assign/vec4 v0x6000024132a0_0, 0;
    %jmp T_195.7;
T_195.6 ;
    %load/vec4 v0x600002413210_0;
    %load/vec4 v0x600002413180_0;
    %add;
    %assign/vec4 v0x6000024132a0_0, 0;
T_195.7 ;
T_195.4 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x1380ded70;
T_196 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000240c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000240c870_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x60000240c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.2, 8;
    %load/vec4 v0x60000240ca20_0;
    %assign/vec4 v0x60000240cab0_0, 0;
T_196.2 ;
    %load/vec4 v0x60000240c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.4, 8;
    %load/vec4 v0x60000240c2d0_0;
    %assign/vec4 v0x60000240c3f0_0, 0;
    %load/vec4 v0x60000240c3f0_0;
    %assign/vec4 v0x60000240c360_0, 0;
    %load/vec4 v0x60000240c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0x60000240c750_0;
    %assign/vec4 v0x60000240c870_0, 0;
    %jmp T_196.7;
T_196.6 ;
    %load/vec4 v0x60000240c7e0_0;
    %load/vec4 v0x60000240c750_0;
    %add;
    %assign/vec4 v0x60000240c870_0, 0;
T_196.7 ;
T_196.4 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x1380df1c0;
T_197 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000240de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240d8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000240ddd0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x60000240db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.2, 8;
    %load/vec4 v0x60000240df80_0;
    %assign/vec4 v0x60000240e010_0, 0;
T_197.2 ;
    %load/vec4 v0x60000240db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.4, 8;
    %load/vec4 v0x60000240d830_0;
    %assign/vec4 v0x60000240d950_0, 0;
    %load/vec4 v0x60000240d950_0;
    %assign/vec4 v0x60000240d8c0_0, 0;
    %load/vec4 v0x60000240d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.6, 8;
    %load/vec4 v0x60000240dcb0_0;
    %assign/vec4 v0x60000240ddd0_0, 0;
    %jmp T_197.7;
T_197.6 ;
    %load/vec4 v0x60000240dd40_0;
    %load/vec4 v0x60000240dcb0_0;
    %add;
    %assign/vec4 v0x60000240ddd0_0, 0;
T_197.7 ;
T_197.4 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x1380df4a0;
T_198 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000240f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240eeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240ee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000240f330_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x60000240f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x60000240f4e0_0;
    %assign/vec4 v0x60000240f570_0, 0;
T_198.2 ;
    %load/vec4 v0x60000240f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %load/vec4 v0x60000240ed90_0;
    %assign/vec4 v0x60000240eeb0_0, 0;
    %load/vec4 v0x60000240eeb0_0;
    %assign/vec4 v0x60000240ee20_0, 0;
    %load/vec4 v0x60000240ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x60000240f210_0;
    %assign/vec4 v0x60000240f330_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x60000240f2a0_0;
    %load/vec4 v0x60000240f210_0;
    %add;
    %assign/vec4 v0x60000240f330_0, 0;
T_198.7 ;
T_198.4 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x1380df780;
T_199 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002408990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002408b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002408480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024083f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002408900_0, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x6000024086c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %load/vec4 v0x600002408ab0_0;
    %assign/vec4 v0x600002408b40_0, 0;
T_199.2 ;
    %load/vec4 v0x600002408630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.4, 8;
    %load/vec4 v0x600002408360_0;
    %assign/vec4 v0x600002408480_0, 0;
    %load/vec4 v0x600002408480_0;
    %assign/vec4 v0x6000024083f0_0, 0;
    %load/vec4 v0x600002408510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.6, 8;
    %load/vec4 v0x6000024087e0_0;
    %assign/vec4 v0x600002408900_0, 0;
    %jmp T_199.7;
T_199.6 ;
    %load/vec4 v0x600002408870_0;
    %load/vec4 v0x6000024087e0_0;
    %add;
    %assign/vec4 v0x600002408900_0, 0;
T_199.7 ;
T_199.4 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x1380dfa60;
T_200 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002409ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000240a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024099e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002409950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002409e60_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x600002409c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x60000240a010_0;
    %assign/vec4 v0x60000240a0a0_0, 0;
T_200.2 ;
    %load/vec4 v0x600002409b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.4, 8;
    %load/vec4 v0x6000024098c0_0;
    %assign/vec4 v0x6000024099e0_0, 0;
    %load/vec4 v0x6000024099e0_0;
    %assign/vec4 v0x600002409950_0, 0;
    %load/vec4 v0x600002409a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.6, 8;
    %load/vec4 v0x600002409d40_0;
    %assign/vec4 v0x600002409e60_0, 0;
    %jmp T_200.7;
T_200.6 ;
    %load/vec4 v0x600002409dd0_0;
    %load/vec4 v0x600002409d40_0;
    %add;
    %assign/vec4 v0x600002409e60_0, 0;
T_200.7 ;
T_200.4 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x1380d6f70;
T_201 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241c630_0, 0, 32;
T_201.2 ;
    %load/vec4 v0x60000241c630_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000241c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c5a0, 0, 4;
    %load/vec4 v0x60000241c630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c630_0, 0, 32;
    %jmp T_201.2;
T_201.3 ;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0x6000024043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c5a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241c630_0, 0, 32;
T_201.6 ;
    %load/vec4 v0x60000241c630_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.7, 5;
    %load/vec4 v0x60000241c630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241c5a0, 4;
    %ix/getv/s 3, v0x60000241c630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c5a0, 0, 4;
    %load/vec4 v0x60000241c630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c630_0, 0, 32;
    %jmp T_201.6;
T_201.7 ;
T_201.4 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x1380d7250;
T_202 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241c750_0, 0, 32;
T_202.2 ;
    %load/vec4 v0x60000241c750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000241c750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c6c0, 0, 4;
    %load/vec4 v0x60000241c750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c750_0, 0, 32;
    %jmp T_202.2;
T_202.3 ;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x6000024043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c6c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241c750_0, 0, 32;
T_202.6 ;
    %load/vec4 v0x60000241c750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.7, 5;
    %load/vec4 v0x60000241c750_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241c6c0, 4;
    %ix/getv/s 3, v0x60000241c750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c6c0, 0, 4;
    %load/vec4 v0x60000241c750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c750_0, 0, 32;
    %jmp T_202.6;
T_202.7 ;
T_202.4 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x1380d7530;
T_203 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000241c870_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x60000241c870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000241c870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c7e0, 0, 4;
    %load/vec4 v0x60000241c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c870_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x6000024043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002404480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c7e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000241c870_0, 0, 32;
T_203.6 ;
    %load/vec4 v0x60000241c870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.7, 5;
    %load/vec4 v0x60000241c870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000241c7e0, 4;
    %ix/getv/s 3, v0x60000241c870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000241c7e0, 0, 4;
    %load/vec4 v0x60000241c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000241c870_0, 0, 32;
    %jmp T_203.6;
T_203.7 ;
T_203.4 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x1380d6910;
T_204 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002404750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002404a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002404120_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x600002404ab0_0;
    %assign/vec4 v0x600002404a20_0, 0;
    %load/vec4 v0x6000024041b0_0;
    %assign/vec4 v0x600002404120_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x1380d6910;
T_205 ;
    %wait E_0x600000c93e00;
    %load/vec4 v0x600002404a20_0;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %load/vec4 v0x600002404120_0;
    %store/vec4 v0x6000024041b0_0, 0, 16;
    %load/vec4 v0x600002404a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %jmp T_205.5;
T_205.0 ;
    %load/vec4 v0x600002404990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.6, 8;
    %load/vec4 v0x600002404c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_205.9, 8;
T_205.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_205.9, 8;
 ; End of false expr.
    %blend;
T_205.9;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
T_205.6 ;
    %jmp T_205.5;
T_205.1 ;
    %load/vec4 v0x600002404c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
T_205.10 ;
    %jmp T_205.5;
T_205.2 ;
    %load/vec4 v0x600002404120_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
    %load/vec4 v0x60000240bf00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002404120_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
T_205.12 ;
    %jmp T_205.5;
T_205.3 ;
    %load/vec4 v0x600002404120_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
    %load/vec4 v0x600002404360_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002404120_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024041b0_0, 0, 16;
T_205.14 ;
    %jmp T_205.5;
T_205.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002404ab0_0, 0, 3;
    %jmp T_205.5;
T_205.5 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x1380e6bf0;
T_206 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_206.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_206.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_206.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_206.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_206.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_206.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_206.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_206.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.11, 8;
T_206.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_206.11, 8;
 ; End of false expr.
    %blend;
T_206.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.13, 8;
T_206.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_206.13, 8;
 ; End of false expr.
    %blend;
T_206.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_206.9;
T_206.9 ;
    %pop/vec4 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x1380e6bf0;
T_207 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x1380e4290;
T_208 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_208.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_208.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_208.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_208.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_208.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_208.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_208.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_208.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.11, 8;
T_208.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_208.11, 8;
 ; End of false expr.
    %blend;
T_208.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.13, 8;
T_208.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_208.13, 8;
 ; End of false expr.
    %blend;
T_208.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_208.9;
T_208.9 ;
    %pop/vec4 1;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x1380e4290;
T_209 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x1380e4400;
T_210 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_210.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_210.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_210.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_210.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_210.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_210.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_210.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_210.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.11, 8;
T_210.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_210.11, 8;
 ; End of false expr.
    %blend;
T_210.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.13, 8;
T_210.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_210.13, 8;
 ; End of false expr.
    %blend;
T_210.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_210.9;
T_210.9 ;
    %pop/vec4 1;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x1380e4400;
T_211 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x1380e4570;
T_212 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_212.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_212.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_212.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_212.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_212.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_212.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_212.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_212.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.11, 8;
T_212.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_212.11, 8;
 ; End of false expr.
    %blend;
T_212.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.13, 8;
T_212.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_212.13, 8;
 ; End of false expr.
    %blend;
T_212.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_212.9;
T_212.9 ;
    %pop/vec4 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x1380e4570;
T_213 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x1380e1c40;
T_214 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_214.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_214.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_214.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_214.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_214.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_214.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_214.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_214.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.11, 8;
T_214.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_214.11, 8;
 ; End of false expr.
    %blend;
T_214.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.13, 8;
T_214.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_214.13, 8;
 ; End of false expr.
    %blend;
T_214.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_214.9;
T_214.9 ;
    %pop/vec4 1;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x1380e1c40;
T_215 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x1380e1db0;
T_216 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_216.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_216.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_216.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_216.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_216.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_216.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_216.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_216.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.11, 8;
T_216.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_216.11, 8;
 ; End of false expr.
    %blend;
T_216.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.13, 8;
T_216.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_216.13, 8;
 ; End of false expr.
    %blend;
T_216.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_216.9;
T_216.9 ;
    %pop/vec4 1;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x1380e1db0;
T_217 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x1380e1f20;
T_218 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_218.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_218.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_218.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_218.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_218.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_218.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_218.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_218.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.11, 8;
T_218.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_218.11, 8;
 ; End of false expr.
    %blend;
T_218.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.13, 8;
T_218.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_218.13, 8;
 ; End of false expr.
    %blend;
T_218.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_218.9;
T_218.9 ;
    %pop/vec4 1;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x1380e1f20;
T_219 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x1380db350;
T_220 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_220.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_220.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_220.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_220.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.11, 8;
T_220.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_220.11, 8;
 ; End of false expr.
    %blend;
T_220.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.13, 8;
T_220.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_220.13, 8;
 ; End of false expr.
    %blend;
T_220.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_220.9;
T_220.9 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x1380db350;
T_221 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x1380db4c0;
T_222 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_222.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_222.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_222.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_222.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_222.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_222.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_222.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_222.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.11, 8;
T_222.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_222.11, 8;
 ; End of false expr.
    %blend;
T_222.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.13, 8;
T_222.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_222.13, 8;
 ; End of false expr.
    %blend;
T_222.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_222.9;
T_222.9 ;
    %pop/vec4 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x1380db4c0;
T_223 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x1380db630;
T_224 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_224.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_224.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_224.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_224.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_224.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_224.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_224.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_224.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.11, 8;
T_224.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_224.11, 8;
 ; End of false expr.
    %blend;
T_224.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.13, 8;
T_224.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_224.13, 8;
 ; End of false expr.
    %blend;
T_224.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_224.9;
T_224.9 ;
    %pop/vec4 1;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x1380db630;
T_225 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x1380db7a0;
T_226 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_226.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_226.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_226.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_226.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_226.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_226.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_226.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_226.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.11, 8;
T_226.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_226.11, 8;
 ; End of false expr.
    %blend;
T_226.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.13, 8;
T_226.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_226.13, 8;
 ; End of false expr.
    %blend;
T_226.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_226.9;
T_226.9 ;
    %pop/vec4 1;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x1380db7a0;
T_227 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x1380db910;
T_228 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_228.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_228.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.11, 8;
T_228.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_228.11, 8;
 ; End of false expr.
    %blend;
T_228.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.13, 8;
T_228.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_228.13, 8;
 ; End of false expr.
    %blend;
T_228.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_228.9;
T_228.9 ;
    %pop/vec4 1;
    %jmp T_228;
    .thread T_228, $push;
    .scope S_0x1380db910;
T_229 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x1380d8af0;
T_230 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_230.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_230.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_230.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_230.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_230.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_230.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_230.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_230.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.11, 8;
T_230.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_230.11, 8;
 ; End of false expr.
    %blend;
T_230.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.13, 8;
T_230.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_230.13, 8;
 ; End of false expr.
    %blend;
T_230.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_230.9;
T_230.9 ;
    %pop/vec4 1;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_0x1380d8af0;
T_231 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_0x1380d8c60;
T_232 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_232.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_232.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_232.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_232.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_232.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_232.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_232.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_232.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.11, 8;
T_232.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_232.11, 8;
 ; End of false expr.
    %blend;
T_232.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.13, 8;
T_232.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_232.13, 8;
 ; End of false expr.
    %blend;
T_232.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_232.9;
T_232.9 ;
    %pop/vec4 1;
    %jmp T_232;
    .thread T_232, $push;
    .scope S_0x1380d8c60;
T_233 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_0x1380d8dd0;
T_234 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_234.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_234.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_234.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_234.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_234.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_234.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_234.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_234.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.11, 8;
T_234.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_234.11, 8;
 ; End of false expr.
    %blend;
T_234.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.13, 8;
T_234.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_234.13, 8;
 ; End of false expr.
    %blend;
T_234.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_234.9;
T_234.9 ;
    %pop/vec4 1;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x1380d8dd0;
T_235 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_0x1380d8f40;
T_236 ;
    %wait E_0x600000c8f040;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_236.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_236.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_236.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_236.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_236.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_236.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_236.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_236.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401290, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.11, 8;
T_236.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_236.11, 8;
 ; End of false expr.
    %blend;
T_236.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.13, 8;
T_236.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %jmp/0 T_236.13, 8;
 ; End of false expr.
    %blend;
T_236.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.7 ;
    %load/vec4 v0x6000024010e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002401320, 4, 0;
    %jmp T_236.9;
T_236.9 ;
    %pop/vec4 1;
    %jmp T_236;
    .thread T_236, $push;
    .scope S_0x1380d8f40;
T_237 ;
    %wait E_0x600000c8f000;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002401320, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002400a20_0, 4, 16;
    %jmp T_237;
    .thread T_237, $push;
    .scope S_0x1380e92a0;
T_238 ;
    %wait E_0x600000c8ef40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002401170_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x600002401170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_238.1, 5;
    %ix/getv/s 4, v0x600002401170_0;
    %load/vec4a v0x600002401200, 4;
    %ix/getv/s 4, v0x600002401170_0;
    %store/vec4a v0x6000024015f0, 4, 0;
    %load/vec4 v0x600002401170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002401170_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002401cb0_0, 0, 32;
T_238.2 ;
    %load/vec4 v0x600002401cb0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_238.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002401170_0, 0, 32;
T_238.4 ;
    %load/vec4 v0x600002401170_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002401cb0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_238.5, 5;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_238.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_238.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_238.8, 6;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %load/vec4 v0x600002401cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024015f0, 4, 0;
    %jmp T_238.10;
T_238.6 ;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %add;
    %load/vec4 v0x600002401cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024015f0, 4, 0;
    %jmp T_238.10;
T_238.7 ;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.11, 8;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %jmp/1 T_238.12, 8;
T_238.11 ; End of true expr.
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %jmp/0 T_238.12, 8;
 ; End of false expr.
    %blend;
T_238.12;
    %load/vec4 v0x600002401cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024015f0, 4, 0;
    %jmp T_238.10;
T_238.8 ;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.13, 8;
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %jmp/1 T_238.14, 8;
T_238.13 ; End of true expr.
    %load/vec4 v0x600002401cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024015f0, 4;
    %jmp/0 T_238.14, 8;
 ; End of false expr.
    %blend;
T_238.14;
    %load/vec4 v0x600002401cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002401170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024015f0, 4, 0;
    %jmp T_238.10;
T_238.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002401170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002401170_0, 0, 32;
    %jmp T_238.4;
T_238.5 ;
    %load/vec4 v0x600002401cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002401cb0_0, 0, 32;
    %jmp T_238.2;
T_238.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024015f0, 4;
    %store/vec4 v0x600002401560_0, 0, 16;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x1380e92a0;
T_239 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002401680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002400cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002400fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002400990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002401c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002401950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002400f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002401e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002401f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000024021c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002402370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024010e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002401440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002400ea0_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002401c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002401950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002400f30_0, 0;
    %load/vec4 v0x600002401d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_239.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_239.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_239.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_239.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_239.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_239.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_239.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.10;
T_239.2 ;
    %load/vec4 v0x600002400d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.11, 8;
    %load/vec4 v0x600002400b40_0;
    %assign/vec4 v0x600002400cf0_0, 0;
    %load/vec4 v0x600002401dd0_0;
    %assign/vec4 v0x600002401e60_0, 0;
    %load/vec4 v0x600002401ef0_0;
    %assign/vec4 v0x600002401f80_0, 0;
    %load/vec4 v0x6000024020a0_0;
    %assign/vec4 v0x6000024021c0_0, 0;
    %load/vec4 v0x600002402250_0;
    %assign/vec4 v0x600002402370_0, 0;
    %load/vec4 v0x600002401050_0;
    %assign/vec4 v0x6000024010e0_0, 0;
    %load/vec4 v0x6000024013b0_0;
    %assign/vec4 v0x600002401440_0, 0;
    %load/vec4 v0x600002400e10_0;
    %assign/vec4 v0x600002400ea0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
T_239.11 ;
    %jmp T_239.10;
T_239.3 ;
    %load/vec4 v0x600002400ea0_0;
    %assign/vec4 v0x600002400fc0_0, 0;
    %load/vec4 v0x600002401440_0;
    %assign/vec4 v0x600002400990_0, 0;
    %load/vec4 v0x600002401e60_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_239.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_239.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_239.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_239.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_239.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002401950_0, 0;
    %load/vec4 v0x600002401440_0;
    %assign/vec4 v0x6000024017a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002401c20_0, 0;
    %load/vec4 v0x600002401440_0;
    %assign/vec4 v0x6000024017a0_0, 0;
    %load/vec4 v0x600002402130_0;
    %assign/vec4 v0x600002401b00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.19;
T_239.19 ;
    %pop/vec4 1;
    %jmp T_239.10;
T_239.4 ;
    %load/vec4 v0x600002400a20_0;
    %load/vec4 v0x600002401f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002402010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.10;
T_239.5 ;
    %load/vec4 v0x6000024019e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x600002401e60_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_239.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.23;
T_239.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
T_239.23 ;
T_239.20 ;
    %jmp T_239.10;
T_239.6 ;
    %load/vec4 v0x600002401830_0;
    %load/vec4 v0x600002401f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002402010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.10;
T_239.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002401560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002401f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002402010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.10;
T_239.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002400f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002401d40_0, 0;
    %jmp T_239.10;
T_239.10 ;
    %pop/vec4 1;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_0x1380d83e0;
T_240 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002420d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002420bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024203f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420480_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420870_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420b40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024206c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002420750_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002420990_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002420a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002420510_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002420ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002421200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002421320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002421050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024273c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002426fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024274e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024270f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024272a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002427c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024205a0_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002421320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002421050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024205a0_0, 0;
    %load/vec4 v0x6000024213b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_240.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_240.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_240.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_240.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_240.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_240.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_240.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_240.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_240.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_240.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_240.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_240.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_240.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_240.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.17;
T_240.2 ;
    %load/vec4 v0x600002420360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.18, 8;
    %load/vec4 v0x600002421440_0;
    %assign/vec4 v0x600002420bd0_0, 0;
    %load/vec4 v0x600002420630_0;
    %assign/vec4 v0x6000024206c0_0, 0;
    %load/vec4 v0x600002420900_0;
    %assign/vec4 v0x600002420990_0, 0;
    %load/vec4 v0x600002420090_0;
    %assign/vec4 v0x600002420cf0_0, 0;
    %load/vec4 v0x600002420000_0;
    %assign/vec4 v0x600002420480_0, 0;
    %load/vec4 v0x6000024207e0_0;
    %assign/vec4 v0x600002420870_0, 0;
    %load/vec4 v0x600002420ab0_0;
    %assign/vec4 v0x600002420b40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.18 ;
    %jmp T_240.17;
T_240.3 ;
    %load/vec4 v0x6000024206c0_0;
    %assign/vec4 v0x600002420750_0, 0;
    %load/vec4 v0x600002420990_0;
    %assign/vec4 v0x600002420a20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002420c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024203f0_0, 0;
    %load/vec4 v0x600002420bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.23;
T_240.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.23;
T_240.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.23;
T_240.23 ;
    %pop/vec4 1;
    %jmp T_240.17;
T_240.4 ;
    %load/vec4 v0x600002420750_0;
    %assign/vec4 v0x600002426fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024270f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024272a0_0, 0;
    %load/vec4 v0x600002427180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.26, 9;
    %load/vec4 v0x6000024272a0_0;
    %and;
T_240.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024272a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002427a80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.24 ;
    %jmp T_240.17;
T_240.5 ;
    %load/vec4 v0x600002427b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.29, 9;
    %load/vec4 v0x600002427a80_0;
    %and;
T_240.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.27, 8;
    %load/vec4 v0x6000024278d0_0;
    %assign/vec4 v0x600002420510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427a80_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.27 ;
    %jmp T_240.17;
T_240.6 ;
    %load/vec4 v0x600002420a20_0;
    %assign/vec4 v0x600002420ea0_0, 0;
    %load/vec4 v0x600002420510_0;
    %assign/vec4 v0x600002421200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002421320_0, 0;
    %load/vec4 v0x6000024210e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.30 ;
    %jmp T_240.17;
T_240.7 ;
    %load/vec4 v0x600002420a20_0;
    %assign/vec4 v0x600002420ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002421050_0, 0;
    %load/vec4 v0x6000024210e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.32 ;
    %jmp T_240.17;
T_240.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.17;
T_240.9 ;
    %load/vec4 v0x600002420f30_0;
    %assign/vec4 v0x600002420510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.17;
T_240.10 ;
    %load/vec4 v0x600002420750_0;
    %assign/vec4 v0x6000024273c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024274e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002427690_0, 0;
    %load/vec4 v0x600002427570_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.36, 9;
    %load/vec4 v0x600002427690_0;
    %and;
T_240.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427690_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.34 ;
    %jmp T_240.17;
T_240.11 ;
    %load/vec4 v0x600002420510_0;
    %assign/vec4 v0x600002427c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002427d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002427f00_0, 0;
    %load/vec4 v0x600002427de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.39, 9;
    %load/vec4 v0x600002427f00_0;
    %and;
T_240.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002427d50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.37 ;
    %jmp T_240.17;
T_240.12 ;
    %load/vec4 v0x600002427840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
T_240.40 ;
    %jmp T_240.17;
T_240.13 ;
    %load/vec4 v0x6000024203f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000024203f0_0, 0;
    %load/vec4 v0x600002420750_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002420750_0, 0;
    %load/vec4 v0x600002420a20_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002420a20_0, 0;
    %load/vec4 v0x600002420480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000024203f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.43;
T_240.42 ;
    %load/vec4 v0x600002420bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.47;
T_240.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.47;
T_240.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.47;
T_240.47 ;
    %pop/vec4 1;
T_240.43 ;
    %jmp T_240.17;
T_240.14 ;
    %load/vec4 v0x600002420c60_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002420c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024203f0_0, 0;
    %load/vec4 v0x600002420cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002420c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.49;
T_240.48 ;
    %load/vec4 v0x6000024206c0_0;
    %load/vec4 v0x600002420c60_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002420870_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002420750_0, 0;
    %load/vec4 v0x600002420990_0;
    %load/vec4 v0x600002420c60_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002420b40_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002420a20_0, 0;
    %load/vec4 v0x600002420bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.53;
T_240.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.53;
T_240.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.53;
T_240.53 ;
    %pop/vec4 1;
T_240.49 ;
    %jmp T_240.17;
T_240.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024205a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024213b0_0, 0;
    %jmp T_240.17;
T_240.17 ;
    %pop/vec4 1;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x1380f0490;
T_241 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002405170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %load/vec4 v0x6000024050e0_0;
    %load/vec4 v0x600002404d80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002404f30, 0, 4;
T_241.0 ;
    %load/vec4 v0x600002405050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.2, 8;
    %load/vec4 v0x600002404d80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002404f30, 4;
    %assign/vec4 v0x600002404fc0_0, 0;
T_241.2 ;
    %jmp T_241;
    .thread T_241;
    .scope S_0x1380f0490;
T_242 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002404ea0_0, 0, 32;
T_242.0 ;
    %load/vec4 v0x600002404ea0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_242.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002404ea0_0;
    %store/vec4a v0x600002404f30, 4, 0;
    %load/vec4 v0x600002404ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002404ea0_0, 0, 32;
    %jmp T_242.0;
T_242.1 ;
    %end;
    .thread T_242;
    .scope S_0x1380edbd0;
T_243 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002405680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x6000024055f0_0;
    %load/vec4 v0x600002405290_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002405440, 0, 4;
T_243.0 ;
    %load/vec4 v0x600002405560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.2, 8;
    %load/vec4 v0x600002405290_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002405440, 4;
    %assign/vec4 v0x6000024054d0_0, 0;
T_243.2 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x1380edbd0;
T_244 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024053b0_0, 0, 32;
T_244.0 ;
    %load/vec4 v0x6000024053b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_244.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024053b0_0;
    %store/vec4a v0x600002405440, 4, 0;
    %load/vec4 v0x6000024053b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024053b0_0, 0, 32;
    %jmp T_244.0;
T_244.1 ;
    %end;
    .thread T_244;
    .scope S_0x1380edeb0;
T_245 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002405b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %load/vec4 v0x600002405b00_0;
    %load/vec4 v0x6000024057a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002405950, 0, 4;
T_245.0 ;
    %load/vec4 v0x600002405a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x6000024057a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002405950, 4;
    %assign/vec4 v0x6000024059e0_0, 0;
T_245.2 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x1380edeb0;
T_246 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024058c0_0, 0, 32;
T_246.0 ;
    %load/vec4 v0x6000024058c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_246.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024058c0_0;
    %store/vec4a v0x600002405950, 4, 0;
    %load/vec4 v0x6000024058c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024058c0_0, 0, 32;
    %jmp T_246.0;
T_246.1 ;
    %end;
    .thread T_246;
    .scope S_0x1380eb6f0;
T_247 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000024060a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %load/vec4 v0x600002406010_0;
    %load/vec4 v0x600002405cb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002405e60, 0, 4;
T_247.0 ;
    %load/vec4 v0x600002405f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.2, 8;
    %load/vec4 v0x600002405cb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002405e60, 4;
    %assign/vec4 v0x600002405ef0_0, 0;
T_247.2 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x1380eb6f0;
T_248 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002405dd0_0, 0, 32;
T_248.0 ;
    %load/vec4 v0x600002405dd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_248.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002405dd0_0;
    %store/vec4a v0x600002405e60, 4, 0;
    %load/vec4 v0x600002405dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002405dd0_0, 0, 32;
    %jmp T_248.0;
T_248.1 ;
    %end;
    .thread T_248;
    .scope S_0x1380f2870;
T_249 ;
    %wait E_0x600000c8e240;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002406370_0, 0, 32;
T_249.0 ;
    %load/vec4 v0x600002406370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_249.1, 5;
    %load/vec4 v0x6000024079f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.2, 8;
    %load/vec4 v0x600002406760_0;
    %pad/u 32;
    %load/vec4 v0x600002406370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.2;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407cc0_0, 4, 1;
    %load/vec4 v0x6000024074e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.3, 8;
    %load/vec4 v0x6000024065b0_0;
    %pad/u 32;
    %load/vec4 v0x600002406370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.3;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407ba0_0, 4, 1;
    %load/vec4 v0x6000024077b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.4, 8;
    %load/vec4 v0x6000024066d0_0;
    %pad/u 32;
    %load/vec4 v0x600002406370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.4;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407c30_0, 4, 1;
    %load/vec4 v0x600002400240_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.6, 8;
    %load/vec4 v0x600002400090_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.6;
    %flag_get/vec4 8;
    %jmp/0 T_249.5, 8;
    %load/vec4 v0x6000024069a0_0;
    %pad/u 32;
    %load/vec4 v0x600002406370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.5;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407d50_0, 4, 1;
    %load/vec4 v0x600002406fd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.8, 8;
    %load/vec4 v0x600002406e20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.8;
    %flag_get/vec4 8;
    %jmp/0 T_249.7, 8;
    %load/vec4 v0x600002406490_0;
    %pad/u 32;
    %load/vec4 v0x600002406370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.7;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407b10_0, 4, 1;
    %load/vec4 v0x600002406370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002406370_0, 0, 32;
    %jmp T_249.0;
T_249.1 ;
    %jmp T_249;
    .thread T_249, $push;
    .scope S_0x1380f2870;
T_250 ;
    %wait E_0x600000c8e200;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002406370_0, 0, 32;
T_250.0 ;
    %load/vec4 v0x600002406370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_250.1, 5;
    %load/vec4 v0x600002407cc0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407210_0, 4, 1;
    %load/vec4 v0x600002407ba0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.2, 8;
    %load/vec4 v0x600002407cc0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.2;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x6000024070f0_0, 4, 1;
    %load/vec4 v0x600002407c30_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.4, 9;
    %load/vec4 v0x600002407cc0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.3, 8;
    %load/vec4 v0x600002407ba0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.3;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407180_0, 4, 1;
    %load/vec4 v0x600002407d50_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.7, 10;
    %load/vec4 v0x600002407cc0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.6, 9;
    %load/vec4 v0x600002407ba0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.5, 8;
    %load/vec4 v0x600002407c30_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.5;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x6000024072a0_0, 4, 1;
    %load/vec4 v0x600002407b10_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_250.11, 11;
    %load/vec4 v0x600002407cc0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.10, 10;
    %load/vec4 v0x600002407ba0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.9, 9;
    %load/vec4 v0x600002407c30_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.8, 8;
    %load/vec4 v0x600002407d50_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.8;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002407060_0, 4, 1;
    %load/vec4 v0x600002407210_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.12, 8;
    %load/vec4 v0x600002400480_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
    %jmp T_250.13;
T_250.12 ;
    %load/vec4 v0x6000024070f0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.14, 8;
    %load/vec4 v0x600002400360_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
    %jmp T_250.15;
T_250.14 ;
    %load/vec4 v0x600002407180_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.16, 8;
    %load/vec4 v0x6000024003f0_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %load/vec4 v0x600002407720_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
    %jmp T_250.17;
T_250.16 ;
    %load/vec4 v0x6000024072a0_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.18, 8;
    %load/vec4 v0x600002400510_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %load/vec4 v0x6000024001b0_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %load/vec4 v0x600002400240_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %load/vec4 v0x600002400090_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
    %jmp T_250.19;
T_250.18 ;
    %load/vec4 v0x600002407060_0;
    %load/vec4 v0x600002406370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.20, 8;
    %load/vec4 v0x6000024002d0_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %load/vec4 v0x600002406f40_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %load/vec4 v0x600002406fd0_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %load/vec4 v0x600002406e20_0;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
    %jmp T_250.21;
T_250.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4a v0x600002406ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002406370_0;
    %store/vec4 v0x600002406910_0, 4, 1;
T_250.21 ;
T_250.19 ;
T_250.17 ;
T_250.15 ;
T_250.13 ;
    %load/vec4 v0x600002406370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002406370_0, 0, 32;
    %jmp T_250.0;
T_250.1 ;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x1380f2870;
T_251 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x600002406760_0;
    %assign/vec4 v0x6000024067f0_0, 0;
    %load/vec4 v0x6000024065b0_0;
    %assign/vec4 v0x600002406640_0, 0;
    %load/vec4 v0x6000024069a0_0;
    %assign/vec4 v0x600002406a30_0, 0;
    %load/vec4 v0x600002406490_0;
    %assign/vec4 v0x600002406520_0, 0;
    %jmp T_251;
    .thread T_251;
    .scope S_0x1380f2870;
T_252 ;
    %wait E_0x600000c8e180;
    %load/vec4 v0x6000024067f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002406880, 4;
    %store/vec4 v0x600002407960_0, 0, 256;
    %load/vec4 v0x600002406640_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002406880, 4;
    %store/vec4 v0x600002407450_0, 0, 256;
    %load/vec4 v0x600002406a30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002406880, 4;
    %store/vec4 v0x600002400000_0, 0, 256;
    %load/vec4 v0x600002406520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002406880, 4;
    %store/vec4 v0x600002406d90_0, 0, 256;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_0x13804d560;
T_253 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025fe0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025fc3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fc480_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x6000025fc750_0;
    %assign/vec4 v0x6000025fc480_0, 0;
    %load/vec4 v0x6000025fc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x6000025fc630_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000025fc360, 4;
    %assign/vec4 v0x6000025fc3f0_0, 0;
T_253.2 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x13804d560;
T_254 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025fddd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_254.3, 10;
    %load/vec4 v0x6000025fdd40_0;
    %and;
T_254.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x6000025fdcb0_0;
    %and;
T_254.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %load/vec4 v0x6000025fdc20_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000025fdb90_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fc360, 0, 4;
T_254.0 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x13804d560;
T_255 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025fe0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fec70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025febe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002403180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002403210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fd710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024030f0_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x6000025fd7a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000025fec70_0, 0;
    %load/vec4 v0x6000025fcea0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000025febe0_0, 0;
    %load/vec4 v0x6000025fd7a0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002403180_0, 0;
    %load/vec4 v0x600002403180_0;
    %assign/vec4 v0x600002403210_0, 0;
    %load/vec4 v0x6000025fd680_0;
    %assign/vec4 v0x6000025fd710_0, 0;
    %load/vec4 v0x6000025fcb40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000024030f0_0, 0;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x13804d560;
T_256 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025fe0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025fcf30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025fd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025fcea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fd680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fcfc0_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fd680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fcfc0_0, 0;
    %load/vec4 v0x6000025fe400_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_256.5, 10;
    %load/vec4 v0x6000025fd290_0;
    %and;
T_256.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_256.4, 9;
    %load/vec4 v0x6000025fd7a0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_256.6, 4;
    %load/vec4 v0x6000025fd7a0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_256.6;
    %and;
T_256.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x6000025fd440_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000025fd440_0, 0;
T_256.2 ;
    %load/vec4 v0x6000025fd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_256.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_256.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_256.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_256.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_256.11, 6;
    %jmp T_256.12;
T_256.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fd4d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025fd440_0, 0;
    %load/vec4 v0x6000025fc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fd4d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025fcea0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
T_256.13 ;
    %jmp T_256.12;
T_256.8 ;
    %load/vec4 v0x6000025fda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.15, 8;
    %load/vec4 v0x6000025fcea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000025fcea0_0, 0;
    %load/vec4 v0x6000025fcea0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fd680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025fcf30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
T_256.17 ;
T_256.15 ;
    %jmp T_256.12;
T_256.9 ;
    %load/vec4 v0x6000025fcc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.19, 8;
    %load/vec4 v0x6000025fcf30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000025fcf30_0, 0;
T_256.19 ;
    %load/vec4 v0x6000025fe2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
T_256.21 ;
    %jmp T_256.12;
T_256.10 ;
    %load/vec4 v0x6000025fd440_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
T_256.23 ;
    %jmp T_256.12;
T_256.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fcfc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025fd7a0_0, 0;
    %jmp T_256.12;
T_256.12 ;
    %pop/vec4 1;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x138098690;
T_257 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025fbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025fba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025fbb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025fb9f0_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x6000025fb690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000025fba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x6000025fba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000025fba80_0, 0;
T_257.2 ;
    %load/vec4 v0x6000025f42d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000025fbb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.5, 8;
    %load/vec4 v0x6000025fbb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000025fbb10_0, 0;
T_257.5 ;
    %load/vec4 v0x6000025fa9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000025fb9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.8, 8;
    %load/vec4 v0x6000025fb9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000025fb9f0_0, 0;
T_257.8 ;
    %load/vec4 v0x6000025fb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.13, 9;
    %load/vec4 v0x6000025fb720_0;
    %and;
T_257.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.11, 8;
    %load/vec4 v0x6000025fba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000025fba80_0, 0;
T_257.11 ;
    %load/vec4 v0x6000025f4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.16, 9;
    %load/vec4 v0x6000025f4360_0;
    %and;
T_257.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.14, 8;
    %load/vec4 v0x6000025fbb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000025fbb10_0, 0;
T_257.14 ;
    %load/vec4 v0x6000025fab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.19, 9;
    %load/vec4 v0x6000025faa30_0;
    %and;
T_257.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.17, 8;
    %load/vec4 v0x6000025fb9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000025fb9f0_0, 0;
T_257.17 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x138098690;
T_258 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025fbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025fb210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025faf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fb0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025fb600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fb840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025f4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025fa910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025fa6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025fa760_0, 0;
    %fork t_7, S_0x138099550;
    %jmp t_6;
    .scope S_0x138099550;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f9440_0, 0, 32;
T_258.2 ;
    %load/vec4 v0x6000025f9440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_258.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000025f9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fb450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000025f9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fb330, 0, 4;
    %load/vec4 v0x6000025f9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f9440_0, 0, 32;
    %jmp T_258.2;
T_258.3 ;
    %end;
    .scope S_0x138098690;
t_6 %join;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x6000025fb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.6, 9;
    %load/vec4 v0x6000025fb720_0;
    %and;
T_258.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fb840_0, 0;
T_258.4 ;
    %load/vec4 v0x6000025f4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.9, 9;
    %load/vec4 v0x6000025f4360_0;
    %and;
T_258.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4480_0, 0;
T_258.7 ;
    %load/vec4 v0x6000025fab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.12, 9;
    %load/vec4 v0x6000025faa30_0;
    %and;
T_258.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fab50_0, 0;
T_258.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fb0f0_0, 0;
    %load/vec4 v0x6000025fbd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_258.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_258.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_258.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_258.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_258.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_258.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_258.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_258.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_258.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_258.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.24;
T_258.13 ;
    %load/vec4 v0x6000025fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.25, 8;
    %load/vec4 v0x6000025fbcc0_0;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.25 ;
    %jmp T_258.24;
T_258.14 ;
    %load/vec4 v0x6000025fb960_0;
    %assign/vec4 v0x6000025faf40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fb0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.24;
T_258.15 ;
    %load/vec4 v0x6000025fb180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.27, 8;
    %load/vec4 v0x6000025fafd0_0;
    %assign/vec4 v0x6000025fb210_0, 0;
    %load/vec4 v0x6000025fafd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000025fa6d0_0, 0;
    %load/vec4 v0x6000025fafd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000025fa760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.27 ;
    %jmp T_258.24;
T_258.16 ;
    %load/vec4 v0x6000025fa6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_258.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_258.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_258.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_258.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_258.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.29 ;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.34 ;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_258.40, 5;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fb450, 0, 4;
    %load/vec4 v0x6000025fb210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fb330, 0, 4;
    %load/vec4 v0x6000025fb3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.41;
T_258.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.41 ;
    %jmp T_258.39;
T_258.35 ;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.42, 5;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000025fb330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.44, 5;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000025fb330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025fb330, 0, 4;
    %load/vec4 v0x6000025fb3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000025fb450, 4;
    %assign/vec4 v0x6000025fb960_0, 0;
    %jmp T_258.45;
T_258.44 ;
    %load/vec4 v0x6000025fb3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
T_258.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.43;
T_258.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.43 ;
    %jmp T_258.39;
T_258.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f4090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.39;
T_258.37 ;
    %load/vec4 v0x6000025fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.46 ;
    %jmp T_258.39;
T_258.39 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.17 ;
    %load/vec4 v0x6000025fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.48 ;
    %jmp T_258.24;
T_258.18 ;
    %load/vec4 v0x6000025fa6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.52, 6;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.54;
T_258.50 ;
    %load/vec4 v0x6000025fb210_0;
    %assign/vec4 v0x6000025fb600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fb840_0, 0;
    %load/vec4 v0x6000025fb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.55, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.55 ;
    %jmp T_258.54;
T_258.51 ;
    %load/vec4 v0x6000025fb210_0;
    %assign/vec4 v0x6000025f4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f4480_0, 0;
    %load/vec4 v0x6000025f4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.57, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.57 ;
    %jmp T_258.54;
T_258.52 ;
    %load/vec4 v0x6000025fb210_0;
    %assign/vec4 v0x6000025fa910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025fab50_0, 0;
    %load/vec4 v0x6000025faa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.59, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.59 ;
    %jmp T_258.54;
T_258.54 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.19 ;
    %load/vec4 v0x6000025fa760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.64, 6;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
    %jmp T_258.66;
T_258.61 ;
    %load/vec4 v0x6000025fb4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.67, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.67 ;
    %jmp T_258.66;
T_258.62 ;
    %load/vec4 v0x6000025f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.69, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.69 ;
    %jmp T_258.66;
T_258.63 ;
    %load/vec4 v0x6000025fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.71, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.71 ;
    %jmp T_258.66;
T_258.64 ;
    %load/vec4 v0x6000025fa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.73, 8;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.73 ;
    %jmp T_258.66;
T_258.66 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.20 ;
    %load/vec4 v0x6000025fbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f4090_0, 0;
    %load/vec4 v0x6000025fb960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.75 ;
    %jmp T_258.24;
T_258.21 ;
    %load/vec4 v0x6000025fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.77, 8;
    %load/vec4 v0x6000025fbcc0_0;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.77 ;
    %jmp T_258.24;
T_258.22 ;
    %load/vec4 v0x6000025fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025fad90_0, 0;
    %load/vec4 v0x6000025fbcc0_0;
    %assign/vec4 v0x6000025fb960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025fb3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025fbd50_0, 0;
T_258.79 ;
    %jmp T_258.24;
T_258.24 ;
    %pop/vec4 1;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x1380ca4c0;
T_259 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4870_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x6000025dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc7e0, 4;
    %assign/vec4 v0x6000025f4870_0, 0;
T_259.2 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x1380ca7a0;
T_260 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f4ab0_0, 0, 32;
T_260.2 ;
    %load/vec4 v0x6000025f4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000025f4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4a20, 0, 4;
    %load/vec4 v0x6000025f4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f4ab0_0, 0, 32;
    %jmp T_260.2;
T_260.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4b40_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x6000025dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f4ab0_0, 0, 32;
T_260.6 ;
    %load/vec4 v0x6000025f4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.7, 5;
    %load/vec4 v0x6000025f4ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4a20, 4;
    %ix/getv/s 3, v0x6000025f4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4a20, 0, 4;
    %load/vec4 v0x6000025f4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f4ab0_0, 0, 32;
    %jmp T_260.6;
T_260.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025f4a20, 4;
    %assign/vec4 v0x6000025f4b40_0, 0;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x1380caa80;
T_261 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f4d80_0, 0, 32;
T_261.2 ;
    %load/vec4 v0x6000025f4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000025f4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4cf0, 0, 4;
    %load/vec4 v0x6000025f4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f4d80_0, 0, 32;
    %jmp T_261.2;
T_261.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f4e10_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x6000025dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f4d80_0, 0, 32;
T_261.6 ;
    %load/vec4 v0x6000025f4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.7, 5;
    %load/vec4 v0x6000025f4d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4cf0, 4;
    %ix/getv/s 3, v0x6000025f4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4cf0, 0, 4;
    %load/vec4 v0x6000025f4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f4d80_0, 0, 32;
    %jmp T_261.6;
T_261.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025f4cf0, 4;
    %assign/vec4 v0x6000025f4e10_0, 0;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x1380cad60;
T_262 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f5050_0, 0, 32;
T_262.2 ;
    %load/vec4 v0x6000025f5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000025f5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4fc0, 0, 4;
    %load/vec4 v0x6000025f5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f5050_0, 0, 32;
    %jmp T_262.2;
T_262.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f50e0_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x6000025dc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f5050_0, 0, 32;
T_262.6 ;
    %load/vec4 v0x6000025f5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.7, 5;
    %load/vec4 v0x6000025f5050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4fc0, 4;
    %ix/getv/s 3, v0x6000025f5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4fc0, 0, 4;
    %load/vec4 v0x6000025f5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f5050_0, 0, 32;
    %jmp T_262.6;
T_262.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025f4fc0, 4;
    %assign/vec4 v0x6000025f50e0_0, 0;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x1380cb1b0;
T_263 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f5d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f5680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f55f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f5b00_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x6000025f58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x6000025f5cb0_0;
    %assign/vec4 v0x6000025f5d40_0, 0;
T_263.2 ;
    %load/vec4 v0x6000025f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x6000025f5560_0;
    %assign/vec4 v0x6000025f5680_0, 0;
    %load/vec4 v0x6000025f5680_0;
    %assign/vec4 v0x6000025f55f0_0, 0;
    %load/vec4 v0x6000025f5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x6000025f59e0_0;
    %assign/vec4 v0x6000025f5b00_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x6000025f5a70_0;
    %load/vec4 v0x6000025f59e0_0;
    %add;
    %assign/vec4 v0x6000025f5b00_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x1380cb490;
T_264 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f70f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f6be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f7060_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x6000025f6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x6000025f7210_0;
    %assign/vec4 v0x6000025f72a0_0, 0;
T_264.2 ;
    %load/vec4 v0x6000025f6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x6000025f6ac0_0;
    %assign/vec4 v0x6000025f6be0_0, 0;
    %load/vec4 v0x6000025f6be0_0;
    %assign/vec4 v0x6000025f6b50_0, 0;
    %load/vec4 v0x6000025f6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x6000025f6f40_0;
    %assign/vec4 v0x6000025f7060_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x6000025f6fd0_0;
    %load/vec4 v0x6000025f6f40_0;
    %add;
    %assign/vec4 v0x6000025f7060_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x1380cb770;
T_265 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f06c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f0870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f0120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f0630_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x6000025f03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x6000025f07e0_0;
    %assign/vec4 v0x6000025f0870_0, 0;
T_265.2 ;
    %load/vec4 v0x6000025f0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x6000025f0090_0;
    %assign/vec4 v0x6000025f01b0_0, 0;
    %load/vec4 v0x6000025f01b0_0;
    %assign/vec4 v0x6000025f0120_0, 0;
    %load/vec4 v0x6000025f0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x6000025f0510_0;
    %assign/vec4 v0x6000025f0630_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x6000025f05a0_0;
    %load/vec4 v0x6000025f0510_0;
    %add;
    %assign/vec4 v0x6000025f0630_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x1380cba50;
T_266 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f1c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f1dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f1710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f1680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f1b90_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x6000025f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x6000025f1d40_0;
    %assign/vec4 v0x6000025f1dd0_0, 0;
T_266.2 ;
    %load/vec4 v0x6000025f18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x6000025f15f0_0;
    %assign/vec4 v0x6000025f1710_0, 0;
    %load/vec4 v0x6000025f1710_0;
    %assign/vec4 v0x6000025f1680_0, 0;
    %load/vec4 v0x6000025f17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x6000025f1a70_0;
    %assign/vec4 v0x6000025f1b90_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x6000025f1b00_0;
    %load/vec4 v0x6000025f1a70_0;
    %add;
    %assign/vec4 v0x6000025f1b90_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x1380cbea0;
T_267 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f3180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f3330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f2c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f2be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025f30f0_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x6000025f2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x6000025f32a0_0;
    %assign/vec4 v0x6000025f3330_0, 0;
T_267.2 ;
    %load/vec4 v0x6000025f2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x6000025f2b50_0;
    %assign/vec4 v0x6000025f2c70_0, 0;
    %load/vec4 v0x6000025f2c70_0;
    %assign/vec4 v0x6000025f2be0_0, 0;
    %load/vec4 v0x6000025f2d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x6000025f2fd0_0;
    %assign/vec4 v0x6000025f30f0_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x6000025f3060_0;
    %load/vec4 v0x6000025f2fd0_0;
    %add;
    %assign/vec4 v0x6000025f30f0_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x1380cc180;
T_268 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025ec750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ec900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ec240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ec1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ec6c0_0, 0;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x6000025ec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %load/vec4 v0x6000025ec870_0;
    %assign/vec4 v0x6000025ec900_0, 0;
T_268.2 ;
    %load/vec4 v0x6000025ec3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %load/vec4 v0x6000025ec120_0;
    %assign/vec4 v0x6000025ec240_0, 0;
    %load/vec4 v0x6000025ec240_0;
    %assign/vec4 v0x6000025ec1b0_0, 0;
    %load/vec4 v0x6000025ec2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.6, 8;
    %load/vec4 v0x6000025ec5a0_0;
    %assign/vec4 v0x6000025ec6c0_0, 0;
    %jmp T_268.7;
T_268.6 ;
    %load/vec4 v0x6000025ec630_0;
    %load/vec4 v0x6000025ec5a0_0;
    %add;
    %assign/vec4 v0x6000025ec6c0_0, 0;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x1380cc460;
T_269 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025edcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ede60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ed7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ed710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025edc20_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x6000025ed9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.2, 8;
    %load/vec4 v0x6000025eddd0_0;
    %assign/vec4 v0x6000025ede60_0, 0;
T_269.2 ;
    %load/vec4 v0x6000025ed950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %load/vec4 v0x6000025ed680_0;
    %assign/vec4 v0x6000025ed7a0_0, 0;
    %load/vec4 v0x6000025ed7a0_0;
    %assign/vec4 v0x6000025ed710_0, 0;
    %load/vec4 v0x6000025ed830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.6, 8;
    %load/vec4 v0x6000025edb00_0;
    %assign/vec4 v0x6000025edc20_0, 0;
    %jmp T_269.7;
T_269.6 ;
    %load/vec4 v0x6000025edb90_0;
    %load/vec4 v0x6000025edb00_0;
    %add;
    %assign/vec4 v0x6000025edc20_0, 0;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x1380cc740;
T_270 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025ef210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ef3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025eed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025eec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025ef180_0, 0;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x6000025eef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.2, 8;
    %load/vec4 v0x6000025ef330_0;
    %assign/vec4 v0x6000025ef3c0_0, 0;
T_270.2 ;
    %load/vec4 v0x6000025eeeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %load/vec4 v0x6000025eebe0_0;
    %assign/vec4 v0x6000025eed00_0, 0;
    %load/vec4 v0x6000025eed00_0;
    %assign/vec4 v0x6000025eec70_0, 0;
    %load/vec4 v0x6000025eed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.6, 8;
    %load/vec4 v0x6000025ef060_0;
    %assign/vec4 v0x6000025ef180_0, 0;
    %jmp T_270.7;
T_270.6 ;
    %load/vec4 v0x6000025ef0f0_0;
    %load/vec4 v0x6000025ef060_0;
    %add;
    %assign/vec4 v0x6000025ef180_0, 0;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x1380ccb90;
T_271 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e8990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e8240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e8750_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x6000025e8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.2, 8;
    %load/vec4 v0x6000025e8900_0;
    %assign/vec4 v0x6000025e8990_0, 0;
T_271.2 ;
    %load/vec4 v0x6000025e8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.4, 8;
    %load/vec4 v0x6000025e81b0_0;
    %assign/vec4 v0x6000025e82d0_0, 0;
    %load/vec4 v0x6000025e82d0_0;
    %assign/vec4 v0x6000025e8240_0, 0;
    %load/vec4 v0x6000025e8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.6, 8;
    %load/vec4 v0x6000025e8630_0;
    %assign/vec4 v0x6000025e8750_0, 0;
    %jmp T_271.7;
T_271.6 ;
    %load/vec4 v0x6000025e86c0_0;
    %load/vec4 v0x6000025e8630_0;
    %add;
    %assign/vec4 v0x6000025e8750_0, 0;
T_271.7 ;
T_271.4 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x1380cce70;
T_272 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e9ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e97a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e9cb0_0, 0;
    %jmp T_272.1;
T_272.0 ;
    %load/vec4 v0x6000025e9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.2, 8;
    %load/vec4 v0x6000025e9e60_0;
    %assign/vec4 v0x6000025e9ef0_0, 0;
T_272.2 ;
    %load/vec4 v0x6000025e99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.4, 8;
    %load/vec4 v0x6000025e9710_0;
    %assign/vec4 v0x6000025e9830_0, 0;
    %load/vec4 v0x6000025e9830_0;
    %assign/vec4 v0x6000025e97a0_0, 0;
    %load/vec4 v0x6000025e98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x6000025e9b90_0;
    %assign/vec4 v0x6000025e9cb0_0, 0;
    %jmp T_272.7;
T_272.6 ;
    %load/vec4 v0x6000025e9c20_0;
    %load/vec4 v0x6000025e9b90_0;
    %add;
    %assign/vec4 v0x6000025e9cb0_0, 0;
T_272.7 ;
T_272.4 ;
T_272.1 ;
    %jmp T_272;
    .thread T_272;
    .scope S_0x1380cd150;
T_273 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025eb2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025eb450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ead90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ead00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025eb210_0, 0;
    %jmp T_273.1;
T_273.0 ;
    %load/vec4 v0x6000025eafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.2, 8;
    %load/vec4 v0x6000025eb3c0_0;
    %assign/vec4 v0x6000025eb450_0, 0;
T_273.2 ;
    %load/vec4 v0x6000025eaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.4, 8;
    %load/vec4 v0x6000025eac70_0;
    %assign/vec4 v0x6000025ead90_0, 0;
    %load/vec4 v0x6000025ead90_0;
    %assign/vec4 v0x6000025ead00_0, 0;
    %load/vec4 v0x6000025eae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.6, 8;
    %load/vec4 v0x6000025eb0f0_0;
    %assign/vec4 v0x6000025eb210_0, 0;
    %jmp T_273.7;
T_273.6 ;
    %load/vec4 v0x6000025eb180_0;
    %load/vec4 v0x6000025eb0f0_0;
    %add;
    %assign/vec4 v0x6000025eb210_0, 0;
T_273.7 ;
T_273.4 ;
T_273.1 ;
    %jmp T_273;
    .thread T_273;
    .scope S_0x1380cd430;
T_274 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e47e0_0, 0;
    %jmp T_274.1;
T_274.0 ;
    %load/vec4 v0x6000025e45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.2, 8;
    %load/vec4 v0x6000025e4990_0;
    %assign/vec4 v0x6000025e4a20_0, 0;
T_274.2 ;
    %load/vec4 v0x6000025e4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.4, 8;
    %load/vec4 v0x6000025e4240_0;
    %assign/vec4 v0x6000025e4360_0, 0;
    %load/vec4 v0x6000025e4360_0;
    %assign/vec4 v0x6000025e42d0_0, 0;
    %load/vec4 v0x6000025e43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.6, 8;
    %load/vec4 v0x6000025e46c0_0;
    %assign/vec4 v0x6000025e47e0_0, 0;
    %jmp T_274.7;
T_274.6 ;
    %load/vec4 v0x6000025e4750_0;
    %load/vec4 v0x6000025e46c0_0;
    %add;
    %assign/vec4 v0x6000025e47e0_0, 0;
T_274.7 ;
T_274.4 ;
T_274.1 ;
    %jmp T_274;
    .thread T_274;
    .scope S_0x1380cd880;
T_275 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e5830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e5d40_0, 0;
    %jmp T_275.1;
T_275.0 ;
    %load/vec4 v0x6000025e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.2, 8;
    %load/vec4 v0x6000025e5ef0_0;
    %assign/vec4 v0x6000025e5f80_0, 0;
T_275.2 ;
    %load/vec4 v0x6000025e5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.4, 8;
    %load/vec4 v0x6000025e57a0_0;
    %assign/vec4 v0x6000025e58c0_0, 0;
    %load/vec4 v0x6000025e58c0_0;
    %assign/vec4 v0x6000025e5830_0, 0;
    %load/vec4 v0x6000025e5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.6, 8;
    %load/vec4 v0x6000025e5c20_0;
    %assign/vec4 v0x6000025e5d40_0, 0;
    %jmp T_275.7;
T_275.6 ;
    %load/vec4 v0x6000025e5cb0_0;
    %load/vec4 v0x6000025e5c20_0;
    %add;
    %assign/vec4 v0x6000025e5d40_0, 0;
T_275.7 ;
T_275.4 ;
T_275.1 ;
    %jmp T_275;
    .thread T_275;
    .scope S_0x1380cdb60;
T_276 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e72a0_0, 0;
    %jmp T_276.1;
T_276.0 ;
    %load/vec4 v0x6000025e7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.2, 8;
    %load/vec4 v0x6000025e7450_0;
    %assign/vec4 v0x6000025e74e0_0, 0;
T_276.2 ;
    %load/vec4 v0x6000025e6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.4, 8;
    %load/vec4 v0x6000025e6d00_0;
    %assign/vec4 v0x6000025e6e20_0, 0;
    %load/vec4 v0x6000025e6e20_0;
    %assign/vec4 v0x6000025e6d90_0, 0;
    %load/vec4 v0x6000025e6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.6, 8;
    %load/vec4 v0x6000025e7180_0;
    %assign/vec4 v0x6000025e72a0_0, 0;
    %jmp T_276.7;
T_276.6 ;
    %load/vec4 v0x6000025e7210_0;
    %load/vec4 v0x6000025e7180_0;
    %add;
    %assign/vec4 v0x6000025e72a0_0, 0;
T_276.7 ;
T_276.4 ;
T_276.1 ;
    %jmp T_276;
    .thread T_276;
    .scope S_0x1380cde40;
T_277 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e0900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e0ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e0360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e0870_0, 0;
    %jmp T_277.1;
T_277.0 ;
    %load/vec4 v0x6000025e0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.2, 8;
    %load/vec4 v0x6000025e0a20_0;
    %assign/vec4 v0x6000025e0ab0_0, 0;
T_277.2 ;
    %load/vec4 v0x6000025e05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.4, 8;
    %load/vec4 v0x6000025e02d0_0;
    %assign/vec4 v0x6000025e03f0_0, 0;
    %load/vec4 v0x6000025e03f0_0;
    %assign/vec4 v0x6000025e0360_0, 0;
    %load/vec4 v0x6000025e0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.6, 8;
    %load/vec4 v0x6000025e0750_0;
    %assign/vec4 v0x6000025e0870_0, 0;
    %jmp T_277.7;
T_277.6 ;
    %load/vec4 v0x6000025e07e0_0;
    %load/vec4 v0x6000025e0750_0;
    %add;
    %assign/vec4 v0x6000025e0870_0, 0;
T_277.7 ;
T_277.4 ;
T_277.1 ;
    %jmp T_277;
    .thread T_277;
    .scope S_0x1380ce120;
T_278 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025e1e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e2010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025e18c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025e1dd0_0, 0;
    %jmp T_278.1;
T_278.0 ;
    %load/vec4 v0x6000025e1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.2, 8;
    %load/vec4 v0x6000025e1f80_0;
    %assign/vec4 v0x6000025e2010_0, 0;
T_278.2 ;
    %load/vec4 v0x6000025e1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.4, 8;
    %load/vec4 v0x6000025e1830_0;
    %assign/vec4 v0x6000025e1950_0, 0;
    %load/vec4 v0x6000025e1950_0;
    %assign/vec4 v0x6000025e18c0_0, 0;
    %load/vec4 v0x6000025e19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.6, 8;
    %load/vec4 v0x6000025e1cb0_0;
    %assign/vec4 v0x6000025e1dd0_0, 0;
    %jmp T_278.7;
T_278.6 ;
    %load/vec4 v0x6000025e1d40_0;
    %load/vec4 v0x6000025e1cb0_0;
    %add;
    %assign/vec4 v0x6000025e1dd0_0, 0;
T_278.7 ;
T_278.4 ;
T_278.1 ;
    %jmp T_278;
    .thread T_278;
    .scope S_0x1380c9940;
T_279 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f45a0_0, 0, 32;
T_279.2 ;
    %load/vec4 v0x6000025f45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000025f45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4510, 0, 4;
    %load/vec4 v0x6000025f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f45a0_0, 0, 32;
    %jmp T_279.2;
T_279.3 ;
    %jmp T_279.1;
T_279.0 ;
    %load/vec4 v0x6000025dc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f45a0_0, 0, 32;
T_279.6 ;
    %load/vec4 v0x6000025f45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.7, 5;
    %load/vec4 v0x6000025f45a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4510, 4;
    %ix/getv/s 3, v0x6000025f45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4510, 0, 4;
    %load/vec4 v0x6000025f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f45a0_0, 0, 32;
    %jmp T_279.6;
T_279.7 ;
T_279.4 ;
T_279.1 ;
    %jmp T_279;
    .thread T_279;
    .scope S_0x1380c9c20;
T_280 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f46c0_0, 0, 32;
T_280.2 ;
    %load/vec4 v0x6000025f46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000025f46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4630, 0, 4;
    %load/vec4 v0x6000025f46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f46c0_0, 0, 32;
    %jmp T_280.2;
T_280.3 ;
    %jmp T_280.1;
T_280.0 ;
    %load/vec4 v0x6000025dc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f46c0_0, 0, 32;
T_280.6 ;
    %load/vec4 v0x6000025f46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.7, 5;
    %load/vec4 v0x6000025f46c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4630, 4;
    %ix/getv/s 3, v0x6000025f46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4630, 0, 4;
    %load/vec4 v0x6000025f46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f46c0_0, 0, 32;
    %jmp T_280.6;
T_280.7 ;
T_280.4 ;
T_280.1 ;
    %jmp T_280;
    .thread T_280;
    .scope S_0x1380c9f00;
T_281 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025f47e0_0, 0, 32;
T_281.2 ;
    %load/vec4 v0x6000025f47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000025f47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4750, 0, 4;
    %load/vec4 v0x6000025f47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f47e0_0, 0, 32;
    %jmp T_281.2;
T_281.3 ;
    %jmp T_281.1;
T_281.0 ;
    %load/vec4 v0x6000025dc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025dc3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025f47e0_0, 0, 32;
T_281.6 ;
    %load/vec4 v0x6000025f47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.7, 5;
    %load/vec4 v0x6000025f47e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025f4750, 4;
    %ix/getv/s 3, v0x6000025f47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025f4750, 0, 4;
    %load/vec4 v0x6000025f47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025f47e0_0, 0, 32;
    %jmp T_281.6;
T_281.7 ;
T_281.4 ;
T_281.1 ;
    %jmp T_281;
    .thread T_281;
    .scope S_0x1380996c0;
T_282 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025dc6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_282.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025dc990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025dc090_0, 0;
    %jmp T_282.1;
T_282.0 ;
    %load/vec4 v0x6000025dca20_0;
    %assign/vec4 v0x6000025dc990_0, 0;
    %load/vec4 v0x6000025dc120_0;
    %assign/vec4 v0x6000025dc090_0, 0;
T_282.1 ;
    %jmp T_282;
    .thread T_282;
    .scope S_0x1380996c0;
T_283 ;
    %wait E_0x600000c88f80;
    %load/vec4 v0x6000025dc990_0;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %load/vec4 v0x6000025dc090_0;
    %store/vec4 v0x6000025dc120_0, 0, 16;
    %load/vec4 v0x6000025dc990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %jmp T_283.5;
T_283.0 ;
    %load/vec4 v0x6000025dc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.6, 8;
    %load/vec4 v0x6000025dcbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_283.9, 8;
T_283.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_283.9, 8;
 ; End of false expr.
    %blend;
T_283.9;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
T_283.6 ;
    %jmp T_283.5;
T_283.1 ;
    %load/vec4 v0x6000025dcbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
T_283.10 ;
    %jmp T_283.5;
T_283.2 ;
    %load/vec4 v0x6000025dc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
    %load/vec4 v0x6000025e3e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000025dc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
T_283.12 ;
    %jmp T_283.5;
T_283.3 ;
    %load/vec4 v0x6000025dc090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
    %load/vec4 v0x6000025dc2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000025dc090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000025dc120_0, 0, 16;
T_283.14 ;
    %jmp T_283.5;
T_283.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000025dca20_0, 0, 3;
    %jmp T_283.5;
T_283.5 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x1380d4a50;
T_284 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_284.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_284.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_284.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_284.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_284.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_284.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_284.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_284.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.11, 8;
T_284.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_284.11, 8;
 ; End of false expr.
    %blend;
T_284.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.13, 8;
T_284.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_284.13, 8;
 ; End of false expr.
    %blend;
T_284.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_284.9;
T_284.9 ;
    %pop/vec4 1;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x1380d4a50;
T_285 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x13809a930;
T_286 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_286.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_286.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_286.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_286.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_286.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_286.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_286.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_286.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.11, 8;
T_286.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_286.11, 8;
 ; End of false expr.
    %blend;
T_286.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.13, 8;
T_286.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_286.13, 8;
 ; End of false expr.
    %blend;
T_286.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_286.9;
T_286.9 ;
    %pop/vec4 1;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x13809a930;
T_287 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x13809aaa0;
T_288 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_288.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_288.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_288.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_288.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_288.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_288.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_288.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_288.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.11, 8;
T_288.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_288.11, 8;
 ; End of false expr.
    %blend;
T_288.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.13, 8;
T_288.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_288.13, 8;
 ; End of false expr.
    %blend;
T_288.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_288.9;
T_288.9 ;
    %pop/vec4 1;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x13809aaa0;
T_289 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x13809ac10;
T_290 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_290.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_290.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_290.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_290.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_290.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_290.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_290.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_290.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.11, 8;
T_290.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_290.11, 8;
 ; End of false expr.
    %blend;
T_290.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.13, 8;
T_290.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_290.13, 8;
 ; End of false expr.
    %blend;
T_290.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_290.9;
T_290.9 ;
    %pop/vec4 1;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x13809ac10;
T_291 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x13809ad80;
T_292 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_292.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_292.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_292.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_292.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_292.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_292.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_292.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_292.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.11, 8;
T_292.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_292.11, 8;
 ; End of false expr.
    %blend;
T_292.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.13, 8;
T_292.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_292.13, 8;
 ; End of false expr.
    %blend;
T_292.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_292.9;
T_292.9 ;
    %pop/vec4 1;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x13809ad80;
T_293 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x13809aef0;
T_294 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_294.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_294.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_294.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_294.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_294.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_294.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_294.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_294.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.11, 8;
T_294.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_294.11, 8;
 ; End of false expr.
    %blend;
T_294.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.13, 8;
T_294.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_294.13, 8;
 ; End of false expr.
    %blend;
T_294.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_294.9;
T_294.9 ;
    %pop/vec4 1;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x13809aef0;
T_295 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x13809b060;
T_296 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_296.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_296.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_296.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_296.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_296.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_296.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_296.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_296.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.11, 8;
T_296.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_296.11, 8;
 ; End of false expr.
    %blend;
T_296.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.13, 8;
T_296.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_296.13, 8;
 ; End of false expr.
    %blend;
T_296.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_296.9;
T_296.9 ;
    %pop/vec4 1;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x13809b060;
T_297 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x13809b1d0;
T_298 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_298.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_298.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_298.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_298.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_298.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_298.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_298.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_298.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.11, 8;
T_298.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_298.11, 8;
 ; End of false expr.
    %blend;
T_298.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.13, 8;
T_298.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_298.13, 8;
 ; End of false expr.
    %blend;
T_298.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_298.9;
T_298.9 ;
    %pop/vec4 1;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x13809b1d0;
T_299 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x13809b340;
T_300 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_300.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_300.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_300.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_300.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_300.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_300.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_300.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_300.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.11, 8;
T_300.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_300.11, 8;
 ; End of false expr.
    %blend;
T_300.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.13, 8;
T_300.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_300.13, 8;
 ; End of false expr.
    %blend;
T_300.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_300.9;
T_300.9 ;
    %pop/vec4 1;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x13809b340;
T_301 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x13809b4b0;
T_302 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_302.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_302.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_302.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_302.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_302.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_302.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_302.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_302.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.11, 8;
T_302.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_302.11, 8;
 ; End of false expr.
    %blend;
T_302.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.13, 8;
T_302.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_302.13, 8;
 ; End of false expr.
    %blend;
T_302.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_302.9;
T_302.9 ;
    %pop/vec4 1;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x13809b4b0;
T_303 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x13809b620;
T_304 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_304.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_304.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_304.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_304.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_304.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_304.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_304.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_304.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.11, 8;
T_304.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_304.11, 8;
 ; End of false expr.
    %blend;
T_304.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.13, 8;
T_304.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_304.13, 8;
 ; End of false expr.
    %blend;
T_304.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_304.9;
T_304.9 ;
    %pop/vec4 1;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x13809b620;
T_305 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x1380c1d10;
T_306 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_306.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_306.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.11, 8;
T_306.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_306.11, 8;
 ; End of false expr.
    %blend;
T_306.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.13, 8;
T_306.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_306.13, 8;
 ; End of false expr.
    %blend;
T_306.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_306.9;
T_306.9 ;
    %pop/vec4 1;
    %jmp T_306;
    .thread T_306, $push;
    .scope S_0x1380c1d10;
T_307 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_307;
    .thread T_307, $push;
    .scope S_0x1380c1e80;
T_308 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_308.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_308.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_308.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_308.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_308.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_308.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_308.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_308.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.11, 8;
T_308.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_308.11, 8;
 ; End of false expr.
    %blend;
T_308.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.13, 8;
T_308.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_308.13, 8;
 ; End of false expr.
    %blend;
T_308.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_308.9;
T_308.9 ;
    %pop/vec4 1;
    %jmp T_308;
    .thread T_308, $push;
    .scope S_0x1380c1e80;
T_309 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_309;
    .thread T_309, $push;
    .scope S_0x1380c1ff0;
T_310 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_310.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_310.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_310.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_310.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_310.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_310.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_310.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_310.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.11, 8;
T_310.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_310.11, 8;
 ; End of false expr.
    %blend;
T_310.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.13, 8;
T_310.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_310.13, 8;
 ; End of false expr.
    %blend;
T_310.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_310.9;
T_310.9 ;
    %pop/vec4 1;
    %jmp T_310;
    .thread T_310, $push;
    .scope S_0x1380c1ff0;
T_311 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_311;
    .thread T_311, $push;
    .scope S_0x1380c2160;
T_312 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_312.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_312.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_312.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_312.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_312.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_312.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_312.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_312.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.11, 8;
T_312.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_312.11, 8;
 ; End of false expr.
    %blend;
T_312.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.13, 8;
T_312.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_312.13, 8;
 ; End of false expr.
    %blend;
T_312.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_312.9;
T_312.9 ;
    %pop/vec4 1;
    %jmp T_312;
    .thread T_312, $push;
    .scope S_0x1380c2160;
T_313 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_313;
    .thread T_313, $push;
    .scope S_0x1380c22d0;
T_314 ;
    %wait E_0x600000c84200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_314.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_314.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_314.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_314.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_314.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_314.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_314.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_314.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.11, 8;
T_314.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_314.11, 8;
 ; End of false expr.
    %blend;
T_314.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.13, 8;
T_314.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %jmp/0 T_314.13, 8;
 ; End of false expr.
    %blend;
T_314.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.7 ;
    %load/vec4 v0x6000025d9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000025d9290, 4, 0;
    %jmp T_314.9;
T_314.9 ;
    %pop/vec4 1;
    %jmp T_314;
    .thread T_314, $push;
    .scope S_0x1380c22d0;
T_315 ;
    %wait E_0x600000c841c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000025d8990_0, 4, 16;
    %jmp T_315;
    .thread T_315, $push;
    .scope S_0x1380d45d0;
T_316 ;
    %wait E_0x600000c84100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d90e0_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x6000025d90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_316.1, 5;
    %ix/getv/s 4, v0x6000025d90e0_0;
    %load/vec4a v0x6000025d9170, 4;
    %ix/getv/s 4, v0x6000025d90e0_0;
    %store/vec4a v0x6000025d9560, 4, 0;
    %load/vec4 v0x6000025d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d90e0_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000025d9c20_0, 0, 32;
T_316.2 ;
    %load/vec4 v0x6000025d9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_316.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025d90e0_0, 0, 32;
T_316.4 ;
    %load/vec4 v0x6000025d90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000025d9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_316.5, 5;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_316.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_316.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_316.8, 6;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %load/vec4 v0x6000025d9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000025d9560, 4, 0;
    %jmp T_316.10;
T_316.6 ;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %add;
    %load/vec4 v0x6000025d9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000025d9560, 4, 0;
    %jmp T_316.10;
T_316.7 ;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.11, 8;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %jmp/1 T_316.12, 8;
T_316.11 ; End of true expr.
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %jmp/0 T_316.12, 8;
 ; End of false expr.
    %blend;
T_316.12;
    %load/vec4 v0x6000025d9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000025d9560, 4, 0;
    %jmp T_316.10;
T_316.8 ;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.13, 8;
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %jmp/1 T_316.14, 8;
T_316.13 ; End of true expr.
    %load/vec4 v0x6000025d9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000025d9560, 4;
    %jmp/0 T_316.14, 8;
 ; End of false expr.
    %blend;
T_316.14;
    %load/vec4 v0x6000025d9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000025d90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000025d9560, 4, 0;
    %jmp T_316.10;
T_316.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000025d90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d90e0_0, 0, 32;
    %jmp T_316.4;
T_316.5 ;
    %load/vec4 v0x6000025d9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025d9c20_0, 0, 32;
    %jmp T_316.2;
T_316.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000025d9560, 4;
    %store/vec4 v0x6000025d94d0_0, 0, 16;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x1380d45d0;
T_317 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025d95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025d8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025d8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025d9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025d9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025da130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025da2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025d93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d8e10_0, 0;
    %jmp T_317.1;
T_317.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d8ea0_0, 0;
    %load/vec4 v0x6000025d9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_317.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_317.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_317.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_317.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_317.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_317.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_317.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.10;
T_317.2 ;
    %load/vec4 v0x6000025d8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.11, 8;
    %load/vec4 v0x6000025d8ab0_0;
    %assign/vec4 v0x6000025d8c60_0, 0;
    %load/vec4 v0x6000025d9d40_0;
    %assign/vec4 v0x6000025d9dd0_0, 0;
    %load/vec4 v0x6000025d9e60_0;
    %assign/vec4 v0x6000025d9ef0_0, 0;
    %load/vec4 v0x6000025da010_0;
    %assign/vec4 v0x6000025da130_0, 0;
    %load/vec4 v0x6000025da1c0_0;
    %assign/vec4 v0x6000025da2e0_0, 0;
    %load/vec4 v0x6000025d8fc0_0;
    %assign/vec4 v0x6000025d9050_0, 0;
    %load/vec4 v0x6000025d9320_0;
    %assign/vec4 v0x6000025d93b0_0, 0;
    %load/vec4 v0x6000025d8d80_0;
    %assign/vec4 v0x6000025d8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
T_317.11 ;
    %jmp T_317.10;
T_317.3 ;
    %load/vec4 v0x6000025d8e10_0;
    %assign/vec4 v0x6000025d8f30_0, 0;
    %load/vec4 v0x6000025d93b0_0;
    %assign/vec4 v0x6000025d8900_0, 0;
    %load/vec4 v0x6000025d9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_317.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_317.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_317.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_317.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_317.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d98c0_0, 0;
    %load/vec4 v0x6000025d93b0_0;
    %assign/vec4 v0x6000025d9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d9b90_0, 0;
    %load/vec4 v0x6000025d93b0_0;
    %assign/vec4 v0x6000025d9710_0, 0;
    %load/vec4 v0x6000025da0a0_0;
    %assign/vec4 v0x6000025d9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.19;
T_317.19 ;
    %pop/vec4 1;
    %jmp T_317.10;
T_317.4 ;
    %load/vec4 v0x6000025d8990_0;
    %load/vec4 v0x6000025d9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025d9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.10;
T_317.5 ;
    %load/vec4 v0x6000025d9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x6000025d9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_317.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.23;
T_317.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
T_317.23 ;
T_317.20 ;
    %jmp T_317.10;
T_317.6 ;
    %load/vec4 v0x6000025d97a0_0;
    %load/vec4 v0x6000025d9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025d9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.10;
T_317.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000025d94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000025d9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025d9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.10;
T_317.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025d9cb0_0, 0;
    %jmp T_317.10;
T_317.10 ;
    %pop/vec4 1;
T_317.1 ;
    %jmp T_317;
    .thread T_317;
    .scope S_0x138098230;
T_318 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025f8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025f8b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f83f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f87e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000025f8630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000025f86c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025f8900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025f8990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000025f8480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000025f8e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000025f9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f8fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000025ff330_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000025fef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ff450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ff060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff210_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000025ffba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f8510_0, 0;
    %jmp T_318.1;
T_318.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f8fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025f8510_0, 0;
    %load/vec4 v0x6000025f9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_318.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_318.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_318.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_318.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_318.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_318.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_318.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_318.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_318.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_318.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_318.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_318.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_318.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_318.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.17;
T_318.2 ;
    %load/vec4 v0x6000025f82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.18, 8;
    %load/vec4 v0x6000025f93b0_0;
    %assign/vec4 v0x6000025f8b40_0, 0;
    %load/vec4 v0x6000025f85a0_0;
    %assign/vec4 v0x6000025f8630_0, 0;
    %load/vec4 v0x6000025f8870_0;
    %assign/vec4 v0x6000025f8900_0, 0;
    %load/vec4 v0x6000025f8000_0;
    %assign/vec4 v0x6000025f8c60_0, 0;
    %load/vec4 v0x6000025fff00_0;
    %assign/vec4 v0x6000025f83f0_0, 0;
    %load/vec4 v0x6000025f8750_0;
    %assign/vec4 v0x6000025f87e0_0, 0;
    %load/vec4 v0x6000025f8a20_0;
    %assign/vec4 v0x6000025f8ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.18 ;
    %jmp T_318.17;
T_318.3 ;
    %load/vec4 v0x6000025f8630_0;
    %assign/vec4 v0x6000025f86c0_0, 0;
    %load/vec4 v0x6000025f8900_0;
    %assign/vec4 v0x6000025f8990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8360_0, 0;
    %load/vec4 v0x6000025f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.23;
T_318.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.23;
T_318.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.23;
T_318.23 ;
    %pop/vec4 1;
    %jmp T_318.17;
T_318.4 ;
    %load/vec4 v0x6000025f86c0_0;
    %assign/vec4 v0x6000025fef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ff060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025ff210_0, 0;
    %load/vec4 v0x6000025ff0f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.26, 9;
    %load/vec4 v0x6000025ff210_0;
    %and;
T_318.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025ff9f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.24 ;
    %jmp T_318.17;
T_318.5 ;
    %load/vec4 v0x6000025ffa80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.29, 9;
    %load/vec4 v0x6000025ff9f0_0;
    %and;
T_318.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.27, 8;
    %load/vec4 v0x6000025ff840_0;
    %assign/vec4 v0x6000025f8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff9f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.27 ;
    %jmp T_318.17;
T_318.6 ;
    %load/vec4 v0x6000025f8990_0;
    %assign/vec4 v0x6000025f8e10_0, 0;
    %load/vec4 v0x6000025f8480_0;
    %assign/vec4 v0x6000025f9170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f9290_0, 0;
    %load/vec4 v0x6000025f9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.30 ;
    %jmp T_318.17;
T_318.7 ;
    %load/vec4 v0x6000025f8990_0;
    %assign/vec4 v0x6000025f8e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f8fc0_0, 0;
    %load/vec4 v0x6000025f9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.32 ;
    %jmp T_318.17;
T_318.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.17;
T_318.9 ;
    %load/vec4 v0x6000025f8ea0_0;
    %assign/vec4 v0x6000025f8480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.17;
T_318.10 ;
    %load/vec4 v0x6000025f86c0_0;
    %assign/vec4 v0x6000025ff330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000025ff450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025ff600_0, 0;
    %load/vec4 v0x6000025ff4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.36, 9;
    %load/vec4 v0x6000025ff600_0;
    %and;
T_318.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ff600_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.34 ;
    %jmp T_318.17;
T_318.11 ;
    %load/vec4 v0x6000025f8480_0;
    %assign/vec4 v0x6000025ffba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025ffcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025ffe70_0, 0;
    %load/vec4 v0x6000025ffd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.39, 9;
    %load/vec4 v0x6000025ffe70_0;
    %and;
T_318.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025ffcc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.37 ;
    %jmp T_318.17;
T_318.12 ;
    %load/vec4 v0x6000025ff7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
T_318.40 ;
    %jmp T_318.17;
T_318.13 ;
    %load/vec4 v0x6000025f8360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000025f8360_0, 0;
    %load/vec4 v0x6000025f86c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000025f86c0_0, 0;
    %load/vec4 v0x6000025f8990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000025f8990_0, 0;
    %load/vec4 v0x6000025f83f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000025f8360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.43;
T_318.42 ;
    %load/vec4 v0x6000025f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.47;
T_318.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.47;
T_318.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.47;
T_318.47 ;
    %pop/vec4 1;
T_318.43 ;
    %jmp T_318.17;
T_318.14 ;
    %load/vec4 v0x6000025f8bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000025f8bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000025f8360_0, 0;
    %load/vec4 v0x6000025f8c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000025f8bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.49;
T_318.48 ;
    %load/vec4 v0x6000025f8630_0;
    %load/vec4 v0x6000025f8bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000025f87e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000025f86c0_0, 0;
    %load/vec4 v0x6000025f8900_0;
    %load/vec4 v0x6000025f8bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000025f8ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000025f8990_0, 0;
    %load/vec4 v0x6000025f8b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.53;
T_318.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.53;
T_318.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.53;
T_318.53 ;
    %pop/vec4 1;
T_318.49 ;
    %jmp T_318.17;
T_318.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025f8510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000025f9320_0, 0;
    %jmp T_318.17;
T_318.17 ;
    %pop/vec4 1;
T_318.1 ;
    %jmp T_318;
    .thread T_318;
    .scope S_0x1380d36e0;
T_319 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025dd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.0, 8;
    %load/vec4 v0x6000025dd050_0;
    %load/vec4 v0x6000025dccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025dcea0, 0, 4;
T_319.0 ;
    %load/vec4 v0x6000025dcfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.2, 8;
    %load/vec4 v0x6000025dccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000025dcea0, 4;
    %assign/vec4 v0x6000025dcf30_0, 0;
T_319.2 ;
    %jmp T_319;
    .thread T_319;
    .scope S_0x1380d36e0;
T_320 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025dce10_0, 0, 32;
T_320.0 ;
    %load/vec4 v0x6000025dce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_320.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025dce10_0;
    %store/vec4a v0x6000025dcea0, 4, 0;
    %load/vec4 v0x6000025dce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025dce10_0, 0, 32;
    %jmp T_320.0;
T_320.1 ;
    %end;
    .thread T_320;
    .scope S_0x1380d39c0;
T_321 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025dd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x6000025dd560_0;
    %load/vec4 v0x6000025dd200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025dd3b0, 0, 4;
T_321.0 ;
    %load/vec4 v0x6000025dd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.2, 8;
    %load/vec4 v0x6000025dd200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000025dd3b0, 4;
    %assign/vec4 v0x6000025dd440_0, 0;
T_321.2 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x1380d39c0;
T_322 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025dd320_0, 0, 32;
T_322.0 ;
    %load/vec4 v0x6000025dd320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_322.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025dd320_0;
    %store/vec4a v0x6000025dd3b0, 4, 0;
    %load/vec4 v0x6000025dd320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025dd320_0, 0, 32;
    %jmp T_322.0;
T_322.1 ;
    %end;
    .thread T_322;
    .scope S_0x1380d3ca0;
T_323 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %load/vec4 v0x6000025dda70_0;
    %load/vec4 v0x6000025dd710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025dd8c0, 0, 4;
T_323.0 ;
    %load/vec4 v0x6000025dd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x6000025dd710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000025dd8c0, 4;
    %assign/vec4 v0x6000025dd950_0, 0;
T_323.2 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x1380d3ca0;
T_324 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025dd830_0, 0, 32;
T_324.0 ;
    %load/vec4 v0x6000025dd830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_324.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025dd830_0;
    %store/vec4a v0x6000025dd8c0, 4, 0;
    %load/vec4 v0x6000025dd830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025dd830_0, 0, 32;
    %jmp T_324.0;
T_324.1 ;
    %end;
    .thread T_324;
    .scope S_0x1380d3f80;
T_325 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025de010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %load/vec4 v0x6000025ddf80_0;
    %load/vec4 v0x6000025ddc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025dddd0, 0, 4;
T_325.0 ;
    %load/vec4 v0x6000025ddef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.2, 8;
    %load/vec4 v0x6000025ddc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000025dddd0, 4;
    %assign/vec4 v0x6000025dde60_0, 0;
T_325.2 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x1380d3f80;
T_326 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ddd40_0, 0, 32;
T_326.0 ;
    %load/vec4 v0x6000025ddd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_326.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025ddd40_0;
    %store/vec4a v0x6000025dddd0, 4, 0;
    %load/vec4 v0x6000025ddd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ddd40_0, 0, 32;
    %jmp T_326.0;
T_326.1 ;
    %end;
    .thread T_326;
    .scope S_0x1380d3010;
T_327 ;
    %wait E_0x600000c8b400;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025de2e0_0, 0, 32;
T_327.0 ;
    %load/vec4 v0x6000025de2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_327.1, 5;
    %load/vec4 v0x6000025df960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.2, 8;
    %load/vec4 v0x6000025de6d0_0;
    %pad/u 32;
    %load/vec4 v0x6000025de2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.2;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025dfc30_0, 4, 1;
    %load/vec4 v0x6000025df450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.3, 8;
    %load/vec4 v0x6000025de520_0;
    %pad/u 32;
    %load/vec4 v0x6000025de2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.3;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025dfb10_0, 4, 1;
    %load/vec4 v0x6000025df720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.4, 8;
    %load/vec4 v0x6000025de640_0;
    %pad/u 32;
    %load/vec4 v0x6000025de2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.4;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025dfba0_0, 4, 1;
    %load/vec4 v0x6000025d81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.6, 8;
    %load/vec4 v0x6000025d8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.6;
    %flag_get/vec4 8;
    %jmp/0 T_327.5, 8;
    %load/vec4 v0x6000025de910_0;
    %pad/u 32;
    %load/vec4 v0x6000025de2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.5;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025dfcc0_0, 4, 1;
    %load/vec4 v0x6000025def40_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.8, 8;
    %load/vec4 v0x6000025ded90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.8;
    %flag_get/vec4 8;
    %jmp/0 T_327.7, 8;
    %load/vec4 v0x6000025de400_0;
    %pad/u 32;
    %load/vec4 v0x6000025de2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.7;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025dfa80_0, 4, 1;
    %load/vec4 v0x6000025de2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025de2e0_0, 0, 32;
    %jmp T_327.0;
T_327.1 ;
    %jmp T_327;
    .thread T_327, $push;
    .scope S_0x1380d3010;
T_328 ;
    %wait E_0x600000c8b3c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025de2e0_0, 0, 32;
T_328.0 ;
    %load/vec4 v0x6000025de2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_328.1, 5;
    %load/vec4 v0x6000025dfc30_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025df180_0, 4, 1;
    %load/vec4 v0x6000025dfb10_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.2, 8;
    %load/vec4 v0x6000025dfc30_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.2;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025df060_0, 4, 1;
    %load/vec4 v0x6000025dfba0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.4, 9;
    %load/vec4 v0x6000025dfc30_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.3, 8;
    %load/vec4 v0x6000025dfb10_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.3;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025df0f0_0, 4, 1;
    %load/vec4 v0x6000025dfcc0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.7, 10;
    %load/vec4 v0x6000025dfc30_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.6, 9;
    %load/vec4 v0x6000025dfb10_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.5, 8;
    %load/vec4 v0x6000025dfba0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.5;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025df210_0, 4, 1;
    %load/vec4 v0x6000025dfa80_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_328.11, 11;
    %load/vec4 v0x6000025dfc30_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.10, 10;
    %load/vec4 v0x6000025dfb10_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.9, 9;
    %load/vec4 v0x6000025dfba0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.8, 8;
    %load/vec4 v0x6000025dfcc0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.8;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025defd0_0, 4, 1;
    %load/vec4 v0x6000025df180_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.12, 8;
    %load/vec4 v0x6000025d83f0_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
    %jmp T_328.13;
T_328.12 ;
    %load/vec4 v0x6000025df060_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.14, 8;
    %load/vec4 v0x6000025d82d0_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
    %jmp T_328.15;
T_328.14 ;
    %load/vec4 v0x6000025df0f0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.16, 8;
    %load/vec4 v0x6000025d8360_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %load/vec4 v0x6000025df690_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
    %jmp T_328.17;
T_328.16 ;
    %load/vec4 v0x6000025df210_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.18, 8;
    %load/vec4 v0x6000025d8480_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %load/vec4 v0x6000025d8120_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %load/vec4 v0x6000025d81b0_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %load/vec4 v0x6000025d8000_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
    %jmp T_328.19;
T_328.18 ;
    %load/vec4 v0x6000025defd0_0;
    %load/vec4 v0x6000025de2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.20, 8;
    %load/vec4 v0x6000025d8240_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %load/vec4 v0x6000025deeb0_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %load/vec4 v0x6000025def40_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %load/vec4 v0x6000025ded90_0;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
    %jmp T_328.21;
T_328.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025de370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4a v0x6000025dea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025deac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000025de2e0_0;
    %store/vec4 v0x6000025de880_0, 4, 1;
T_328.21 ;
T_328.19 ;
T_328.17 ;
T_328.15 ;
T_328.13 ;
    %load/vec4 v0x6000025de2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025de2e0_0, 0, 32;
    %jmp T_328.0;
T_328.1 ;
    %jmp T_328;
    .thread T_328, $push;
    .scope S_0x1380d3010;
T_329 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025de6d0_0;
    %assign/vec4 v0x6000025de760_0, 0;
    %load/vec4 v0x6000025de520_0;
    %assign/vec4 v0x6000025de5b0_0, 0;
    %load/vec4 v0x6000025de910_0;
    %assign/vec4 v0x6000025de9a0_0, 0;
    %load/vec4 v0x6000025de400_0;
    %assign/vec4 v0x6000025de490_0, 0;
    %jmp T_329;
    .thread T_329;
    .scope S_0x1380d3010;
T_330 ;
    %wait E_0x600000c8b340;
    %load/vec4 v0x6000025de760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000025de7f0, 4;
    %store/vec4 v0x6000025df8d0_0, 0, 256;
    %load/vec4 v0x6000025de5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000025de7f0, 4;
    %store/vec4 v0x6000025df3c0_0, 0, 256;
    %load/vec4 v0x6000025de9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000025de7f0, 4;
    %store/vec4 v0x6000025dff00_0, 0, 256;
    %load/vec4 v0x6000025de490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000025de7f0, 4;
    %store/vec4 v0x6000025ded00_0, 0, 256;
    %jmp T_330;
    .thread T_330, $push;
    .scope S_0x1380c8cd0;
T_331 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025d6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000025d4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d43f0_0, 0;
    %jmp T_331.1;
T_331.0 ;
    %load/vec4 v0x6000025d46c0_0;
    %assign/vec4 v0x6000025d43f0_0, 0;
    %load/vec4 v0x6000025d46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.2, 8;
    %load/vec4 v0x6000025d45a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000025d42d0, 4;
    %assign/vec4 v0x6000025d4360_0, 0;
T_331.2 ;
T_331.1 ;
    %jmp T_331;
    .thread T_331;
    .scope S_0x1380c8cd0;
T_332 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x6000025d5d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_332.3, 10;
    %load/vec4 v0x6000025d5cb0_0;
    %and;
T_332.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x6000025d5c20_0;
    %and;
T_332.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_332.0, 8;
    %load/vec4 v0x6000025d5b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000025d5b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000025d42d0, 0, 4;
T_332.0 ;
    %jmp T_332;
    .thread T_332;
    .scope S_0x1380c8cd0;
T_333 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025d6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d6be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025d6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025db180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d5680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000025db060_0, 0;
    %jmp T_333.1;
T_333.0 ;
    %load/vec4 v0x6000025d5710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000025d6be0_0, 0;
    %load/vec4 v0x6000025d4e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000025d6b50_0, 0;
    %load/vec4 v0x6000025d5710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000025db0f0_0, 0;
    %load/vec4 v0x6000025db0f0_0;
    %assign/vec4 v0x6000025db180_0, 0;
    %load/vec4 v0x6000025d55f0_0;
    %assign/vec4 v0x6000025d5680_0, 0;
    %load/vec4 v0x6000025d4ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000025db060_0, 0;
T_333.1 ;
    %jmp T_333;
    .thread T_333;
    .scope S_0x1380c8cd0;
T_334 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025d6010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d4ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d53b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025d4e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d55f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d4f30_0, 0;
    %jmp T_334.1;
T_334.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d55f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d4f30_0, 0;
    %load/vec4 v0x6000025d6370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_334.5, 10;
    %load/vec4 v0x6000025d5200_0;
    %and;
T_334.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_334.4, 9;
    %load/vec4 v0x6000025d5710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_334.6, 4;
    %load/vec4 v0x6000025d5710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_334.6;
    %and;
T_334.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.2, 8;
    %load/vec4 v0x6000025d53b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000025d53b0_0, 0;
T_334.2 ;
    %load/vec4 v0x6000025d5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_334.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_334.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_334.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_334.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_334.11, 6;
    %jmp T_334.12;
T_334.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d5440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d53b0_0, 0;
    %load/vec4 v0x6000025d4870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d5440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000025d4e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
T_334.13 ;
    %jmp T_334.12;
T_334.8 ;
    %load/vec4 v0x6000025d59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.15, 8;
    %load/vec4 v0x6000025d4e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000025d4e10_0, 0;
    %load/vec4 v0x6000025d4e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d55f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000025d4ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
T_334.17 ;
T_334.15 ;
    %jmp T_334.12;
T_334.9 ;
    %load/vec4 v0x6000025d4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.19, 8;
    %load/vec4 v0x6000025d4ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000025d4ea0_0, 0;
T_334.19 ;
    %load/vec4 v0x6000025d6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
T_334.21 ;
    %jmp T_334.12;
T_334.10 ;
    %load/vec4 v0x6000025d53b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
T_334.23 ;
    %jmp T_334.12;
T_334.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000025d5710_0, 0;
    %jmp T_334.12;
T_334.12 ;
    %pop/vec4 1;
T_334.1 ;
    %jmp T_334;
    .thread T_334;
    .scope S_0x1380f5960;
T_335 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002475d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002476c70_0, 0;
    %jmp T_335.1;
T_335.0 ;
    %load/vec4 v0x600002475a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002476c70_0, 0;
    %jmp T_335.3;
T_335.2 ;
    %load/vec4 v0x600002476c70_0;
    %load/vec4 v0x600002476be0_0;
    %or;
    %assign/vec4 v0x600002476c70_0, 0;
T_335.3 ;
T_335.1 ;
    %jmp T_335;
    .thread T_335;
    .scope S_0x1380f5960;
T_336 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002475d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024757a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002475830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024766d0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600002476d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475cb0_0, 0;
    %fork t_9, S_0x1380f3310;
    %jmp t_8;
    .scope S_0x1380f3310;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002474630_0, 0, 32;
T_336.2 ;
    %load/vec4 v0x600002474630_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002474630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002476e20, 0, 4;
    %load/vec4 v0x600002474630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002474630_0, 0, 32;
    %jmp T_336.2;
T_336.3 ;
    %end;
    .scope S_0x1380f5960;
t_8 %join;
    %jmp T_336.1;
T_336.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475ef0_0, 0;
    %load/vec4 v0x600002475680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.6, 9;
    %load/vec4 v0x600002475c20_0;
    %and;
T_336.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002475cb0_0, 0;
T_336.4 ;
    %load/vec4 v0x6000024758c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_336.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_336.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_336.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
    %jmp T_336.11;
T_336.7 ;
    %load/vec4 v0x6000024761c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.14, 9;
    %load/vec4 v0x6000024769a0_0;
    %and;
T_336.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002476130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002476880_0, 0;
    %load/vec4 v0x600002476010_0;
    %assign/vec4 v0x6000024757a0_0, 0;
    %load/vec4 v0x600002476010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.17, 6;
    %load/vec4 v0x600002476010_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_336.20, 5;
    %fork t_11, S_0x1380f0cc0;
    %jmp t_10;
    .scope S_0x1380f0cc0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024746c0_0, 0, 32;
T_336.22 ;
    %load/vec4 v0x6000024746c0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.23, 5;
    %load/vec4 v0x600002476010_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000024746c0_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.24, 4;
    %load/vec4 v0x600002476760_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x6000024746c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002476e20, 0, 4;
T_336.24 ;
    %load/vec4 v0x6000024746c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024746c0_0, 0, 32;
    %jmp T_336.22;
T_336.23 ;
    %end;
    .scope S_0x1380f5960;
t_10 %join;
T_336.20 ;
    %jmp T_336.19;
T_336.15 ;
    %load/vec4 v0x600002476760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002475a70_0, 0;
T_336.26 ;
    %load/vec4 v0x600002476760_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x600002476d00_0, 0;
    %jmp T_336.19;
T_336.16 ;
    %load/vec4 v0x600002476760_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x600002475c20_0, 0;
    %jmp T_336.19;
T_336.17 ;
    %load/vec4 v0x600002476760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475cb0_0, 0;
T_336.28 ;
    %jmp T_336.19;
T_336.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
    %jmp T_336.13;
T_336.12 ;
    %load/vec4 v0x600002475f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002475ef0_0, 0;
    %load/vec4 v0x600002475dd0_0;
    %assign/vec4 v0x6000024757a0_0, 0;
    %load/vec4 v0x600002475dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_336.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002475830_0, 0;
    %fork t_13, S_0x1380ee670;
    %jmp t_12;
    .scope S_0x1380ee670;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002474750_0, 0, 32;
T_336.38 ;
    %load/vec4 v0x600002474750_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.39, 5;
    %load/vec4 v0x600002475dd0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600002474750_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x600002474750_0;
    %load/vec4a v0x600002476e20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002475830_0, 0;
T_336.40 ;
    %load/vec4 v0x600002475dd0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600002474750_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_336.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x600002476d90_0;
    %load/vec4 v0x600002474750_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002476c70_0;
    %load/vec4 v0x600002474750_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002476b50_0;
    %load/vec4 v0x600002474750_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002475830_0, 0;
T_336.42 ;
    %load/vec4 v0x600002474750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002474750_0, 0, 32;
    %jmp T_336.38;
T_336.39 ;
    %end;
    .scope S_0x1380f5960;
t_12 %join;
    %jmp T_336.37;
T_336.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x600002476d00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x600002475830_0, 0;
    %jmp T_336.37;
T_336.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x600002475680_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600002476d90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600002476c70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x600002476b50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600002475830_0, 0;
    %jmp T_336.37;
T_336.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600002475c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002475830_0, 0;
    %jmp T_336.37;
T_336.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600002475cb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002475830_0, 0;
    %jmp T_336.37;
T_336.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
T_336.30 ;
T_336.13 ;
    %jmp T_336.11;
T_336.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002476400_0, 0;
    %load/vec4 v0x600002476250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.46, 9;
    %load/vec4 v0x600002476400_0;
    %and;
T_336.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002476400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
T_336.44 ;
    %jmp T_336.11;
T_336.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024766d0_0, 0;
    %load/vec4 v0x600002476520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.49, 9;
    %load/vec4 v0x6000024766d0_0;
    %and;
T_336.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024766d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024758c0_0, 0;
T_336.47 ;
    %jmp T_336.11;
T_336.11 ;
    %pop/vec4 1;
T_336.1 ;
    %jmp T_336;
    .thread T_336;
    .scope S_0x1380f5960;
T_337 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x600002475d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475950_0, 0;
    %jmp T_337.1;
T_337.0 ;
    %load/vec4 v0x600002475710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_337.4, 9;
    %load/vec4 v0x600002475950_0;
    %nor/r;
    %and;
T_337.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002475950_0, 0;
    %jmp T_337.3;
T_337.2 ;
    %load/vec4 v0x600002475950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002475950_0, 0;
T_337.5 ;
T_337.3 ;
T_337.1 ;
    %jmp T_337;
    .thread T_337;
    .scope S_0x1380de4f0;
T_338 ;
    %wait E_0x600000c9ffc0;
    %load/vec4 v0x6000025d1170_0;
    %dup/vec4;
    %pushi/vec4 1, 14, 4;
    %cmp/z;
    %jmp/1 T_338.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 12, 4;
    %cmp/z;
    %jmp/1 T_338.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_338.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_338.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025d0e10_0, 0, 2;
    %jmp T_338.5;
T_338.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000025d0e10_0, 0, 2;
    %jmp T_338.5;
T_338.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000025d0e10_0, 0, 2;
    %jmp T_338.5;
T_338.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000025d0e10_0, 0, 2;
    %jmp T_338.5;
T_338.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000025d0e10_0, 0, 2;
    %jmp T_338.5;
T_338.5 ;
    %pop/vec4 1;
    %jmp T_338;
    .thread T_338, $push;
    .scope S_0x1380de4f0;
T_339 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x6000025d1320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000025d79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d7b10_0, 0;
    %jmp T_339.1;
T_339.0 ;
    %load/vec4 v0x6000025d7b10_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.4, 9;
    %load/vec4 v0x6000025d7a80_0;
    %and;
T_339.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.2, 8;
    %load/vec4 v0x6000025d0e10_0;
    %assign/vec4 v0x6000025d79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000025d7b10_0, 0;
    %jmp T_339.3;
T_339.2 ;
    %load/vec4 v0x6000025d7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.5, 8;
    %load/vec4 v0x6000025d0750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.10, 9;
    %load/vec4 v0x6000025d0630_0;
    %and;
T_339.10;
    %flag_set/vec4 8;
    %jmp/1 T_339.9, 8;
    %load/vec4 v0x6000025d0ab0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_339.12, 11;
    %load/vec4 v0x6000025d0900_0;
    %and;
T_339.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_339.11, 10;
    %load/vec4 v0x6000025d0990_0;
    %and;
T_339.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_339.9;
    %jmp/0xz  T_339.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000025d7b10_0, 0;
T_339.7 ;
T_339.5 ;
T_339.3 ;
T_339.1 ;
    %jmp T_339;
    .thread T_339;
    .scope S_0x138172bc0;
T_340 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000247ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024ca5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000247f570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247f690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002491170_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000247fde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024910e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000247ff00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024ad8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247fe70_0, 0;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x6000024ca5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_340.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_340.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_340.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024ca5b0_0, 0;
    %jmp T_340.6;
T_340.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247fc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f720_0, 0;
    %load/vec4 v0x60000247f4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.9, 9;
    %load/vec4 v0x60000247f3c0_0;
    %and;
T_340.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.7, 8;
    %load/vec4 v0x60000247f2a0_0;
    %assign/vec4 v0x600002491170_0, 0;
    %load/vec4 v0x60000247f180_0;
    %assign/vec4 v0x60000247fde0_0, 0;
    %load/vec4 v0x60000247f330_0;
    %assign/vec4 v0x6000024910e0_0, 0;
    %load/vec4 v0x60000247f450_0;
    %assign/vec4 v0x6000024ad8c0_0, 0;
    %load/vec4 v0x60000247f210_0;
    %assign/vec4 v0x60000247fe70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000247ff00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247fc30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000024ca5b0_0, 0;
T_340.7 ;
    %jmp T_340.6;
T_340.3 ;
    %load/vec4 v0x60000247fd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.12, 9;
    %load/vec4 v0x60000247fc30_0;
    %and;
T_340.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.10, 8;
    %load/vec4 v0x6000024ad950_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_340.13, 5;
    %fork t_15, S_0x1380c9540;
    %jmp t_14;
    .scope S_0x1380c9540;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000247e130_0, 0, 32;
T_340.15 ;
    %load/vec4 v0x60000247e130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_340.16, 5;
    %load/vec4 v0x60000247fcc0_0;
    %load/vec4 v0x60000247e130_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.17, 8;
    %load/vec4 v0x60000247fb10_0;
    %load/vec4 v0x60000247e130_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x6000024ad950_0;
    %pad/u 17;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x60000247e130_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x60000247e760, 5, 6;
T_340.17 ;
    %load/vec4 v0x60000247e130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000247e130_0, 0, 32;
    %jmp T_340.15;
T_340.16 ;
    %end;
    .scope S_0x138172bc0;
t_14 %join;
T_340.13 ;
    %load/vec4 v0x60000247fde0_0;
    %load/vec4 v0x6000024ad8c0_0;
    %load/vec4 v0x60000247fe70_0;
    %load/vec4 v0x6000024910e0_0;
    %load/vec4 v0x60000247ff00_0;
    %store/vec4 v0x60000247e2e0_0, 0, 8;
    %store/vec4 v0x60000247e400_0, 0, 8;
    %store/vec4 v0x60000247e250_0, 0, 2;
    %store/vec4 v0x60000247e520_0, 0, 3;
    %store/vec4 v0x60000247e1c0_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x138085100;
    %assign/vec4 v0x60000247fde0_0, 0;
    %load/vec4 v0x60000247ff00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000247ff00_0, 0;
    %load/vec4 v0x60000247fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247fc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247f720_0, 0;
    %load/vec4 v0x600002491170_0;
    %assign/vec4 v0x60000247f570_0, 0;
    %load/vec4 v0x6000024ad950_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %flag_mov 8, 5;
    %jmp/0 T_340.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_340.22, 8;
T_340.21 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_340.22, 8;
 ; End of false expr.
    %blend;
T_340.22;
    %assign/vec4 v0x60000247f690_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000024ca5b0_0, 0;
T_340.19 ;
T_340.10 ;
    %jmp T_340.6;
T_340.4 ;
    %load/vec4 v0x60000247f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.25, 9;
    %load/vec4 v0x60000247f720_0;
    %and;
T_340.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024ca5b0_0, 0;
T_340.23 ;
    %jmp T_340.6;
T_340.6 ;
    %pop/vec4 1;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x138172bc0;
T_341 ;
    %wait E_0x600000c9fa80;
    %load/vec4 v0x60000247ed00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247ec70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247fa80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000247f840_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000247f7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000247ea30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000247e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000247eac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000247e910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000247ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247e880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000247e9a0_0, 0;
    %jmp T_341.1;
T_341.0 ;
    %load/vec4 v0x60000247ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_341.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_341.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_341.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247ec70_0, 0;
    %jmp T_341.6;
T_341.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247f8d0_0, 0;
    %load/vec4 v0x60000247f0f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_341.9, 9;
    %load/vec4 v0x60000247efd0_0;
    %and;
T_341.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.7, 8;
    %load/vec4 v0x60000247eeb0_0;
    %assign/vec4 v0x60000247ea30_0, 0;
    %load/vec4 v0x60000247ed90_0;
    %assign/vec4 v0x60000247e7f0_0, 0;
    %load/vec4 v0x60000247ef40_0;
    %assign/vec4 v0x60000247eac0_0, 0;
    %load/vec4 v0x60000247f060_0;
    %assign/vec4 v0x60000247ebe0_0, 0;
    %load/vec4 v0x60000247ee20_0;
    %assign/vec4 v0x60000247e880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000247e910_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000247e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000247efd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x60000247ec70_0, 0;
T_341.7 ;
    %jmp T_341.6;
T_341.3 ;
    %load/vec4 v0x60000247e9a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_341.10, 5;
    %load/vec4 v0x60000247e9a0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x60000247e9a0_0, 0;
    %jmp T_341.11;
T_341.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000247ec70_0, 0;
T_341.11 ;
    %jmp T_341.6;
T_341.4 ;
    %load/vec4 v0x60000247fa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_341.14, 8;
    %load/vec4 v0x60000247f960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_341.14;
    %jmp/0xz  T_341.12, 8;
    %load/vec4 v0x60000247eb50_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_341.15, 5;
    %load/vec4 v0x60000247eb50_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x60000247e760, 4;
    %assign/vec4 v0x60000247f7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247f9f0_0, 0;
    %jmp T_341.16;
T_341.15 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000247f7b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x60000247f9f0_0, 0;
T_341.16 ;
    %load/vec4 v0x60000247ea30_0;
    %assign/vec4 v0x60000247f840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000247fa80_0, 0;
    %load/vec4 v0x60000247e910_0;
    %load/vec4 v0x60000247eac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000247f8d0_0, 0;
    %load/vec4 v0x60000247e7f0_0;
    %load/vec4 v0x60000247ebe0_0;
    %load/vec4 v0x60000247e880_0;
    %load/vec4 v0x60000247eac0_0;
    %load/vec4 v0x60000247e910_0;
    %store/vec4 v0x60000247e2e0_0, 0, 8;
    %store/vec4 v0x60000247e400_0, 0, 8;
    %store/vec4 v0x60000247e250_0, 0, 2;
    %store/vec4 v0x60000247e520_0, 0, 3;
    %store/vec4 v0x60000247e1c0_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x138085100;
    %assign/vec4 v0x60000247e7f0_0, 0;
    %load/vec4 v0x60000247e910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000247e910_0, 0;
    %load/vec4 v0x60000247e910_0;
    %load/vec4 v0x60000247eac0_0;
    %cmp/e;
    %jmp/0xz  T_341.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000247ec70_0, 0;
T_341.17 ;
T_341.12 ;
    %jmp T_341.6;
T_341.6 ;
    %pop/vec4 1;
T_341.1 ;
    %jmp T_341;
    .thread T_341;
    .scope S_0x138172bc0;
T_342 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000247e6d0_0, 0, 32;
T_342.0 ;
    %load/vec4 v0x60000247e6d0_0;
    %pad/s 96;
    %cmpi/s 32768, 0, 96;
    %jmp/0xz T_342.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000247e6d0_0;
    %store/vec4a v0x60000247e760, 4, 0;
    %load/vec4 v0x60000247e6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000247e6d0_0, 0, 32;
    %jmp T_342.0;
T_342.1 ;
    %end;
    .thread T_342;
    .scope S_0x138172bc0;
T_343 ;
    %wait E_0x600000c9fa40;
    %load/vec4 v0x60000247f4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x60000247f3c0_0;
    %and;
T_343.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.0, 8;
    %load/vec4 v0x60000247f330_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 320 "$display", "[%0t] MEM: Write request addr=0x%h len=%0d", $time, v0x60000247f180_0, S<0,vec4,u32> {1 0 0};
T_343.0 ;
    %load/vec4 v0x60000247f0f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.5, 9;
    %load/vec4 v0x60000247efd0_0;
    %and;
T_343.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.3, 8;
    %load/vec4 v0x60000247ef40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 324 "$display", "[%0t] MEM: Read request addr=0x%h len=%0d", $time, v0x60000247ed90_0, S<0,vec4,u32> {1 0 0};
T_343.3 ;
    %jmp T_343;
    .thread T_343;
    .scope S_0x12ef2a610;
T_344 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ccab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce010_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000025ce250_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ce7f0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000025ce910_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce400_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000025ce0a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce640_0, 0, 1;
    %end;
    .thread T_344, $init;
    .scope S_0x12ef2a610;
T_345 ;
    %delay 5000, 0;
    %load/vec4 v0x6000025ccab0_0;
    %inv;
    %store/vec4 v0x6000025ccab0_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x12ef2a610;
T_346 ;
    %vpi_call/w 3 720 "$display", "\000" {0 0 0};
    %vpi_call/w 3 721 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 722 "$display", "\342\225\221        Multi-TPC Tiled GEMM Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 723 "$display", "\342\225\221        16\303\22716 = (4\303\2274 tiles) \303\227 4 TPCs                          \342\225\221" {0 0 0};
    %vpi_call/w 3 724 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 725 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000025ce010_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000025ce010_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 738 "$display", "[SETUP] Initializing test data..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.init_ddr_matrices, S_0x1380de0b0;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc_programs, S_0x1380c1820;
    %join;
    %vpi_call/w 3 745 "$display", "\000" {0 0 0};
    %vpi_call/w 3 746 "$display", "[EXEC] Starting all 4 TPCs in parallel..." {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000024e73c0_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000024e7330_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x138111aa0;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000024e73c0_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x6000024e7330_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x138111aa0;
    %join;
    %fork TD_tb_multi_tpc_gemm.wait_all_done, S_0x1380bcb80;
    %join;
    %load/vec4 v0x6000025cea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_346.0, 8;
    %vpi_call/w 3 758 "$display", "  All TPCs completed in %0d cycles", v0x6000025ceb50_0 {0 0 0};
    %jmp T_346.1;
T_346.0 ;
    %vpi_call/w 3 760 "$display", "  TIMEOUT: Not all TPCs completed" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000024ca520_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x138155ee0;
    %join;
    %vpi_call/w 3 762 "$display", "  Status: %h (done=%b, busy=%b)", v0x6000025cdef0_0, &PV<v0x6000025cdef0_0, 8, 4>, &PV<v0x6000025cdef0_0, 0, 4> {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000025ccb40_0, 0, 32;
T_346.1 ;
    %vpi_call/w 3 769 "$display", "\000" {0 0 0};
    %vpi_call/w 3 770 "$display", "[VERIFY] Checking results..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.verify_results, S_0x1380bca10;
    %join;
    %vpi_call/w 3 776 "$display", "\000" {0 0 0};
    %vpi_call/w 3 777 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 778 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 779 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000025ccb40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_346.2, 4;
    %vpi_call/w 3 781 "$display", "\342\225\221   PASSED: 4 TPCs executed tiled GEMM in parallel           \342\225\221" {0 0 0};
    %vpi_call/w 3 782 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 783 "$display", ">>> MULTI-TPC GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_346.3;
T_346.2 ;
    %vpi_call/w 3 785 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000025ccb40_0 {0 0 0};
    %vpi_call/w 3 786 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 787 "$display", ">>> MULTI-TPC GEMM TEST FAILED <<<" {0 0 0};
T_346.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 791 "$finish" {0 0 0};
    %end;
    .thread T_346;
    .scope S_0x12ef2a610;
T_347 ;
    %delay 500000000, 0;
    %vpi_call/w 3 797 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 798 "$finish" {0 0 0};
    %end;
    .thread T_347;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_multi_tpc_gemm.v";
    "rtl/memory/axi_memory_model.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
