DTLevelSheet,version=2.1:platform=Jaguar:toprow=-1:leftcol=-1:rightcol=-1	Pin Levels

	Pin/Group	Seq.	Parameter	Value	Comment	
	VDD_MAIN_UVI80		Vps	=_VDD_MAIN_UVI80_VAR	
	VDD_MAIN_UVI80		Isc	=_VDD_MAIN_UVI80_Ifold_GLB	
	VDD_MAIN_UVI80		tdelay	=_VDD_MAIN_UVI80_Tdelay_GLB	
	VDD_MAIN_LDO_UVI80		Vps	=_VDD_MAIN_LDO_UVI80_VAR	
	VDD_MAIN_LDO_UVI80		Isc	=_VDD_MAIN_LDO_UVI80_Ifold_GLB	
	VDD_MAIN_LDO_UVI80		tdelay	=_VDD_MAIN_LDO_UVI80_Tdelay_GLB	
	VDD_MAIN_SNS_UVI80		Vps	=_VDD_MAIN_SNS_UVI80_VAR	
	VDD_MAIN_SNS_UVI80		Isc	=_VDD_MAIN_SNS_UVI80_Ifold_GLB	
	VDD_MAIN_SNS_UVI80		tdelay	=_VDD_MAIN_SNS_UVI80_Tdelay_GLB	
	VDD_BUCK0_2_7_11_UVI80		Vps	=_VDD_BUCK0_2_7_11_UVI80_VAR	
	VDD_BUCK0_2_7_11_UVI80		Isc	=_VDD_BUCK0_2_7_11_UVI80_Ifold_GLB	
	VDD_BUCK0_2_7_11_UVI80		tdelay	=_VDD_BUCK0_2_7_11_UVI80_Tdelay_GLB	
	VDD_BUCK1_8_9_UVI80		Vps	=_VDD_BUCK1_8_9_UVI80_VAR	
	VDD_BUCK1_8_9_UVI80		Isc	=_VDD_BUCK1_8_9_UVI80_Ifold_GLB	
	VDD_BUCK1_8_9_UVI80		tdelay	=_VDD_BUCK1_8_9_UVI80_Tdelay_GLB	
	VDD_BUCK3_14_UVI80		Vps	=_VDD_BUCK3_14_UVI80_VAR	
	VDD_BUCK3_14_UVI80		Isc	=_VDD_BUCK3_14_UVI80_Ifold_GLB	
	VDD_BUCK3_14_UVI80		tdelay	=_VDD_BUCK3_14_UVI80_Tdelay_GLB	
	VDD_MAIN_SNS_WLED_UVI80		Vps	=_VDD_MAIN_SNS_WLED_UVI80_VAR	
	VDD_MAIN_SNS_WLED_UVI80		Isc	=_VDD_MAIN_SNS_WLED_UVI80_Ifold_GLB	
	VDD_MAIN_SNS_WLED_UVI80		tdelay	=_VDD_MAIN_SNS_WLED_UVI80_Tdelay_GLB	
	VDD_MAIN_DRV_UVI80		Vps	=_VDD_MAIN_DRV_UVI80_VAR	
	VDD_MAIN_DRV_UVI80		Isc	=_VDD_MAIN_DRV_UVI80_Ifold_GLB	
	VDD_MAIN_DRV_UVI80		tdelay	=_VDD_MAIN_DRV_UVI80_Tdelay_GLB	
	VDD_MAIN_WIDAC_UVI80		Vps	=_VDD_MAIN_WIDAC_UVI80_VAR	
	VDD_MAIN_WIDAC_UVI80		Isc	=_VDD_MAIN_WIDAC_UVI80_Ifold_GLB	
	VDD_MAIN_WIDAC_UVI80		tdelay	=_VDD_MAIN_WIDAC_UVI80_Tdelay_GLB	
	VDD_MAIN1_UVI80		Vps	=_VDD_MAIN1_UVI80_VAR	
	VDD_MAIN1_UVI80		Isc	=_VDD_MAIN1_UVI80_Ifold_GLB	
	VDD_MAIN1_UVI80		tdelay	=_VDD_MAIN1_UVI80_Tdelay_GLB	
	VDD_RTC_ALT_UVI80		Vps	=_VDD_RTC_ALT_UVI80_VAR	
	VDD_RTC_ALT_UVI80		Isc	=_VDD_RTC_ALT_UVI80_Ifold_GLB	
	VDD_RTC_ALT_UVI80		tdelay	=_VDD_RTC_ALT_UVI80_Tdelay_GLB	
	VDD_MAIN_WBOOST_UVI80		Vps	=_VDD_MAIN_WBOOST_UVI80_VAR	
	VDD_MAIN_WBOOST_UVI80		Isc	=_VDD_MAIN_WBOOST_UVI80_Ifold_GLB	
	VDD_MAIN_WBOOST_UVI80		tdelay	=_VDD_MAIN_WBOOST_UVI80_Tdelay_GLB	
	VDD_LDO19_UVI80		Vps	=_VDD_LDO19_UVI80_VAR	
	VDD_LDO19_UVI80		Isc	=_VDD_LDO19_UVI80_Ifold_GLB	
	VDD_LDO19_UVI80		tdelay	=_VDD_LDO19_UVI80_Tdelay_GLB	
	VDD_ANA_UVI80		Vps	=_VDD_ANA_UVI80_VAR	
	VDD_ANA_UVI80		Isc	=_VDD_ANA_UVI80_Ifold_GLB	
	VDD_ANA_UVI80		tdelay	=_VDD_ANA_UVI80_Tdelay_GLB	
	VDD_DIG_UVI80		Vps	=_VDD_DIG_UVI80_VAR	
	VDD_DIG_UVI80		Isc	=_VDD_DIG_UVI80_Ifold_GLB	
	VDD_DIG_UVI80		tdelay	=_VDD_DIG_UVI80_Tdelay_GLB	
	VDD_BOOST_UVI80		Vps	=_VDD_BOOST_UVI80_VAR	
	VDD_BOOST_UVI80		Isc	=_VDD_BOOST_UVI80_Ifold_GLB	
	VDD_BOOST_UVI80		tdelay	=_VDD_BOOST_UVI80_Tdelay_GLB	
	VDD_BOOST_LDO_UVI80		Vps	=_VDD_BOOST_LDO_UVI80_VAR	
	VDD_BOOST_LDO_UVI80		Isc	=_VDD_BOOST_LDO_UVI80_Ifold_GLB	
	VDD_BOOST_LDO_UVI80		tdelay	=_VDD_BOOST_LDO_UVI80_Tdelay_GLB	
	VDD_BOOST_SNS_UVI80		Vps	=_VDD_BOOST_SNS_UVI80_VAR	
	VDD_BOOST_SNS_UVI80		Isc	=_VDD_BOOST_SNS_UVI80_Ifold_GLB	
	VDD_BOOST_SNS_UVI80		tdelay	=_VDD_BOOST_SNS_UVI80_Tdelay_GLB	
	VDD_LDO2_UVI80		Vps	=_VDD_LDO2_UVI80_VAR	
	VDD_LDO2_UVI80		Isc	=_VDD_LDO2_UVI80_Ifold_GLB	
	VDD_LDO2_UVI80		tdelay	=_VDD_LDO2_UVI80_Tdelay_GLB	
	VDD_LDO5_UVI80		Vps	=_VDD_LDO5_UVI80_VAR	
	VDD_LDO5_UVI80		Isc	=_VDD_LDO5_UVI80_Ifold_GLB	
	VDD_LDO5_UVI80		tdelay	=_VDD_LDO5_UVI80_Tdelay_GLB	
	VDDIO_1V2_UVI80		Vps	=_VDDIO_1V2_UVI80_VAR	
	VDDIO_1V2_UVI80		Isc	=_VDDIO_1V2_UVI80_Ifold_GLB	
	VDDIO_1V2_UVI80		tdelay	=_VDDIO_1V2_UVI80_Tdelay_GLB	
	VDDIO_BUCK3_UVI80		Vps	=_VDDIO_BUCK3_UVI80_VAR	
	VDDIO_BUCK3_UVI80		Isc	=_VDDIO_BUCK3_UVI80_Ifold_GLB	
	VDDIO_BUCK3_UVI80		tdelay	=_VDDIO_BUCK3_UVI80_Tdelay_GLB	
	VDD_LDO3_14_UVI80		Vps	=_VDD_LDO3_14_UVI80_VAR	
	VDD_LDO3_14_UVI80		Isc	=_VDD_LDO3_14_UVI80_Ifold_GLB	
	VDD_LDO3_14_UVI80		tdelay	=_VDD_LDO3_14_UVI80_Tdelay_GLB	
	VDD_HI_INT1_UVI80		Vps	=_VDD_HI_INT1_UVI80_VAR	
	VDD_HI_INT1_UVI80		Isc	=_VDD_HI_INT1_UVI80_Ifold_GLB	
	VDD_HI_INT1_UVI80		tdelay	=_VDD_HI_INT1_UVI80_Tdelay_GLB	
	VDD_HI_INT2_UVI80		Vps	=_VDD_HI_INT2_UVI80_VAR	
	VDD_HI_INT2_UVI80		Isc	=_VDD_HI_INT2_UVI80_Ifold_GLB	
	VDD_HI_INT2_UVI80		tdelay	=_VDD_HI_INT2_UVI80_Tdelay_GLB	
	VDD_HI_INT3_UVI80		Vps	=_VDD_HI_INT3_UVI80_VAR	
	VDD_HI_INT3_UVI80		Isc	=_VDD_HI_INT3_UVI80_Ifold_GLB	
	VDD_HI_INT3_UVI80		tdelay	=_VDD_HI_INT3_UVI80_Tdelay_GLB	
	VDD_HI_INT4_UVI80		Vps	=_VDD_HI_INT4_UVI80_VAR	
	VDD_HI_INT4_UVI80		Isc	=_VDD_HI_INT4_UVI80_Ifold_GLB	
	VDD_HI_INT4_UVI80		tdelay	=_VDD_HI_INT4_UVI80_Tdelay_GLB	
	VDD_HI_INT5_UVI80		Vps	=_VDD_HI_INT5_UVI80_VAR	
	VDD_HI_INT5_UVI80		Isc	=_VDD_HI_INT5_UVI80_Ifold_GLB	
	VDD_HI_INT5_UVI80		tdelay	=_VDD_HI_INT5_UVI80_Tdelay_GLB	
	VDD_HI_INT6_UVI80		Vps	=_VDD_HI_INT6_UVI80_VAR	
	VDD_HI_INT6_UVI80		Isc	=_VDD_HI_INT6_UVI80_Ifold_GLB	
	VDD_HI_INT6_UVI80		tdelay	=_VDD_HI_INT6_UVI80_Tdelay_GLB	
	LDO9		vil	=_LDO9_VIL_VAR	
	LDO9		vih	=_LDO9_VIH_VAR	
	LDO9		vol	=_LDO9_VOL_VAR	
	LDO9		voh	=_LDO9_VOH_VAR	
	LDO9		voh_alt1	=0	
	LDO9		voh_alt2	=0	
	LDO9		iol	=0	
	LDO9		ioh	=0	
	LDO9		vt	=_LDO9_VT_VAR	
	LDO9		vcl	=-1	
	LDO9		vch	=5.5	
	LDO9		voutLoTyp	=0	
	LDO9		voutHiTyp	=0	
	LDO9		driverMode	HiZ	
	VDDIO_1V2		vil	=_VDDIO_1V2_VIL_VAR	
	VDDIO_1V2		vih	=_VDDIO_1V2_VIH_VAR	
	VDDIO_1V2		vol	=_VDDIO_1V2_VOL_VAR	
	VDDIO_1V2		voh	=_VDDIO_1V2_VOH_VAR	
	VDDIO_1V2		voh_alt1	=0	
	VDDIO_1V2		voh_alt2	=0	
	VDDIO_1V2		iol	=0	
	VDDIO_1V2		ioh	=0	
	VDDIO_1V2		vt	=_VDDIO_1V2_VT_VAR	
	VDDIO_1V2		vcl	=-1	
	VDDIO_1V2		vch	=5.5	
	VDDIO_1V2		voutLoTyp	=0	
	VDDIO_1V2		voutHiTyp	=0	
	VDDIO_1V2		driverMode	HiZ	
	VDD_ANA		vil	=_VDD_ANA_VIL_VAR	
	VDD_ANA		vih	=_VDD_ANA_VIH_VAR	
	VDD_ANA		vol	=_VDD_ANA_VOL_VAR	
	VDD_ANA		voh	=_VDD_ANA_VOH_VAR	
	VDD_ANA		voh_alt1	=0	
	VDD_ANA		voh_alt2	=0	
	VDD_ANA		iol	=0	
	VDD_ANA		ioh	=0	
	VDD_ANA		vt	=_VDD_ANA_VT_VAR	
	VDD_ANA		vcl	=-1	
	VDD_ANA		vch	=5.5	
	VDD_ANA		voutLoTyp	=0	
	VDD_ANA		voutHiTyp	=0	
	VDD_ANA		driverMode	HiZ	
