// Seed: 2394128567
module module_0 (
    input id_0
    , id_3,
    input id_1,
    output reg id_2
);
  logic id_4;
  always @(posedge id_4) begin
    if (id_1) begin
      id_2 <= id_1;
      id_4 = id_0;
    end
  end
  logic id_5;
endmodule
