

================================================================
== Vitis HLS Report for 'mp_mul_8_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:37:37 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1248|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1417|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_450_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_380_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_55_fu_422_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_56_fu_436_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_426_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_500_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_205_p2     |         +|   0|  0|  13|           4|           1|
    |tempReg_fu_571_p2       |         +|   0|  0|  71|          64|          64|
    |temp_28_fu_456_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_390_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_667_p2             |         +|   0|  0|  13|           4|           4|
    |v_114_fu_512_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_586_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_224_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_639_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_199_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_530_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_2_fu_649_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_609_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_11_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_12_fu_536_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_518_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln145_fu_248_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_5_fu_605_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_6_fu_622_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_7_fu_644_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_fu_601_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1248|        1146|        1146|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_16    |   9|          2|    4|          8|
    |j_fu_90                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_65_out_o               |  14|          3|   64|        192|
    |v_80_fu_86               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_820                     |  32|   0|   32|          0|
    |add_ln133_reg_830                     |  32|   0|   64|         32|
    |add_ln133_reg_830_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_733                            |  32|   0|   32|          0|
    |al_reg_723                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_738                            |  32|   0|   32|          0|
    |bl_reg_728                            |  32|   0|   32|          0|
    |i_cast_reg_698                        |   3|   0|    4|          1|
    |icmp_ln144_reg_709                    |   1|   0|    1|          0|
    |j_16_reg_703                          |   4|   0|    4|          0|
    |j_fu_90                               |   4|   0|    4|          0|
    |tempReg_reg_835                       |  64|   0|   64|          0|
    |tempReg_reg_835_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_136_reg_788                       |  32|   0|   32|          0|
    |tmp_137_reg_809                       |   2|   0|    2|          0|
    |tmp_138_reg_793                       |  32|   0|   32|          0|
    |tmp_138_reg_793_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_139_reg_799                       |  32|   0|   32|          0|
    |tmp_139_reg_799_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_140_reg_804                       |  32|   0|   32|          0|
    |tmp_141_reg_825                       |   2|   0|    2|          0|
    |trunc_ln106_87_reg_772                |  32|   0|   32|          0|
    |trunc_ln106_88_reg_777                |  32|   0|   32|          0|
    |trunc_ln106_89_reg_782                |  32|   0|   32|          0|
    |trunc_ln106_89_reg_782_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_767                   |  32|   0|   32|          0|
    |trunc_ln125_reg_814                   |  32|   0|   32|          0|
    |trunc_ln125_reg_814_pp0_iter6_reg     |  32|   0|   32|          0|
    |u_65_out_load_reg_844                 |  64|   0|   64|          0|
    |v_80_fu_86                            |  64|   0|   64|          0|
    |v_reg_849                             |  64|   0|   64|          0|
    |icmp_ln144_reg_709                    |  64|  32|    1|          0|
    |tmp_140_reg_804                       |  64|  32|   32|          0|
    |trunc_ln106_reg_767                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1187|  96| 1125|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_418_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_422_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_426_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_430_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.8_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|PKB_address1        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce1             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q1              |   in|   64|   ap_memory|                                 PKB|         array|
|i                   |   in|    3|     ap_none|                                   i|        scalar|
|v_80_out            |  out|   64|      ap_vld|                            v_80_out|       pointer|
|v_80_out_ap_vld     |  out|    1|      ap_vld|                            v_80_out|       pointer|
|u_65_out_i          |   in|   64|     ap_ovld|                            u_65_out|       pointer|
|u_65_out_o          |  out|   64|     ap_ovld|                            u_65_out|       pointer|
|u_65_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_65_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_80 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 17 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 18 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 19 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 20 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 21 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 22 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_80" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_65_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_16 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 27 'load' 'j_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_16, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 28 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_16, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 29 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 30 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_16" [src/generic/fp_generic.c:145]   --->   Operation 32 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 34 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 35 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_16" [src/generic/fp_generic.c:145]   --->   Operation 36 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_135 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %sub_ln145, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 37 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i7 %tmp_135" [src/generic/fp_generic.c:145]   --->   Operation 38 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %sext_ln145, i8 7" [src/generic/fp_generic.c:145]   --->   Operation 39 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.97ns)   --->   "%xor_ln145 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:145]   --->   Operation 40 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln145, i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i5 %tmp" [src/generic/fp_generic.c:145]   --->   Operation 42 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%PKB_addr_8 = getelementptr i64 %PKB, i32 0, i32 %zext_ln145_2" [src/generic/fp_generic.c:145]   --->   Operation 43 'getelementptr' 'PKB_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%PKB_load_4 = load i6 %PKB_addr_8" [src/generic/fp_generic.c:145]   --->   Operation 44 'load' 'PKB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:145]   --->   Operation 45 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:145]   --->   Operation 46 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load_4 = load i6 %PKB_addr_8" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'PKB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bl = trunc i64 %PKB_load_4" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 48 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 49 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load_4, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 50 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_63 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln105_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 54 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_63, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_63, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_63, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_87 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106_87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_63, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_88 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_89 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_136" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_88" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_49 = zext i32 %trunc_ln106_87" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln123_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_49" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_50 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln123_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_50, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 78 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_54 = zext i2 %tmp_137" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_55 = zext i32 %tmp_138" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln106_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_56 = zext i32 %tmp_139" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln106_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_89" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_55 = add i32 %trunc_ln106_89, i32 %tmp_138" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'add' 'add_ln130_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_55" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_49 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'zext' 'zext_ln130_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_56 = add i33 %zext_ln106_56, i33 %zext_ln106_54" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'add' 'add_ln130_56' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_56" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130_50 = zext i33 %add_ln130_56" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln130_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_55" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.59ns)   --->   "%temp_28 = add i34 %zext_ln130_50, i34 %zext_ln130_49" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'add' 'temp_28' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_28, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 91 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v_80_load = load i64 %v_80" [src/generic/fp_generic.c:146]   --->   Operation 92 'load' 'v_80_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_140, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%and_ln133_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_141, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'bitconcatenate' 'and_ln133_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_7" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%v_114 = add i64 %or_ln, i64 %v_80_load" [src/generic/fp_generic.c:146]   --->   Operation 99 'add' 'v_114' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_114, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_11 = xor i64 %shl_ln, i64 %v_80_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'xor' 'xor_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_11" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_12 = xor i64 %or_ln105, i64 %v_114" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'xor' 'xor_ln105_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_12, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_64 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 105 'zext' 'zext_ln105_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 106 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 107 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln5, i64 %zext_ln105_64" [src/generic/fp_generic.c:147]   --->   Operation 108 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_114, i64 %v_80" [src/generic/fp_generic.c:140]   --->   Operation 109 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%u_65_out_load = load i64 %u_65_out" [src/generic/fp_generic.c:147]   --->   Operation 110 'load' 'u_65_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_65_out_load" [src/generic/fp_generic.c:147]   --->   Operation 111 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_65_out" [src/generic/fp_generic.c:140]   --->   Operation 112 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%v_80_load_1 = load i64 %v_80"   --->   Operation 132 'load' 'v_80_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_80_out, i64 %v_80_load_1"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 113 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 114 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 116 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_7)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 117 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_7)   --->   "%xor_ln147_5 = xor i64 %tempReg, i64 %u_65_out_load" [src/generic/fp_generic.c:147]   --->   Operation 118 'xor' 'xor_ln147_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_7)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_5" [src/generic/fp_generic.c:147]   --->   Operation 119 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 120 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_6 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 121 'xor' 'xor_ln147_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 122 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_6, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 123 'bitconcatenate' 'xor_ln147_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_8, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 124 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_7 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 125 'xor' 'xor_ln147_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_2 = or i64 %xor_ln147_7, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 126 'or' 'or_ln147_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_2, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 127 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp_124" [src/generic/fp_generic.c:148]   --->   Operation 128 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 129 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 130 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 131 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_80_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_65_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_80                       (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
i_read                     (read                  ) [ 00000000000]
indvars_iv31_read          (read                  ) [ 00000000000]
zext_ln143_read            (read                  ) [ 00000000000]
v_017_read                 (read                  ) [ 00000000000]
i_cast                     (zext                  ) [ 01100000000]
zext_ln143_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_16                       (load                  ) [ 01100000000]
icmp_ln144                 (icmp                  ) [ 01111111110]
add_ln144                  (add                   ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
trunc_ln145                (trunc                 ) [ 00000000000]
zext_ln145                 (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln145                  (sub                   ) [ 00000000000]
tmp_135                    (bitconcatenate        ) [ 00000000000]
sext_ln145                 (sext                  ) [ 00000000000]
bit_sel1                   (bitselect             ) [ 00000000000]
xor_ln145                  (xor                   ) [ 00000000000]
tmp                        (bitconcatenate        ) [ 00000000000]
zext_ln145_2               (zext                  ) [ 00000000000]
PKB_addr_8                 (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
PKB_load_4                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_63              (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_87             (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_88             (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_89             (trunc                 ) [ 01000011000]
tmp_136                    (partselect            ) [ 01000010000]
tmp_138                    (partselect            ) [ 01000011000]
tmp_139                    (partselect            ) [ 01000011000]
tmp_140                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_49              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_50              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_137                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_54              (zext                  ) [ 00000000000]
zext_ln106_55              (zext                  ) [ 00000000000]
zext_ln106_56              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130_55               (add                   ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
zext_ln130_49              (zext                  ) [ 00000000000]
add_ln130_56               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_50              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_28                    (add                   ) [ 00000000000]
tmp_141                    (partselect            ) [ 01000000100]
v_80_load                  (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln133_7                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_114                      (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_11               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_12               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_64              (zext                  ) [ 00000000000]
tmp_s                      (partselect            ) [ 00000000000]
or_ln5                     (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_65_out_load              (load                  ) [ 01000000001]
v                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_out_load                 (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln144         (specloopname          ) [ 00000000000]
xor_ln147                  (xor                   ) [ 00000000000]
xor_ln147_5                (xor                   ) [ 00000000000]
or_ln147                   (or                    ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln147_6                (xor                   ) [ 00000000000]
trunc_ln147                (trunc                 ) [ 00000000000]
xor_ln147_8                (bitconcatenate        ) [ 00000000000]
and_ln147                  (and                   ) [ 00000000000]
xor_ln147_7                (xor                   ) [ 00000000000]
or_ln147_2                 (or                    ) [ 00000000000]
tmp_124                    (bitselect             ) [ 00000000000]
zext_ln148                 (zext                  ) [ 00000000000]
u                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
v_80_load_1                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="PKB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_80_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_80_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="u_65_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_65_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="v_80_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_80/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvars_iv31_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln143_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v_017_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="PKB_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="138" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="64" slack="0"/>
<pin id="140" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 PKB_load_4/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="PKB_addr_8_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_8/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_cast_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln143_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln139_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln140_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln140_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln140_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_16_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_16/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln144_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln144_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln139_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln145_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln145_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln145_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="0" index="1" bw="4" slack="1"/>
<pin id="227" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_135_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_135/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln145_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bit_sel1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln145_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln145_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="al_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bl_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ah_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="bh_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln105_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln110_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln105_63_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_63/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln112_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln106_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln106_87_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_87/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln106_88_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_88/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln106_89_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_89/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_136_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_138_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="7" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_139_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="64" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_139/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_140_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="7" slack="0"/>
<pin id="366" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_140/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln106_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln123_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln123_49_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_49/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln123_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln123_50_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="33" slack="0"/>
<pin id="388" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_50/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="temp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="33" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_137_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="34" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln125_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="34" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln106_54_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="1"/>
<pin id="412" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_54/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln106_55_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2"/>
<pin id="415" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_55/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_56_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_56/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln130_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln130_55_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="0" index="1" bw="32" slack="2"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_55/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln130_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln130_49_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="33" slack="0"/>
<pin id="434" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_49/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln130_56_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_56/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln130_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="33" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln130_50_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="33" slack="0"/>
<pin id="448" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_50/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln105_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="temp_28_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="33" slack="0"/>
<pin id="458" dir="0" index="1" bw="33" slack="0"/>
<pin id="459" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_28/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_141_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="34" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="7" slack="0"/>
<pin id="467" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_141/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="v_80_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="7"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_80_load/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shl_ln_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="2"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="3"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln133_7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="1"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_7/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln133_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="34" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln133_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="34" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="2"/>
<pin id="509" dir="0" index="2" bw="32" slack="3"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="v_114_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_114/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln105_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_11_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_11/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln105_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="xor_ln105_12_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_12/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="carry_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="7" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln105_64_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_64/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_s_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="0"/>
<pin id="557" dir="0" index="2" bw="7" slack="0"/>
<pin id="558" dir="0" index="3" bw="7" slack="0"/>
<pin id="559" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_ln5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="1"/>
<pin id="568" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln5/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tempReg_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln140_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="7"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="u_65_out_load_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_65_out_load/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="v_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln140_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="t_out_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="xor_ln147_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="0" index="1" bw="64" slack="2"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="xor_ln147_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="2"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_5/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln147_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="0" index="1" bw="64" slack="0"/>
<pin id="612" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="bit_sel_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="2"/>
<pin id="618" dir="0" index="2" bw="7" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="xor_ln147_6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_6/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln147_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="2"/>
<pin id="630" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln147_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="63" slack="0"/>
<pin id="635" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_8/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln147_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="2"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln147_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="1"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_7/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="or_ln147_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_2/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_124_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="0" index="2" bw="7" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_124/10 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln148_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="u_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln140_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="v_80_load_1_load_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="8"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_80_load_1/9 "/>
</bind>
</comp>

<comp id="683" class="1005" name="v_80_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_80 "/>
</bind>
</comp>

<comp id="691" class="1005" name="j_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="698" class="1005" name="i_cast_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="1"/>
<pin id="700" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="703" class="1005" name="j_16_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="1"/>
<pin id="705" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln144_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="8"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="713" class="1005" name="PKB_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="1"/>
<pin id="715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="PKB_addr_8_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="1"/>
<pin id="720" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr_8 "/>
</bind>
</comp>

<comp id="723" class="1005" name="al_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="728" class="1005" name="bl_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="733" class="1005" name="ah_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="738" class="1005" name="bh_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="743" class="1005" name="zext_ln105_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="1"/>
<pin id="745" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln110_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="1"/>
<pin id="751" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="755" class="1005" name="zext_ln105_63_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="1"/>
<pin id="757" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_63 "/>
</bind>
</comp>

<comp id="761" class="1005" name="zext_ln112_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="1"/>
<pin id="763" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="767" class="1005" name="trunc_ln106_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="3"/>
<pin id="769" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="772" class="1005" name="trunc_ln106_87_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_87 "/>
</bind>
</comp>

<comp id="777" class="1005" name="trunc_ln106_88_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_88 "/>
</bind>
</comp>

<comp id="782" class="1005" name="trunc_ln106_89_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_89 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_136_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_138_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="2"/>
<pin id="795" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_139_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="2"/>
<pin id="801" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_140_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="3"/>
<pin id="806" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_137_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="1"/>
<pin id="811" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln125_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln105_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_141_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="1"/>
<pin id="827" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_141 "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln133_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="2"/>
<pin id="832" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tempReg_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="64" slack="1"/>
<pin id="837" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="844" class="1005" name="u_65_out_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="64" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_65_out_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="v_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="1"/>
<pin id="851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="84" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="141"><net_src comp="125" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="169"><net_src comp="94" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="106" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="112" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="170" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="100" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="224" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="270"><net_src comp="132" pin="7"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="132" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="132" pin="7"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="132" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="318"><net_src comp="150" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="154" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="158" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="162" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="150" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="158" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="154" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="162" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="371" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="390" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="430"><net_src comp="419" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="413" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="416" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="410" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="422" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="446" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="432" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="30" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="489" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="482" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="516"><net_src comp="506" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="472" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="475" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="475" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="472" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="518" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="512" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="48" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="44" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="500" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="554" pin="4"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="550" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="512" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="12" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="12" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="14" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="613"><net_src comp="601" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="78" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="80" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="636"><net_src comp="82" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="622" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="631" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="609" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="639" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="58" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="48" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="597" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="14" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="679" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="686"><net_src comp="86" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="694"><net_src comp="90" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="701"><net_src comp="166" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="706"><net_src comp="196" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="712"><net_src comp="199" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="125" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="721"><net_src comp="142" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="726"><net_src comp="267" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="731"><net_src comp="271" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="736"><net_src comp="275" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="741"><net_src comp="285" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="746"><net_src comp="295" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="752"><net_src comp="300" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="758"><net_src comp="305" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="764"><net_src comp="310" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="770"><net_src comp="315" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="775"><net_src comp="319" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="780"><net_src comp="323" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="785"><net_src comp="327" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="791"><net_src comp="331" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="796"><net_src comp="341" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="802"><net_src comp="351" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="807"><net_src comp="361" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="812"><net_src comp="396" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="817"><net_src comp="406" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="823"><net_src comp="450" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="828"><net_src comp="462" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="833"><net_src comp="500" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="838"><net_src comp="571" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="847"><net_src comp="582" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="852"><net_src comp="586" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="644" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_80_out | {9 }
	Port: u_65_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : PKB | {2 3 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : u_65_out | {9 }
	Port: mp_mul.8_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_16 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		zext_ln145 : 1
		PKB_addr : 2
		PKB_load : 3
		tmp_135 : 1
		sext_ln145 : 2
		bit_sel1 : 3
		xor_ln145 : 4
		tmp : 4
		zext_ln145_2 : 5
		PKB_addr_8 : 6
		PKB_load_4 : 7
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_87 : 1
		trunc_ln106_88 : 1
		trunc_ln106_89 : 1
		tmp_136 : 1
		tmp_138 : 1
		tmp_139 : 1
		tmp_140 : 1
	State 6
		add_ln123 : 1
		zext_ln123_50 : 2
		temp : 3
		tmp_137 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_49 : 2
		add_ln130_56 : 1
		trunc_ln130 : 2
		zext_ln130_50 : 2
		add_ln105 : 3
		temp_28 : 3
		tmp_141 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_114 : 1
		xor_ln105 : 2
		xor_ln105_11 : 1
		or_ln105 : 2
		xor_ln105_12 : 2
		carry : 2
		zext_ln105_64 : 3
		tmp_s : 3
		or_ln5 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_6 : 1
		xor_ln147_8 : 1
		and_ln147 : 2
		or_ln147_2 : 2
		tmp_124 : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_150          |    4    |   165   |    50   |
|    mul   |           grp_fu_154          |    4    |   165   |    50   |
|          |           grp_fu_158          |    4    |   165   |    50   |
|          |           grp_fu_162          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_205       |    0    |    0    |    13   |
|          |        add_ln123_fu_380       |    0    |    0    |    39   |
|          |          temp_fu_390          |    0    |    0    |    40   |
|          |      add_ln130_55_fu_422      |    0    |    0    |    32   |
|          |        add_ln130_fu_426       |    0    |    0    |    39   |
|          |      add_ln130_56_fu_436      |    0    |    0    |    39   |
|    add   |        add_ln105_fu_450       |    0    |    0    |    32   |
|          |         temp_28_fu_456        |    0    |    0    |    40   |
|          |        add_ln133_fu_500       |    0    |    0    |    71   |
|          |          v_114_fu_512         |    0    |    0    |    71   |
|          |         tempReg_fu_571        |    0    |    0    |    71   |
|          |            v_fu_586           |    0    |    0    |    71   |
|          |            u_fu_667           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln145_fu_248       |    0    |    0    |    2    |
|          |        xor_ln105_fu_518       |    0    |    0    |    64   |
|          |      xor_ln105_11_fu_524      |    0    |    0    |    64   |
|    xor   |      xor_ln105_12_fu_536      |    0    |    0    |    64   |
|          |        xor_ln147_fu_601       |    0    |    0    |    64   |
|          |       xor_ln147_5_fu_605      |    0    |    0    |    64   |
|          |       xor_ln147_6_fu_622      |    0    |    0    |    2    |
|          |       xor_ln147_7_fu_644      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_530        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_609        |    0    |    0    |    64   |
|          |       or_ln147_2_fu_649       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_639       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_199       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_224       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       i_read_read_fu_94       |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_100 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_106  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_112    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_118    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_166         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_170    |    0    |    0    |    0    |
|          |       zext_ln145_fu_219       |    0    |    0    |    0    |
|          |      zext_ln145_2_fu_262      |    0    |    0    |    0    |
|          |       zext_ln105_fu_295       |    0    |    0    |    0    |
|          |       zext_ln110_fu_300       |    0    |    0    |    0    |
|          |      zext_ln105_63_fu_305     |    0    |    0    |    0    |
|          |       zext_ln112_fu_310       |    0    |    0    |    0    |
|          |       zext_ln106_fu_371       |    0    |    0    |    0    |
|          |       zext_ln123_fu_374       |    0    |    0    |    0    |
|   zext   |      zext_ln123_49_fu_377     |    0    |    0    |    0    |
|          |      zext_ln123_50_fu_386     |    0    |    0    |    0    |
|          |      zext_ln106_54_fu_410     |    0    |    0    |    0    |
|          |      zext_ln106_55_fu_413     |    0    |    0    |    0    |
|          |      zext_ln106_56_fu_416     |    0    |    0    |    0    |
|          |       zext_ln130_fu_419       |    0    |    0    |    0    |
|          |      zext_ln130_49_fu_432     |    0    |    0    |    0    |
|          |      zext_ln130_50_fu_446     |    0    |    0    |    0    |
|          |       zext_ln133_fu_496       |    0    |    0    |    0    |
|          |      zext_ln105_64_fu_550     |    0    |    0    |    0    |
|          |       zext_ln148_fu_663       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_216      |    0    |    0    |    0    |
|          |           al_fu_267           |    0    |    0    |    0    |
|          |           bl_fu_271           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_315      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_87_fu_319     |    0    |    0    |    0    |
|          |     trunc_ln106_88_fu_323     |    0    |    0    |    0    |
|          |     trunc_ln106_89_fu_327     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_406      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_442      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_628      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_135_fu_228        |    0    |    0    |    0    |
|          |           tmp_fu_254          |    0    |    0    |    0    |
|          |         shl_ln_fu_475         |    0    |    0    |    0    |
|bitconcatenate|         and_ln_fu_482         |    0    |    0    |    0    |
|          |       and_ln133_7_fu_489      |    0    |    0    |    0    |
|          |          or_ln_fu_506         |    0    |    0    |    0    |
|          |         or_ln5_fu_564         |    0    |    0    |    0    |
|          |       xor_ln147_8_fu_631      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln145_fu_236       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        bit_sel1_fu_240        |    0    |    0    |    0    |
| bitselect|          carry_fu_542         |    0    |    0    |    0    |
|          |         bit_sel_fu_615        |    0    |    0    |    0    |
|          |         tmp_124_fu_655        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           ah_fu_275           |    0    |    0    |    0    |
|          |           bh_fu_285           |    0    |    0    |    0    |
|          |         tmp_136_fu_331        |    0    |    0    |    0    |
|          |         tmp_138_fu_341        |    0    |    0    |    0    |
|partselect|         tmp_139_fu_351        |    0    |    0    |    0    |
|          |         tmp_140_fu_361        |    0    |    0    |    0    |
|          |         tmp_137_fu_396        |    0    |    0    |    0    |
|          |         tmp_141_fu_462        |    0    |    0    |    0    |
|          |          tmp_s_fu_554         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1441  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  PKB_addr_8_reg_718  |    6   |
|   PKB_addr_reg_713   |    6   |
|   add_ln105_reg_820  |   32   |
|   add_ln133_reg_830  |   64   |
|      ah_reg_733      |   32   |
|      al_reg_723      |   32   |
|      bh_reg_738      |   32   |
|      bl_reg_728      |   32   |
|    i_cast_reg_698    |    4   |
|  icmp_ln144_reg_709  |    1   |
|     j_16_reg_703     |    4   |
|       j_reg_691      |    4   |
|    tempReg_reg_835   |   64   |
|    tmp_136_reg_788   |   32   |
|    tmp_137_reg_809   |    2   |
|    tmp_138_reg_793   |   32   |
|    tmp_139_reg_799   |   32   |
|    tmp_140_reg_804   |   32   |
|    tmp_141_reg_825   |    2   |
|trunc_ln106_87_reg_772|   32   |
|trunc_ln106_88_reg_777|   32   |
|trunc_ln106_89_reg_782|   32   |
|  trunc_ln106_reg_767 |   32   |
|  trunc_ln125_reg_814 |   32   |
| u_65_out_load_reg_844|   64   |
|     v_80_reg_683     |   64   |
|       v_reg_849      |   64   |
| zext_ln105_63_reg_755|   64   |
|  zext_ln105_reg_743  |   64   |
|  zext_ln110_reg_749  |   64   |
|  zext_ln112_reg_761  |   64   |
+----------------------+--------+
|         Total        |  1053  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_132 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_150    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_150    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_154    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_154    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_158    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_162    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   524  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1053  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1713  |  1531  |
+-----------+--------+--------+--------+--------+
