# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../POC.srcs/sources_1/new/POC.v" \
"../../../../POC.srcs/sources_1/new/printer.v" \
"../../../../POC.srcs/sources_1/new/processor.v" \
"../../../../POC.srcs/sources_1/new/top.v" \
"../../../../POC.srcs/sim_1/new/POC_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
