-- VHDL for IBM SMS ALD page 16.30.02.1
-- Title: UNITS LATCHES-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/4/2020 10:23:10 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_30_02_1_UNITS_LATCHES_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_SET_UNITS_CTRL_LATCH:	 in STD_LOGIC;
		PS_RGEN_UNITS_DOT_BODY_CTRL:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_5:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_B_1:	 in STD_LOGIC;
		MS_UNITS_CTRL_LATCH:	 out STD_LOGIC;
		PS_UNITS_CTRL_LATCH:	 out STD_LOGIC;
		MS_UNITS_LATCH:	 out STD_LOGIC;
		PS_UNITS_LATCH:	 out STD_LOGIC;
		LAMP_15A1G08:	 out STD_LOGIC);
end ALD_16_30_02_1_UNITS_LATCHES_ACC;

architecture behavioral of ALD_16_30_02_1_UNITS_LATCHES_ACC is 

	signal OUT_5A_R: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_5B_D_Latch: STD_LOGIC;
	signal OUT_5C_H: STD_LOGIC;
	signal OUT_5C_H_Latch: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_4C_E_Latch: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_4D_A: STD_LOGIC;
	signal OUT_4D_A_Latch: STD_LOGIC;
	signal OUT_2F_A: STD_LOGIC;
	signal OUT_3G_NoPin: STD_LOGIC;
	signal OUT_3G_NoPin_Latch: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_3H_C_Latch: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_2H_G_Latch: STD_LOGIC;
	signal OUT_1H_A: STD_LOGIC;
	signal OUT_1H_A_Latch: STD_LOGIC;

begin

	OUT_5A_R <= NOT(PS_NEXT_TO_LAST_LOGIC_GATE AND PS_SET_UNITS_CTRL_LATCH );
	OUT_5B_D_Latch <= NOT(PS_NEXT_TO_LAST_LOGIC_GATE AND OUT_1H_A AND PS_RGEN_UNITS_DOT_BODY_CTRL );
	OUT_5C_H_Latch <= NOT(MS_LOGIC_GATE_D_1 AND MS_PROGRAM_RESET_5 AND OUT_4C_E );
	OUT_4C_E_Latch <= NOT(OUT_5A_R AND OUT_5B_D AND OUT_5C_H );
	OUT_3C_G <= NOT(OUT_4C_E );
	OUT_4D_A_Latch <= NOT OUT_5C_H;
	OUT_2F_A <= NOT OUT_1G_K;
	LAMP_15A1G08 <= OUT_2F_A;
	OUT_3G_NoPin_Latch <= NOT(OUT_4D_A AND PS_LOGIC_GATE_C_1 );
	OUT_1G_K <= NOT OUT_2H_G;
	OUT_3H_C_Latch <= NOT(MS_LOGIC_GATE_B_1 AND MS_PROGRAM_RESET_5 AND OUT_2H_G );
	OUT_2H_G_Latch <= NOT(OUT_3G_NoPin AND OUT_3H_C );

	SMS_AEK_1H: entity SMS_AEK
	    port map (
		IN1 => OUT_3H_C,	-- Pin F
		OUT1 => OUT_1H_A_Latch,
		IN2 => OPEN );


	MS_UNITS_CTRL_LATCH <= OUT_3C_G;
	PS_UNITS_CTRL_LATCH <= OUT_4D_A;
	MS_UNITS_LATCH <= OUT_1G_K;
	PS_UNITS_LATCH <= OUT_1H_A;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_D_Latch,
		Q => OUT_5B_D,
		QBar => OPEN );

	Latch_5C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5C_H_Latch,
		Q => OUT_5C_H,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_E_Latch,
		Q => OUT_4C_E,
		QBar => OPEN );

	Latch_4D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4D_A_Latch,
		Q => OUT_4D_A,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_NoPin_Latch,
		Q => OUT_3G_NoPin,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_C_Latch,
		Q => OUT_3H_C,
		QBar => OPEN );

	Latch_2H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2H_G_Latch,
		Q => OUT_2H_G,
		QBar => OPEN );

	Latch_1H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1H_A_Latch,
		Q => OUT_1H_A,
		QBar => OPEN );


end;
