

================================================================
== Vitis HLS Report for 'bgr2gray_16_0_1080_1920_1_2_2_s'
================================================================
* Date:           Wed Mar 20 05:12:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.742 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082241|  2082241|  20.822 ms|  20.822 ms|  2082241|  2082241|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64  |bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop  |     1926|     1926|  19.260 us|  19.260 us|  1926|  1926|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowloop  |  2082240|  2082240|      1928|          -|          -|  1080|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|      65|    110|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     118|    232|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64  |bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop  |        0|   3|  65|  110|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                        |                                                   |        0|   3|  65|  110|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln5576_fu_94_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln5576_fu_89_p2  |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  48|          33|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |i_fu_48                |   9|          2|   16|         32|
    |imgInput0_data_read    |   9|          2|    1|          2|
    |imgOutput0_data_write  |   9|          2|    1|          2|
    |p_src_cols_blk_n       |   9|          2|    1|          2|
    |p_src_rows_blk_n       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  74|         16|   22|         46|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   3|   0|    3|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |empty_46_reg_117                                                          |  16|   0|   16|          0|
    |empty_reg_112                                                             |  16|   0|   16|          0|
    |grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_48                                                                   |  16|   0|   16|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  53|   0|   53|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>|  return value|
|p_src_rows_dout                 |   in|   32|     ap_fifo|                            p_src_rows|       pointer|
|p_src_rows_num_data_valid       |   in|    3|     ap_fifo|                            p_src_rows|       pointer|
|p_src_rows_fifo_cap             |   in|    3|     ap_fifo|                            p_src_rows|       pointer|
|p_src_rows_empty_n              |   in|    1|     ap_fifo|                            p_src_rows|       pointer|
|p_src_rows_read                 |  out|    1|     ap_fifo|                            p_src_rows|       pointer|
|p_src_cols_dout                 |   in|   32|     ap_fifo|                            p_src_cols|       pointer|
|p_src_cols_num_data_valid       |   in|    3|     ap_fifo|                            p_src_cols|       pointer|
|p_src_cols_fifo_cap             |   in|    3|     ap_fifo|                            p_src_cols|       pointer|
|p_src_cols_empty_n              |   in|    1|     ap_fifo|                            p_src_cols|       pointer|
|p_src_cols_read                 |  out|    1|     ap_fifo|                            p_src_cols|       pointer|
|imgInput0_data_dout             |   in|   24|     ap_fifo|                        imgInput0_data|       pointer|
|imgInput0_data_num_data_valid   |   in|    3|     ap_fifo|                        imgInput0_data|       pointer|
|imgInput0_data_fifo_cap         |   in|    3|     ap_fifo|                        imgInput0_data|       pointer|
|imgInput0_data_empty_n          |   in|    1|     ap_fifo|                        imgInput0_data|       pointer|
|imgInput0_data_read             |  out|    1|     ap_fifo|                        imgInput0_data|       pointer|
|imgOutput0_data_din             |  out|    8|     ap_fifo|                       imgOutput0_data|       pointer|
|imgOutput0_data_num_data_valid  |   in|    3|     ap_fifo|                       imgOutput0_data|       pointer|
|imgOutput0_data_fifo_cap        |   in|    3|     ap_fifo|                       imgOutput0_data|       pointer|
|imgOutput0_data_full_n          |   in|    1|     ap_fifo|                       imgOutput0_data|       pointer|
|imgOutput0_data_write           |  out|    1|     ap_fifo|                       imgOutput0_data|       pointer|
+--------------------------------+-----+-----+------------+--------------------------------------+--------------+

