****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Thu May  9 13:39:28 2019
****************************************

Warning: There are 4 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock (rise edge)                   0.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/CLK (DFFX1_RVT)
                                                  0.00       0.00       0.00 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[42]/Q (DFFX1_RVT)
                                                  0.03       0.15       0.15 f
  fpu_mul/fpu_mul_frac_dp/m4stg_sh_cnt[4] (net)
                                 2     1.02 
  fpu_mul/fpu_mul_frac_dp/U144/A (NBUFFX2_RVT)
                                                  0.03       0.05       0.20 f
  fpu_mul/fpu_mul_frac_dp/U144/Y (NBUFFX2_RVT)
                                                  0.08       0.09       0.29 f
  fpu_mul/fpu_mul_frac_dp/n41 (net)
                                31    15.13 
  fpu_mul/fpu_mul_frac_dp/U229/A1 (AND2X1_RVT)
                                                  0.08      48.49      48.78 f
  fpu_mul/fpu_mul_frac_dp/U229/Y (AND2X1_RVT)     0.15       0.17      48.94 f
  fpu_mul/fpu_mul_frac_dp/n1002 (net)
                                32    16.86 
  fpu_mul/fpu_mul_frac_dp/U301/A3 (AO22X1_RVT)
                                                  0.15      56.63     105.57 f
  fpu_mul/fpu_mul_frac_dp/U301/Y (AO22X1_RVT)     0.04       0.10     105.67 f
  fpu_mul/fpu_mul_frac_dp/n108 (net)
                                 1     0.61 
  fpu_mul/fpu_mul_frac_dp/U302/A2 (OR2X1_RVT)     0.04       0.01     105.68 f
  fpu_mul/fpu_mul_frac_dp/U302/Y (OR2X1_RVT)      0.02       0.06     105.74 f
  fpu_mul/fpu_mul_frac_dp/n110 (net)
                                 2     0.96 
  fpu_mul/fpu_mul_frac_dp/U138/A3 (AO21X1_RVT)
                                                  0.02       0.05     105.79 f
  fpu_mul/fpu_mul_frac_dp/U138/Y (AO21X1_RVT)     0.03       0.05     105.84 f
  fpu_mul/fpu_mul_frac_dp/m4stg_shl_55 (net)
                                 2     1.00 
  fpu_mul/fpu_mul_frac_dp/U34/A1 (OA21X1_RVT)     0.03       0.05     105.89 f
  fpu_mul/fpu_mul_frac_dp/U34/Y (OA21X1_RVT)      0.10       0.13     106.02 f
  fpu_mul/fpu_mul_frac_dp/n1444 (net)
                                17     9.98 
  fpu_mul/fpu_mul_frac_dp/U88/A (INVX0_RVT)       0.10      10.94     116.97 f
  fpu_mul/fpu_mul_frac_dp/U88/Y (INVX0_RVT)       0.10       0.11     117.07 r
  fpu_mul/fpu_mul_frac_dp/n1446 (net)
                                11     5.45 
  fpu_mul/fpu_mul_frac_dp/U175/A (NBUFFX2_RVT)
                                                  0.10       2.70     119.77 r
  fpu_mul/fpu_mul_frac_dp/U175/Y (NBUFFX2_RVT)
                                                  0.04       0.08     119.85 r
  fpu_mul/fpu_mul_frac_dp/n68 (net)
                                10     4.78 
  fpu_mul/fpu_mul_frac_dp/U1874/A1 (NAND2X0_RVT)
                                                  0.04       2.02     121.87 r
  fpu_mul/fpu_mul_frac_dp/U1874/Y (NAND2X0_RVT)
                                                  0.04       0.04     121.91 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/N33 (net)
                                 1     0.50 
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/D (DFFX1_RVT)
                                                  0.04       0.01     121.92 f
  data arrival time                                                   121.92

  clock ideal_clock (rise edge)                   0.00     123.00     123.00
  clock network delay (ideal)                                0.00     123.00
  clock reconvergence pessimism                              0.00     123.00
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[30]/CLK (DFFX1_RVT)
                                                                      123.00 r
  library setup time                                        -0.06     122.94
  data required time                                                  122.94
  -----------------------------------------------------------------------------
  data required time                                                  122.94
  data arrival time                                                  -121.92
  -----------------------------------------------------------------------------
  slack (MET)                                                           1.02


1
