{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"250,10",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port MDIO_0 -pg 1 -lvl 8 -x 2480 -y 760 -defaultsOSRD
preplace port RMII_PHY_M_0 -pg 1 -lvl 8 -x 2480 -y 670 -defaultsOSRD
preplace port DDR2_0 -pg 1 -lvl 8 -x 2480 -y 110 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x -110 -y 630 -defaultsOSRD
preplace port UART_TX -pg 1 -lvl 8 -x 2480 -y 300 -defaultsOSRD
preplace port UART_RX -pg 1 -lvl 8 -x 2480 -y 320 -defaultsOSRD
preplace port resetn -pg 1 -lvl 0 -x -110 -y 610 -defaultsOSRD
preplace port RMII_PHY_M_0_phy_rst_n -pg 1 -lvl 8 -x 2480 -y 590 -defaultsOSRD
preplace port RMII_PHY_M_0_clk -pg 1 -lvl 8 -x 2480 -y 740 -defaultsOSRD
preplace port init_calib_complete_0 -pg 1 -lvl 8 -x 2480 -y 190 -defaultsOSRD
preplace port mmcm_locked_0 -pg 1 -lvl 8 -x 2480 -y 170 -defaultsOSRD
preplace inst apb_uart_wrapper_0 -pg 1 -lvl 7 -x 2290 -y 320 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 1930 -y 850 -defaultsOSRD
preplace inst axi_clock_converter_3 -pg 1 -lvl 3 -x 960 -y 230 -defaultsOSRD
preplace inst axi_crossbar_0 -pg 1 -lvl 5 -x 1590 -y 270 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -x 1930 -y 680 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -x 2290 -y 500 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 6 -x 1930 -y 300 -defaultsOSRD
preplace inst axi_protocol_convert_1 -pg 1 -lvl 4 -x 1290 -y 250 -defaultsOSRD
preplace inst axi_protocol_convert_2 -pg 1 -lvl 6 -x 1930 -y 490 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 7 -x 2290 -y 850 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 270 -y 620 -defaultsOSRD
preplace inst confreg_0 -pg 1 -lvl 6 -x 1930 -y 160 -defaultsOSRD
preplace inst mycpu_wrapper_0 -pg 1 -lvl 2 -x 590 -y 480 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 590 -y 280 -defaultsOSRD
preplace inst mii_to_rmii_0 -pg 1 -lvl 7 -x 2290 -y 670 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2290 -y 150 -defaultsOSRD
preplace netloc clk_1 1 0 1 NJ 630
preplace netloc Net1 1 7 1 NJ 300
preplace netloc Net2 1 7 1 NJ 320
preplace netloc apb_uart_wrapper_0_UART_int 1 1 7 400 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2460
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 6 1 2140 530n
preplace netloc axi_intc_0_irq 1 1 7 410 30 NJ 30 NJ 30 NJ 30 NJ 30 NJ 30 2440
preplace netloc mig_7series_0_ui_clk 1 2 6 790 130 1130 150 1450 150 1770 50 2110 40 2430
preplace netloc util_vector_logic_0_Res 1 2 5 760 120 1140 160 1440 160 1740 380 2120
preplace netloc clk_wiz_0_locked 1 1 6 390 220 770 40 NJ 40 NJ 40 NJ 40 2090
preplace netloc clk_wiz_0_cpu_clk 1 1 2 380 210 NJ
preplace netloc resetn_1 1 0 1 NJ 610
preplace netloc axi_ethernetlite_0_phy_rst_n 1 6 2 2080J 400 2460J
preplace netloc clk_wiz_0_mac_clk 1 1 7 NJ 650 NJ 650 NJ 650 NJ 650 1780J 590 2130 410 2450J
preplace netloc clk_wiz_0_mig_clk 1 1 6 370 60 NJ 60 NJ 60 NJ 60 NJ 60 2140J
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 7 420 70 NJ 70 NJ 70 NJ 70 NJ 70 2130J 50 2420
preplace netloc mig_7series_0_init_calib_complete 1 7 1 NJ 190
preplace netloc mig_7series_0_mmcm_locked 1 7 1 NJ 170
preplace netloc axi_clock_converter_3_M_AXI 1 3 1 N 230
preplace netloc axi_protocol_convert_2_M_AXI 1 6 1 2100 470n
preplace netloc mycpu_wrapper_0_MAXI 1 2 1 780 190n
preplace netloc axi_ethernetlite_0_MDIO 1 6 2 2150J 590 2430J
preplace netloc axi_crossbar_0_M05_AXI 1 5 1 1730 320n
preplace netloc axi_crossbar_0_M04_AXI 1 5 1 1760 300n
preplace netloc axi_crossbar_0_M03_AXI 1 5 1 N 280
preplace netloc axi_crossbar_0_M02_AXI 1 5 1 1760 140n
preplace netloc axi_crossbar_0_M01_AXI 1 5 1 1750 240n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ 850
preplace netloc axi_protocol_convert_1_M_AXI 1 4 1 N 250
preplace netloc axi_protocol_convert_0_M_AXI 1 6 1 N 300
preplace netloc axi_ethernetlite_0_MII 1 6 1 N 650
preplace netloc mii_to_rmii_0_RMII_PHY_M 1 7 1 NJ 670
preplace netloc axi_crossbar_0_M00_AXI 1 5 2 1730J 80 2130
preplace netloc mig_7series_0_DDR2 1 7 1 NJ 110
levelinfo -pg 1 -110 270 590 960 1290 1590 1930 2290 2480
pagesize -pg 1 -db -bbox -sgen -210 -150 2710 1630
"
}
{
   "da_board_cnt":"3"
}
