Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 21 15:41:39 2024
| Host         : BOOK-02L4QTD6JO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FP_timing_summary_routed.rpt -pb FP_timing_summary_routed.pb -rpx FP_timing_summary_routed.rpx -warn_on_violation
| Design       : FP
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (19)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.367ns  (logic 8.986ns (23.420%)  route 29.382ns (76.580%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 r  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 r  seg[6]_i_2/O
                         net (fo=7, routed)           1.104    38.243    sel0[1]
    SLICE_X2Y59          LUT6 (Prop_lut6_I5_O)        0.124    38.367 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000    38.367    seg[0]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.227ns  (logic 8.986ns (23.507%)  route 29.241ns (76.493%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 r  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 r  seg[6]_i_2/O
                         net (fo=7, routed)           0.963    38.103    sel0[1]
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.124    38.227 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000    38.227    seg[4]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.225ns  (logic 8.986ns (23.508%)  route 29.239ns (76.492%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 r  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 r  seg[6]_i_2/O
                         net (fo=7, routed)           0.961    38.101    sel0[1]
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    38.225 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000    38.225    seg[5]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.173ns  (logic 8.986ns (23.540%)  route 29.187ns (76.460%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 f  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 f  seg[6]_i_2/O
                         net (fo=7, routed)           0.909    38.049    sel0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124    38.173 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000    38.173    seg[2]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.984ns  (logic 8.750ns (23.036%)  route 29.234ns (76.964%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.365    35.695    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.124    35.819 r  seg[6]_i_21/O
                         net (fo=1, routed)           0.779    36.599    seg[6]_i_21_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    36.723 r  seg[6]_i_4/O
                         net (fo=7, routed)           1.137    37.860    seg[6]_i_4_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I2_O)        0.124    37.984 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000    37.984    seg[3]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.895ns  (logic 8.986ns (23.713%)  route 28.909ns (76.287%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 f  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 f  seg[6]_i_2/O
                         net (fo=7, routed)           0.631    37.771    sel0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124    37.895 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000    37.895    seg[6]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input1[5]
                            (input port)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.889ns  (logic 8.986ns (23.716%)  route 28.903ns (76.284%))
  Logic Levels:           32  (CARRY4=12 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J6                                                0.000     0.000 r  input1[5] (IN)
                         net (fo=0)                   0.000     0.000    input1[5]
    J6                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  input1_IBUF[5]_inst/O
                         net (fo=25, routed)          5.857     6.860    input1_IBUF[5]
    SLICE_X3Y72          LUT2 (Prop_lut2_I0_O)        0.124     6.984 r  seg[6]_i_439/O
                         net (fo=1, routed)           0.000     6.984    seg[6]_i_439_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.534 r  seg_reg[6]_i_252/CO[3]
                         net (fo=1, routed)           0.000     7.534    seg_reg[6]_i_252_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.805 f  seg_reg[6]_i_146/CO[0]
                         net (fo=46, routed)          2.771    10.576    seg_reg[6]_i_146_n_3
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.373    10.949 r  seg[6]_i_59/O
                         net (fo=163, routed)         3.501    14.451    seg[6]_i_59_n_0
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.575 r  seg[6]_i_246/O
                         net (fo=54, routed)          2.064    16.638    seg[6]_i_246_n_0
    SLICE_X13Y59         LUT3 (Prop_lut3_I1_O)        0.150    16.788 r  seg[6]_i_730/O
                         net (fo=3, routed)           0.464    17.252    seg[6]_i_730_n_0
    SLICE_X13Y59         LUT5 (Prop_lut5_I1_O)        0.326    17.578 r  seg[6]_i_536/O
                         net (fo=2, routed)           0.712    18.290    seg[6]_i_536_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124    18.414 r  seg[6]_i_540/O
                         net (fo=1, routed)           0.000    18.414    seg[6]_i_540_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.947 r  seg_reg[6]_i_325/CO[3]
                         net (fo=1, routed)           0.000    18.947    seg_reg[6]_i_325_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.064 r  seg_reg[6]_i_156/CO[3]
                         net (fo=1, routed)           0.000    19.064    seg_reg[6]_i_156_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.181 r  seg_reg[6]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.181    seg_reg[6]_i_62_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.298 r  seg_reg[6]_i_165/CO[3]
                         net (fo=1, routed)           0.000    19.298    seg_reg[6]_i_165_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.455 r  seg_reg[6]_i_391/CO[1]
                         net (fo=33, routed)          1.030    20.485    seg_reg[6]_i_391_n_2
    SLICE_X12Y69         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.838    21.323 r  seg_reg[6]_i_408/O[1]
                         net (fo=14, routed)          1.058    22.381    seg_reg[6]_i_408_n_6
    SLICE_X13Y67         LUT4 (Prop_lut4_I1_O)        0.306    22.687 r  seg[6]_i_805/O
                         net (fo=1, routed)           0.000    22.687    seg[6]_i_805_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    22.914 r  seg_reg[6]_i_622/O[1]
                         net (fo=2, routed)           0.978    23.892    seg_reg[6]_i_622_n_6
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.303    24.195 r  seg[6]_i_403/O
                         net (fo=2, routed)           1.021    25.215    seg[6]_i_403_n_0
    SLICE_X12Y67         LUT4 (Prop_lut4_I3_O)        0.124    25.339 r  seg[6]_i_407/O
                         net (fo=1, routed)           0.000    25.339    seg[6]_i_407_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    25.766 r  seg_reg[6]_i_215/O[1]
                         net (fo=3, routed)           0.691    26.458    seg_reg[6]_i_215_n_6
    SLICE_X11Y67         LUT6 (Prop_lut6_I0_O)        0.306    26.764 r  seg[6]_i_413/O
                         net (fo=1, routed)           0.640    27.404    seg[6]_i_413_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.924 r  seg_reg[6]_i_219/CO[3]
                         net (fo=1, routed)           0.000    27.924    seg_reg[6]_i_219_n_0
    SLICE_X10Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.178 r  seg_reg[6]_i_94/CO[0]
                         net (fo=13, routed)          0.983    29.161    seg_reg[6]_i_94_n_3
    SLICE_X13Y69         LUT3 (Prop_lut3_I2_O)        0.367    29.528 r  seg[6]_i_63/O
                         net (fo=7, routed)           1.558    31.086    seg[6]_i_63_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I4_O)        0.124    31.210 r  seg[6]_i_610/O
                         net (fo=2, routed)           0.445    31.655    seg[6]_i_610_n_0
    SLICE_X15Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.779 r  seg[6]_i_396/O
                         net (fo=1, routed)           0.633    32.413    seg[6]_i_396_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    32.537 r  seg[6]_i_211/O
                         net (fo=1, routed)           0.670    33.207    seg[6]_i_211_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I2_O)        0.124    33.331 r  seg[6]_i_90/O
                         net (fo=3, routed)           0.875    34.206    seg[6]_i_90_n_0
    SLICE_X15Y68         LUT6 (Prop_lut6_I2_O)        0.124    34.330 r  seg[6]_i_34/O
                         net (fo=2, routed)           1.367    35.697    seg[6]_i_34_n_0
    SLICE_X11Y60         LUT5 (Prop_lut5_I0_O)        0.152    35.849 r  seg[6]_i_7/O
                         net (fo=1, routed)           0.958    36.807    seg[6]_i_7_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I0_O)        0.332    37.139 r  seg[6]_i_2/O
                         net (fo=7, routed)           0.625    37.765    sel0[1]
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124    37.889 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000    37.889    seg[1]_i_1_n_0
    SLICE_X2Y58          FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 4.113ns (66.246%)  route 2.096ns (33.754%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  seg_reg[0]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seg_reg[0]/Q
                         net (fo=1, routed)           2.096     2.614    seg_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.595     6.209 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.209    seg[0]
    V18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.019ns  (logic 4.107ns (68.239%)  route 1.912ns (31.761%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seg_reg[5]/Q
                         net (fo=1, routed)           1.912     2.430    seg_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.589     6.019 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.019    seg[5]
    V17                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 4.108ns (68.273%)  route 1.909ns (31.727%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  seg_reg[4]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.909     2.427    seg_OBUF[4]
    W17                  OBUF (Prop_obuf_I_O)         3.590     6.018 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.018    seg[4]
    W17                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  digit_index_reg[0]/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_index_reg[0]/Q
                         net (fo=19, routed)          0.128     0.292    digit_index_reg_n_0_[0]
    SLICE_X11Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.337 r  digit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.337    digit_index[1]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  digit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDRE                         0.000     0.000 r  digit_index_reg[0]/C
    SLICE_X10Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_index_reg[0]/Q
                         net (fo=19, routed)          0.128     0.292    digit_index_reg_n_0_[0]
    SLICE_X11Y58         LUT4 (Prop_lut4_I0_O)        0.048     0.340 r  digit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    digit_index[2]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  digit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  count_reg[20]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[20]/Q
                         net (fo=2, routed)           0.118     0.259    count[20]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    p_1_in[20]
    SLICE_X1Y57          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE                         0.000     0.000 r  count_reg[24]/C
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[24]/Q
                         net (fo=2, routed)           0.118     0.259    count[24]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  count_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.367    p_1_in[24]
    SLICE_X1Y58          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[16]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[16]/Q
                         net (fo=2, routed)           0.119     0.260    count[16]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    p_1_in[16]
    SLICE_X1Y56          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[12]/Q
                         net (fo=2, routed)           0.120     0.261    count[12]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_1_in[12]
    SLICE_X1Y55          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=2, routed)           0.120     0.261    count[8]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_1_in[8]
    SLICE_X1Y54          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    count[4]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    p_1_in[4]
    SLICE_X1Y53          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE                         0.000     0.000 r  count_reg[13]/C
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[13]/Q
                         net (fo=2, routed)           0.114     0.255    count[13]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    p_1_in[13]
    SLICE_X1Y56          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[5]/Q
                         net (fo=2, routed)           0.115     0.256    count[5]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    p_1_in[5]
    SLICE_X1Y54          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------





