$date
	Tue Dec 23 12:39:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_encoder_core $end
$var wire 32 ! position [31:0] $end
$var wire 1 " direction $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % enc_a $end
$var reg 1 & enc_b $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % enc_a $end
$var wire 1 & enc_b $end
$var wire 1 ' reset $end
$var reg 2 ( ab_curr [1:0] $end
$var reg 2 ) ab_prev [1:0] $end
$var reg 1 " direction $end
$var reg 32 * position [31:0] $end
$var reg 2 + step [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
bx )
bx (
1'
0&
0%
0$
0#
x"
bx !
$end
#5000
b0 +
b0 (
b0 )
0"
b0 !
b0 *
1#
#10000
0#
#15000
1#
#20000
0#
1$
0'
#25000
1#
#30000
0#
1&
#35000
b1 +
b1 (
1#
#40000
0#
1%
#45000
b1 +
b11 (
b1 )
1"
b1 !
b1 *
1#
#50000
0#
0&
#55000
b1 +
b10 !
b10 *
b10 (
b11 )
1#
#60000
0#
0%
#65000
b1 +
b0 (
b10 )
b11 !
b11 *
1#
#70000
0#
#75000
b0 +
b100 !
b100 *
b0 )
1#
#80000
0#
