{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575936386030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575936386031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 21:06:25 2019 " "Processing started: Mon Dec 09 21:06:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575936386031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575936386031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conta10s -c conta10s " "Command: quartus_map --read_settings_files=on --write_settings_files=off conta10s -c conta10s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575936386031 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575936386873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta decada/conta_decada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta decada/conta_decada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_decada-arquitetura " "Found design unit 1: conta_decada-arquitetura" {  } { { "Conta Decada/conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Conta Decada/conta_decada.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387748 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_decada " "Found entity 1: conta_decada" {  } { { "Conta Decada/conta_decada.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Conta Decada/conta_decada.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575936387748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/faculdade/circuitos lógicos/fpga/projeto0912.2/conta_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/faculdade/circuitos lógicos/fpga/projeto0912.2/conta_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_updown-arquitetura " "Found design unit 1: conta_updown-arquitetura" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387753 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_updown " "Found entity 1: conta_updown" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575936387753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Clock/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387758 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Clock/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575936387758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor display/displaycvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vetor display/displaycvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaycvector-dataflow " "Found design unit 1: displaycvector-dataflow" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Vetor Display/displaycvector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387765 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaycvector " "Found entity 1: displaycvector" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Vetor Display/displaycvector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575936387765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta10s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta10s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta10s-arquitetura " "Found design unit 1: conta10s-arquitetura" {  } { { "conta10s.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/conta10s.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387771 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta10s " "Found entity 1: conta10s" {  } { { "conta10s.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/conta10s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575936387771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575936387771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conta10s " "Elaborating entity \"conta10s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575936387844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:talita " "Elaborating entity \"clock\" for hierarchy \"clock:talita\"" {  } { { "conta10s.vhd" "talita" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/conta10s.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575936387851 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575936387853 "|conta10s|clock:talita"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575936387853 "|conta10s|clock:talita"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_updown conta_updown:feliperenato " "Elaborating entity \"conta_updown\" for hierarchy \"conta_updown:feliperenato\"" {  } { { "conta10s.vhd" "feliperenato" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/conta10s.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575936387857 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q conta_updown.vhd(16) " "VHDL Process Statement warning at conta_updown.vhd(16): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575936388007 "|conta10s|conta_updown:feliperenato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] conta_updown.vhd(16) " "Inferred latch for \"q\[0\]\" at conta_updown.vhd(16)" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575936388008 "|conta10s|conta_updown:feliperenato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] conta_updown.vhd(16) " "Inferred latch for \"q\[1\]\" at conta_updown.vhd(16)" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575936388008 "|conta10s|conta_updown:feliperenato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] conta_updown.vhd(16) " "Inferred latch for \"q\[2\]\" at conta_updown.vhd(16)" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575936388008 "|conta10s|conta_updown:feliperenato"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] conta_updown.vhd(16) " "Inferred latch for \"q\[3\]\" at conta_updown.vhd(16)" {  } { { "../Projeto0912.2/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0912.2/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575936388008 "|conta10s|conta_updown:feliperenato"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaycvector displaycvector:caleb " "Elaborating entity \"displaycvector\" for hierarchy \"displaycvector:caleb\"" {  } { { "conta10s.vhd" "caleb" { Text "C:/Users/nicol/Documents/faculdade/Circuitos Lógicos/FPGA/Projeto0312.1/conta10s.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575936388011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575936388554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575936388960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575936388960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575936389030 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575936389030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575936389030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575936389030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575936389066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 21:06:29 2019 " "Processing ended: Mon Dec 09 21:06:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575936389066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575936389066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575936389066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575936389066 ""}
