# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT4/RAT4.srcs/sources_1/new/ALU.vhd" \
"../../../../RAT_MCU.srcs/sources_1/new/ALU_MUX.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/C.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../RAT_MCU.srcs/sources_1/new/MCU.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/REG_FILE.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/Scratch_RAM.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/Z.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/pc_mux.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/programCounter.vhd" \
"../../../../RAT_MCU.srcs/sources_1/imports/Desktop/SP/SP.srcs/sources_1/new/stack_pointer.vhd" \
"../../../../RAT_MCU.srcs/sim_1/new/MCU_sim.vhd" \

# Do not sort compile order
nosort
