// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "07/10/2018 01:21:59"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module genius (
	led0,
	button_0,
	clk,
	rst,
	button_1,
	button_2,
	button_3,
	dif,
	seed,
	led1,
	led2,
	led3,
	score);
output 	led0;
input 	button_0;
input 	clk;
input 	rst;
input 	button_1;
input 	button_2;
input 	button_3;
input 	[1:0] dif;
input 	[6:0] seed;
output 	led1;
output 	led2;
output 	led3;
output 	[4:0] score;

// Design Ports Information
// led0	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// score[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// score[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// score[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// score[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// score[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_0	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_1	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_2	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button_3	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dif[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dif[1]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seed[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \button_0~input_o ;
wire \button_1~input_o ;
wire \button_2~input_o ;
wire \button_3~input_o ;
wire \led0~output_o ;
wire \led1~output_o ;
wire \led2~output_o ;
wire \led3~output_o ;
wire \score[4]~output_o ;
wire \score[3]~output_o ;
wire \score[2]~output_o ;
wire \score[1]~output_o ;
wire \score[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst|Add1~0_combout ;
wire \inst|state.init~feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst|state.init~q ;
wire \inst|Add1~10_combout ;
wire \inst|Add1~5 ;
wire \inst|Add1~6_combout ;
wire \inst|count[3]~1_combout ;
wire \inst|Selector9~0_combout ;
wire \dif[0]~input_o ;
wire \inst|state.init~clkctrl_outclk ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Add1~11_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~2_combout ;
wire \inst|Add1~12_combout ;
wire \inst|Add1~13_combout ;
wire \inst|Add1~3 ;
wire \inst|Add1~4_combout ;
wire \inst|Add1~14_combout ;
wire \inst|Add1~15_combout ;
wire \inst|Add1~7 ;
wire \inst|Add1~8_combout ;
wire \inst|count[4]~0_combout ;
wire \inst|Selector8~0_combout ;
wire \dif[1]~input_o ;
wire \inst9|Mux0~0_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|state.gen0~q ;
wire \inst|state.gen1~q ;
wire \inst|state.gen2~q ;
wire \inst|state.game_over~0_combout ;
wire \inst|state.game_over~q ;
wire \inst|Selector13~0_combout ;
wire \inst|WideOr5~0_combout ;
wire \inst|WideOr5~0clkctrl_outclk ;
wire \seed[5]~input_o ;
wire \inst|r_l_sync_reset~combout ;
wire \seed[6]~input_o ;
wire \seed[3]~input_o ;
wire \seed[4]~input_o ;
wire \inst2|r_lfsr~0_combout ;
wire \inst2|r_lfsr[5]~feeder_combout ;
wire \inst|state~13_combout ;
wire \inst|r_l_en~combout ;
wire \inst2|r_lfsr[5]~1_combout ;
wire \inst2|r_lfsr~7_combout ;
wire \seed[2]~input_o ;
wire \inst2|r_lfsr~6_combout ;
wire \seed[1]~input_o ;
wire \inst2|r_lfsr~5_combout ;
wire \seed[0]~input_o ;
wire \inst2|r_lfsr~3_combout ;
wire \inst2|r_lfsr[1]~feeder_combout ;
wire \inst2|r_lfsr~4_combout ;
wire \inst2|r_lfsr~2_combout ;
wire \inst1|ram~204_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|r_s_we~1_combout ;
wire \inst|r_s_we~0_combout ;
wire \inst|r_s_we~combout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector2~0_combout ;
wire \inst1|ram~135_combout ;
wire \inst1|ram~136_combout ;
wire \inst1|ram~65_q ;
wire \inst1|ram~201_combout ;
wire \inst1|ram~131_combout ;
wire \inst1|ram~132_combout ;
wire \inst1|ram~57_q ;
wire \inst1|ram~203_combout ;
wire \inst1|ram~133_combout ;
wire \inst1|ram~134_combout ;
wire \inst1|ram~41_q ;
wire \inst1|ram~202_combout ;
wire \inst1|ram~129_combout ;
wire \inst1|ram~130_combout ;
wire \inst1|ram~49_q ;
wire \inst1|ram~97_combout ;
wire \inst1|ram~98_combout ;
wire \inst1|ram~198_combout ;
wire \inst1|ram~113_combout ;
wire \inst1|ram~114_combout ;
wire \inst1|ram~53_q ;
wire \inst1|ram~199_combout ;
wire \inst1|ram~117_combout ;
wire \inst1|ram~118_combout ;
wire \inst1|ram~45_q ;
wire \inst1|ram~95_combout ;
wire \inst1|ram~197_combout ;
wire \inst1|ram~115_combout ;
wire \inst1|ram~116_combout ;
wire \inst1|ram~61_q ;
wire \inst1|ram~200_combout ;
wire \inst1|ram~119_combout ;
wire \inst1|ram~120_combout ;
wire \inst1|ram~69_q ;
wire \inst1|ram~96_combout ;
wire \inst1|ram~99_combout ;
wire \inst1|ram~205_combout ;
wire \inst1|ram~139_combout ;
wire \inst1|ram~140_combout ;
wire \inst1|ram~55_q ;
wire \inst1|ram~208_combout ;
wire \inst1|ram~143_combout ;
wire \inst1|ram~144_combout ;
wire \inst1|ram~71_q ;
wire \inst1|ram~207_combout ;
wire \inst1|ram~141_combout ;
wire \inst1|ram~142_combout ;
wire \inst1|ram~47_q ;
wire \inst1|ram~206_combout ;
wire \inst1|ram~137_combout ;
wire \inst1|ram~138_combout ;
wire \inst1|ram~63_q ;
wire \inst1|ram~100_combout ;
wire \inst1|ram~101_combout ;
wire \inst1|ram~196_combout ;
wire \inst1|ram~127_combout ;
wire \inst1|ram~128_combout ;
wire \inst1|ram~67_q ;
wire \inst1|ram~193_combout ;
wire \inst1|ram~123_combout ;
wire \inst1|ram~124_combout ;
wire \inst1|ram~51_q ;
wire \inst1|ram~195_combout ;
wire \inst1|ram~125_combout ;
wire \inst1|ram~126_combout ;
wire \inst1|ram~43_q ;
wire \inst1|ram~194_combout ;
wire \inst1|ram~121_combout ;
wire \inst1|ram~122_combout ;
wire \inst1|ram~59_q ;
wire \inst1|ram~93_combout ;
wire \inst1|ram~94_combout ;
wire \inst1|ram~102_combout ;
wire \inst1|ram~224_combout ;
wire \inst1|ram~160_combout ;
wire \inst1|ram~39_q ;
wire \inst1|ram~221_combout ;
wire \inst1|ram~158_combout ;
wire \inst1|ram~37_q ;
wire \inst1|ram~222_combout ;
wire \inst1|ram~157_combout ;
wire \inst1|ram~35_q ;
wire \inst1|ram~223_combout ;
wire \inst1|ram~159_combout ;
wire \inst1|ram~33_q ;
wire \inst1|ram~110_combout ;
wire \inst1|ram~111_combout ;
wire \inst1|ram~209_combout ;
wire \inst1|ram~150_combout ;
wire \inst1|ram~21_q ;
wire \inst1|ram~210_combout ;
wire \inst1|ram~149_combout ;
wire \inst1|ram~19_q ;
wire \inst1|ram~211_combout ;
wire \inst1|ram~151_combout ;
wire \inst1|ram~17_q ;
wire \inst1|ram~103_combout ;
wire \inst1|ram~212_combout ;
wire \inst1|ram~152_combout ;
wire \inst1|ram~23_q ;
wire \inst1|ram~104_combout ;
wire \inst1|ram~214_combout ;
wire \inst1|ram~145_combout ;
wire \inst1|ram~29_q ;
wire \inst1|ram~215_combout ;
wire \inst1|ram~147_combout ;
wire \inst1|ram~25_q ;
wire \inst1|ram~105_combout ;
wire \inst1|ram~213_combout ;
wire \inst1|ram~146_combout ;
wire \inst1|ram~27_q ;
wire \inst1|ram~216_combout ;
wire \inst1|ram~148_combout ;
wire \inst1|ram~31_q ;
wire \inst1|ram~106_combout ;
wire \inst1|ram~219_combout ;
wire \inst1|ram~155_combout ;
wire \inst1|ram~9_q ;
wire \inst1|ram~218_combout ;
wire \inst1|ram~153_combout ;
wire \inst1|ram~13_q ;
wire \inst1|ram~107_combout ;
wire \inst1|ram~217_combout ;
wire \inst1|ram~154_combout ;
wire \inst1|ram~11_q ;
wire \inst1|ram~220_combout ;
wire \inst1|ram~156_combout ;
wire \inst1|ram~15_q ;
wire \inst1|ram~108_combout ;
wire \inst1|ram~109_combout ;
wire \inst1|ram~112_combout ;
wire \inst1|ram~171_combout ;
wire \inst1|ram~40_q ;
wire \inst1|ram~170_combout ;
wire \inst1|ram~56_q ;
wire \inst1|ram~76_combout ;
wire \inst1|ram~169_combout ;
wire \inst1|ram~48_q ;
wire \inst1|ram~172_combout ;
wire \inst1|ram~64_q ;
wire \inst1|ram~77_combout ;
wire \inst1|ram~168_combout ;
wire \inst1|ram~66_q ;
wire \inst1|ram~167_combout ;
wire \inst1|ram~42_q ;
wire \inst1|ram~166_combout ;
wire \inst1|ram~50_q ;
wire \inst1|ram~74_combout ;
wire \inst1|ram~165_combout ;
wire \inst1|ram~58_q ;
wire \inst1|ram~75_combout ;
wire \inst1|ram~78_combout ;
wire \inst1|ram~164_combout ;
wire \inst1|ram~68_q ;
wire \inst1|ram~161_combout ;
wire \inst1|ram~52_q ;
wire \inst1|ram~162_combout ;
wire \inst1|ram~60_q ;
wire \inst1|ram~163_combout ;
wire \inst1|ram~44_q ;
wire \inst1|ram~72_combout ;
wire \inst1|ram~73_combout ;
wire \inst1|ram~176_combout ;
wire \inst1|ram~70_q ;
wire \inst1|ram~174_combout ;
wire \inst1|ram~54_q ;
wire \inst1|ram~175_combout ;
wire \inst1|ram~46_q ;
wire \inst1|ram~79_combout ;
wire \inst1|ram~173_combout ;
wire \inst1|ram~62_q ;
wire \inst1|ram~80_combout ;
wire \inst1|ram~81_combout ;
wire \inst1|ram~189_combout ;
wire \inst1|ram~34_q ;
wire \inst1|ram~191_combout ;
wire \inst1|ram~32_q ;
wire \inst1|ram~190_combout ;
wire \inst1|ram~36_q ;
wire \inst1|ram~89_combout ;
wire \inst1|ram~192_combout ;
wire \inst1|ram~38_q ;
wire \inst1|ram~90_combout ;
wire \inst1|ram~177_combout ;
wire \inst1|ram~28_q ;
wire \inst1|ram~180_combout ;
wire \inst1|ram~30_q ;
wire \inst1|ram~178_combout ;
wire \inst1|ram~26_q ;
wire \inst1|ram~179_combout ;
wire \inst1|ram~24_q ;
wire \inst1|ram~82_combout ;
wire \inst1|ram~83_combout ;
wire \inst1|ram~188_combout ;
wire \inst1|ram~14_q ;
wire \inst1|ram~186_combout ;
wire \inst1|ram~10_q ;
wire \inst1|ram~187_combout ;
wire \inst1|ram~8_q ;
wire \inst1|ram~86_combout ;
wire \inst1|ram~185_combout ;
wire \inst1|ram~12_q ;
wire \inst1|ram~87_combout ;
wire \inst1|ram~181_combout ;
wire \inst1|ram~18_q ;
wire \inst1|ram~183_combout ;
wire \inst1|ram~16_q ;
wire \inst1|ram~182_combout ;
wire \inst1|ram~20_q ;
wire \inst1|ram~84_combout ;
wire \inst1|ram~184_combout ;
wire \inst1|ram~22_q ;
wire \inst1|ram~85_combout ;
wire \inst1|ram~88_combout ;
wire \inst1|ram~91_combout ;
wire \inst1|ram~92_combout ;
wire \inst8|Mux0~0_combout ;
wire \inst8|Mux1~0_combout ;
wire \inst8|Mux2~0_combout ;
wire \inst8|Mux3~0_combout ;
wire [4:0] \inst|r_s_addr ;
wire [4:0] \inst|dif ;
wire [4:0] \inst|count ;
wire [7:1] \inst2|r_lfsr ;
wire [4:0] \inst1|addr_reg ;


// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \led0~output (
	.i(!\inst8|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led0~output_o ),
	.obar());
// synopsys translate_off
defparam \led0~output .bus_hold = "false";
defparam \led0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \led1~output (
	.i(\inst8|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led1~output_o ),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \led2~output (
	.i(\inst8|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneiii_io_obuf \led3~output (
	.i(\inst8|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led3~output_o ),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \score[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\score[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \score[4]~output .bus_hold = "false";
defparam \score[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiii_io_obuf \score[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\score[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \score[3]~output .bus_hold = "false";
defparam \score[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneiii_io_obuf \score[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\score[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \score[2]~output .bus_hold = "false";
defparam \score[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneiii_io_obuf \score[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\score[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \score[1]~output .bus_hold = "false";
defparam \score[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \score[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\score[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \score[0]~output .bus_hold = "false";
defparam \score[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiii_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = \inst|count [0] $ (VCC)
// \inst|Add1~1  = CARRY(\inst|count [0])

	.dataa(gnd),
	.datab(\inst|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiii_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state.init~feeder .lut_mask = 16'hFFFF;
defparam \inst|state.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \inst|state.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiii_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|state.init~q  & (\inst|count [0] & !\inst|state.gen2~q ))

	.dataa(gnd),
	.datab(\inst|state.init~q ),
	.datac(\inst|count [0]),
	.datad(\inst|state.gen2~q ),
	.cin(gnd),
	.combout(\inst|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h00C0;
defparam \inst|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneiii_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = (\inst|count [2] & (\inst|Add1~3  $ (GND))) # (!\inst|count [2] & (!\inst|Add1~3  & VCC))
// \inst|Add1~5  = CARRY((\inst|count [2] & !\inst|Add1~3 ))

	.dataa(gnd),
	.datab(\inst|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'hC30C;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiii_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|count [3] & (!\inst|Add1~5 )) # (!\inst|count [3] & ((\inst|Add1~5 ) # (GND)))
// \inst|Add1~7  = CARRY((!\inst|Add1~5 ) # (!\inst|count [3]))

	.dataa(gnd),
	.datab(\inst|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneiii_lcell_comb \inst|count[3]~1 (
// Equation(s):
// \inst|count[3]~1_combout  = (\inst|Equal0~2_combout  & ((\inst|count [3]))) # (!\inst|Equal0~2_combout  & (\inst|Add1~6_combout ))

	.dataa(gnd),
	.datab(\inst|Add1~6_combout ),
	.datac(\inst|count [3]),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count[3]~1 .lut_mask = 16'hF0CC;
defparam \inst|count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiii_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|state.init~q  & \inst|count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.init~q ),
	.datad(\inst|count [3]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'hF000;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \inst|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|count[3]~1_combout ),
	.asdata(\inst|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.gen2~q ),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[3] .is_wysiwyg = "true";
defparam \inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneiii_io_ibuf \dif[0]~input (
	.i(dif[0]),
	.ibar(gnd),
	.o(\dif[0]~input_o ));
// synopsys translate_off
defparam \dif[0]~input .bus_hold = "false";
defparam \dif[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiii_clkctrl \inst|state.init~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|state.init~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|state.init~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|state.init~clkctrl .clock_type = "global clock";
defparam \inst|state.init~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneiii_lcell_comb \inst|dif[3] (
// Equation(s):
// \inst|dif [3] = (GLOBAL(\inst|state.init~clkctrl_outclk ) & (\inst|dif [3])) # (!GLOBAL(\inst|state.init~clkctrl_outclk ) & ((!\dif[0]~input_o )))

	.dataa(gnd),
	.datab(\inst|dif [3]),
	.datac(\dif[0]~input_o ),
	.datad(\inst|state.init~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|dif [3]),
	.cout());
// synopsys translate_off
defparam \inst|dif[3] .lut_mask = 16'hCC0F;
defparam \inst|dif[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneiii_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = (\inst|count [0] & (\inst|count [1] & (\inst|count [3] $ (\inst|dif [3]))))

	.dataa(\inst|count [3]),
	.datab(\inst|count [0]),
	.datac(\inst|count [1]),
	.datad(\inst|dif [3]),
	.cin(gnd),
	.combout(\inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~1 .lut_mask = 16'h4080;
defparam \inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneiii_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = (\inst|Equal0~1_combout  & \inst|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Equal0~1_combout ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~2 .lut_mask = 16'hF000;
defparam \inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiii_lcell_comb \inst|Add1~11 (
// Equation(s):
// \inst|Add1~11_combout  = (\inst|Add1~10_combout ) # ((\inst|state.gen2~q  & ((\inst|Add1~0_combout ) # (\inst|Equal0~2_combout ))))

	.dataa(\inst|Add1~0_combout ),
	.datab(\inst|state.gen2~q ),
	.datac(\inst|Add1~10_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~11 .lut_mask = 16'hFCF8;
defparam \inst|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \inst|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[0] .is_wysiwyg = "true";
defparam \inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneiii_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst|count [1] & (!\inst|Add1~1 )) # (!\inst|count [1] & ((\inst|Add1~1 ) # (GND)))
// \inst|Add1~3  = CARRY((!\inst|Add1~1 ) # (!\inst|count [1]))

	.dataa(\inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiii_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = (\inst|count [1] & (\inst|state.init~q  & !\inst|state.gen2~q ))

	.dataa(\inst|count [1]),
	.datab(\inst|state.init~q ),
	.datac(gnd),
	.datad(\inst|state.gen2~q ),
	.cin(gnd),
	.combout(\inst|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h0088;
defparam \inst|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiii_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_combout  = (\inst|Add1~12_combout ) # ((\inst|state.gen2~q  & ((\inst|Add1~2_combout ) # (\inst|Equal0~2_combout ))))

	.dataa(\inst|state.gen2~q ),
	.datab(\inst|Add1~2_combout ),
	.datac(\inst|Add1~12_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~13 .lut_mask = 16'hFAF8;
defparam \inst|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \inst|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[1] .is_wysiwyg = "true";
defparam \inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneiii_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|state.init~q  & (\inst|count [2] & !\inst|state.gen2~q ))

	.dataa(gnd),
	.datab(\inst|state.init~q ),
	.datac(\inst|count [2]),
	.datad(\inst|state.gen2~q ),
	.cin(gnd),
	.combout(\inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h00C0;
defparam \inst|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiii_lcell_comb \inst|Add1~15 (
// Equation(s):
// \inst|Add1~15_combout  = (\inst|Add1~14_combout ) # ((\inst|state.gen2~q  & ((\inst|Add1~4_combout ) # (\inst|Equal0~2_combout ))))

	.dataa(\inst|Add1~4_combout ),
	.datab(\inst|state.gen2~q ),
	.datac(\inst|Add1~14_combout ),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~15 .lut_mask = 16'hFCF8;
defparam \inst|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \inst|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Add1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[2] .is_wysiwyg = "true";
defparam \inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiii_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = \inst|Add1~7  $ (!\inst|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|count [4]),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'hF00F;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiii_lcell_comb \inst|count[4]~0 (
// Equation(s):
// \inst|count[4]~0_combout  = (\inst|Equal0~2_combout  & ((\inst|count [4]))) # (!\inst|Equal0~2_combout  & (\inst|Add1~8_combout ))

	.dataa(\inst|Add1~8_combout ),
	.datab(gnd),
	.datac(\inst|count [4]),
	.datad(\inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|count[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count[4]~0 .lut_mask = 16'hF0AA;
defparam \inst|count[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiii_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|state.init~q  & \inst|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.init~q ),
	.datad(\inst|count [4]),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'hF000;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \inst|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|count[4]~0_combout ),
	.asdata(\inst|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.gen2~q ),
	.ena(!\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count[4] .is_wysiwyg = "true";
defparam \inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneiii_io_ibuf \dif[1]~input (
	.i(dif[1]),
	.ibar(gnd),
	.o(\dif[1]~input_o ));
// synopsys translate_off
defparam \dif[1]~input .bus_hold = "false";
defparam \dif[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneiii_lcell_comb \inst9|Mux0~0 (
// Equation(s):
// \inst9|Mux0~0_combout  = \dif[0]~input_o  $ (\dif[1]~input_o )

	.dataa(gnd),
	.datab(\dif[0]~input_o ),
	.datac(gnd),
	.datad(\dif[1]~input_o ),
	.cin(gnd),
	.combout(\inst9|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Mux0~0 .lut_mask = 16'h33CC;
defparam \inst9|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneiii_lcell_comb \inst|dif[4] (
// Equation(s):
// \inst|dif [4] = (GLOBAL(\inst|state.init~clkctrl_outclk ) & ((\inst|dif [4]))) # (!GLOBAL(\inst|state.init~clkctrl_outclk ) & (\inst9|Mux0~0_combout ))

	.dataa(\inst9|Mux0~0_combout ),
	.datab(gnd),
	.datac(\inst|dif [4]),
	.datad(\inst|state.init~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|dif [4]),
	.cout());
// synopsys translate_off
defparam \inst|dif[4] .lut_mask = 16'hF0AA;
defparam \inst|dif[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneiii_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = (\inst|count [2] & (\inst|count [4] $ (\inst|dif [4] $ (\inst|dif [3]))))

	.dataa(\inst|count [2]),
	.datab(\inst|count [4]),
	.datac(\inst|dif [4]),
	.datad(\inst|dif [3]),
	.cin(gnd),
	.combout(\inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal0~0 .lut_mask = 16'h8228;
defparam \inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneiii_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ((\inst|state.gen2~q  & ((!\inst|Equal0~1_combout ) # (!\inst|Equal0~0_combout )))) # (!\inst|state.init~q )

	.dataa(\inst|Equal0~0_combout ),
	.datab(\inst|state.gen2~q ),
	.datac(\inst|state.init~q ),
	.datad(\inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h4FCF;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \inst|state.gen0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.gen0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.gen0 .is_wysiwyg = "true";
defparam \inst|state.gen0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \inst|state.gen1 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\inst|state.gen0~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.gen1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.gen1 .is_wysiwyg = "true";
defparam \inst|state.gen1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \inst|state.gen2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|state.gen1~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.gen2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.gen2 .is_wysiwyg = "true";
defparam \inst|state.gen2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneiii_lcell_comb \inst|state.game_over~0 (
// Equation(s):
// \inst|state.game_over~0_combout  = (\inst|state.game_over~q ) # ((\inst|state.gen2~q  & (\inst|Equal0~1_combout  & \inst|Equal0~0_combout )))

	.dataa(\inst|state.game_over~q ),
	.datab(\inst|state.gen2~q ),
	.datac(\inst|Equal0~1_combout ),
	.datad(\inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|state.game_over~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state.game_over~0 .lut_mask = 16'hEAAA;
defparam \inst|state.game_over~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \inst|state.game_over (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|state.game_over~0_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.game_over~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.game_over .is_wysiwyg = "true";
defparam \inst|state.game_over .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneiii_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (!\inst|state.game_over~q  & \inst|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.game_over~q ),
	.datad(\inst|count [0]),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'h0F00;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneiii_lcell_comb \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = (\inst|state.gen1~q ) # (\inst|state.game_over~q )

	.dataa(gnd),
	.datab(\inst|state.gen1~q ),
	.datac(\inst|state.game_over~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr5~0 .lut_mask = 16'hFCFC;
defparam \inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneiii_clkctrl \inst|WideOr5~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|WideOr5~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|WideOr5~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|WideOr5~0clkctrl .clock_type = "global clock";
defparam \inst|WideOr5~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneiii_lcell_comb \inst|r_s_addr[0] (
// Equation(s):
// \inst|r_s_addr [0] = (GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & ((\inst|Selector13~0_combout ))) # (!GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & (\inst|r_s_addr [0]))

	.dataa(\inst|r_s_addr [0]),
	.datab(gnd),
	.datac(\inst|Selector13~0_combout ),
	.datad(\inst|WideOr5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|r_s_addr [0]),
	.cout());
// synopsys translate_off
defparam \inst|r_s_addr[0] .lut_mask = 16'hF0AA;
defparam \inst|r_s_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \inst1|addr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|r_s_addr [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|addr_reg[0] .is_wysiwyg = "true";
defparam \inst1|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N29
cycloneiii_io_ibuf \seed[5]~input (
	.i(seed[5]),
	.ibar(gnd),
	.o(\seed[5]~input_o ));
// synopsys translate_off
defparam \seed[5]~input .bus_hold = "false";
defparam \seed[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneiii_lcell_comb \inst|r_l_sync_reset (
// Equation(s):
// \inst|r_l_sync_reset~combout  = (\inst|state.game_over~q  & ((\inst|r_l_sync_reset~combout ))) # (!\inst|state.game_over~q  & (!\inst|state.init~q ))

	.dataa(gnd),
	.datab(\inst|state.init~q ),
	.datac(\inst|r_l_sync_reset~combout ),
	.datad(\inst|state.game_over~q ),
	.cin(gnd),
	.combout(\inst|r_l_sync_reset~combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_l_sync_reset .lut_mask = 16'hF033;
defparam \inst|r_l_sync_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N29
cycloneiii_io_ibuf \seed[6]~input (
	.i(seed[6]),
	.ibar(gnd),
	.o(\seed[6]~input_o ));
// synopsys translate_off
defparam \seed[6]~input .bus_hold = "false";
defparam \seed[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N8
cycloneiii_io_ibuf \seed[3]~input (
	.i(seed[3]),
	.ibar(gnd),
	.o(\seed[3]~input_o ));
// synopsys translate_off
defparam \seed[3]~input .bus_hold = "false";
defparam \seed[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N8
cycloneiii_io_ibuf \seed[4]~input (
	.i(seed[4]),
	.ibar(gnd),
	.o(\seed[4]~input_o ));
// synopsys translate_off
defparam \seed[4]~input .bus_hold = "false";
defparam \seed[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneiii_lcell_comb \inst2|r_lfsr~0 (
// Equation(s):
// \inst2|r_lfsr~0_combout  = (\inst|r_l_sync_reset~combout  & (!\seed[4]~input_o )) # (!\inst|r_l_sync_reset~combout  & ((\inst2|r_lfsr [6])))

	.dataa(\seed[4]~input_o ),
	.datab(\inst|r_l_sync_reset~combout ),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst2|r_lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~0 .lut_mask = 16'h7744;
defparam \inst2|r_lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneiii_lcell_comb \inst2|r_lfsr[5]~feeder (
// Equation(s):
// \inst2|r_lfsr[5]~feeder_combout  = \inst2|r_lfsr~0_combout 

	.dataa(gnd),
	.datab(\inst2|r_lfsr~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|r_lfsr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr[5]~feeder .lut_mask = 16'hCCCC;
defparam \inst2|r_lfsr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneiii_lcell_comb \inst|state~13 (
// Equation(s):
// \inst|state~13_combout  = (\inst|state.gen1~q ) # (\inst|state.gen0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.gen1~q ),
	.datad(\inst|state.gen0~q ),
	.cin(gnd),
	.combout(\inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~13 .lut_mask = 16'hFFF0;
defparam \inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneiii_lcell_comb \inst|r_l_en (
// Equation(s):
// \inst|r_l_en~combout  = (\inst|state~13_combout  & (!\inst|state.gen1~q )) # (!\inst|state~13_combout  & ((\inst|r_l_en~combout )))

	.dataa(\inst|state~13_combout ),
	.datab(gnd),
	.datac(\inst|state.gen1~q ),
	.datad(\inst|r_l_en~combout ),
	.cin(gnd),
	.combout(\inst|r_l_en~combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_l_en .lut_mask = 16'h5F0A;
defparam \inst|r_l_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneiii_lcell_comb \inst2|r_lfsr[5]~1 (
// Equation(s):
// \inst2|r_lfsr[5]~1_combout  = (\inst|r_l_sync_reset~combout ) # (\inst|r_l_en~combout )

	.dataa(\inst|r_l_sync_reset~combout ),
	.datab(\inst|r_l_en~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|r_lfsr[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr[5]~1 .lut_mask = 16'hEEEE;
defparam \inst2|r_lfsr[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N1
dffeas \inst2|r_lfsr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|r_lfsr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[5] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneiii_lcell_comb \inst2|r_lfsr~7 (
// Equation(s):
// \inst2|r_lfsr~7_combout  = (\inst|r_l_sync_reset~combout  & (!\seed[3]~input_o )) # (!\inst|r_l_sync_reset~combout  & ((\inst2|r_lfsr [5])))

	.dataa(\inst|r_l_sync_reset~combout ),
	.datab(gnd),
	.datac(\seed[3]~input_o ),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst2|r_lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~7 .lut_mask = 16'h5F0A;
defparam \inst2|r_lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \inst2|r_lfsr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|r_lfsr~7_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[4] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N22
cycloneiii_io_ibuf \seed[2]~input (
	.i(seed[2]),
	.ibar(gnd),
	.o(\seed[2]~input_o ));
// synopsys translate_off
defparam \seed[2]~input .bus_hold = "false";
defparam \seed[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneiii_lcell_comb \inst2|r_lfsr~6 (
// Equation(s):
// \inst2|r_lfsr~6_combout  = (\inst|r_l_sync_reset~combout  & ((!\seed[2]~input_o ))) # (!\inst|r_l_sync_reset~combout  & (\inst2|r_lfsr [4]))

	.dataa(\inst|r_l_sync_reset~combout ),
	.datab(gnd),
	.datac(\inst2|r_lfsr [4]),
	.datad(\seed[2]~input_o ),
	.cin(gnd),
	.combout(\inst2|r_lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~6 .lut_mask = 16'h50FA;
defparam \inst2|r_lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \inst2|r_lfsr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|r_lfsr~6_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[3] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N1
cycloneiii_io_ibuf \seed[1]~input (
	.i(seed[1]),
	.ibar(gnd),
	.o(\seed[1]~input_o ));
// synopsys translate_off
defparam \seed[1]~input .bus_hold = "false";
defparam \seed[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneiii_lcell_comb \inst2|r_lfsr~5 (
// Equation(s):
// \inst2|r_lfsr~5_combout  = (\inst|r_l_sync_reset~combout  & ((!\seed[1]~input_o ))) # (!\inst|r_l_sync_reset~combout  & (\inst2|r_lfsr [3]))

	.dataa(\inst|r_l_sync_reset~combout ),
	.datab(gnd),
	.datac(\inst2|r_lfsr [3]),
	.datad(\seed[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|r_lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~5 .lut_mask = 16'h50FA;
defparam \inst2|r_lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N31
dffeas \inst2|r_lfsr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|r_lfsr~5_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[2] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y29_N15
cycloneiii_io_ibuf \seed[0]~input (
	.i(seed[0]),
	.ibar(gnd),
	.o(\seed[0]~input_o ));
// synopsys translate_off
defparam \seed[0]~input .bus_hold = "false";
defparam \seed[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneiii_lcell_comb \inst2|r_lfsr~3 (
// Equation(s):
// \inst2|r_lfsr~3_combout  = (\inst|r_l_sync_reset~combout  & ((!\seed[0]~input_o ))) # (!\inst|r_l_sync_reset~combout  & (\inst2|r_lfsr [2]))

	.dataa(gnd),
	.datab(\inst|r_l_sync_reset~combout ),
	.datac(\inst2|r_lfsr [2]),
	.datad(\seed[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|r_lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~3 .lut_mask = 16'h30FC;
defparam \inst2|r_lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneiii_lcell_comb \inst2|r_lfsr[1]~feeder (
// Equation(s):
// \inst2|r_lfsr[1]~feeder_combout  = \inst2|r_lfsr~3_combout 

	.dataa(gnd),
	.datab(\inst2|r_lfsr~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|r_lfsr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr[1]~feeder .lut_mask = 16'hCCCC;
defparam \inst2|r_lfsr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \inst2|r_lfsr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|r_lfsr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[1] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneiii_lcell_comb \inst2|r_lfsr~4 (
// Equation(s):
// \inst2|r_lfsr~4_combout  = (\inst|r_l_sync_reset~combout  & (!\seed[6]~input_o )) # (!\inst|r_l_sync_reset~combout  & ((\inst2|r_lfsr [1])))

	.dataa(\inst|r_l_sync_reset~combout ),
	.datab(gnd),
	.datac(\seed[6]~input_o ),
	.datad(\inst2|r_lfsr [1]),
	.cin(gnd),
	.combout(\inst2|r_lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~4 .lut_mask = 16'h5F0A;
defparam \inst2|r_lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \inst2|r_lfsr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|r_lfsr~4_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[7] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneiii_lcell_comb \inst2|r_lfsr~2 (
// Equation(s):
// \inst2|r_lfsr~2_combout  = (\inst|r_l_sync_reset~combout  & (!\seed[5]~input_o )) # (!\inst|r_l_sync_reset~combout  & ((\inst2|r_lfsr [7] $ (!\inst2|r_lfsr [1]))))

	.dataa(\seed[5]~input_o ),
	.datab(\inst|r_l_sync_reset~combout ),
	.datac(\inst2|r_lfsr [7]),
	.datad(\inst2|r_lfsr [1]),
	.cin(gnd),
	.combout(\inst2|r_lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|r_lfsr~2 .lut_mask = 16'h7447;
defparam \inst2|r_lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \inst2|r_lfsr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|r_lfsr~2_combout ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|r_lfsr[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|r_lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|r_lfsr[6] .is_wysiwyg = "true";
defparam \inst2|r_lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiii_lcell_comb \inst1|ram~204 (
// Equation(s):
// \inst1|ram~204_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~204 .lut_mask = 16'h0F0F;
defparam \inst1|ram~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneiii_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (!\inst|state.game_over~q  & \inst|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.game_over~q ),
	.datad(\inst|count [4]),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h0F00;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneiii_lcell_comb \inst|r_s_addr[4] (
// Equation(s):
// \inst|r_s_addr [4] = (GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & ((\inst|Selector0~0_combout ))) # (!GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & (\inst|r_s_addr [4]))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|WideOr5~0clkctrl_outclk ),
	.datad(\inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst|r_s_addr [4]),
	.cout());
// synopsys translate_off
defparam \inst|r_s_addr[4] .lut_mask = 16'hFC0C;
defparam \inst|r_s_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneiii_lcell_comb \inst|r_s_we~1 (
// Equation(s):
// \inst|r_s_we~1_combout  = (\inst|state.gen0~q ) # (!\inst|state.init~q )

	.dataa(\inst|state.init~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state.gen0~q ),
	.cin(gnd),
	.combout(\inst|r_s_we~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_s_we~1 .lut_mask = 16'hFF55;
defparam \inst|r_s_we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneiii_lcell_comb \inst|r_s_we~0 (
// Equation(s):
// \inst|r_s_we~0_combout  = (\inst|state.gen2~q ) # (\inst|state.game_over~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.gen2~q ),
	.datad(\inst|state.game_over~q ),
	.cin(gnd),
	.combout(\inst|r_s_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_s_we~0 .lut_mask = 16'hFFF0;
defparam \inst|r_s_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneiii_lcell_comb \inst|r_s_we (
// Equation(s):
// \inst|r_s_we~combout  = (\inst|r_s_we~1_combout  & (\inst|r_s_we~combout )) # (!\inst|r_s_we~1_combout  & ((!\inst|r_s_we~0_combout )))

	.dataa(\inst|r_s_we~1_combout ),
	.datab(\inst|r_s_we~combout ),
	.datac(gnd),
	.datad(\inst|r_s_we~0_combout ),
	.cin(gnd),
	.combout(\inst|r_s_we~combout ),
	.cout());
// synopsys translate_off
defparam \inst|r_s_we .lut_mask = 16'h88DD;
defparam \inst|r_s_we .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneiii_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (!\inst|state.game_over~q  & \inst|count [3])

	.dataa(gnd),
	.datab(\inst|state.game_over~q ),
	.datac(gnd),
	.datad(\inst|count [3]),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'h3300;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneiii_lcell_comb \inst|r_s_addr[3] (
// Equation(s):
// \inst|r_s_addr [3] = (GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & (\inst|Selector1~0_combout )) # (!GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & ((\inst|r_s_addr [3])))

	.dataa(\inst|Selector1~0_combout ),
	.datab(\inst|r_s_addr [3]),
	.datac(gnd),
	.datad(\inst|WideOr5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|r_s_addr [3]),
	.cout());
// synopsys translate_off
defparam \inst|r_s_addr[3] .lut_mask = 16'hAACC;
defparam \inst|r_s_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneiii_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (!\inst|state.game_over~q  & \inst|count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.game_over~q ),
	.datad(\inst|count [1]),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'h0F00;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneiii_lcell_comb \inst|r_s_addr[1] (
// Equation(s):
// \inst|r_s_addr [1] = (GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & ((\inst|Selector3~0_combout ))) # (!GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & (\inst|r_s_addr [1]))

	.dataa(\inst|r_s_addr [1]),
	.datab(gnd),
	.datac(\inst|Selector3~0_combout ),
	.datad(\inst|WideOr5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|r_s_addr [1]),
	.cout());
// synopsys translate_off
defparam \inst|r_s_addr[1] .lut_mask = 16'hF0AA;
defparam \inst|r_s_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneiii_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (!\inst|state.game_over~q  & \inst|count [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state.game_over~q ),
	.datad(\inst|count [2]),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'h0F00;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneiii_lcell_comb \inst|r_s_addr[2] (
// Equation(s):
// \inst|r_s_addr [2] = (GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & ((\inst|Selector2~0_combout ))) # (!GLOBAL(\inst|WideOr5~0clkctrl_outclk ) & (\inst|r_s_addr [2]))

	.dataa(\inst|r_s_addr [2]),
	.datab(gnd),
	.datac(\inst|Selector2~0_combout ),
	.datad(\inst|WideOr5~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|r_s_addr [2]),
	.cout());
// synopsys translate_off
defparam \inst|r_s_addr[2] .lut_mask = 16'hF0AA;
defparam \inst|r_s_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneiii_lcell_comb \inst1|ram~135 (
// Equation(s):
// \inst1|ram~135_combout  = (\inst|r_s_addr [3] & (!\inst|r_s_addr [1] & (\inst|r_s_addr [2] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [3]),
	.datab(\inst|r_s_addr [1]),
	.datac(\inst|r_s_addr [2]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~135 .lut_mask = 16'h0020;
defparam \inst1|ram~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiii_lcell_comb \inst1|ram~136 (
// Equation(s):
// \inst1|ram~136_combout  = (\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~135_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~135_combout ),
	.cin(gnd),
	.combout(\inst1|ram~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~136 .lut_mask = 16'hC000;
defparam \inst1|ram~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \inst1|ram~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~65 .is_wysiwyg = "true";
defparam \inst1|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneiii_lcell_comb \inst1|ram~201 (
// Equation(s):
// \inst1|ram~201_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~201 .lut_mask = 16'h0F0F;
defparam \inst1|ram~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiii_lcell_comb \inst1|ram~131 (
// Equation(s):
// \inst1|ram~131_combout  = (!\inst|r_s_addr [1] & (!\inst|r_s_addr [0] & (\inst|r_s_addr [3] & !\inst|r_s_addr [2])))

	.dataa(\inst|r_s_addr [1]),
	.datab(\inst|r_s_addr [0]),
	.datac(\inst|r_s_addr [3]),
	.datad(\inst|r_s_addr [2]),
	.cin(gnd),
	.combout(\inst1|ram~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~131 .lut_mask = 16'h0010;
defparam \inst1|ram~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiii_lcell_comb \inst1|ram~132 (
// Equation(s):
// \inst1|ram~132_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~131_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~131_combout ),
	.cin(gnd),
	.combout(\inst1|ram~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~132 .lut_mask = 16'hA000;
defparam \inst1|ram~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \inst1|ram~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~201_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~57 .is_wysiwyg = "true";
defparam \inst1|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiii_lcell_comb \inst1|ram~203 (
// Equation(s):
// \inst1|ram~203_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~203 .lut_mask = 16'h0F0F;
defparam \inst1|ram~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneiii_lcell_comb \inst1|ram~133 (
// Equation(s):
// \inst1|ram~133_combout  = (!\inst|r_s_addr [1] & (!\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [1]),
	.datab(\inst|r_s_addr [2]),
	.datac(\inst|r_s_addr [3]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~133 .lut_mask = 16'h0001;
defparam \inst1|ram~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiii_lcell_comb \inst1|ram~134 (
// Equation(s):
// \inst1|ram~134_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~133_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~133_combout ),
	.cin(gnd),
	.combout(\inst1|ram~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~134 .lut_mask = 16'hA000;
defparam \inst1|ram~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \inst1|ram~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~203_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~41 .is_wysiwyg = "true";
defparam \inst1|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiii_lcell_comb \inst1|ram~202 (
// Equation(s):
// \inst1|ram~202_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~202 .lut_mask = 16'h0F0F;
defparam \inst1|ram~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneiii_lcell_comb \inst1|ram~129 (
// Equation(s):
// \inst1|ram~129_combout  = (!\inst|r_s_addr [3] & (!\inst|r_s_addr [1] & (\inst|r_s_addr [2] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [3]),
	.datab(\inst|r_s_addr [1]),
	.datac(\inst|r_s_addr [2]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~129 .lut_mask = 16'h0010;
defparam \inst1|ram~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneiii_lcell_comb \inst1|ram~130 (
// Equation(s):
// \inst1|ram~130_combout  = (\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~129_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~129_combout ),
	.cin(gnd),
	.combout(\inst1|ram~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~130 .lut_mask = 16'hC000;
defparam \inst1|ram~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \inst1|ram~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~49 .is_wysiwyg = "true";
defparam \inst1|ram~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N29
dffeas \inst1|addr_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|r_s_addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|addr_reg[2] .is_wysiwyg = "true";
defparam \inst1|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \inst1|addr_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|r_s_addr [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|addr_reg[3] .is_wysiwyg = "true";
defparam \inst1|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneiii_lcell_comb \inst1|ram~97 (
// Equation(s):
// \inst1|ram~97_combout  = (\inst1|addr_reg [2] & (((\inst1|ram~49_q ) # (\inst1|addr_reg [3])))) # (!\inst1|addr_reg [2] & (\inst1|ram~41_q  & ((!\inst1|addr_reg [3]))))

	.dataa(\inst1|ram~41_q ),
	.datab(\inst1|ram~49_q ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|addr_reg [3]),
	.cin(gnd),
	.combout(\inst1|ram~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~97 .lut_mask = 16'hF0CA;
defparam \inst1|ram~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneiii_lcell_comb \inst1|ram~98 (
// Equation(s):
// \inst1|ram~98_combout  = (\inst1|ram~97_combout  & ((\inst1|ram~65_q ) # ((!\inst1|addr_reg [3])))) # (!\inst1|ram~97_combout  & (((\inst1|ram~57_q  & \inst1|addr_reg [3]))))

	.dataa(\inst1|ram~65_q ),
	.datab(\inst1|ram~57_q ),
	.datac(\inst1|ram~97_combout ),
	.datad(\inst1|addr_reg [3]),
	.cin(gnd),
	.combout(\inst1|ram~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~98 .lut_mask = 16'hACF0;
defparam \inst1|ram~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiii_lcell_comb \inst1|ram~198 (
// Equation(s):
// \inst1|ram~198_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~198 .lut_mask = 16'h00FF;
defparam \inst1|ram~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneiii_lcell_comb \inst1|ram~113 (
// Equation(s):
// \inst1|ram~113_combout  = (\inst|r_s_addr [1] & (!\inst|r_s_addr [3] & (\inst|r_s_addr [2] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [1]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [2]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~113 .lut_mask = 16'h0020;
defparam \inst1|ram~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneiii_lcell_comb \inst1|ram~114 (
// Equation(s):
// \inst1|ram~114_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~113_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~113_combout ),
	.cin(gnd),
	.combout(\inst1|ram~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~114 .lut_mask = 16'hC000;
defparam \inst1|ram~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \inst1|ram~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~53 .is_wysiwyg = "true";
defparam \inst1|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiii_lcell_comb \inst1|ram~199 (
// Equation(s):
// \inst1|ram~199_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~199 .lut_mask = 16'h00FF;
defparam \inst1|ram~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneiii_lcell_comb \inst1|ram~117 (
// Equation(s):
// \inst1|ram~117_combout  = (\inst|r_s_addr [1] & (!\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [1]),
	.datab(\inst|r_s_addr [2]),
	.datac(\inst|r_s_addr [3]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~117 .lut_mask = 16'h0002;
defparam \inst1|ram~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiii_lcell_comb \inst1|ram~118 (
// Equation(s):
// \inst1|ram~118_combout  = (\inst|r_s_we~combout  & (\inst1|ram~117_combout  & \inst|r_s_addr [4]))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst1|ram~117_combout ),
	.datad(\inst|r_s_addr [4]),
	.cin(gnd),
	.combout(\inst1|ram~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~118 .lut_mask = 16'hC000;
defparam \inst1|ram~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \inst1|ram~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~199_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~45 .is_wysiwyg = "true";
defparam \inst1|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiii_lcell_comb \inst1|ram~95 (
// Equation(s):
// \inst1|ram~95_combout  = (\inst1|addr_reg [3] & (((\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & ((\inst1|addr_reg [2] & (\inst1|ram~53_q )) # (!\inst1|addr_reg [2] & ((\inst1|ram~45_q )))))

	.dataa(\inst1|ram~53_q ),
	.datab(\inst1|ram~45_q ),
	.datac(\inst1|addr_reg [3]),
	.datad(\inst1|addr_reg [2]),
	.cin(gnd),
	.combout(\inst1|ram~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~95 .lut_mask = 16'hFA0C;
defparam \inst1|ram~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneiii_lcell_comb \inst1|ram~197 (
// Equation(s):
// \inst1|ram~197_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~197 .lut_mask = 16'h00FF;
defparam \inst1|ram~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneiii_lcell_comb \inst1|ram~115 (
// Equation(s):
// \inst1|ram~115_combout  = (!\inst|r_s_addr [2] & (\inst|r_s_addr [3] & (\inst|r_s_addr [1] & !\inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [1]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~115 .lut_mask = 16'h0040;
defparam \inst1|ram~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneiii_lcell_comb \inst1|ram~116 (
// Equation(s):
// \inst1|ram~116_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~115_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~115_combout ),
	.cin(gnd),
	.combout(\inst1|ram~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~116 .lut_mask = 16'hA000;
defparam \inst1|ram~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N7
dffeas \inst1|ram~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~197_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~61 .is_wysiwyg = "true";
defparam \inst1|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneiii_lcell_comb \inst1|ram~200 (
// Equation(s):
// \inst1|ram~200_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~200 .lut_mask = 16'h00FF;
defparam \inst1|ram~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneiii_lcell_comb \inst1|ram~119 (
// Equation(s):
// \inst1|ram~119_combout  = (!\inst|r_s_addr [0] & (\inst|r_s_addr [1] & (\inst|r_s_addr [3] & \inst|r_s_addr [2])))

	.dataa(\inst|r_s_addr [0]),
	.datab(\inst|r_s_addr [1]),
	.datac(\inst|r_s_addr [3]),
	.datad(\inst|r_s_addr [2]),
	.cin(gnd),
	.combout(\inst1|ram~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~119 .lut_mask = 16'h4000;
defparam \inst1|ram~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneiii_lcell_comb \inst1|ram~120 (
// Equation(s):
// \inst1|ram~120_combout  = (\inst|r_s_we~combout  & (\inst1|ram~119_combout  & \inst|r_s_addr [4]))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst1|ram~119_combout ),
	.datad(\inst|r_s_addr [4]),
	.cin(gnd),
	.combout(\inst1|ram~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~120 .lut_mask = 16'hC000;
defparam \inst1|ram~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \inst1|ram~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~69 .is_wysiwyg = "true";
defparam \inst1|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiii_lcell_comb \inst1|ram~96 (
// Equation(s):
// \inst1|ram~96_combout  = (\inst1|ram~95_combout  & (((\inst1|ram~69_q ) # (!\inst1|addr_reg [3])))) # (!\inst1|ram~95_combout  & (\inst1|ram~61_q  & (\inst1|addr_reg [3])))

	.dataa(\inst1|ram~95_combout ),
	.datab(\inst1|ram~61_q ),
	.datac(\inst1|addr_reg [3]),
	.datad(\inst1|ram~69_q ),
	.cin(gnd),
	.combout(\inst1|ram~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~96 .lut_mask = 16'hEA4A;
defparam \inst1|ram~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N31
dffeas \inst1|addr_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|r_s_addr [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|addr_reg[1] .is_wysiwyg = "true";
defparam \inst1|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneiii_lcell_comb \inst1|ram~99 (
// Equation(s):
// \inst1|ram~99_combout  = (\inst1|addr_reg [0] & (((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & ((\inst1|addr_reg [1] & ((\inst1|ram~96_combout ))) # (!\inst1|addr_reg [1] & (\inst1|ram~98_combout ))))

	.dataa(\inst1|ram~98_combout ),
	.datab(\inst1|ram~96_combout ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~99 .lut_mask = 16'hFC0A;
defparam \inst1|ram~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneiii_lcell_comb \inst1|ram~205 (
// Equation(s):
// \inst1|ram~205_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~205 .lut_mask = 16'h00FF;
defparam \inst1|ram~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneiii_lcell_comb \inst1|ram~139 (
// Equation(s):
// \inst1|ram~139_combout  = (\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & (\inst|r_s_addr [0] & \inst|r_s_addr [1])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [0]),
	.datad(\inst|r_s_addr [1]),
	.cin(gnd),
	.combout(\inst1|ram~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~139 .lut_mask = 16'h2000;
defparam \inst1|ram~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneiii_lcell_comb \inst1|ram~140 (
// Equation(s):
// \inst1|ram~140_combout  = (\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~139_combout ))

	.dataa(\inst|r_s_addr [4]),
	.datab(\inst|r_s_we~combout ),
	.datac(gnd),
	.datad(\inst1|ram~139_combout ),
	.cin(gnd),
	.combout(\inst1|ram~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~140 .lut_mask = 16'h8800;
defparam \inst1|ram~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \inst1|ram~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~205_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~55 .is_wysiwyg = "true";
defparam \inst1|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneiii_lcell_comb \inst1|ram~208 (
// Equation(s):
// \inst1|ram~208_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~208 .lut_mask = 16'h00FF;
defparam \inst1|ram~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneiii_lcell_comb \inst1|ram~143 (
// Equation(s):
// \inst1|ram~143_combout  = (\inst|r_s_addr [2] & (\inst|r_s_addr [3] & (\inst|r_s_addr [0] & \inst|r_s_addr [1])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [0]),
	.datad(\inst|r_s_addr [1]),
	.cin(gnd),
	.combout(\inst1|ram~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~143 .lut_mask = 16'h8000;
defparam \inst1|ram~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiii_lcell_comb \inst1|ram~144 (
// Equation(s):
// \inst1|ram~144_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~143_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~143_combout ),
	.cin(gnd),
	.combout(\inst1|ram~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~144 .lut_mask = 16'hC000;
defparam \inst1|ram~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \inst1|ram~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~71 .is_wysiwyg = "true";
defparam \inst1|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneiii_lcell_comb \inst1|ram~207 (
// Equation(s):
// \inst1|ram~207_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~207 .lut_mask = 16'h0F0F;
defparam \inst1|ram~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneiii_lcell_comb \inst1|ram~141 (
// Equation(s):
// \inst1|ram~141_combout  = (!\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & (\inst|r_s_addr [0] & \inst|r_s_addr [1])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [0]),
	.datad(\inst|r_s_addr [1]),
	.cin(gnd),
	.combout(\inst1|ram~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~141 .lut_mask = 16'h1000;
defparam \inst1|ram~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneiii_lcell_comb \inst1|ram~142 (
// Equation(s):
// \inst1|ram~142_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~141_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~141_combout ),
	.cin(gnd),
	.combout(\inst1|ram~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~142 .lut_mask = 16'hC000;
defparam \inst1|ram~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \inst1|ram~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~47 .is_wysiwyg = "true";
defparam \inst1|ram~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneiii_lcell_comb \inst1|ram~206 (
// Equation(s):
// \inst1|ram~206_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~206 .lut_mask = 16'h00FF;
defparam \inst1|ram~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneiii_lcell_comb \inst1|ram~137 (
// Equation(s):
// \inst1|ram~137_combout  = (!\inst|r_s_addr [2] & (\inst|r_s_addr [3] & (\inst|r_s_addr [1] & \inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [1]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~137 .lut_mask = 16'h4000;
defparam \inst1|ram~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneiii_lcell_comb \inst1|ram~138 (
// Equation(s):
// \inst1|ram~138_combout  = (\inst|r_s_we~combout  & (\inst1|ram~137_combout  & \inst|r_s_addr [4]))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst1|ram~137_combout ),
	.datad(\inst|r_s_addr [4]),
	.cin(gnd),
	.combout(\inst1|ram~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~138 .lut_mask = 16'hA000;
defparam \inst1|ram~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \inst1|ram~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~63 .is_wysiwyg = "true";
defparam \inst1|ram~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiii_lcell_comb \inst1|ram~100 (
// Equation(s):
// \inst1|ram~100_combout  = (\inst1|addr_reg [3] & (((\inst1|ram~63_q ) # (\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & (\inst1|ram~47_q  & ((!\inst1|addr_reg [2]))))

	.dataa(\inst1|addr_reg [3]),
	.datab(\inst1|ram~47_q ),
	.datac(\inst1|ram~63_q ),
	.datad(\inst1|addr_reg [2]),
	.cin(gnd),
	.combout(\inst1|ram~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~100 .lut_mask = 16'hAAE4;
defparam \inst1|ram~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiii_lcell_comb \inst1|ram~101 (
// Equation(s):
// \inst1|ram~101_combout  = (\inst1|addr_reg [2] & ((\inst1|ram~100_combout  & ((\inst1|ram~71_q ))) # (!\inst1|ram~100_combout  & (\inst1|ram~55_q )))) # (!\inst1|addr_reg [2] & (((\inst1|ram~100_combout ))))

	.dataa(\inst1|ram~55_q ),
	.datab(\inst1|addr_reg [2]),
	.datac(\inst1|ram~71_q ),
	.datad(\inst1|ram~100_combout ),
	.cin(gnd),
	.combout(\inst1|ram~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~101 .lut_mask = 16'hF388;
defparam \inst1|ram~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneiii_lcell_comb \inst1|ram~196 (
// Equation(s):
// \inst1|ram~196_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~196 .lut_mask = 16'h00FF;
defparam \inst1|ram~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneiii_lcell_comb \inst1|ram~127 (
// Equation(s):
// \inst1|ram~127_combout  = (!\inst|r_s_addr [1] & (\inst|r_s_addr [3] & (\inst|r_s_addr [2] & \inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [1]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [2]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~127 .lut_mask = 16'h4000;
defparam \inst1|ram~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneiii_lcell_comb \inst1|ram~128 (
// Equation(s):
// \inst1|ram~128_combout  = (\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~127_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~127_combout ),
	.cin(gnd),
	.combout(\inst1|ram~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~128 .lut_mask = 16'hC000;
defparam \inst1|ram~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \inst1|ram~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~67 .is_wysiwyg = "true";
defparam \inst1|ram~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneiii_lcell_comb \inst1|ram~193 (
// Equation(s):
// \inst1|ram~193_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~193 .lut_mask = 16'h00FF;
defparam \inst1|ram~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneiii_lcell_comb \inst1|ram~123 (
// Equation(s):
// \inst1|ram~123_combout  = (\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & (!\inst|r_s_addr [1] & \inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [1]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~123 .lut_mask = 16'h0200;
defparam \inst1|ram~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneiii_lcell_comb \inst1|ram~124 (
// Equation(s):
// \inst1|ram~124_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~123_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~123_combout ),
	.cin(gnd),
	.combout(\inst1|ram~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~124 .lut_mask = 16'hC000;
defparam \inst1|ram~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N21
dffeas \inst1|ram~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~193_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~51 .is_wysiwyg = "true";
defparam \inst1|ram~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneiii_lcell_comb \inst1|ram~195 (
// Equation(s):
// \inst1|ram~195_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~195 .lut_mask = 16'h0F0F;
defparam \inst1|ram~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneiii_lcell_comb \inst1|ram~125 (
// Equation(s):
// \inst1|ram~125_combout  = (!\inst|r_s_addr [2] & (!\inst|r_s_addr [3] & (!\inst|r_s_addr [1] & \inst|r_s_addr [0])))

	.dataa(\inst|r_s_addr [2]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [1]),
	.datad(\inst|r_s_addr [0]),
	.cin(gnd),
	.combout(\inst1|ram~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~125 .lut_mask = 16'h0100;
defparam \inst1|ram~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneiii_lcell_comb \inst1|ram~126 (
// Equation(s):
// \inst1|ram~126_combout  = (\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~125_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~125_combout ),
	.cin(gnd),
	.combout(\inst1|ram~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~126 .lut_mask = 16'hC000;
defparam \inst1|ram~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \inst1|ram~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~195_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~43 .is_wysiwyg = "true";
defparam \inst1|ram~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneiii_lcell_comb \inst1|ram~194 (
// Equation(s):
// \inst1|ram~194_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~194 .lut_mask = 16'h0F0F;
defparam \inst1|ram~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneiii_lcell_comb \inst1|ram~121 (
// Equation(s):
// \inst1|ram~121_combout  = (\inst|r_s_addr [0] & (\inst|r_s_addr [3] & (!\inst|r_s_addr [1] & !\inst|r_s_addr [2])))

	.dataa(\inst|r_s_addr [0]),
	.datab(\inst|r_s_addr [3]),
	.datac(\inst|r_s_addr [1]),
	.datad(\inst|r_s_addr [2]),
	.cin(gnd),
	.combout(\inst1|ram~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~121 .lut_mask = 16'h0008;
defparam \inst1|ram~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneiii_lcell_comb \inst1|ram~122 (
// Equation(s):
// \inst1|ram~122_combout  = (\inst|r_s_we~combout  & (\inst|r_s_addr [4] & \inst1|ram~121_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~121_combout ),
	.cin(gnd),
	.combout(\inst1|ram~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~122 .lut_mask = 16'hC000;
defparam \inst1|ram~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \inst1|ram~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~59 .is_wysiwyg = "true";
defparam \inst1|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneiii_lcell_comb \inst1|ram~93 (
// Equation(s):
// \inst1|ram~93_combout  = (\inst1|addr_reg [3] & ((\inst1|addr_reg [2]) # ((\inst1|ram~59_q )))) # (!\inst1|addr_reg [3] & (!\inst1|addr_reg [2] & (\inst1|ram~43_q )))

	.dataa(\inst1|addr_reg [3]),
	.datab(\inst1|addr_reg [2]),
	.datac(\inst1|ram~43_q ),
	.datad(\inst1|ram~59_q ),
	.cin(gnd),
	.combout(\inst1|ram~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~93 .lut_mask = 16'hBA98;
defparam \inst1|ram~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneiii_lcell_comb \inst1|ram~94 (
// Equation(s):
// \inst1|ram~94_combout  = (\inst1|addr_reg [2] & ((\inst1|ram~93_combout  & (\inst1|ram~67_q )) # (!\inst1|ram~93_combout  & ((\inst1|ram~51_q ))))) # (!\inst1|addr_reg [2] & (((\inst1|ram~93_combout ))))

	.dataa(\inst1|ram~67_q ),
	.datab(\inst1|ram~51_q ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|ram~93_combout ),
	.cin(gnd),
	.combout(\inst1|ram~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~94 .lut_mask = 16'hAFC0;
defparam \inst1|ram~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneiii_lcell_comb \inst1|ram~102 (
// Equation(s):
// \inst1|ram~102_combout  = (\inst1|addr_reg [0] & ((\inst1|ram~99_combout  & (\inst1|ram~101_combout )) # (!\inst1|ram~99_combout  & ((\inst1|ram~94_combout ))))) # (!\inst1|addr_reg [0] & (\inst1|ram~99_combout ))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~99_combout ),
	.datac(\inst1|ram~101_combout ),
	.datad(\inst1|ram~94_combout ),
	.cin(gnd),
	.combout(\inst1|ram~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~102 .lut_mask = 16'hE6C4;
defparam \inst1|ram~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \inst1|addr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|r_s_addr [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|addr_reg[4] .is_wysiwyg = "true";
defparam \inst1|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneiii_lcell_comb \inst1|ram~224 (
// Equation(s):
// \inst1|ram~224_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~224 .lut_mask = 16'h0F0F;
defparam \inst1|ram~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneiii_lcell_comb \inst1|ram~160 (
// Equation(s):
// \inst1|ram~160_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~143_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_we~combout ),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~143_combout ),
	.cin(gnd),
	.combout(\inst1|ram~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~160 .lut_mask = 16'h0C00;
defparam \inst1|ram~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \inst1|ram~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~224_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~39 .is_wysiwyg = "true";
defparam \inst1|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneiii_lcell_comb \inst1|ram~221 (
// Equation(s):
// \inst1|ram~221_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~221 .lut_mask = 16'h00FF;
defparam \inst1|ram~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneiii_lcell_comb \inst1|ram~158 (
// Equation(s):
// \inst1|ram~158_combout  = (!\inst|r_s_addr [4] & (\inst1|ram~119_combout  & \inst|r_s_we~combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst1|ram~119_combout ),
	.datad(\inst|r_s_we~combout ),
	.cin(gnd),
	.combout(\inst1|ram~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~158 .lut_mask = 16'h3000;
defparam \inst1|ram~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N23
dffeas \inst1|ram~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~221_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~37 .is_wysiwyg = "true";
defparam \inst1|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiii_lcell_comb \inst1|ram~222 (
// Equation(s):
// \inst1|ram~222_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~222 .lut_mask = 16'h00FF;
defparam \inst1|ram~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneiii_lcell_comb \inst1|ram~157 (
// Equation(s):
// \inst1|ram~157_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~127_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~127_combout ),
	.cin(gnd),
	.combout(\inst1|ram~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~157 .lut_mask = 16'h0A00;
defparam \inst1|ram~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \inst1|ram~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~222_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~35 .is_wysiwyg = "true";
defparam \inst1|ram~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneiii_lcell_comb \inst1|ram~223 (
// Equation(s):
// \inst1|ram~223_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~223 .lut_mask = 16'h00FF;
defparam \inst1|ram~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneiii_lcell_comb \inst1|ram~159 (
// Equation(s):
// \inst1|ram~159_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~135_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~135_combout ),
	.cin(gnd),
	.combout(\inst1|ram~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~159 .lut_mask = 16'h0A00;
defparam \inst1|ram~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \inst1|ram~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~33 .is_wysiwyg = "true";
defparam \inst1|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneiii_lcell_comb \inst1|ram~110 (
// Equation(s):
// \inst1|ram~110_combout  = (\inst1|addr_reg [0] & ((\inst1|ram~35_q ) # ((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & (((!\inst1|addr_reg [1] & \inst1|ram~33_q ))))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~35_q ),
	.datac(\inst1|addr_reg [1]),
	.datad(\inst1|ram~33_q ),
	.cin(gnd),
	.combout(\inst1|ram~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~110 .lut_mask = 16'hADA8;
defparam \inst1|ram~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneiii_lcell_comb \inst1|ram~111 (
// Equation(s):
// \inst1|ram~111_combout  = (\inst1|addr_reg [1] & ((\inst1|ram~110_combout  & (\inst1|ram~39_q )) # (!\inst1|ram~110_combout  & ((\inst1|ram~37_q ))))) # (!\inst1|addr_reg [1] & (((\inst1|ram~110_combout ))))

	.dataa(\inst1|addr_reg [1]),
	.datab(\inst1|ram~39_q ),
	.datac(\inst1|ram~37_q ),
	.datad(\inst1|ram~110_combout ),
	.cin(gnd),
	.combout(\inst1|ram~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~111 .lut_mask = 16'hDDA0;
defparam \inst1|ram~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N2
cycloneiii_lcell_comb \inst1|ram~209 (
// Equation(s):
// \inst1|ram~209_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~209 .lut_mask = 16'h00FF;
defparam \inst1|ram~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneiii_lcell_comb \inst1|ram~150 (
// Equation(s):
// \inst1|ram~150_combout  = (!\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~113_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~113_combout ),
	.cin(gnd),
	.combout(\inst1|ram~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~150 .lut_mask = 16'h3000;
defparam \inst1|ram~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \inst1|ram~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~209_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~21 .is_wysiwyg = "true";
defparam \inst1|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneiii_lcell_comb \inst1|ram~210 (
// Equation(s):
// \inst1|ram~210_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~210 .lut_mask = 16'h00FF;
defparam \inst1|ram~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneiii_lcell_comb \inst1|ram~149 (
// Equation(s):
// \inst1|ram~149_combout  = (!\inst|r_s_addr [4] & (\inst1|ram~123_combout  & \inst|r_s_we~combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst1|ram~123_combout ),
	.datad(\inst|r_s_we~combout ),
	.cin(gnd),
	.combout(\inst1|ram~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~149 .lut_mask = 16'h3000;
defparam \inst1|ram~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N1
dffeas \inst1|ram~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~19 .is_wysiwyg = "true";
defparam \inst1|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiii_lcell_comb \inst1|ram~211 (
// Equation(s):
// \inst1|ram~211_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~211 .lut_mask = 16'h0F0F;
defparam \inst1|ram~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiii_lcell_comb \inst1|ram~151 (
// Equation(s):
// \inst1|ram~151_combout  = (\inst|r_s_we~combout  & (\inst1|ram~129_combout  & !\inst|r_s_addr [4]))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst1|ram~129_combout ),
	.datad(\inst|r_s_addr [4]),
	.cin(gnd),
	.combout(\inst1|ram~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~151 .lut_mask = 16'h00A0;
defparam \inst1|ram~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \inst1|ram~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~211_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~17 .is_wysiwyg = "true";
defparam \inst1|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneiii_lcell_comb \inst1|ram~103 (
// Equation(s):
// \inst1|ram~103_combout  = (\inst1|addr_reg [1] & (((\inst1|addr_reg [0])))) # (!\inst1|addr_reg [1] & ((\inst1|addr_reg [0] & (\inst1|ram~19_q )) # (!\inst1|addr_reg [0] & ((\inst1|ram~17_q )))))

	.dataa(\inst1|addr_reg [1]),
	.datab(\inst1|ram~19_q ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|ram~17_q ),
	.cin(gnd),
	.combout(\inst1|ram~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~103 .lut_mask = 16'hE5E0;
defparam \inst1|ram~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneiii_lcell_comb \inst1|ram~212 (
// Equation(s):
// \inst1|ram~212_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~212 .lut_mask = 16'h00FF;
defparam \inst1|ram~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneiii_lcell_comb \inst1|ram~152 (
// Equation(s):
// \inst1|ram~152_combout  = (!\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~139_combout ))

	.dataa(\inst|r_s_addr [4]),
	.datab(gnd),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~139_combout ),
	.cin(gnd),
	.combout(\inst1|ram~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~152 .lut_mask = 16'h5000;
defparam \inst1|ram~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N11
dffeas \inst1|ram~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~23 .is_wysiwyg = "true";
defparam \inst1|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneiii_lcell_comb \inst1|ram~104 (
// Equation(s):
// \inst1|ram~104_combout  = (\inst1|ram~103_combout  & (((\inst1|ram~23_q ) # (!\inst1|addr_reg [1])))) # (!\inst1|ram~103_combout  & (\inst1|ram~21_q  & (\inst1|addr_reg [1])))

	.dataa(\inst1|ram~21_q ),
	.datab(\inst1|ram~103_combout ),
	.datac(\inst1|addr_reg [1]),
	.datad(\inst1|ram~23_q ),
	.cin(gnd),
	.combout(\inst1|ram~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~104 .lut_mask = 16'hEC2C;
defparam \inst1|ram~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneiii_lcell_comb \inst1|ram~214 (
// Equation(s):
// \inst1|ram~214_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~214 .lut_mask = 16'h00FF;
defparam \inst1|ram~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneiii_lcell_comb \inst1|ram~145 (
// Equation(s):
// \inst1|ram~145_combout  = (!\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~115_combout ))

	.dataa(gnd),
	.datab(\inst|r_s_addr [4]),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~115_combout ),
	.cin(gnd),
	.combout(\inst1|ram~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~145 .lut_mask = 16'h3000;
defparam \inst1|ram~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N19
dffeas \inst1|ram~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~29 .is_wysiwyg = "true";
defparam \inst1|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneiii_lcell_comb \inst1|ram~215 (
// Equation(s):
// \inst1|ram~215_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~215 .lut_mask = 16'h00FF;
defparam \inst1|ram~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneiii_lcell_comb \inst1|ram~147 (
// Equation(s):
// \inst1|ram~147_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~131_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~131_combout ),
	.cin(gnd),
	.combout(\inst1|ram~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~147 .lut_mask = 16'h0A00;
defparam \inst1|ram~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \inst1|ram~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~25 .is_wysiwyg = "true";
defparam \inst1|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiii_lcell_comb \inst1|ram~105 (
// Equation(s):
// \inst1|ram~105_combout  = (\inst1|addr_reg [0] & (((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & ((\inst1|addr_reg [1] & (\inst1|ram~29_q )) # (!\inst1|addr_reg [1] & ((\inst1|ram~25_q )))))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~29_q ),
	.datac(\inst1|ram~25_q ),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~105 .lut_mask = 16'hEE50;
defparam \inst1|ram~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiii_lcell_comb \inst1|ram~213 (
// Equation(s):
// \inst1|ram~213_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~213 .lut_mask = 16'h00FF;
defparam \inst1|ram~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiii_lcell_comb \inst1|ram~146 (
// Equation(s):
// \inst1|ram~146_combout  = (!\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~121_combout ))

	.dataa(\inst|r_s_addr [4]),
	.datab(gnd),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~121_combout ),
	.cin(gnd),
	.combout(\inst1|ram~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~146 .lut_mask = 16'h5000;
defparam \inst1|ram~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \inst1|ram~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~213_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~27 .is_wysiwyg = "true";
defparam \inst1|ram~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneiii_lcell_comb \inst1|ram~216 (
// Equation(s):
// \inst1|ram~216_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~216 .lut_mask = 16'h00FF;
defparam \inst1|ram~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneiii_lcell_comb \inst1|ram~148 (
// Equation(s):
// \inst1|ram~148_combout  = (\inst|r_s_we~combout  & (\inst1|ram~137_combout  & !\inst|r_s_addr [4]))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst1|ram~137_combout ),
	.datad(\inst|r_s_addr [4]),
	.cin(gnd),
	.combout(\inst1|ram~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~148 .lut_mask = 16'h00A0;
defparam \inst1|ram~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \inst1|ram~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~31 .is_wysiwyg = "true";
defparam \inst1|ram~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiii_lcell_comb \inst1|ram~106 (
// Equation(s):
// \inst1|ram~106_combout  = (\inst1|addr_reg [0] & ((\inst1|ram~105_combout  & ((\inst1|ram~31_q ))) # (!\inst1|ram~105_combout  & (\inst1|ram~27_q )))) # (!\inst1|addr_reg [0] & (\inst1|ram~105_combout ))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~105_combout ),
	.datac(\inst1|ram~27_q ),
	.datad(\inst1|ram~31_q ),
	.cin(gnd),
	.combout(\inst1|ram~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~106 .lut_mask = 16'hEC64;
defparam \inst1|ram~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \inst1|ram~219 (
// Equation(s):
// \inst1|ram~219_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~219 .lut_mask = 16'h00FF;
defparam \inst1|ram~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiii_lcell_comb \inst1|ram~155 (
// Equation(s):
// \inst1|ram~155_combout  = (!\inst|r_s_addr [4] & (\inst|r_s_we~combout  & \inst1|ram~133_combout ))

	.dataa(\inst|r_s_addr [4]),
	.datab(gnd),
	.datac(\inst|r_s_we~combout ),
	.datad(\inst1|ram~133_combout ),
	.cin(gnd),
	.combout(\inst1|ram~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~155 .lut_mask = 16'h5000;
defparam \inst1|ram~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \inst1|ram~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~219_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~9 .is_wysiwyg = "true";
defparam \inst1|ram~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \inst1|ram~218 (
// Equation(s):
// \inst1|ram~218_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~218 .lut_mask = 16'h00FF;
defparam \inst1|ram~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiii_lcell_comb \inst1|ram~153 (
// Equation(s):
// \inst1|ram~153_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~117_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~117_combout ),
	.cin(gnd),
	.combout(\inst1|ram~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~153 .lut_mask = 16'h0A00;
defparam \inst1|ram~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \inst1|ram~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~13 .is_wysiwyg = "true";
defparam \inst1|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiii_lcell_comb \inst1|ram~107 (
// Equation(s):
// \inst1|ram~107_combout  = (\inst1|addr_reg [0] & (((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & ((\inst1|addr_reg [1] & ((\inst1|ram~13_q ))) # (!\inst1|addr_reg [1] & (\inst1|ram~9_q ))))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~9_q ),
	.datac(\inst1|ram~13_q ),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~107 .lut_mask = 16'hFA44;
defparam \inst1|ram~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneiii_lcell_comb \inst1|ram~217 (
// Equation(s):
// \inst1|ram~217_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~217 .lut_mask = 16'h00FF;
defparam \inst1|ram~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneiii_lcell_comb \inst1|ram~154 (
// Equation(s):
// \inst1|ram~154_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~125_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~125_combout ),
	.cin(gnd),
	.combout(\inst1|ram~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~154 .lut_mask = 16'h0A00;
defparam \inst1|ram~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \inst1|ram~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~217_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~11 .is_wysiwyg = "true";
defparam \inst1|ram~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiii_lcell_comb \inst1|ram~220 (
// Equation(s):
// \inst1|ram~220_combout  = !\inst2|r_lfsr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [6]),
	.cin(gnd),
	.combout(\inst1|ram~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~220 .lut_mask = 16'h00FF;
defparam \inst1|ram~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiii_lcell_comb \inst1|ram~156 (
// Equation(s):
// \inst1|ram~156_combout  = (\inst|r_s_we~combout  & (!\inst|r_s_addr [4] & \inst1|ram~141_combout ))

	.dataa(\inst|r_s_we~combout ),
	.datab(gnd),
	.datac(\inst|r_s_addr [4]),
	.datad(\inst1|ram~141_combout ),
	.cin(gnd),
	.combout(\inst1|ram~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~156 .lut_mask = 16'h0A00;
defparam \inst1|ram~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \inst1|ram~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~220_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~15 .is_wysiwyg = "true";
defparam \inst1|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiii_lcell_comb \inst1|ram~108 (
// Equation(s):
// \inst1|ram~108_combout  = (\inst1|ram~107_combout  & (((\inst1|ram~15_q ) # (!\inst1|addr_reg [0])))) # (!\inst1|ram~107_combout  & (\inst1|ram~11_q  & (\inst1|addr_reg [0])))

	.dataa(\inst1|ram~107_combout ),
	.datab(\inst1|ram~11_q ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|ram~15_q ),
	.cin(gnd),
	.combout(\inst1|ram~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~108 .lut_mask = 16'hEA4A;
defparam \inst1|ram~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiii_lcell_comb \inst1|ram~109 (
// Equation(s):
// \inst1|ram~109_combout  = (\inst1|addr_reg [3] & ((\inst1|ram~106_combout ) # ((\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & (((!\inst1|addr_reg [2] & \inst1|ram~108_combout ))))

	.dataa(\inst1|ram~106_combout ),
	.datab(\inst1|addr_reg [3]),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|ram~108_combout ),
	.cin(gnd),
	.combout(\inst1|ram~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~109 .lut_mask = 16'hCBC8;
defparam \inst1|ram~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneiii_lcell_comb \inst1|ram~112 (
// Equation(s):
// \inst1|ram~112_combout  = (\inst1|addr_reg [2] & ((\inst1|ram~109_combout  & (\inst1|ram~111_combout )) # (!\inst1|ram~109_combout  & ((\inst1|ram~104_combout ))))) # (!\inst1|addr_reg [2] & (((\inst1|ram~109_combout ))))

	.dataa(\inst1|ram~111_combout ),
	.datab(\inst1|ram~104_combout ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|ram~109_combout ),
	.cin(gnd),
	.combout(\inst1|ram~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~112 .lut_mask = 16'hAFC0;
defparam \inst1|ram~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiii_lcell_comb \inst1|ram~171 (
// Equation(s):
// \inst1|ram~171_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~171 .lut_mask = 16'h00FF;
defparam \inst1|ram~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \inst1|ram~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~171_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~134_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~40 .is_wysiwyg = "true";
defparam \inst1|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneiii_lcell_comb \inst1|ram~170 (
// Equation(s):
// \inst1|ram~170_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~170 .lut_mask = 16'h00FF;
defparam \inst1|ram~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \inst1|ram~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~132_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~56 .is_wysiwyg = "true";
defparam \inst1|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneiii_lcell_comb \inst1|ram~76 (
// Equation(s):
// \inst1|ram~76_combout  = (\inst1|addr_reg [2] & (((\inst1|addr_reg [3])))) # (!\inst1|addr_reg [2] & ((\inst1|addr_reg [3] & ((\inst1|ram~56_q ))) # (!\inst1|addr_reg [3] & (\inst1|ram~40_q ))))

	.dataa(\inst1|ram~40_q ),
	.datab(\inst1|ram~56_q ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|addr_reg [3]),
	.cin(gnd),
	.combout(\inst1|ram~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~76 .lut_mask = 16'hFC0A;
defparam \inst1|ram~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneiii_lcell_comb \inst1|ram~169 (
// Equation(s):
// \inst1|ram~169_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~169 .lut_mask = 16'h00FF;
defparam \inst1|ram~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \inst1|ram~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~169_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~130_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~48 .is_wysiwyg = "true";
defparam \inst1|ram~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneiii_lcell_comb \inst1|ram~172 (
// Equation(s):
// \inst1|ram~172_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~172 .lut_mask = 16'h00FF;
defparam \inst1|ram~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \inst1|ram~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~136_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~64 .is_wysiwyg = "true";
defparam \inst1|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiii_lcell_comb \inst1|ram~77 (
// Equation(s):
// \inst1|ram~77_combout  = (\inst1|ram~76_combout  & (((\inst1|ram~64_q )) # (!\inst1|addr_reg [2]))) # (!\inst1|ram~76_combout  & (\inst1|addr_reg [2] & (\inst1|ram~48_q )))

	.dataa(\inst1|ram~76_combout ),
	.datab(\inst1|addr_reg [2]),
	.datac(\inst1|ram~48_q ),
	.datad(\inst1|ram~64_q ),
	.cin(gnd),
	.combout(\inst1|ram~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~77 .lut_mask = 16'hEA62;
defparam \inst1|ram~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneiii_lcell_comb \inst1|ram~168 (
// Equation(s):
// \inst1|ram~168_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~168 .lut_mask = 16'h00FF;
defparam \inst1|ram~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \inst1|ram~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~128_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~66 .is_wysiwyg = "true";
defparam \inst1|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneiii_lcell_comb \inst1|ram~167 (
// Equation(s):
// \inst1|ram~167_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~167 .lut_mask = 16'h00FF;
defparam \inst1|ram~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \inst1|ram~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~126_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~42 .is_wysiwyg = "true";
defparam \inst1|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneiii_lcell_comb \inst1|ram~166 (
// Equation(s):
// \inst1|ram~166_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~166 .lut_mask = 16'h00FF;
defparam \inst1|ram~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N25
dffeas \inst1|ram~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~124_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~50 .is_wysiwyg = "true";
defparam \inst1|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneiii_lcell_comb \inst1|ram~74 (
// Equation(s):
// \inst1|ram~74_combout  = (\inst1|addr_reg [3] & (((\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & ((\inst1|addr_reg [2] & ((\inst1|ram~50_q ))) # (!\inst1|addr_reg [2] & (\inst1|ram~42_q ))))

	.dataa(\inst1|ram~42_q ),
	.datab(\inst1|addr_reg [3]),
	.datac(\inst1|ram~50_q ),
	.datad(\inst1|addr_reg [2]),
	.cin(gnd),
	.combout(\inst1|ram~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~74 .lut_mask = 16'hFC22;
defparam \inst1|ram~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneiii_lcell_comb \inst1|ram~165 (
// Equation(s):
// \inst1|ram~165_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~165 .lut_mask = 16'h00FF;
defparam \inst1|ram~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \inst1|ram~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~122_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~58 .is_wysiwyg = "true";
defparam \inst1|ram~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiii_lcell_comb \inst1|ram~75 (
// Equation(s):
// \inst1|ram~75_combout  = (\inst1|ram~74_combout  & ((\inst1|ram~66_q ) # ((!\inst1|addr_reg [3])))) # (!\inst1|ram~74_combout  & (((\inst1|addr_reg [3] & \inst1|ram~58_q ))))

	.dataa(\inst1|ram~66_q ),
	.datab(\inst1|ram~74_combout ),
	.datac(\inst1|addr_reg [3]),
	.datad(\inst1|ram~58_q ),
	.cin(gnd),
	.combout(\inst1|ram~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~75 .lut_mask = 16'hBC8C;
defparam \inst1|ram~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiii_lcell_comb \inst1|ram~78 (
// Equation(s):
// \inst1|ram~78_combout  = (\inst1|addr_reg [0] & (((\inst1|ram~75_combout ) # (\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & (\inst1|ram~77_combout  & ((!\inst1|addr_reg [1]))))

	.dataa(\inst1|ram~77_combout ),
	.datab(\inst1|ram~75_combout ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~78 .lut_mask = 16'hF0CA;
defparam \inst1|ram~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneiii_lcell_comb \inst1|ram~164 (
// Equation(s):
// \inst1|ram~164_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~164 .lut_mask = 16'h00FF;
defparam \inst1|ram~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \inst1|ram~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~120_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~68 .is_wysiwyg = "true";
defparam \inst1|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiii_lcell_comb \inst1|ram~161 (
// Equation(s):
// \inst1|ram~161_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~161 .lut_mask = 16'h0F0F;
defparam \inst1|ram~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \inst1|ram~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~114_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~52 .is_wysiwyg = "true";
defparam \inst1|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneiii_lcell_comb \inst1|ram~162 (
// Equation(s):
// \inst1|ram~162_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~162 .lut_mask = 16'h0F0F;
defparam \inst1|ram~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N17
dffeas \inst1|ram~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~116_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~60 .is_wysiwyg = "true";
defparam \inst1|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiii_lcell_comb \inst1|ram~163 (
// Equation(s):
// \inst1|ram~163_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~163 .lut_mask = 16'h0F0F;
defparam \inst1|ram~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \inst1|ram~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~118_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~44 .is_wysiwyg = "true";
defparam \inst1|ram~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiii_lcell_comb \inst1|ram~72 (
// Equation(s):
// \inst1|ram~72_combout  = (\inst1|addr_reg [2] & (((\inst1|addr_reg [3])))) # (!\inst1|addr_reg [2] & ((\inst1|addr_reg [3] & (\inst1|ram~60_q )) # (!\inst1|addr_reg [3] & ((\inst1|ram~44_q )))))

	.dataa(\inst1|addr_reg [2]),
	.datab(\inst1|ram~60_q ),
	.datac(\inst1|addr_reg [3]),
	.datad(\inst1|ram~44_q ),
	.cin(gnd),
	.combout(\inst1|ram~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~72 .lut_mask = 16'hE5E0;
defparam \inst1|ram~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiii_lcell_comb \inst1|ram~73 (
// Equation(s):
// \inst1|ram~73_combout  = (\inst1|addr_reg [2] & ((\inst1|ram~72_combout  & (\inst1|ram~68_q )) # (!\inst1|ram~72_combout  & ((\inst1|ram~52_q ))))) # (!\inst1|addr_reg [2] & (((\inst1|ram~72_combout ))))

	.dataa(\inst1|addr_reg [2]),
	.datab(\inst1|ram~68_q ),
	.datac(\inst1|ram~52_q ),
	.datad(\inst1|ram~72_combout ),
	.cin(gnd),
	.combout(\inst1|ram~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~73 .lut_mask = 16'hDDA0;
defparam \inst1|ram~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiii_lcell_comb \inst1|ram~176 (
// Equation(s):
// \inst1|ram~176_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~176 .lut_mask = 16'h00FF;
defparam \inst1|ram~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \inst1|ram~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~144_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~70 .is_wysiwyg = "true";
defparam \inst1|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneiii_lcell_comb \inst1|ram~174 (
// Equation(s):
// \inst1|ram~174_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~174 .lut_mask = 16'h0F0F;
defparam \inst1|ram~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N25
dffeas \inst1|ram~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~140_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~54 .is_wysiwyg = "true";
defparam \inst1|ram~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneiii_lcell_comb \inst1|ram~175 (
// Equation(s):
// \inst1|ram~175_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~175 .lut_mask = 16'h00FF;
defparam \inst1|ram~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N5
dffeas \inst1|ram~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~175_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~142_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~46 .is_wysiwyg = "true";
defparam \inst1|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiii_lcell_comb \inst1|ram~79 (
// Equation(s):
// \inst1|ram~79_combout  = (\inst1|addr_reg [3] & (((\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & ((\inst1|addr_reg [2] & (\inst1|ram~54_q )) # (!\inst1|addr_reg [2] & ((\inst1|ram~46_q )))))

	.dataa(\inst1|addr_reg [3]),
	.datab(\inst1|ram~54_q ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|ram~46_q ),
	.cin(gnd),
	.combout(\inst1|ram~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~79 .lut_mask = 16'hE5E0;
defparam \inst1|ram~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneiii_lcell_comb \inst1|ram~173 (
// Equation(s):
// \inst1|ram~173_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~173 .lut_mask = 16'h00FF;
defparam \inst1|ram~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \inst1|ram~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~173_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~138_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~62 .is_wysiwyg = "true";
defparam \inst1|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiii_lcell_comb \inst1|ram~80 (
// Equation(s):
// \inst1|ram~80_combout  = (\inst1|ram~79_combout  & ((\inst1|ram~70_q ) # ((!\inst1|addr_reg [3])))) # (!\inst1|ram~79_combout  & (((\inst1|addr_reg [3] & \inst1|ram~62_q ))))

	.dataa(\inst1|ram~70_q ),
	.datab(\inst1|ram~79_combout ),
	.datac(\inst1|addr_reg [3]),
	.datad(\inst1|ram~62_q ),
	.cin(gnd),
	.combout(\inst1|ram~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~80 .lut_mask = 16'hBC8C;
defparam \inst1|ram~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneiii_lcell_comb \inst1|ram~81 (
// Equation(s):
// \inst1|ram~81_combout  = (\inst1|ram~78_combout  & (((\inst1|ram~80_combout )) # (!\inst1|addr_reg [1]))) # (!\inst1|ram~78_combout  & (\inst1|addr_reg [1] & (\inst1|ram~73_combout )))

	.dataa(\inst1|ram~78_combout ),
	.datab(\inst1|addr_reg [1]),
	.datac(\inst1|ram~73_combout ),
	.datad(\inst1|ram~80_combout ),
	.cin(gnd),
	.combout(\inst1|ram~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~81 .lut_mask = 16'hEA62;
defparam \inst1|ram~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneiii_lcell_comb \inst1|ram~189 (
// Equation(s):
// \inst1|ram~189_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~189 .lut_mask = 16'h00FF;
defparam \inst1|ram~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \inst1|ram~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~189_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~34 .is_wysiwyg = "true";
defparam \inst1|ram~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneiii_lcell_comb \inst1|ram~191 (
// Equation(s):
// \inst1|ram~191_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~191 .lut_mask = 16'h00FF;
defparam \inst1|ram~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \inst1|ram~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~191_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~32 .is_wysiwyg = "true";
defparam \inst1|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiii_lcell_comb \inst1|ram~190 (
// Equation(s):
// \inst1|ram~190_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~190 .lut_mask = 16'h0F0F;
defparam \inst1|ram~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \inst1|ram~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~36 .is_wysiwyg = "true";
defparam \inst1|ram~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiii_lcell_comb \inst1|ram~89 (
// Equation(s):
// \inst1|ram~89_combout  = (\inst1|addr_reg [1] & (((\inst1|addr_reg [0]) # (\inst1|ram~36_q )))) # (!\inst1|addr_reg [1] & (\inst1|ram~32_q  & (!\inst1|addr_reg [0])))

	.dataa(\inst1|ram~32_q ),
	.datab(\inst1|addr_reg [1]),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|ram~36_q ),
	.cin(gnd),
	.combout(\inst1|ram~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~89 .lut_mask = 16'hCEC2;
defparam \inst1|ram~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneiii_lcell_comb \inst1|ram~192 (
// Equation(s):
// \inst1|ram~192_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~192 .lut_mask = 16'h00FF;
defparam \inst1|ram~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \inst1|ram~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~160_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~38 .is_wysiwyg = "true";
defparam \inst1|ram~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiii_lcell_comb \inst1|ram~90 (
// Equation(s):
// \inst1|ram~90_combout  = (\inst1|ram~89_combout  & (((\inst1|ram~38_q ) # (!\inst1|addr_reg [0])))) # (!\inst1|ram~89_combout  & (\inst1|ram~34_q  & (\inst1|addr_reg [0])))

	.dataa(\inst1|ram~34_q ),
	.datab(\inst1|ram~89_combout ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|ram~38_q ),
	.cin(gnd),
	.combout(\inst1|ram~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~90 .lut_mask = 16'hEC2C;
defparam \inst1|ram~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneiii_lcell_comb \inst1|ram~177 (
// Equation(s):
// \inst1|ram~177_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~177 .lut_mask = 16'h00FF;
defparam \inst1|ram~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N13
dffeas \inst1|ram~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~177_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~28 .is_wysiwyg = "true";
defparam \inst1|ram~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneiii_lcell_comb \inst1|ram~180 (
// Equation(s):
// \inst1|ram~180_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~180 .lut_mask = 16'h00FF;
defparam \inst1|ram~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \inst1|ram~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~30 .is_wysiwyg = "true";
defparam \inst1|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiii_lcell_comb \inst1|ram~178 (
// Equation(s):
// \inst1|ram~178_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~178 .lut_mask = 16'h00FF;
defparam \inst1|ram~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \inst1|ram~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~146_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~26 .is_wysiwyg = "true";
defparam \inst1|ram~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneiii_lcell_comb \inst1|ram~179 (
// Equation(s):
// \inst1|ram~179_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~179 .lut_mask = 16'h00FF;
defparam \inst1|ram~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \inst1|ram~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~179_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~24 .is_wysiwyg = "true";
defparam \inst1|ram~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiii_lcell_comb \inst1|ram~82 (
// Equation(s):
// \inst1|ram~82_combout  = (\inst1|addr_reg [0] & ((\inst1|ram~26_q ) # ((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & (((!\inst1|addr_reg [1] & \inst1|ram~24_q ))))

	.dataa(\inst1|addr_reg [0]),
	.datab(\inst1|ram~26_q ),
	.datac(\inst1|addr_reg [1]),
	.datad(\inst1|ram~24_q ),
	.cin(gnd),
	.combout(\inst1|ram~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~82 .lut_mask = 16'hADA8;
defparam \inst1|ram~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiii_lcell_comb \inst1|ram~83 (
// Equation(s):
// \inst1|ram~83_combout  = (\inst1|addr_reg [1] & ((\inst1|ram~82_combout  & ((\inst1|ram~30_q ))) # (!\inst1|ram~82_combout  & (\inst1|ram~28_q )))) # (!\inst1|addr_reg [1] & (((\inst1|ram~82_combout ))))

	.dataa(\inst1|ram~28_q ),
	.datab(\inst1|ram~30_q ),
	.datac(\inst1|addr_reg [1]),
	.datad(\inst1|ram~82_combout ),
	.cin(gnd),
	.combout(\inst1|ram~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~83 .lut_mask = 16'hCFA0;
defparam \inst1|ram~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiii_lcell_comb \inst1|ram~188 (
// Equation(s):
// \inst1|ram~188_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~188 .lut_mask = 16'h0F0F;
defparam \inst1|ram~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \inst1|ram~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~14 .is_wysiwyg = "true";
defparam \inst1|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneiii_lcell_comb \inst1|ram~186 (
// Equation(s):
// \inst1|ram~186_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~186 .lut_mask = 16'h0F0F;
defparam \inst1|ram~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N29
dffeas \inst1|ram~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~10 .is_wysiwyg = "true";
defparam \inst1|ram~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiii_lcell_comb \inst1|ram~187 (
// Equation(s):
// \inst1|ram~187_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~187 .lut_mask = 16'h00FF;
defparam \inst1|ram~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \inst1|ram~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~187_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~8 .is_wysiwyg = "true";
defparam \inst1|ram~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiii_lcell_comb \inst1|ram~86 (
// Equation(s):
// \inst1|ram~86_combout  = (\inst1|addr_reg [0] & ((\inst1|ram~10_q ) # ((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & (((\inst1|ram~8_q  & !\inst1|addr_reg [1]))))

	.dataa(\inst1|ram~10_q ),
	.datab(\inst1|ram~8_q ),
	.datac(\inst1|addr_reg [0]),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~86 .lut_mask = 16'hF0AC;
defparam \inst1|ram~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiii_lcell_comb \inst1|ram~185 (
// Equation(s):
// \inst1|ram~185_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~185 .lut_mask = 16'h00FF;
defparam \inst1|ram~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \inst1|ram~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~185_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~12 .is_wysiwyg = "true";
defparam \inst1|ram~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiii_lcell_comb \inst1|ram~87 (
// Equation(s):
// \inst1|ram~87_combout  = (\inst1|ram~86_combout  & ((\inst1|ram~14_q ) # ((!\inst1|addr_reg [1])))) # (!\inst1|ram~86_combout  & (((\inst1|addr_reg [1] & \inst1|ram~12_q ))))

	.dataa(\inst1|ram~14_q ),
	.datab(\inst1|ram~86_combout ),
	.datac(\inst1|addr_reg [1]),
	.datad(\inst1|ram~12_q ),
	.cin(gnd),
	.combout(\inst1|ram~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~87 .lut_mask = 16'hBC8C;
defparam \inst1|ram~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneiii_lcell_comb \inst1|ram~181 (
// Equation(s):
// \inst1|ram~181_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~181 .lut_mask = 16'h00FF;
defparam \inst1|ram~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y23_N15
dffeas \inst1|ram~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~181_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~18 .is_wysiwyg = "true";
defparam \inst1|ram~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiii_lcell_comb \inst1|ram~183 (
// Equation(s):
// \inst1|ram~183_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~183 .lut_mask = 16'h00FF;
defparam \inst1|ram~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \inst1|ram~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~183_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~16 .is_wysiwyg = "true";
defparam \inst1|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N14
cycloneiii_lcell_comb \inst1|ram~182 (
// Equation(s):
// \inst1|ram~182_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|r_lfsr [5]),
	.cin(gnd),
	.combout(\inst1|ram~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~182 .lut_mask = 16'h00FF;
defparam \inst1|ram~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \inst1|ram~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~20 .is_wysiwyg = "true";
defparam \inst1|ram~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneiii_lcell_comb \inst1|ram~84 (
// Equation(s):
// \inst1|ram~84_combout  = (\inst1|addr_reg [0] & (((\inst1|addr_reg [1])))) # (!\inst1|addr_reg [0] & ((\inst1|addr_reg [1] & ((\inst1|ram~20_q ))) # (!\inst1|addr_reg [1] & (\inst1|ram~16_q ))))

	.dataa(\inst1|ram~16_q ),
	.datab(\inst1|addr_reg [0]),
	.datac(\inst1|ram~20_q ),
	.datad(\inst1|addr_reg [1]),
	.cin(gnd),
	.combout(\inst1|ram~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~84 .lut_mask = 16'hFC22;
defparam \inst1|ram~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneiii_lcell_comb \inst1|ram~184 (
// Equation(s):
// \inst1|ram~184_combout  = !\inst2|r_lfsr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|r_lfsr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|ram~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~184 .lut_mask = 16'h0F0F;
defparam \inst1|ram~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N31
dffeas \inst1|ram~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|ram~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|ram~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|ram~22 .is_wysiwyg = "true";
defparam \inst1|ram~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneiii_lcell_comb \inst1|ram~85 (
// Equation(s):
// \inst1|ram~85_combout  = (\inst1|ram~84_combout  & (((\inst1|ram~22_q ) # (!\inst1|addr_reg [0])))) # (!\inst1|ram~84_combout  & (\inst1|ram~18_q  & ((\inst1|addr_reg [0]))))

	.dataa(\inst1|ram~18_q ),
	.datab(\inst1|ram~84_combout ),
	.datac(\inst1|ram~22_q ),
	.datad(\inst1|addr_reg [0]),
	.cin(gnd),
	.combout(\inst1|ram~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~85 .lut_mask = 16'hE2CC;
defparam \inst1|ram~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiii_lcell_comb \inst1|ram~88 (
// Equation(s):
// \inst1|ram~88_combout  = (\inst1|addr_reg [3] & (((\inst1|addr_reg [2])))) # (!\inst1|addr_reg [3] & ((\inst1|addr_reg [2] & ((\inst1|ram~85_combout ))) # (!\inst1|addr_reg [2] & (\inst1|ram~87_combout ))))

	.dataa(\inst1|addr_reg [3]),
	.datab(\inst1|ram~87_combout ),
	.datac(\inst1|addr_reg [2]),
	.datad(\inst1|ram~85_combout ),
	.cin(gnd),
	.combout(\inst1|ram~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~88 .lut_mask = 16'hF4A4;
defparam \inst1|ram~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiii_lcell_comb \inst1|ram~91 (
// Equation(s):
// \inst1|ram~91_combout  = (\inst1|ram~88_combout  & ((\inst1|ram~90_combout ) # ((!\inst1|addr_reg [3])))) # (!\inst1|ram~88_combout  & (((\inst1|ram~83_combout  & \inst1|addr_reg [3]))))

	.dataa(\inst1|ram~90_combout ),
	.datab(\inst1|ram~83_combout ),
	.datac(\inst1|ram~88_combout ),
	.datad(\inst1|addr_reg [3]),
	.cin(gnd),
	.combout(\inst1|ram~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~91 .lut_mask = 16'hACF0;
defparam \inst1|ram~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cycloneiii_lcell_comb \inst1|ram~92 (
// Equation(s):
// \inst1|ram~92_combout  = (\inst1|addr_reg [4] & (\inst1|ram~81_combout )) # (!\inst1|addr_reg [4] & ((\inst1|ram~91_combout )))

	.dataa(\inst1|addr_reg [4]),
	.datab(gnd),
	.datac(\inst1|ram~81_combout ),
	.datad(\inst1|ram~91_combout ),
	.cin(gnd),
	.combout(\inst1|ram~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|ram~92 .lut_mask = 16'hF5A0;
defparam \inst1|ram~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneiii_lcell_comb \inst8|Mux0~0 (
// Equation(s):
// \inst8|Mux0~0_combout  = (\inst1|ram~92_combout ) # ((\inst1|addr_reg [4] & (\inst1|ram~102_combout )) # (!\inst1|addr_reg [4] & ((\inst1|ram~112_combout ))))

	.dataa(\inst1|ram~102_combout ),
	.datab(\inst1|addr_reg [4]),
	.datac(\inst1|ram~112_combout ),
	.datad(\inst1|ram~92_combout ),
	.cin(gnd),
	.combout(\inst8|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux0~0 .lut_mask = 16'hFFB8;
defparam \inst8|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneiii_lcell_comb \inst8|Mux1~0 (
// Equation(s):
// \inst8|Mux1~0_combout  = (\inst1|ram~92_combout  & ((\inst1|addr_reg [4] & (!\inst1|ram~102_combout )) # (!\inst1|addr_reg [4] & ((!\inst1|ram~112_combout )))))

	.dataa(\inst1|ram~102_combout ),
	.datab(\inst1|addr_reg [4]),
	.datac(\inst1|ram~112_combout ),
	.datad(\inst1|ram~92_combout ),
	.cin(gnd),
	.combout(\inst8|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux1~0 .lut_mask = 16'h4700;
defparam \inst8|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cycloneiii_lcell_comb \inst8|Mux2~0 (
// Equation(s):
// \inst8|Mux2~0_combout  = (!\inst1|ram~92_combout  & ((\inst1|addr_reg [4] & (\inst1|ram~102_combout )) # (!\inst1|addr_reg [4] & ((\inst1|ram~112_combout )))))

	.dataa(\inst1|ram~102_combout ),
	.datab(\inst1|addr_reg [4]),
	.datac(\inst1|ram~112_combout ),
	.datad(\inst1|ram~92_combout ),
	.cin(gnd),
	.combout(\inst8|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux2~0 .lut_mask = 16'h00B8;
defparam \inst8|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cycloneiii_lcell_comb \inst8|Mux3~0 (
// Equation(s):
// \inst8|Mux3~0_combout  = (\inst1|ram~92_combout  & ((\inst1|addr_reg [4] & (\inst1|ram~102_combout )) # (!\inst1|addr_reg [4] & ((\inst1|ram~112_combout )))))

	.dataa(\inst1|ram~102_combout ),
	.datab(\inst1|addr_reg [4]),
	.datac(\inst1|ram~112_combout ),
	.datad(\inst1|ram~92_combout ),
	.cin(gnd),
	.combout(\inst8|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|Mux3~0 .lut_mask = 16'hB800;
defparam \inst8|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
cycloneiii_io_ibuf \button_0~input (
	.i(button_0),
	.ibar(gnd),
	.o(\button_0~input_o ));
// synopsys translate_off
defparam \button_0~input .bus_hold = "false";
defparam \button_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneiii_io_ibuf \button_1~input (
	.i(button_1),
	.ibar(gnd),
	.o(\button_1~input_o ));
// synopsys translate_off
defparam \button_1~input .bus_hold = "false";
defparam \button_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneiii_io_ibuf \button_2~input (
	.i(button_2),
	.ibar(gnd),
	.o(\button_2~input_o ));
// synopsys translate_off
defparam \button_2~input .bus_hold = "false";
defparam \button_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N22
cycloneiii_io_ibuf \button_3~input (
	.i(button_3),
	.ibar(gnd),
	.o(\button_3~input_o ));
// synopsys translate_off
defparam \button_3~input .bus_hold = "false";
defparam \button_3~input .simulate_z_as = "z";
// synopsys translate_on

assign led0 = \led0~output_o ;

assign led1 = \led1~output_o ;

assign led2 = \led2~output_o ;

assign led3 = \led3~output_o ;

assign score[4] = \score[4]~output_o ;

assign score[3] = \score[3]~output_o ;

assign score[2] = \score[2]~output_o ;

assign score[1] = \score[1]~output_o ;

assign score[0] = \score[0]~output_o ;

endmodule
