read -sv run_verilog_mid/adder_32b_8_86_6e178f4684d85b6891a568d383e8a972.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_6e178f4684d85b6891a568d383e8a972_yosys.v
