 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : fpu_mul
Version: T-2022.03-SP4
Date   : Mon Aug 11 19:09:48 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==================================================
==== Summary Reporting for Corner ss0p72v125c ====
==================================================

========================================================= Summary Table for Corner ss0p72v125c =========================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func_mode, Scenario: func_mode::ss0p72v125c
rclk                                    M,D      1613     10       67     18.56     53.99      0.25      0.18         0         0   4123.23
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       1613     10       67     18.56     53.99      0.25      0.18         0         0   4123.23


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
Warning: The scenario turbo_mode::ss0p72vm40c has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==================================================
==== Summary Reporting for Corner ss0p72vm40c ====
==================================================

========================================================= Summary Table for Corner ss0p72vm40c =========================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: turbo_mode, Scenario: turbo_mode::ss0p72vm40c
rclk                                    M,D      1613     10       67     18.56     53.99      0.24      0.17         0         0   4123.23
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       1613     10       67     18.56     53.99      0.24      0.17         0         0   4123.23


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
