Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/ATHENA_X-IFU/Documents/Noemie2020/solution_registre_simple/row-addressing/project_row_addressing/div_freq_RS_tb_isim_beh.exe" -prj "C:/Users/ATHENA_X-IFU/Documents/Noemie2020/solution_registre_simple/row-addressing/project_row_addressing/div_freq_RS_tb_beh.prj" "work.div_freq_RS_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ATHENA_X-IFU/Documents/Noemie2020/solution_registre_simple/row-addressing/project_row_addressing/../src/div_freq_RS.vhd" into library work
Parsing VHDL file "C:/Users/ATHENA_X-IFU/Documents/Noemie2020/solution_registre_simple/row-addressing/project_row_addressing/../src/div_freq_RS_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity div_freq_RS [div_freq_rs_default]
Compiling architecture behavior of entity div_freq_rs_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable C:/Users/ATHENA_X-IFU/Documents/Noemie2020/solution_registre_simple/row-addressing/project_row_addressing/div_freq_RS_tb_isim_beh.exe
Fuse Memory Usage: 35548 KB
Fuse CPU Usage: 468 ms
