// Seed: 4252339145
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : -1] id_12 = -1, id_13, id_14;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1
    , id_13,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output wor id_11
);
  assign id_13 = -1'b0;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
