// Seed: 1728907305
module module_0 #(
    parameter id_22 = 32'd47,
    parameter id_23 = 32'd70
) (
    output wor id_0,
    input tri id_1,
    input wand id_2,
    output tri id_3
    , id_19,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    input wand id_12,
    input wire id_13,
    output tri id_14,
    output uwire id_15,
    input tri1 id_16,
    output wor id_17
);
  generate
    assign id_15 = 1;
    if (id_1 == ~id_1) wire id_20;
    else begin
      wire id_21;
    end
  endgenerate
  defparam id_22.id_23 = id_5 != 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output logic id_8,
    output logic id_9,
    input supply1 id_10,
    input tri id_11,
    input logic id_12,
    output tri1 id_13,
    input supply1 id_14,
    input wire id_15
);
  tri1 id_17 = 1;
  initial begin
    id_8 <= !id_10;
    id_9 <= id_12;
  end
  module_0(
      id_13,
      id_11,
      id_3,
      id_5,
      id_15,
      id_4,
      id_0,
      id_11,
      id_2,
      id_7,
      id_4,
      id_14,
      id_10,
      id_0,
      id_1,
      id_13,
      id_2,
      id_5
  );
endmodule
