Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 19:46:22 2024
| Host         : melanie-OMEN-Laptop-15-ek0xxx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_timing_summary_routed.rpt -pb basys3_timing_summary_routed.pb -rpx basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    40          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[11].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[12].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[13].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[14].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[15].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[17].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[1].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[20].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[21].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[22].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[24].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: dut/clk_div/dff_gen_label[26].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[2].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[3].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[4].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[8].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dut/clk_div/dff_inst0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.323        0.000                      0                    1        0.525        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.323        0.000                      0                    1        0.525        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 dut/clk_div/dff_inst0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/clk_div/dff_inst0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.580ns (34.727%)  route 1.090ns (65.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.620     5.141    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  dut/clk_div/dff_inst0/Q_reg/Q
                         net (fo=2, routed)           1.090     6.687    dut/clk_div/dff_inst0_n_0
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     6.811 r  dut/clk_div/Q_i_1/O
                         net (fo=1, routed)           0.000     6.811    dut/clk_div/dff_inst0/Q_reg_1
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.845    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.029    15.135    dut/clk_div/dff_inst0/Q_reg
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  8.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 dut/clk_div/dff_inst0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/clk_div/dff_inst0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.187%)  route 0.430ns (69.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.583     1.466    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  dut/clk_div/dff_inst0/Q_reg/Q
                         net (fo=2, routed)           0.430     2.037    dut/clk_div/dff_inst0_n_0
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.082 r  dut/clk_div/Q_i_1/O
                         net (fo=1, routed)           0.000     2.082    dut/clk_div/dff_inst0/Q_reg_1
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.851     1.978    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDCE (Hold_fdce_C_D)         0.091     1.557    dut/clk_div/dff_inst0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.525    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dut/clk_div/dff_inst0/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut/clk_div/dff_inst0/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut/clk_div/dff_inst0/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut/clk_div/dff_inst0/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   dut/clk_div/dff_inst0/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 5.314ns (38.665%)  route 8.429ns (61.335%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          4.277     5.729    dut/dec/in_IBUF
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.149     5.878 r  dut/dec/out_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           4.153    10.031    out_OBUF[19]
    V13                  OBUF (Prop_obuf_I_O)         3.712    13.743 r  out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.743    out[19]
    V13                                                               r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.009ns  (logic 5.319ns (40.886%)  route 7.690ns (59.114%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.901     5.354    dut/dec/in_IBUF
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.154     5.508 r  dut/dec/out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           3.789     9.297    out_OBUF[24]
    V19                  OBUF (Prop_obuf_I_O)         3.712    13.009 r  out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.009    out[24]
    V19                                                               r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.986ns  (logic 5.310ns (40.886%)  route 7.677ns (59.114%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.724     5.176    dut/dec/in_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.119     5.295 r  dut/dec/out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           3.953     9.249    out_OBUF[26]
    E19                  OBUF (Prop_obuf_I_O)         3.738    12.986 r  out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.986    out[26]
    E19                                                               r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.934ns  (logic 5.078ns (39.257%)  route 7.857ns (60.743%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.720     5.173    dut/dec/in_IBUF
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.297 r  dut/dec/out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.136     9.434    out_OBUF[20]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.934 r  out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    12.934    out[20]
    V14                                                               r  out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.802ns  (logic 5.082ns (39.693%)  route 7.721ns (60.307%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.902     5.355    dut/dec/in_IBUF
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.479 r  dut/dec/out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           3.819     9.298    out_OBUF[27]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.802 r  out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.802    out[27]
    U16                                                               r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.727ns  (logic 5.083ns (39.937%)  route 7.644ns (60.063%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.511     4.964    dut/dec/in_IBUF
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.088 r  dut/dec/out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.134     9.221    out_OBUF[21]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.727 r  out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    12.727    out[21]
    U14                                                               r  out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 5.326ns (42.006%)  route 7.353ns (57.994%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.559     5.012    dut/dec/in_IBUF
    SLICE_X65Y23         LUT5 (Prop_lut5_I0_O)        0.150     5.162 r  dut/dec/out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.794     8.956    out_OBUF[12]
    L1                   OBUF (Prop_obuf_I_O)         3.723    12.680 r  out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.680    out[12]
    L1                                                                r  out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.663ns  (logic 5.085ns (40.159%)  route 7.578ns (59.841%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.901     5.354    dut/dec/in_IBUF
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.478 r  dut/dec/out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           3.677     9.155    out_OBUF[23]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.663 r  out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    12.663    out[23]
    W18                                                               r  out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.472ns  (logic 5.078ns (40.714%)  route 7.394ns (59.286%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.724     5.176    dut/dec/in_IBUF
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.300 r  dut/dec/out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           3.671     8.971    out_OBUF[25]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.472 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.472    out[25]
    U19                                                               r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in
                            (input port)
  Destination:            out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.401ns  (logic 5.298ns (42.721%)  route 7.103ns (57.279%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  in (IN)
                         net (fo=0)                   0.000     0.000    in
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  in_IBUF_inst/O
                         net (fo=24, routed)          3.661     5.114    dut/dec/in_IBUF
    SLICE_X65Y25         LUT5 (Prop_lut5_I0_O)        0.119     5.233 r  dut/dec/out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.442     8.675    out_OBUF[15]
    P3                   OBUF (Prop_obuf_I_O)         3.726    12.401 r  out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.401    out[15]
    P3                                                                r  out[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[10].dff_inst_n_0
    SLICE_X63Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[10].dff_inst/Q_reg_1
    SLICE_X63Y28         FDCE                                         r  dut/clk_div/dff_gen_label[10].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/C
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[16].dff_inst_n_0
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[16].dff_inst/Q_reg_1
    SLICE_X61Y27         FDCE                                         r  dut/clk_div/dff_gen_label[16].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[18].dff_inst_n_0
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__17/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[18].dff_inst/Q_reg_1
    SLICE_X63Y24         FDCE                                         r  dut/clk_div/dff_gen_label[18].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/C
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[19].dff_inst_n_0
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__18/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[19].dff_inst/Q_reg_1
    SLICE_X63Y23         FDCE                                         r  dut/clk_div/dff_gen_label[19].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[25].dff_inst_n_0
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__24/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[25].dff_inst/Q_reg_1
    SLICE_X65Y26         FDCE                                         r  dut/clk_div/dff_gen_label[25].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/C
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[5].dff_inst_n_0
    SLICE_X61Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[5].dff_inst/Q_reg_1
    SLICE_X61Y24         FDCE                                         r  dut/clk_div/dff_gen_label[5].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[7].dff_inst_n_0
    SLICE_X61Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[7].dff_inst/Q_reg_1
    SLICE_X61Y26         FDCE                                         r  dut/clk_div/dff_gen_label[7].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/C
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[9].dff_inst_n_0
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[9].dff_inst/Q_reg_1
    SLICE_X63Y27         FDCE                                         r  dut/clk_div/dff_gen_label[9].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[23].dff_inst_n_0
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__22/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[23].dff_inst/Q_reg_1
    SLICE_X63Y25         FDCE                                         r  dut/clk_div/dff_gen_label[23].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE                         0.000     0.000 r  dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/C
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dut/clk_div/dff_gen_label[6].dff_inst_n_0
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dut/clk_div/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    dut/clk_div/dff_gen_label[6].dff_inst/Q_reg_1
    SLICE_X61Y23         FDCE                                         r  dut/clk_div/dff_gen_label[6].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dut/clk_div/dff_inst0/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.456ns (38.672%)  route 2.309ns (61.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.309     3.765    dut/clk_div/dff_inst0/rst
    SLICE_X62Y26         FDCE                                         f  dut/clk_div/dff_inst0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504     4.845    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dut/clk_div/dff_inst0/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.224ns (18.979%)  route 0.957ns (81.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.957     1.182    dut/clk_div/dff_inst0/rst
    SLICE_X62Y26         FDCE                                         f  dut/clk_div/dff_inst0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.851     1.978    dut/clk_div/dff_inst0/clk
    SLICE_X62Y26         FDCE                                         r  dut/clk_div/dff_inst0/Q_reg/C





