\hypertarget{stm32h7xx__hal__dma_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+dma.\+c}
\label{stm32h7xx__hal__dma_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_dma.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_dma.c}}
\mbox{\hyperlink{stm32h7xx__hal__dma_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00095}00095\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00096}00096\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00107}00107\ \textcolor{preprocessor}{\#ifdef\ HAL\_DMA\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00109}00109\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00110}00110\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00111}00111\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00112}00112\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ISR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00113}00113\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ Reserved0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00114}00114\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IFCR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00115}00115\ \}\ DMA\_Base\_Registers;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00117}00117\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00118}00118\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00119}00119\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ ISR;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00120}00120\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ IFCR;\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00121}00121\ \}\ BDMA\_Base\_Registers;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00123}00123\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00124}00124\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00128}00128\ \textcolor{preprocessor}{\#define\ HAL\_TIMEOUT\_DMA\_ABORT\ \ \ \ \ \ \ \ \ (5U)\ \ }\textcolor{comment}{/*\ 5\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00130}00130\ \textcolor{preprocessor}{\#define\ BDMA\_PERIPH\_TO\_MEMORY\ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00131}00131\ \textcolor{preprocessor}{\#define\ BDMA\_MEMORY\_TO\_PERIPH\ \ \ \ \ \ \ \ \ ((uint32\_t)BDMA\_CCR\_DIR)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00132}00132\ \textcolor{preprocessor}{\#define\ BDMA\_MEMORY\_TO\_MEMORY\ \ \ \ \ \ \ \ \ ((uint32\_t)BDMA\_CCR\_MEM2MEM)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00134}00134\ \textcolor{comment}{/*\ DMA\ to\ BDMA\ conversion\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00135}00135\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_DIRECTION(\_\_DMA\_DIRECTION\_\_)\ (((\_\_DMA\_DIRECTION\_\_)\ ==\ DMA\_MEMORY\_TO\_PERIPH)?\ BDMA\_MEMORY\_TO\_PERIPH:\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00136}00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DMA\_DIRECTION\_\_)\ ==\ DMA\_MEMORY\_TO\_MEMORY)?\ BDMA\_MEMORY\_TO\_MEMORY:\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00137}00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ BDMA\_PERIPH\_TO\_MEMORY)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00139}00139\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_PERIPHERAL\_INC(\_\_DMA\_PERIPHERAL\_INC\_\_)\ ((\_\_DMA\_PERIPHERAL\_INC\_\_)\ >>\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00140}00140\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_MEMORY\_INC(\_\_DMA\_MEMORY\_INC\_\_)\ ((\_\_DMA\_MEMORY\_INC\_\_)\ >>\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00142}00142\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_PDATA\_SIZE(\_\_DMA\_PDATA\_SIZE\_\_)\ ((\_\_DMA\_PDATA\_SIZE\_\_)\ >>\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00143}00143\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_MDATA\_SIZE(\_\_DMA\_MDATA\_SIZE\_\_)\ ((\_\_DMA\_MDATA\_SIZE\_\_)\ >>\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00145}00145\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_MODE(\_\_DMA\_MODE\_\_)\ ((\_\_DMA\_MODE\_\_)\ >>\ 3U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00147}00147\ \textcolor{preprocessor}{\#define\ DMA\_TO\_BDMA\_PRIORITY(\_\_DMA\_PRIORITY\_\_)\ ((\_\_DMA\_PRIORITY\_\_)\ >>\ 4U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00149}00149\ \textcolor{preprocessor}{\#if\ defined(UART9)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00150}00150\ \textcolor{preprocessor}{\#define\ IS\_DMA\_UART\_USART\_REQUEST(\_\_REQUEST\_\_)\ ((((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_USART1\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_USART3\_TX))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_UART4\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_UART5\_TX\ ))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_USART6\_RX)\ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_USART6\_TX))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_UART7\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_UART8\_TX\ ))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_UART9\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_USART10\_TX\ )))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00155}00155\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00156}00156\ \textcolor{preprocessor}{\#define\ IS\_DMA\_UART\_USART\_REQUEST(\_\_REQUEST\_\_)\ ((((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_USART1\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_USART3\_TX))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00157}00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_UART4\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_UART5\_TX\ ))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00158}00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_USART6\_RX)\ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_USART6\_TX))\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00159}00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_REQUEST\_\_)\ >=\ DMA\_REQUEST\_UART7\_RX)\ \ \&\&\ \ ((\_\_REQUEST\_\_)\ <=\ DMA\_REQUEST\_UART8\_TX\ )))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00161}00161\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00165}00165\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00166}00166\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00170}00170\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_SetConfig(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00171}00171\ \textcolor{keyword}{static}\ uint32\_t\ DMA\_CalcBaseAndBitshift(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00172}00172\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ DMA\_CheckFifoParam(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00173}00173\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_CalcDMAMUXChannelBaseAndMask(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00174}00174\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_CalcDMAMUXRequestGenBaseAndMask(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00180}00180\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00211}00211\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga0fbcb690074233a03f2fa366dc22ff01}{HAL\_DMA\_Init}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00212}00212\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00213}00213\ \ \ uint32\_t\ registerValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00214}00214\ \ \ uint32\_t\ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00215}00215\ \ \ DMA\_Base\_Registers\ *regs\_dma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00216}00216\ \ \ BDMA\_Base\_Registers\ *regs\_bdma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00218}00218\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00219}00219\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00220}00220\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00221}00221\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00222}00222\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00224}00224\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00225}00225\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\_DMA\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00226}00226\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gae2b02e8e823854bcd7c5746cdd29e70d}{IS\_DMA\_DIRECTION}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00227}00227\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga28762105b3f567c16ba79a47e68ff0fa}{IS\_DMA\_PERIPHERAL\_INC\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{PeriphInc}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00228}00228\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaa880f39d499d1e80449cf80381e4eb67}{IS\_DMA\_MEMORY\_INC\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{MemInc}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00229}00229\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gad7916e0ae55cdf5efdfa68a09a028037}{IS\_DMA\_PERIPHERAL\_DATA\_SIZE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{PeriphDataAlignment}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00230}00230\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gac9e3748cebcb16d4ae4206d562bc804c}{IS\_DMA\_MEMORY\_DATA\_SIZE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00231}00231\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gad88ee5030574d6a573904378fb62c7ac}{IS\_DMA\_MODE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00232}00232\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaa1cae2ab458948511596467c87cd02b6}{IS\_DMA\_PRIORITY}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00233}00233\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00234}00234\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00235}00235\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00236}00236\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga7e2daff4a5cfc845cae7de93fec3dec2}{IS\_DMA\_REQUEST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00237}00237\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gadb90a893aeb49fd4bc14af750af3837c}{IS\_DMA\_FIFO\_MODE\_STATE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00238}00238\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ memory\ burst,\ peripheral\ burst\ and\ FIFO\ threshold\ parameters\ only}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00239}00239\ \textcolor{comment}{\ \ \ \ \ \ \ when\ FIFO\ mode\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00240}00240\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}\ !=\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_gaec22b199f9da9214bf908d7edbcd83e8}{DMA\_FIFOMODE\_DISABLE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00241}00241\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00242}00242\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gaeafc0d9e327d6e5b26cd37f6744b232f}{IS\_DMA\_FIFO\_THRESHOLD}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00243}00243\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga921ebf06447dc036180fff50b7e4846a}{IS\_DMA\_MEMORY\_BURST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00244}00244\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga7c60961178e2a32e9e364a220a8aca88}{IS\_DMA\_PERIPHERAL\_BURST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}{PeriphBurst}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00245}00245\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00247}00247\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00248}00248\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00249}00249\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00250}00250\ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00251}00251\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00253}00253\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00254}00254\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00256}00256\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ DMA\ Stream\ is\ effectively\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00257}00257\ \ \ \ \ \textcolor{keywordflow}{while}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00258}00258\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00259}00259\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00260}00260\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ HAL\_TIMEOUT\_DMA\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00261}00261\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00262}00262\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00263}00263\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00264}00264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00265}00265\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00266}00266\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742}{HAL\_DMA\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00268}00268\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00269}00269\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00270}00270\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00272}00272\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ CR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00273}00273\ \ \ \ \ registerValue\ =\ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00275}00275\ \ \ \ \ \textcolor{comment}{/*\ Clear\ CHSEL,\ MBURST,\ PBURST,\ PL,\ MSIZE,\ PSIZE,\ MINC,\ PINC,\ CIRC,\ DIR,\ CT\ and\ DBM\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00276}00276\ \ \ \ \ registerValue\ \&=\ ((uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\_SxCR\_MBURST}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\_SxCR\_PBURST}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00277}00277\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\_SxCR\_PL}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\_SxCR\_MSIZE}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\_SxCR\_PSIZE}}\ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00278}00278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\_SxCR\_MINC}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\_SxCR\_PINC}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00279}00279\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\_SxCR\_DIR}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}}\ \ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00280}00280\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00281}00281\ \ \ \ \ \textcolor{comment}{/*\ Prepare\ the\ DMA\ Stream\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00282}00282\ \ \ \ \ registerValue\ |=\ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}\ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00283}00283\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{PeriphInc}}\ \ \ \ \ \ \ \ \ \ \ |\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{MemInc}}\ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00284}00284\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{PeriphDataAlignment}}\ |\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00285}00285\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00287}00287\ \ \ \ \ \textcolor{comment}{/*\ the\ Memory\ burst\ and\ peripheral\ burst\ are\ not\ used\ when\ the\ FIFO\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00288}00288\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}\ ==\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_ga18709570bed6b9112520701c482fbe4b}{DMA\_FIFOMODE\_ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00289}00289\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00290}00290\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ memory\ burst\ and\ peripheral\ burst\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00291}00291\ \ \ \ \ \ \ registerValue\ |=\ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ |\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}{PeriphBurst}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00292}00292\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00294}00294\ \ \ \ \ \textcolor{comment}{/*\ Work\ around\ for\ Errata\ 2.22:\ UART/USART-\/\ DMA\ transfer\ lock:\ DMA\ stream\ could\ be}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00295}00295\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ lock\ when\ transferring\ data\ to/from\ USART/UART\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00296}00296\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00297}00297\ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}-\/>IDCODE\ \&\ 0xFFFF0000U)\ >=\ 0x20000000U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00298}00298\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00299}00299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00300}00300\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(IS\_DMA\_UART\_USART\_REQUEST(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00301}00301\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00302}00302\ \ \ \ \ \ \ \ \ registerValue\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a8216c2ca395553c72b00d087087c6}{DMA\_SxCR\_TRBUFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00303}00303\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00304}00304\ \textcolor{preprocessor}{\#if\ (STM32H7\_DEV\_ID\ ==\ 0x450UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00305}00305\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00306}00306\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7\_DEV\_ID\ ==\ 0x450UL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00308}00308\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ DMA\ Stream\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00309}00309\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ =\ registerValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00311}00311\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ FCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00312}00312\ \ \ \ \ registerValue\ =\ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>FCR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00314}00314\ \ \ \ \ \textcolor{comment}{/*\ Clear\ Direct\ mode\ and\ FIFO\ threshold\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00315}00315\ \ \ \ \ registerValue\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\_SxFCR\_DMDIS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\_SxFCR\_FTH}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00317}00317\ \ \ \ \ \textcolor{comment}{/*\ Prepare\ the\ DMA\ Stream\ FIFO\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00318}00318\ \ \ \ \ registerValue\ |=\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00320}00320\ \ \ \ \ \textcolor{comment}{/*\ the\ FIFO\ threshold\ is\ not\ used\ when\ the\ FIFO\ mode\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00321}00321\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}{FIFOMode}}\ ==\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__direct__mode_ga18709570bed6b9112520701c482fbe4b}{DMA\_FIFOMODE\_ENABLE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00322}00322\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00323}00323\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ FIFO\ threshold\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00324}00324\ \ \ \ \ \ \ registerValue\ |=\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00325}00325\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00326}00326\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ compatibility\ between\ FIFO\ threshold\ level\ and\ size\ of\ the\ memory\ burst\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00327}00327\ \ \ \ \ \ \ \textcolor{comment}{/*\ for\ INCR4,\ INCR8,\ INCR16\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00328}00328\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ !=\ \mbox{\hyperlink{group___d_m_a___memory__burst_ga4e94b7250e6a4f53d702b42b15796953}{DMA\_MBURST\_SINGLE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00329}00329\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00330}00330\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (DMA\_CheckFifoParam(hdma)\ !=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00331}00331\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00332}00332\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00333}00333\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga5aaaad3b88a77147d1e3daa3a3ad9e60}{HAL\_DMA\_ERROR\_PARAM}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00335}00335\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00336}00336\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00337}00337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00338}00338\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00339}00339\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00340}00340\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00341}00341\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00343}00343\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ DMA\ Stream\ FCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00344}00344\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>FCR\ =\ registerValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00346}00346\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ StreamBaseAddress\ and\ StreamIndex\ parameters\ to\ be\ used\ to\ calculate}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00347}00347\ \textcolor{comment}{\ \ \ \ \ \ \ DMA\ steam\ Base\ Address\ needed\ by\ HAL\_DMA\_IRQHandler()\ and\ HAL\_DMA\_PollForTransfer()\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00348}00348\ \ \ \ \ regs\_dma\ =\ (DMA\_Base\_Registers\ *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00350}00350\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00351}00351\ \ \ \ \ regs\_dma-\/>IFCR\ =\ 0x3FUL\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00352}00352\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00353}00353\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga6a47a1079b62bdc4e5dae1a8fa44574c}{IS\_BDMA\_CHANNEL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ BDMA\ instance(s)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00354}00354\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00355}00355\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga35c0a112aa9cfe7421a5ccfcb0b202c2}{IS\_BDMA\_CHANNEL\_DMAMUX\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00356}00356\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00357}00357\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ request\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00358}00358\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_gae5165ee94946d497d4eda23f47ce9ea1}{IS\_BDMA\_REQUEST}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00359}00359\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00361}00361\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00362}00362\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00364}00364\ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00365}00365\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00367}00367\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ CR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00368}00368\ \ \ \ \ registerValue\ =\ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00370}00370\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PL,\ MSIZE,\ PSIZE,\ MINC,\ PINC,\ CIRC,\ DIR,\ MEM2MEM,\ DBM\ and\ CT\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00371}00371\ \ \ \ \ registerValue\ \&=\ ((uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2146323e47ce5d610800586de753b843}{BDMA\_CCR\_PL}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a1a333b374f70807320fef22a9249e}{BDMA\_CCR\_MSIZE}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae42d344a0f3c78135c07616b7bf6f20a}{BDMA\_CCR\_PSIZE}}\ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00372}00372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206ac51f111b2d0c69aae6dc0e550413}{BDMA\_CCR\_MINC}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17f0d5eee39ab1ee92cdcd61e16323d}{BDMA\_CCR\_PINC}}\ \ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4a1e79d5dff98b5dca5ebf913daa32}{BDMA\_CCR\_CIRC}}\ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00373}00373\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4392733de24b7b64d6366690dd5d9a}{BDMA\_CCR\_DIR}}\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18622cb4f56c67876454a5fe1df645a4}{BDMA\_CCR\_MEM2MEM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa369159ec43ce4ec2d4daf16e07af6c2}{BDMA\_CCR\_DBM}}\ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00374}00374\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd1e3e318cf30826b865c8b5beccfe5}{BDMA\_CCR\_CT}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00375}00375\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00376}00376\ \ \ \ \ \textcolor{comment}{/*\ Prepare\ the\ DMA\ Channel\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00377}00377\ \ \ \ \ registerValue\ |=\ \ DMA\_TO\_BDMA\_DIRECTION(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}})\ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00378}00378\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_PERIPHERAL\_INC(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}{PeriphInc}})\ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00379}00379\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_MEMORY\_INC(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}{MemInc}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00380}00380\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_PDATA\_SIZE(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}{PeriphDataAlignment}})\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00381}00381\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_MDATA\_SIZE(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}})\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00382}00382\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_MODE(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00383}00383\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_TO\_BDMA\_PRIORITY(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}{Priority}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00384}00384\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00385}00385\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ DMA\ Channel\ CR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00386}00386\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ =\ registerValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00387}00387\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00388}00388\ \ \ \ \ \textcolor{comment}{/*\ calculation\ of\ the\ channel\ index\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00389}00389\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ =\ (((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ -\/\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}})\ /\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\_Channel1}}\ -\/\ (uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\_Channel0}}))\ <<\ 2U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00390}00390\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00391}00391\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ StreamBaseAddress\ and\ StreamIndex\ parameters\ to\ be\ used\ to\ calculate}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00392}00392\ \textcolor{comment}{\ \ \ \ DMA\ steam\ Base\ Address\ needed\ by\ HAL\_DMA\_IRQHandler()\ and\ HAL\_DMA\_PollForTransfer()\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00393}00393\ \ \ \ \ regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00395}00395\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00396}00396\ \ \ \ \ regs\_bdma-\/>IFCR\ =\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a491fb1718d1810abfc51d224d9eb85}{BDMA\_IFCR\_CGIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00397}00397\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00398}00398\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00399}00399\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00400}00400\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga5aaaad3b88a77147d1e3daa3a3ad9e60}{HAL\_DMA\_ERROR\_PARAM}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00401}00401\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ \ \ \ \ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742}{HAL\_DMA\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00402}00402\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00403}00403\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00404}00404\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00406}00406\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00407}00407\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00408}00408\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ parameters\ for\ DMAMUX\ channel\ :}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00409}00409\ \textcolor{comment}{\ \ \ \ DMAmuxChannel,\ DMAmuxChannelStatus\ and\ DMAmuxChannelStatusMask}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00410}00410\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00411}00411\ \ \ \ \ DMA\_CalcDMAMUXChannelBaseAndMask(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00413}00413\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}\ ==\ \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga0695035d725855ccf64d2d8452a33810}{DMA\_MEMORY\_TO\_MEMORY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00414}00414\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00415}00415\ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ memory\ to\ memory\ force\ the\ request\ to\ 0*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00416}00416\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ =\ \mbox{\hyperlink{group___d_m_a___request__selection_ga83ec6137a0f228f2bdf392e0c583fff1}{DMA\_REQUEST\_MEM2MEM}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00417}00417\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00418}00418\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00419}00419\ \ \ \ \ \textcolor{comment}{/*\ Set\ peripheral\ request\ \ to\ DMAMUX\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00420}00420\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ =\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429e04913f0ea2ec973e5e82c0264766}{DMAMUX\_CxCR\_DMAREQ\_ID}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00422}00422\ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00423}00423\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00424}00424\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00425}00425\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ parameters\ for\ DMAMUX\ request\ generator\ :}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00426}00426\ \textcolor{comment}{\ \ \ \ if\ the\ DMA\ request\ is\ DMA\_REQUEST\_GENERATOR0\ to\ DMA\_REQUEST\_GENERATOR7}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00427}00427\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00428}00428\ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ >=\ \mbox{\hyperlink{group___d_m_a___request__selection_gac360891b7aab34d72233a3f417d0d7ce}{DMA\_REQUEST\_GENERATOR0}})\ \&\&\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ <=\ \mbox{\hyperlink{group___d_m_a___request__selection_gaee263a6336a0571038e30ade8fb40a94}{DMA\_REQUEST\_GENERATOR7}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00429}00429\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00430}00430\ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialize\ parameters\ for\ DMAMUX\ request\ generator\ :}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00431}00431\ \textcolor{comment}{\ \ \ \ \ \ DMAmuxRequestGen,\ DMAmuxRequestGenStatus\ and\ DMAmuxRequestGenStatusMask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00432}00432\ \ \ \ \ \ \ DMA\_CalcDMAMUXRequestGenBaseAndMask(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00433}00433\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00434}00434\ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ DMAMUX\ request\ generator\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00435}00435\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00437}00437\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00438}00438\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00439}00439\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00440}00440\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00441}00441\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00442}00442\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00443}00443\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00444}00444\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00445}00445\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00446}00446\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00447}00447\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00448}00448\ \ \ \textcolor{comment}{/*\ Initialize\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00449}00449\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00450}00450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00451}00451\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00452}00452\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00453}00453\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00454}00454\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00455}00455\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00463}00463\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group1_ga7bb8587d642da11252a97f5c41c389ef}{HAL\_DMA\_DeInit}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00464}00464\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00465}00465\ \ \ DMA\_Base\_Registers\ *regs\_dma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00466}00466\ \ \ BDMA\_Base\_Registers\ *regs\_bdma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00468}00468\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00469}00469\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00470}00470\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00471}00471\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00472}00472\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00473}00473\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00474}00474\ \ \ \textcolor{comment}{/*\ Disable\ the\ selected\ DMA\ Streamx\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00475}00475\ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00476}00476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00477}00477\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00478}00478\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00479}00479\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ control\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00480}00480\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00482}00482\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ number\ of\ data\ to\ transfer\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00483}00483\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>NDTR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00484}00484\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00485}00485\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ peripheral\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00486}00486\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>PAR\ \ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00488}00488\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ memory\ 0\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00489}00489\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>M0AR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00490}00490\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00491}00491\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ memory\ 1\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00492}00492\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>M1AR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00493}00493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00494}00494\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Streamx\ FIFO\ control\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00495}00495\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>FCR\ \ =\ (uint32\_t)0x00000021U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00497}00497\ \ \ \ \ \textcolor{comment}{/*\ Get\ DMA\ steam\ Base\ Address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00498}00498\ \ \ \ \ regs\_dma\ =\ (DMA\_Base\_Registers\ *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00499}00499\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00500}00500\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ at\ correct\ offset\ within\ the\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00501}00501\ \ \ \ \ regs\_dma-\/>IFCR\ =\ 0x3FUL\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00502}00502\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00503}00503\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga6a47a1079b62bdc4e5dae1a8fa44574c}{IS\_BDMA\_CHANNEL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ BDMA\ instance(s)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00504}00504\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00505}00505\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Channel\ control\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00506}00506\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ \ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00508}00508\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Channel\ Number\ of\ Data\ to\ Transfer\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00509}00509\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CNDTR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00510}00510\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00511}00511\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Channel\ peripheral\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00512}00512\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CPAR\ \ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00513}00513\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00514}00514\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Channel\ memory\ 0\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00515}00515\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CM0AR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00517}00517\ \ \ \ \ \textcolor{comment}{/*\ Reset\ DMA\ Channel\ memory\ 1\ address\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00518}00518\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CM1AR\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00520}00520\ \ \ \ \ \textcolor{comment}{/*\ Get\ DMA\ steam\ Base\ Address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00521}00521\ \ \ \ \ regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)DMA\_CalcBaseAndBitshift(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00522}00522\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00523}00523\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ at\ correct\ offset\ within\ the\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00524}00524\ \ \ \ \ regs\_bdma-\/>IFCR\ =\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a491fb1718d1810abfc51d224d9eb85}{BDMA\_IFCR\_CGIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00525}00525\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00526}00526\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00527}00527\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00528}00528\ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00529}00529\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00530}00530\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00531}00531\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00532}00532\ \textcolor{preprocessor}{\#if\ defined\ (BDMA1)\ }\textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ available\ on\ \ STM32H7Ax/Bx\ devices\ only\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00533}00533\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00534}00534\ \#endif\ \textcolor{comment}{/*\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00535}00535\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00536}00536\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ parameters\ for\ DMAMUX\ channel\ :}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00537}00537\ \textcolor{comment}{\ \ \ \ DMAmuxChannel,\ DMAmuxChannelStatus\ and\ DMAmuxChannelStatusMask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00538}00538\ \ \ \ \ DMA\_CalcDMAMUXChannelBaseAndMask(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00539}00539\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00540}00540\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00541}00541\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00542}00542\ \ \ \ \ \ \ \textcolor{comment}{/*\ Resett\ he\ DMAMUX\ channel\ that\ corresponds\ to\ the\ DMA\ stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00543}00543\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00544}00544\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00545}00545\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00546}00546\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00547}00547\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00549}00549\ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ >=\ \mbox{\hyperlink{group___d_m_a___request__selection_gac360891b7aab34d72233a3f417d0d7ce}{DMA\_REQUEST\_GENERATOR0}})\ \&\&\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ <=\ \mbox{\hyperlink{group___d_m_a___request__selection_gaee263a6336a0571038e30ade8fb40a94}{DMA\_REQUEST\_GENERATOR7}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00550}00550\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00551}00551\ \ \ \ \ \ \ \textcolor{comment}{/*\ Initialize\ parameters\ for\ DMAMUX\ request\ generator\ :}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00552}00552\ \textcolor{comment}{\ \ \ \ \ \ DMAmuxRequestGen,\ DMAmuxRequestGenStatus\ and\ DMAmuxRequestGenStatusMask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00553}00553\ \ \ \ \ \ \ DMA\_CalcDMAMUXRequestGenBaseAndMask(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00555}00555\ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ DMAMUX\ request\ generator\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00556}00556\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00557}00557\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00558}00558\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00559}00559\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00560}00560\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00561}00561\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00562}00562\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00563}00563\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00564}00564\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00565}00565\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00566}00566\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00567}00567\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00568}00568\ \ \ \textcolor{comment}{/*\ Clean\ callbacks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00569}00569\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00570}00570\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ \ \ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00571}00571\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ \ \ \ \ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00572}00572\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00573}00573\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ \ \ \ \ \ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00574}00574\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ \ \ \ \ \ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00576}00576\ \ \ \textcolor{comment}{/*\ Initialize\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00577}00577\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00578}00578\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00579}00579\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00580}00580\ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\_DMA\_STATE\_RESET}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00582}00582\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00583}00583\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00584}00584\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00585}00585\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00586}00586\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00587}00587\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00620}00620\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga96fbd9c285135f558fd9283a57406330}{HAL\_DMA\_Start}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00621}00621\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00622}00622\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00623}00623\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00624}00624\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00625}00625\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\_DMA\_BUFFER\_SIZE}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00626}00626\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00627}00627\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00628}00628\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00629}00629\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00630}00630\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00631}00631\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00633}00633\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00634}00634\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00636}00636\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}\ ==\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00637}00637\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00638}00638\ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00639}00639\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00640}00640\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00641}00641\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00642}00642\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00643}00643\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00644}00644\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00645}00645\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00647}00647\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ length\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00648}00648\ \ \ \ \ DMA\_SetConfig(hdma,\ SrcAddress,\ DstAddress,\ DataLength);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00649}00649\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00650}00650\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00651}00651\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_ga93900b3ef3f87ef924eb887279a434b4}{\_\_HAL\_DMA\_ENABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00652}00652\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00653}00653\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00654}00654\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00655}00655\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00656}00656\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00657}00657\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00658}00658\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ error\ code\ to\ busy\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00659}00659\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga2fdb3d3f17fe028f4b4f16c89f008a76}{HAL\_DMA\_ERROR\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00660}00660\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00661}00661\ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00662}00662\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00663}00663\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00664}00664\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00665}00665\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00666}00666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00676}00676\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\_DMA\_Start\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00677}00677\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00678}00678\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00680}00680\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00681}00681\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___d_m_a___private___macros_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\_DMA\_BUFFER\_SIZE}}(DataLength));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00682}00682\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00683}00683\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00684}00684\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00685}00685\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00686}00686\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00687}00687\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00688}00688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00689}00689\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00690}00690\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00691}00691\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00692}00692\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}\ ==\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00693}00693\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00694}00694\ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00695}00695\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00696}00696\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00697}00697\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00698}00698\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00700}00700\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00701}00701\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00702}00702\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00703}00703\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ length\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00704}00704\ \ \ \ \ DMA\_SetConfig(hdma,\ SrcAddress,\ DstAddress,\ DataLength);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00705}00705\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00706}00706\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00707}00707\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00708}00708\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ Common\ interrupts*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00709}00709\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR,\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}),\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00710}00710\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00711}00711\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00712}00712\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00713}00713\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ Half\ Transfer\ IT\ if\ corresponding\ Callback\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00714}00714\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ |=\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00715}00715\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00716}00716\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00717}00717\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00718}00718\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00719}00719\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ Common\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00720}00720\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}}),\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00721}00721\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00722}00722\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00723}00723\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00724}00724\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*Enable\ Half\ Transfer\ IT\ if\ corresponding\ Callback\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00725}00725\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ \ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00726}00726\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00727}00727\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00728}00728\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00729}00729\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00730}00730\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00731}00731\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ DMAMUX\ Synchronization\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00732}00732\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeedb99c6edfa679f95441003a4fa184d}{DMAMUX\_CxCR\_SE}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00733}00733\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00734}00734\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ DMAMUX\ sync\ overrun\ IT*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00735}00735\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15775843ac0ed584bf9a1cfffd8f38b8}{DMAMUX\_CxCR\_SOIE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00736}00736\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00737}00737\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00738}00738\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00739}00739\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00740}00740\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ using\ DMAMUX\ request\ generator,\ enable\ the\ DMAMUX\ request\ generator\ overrun\ IT*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00741}00741\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ enable\ the\ request\ gen\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00742}00742\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}}\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fde828ebf2591bf66b85b962d55f7c1}{DMAMUX\_RGxCR\_OIE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00743}00743\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00744}00744\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00746}00746\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00747}00747\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_ga93900b3ef3f87ef924eb887279a434b4}{\_\_HAL\_DMA\_ENABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00748}00748\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00749}00749\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00750}00750\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00751}00751\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00752}00752\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00753}00753\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00754}00754\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ error\ code\ to\ busy\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00755}00755\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga2fdb3d3f17fe028f4b4f16c89f008a76}{HAL\_DMA\_ERROR\_BUSY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00756}00756\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00757}00757\ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00758}00758\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00759}00759\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00760}00760\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00761}00761\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00762}00762\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00763}00763\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00776}00776\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00777}00777\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00778}00778\ \ \ \textcolor{comment}{/*\ calculate\ DMA\ base\ and\ stream\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00779}00779\ \ \ DMA\_Base\_Registers\ *regs\_dma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00780}00780\ \ \ BDMA\_Base\_Registers\ *regs\_bdma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00781}00781\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *enableRegister;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00782}00782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00783}00783\ \ \ uint32\_t\ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00785}00785\ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00786}00786\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00787}00787\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00788}00788\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00789}00789\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00790}00790\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00791}00791\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00792}00792\ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ !=\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00793}00793\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00794}00794\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00795}00795\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00796}00796\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00797}00797\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00798}00798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00799}00799\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00800}00800\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00801}00801\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00802}00802\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00803}00803\ \ \ \ \ \textcolor{comment}{/*\ Disable\ all\ the\ transfer\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00804}00804\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00805}00805\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00806}00806\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ DMA\ All\ Interrupts\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00807}00807\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00808}00808\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>FCR\ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00810}00810\ \ \ \ \ \ \ enableRegister\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(\&(((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00811}00811\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00812}00812\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00813}00813\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00814}00814\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ DMA\ All\ Interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00815}00815\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ \ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00816}00816\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00817}00817\ \ \ \ \ \ \ enableRegister\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)(\&(((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00818}00818\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00819}00819\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00820}00820\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00821}00821\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00822}00822\ \ \ \ \ \ \ \textcolor{comment}{/*\ disable\ the\ DMAMUX\ sync\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00823}00823\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ \&=\ \string~DMAMUX\_CxCR\_SOIE;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00824}00824\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00825}00825\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00826}00826\ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00827}00827\ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00828}00828\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00829}00829\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ DMA\ Stream\ is\ effectively\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00830}00830\ \ \ \ \ \textcolor{keywordflow}{while}(((*enableRegister)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00831}00831\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00832}00832\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00833}00833\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ HAL\_TIMEOUT\_DMA\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00834}00834\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00836}00836\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00837}00837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00838}00838\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00840}00840\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00841}00841\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00842}00842\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742}{HAL\_DMA\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00843}00843\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00844}00844\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00845}00845\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00846}00846\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00847}00847\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00848}00848\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ at\ correct\ offset\ within\ the\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00849}00849\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00850}00850\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00851}00851\ \ \ \ \ \ \ regs\_dma\ =\ (DMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00852}00852\ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ 0x3FUL\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00853}00853\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00854}00854\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00855}00855\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00856}00856\ \ \ \ \ \ \ regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00857}00857\ \ \ \ \ \ \ regs\_bdma-\/>IFCR\ =\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a491fb1718d1810abfc51d224d9eb85}{BDMA\_IFCR\_CGIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00858}00858\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00859}00859\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00860}00860\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00861}00861\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00862}00862\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00863}00863\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00865}00865\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00866}00866\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00867}00867\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ using\ DMAMUX\ request\ generator,\ disable\ the\ DMAMUX\ request\ generator\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00868}00868\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ disable\ the\ request\ gen\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00869}00869\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}}\ \&=\ \string~DMAMUX\_RGxCR\_OIE;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00871}00871\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00872}00872\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00873}00873\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00874}00874\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00875}00875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00876}00876\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00877}00877\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00879}00879\ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00880}00880\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00881}00881\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00882}00882\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00883}00883\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00884}00884\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00885}00885\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00892}00892\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\_DMA\_Abort\_IT}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00893}00893\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00894}00894\ \ \ BDMA\_Base\_Registers\ *regs\_bdma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00895}00895\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00896}00896\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00897}00897\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00898}00898\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00899}00899\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00900}00900\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00901}00901\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00902}00902\ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ !=\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00903}00903\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00904}00904\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00905}00905\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00906}00906\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00907}00907\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00908}00908\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00909}00909\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00910}00910\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00911}00911\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ Abort\ State\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00912}00912\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00913}00913\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00914}00914\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00915}00915\ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00916}00916\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00917}00917\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00918}00918\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00919}00919\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ DMA\ All\ Interrupts\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00920}00920\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ \ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00922}00922\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00923}00923\ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00924}00924\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00925}00925\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00926}00926\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00927}00927\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ disable\ the\ DMAMUX\ sync\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00928}00928\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}\ \&=\ \string~DMAMUX\_CxCR\_SOIE;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00929}00929\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00930}00930\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00931}00931\ \ \ \ \ \ \ \ \ regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00932}00932\ \ \ \ \ \ \ \ \ regs\_bdma-\/>IFCR\ =\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a491fb1718d1810abfc51d224d9eb85}{BDMA\_IFCR\_CGIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00933}00933\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00934}00934\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00935}00935\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00936}00936\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00937}00937\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00938}00938\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00939}00939\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ using\ DMAMUX\ request\ generator,\ disable\ the\ DMAMUX\ request\ generator\ overrun\ IT*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00940}00940\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ disable\ the\ request\ gen\ overrun\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00941}00941\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}}\ \&=\ \string~DMAMUX\_RGxCR\_OIE;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00942}00942\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00943}00943\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00944}00944\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00945}00945\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00946}00946\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00947}00947\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00948}00948\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00949}00949\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00950}00950\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00951}00951\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00952}00952\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00953}00953\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00954}00954\ \ \ \ \ \ \ \textcolor{comment}{/*\ Call\ User\ Abort\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00955}00955\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00956}00956\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00957}00957\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00958}00958\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00959}00959\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00960}00960\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00961}00961\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00962}00962\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00963}00963\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00964}00964\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00976}00976\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga976a30472df973e3ad983f21289c9b5d}{HAL\_DMA\_PollForTransfer}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\_DMA\_LevelCompleteTypeDef}}\ CompleteLevel,\ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00977}00977\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00978}00978\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00979}00979\ \ \ uint32\_t\ cpltlevel\_mask;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00980}00980\ \ \ uint32\_t\ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00981}00981\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00982}00982\ \ \ \textcolor{comment}{/*\ IT\ status\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00983}00983\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *isr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00984}00984\ \ \ \textcolor{comment}{/*\ IT\ clear\ flag\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00985}00985\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *ifcr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00986}00986\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00987}00987\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00988}00988\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00989}00989\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00990}00990\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00991}00991\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00992}00992\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00993}00993\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\_DMA\_STATE\_BUSY}}\ !=\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00994}00994\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00995}00995\ \ \ \ \ \textcolor{comment}{/*\ No\ transfer\ ongoing\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00996}00996\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_gab7526e686427f26bf3b6af062d5a690b}{HAL\_DMA\_ERROR\_NO\_XFER}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00997}00997\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00998}00998\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l00999}00999\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01000}01000\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01001}01001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01002}01002\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01003}01003\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01004}01004\ \ \ \ \ \textcolor{comment}{/*\ Polling\ mode\ not\ supported\ in\ circular\ mode\ and\ double\ buffering\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01005}01005\ \ \ \ \ \textcolor{keywordflow}{if}\ ((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01006}01006\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01007}01007\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga7432f31f9972e1c0a398a3f20587d118}{HAL\_DMA\_ERROR\_NOT\_SUPPORTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01008}01008\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01009}01009\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01010}01010\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01011}01011\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ level\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01012}01012\ \ \ \ \ \textcolor{keywordflow}{if}(CompleteLevel\ ==\ \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01013}01013\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01014}01014\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01015}01015\ \ \ \ \ \ \ cpltlevel\_mask\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01016}01016\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01017}01017\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01018}01018\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01019}01019\ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ Transfer\ Complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01020}01020\ \ \ \ \ \ \ cpltlevel\_mask\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01021}01021\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01023}01023\ \ \ \ \ isr\_reg\ \ =\ \&(((DMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}})-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01024}01024\ \ \ \ \ ifcr\_reg\ =\ \&(((DMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}})-\/>IFCR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01025}01025\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01026}01026\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01027}01027\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01028}01028\ \ \ \ \ \textcolor{comment}{/*\ Polling\ mode\ not\ supported\ in\ circular\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01029}01029\ \ \ \ \ \textcolor{keywordflow}{if}\ ((((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4a1e79d5dff98b5dca5ebf913daa32}{BDMA\_CCR\_CIRC}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01030}01030\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01031}01031\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga7432f31f9972e1c0a398a3f20587d118}{HAL\_DMA\_ERROR\_NOT\_SUPPORTED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01032}01032\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01033}01033\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01034}01034\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01035}01035\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ level\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01036}01036\ \ \ \ \ \textcolor{keywordflow}{if}(CompleteLevel\ ==\ \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01037}01037\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01038}01038\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01039}01039\ \ \ \ \ \ \ cpltlevel\_mask\ =\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga40a5ccc7369c50ee1cfdeca3ffc24dd9}{BDMA\_FLAG\_TC0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01040}01040\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01041}01041\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01042}01042\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01043}01043\ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ Transfer\ Complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01044}01044\ \ \ \ \ \ \ cpltlevel\_mask\ =\ \mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga7f2ed736da1d092b6c8a63d7425dfa85}{BDMA\_FLAG\_HT0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01045}01045\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01047}01047\ \ \ \ \ isr\_reg\ \ =\ \&(((BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}})-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01048}01048\ \ \ \ \ ifcr\_reg\ =\ \&(((BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}})-\/>IFCR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01049}01049\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01050}01050\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01051}01051\ \ \ \textcolor{keywordflow}{while}(((*isr\_reg)\ \&\ cpltlevel\_mask)\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01052}01052\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01053}01053\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01054}01054\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01055}01055\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((*isr\_reg)\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01056}01056\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01057}01057\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01058}01058\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga019411712b9aee1d34b57d029a461fa4}{HAL\_DMA\_ERROR\_FE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01059}01059\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01060}01060\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ FIFO\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01061}01061\ \ \ \ \ \ \ \ \ (*ifcr\_reg)\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01062}01062\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01064}01064\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((*isr\_reg)\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01065}01065\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01066}01066\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01067}01067\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_gabac48184446aea8f467483382fc6689b}{HAL\_DMA\_ERROR\_DME}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01069}01069\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ Direct\ Mode\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01070}01070\ \ \ \ \ \ \ \ \ (*ifcr\_reg)\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01071}01071\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01072}01072\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01073}01073\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((*isr\_reg)\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01074}01074\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01075}01075\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01076}01076\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01077}01077\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01078}01078\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01079}01079\ \ \ \ \ \ \ \ \ (*ifcr\_reg)\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01080}01080\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01081}01081\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01082}01082\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01083}01083\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01084}01084\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01085}01085\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01087}01087\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01088}01088\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01089}01089\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01090}01090\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01091}01091\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01092}01092\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((*isr\_reg)\ \&\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga33d1435a80c7e6f7bb7d4e26f126b09c}{BDMA\_FLAG\_TE0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01093}01093\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01094}01094\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ a\ DMA\ transfer\ error\ occurs\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01095}01095\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ A\ hardware\ clear\ of\ its\ EN\ bits\ is\ performed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01096}01096\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01097}01097\ \ \ \ \ \ \ \ \ (*isr\_reg)\ =\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1cca96f3a10bfed45e2f705d25b87c}{BDMA\_ISR\_GIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01098}01098\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01099}01099\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01100}01100\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01101}01101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01102}01102\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01103}01103\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01104}01104\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01105}01105\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01106}01106\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01107}01107\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01108}01108\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01109}01109\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01110}01110\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01112}01112\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ (Not\ applicable\ in\ circular\ mode)*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01113}01113\ \ \ \ \ \textcolor{keywordflow}{if}(Timeout\ !=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01114}01114\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01115}01115\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ Timeout)||(Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01116}01116\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01117}01117\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01118}01118\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\_DMA\_ERROR\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01119}01119\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01120}01120\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ timeout\ then\ abort\ the\ current\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01121}01121\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ No\ need\ to\ check\ return\ value:\ as\ in\ this\ case\ we\ will\ return\ HAL\_ERROR\ with\ HAL\_DMA\_ERROR\_TIMEOUT\ error\ code\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01122}01122\ \ \ \ \ \ \ \ \ (void)\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\_DMA\_Abort}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01123}01123\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01124}01124\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ Note\ that\ the\ Abort\ function\ will}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01125}01125\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ -\/\ Clear\ the\ transfer\ error\ flags}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01126}01126\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ -\/\ Unlock}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01127}01127\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ -\/\ Set\ the\ State}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01128}01128\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01129}01129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01130}01130\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01131}01131\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01132}01132\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01133}01133\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01134}01134\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01135}01135\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01136}01136\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ DMAMUX\ Request\ generator\ (if\ used)\ overrun\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01137}01137\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01138}01138\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01139}01139\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ if\ using\ DMAMUX\ request\ generator\ Check\ for\ DMAMUX\ request\ generator\ overrun\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01140}01140\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}}\ \&\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01141}01141\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01142}01142\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01143}01143\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01144}01144\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01145}01145\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01146}01146\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga3326e19157867d2fbee258b8327de03a}{HAL\_DMA\_ERROR\_REQGEN}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01147}01147\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01148}01148\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01149}01149\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01150}01150\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ DMAMUX\ Synchronization\ overrun\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01151}01151\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}\ \&\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01152}01152\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01153}01153\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01154}01154\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01155}01155\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01156}01156\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01157}01157\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga14727cd304e8d655835ffa1ea1c94adb}{HAL\_DMA\_ERROR\_SYNC}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01158}01158\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01159}01159\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01160}01160\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01161}01161\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01162}01162\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01163}01163\ \ \ \textcolor{comment}{/*\ Get\ the\ level\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01164}01164\ \ \ \textcolor{keywordflow}{if}(CompleteLevel\ ==\ \mbox{\hyperlink{group___d_m_a___exported___types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\_DMA\_FULL\_TRANSFER}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01165}01165\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01166}01166\ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ half\ transfer\ and\ transfer\ complete\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01167}01167\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01168}01168\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01169}01169\ \ \ \ \ \ \ (*ifcr\_reg)\ =\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ |\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01170}01170\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01171}01171\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01172}01172\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01173}01173\ \ \ \ \ \ \ (*ifcr\_reg)\ =\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga40a5ccc7369c50ee1cfdeca3ffc24dd9}{BDMA\_FLAG\_TC0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01174}01174\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01175}01175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01176}01176\ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01177}01177\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01178}01178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01179}01179\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01180}01180\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01181}01181\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*CompleteLevel\ =\ HAL\_DMA\_HALF\_TRANSFER*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01182}01182\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01183}01183\ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ half\ transfer\ and\ transfer\ complete\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01184}01184\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01185}01185\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01186}01186\ \ \ \ \ \ \ (*ifcr\_reg)\ =\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01187}01187\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01188}01188\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ channel\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01189}01189\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01190}01190\ \ \ \ \ \ \ (*ifcr\_reg)\ =\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga7f2ed736da1d092b6c8a63d7425dfa85}{BDMA\_FLAG\_HT0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01191}01191\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01192}01192\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01194}01194\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01195}01195\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01196}01196\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01203}01203\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga8c8564d06f6d39b702af1c5cbb7dd54a}{HAL\_DMA\_IRQHandler}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01204}01204\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01205}01205\ \ \ uint32\_t\ tmpisr\_dma,\ tmpisr\_bdma;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01206}01206\ \ \ uint32\_t\ ccr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01207}01207\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ count\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01208}01208\ \ \ uint32\_t\ timeout\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ /\ 9600U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01209}01209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01210}01210\ \ \ \textcolor{comment}{/*\ calculate\ DMA\ base\ and\ stream\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01211}01211\ \ \ DMA\_Base\_Registers\ \ *regs\_dma\ \ =\ (DMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01212}01212\ \ \ BDMA\_Base\_Registers\ *regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01213}01213\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01214}01214\ \ \ tmpisr\_dma\ \ =\ regs\_dma-\/>ISR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01215}01215\ \ \ tmpisr\_bdma\ =\ regs\_bdma-\/>ISR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01216}01216\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01217}01217\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01218}01218\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01219}01219\ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Error\ Interrupt\ management\ ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01220}01220\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpisr\_dma\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01221}01221\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01222}01222\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01223}01223\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01224}01224\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ error\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01225}01225\ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01226}01226\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01227}01227\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01228}01228\ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gab98ef70ba0c1498d4c967a10b3f6e67f}{DMA\_FLAG\_TEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01229}01229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01230}01230\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01231}01231\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01232}01232\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01233}01233\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01234}01234\ \ \ \ \ \textcolor{comment}{/*\ FIFO\ Error\ Interrupt\ management\ ******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01235}01235\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpisr\_dma\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01236}01236\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01237}01237\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01238}01238\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01239}01239\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ FIFO\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01240}01240\ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga6f44b274316a463c9302d770b8205640}{DMA\_FLAG\_FEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01241}01241\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01242}01242\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01243}01243\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_ga019411712b9aee1d34b57d029a461fa4}{HAL\_DMA\_ERROR\_FE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01244}01244\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01245}01245\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01246}01246\ \ \ \ \ \textcolor{comment}{/*\ Direct\ Mode\ Error\ Interrupt\ management\ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01247}01247\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpisr\_dma\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01248}01248\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01249}01249\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01250}01250\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01251}01251\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ direct\ mode\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01252}01252\ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_gaee0e6da831d62bc84e9e28e59b8e9ede}{DMA\_FLAG\_DMEIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01253}01253\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01254}01254\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01255}01255\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ |=\ \mbox{\hyperlink{group___d_m_a___error___code_gabac48184446aea8f467483382fc6689b}{HAL\_DMA\_ERROR\_DME}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01256}01256\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01257}01257\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01258}01258\ \ \ \ \ \textcolor{comment}{/*\ Half\ Transfer\ Complete\ Interrupt\ management\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01259}01259\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpisr\_dma\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01260}01260\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01261}01261\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01262}01262\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01263}01263\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ half\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01264}01264\ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga976fee242270824013f1fc0b6bd4c446}{DMA\_FLAG\_HTIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01265}01265\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01266}01266\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Multi\_Buffering\ mode\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01267}01267\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR)\ \&\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}}))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01268}01268\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01269}01269\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01270}01270\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01271}01271\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01272}01272\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01273}01273\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01274}01274\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01275}01275\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01276}01276\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01277}01277\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01278}01278\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01279}01279\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01280}01280\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01281}01281\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01282}01282\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01283}01283\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01284}01284\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01285}01285\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01286}01286\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01287}01287\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01288}01288\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01289}01289\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01290}01290\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ half\ transfer\ interrupt\ if\ the\ DMA\ mode\ is\ not\ CIRCULAR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01291}01291\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01292}01292\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01293}01293\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ half\ transfer\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01294}01294\ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01295}01295\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01296}01296\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01297}01297\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01298}01298\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01299}01299\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01300}01300\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01301}01301\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01302}01302\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01303}01303\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01304}01304\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01305}01305\ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Complete\ Interrupt\ management\ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01306}01306\ \ \ \ \ \textcolor{keywordflow}{if}\ ((tmpisr\_dma\ \&\ (\mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01307}01307\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01308}01308\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___macros_ga206f24e6bee4600515b9b6b1ec79365b}{\_\_HAL\_DMA\_GET\_IT\_SOURCE}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01309}01309\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01310}01310\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01311}01311\ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ \mbox{\hyperlink{group___d_m_a__flag__definitions_ga19dfe70176841c6972818e279ba02436}{DMA\_FLAG\_TCIF0\_4}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01312}01312\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01313}01313\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}}\ ==\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01314}01314\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01315}01315\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ all\ the\ transfer\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01316}01316\ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\_IT\_DME}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01317}01317\ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>FCR\ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\_IT\_FE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01318}01318\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01319}01319\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})\ ||\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01320}01320\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01321}01321\ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01322}01322\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01323}01323\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01324}01324\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ at\ correct\ offset\ within\ the\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01325}01325\ \ \ \ \ \ \ \ \ \ \ regs\_dma-\/>IFCR\ =\ 0x3FUL\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01326}01326\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01327}01327\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01328}01328\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01329}01329\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01330}01330\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01331}01331\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01332}01332\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01333}01333\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01334}01334\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01335}01335\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01336}01336\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01337}01337\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01338}01338\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01339}01339\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01340}01340\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR)\ \&\ (uint32\_t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}}))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01341}01341\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01342}01342\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01343}01343\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\_SxCR\_CT}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01344}01344\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01345}01345\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01346}01346\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01347}01347\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ Callback\ for\ memory1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01348}01348\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01349}01349\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01350}01350\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01351}01351\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01352}01352\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01353}01353\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01354}01354\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01355}01355\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01356}01356\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ Callback\ for\ memory0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01357}01357\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01358}01358\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01359}01359\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01360}01360\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01361}01361\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ interrupt\ if\ the\ DMA\ mode\ is\ not\ CIRCULAR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01362}01362\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01363}01363\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01364}01364\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\_SxCR\_CIRC}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01365}01365\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01366}01366\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01367}01367\ \ \ \ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \ \&=\ \string~(\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01368}01368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01369}01369\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01370}01370\ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01371}01371\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01372}01372\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01373}01373\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01374}01374\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01375}01375\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01376}01376\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01377}01377\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01378}01378\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01379}01379\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01380}01380\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01381}01381\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01382}01382\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01383}01383\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01385}01385\ \ \ \ \ \textcolor{comment}{/*\ manage\ error\ case\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01386}01386\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ !=\ \mbox{\hyperlink{group___d_m_a___error___code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\_DMA\_ERROR\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01387}01387\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01388}01388\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ \&\ \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01389}01389\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01390}01390\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755}{HAL\_DMA\_STATE\_ABORT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01391}01391\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01392}01392\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ stream\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01393}01393\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\_\_HAL\_DMA\_DISABLE}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01394}01394\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01395}01395\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01396}01396\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01397}01397\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (++count\ >\ timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01398}01398\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01399}01399\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01400}01400\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01401}01401\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01402}01402\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ !=\ 0U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01403}01403\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01404}01404\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01405}01405\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01406}01406\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01407}01407\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\_SxCR\_EN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01408}01408\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01409}01409\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ to\ error\ if\ DMA\ disable\ fails\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01410}01410\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ac2ce65c7cb2410c143b14e309ba83742}{HAL\_DMA\_STATE\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01411}01411\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01412}01412\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01413}01413\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01414}01414\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ to\ Ready\ if\ DMA\ disable\ success\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01415}01415\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01416}01416\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01417}01417\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01418}01418\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01419}01419\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01420}01420\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01421}01421\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01422}01422\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01423}01423\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01424}01424\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01425}01425\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01426}01426\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga6a47a1079b62bdc4e5dae1a8fa44574c}{IS\_BDMA\_CHANNEL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \ \textcolor{comment}{/*\ BDMA\ instance(s)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01427}01427\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01428}01428\ \ \ \ \ ccr\_reg\ =\ (((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ \ \ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CCR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01429}01429\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01430}01430\ \ \ \ \ \textcolor{comment}{/*\ Half\ Transfer\ Complete\ Interrupt\ management\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01431}01431\ \ \ \ \ \textcolor{keywordflow}{if}\ (((tmpisr\_bdma\ \&\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga7f2ed736da1d092b6c8a63d7425dfa85}{BDMA\_FLAG\_HT0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)\ \&\&\ ((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903d3c2250a0f84af9a6b0497caf5a57}{BDMA\_CCR\_HTIE}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01432}01432\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01433}01433\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ half\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01434}01434\ \ \ \ \ \ \ regs\_bdma-\/>IFCR\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659ca60eeacdba32482186d6e71c8c23}{BDMA\_ISR\_HTIF0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01435}01435\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01436}01436\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ interrupt\ if\ the\ DMA\ mode\ is\ Double\ Buffering\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01437}01437\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa369159ec43ce4ec2d4daf16e07af6c2}{BDMA\_CCR\_DBM}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01438}01438\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01439}01439\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01440}01440\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd1e3e318cf30826b865c8b5beccfe5}{BDMA\_CCR\_CT}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01441}01441\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01442}01442\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01443}01443\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01444}01444\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ Callback\ for\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01445}01445\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01446}01446\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01447}01447\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01448}01448\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01449}01449\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01450}01450\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01451}01451\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01452}01452\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01453}01453\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ Callback\ for\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01454}01454\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01455}01455\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01456}01456\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01457}01457\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01458}01458\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01459}01459\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01460}01460\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4a1e79d5dff98b5dca5ebf913daa32}{BDMA\_CCR\_CIRC}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01461}01461\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01462}01462\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ half\ transfer\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01463}01463\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}{\_\_HAL\_DMA\_DISABLE\_IT}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01464}01464\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01465}01465\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01466}01466\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ DMA\ peripheral\ state\ is\ not\ updated\ in\ Half\ Transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01467}01467\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ but\ in\ Transfer\ Complete\ case\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01468}01468\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01469}01469\ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01470}01470\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01471}01471\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Half\ transfer\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01472}01472\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01473}01473\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01474}01474\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01475}01475\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01476}01476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01477}01477\ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Complete\ Interrupt\ management\ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01478}01478\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (((tmpisr\_bdma\ \&\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga40a5ccc7369c50ee1cfdeca3ffc24dd9}{BDMA\_FLAG\_TC0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)\ \&\&\ ((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f37526514f1bcdf92475260f06c4159}{BDMA\_CCR\_TCIE}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01479}01479\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01480}01480\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01481}01481\ \ \ \ \ \ \ regs\_bdma-\/>IFCR\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48578a30f5e8c3abf4a864ac00a25b32}{BDMA\_ISR\_TCIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01482}01482\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01483}01483\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ interrupt\ if\ the\ DMA\ mode\ is\ Double\ Buffering\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01484}01484\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa369159ec43ce4ec2d4daf16e07af6c2}{BDMA\_CCR\_DBM}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01485}01485\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01486}01486\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01487}01487\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd1e3e318cf30826b865c8b5beccfe5}{BDMA\_CCR\_CT}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01488}01488\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01489}01489\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01490}01490\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01491}01491\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ Callback\ for\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01492}01492\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01493}01493\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01494}01494\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01495}01495\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Current\ memory\ buffer\ used\ is\ Memory\ 1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01496}01496\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01497}01497\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01498}01498\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01499}01499\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01500}01500\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ Callback\ for\ Memory\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01501}01501\ \ \ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01502}01502\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01503}01503\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01504}01504\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01505}01505\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01506}01506\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01507}01507\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4a1e79d5dff98b5dca5ebf913daa32}{BDMA\_CCR\_CIRC}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01508}01508\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01509}01509\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ and\ error\ interrupt,\ if\ the\ DMA\ mode\ is\ not\ CIRCULAR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01510}01510\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}{\_\_HAL\_DMA\_DISABLE\_IT}}(hdma,\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01511}01511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01512}01512\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01513}01513\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01514}01514\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01515}01515\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01516}01516\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01517}01517\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01519}01519\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01520}01520\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01521}01521\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01522}01522\ \ \ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01523}01523\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01524}01524\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01525}01525\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01526}01526\ \ \ \ \ \textcolor{comment}{/*\ Transfer\ Error\ Interrupt\ management\ **************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01527}01527\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (((tmpisr\_bdma\ \&\ (\mbox{\hyperlink{group___b_d_m_a__flag__definitions_ga33d1435a80c7e6f7bb7d4e26f126b09c}{BDMA\_FLAG\_TE0}}\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU)))\ !=\ 0U)\ \&\&\ ((ccr\_reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81d00a5b8d3633f47b41cd27c3e3702}{BDMA\_CCR\_TEIE}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01528}01528\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01529}01529\ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ a\ DMA\ transfer\ error\ occurs\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01530}01530\ \ \ \ \ \ \ \textcolor{comment}{/*\ A\ hardware\ clear\ of\ its\ EN\ bits\ is\ performed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01531}01531\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ ALL\ DMA\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01532}01532\ \ \ \ \ \ \ \mbox{\hyperlink{group___d_m_a___exported___macros_ga2867eab09398df2daac55c3f327654da}{\_\_HAL\_DMA\_DISABLE\_IT}}(hdma,\ (\mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\_IT\_TC}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\_IT\_HT}}\ |\ \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\_IT\_TE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01533}01533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01534}01534\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01535}01535\ \ \ \ \ \ \ regs\_bdma-\/>IFCR\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1cca96f3a10bfed45e2f705d25b87c}{BDMA\_ISR\_GIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01536}01536\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01537}01537\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01538}01538\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}}\ =\ \mbox{\hyperlink{group___d_m_a___error___code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\_DMA\_ERROR\_TE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01539}01539\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01540}01540\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01541}01541\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01542}01542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01543}01543\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01544}01544\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}\ =\ \mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01545}01545\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01546}01546\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ !=\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01547}01547\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01548}01548\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01549}01549\ \ \ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01550}01550\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01551}01551\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01552}01552\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01553}01553\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01554}01554\ \ \ \ \ \ \ \textcolor{comment}{/*\ Nothing\ To\ Do\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01555}01555\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01556}01556\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01557}01557\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01558}01558\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01559}01559\ \ \ \ \ \textcolor{comment}{/*\ Nothing\ To\ Do\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01560}01560\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01561}01561\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01562}01562\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01573}01573\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_gaabec77de08a59c94f2c6265ce7ae8261}{HAL\_DMA\_RegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}}\ CallbackID,\ \textcolor{keywordtype}{void}\ (*\ pCallback)(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *\_hdma))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01574}01574\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01575}01575\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01576}01576\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01577}01577\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01578}01578\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01579}01579\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01580}01580\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01581}01581\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01582}01582\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01583}01583\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01584}01584\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01585}01585\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01586}01586\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01587}01587\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}\ ==\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01588}01588\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01589}01589\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01590}01590\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01591}01591\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01592}01592\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01593}01593\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01594}01594\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01595}01595\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01596}01596\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01597}01597\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01598}01598\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01599}01599\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051}{HAL\_DMA\_XFER\_M1CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01600}01600\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01601}01601\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01602}01602\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01603}01603\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9}{HAL\_DMA\_XFER\_M1HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01604}01604\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01605}01605\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01606}01606\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01607}01607\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01608}01608\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01609}01609\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01610}01610\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01611}01611\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01612}01612\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01613}01613\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01614}01614\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01615}01615\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01616}01616\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01617}01617\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01618}01618\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01619}01619\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01620}01620\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01621}01621\ \ \ \ \ \textcolor{comment}{/*\ Return\ error\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01622}01622\ \ \ \ \ status\ =\ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01623}01623\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01624}01624\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01625}01625\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01626}01626\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01627}01627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01628}01628\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01629}01629\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01630}01630\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01639}01639\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group2_ga87842d3780f0e54c7fb29a003e6b5ac4}{HAL\_DMA\_UnRegisterCallback}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ \mbox{\hyperlink{group___d_m_a___exported___types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\_DMA\_CallbackIDTypeDef}}\ CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01640}01640\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01641}01641\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01642}01642\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01643}01643\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA\ peripheral\ handle\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01644}01644\ \ \ \textcolor{keywordflow}{if}(hdma\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01645}01645\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01646}01646\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01647}01647\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01648}01648\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01649}01649\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01650}01650\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01651}01651\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01652}01652\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___d_m_a___exported___types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\_DMA\_STATE\_READY}}\ ==\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01653}01653\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01654}01654\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01655}01655\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01656}01656\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\_DMA\_XFER\_CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01657}01657\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01658}01658\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01659}01659\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01660}01660\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\_DMA\_XFER\_HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01661}01661\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01662}01662\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01663}01663\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01664}01664\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051}{HAL\_DMA\_XFER\_M1CPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01665}01665\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01666}01666\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01667}01667\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01668}01668\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9}{HAL\_DMA\_XFER\_M1HALFCPLT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01669}01669\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01670}01670\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01671}01671\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01672}01672\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\_DMA\_XFER\_ERROR\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01673}01673\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01674}01674\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01675}01675\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01676}01676\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\_DMA\_XFER\_ABORT\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01677}01677\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01678}01678\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01679}01679\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01680}01680\ \ \ \ \ \textcolor{keywordflow}{case}\ \ \ \mbox{\hyperlink{group___d_m_a___exported___types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\_DMA\_XFER\_ALL\_CB\_ID}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01681}01681\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{XferCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01682}01682\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{XferHalfCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01683}01683\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{XferM1CpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01684}01684\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{XferM1HalfCpltCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01685}01685\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{XferErrorCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01686}01686\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{XferAbortCallback}}\ =\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01687}01687\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01688}01688\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01689}01689\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01690}01690\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01691}01691\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01692}01692\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01693}01693\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01694}01694\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01695}01695\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01696}01696\ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01697}01697\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01698}01698\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01699}01699\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01700}01700\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01701}01701\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01702}01702\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01703}01703\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01704}01704\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01730}01730\ \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\_DMA\_StateTypeDef}}\ \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gaef09509c41da57dc118c8ffb9533ce3f}{HAL\_DMA\_GetState}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01731}01731\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01732}01732\ \ \ \textcolor{keywordflow}{return}\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01733}01733\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01734}01734\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01741}01741\ uint32\_t\ \mbox{\hyperlink{group___d_m_a___exported___functions___group3_gabc0735694a0dd08e352b796d7fa7634f}{HAL\_DMA\_GetError}}(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01742}01742\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01743}01743\ \ \ \textcolor{keywordflow}{return}\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{ErrorCode}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01744}01744\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01745}01745\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01767}01767\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_SetConfig(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma,\ uint32\_t\ SrcAddress,\ uint32\_t\ DstAddress,\ uint32\_t\ DataLength)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01768}01768\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01769}01769\ \ \ \textcolor{comment}{/*\ calculate\ DMA\ base\ and\ stream\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01770}01770\ \ \ DMA\_Base\_Registers\ \ *regs\_dma\ \ =\ (DMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01771}01771\ \ \ BDMA\_Base\_Registers\ *regs\_bdma\ =\ (BDMA\_Base\_Registers\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01772}01772\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01773}01773\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga5ade88acc52a9bdd249b13aa278b3df4}{IS\_DMA\_DMAMUX\_ALL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ No\ DMAMUX\ available\ for\ BDMA1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01774}01774\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01775}01775\ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ synchro\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01776}01776\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01777}01777\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01778}01778\ \ \ \ \ \textcolor{keywordflow}{if}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01779}01779\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01780}01780\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ DMAMUX\ request\ generator\ overrun\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01781}01781\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}-\/>\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}\ =\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01782}01782\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01783}01783\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01784}01784\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01785}01785\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01786}01786\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01787}01787\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupt\ flags\ at\ correct\ offset\ within\ the\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01788}01788\ \ \ \ \ regs\_dma-\/>IFCR\ =\ 0x3FUL\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01790}01790\ \ \ \ \ \textcolor{comment}{/*\ Clear\ DBM\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01791}01791\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CR\ \&=\ (uint32\_t)(\string~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\_SxCR\_DBM}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01792}01792\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01793}01793\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Stream\ data\ length\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01794}01794\ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>NDTR\ =\ DataLength;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01795}01795\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01796}01796\ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ to\ Memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01797}01797\ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}})\ ==\ \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}{DMA\_MEMORY\_TO\_PERIPH}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01798}01798\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01799}01799\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Stream\ destination\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01800}01800\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>PAR\ =\ DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01801}01801\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01802}01802\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Stream\ source\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01803}01803\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>M0AR\ =\ SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01804}01804\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01805}01805\ \ \ \ \ \textcolor{comment}{/*\ Memory\ to\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01806}01806\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01807}01807\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01808}01808\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Stream\ source\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01809}01809\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>PAR\ =\ SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01810}01810\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01811}01811\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Stream\ destination\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01812}01812\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>M0AR\ =\ DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01813}01813\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01814}01814\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01815}01815\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga6a47a1079b62bdc4e5dae1a8fa44574c}{IS\_BDMA\_CHANNEL\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ BDMA\ instance(s)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01816}01816\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01817}01817\ \ \ \ \ \textcolor{comment}{/*\ Clear\ all\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01818}01818\ \ \ \ \ regs\_bdma-\/>IFCR\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1cca96f3a10bfed45e2f705d25b87c}{BDMA\_ISR\_GIF0}})\ <<\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01819}01819\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01820}01820\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Channel\ data\ length\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01821}01821\ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CNDTR\ =\ DataLength;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01822}01822\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01823}01823\ \ \ \ \ \textcolor{comment}{/*\ Peripheral\ to\ Memory\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01824}01824\ \ \ \ \ \textcolor{keywordflow}{if}((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}})\ ==\ \mbox{\hyperlink{group___d_m_a___data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}{DMA\_MEMORY\_TO\_PERIPH}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01825}01825\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01826}01826\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Channel\ destination\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01827}01827\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CPAR\ =\ DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01828}01828\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01829}01829\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Channel\ source\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01830}01830\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CM0AR\ =\ SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01831}01831\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01832}01832\ \ \ \ \ \textcolor{comment}{/*\ Memory\ to\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01833}01833\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01834}01834\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01835}01835\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Channel\ source\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01836}01836\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CPAR\ =\ SrcAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01837}01837\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01838}01838\ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA\ Channel\ destination\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01839}01839\ \ \ \ \ \ \ ((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}}\ *)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})-\/>CM0AR\ =\ DstAddress;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01840}01840\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01841}01841\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01842}01842\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01843}01843\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01844}01844\ \ \ \ \ \textcolor{comment}{/*\ Nothing\ To\ Do\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01845}01845\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01846}01846\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01847}01847\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01854}01854\ \textcolor{keyword}{static}\ uint32\_t\ DMA\_CalcBaseAndBitshift(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01855}01855\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01856}01856\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga4b6be8f9507ab8b4d52d4b8c4f754330}{IS\_DMA\_STREAM\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)\ \textcolor{comment}{/*\ DMA1\ or\ DMA2\ instance\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01857}01857\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01858}01858\ \ \ \ \ uint32\_t\ stream\_number\ =\ (((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ 0xFFU)\ -\/\ 16U)\ /\ 24U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01859}01859\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01860}01860\ \ \ \ \ \textcolor{comment}{/*\ lookup\ table\ for\ necessary\ bitshift\ of\ flags\ within\ status\ registers\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01861}01861\ \ \ \ \ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ flagBitshiftOffset[8U]\ =\ \{0U,\ 6U,\ 16U,\ 22U,\ 0U,\ 6U,\ 16U,\ 22U\};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01862}01862\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{StreamIndex}}\ =\ flagBitshiftOffset[stream\_number\ \&\ 0x7U];}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01863}01863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01864}01864\ \ \ \ \ \textcolor{keywordflow}{if}\ (stream\_number\ >\ 3U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01865}01865\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01866}01866\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ pointer\ to\ HISR\ and\ HIFCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01867}01867\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}}\ =\ (((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ (uint32\_t)(\string~0x3FFU))\ +\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01868}01868\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01869}01869\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01870}01870\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01871}01871\ \ \ \ \ \ \ \textcolor{comment}{/*\ return\ pointer\ to\ LISR\ and\ LIFCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01872}01872\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}}\ =\ ((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ (uint32\_t)(\string~0x3FFU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01873}01873\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01874}01874\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01875}01875\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ BDMA\ instance(s)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01876}01876\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01877}01877\ \ \ \ \ \textcolor{comment}{/*\ return\ pointer\ to\ ISR\ and\ IFCR\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01878}01878\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}}\ =\ ((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ (uint32\_t)(\string~0xFFU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01879}01879\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01880}01880\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01881}01881\ \ \ \textcolor{keywordflow}{return}\ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{StreamBaseAddress}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01882}01882\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01883}01883\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01890}01890\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ DMA\_CheckFifoParam(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01891}01891\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01892}01892\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01893}01893\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01894}01894\ \ \ \textcolor{comment}{/*\ Memory\ Data\ size\ equal\ to\ Byte\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01895}01895\ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}}\ ==\ \mbox{\hyperlink{group___d_m_a___memory__data__size_ga9ed07bddf736298eba11508382ea4d51}{DMA\_MDATAALIGN\_BYTE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01896}01896\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01897}01897\ \ \ \ \ \textcolor{keywordflow}{switch}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01898}01898\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01899}01899\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01900}01900\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01901}01901\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01902}01902\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01903}01903\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01904}01904\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01905}01905\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01906}01906\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01907}01907\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01908}01908\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01909}01909\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ ==\ \mbox{\hyperlink{group___d_m_a___memory__burst_ga7812aea620b09c4f4281d614d86e6094}{DMA\_MBURST\_INC16}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01910}01910\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01911}01911\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01912}01912\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01913}01913\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01914}01914\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01915}01915\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01916}01916\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01917}01917\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01918}01918\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01919}01919\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01920}01920\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01921}01921\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01922}01922\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01923}01923\ \ \ \textcolor{comment}{/*\ Memory\ Data\ size\ equal\ to\ Half-\/Word\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01924}01924\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}{MemDataAlignment}}\ ==\ \mbox{\hyperlink{group___d_m_a___memory__data__size_ga2c7355971c0da34a7ffe50ec87403071}{DMA\_MDATAALIGN\_HALFWORD}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01925}01925\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01926}01926\ \ \ \ \ \textcolor{keywordflow}{switch}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01927}01927\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01928}01928\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01929}01929\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01930}01930\ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01931}01931\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01932}01932\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01933}01933\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01934}01934\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01935}01935\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01936}01936\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01937}01937\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01938}01938\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01939}01939\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01940}01940\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01941}01941\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ ==\ \mbox{\hyperlink{group___d_m_a___memory__burst_ga7812aea620b09c4f4281d614d86e6094}{DMA\_MBURST\_INC16}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01942}01942\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01943}01943\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01944}01944\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01945}01945\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01946}01946\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01947}01947\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01948}01948\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01949}01949\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01950}01950\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01951}01951\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01952}01952\ \ \ \textcolor{comment}{/*\ Memory\ Data\ size\ equal\ to\ Word\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01953}01953\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01954}01954\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01955}01955\ \ \ \ \ \textcolor{keywordflow}{switch}\ (hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}{FIFOThreshold}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01956}01956\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01957}01957\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01958}01958\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01959}01959\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_gae1e4ba12bae8440421e6672795d71223}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01960}01960\ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01961}01961\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01962}01962\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01963}01963\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___d_m_a___f_i_f_o__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{DMA\_FIFO\_THRESHOLD\_FULL}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01964}01964\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}{MemBurst}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\_SxCR\_MBURST\_1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01965}01965\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01966}01966\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01967}01967\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01968}01968\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01969}01969\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01970}01970\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01971}01971\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01972}01972\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01973}01973\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01974}01974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01975}01975\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01976}01976\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01977}01977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01984}01984\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_CalcDMAMUXChannelBaseAndMask(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01985}01985\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01986}01986\ \ \ uint32\_t\ stream\_number;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01987}01987\ \ \ uint32\_t\ stream\_baseaddress\ =\ (uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01988}01988\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01989}01989\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga35c0a112aa9cfe7421a5ccfcb0b202c2}{IS\_BDMA\_CHANNEL\_DMAMUX\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01990}01990\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01991}01991\ \ \ \ \ \textcolor{comment}{/*\ BDMA\ Channels\ are\ connected\ to\ DMAMUX2\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01992}01992\ \ \ \ \ stream\_number\ =\ (((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ 0xFFU)\ -\/\ 8U)\ /\ 20U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01993}01993\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}\ =\ (\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}}\ *)((uint32\_t)(((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga062572d7263740e28596c2ae03932ed6}{DMAMUX2\_Channel0}})\ +\ (stream\_number\ *\ 4U)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01994}01994\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga6fa00d1ebb95418df1e5ae20717d208e}{DMAMUX2\_ChannelStatus}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01995}01995\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}}\ =\ 1UL\ <<\ (stream\_number\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01996}01996\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01997}01997\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01998}01998\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l01999}01999\ \ \ \ \ \textcolor{comment}{/*\ DMA1/DMA2\ Streams\ are\ connected\ to\ DMAMUX1\ channels\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02000}02000\ \ \ \ \ stream\_number\ =\ (((uint32\_t)((uint32\_t*)hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ \&\ 0xFFU)\ -\/\ 16U)\ /\ 24U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02001}02001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02002}02002\ \ \ \ \ \textcolor{keywordflow}{if}((stream\_baseaddress\ <=\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\_Stream7}})\ )\ \&\&\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02003}02003\ \ \ \ \ \ \ \ (stream\_baseaddress\ >=\ ((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\_Stream0}})))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02004}02004\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02005}02005\ \ \ \ \ \ \ stream\_number\ +=\ 8U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02006}02006\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02007}02007\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmuxChannel}}\ =\ (\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}}\ *)((uint32\_t)(((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{DMAMUX1\_Channel0}})\ +\ (stream\_number\ *\ 4U)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02008}02008\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmuxChannelStatus}}\ =\ \mbox{\hyperlink{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{DMAMUX1\_ChannelStatus}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02009}02009\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmuxChannelStatusMask}}\ =\ 1UL\ <<\ (stream\_number\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02010}02010\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02011}02011\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02012}02012\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02019}02019\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA\_CalcDMAMUXRequestGenBaseAndMask(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}}\ *hdma)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02020}02020\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02021}02021\ \ \ uint32\_t\ request\ =\ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}.\mbox{\hyperlink{struct_d_m_a___init_type_def_a59f46df02cf1237d6888518fe2100209}{Request}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429e04913f0ea2ec973e5e82c0264766}{DMAMUX\_CxCR\_DMAREQ\_ID}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02022}02022\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02023}02023\ \ \ \textcolor{keywordflow}{if}((request\ >=\ \mbox{\hyperlink{group___d_m_a___request__selection_gac360891b7aab34d72233a3f417d0d7ce}{DMA\_REQUEST\_GENERATOR0}})\ \&\&\ (request\ <=\ \mbox{\hyperlink{group___d_m_a___request__selection_gaee263a6336a0571038e30ade8fb40a94}{DMA\_REQUEST\_GENERATOR7}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02024}02024\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02025}02025\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___exported__macros_ga35c0a112aa9cfe7421a5ccfcb0b202c2}{IS\_BDMA\_CHANNEL\_DMAMUX\_INSTANCE}}(hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02026}02026\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02027}02027\ \ \ \ \ \ \ \textcolor{comment}{/*\ BDMA\ Channels\ are\ connected\ to\ DMAMUX2\ request\ generator\ blocks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02028}02028\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ =\ (\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}}\ *)((uint32\_t)(((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga56604bd635abb9192292d57c477a8c43}{DMAMUX2\_RequestGenerator0}})\ +\ ((request\ -\/\ 1U)\ *\ 4U)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02029}02029\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02030}02030\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga88983d0b14cba9eb3a47cb9c2af3aed1}{DMAMUX2\_RequestGenStatus}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02031}02031\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02032}02032\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02033}02033\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02034}02034\ \ \ \ \ \ \ \textcolor{comment}{/*\ DMA1\ and\ DMA2\ Streams\ use\ DMAMUX1\ request\ generator\ blocks\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02035}02035\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmuxRequestGen}}\ =\ (\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}}\ *)((uint32\_t)(((uint32\_t)\mbox{\hyperlink{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{DMAMUX1\_RequestGenerator0}})\ +\ ((request\ -\/\ 1U)\ *\ 4U)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02036}02036\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02037}02037\ \ \ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmuxRequestGenStatus}}\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{DMAMUX1\_RequestGenStatus}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02038}02038\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02039}02039\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02040}02040\ \ \ \ \ hdma-\/>\mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmuxRequestGenStatusMask}}\ =\ 1UL\ <<\ (request\ -\/\ 1U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02041}02041\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02042}02042\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02043}02043\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02048}02048\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_DMA\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__dma_8c_source_l02057}02057\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
