// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/14/2025 23:07:54"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AlarmClock (
	hrTSeg,
	CLOCK_50,
	reset,
	set_time,
	increment,
	hrUSeg,
	LED_output,
	minTSeg,
	minUSeg,
	secTSeg,
	secUSeg);
output 	[6:0] hrTSeg;
input 	CLOCK_50;
input 	reset;
input 	set_time;
input 	increment;
output 	[6:0] hrUSeg;
output 	[3:0] LED_output;
output 	[6:0] minTSeg;
output 	[6:0] minUSeg;
output 	[6:0] secTSeg;
output 	[6:0] secUSeg;

// Design Ports Information
// hrTSeg[6]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[5]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[4]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[2]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrTSeg[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[5]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[3]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hrUSeg[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_output[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_output[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_output[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_output[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[6]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[4]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[3]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[2]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minTSeg[0]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[2]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// minUSeg[0]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[3]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[2]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[1]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secTSeg[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[4]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[2]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// secUSeg[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// set_time	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// increment	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \inst3|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1|hrRegT|register|reg4bit[1]|ff_input~0_combout ;
wire \inst1|counter|count_reg[0]|Q~1_combout ;
wire \inst1|counter|count_reg[0]|Q~1_wirecell_combout ;
wire \inst1|counter|Equal0~0_combout ;
wire \inst1|counter|Equal0~3_combout ;
wire \inst1|counter|Equal0~1_combout ;
wire \inst1|counter|Equal0~2_combout ;
wire \inst1|counter|Equal0~4_combout ;
wire \reset~input_o ;
wire \inst1|counter|reg_input~0_combout ;
wire \inst1|counter|count_reg[0]|Q~q ;
wire \inst1|counter|count_reg[0]|Q~2 ;
wire \inst1|counter|count_reg[1]|Q~1_combout ;
wire \inst1|counter|count_reg[1]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[1]|Q~q ;
wire \inst1|counter|count_reg[1]|Q~2 ;
wire \inst1|counter|count_reg[2]|Q~1_combout ;
wire \inst1|counter|count_reg[2]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[2]|Q~q ;
wire \inst1|counter|count_reg[2]|Q~2 ;
wire \inst1|counter|count_reg[3]|Q~1_combout ;
wire \inst1|counter|count_reg[3]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[3]|Q~q ;
wire \inst1|counter|count_reg[3]|Q~2 ;
wire \inst1|counter|count_reg[4]|Q~1_combout ;
wire \inst1|counter|count_reg[4]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[4]|Q~q ;
wire \inst1|counter|count_reg[4]|Q~2 ;
wire \inst1|counter|count_reg[5]|Q~1_combout ;
wire \inst1|counter|count_reg[5]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[5]|Q~q ;
wire \inst1|counter|count_reg[5]|Q~2 ;
wire \inst1|counter|count_reg[6]|Q~1_combout ;
wire \inst1|counter|count_reg[6]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[6]|Q~q ;
wire \inst1|counter|count_reg[6]|Q~2 ;
wire \inst1|counter|count_reg[7]|Q~1_combout ;
wire \inst1|counter|count_reg[7]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[7]|Q~q ;
wire \inst1|counter|count_reg[7]|Q~2 ;
wire \inst1|counter|count_reg[8]|Q~1_combout ;
wire \inst1|counter|count_reg[8]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[8]|Q~q ;
wire \inst1|counter|count_reg[8]|Q~2 ;
wire \inst1|counter|count_reg[9]|Q~1_combout ;
wire \inst1|counter|count_reg[9]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[9]|Q~q ;
wire \inst1|counter|count_reg[9]|Q~2 ;
wire \inst1|counter|count_reg[10]|Q~1_combout ;
wire \inst1|counter|count_reg[10]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[10]|Q~q ;
wire \inst1|counter|count_reg[10]|Q~2 ;
wire \inst1|counter|count_reg[11]|Q~1_combout ;
wire \inst1|counter|count_reg[11]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[11]|Q~q ;
wire \inst1|counter|count_reg[11]|Q~2 ;
wire \inst1|counter|count_reg[12]|Q~1_combout ;
wire \inst1|counter|count_reg[12]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[12]|Q~q ;
wire \inst1|counter|count_reg[12]|Q~2 ;
wire \inst1|counter|count_reg[13]|Q~1_combout ;
wire \inst1|counter|count_reg[13]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[13]|Q~q ;
wire \inst1|counter|count_reg[13]|Q~2 ;
wire \inst1|counter|count_reg[14]|Q~1_combout ;
wire \inst1|counter|count_reg[14]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[14]|Q~q ;
wire \inst1|counter|count_reg[14]|Q~2 ;
wire \inst1|counter|count_reg[15]|Q~1_combout ;
wire \inst1|counter|count_reg[15]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[15]|Q~q ;
wire \inst1|counter|count_reg[15]|Q~2 ;
wire \inst1|counter|count_reg[16]|Q~1_combout ;
wire \inst1|counter|count_reg[16]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[16]|Q~q ;
wire \inst1|counter|count_reg[16]|Q~2 ;
wire \inst1|counter|count_reg[17]|Q~1_combout ;
wire \inst1|counter|count_reg[17]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[17]|Q~q ;
wire \inst1|counter|count_reg[17]|Q~2 ;
wire \inst1|counter|count_reg[18]|Q~1_combout ;
wire \inst1|counter|count_reg[18]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[18]|Q~q ;
wire \inst1|counter|count_reg[18]|Q~2 ;
wire \inst1|counter|count_reg[19]|Q~1_combout ;
wire \inst1|counter|count_reg[19]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[19]|Q~q ;
wire \inst1|counter|count_reg[19]|Q~2 ;
wire \inst1|counter|count_reg[20]|Q~1_combout ;
wire \inst1|counter|count_reg[20]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[20]|Q~q ;
wire \inst1|counter|count_reg[20]|Q~2 ;
wire \inst1|counter|count_reg[21]|Q~1_combout ;
wire \inst1|counter|count_reg[21]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[21]|Q~q ;
wire \inst1|counter|count_reg[21]|Q~2 ;
wire \inst1|counter|count_reg[22]|Q~1_combout ;
wire \inst1|counter|count_reg[22]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[22]|Q~q ;
wire \inst1|counter|count_reg[22]|Q~2 ;
wire \inst1|counter|count_reg[23]|Q~1_combout ;
wire \inst1|counter|count_reg[23]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[23]|Q~q ;
wire \inst1|counter|count_reg[23]|Q~2 ;
wire \inst1|counter|count_reg[24]|Q~1_combout ;
wire \inst1|counter|count_reg[24]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[24]|Q~q ;
wire \inst1|counter|Equal0~6_combout ;
wire \inst1|counter|Equal0~5_combout ;
wire \inst1|counter|count_reg[24]|Q~2 ;
wire \inst1|counter|count_reg[25]|Q~1_combout ;
wire \inst1|counter|count_reg[25]|Q~1_wirecell_combout ;
wire \inst1|counter|count_reg[25]|Q~q ;
wire \inst1|counter|Equal0~7_combout ;
wire \set_time~input_o ;
wire \inst1|hrTset~0_combout ;
wire \inst1|setTimeReg|comb_3|Q~q ;
wire \increment~input_o ;
wire \inst1|increment_debouncer|u1|counter[0]~27_combout ;
wire \inst1|increment_debouncer|u1|Equal0~3_combout ;
wire \inst1|increment_debouncer|u1|Equal0~9_combout ;
wire \inst1|increment_debouncer|u1|LessThan0~0_combout ;
wire \inst1|increment_debouncer|u1|LessThan0~1_combout ;
wire \inst1|increment_debouncer|u1|Equal0~4_combout ;
wire \inst1|increment_debouncer|u1|LessThan0~2_combout ;
wire \inst1|increment_debouncer|u1|counter[0]~28 ;
wire \inst1|increment_debouncer|u1|counter[1]~29_combout ;
wire \inst1|increment_debouncer|u1|counter[1]~30 ;
wire \inst1|increment_debouncer|u1|counter[2]~31_combout ;
wire \inst1|increment_debouncer|u1|counter[2]~32 ;
wire \inst1|increment_debouncer|u1|counter[3]~33_combout ;
wire \inst1|increment_debouncer|u1|counter[3]~34 ;
wire \inst1|increment_debouncer|u1|counter[4]~35_combout ;
wire \inst1|increment_debouncer|u1|counter[4]~36 ;
wire \inst1|increment_debouncer|u1|counter[5]~37_combout ;
wire \inst1|increment_debouncer|u1|counter[5]~38 ;
wire \inst1|increment_debouncer|u1|counter[6]~39_combout ;
wire \inst1|increment_debouncer|u1|counter[6]~40 ;
wire \inst1|increment_debouncer|u1|counter[7]~41_combout ;
wire \inst1|increment_debouncer|u1|counter[7]~42 ;
wire \inst1|increment_debouncer|u1|counter[8]~43_combout ;
wire \inst1|increment_debouncer|u1|counter[8]~44 ;
wire \inst1|increment_debouncer|u1|counter[9]~45_combout ;
wire \inst1|increment_debouncer|u1|counter[9]~46 ;
wire \inst1|increment_debouncer|u1|counter[10]~47_combout ;
wire \inst1|increment_debouncer|u1|counter[10]~48 ;
wire \inst1|increment_debouncer|u1|counter[11]~49_combout ;
wire \inst1|increment_debouncer|u1|counter[11]~50 ;
wire \inst1|increment_debouncer|u1|counter[12]~51_combout ;
wire \inst1|increment_debouncer|u1|counter[12]~52 ;
wire \inst1|increment_debouncer|u1|counter[13]~53_combout ;
wire \inst1|increment_debouncer|u1|counter[13]~54 ;
wire \inst1|increment_debouncer|u1|counter[14]~55_combout ;
wire \inst1|increment_debouncer|u1|counter[14]~56 ;
wire \inst1|increment_debouncer|u1|counter[15]~57_combout ;
wire \inst1|increment_debouncer|u1|counter[15]~58 ;
wire \inst1|increment_debouncer|u1|counter[16]~59_combout ;
wire \inst1|increment_debouncer|u1|counter[16]~60 ;
wire \inst1|increment_debouncer|u1|counter[17]~61_combout ;
wire \inst1|increment_debouncer|u1|counter[17]~62 ;
wire \inst1|increment_debouncer|u1|counter[18]~63_combout ;
wire \inst1|increment_debouncer|u1|counter[18]~64 ;
wire \inst1|increment_debouncer|u1|counter[19]~65_combout ;
wire \inst1|increment_debouncer|u1|counter[19]~66 ;
wire \inst1|increment_debouncer|u1|counter[20]~67_combout ;
wire \inst1|increment_debouncer|u1|counter[20]~68 ;
wire \inst1|increment_debouncer|u1|counter[21]~69_combout ;
wire \inst1|increment_debouncer|u1|counter[21]~70 ;
wire \inst1|increment_debouncer|u1|counter[22]~71_combout ;
wire \inst1|increment_debouncer|u1|counter[22]~72 ;
wire \inst1|increment_debouncer|u1|counter[23]~73_combout ;
wire \inst1|increment_debouncer|u1|counter[23]~74 ;
wire \inst1|increment_debouncer|u1|counter[24]~75_combout ;
wire \inst1|increment_debouncer|u1|Equal0~1_combout ;
wire \inst1|increment_debouncer|u1|counter[24]~76 ;
wire \inst1|increment_debouncer|u1|counter[25]~77_combout ;
wire \inst1|increment_debouncer|u1|counter[25]~78 ;
wire \inst1|increment_debouncer|u1|counter[26]~79_combout ;
wire \inst1|increment_debouncer|u1|Equal0~0_combout ;
wire \inst1|increment_debouncer|u1|Equal0~2_combout ;
wire \inst1|increment_debouncer|u1|Equal0~5_combout ;
wire \inst1|increment_debouncer|u1|Equal0~6_combout ;
wire \inst1|increment_debouncer|u1|Equal0~7_combout ;
wire \inst1|increment_debouncer|u1|Equal0~8_combout ;
wire \inst1|increment_debouncer|d0|Q~q ;
wire \inst1|increment_debouncer|d1|Q~q ;
wire \inst1|increment_debouncer|d2|Q~q ;
wire \inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst1|secRegU|load~combout ;
wire \inst1|secRegU|register|reg4bit[3]|ff_input~1_combout ;
wire \inst1|secRegU|register|reg4bit[0]|ff_input~0_combout ;
wire \inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst1|secRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst1|secRegU|register|reg4bit[1]|ff_input~0_combout ;
wire \inst1|secRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst1|secRegU|register|reg4bit[2]|ff_input~0_combout ;
wire \inst1|secRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst1|secRegU|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst1|secRegU|register|reg4bit[3]|ff_input~0_combout ;
wire \inst1|secRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst1|secRegU|load~2_combout ;
wire \inst1|secRegU|load~3_combout ;
wire \inst1|secRegT|load_signal~combout ;
wire \inst1|secRegT|register|reg4bit[0]|ff_input~0_combout ;
wire \inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst1|secRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst1|secRegT|register|reg4bit[1]|ff_input~0_combout ;
wire \inst1|secRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst1|secRegT|register|reg4bit[2]|ff_input~0_combout ;
wire \inst1|secRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst1|secRegT|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst1|secRegT|register|reg4bit[3]|ff_input~0_combout ;
wire \inst1|secRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst1|secRegT|load_signal~0_combout ;
wire \inst1|comb~5_combout ;
wire \inst1|minRegU|load~combout ;
wire \inst1|minRegU|register|reg4bit[0]|ff_input~0_combout ;
wire \inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst1|minRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst1|minRegU|register|reg4bit[1]|ff_input~0_combout ;
wire \inst1|minRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst1|minRegU|register|reg4bit[2]|ff_input~2_combout ;
wire \inst1|minRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst1|minRegU|register|reg4bit[1]|adder|iAND~0_combout ;
wire \inst1|minRegU|register|reg4bit[3]|ff_input~0_combout ;
wire \inst1|minRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst1|comb~0_combout ;
wire \inst1|minRegT|load_signal~combout ;
wire \inst1|minRegT|register|reg4bit[0]|ff_input~0_combout ;
wire \inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst1|minRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst1|minRegT|register|reg4bit[1]|ff_input~0_combout ;
wire \inst1|minRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst1|minRegT|register|reg4bit[2]|ff_input~2_combout ;
wire \inst1|minRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst1|minRegT|register|reg4bit[1]|adder|iAND~0_combout ;
wire \inst1|minRegT|register|reg4bit[3]|ff_input~0_combout ;
wire \inst1|minRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst1|comb~1_combout ;
wire \inst1|comb~2_combout ;
wire \inst1|comb~3_combout ;
wire \inst1|hrRegU|load~combout ;
wire \inst1|hrRegU|register|reg4bit[0]|ff|Q~0_combout ;
wire \inst1|hrRegU|register|reg4bit[0]|ff|Q~q ;
wire \inst1|hrRegU|register|reg4bit[1]|adder|iAND~0_combout ;
wire \inst1|hrRegU|register|reg4bit[2]|ff|Q~0_combout ;
wire \inst1|hrRegU|register|reg4bit[2]|ff|Q~q ;
wire \inst1|hrRegU|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst1|hrRegU|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst1|hrRegU|register|reg4bit[3]|ff|Q~q ;
wire \inst1|every_thing_maxed~0_combout ;
wire \inst1|comb~4_combout ;
wire \inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout ;
wire \inst1|hrRegU|register|reg4bit[1]|ff|Q~0_combout ;
wire \inst1|hrRegU|register|reg4bit[1]|ff|Q~q ;
wire \inst1|hrRegU|load~2_combout ;
wire \inst1|hrRegU|load~3_combout ;
wire \inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ;
wire \inst1|hrRegT|register|reg4bit[1]|ff|Q~q ;
wire \inst1|hrRegT|register|reg4bit[2]|ff_input~0_combout ;
wire \inst1|hrRegT|register|reg4bit[2]|ff|Q~q ;
wire \inst1|hrRegT|load_signal~0_combout ;
wire \inst1|hrRegT|load_signal~combout ;
wire \inst1|hrRegT|register|reg4bit[0]|ff_input~0_combout ;
wire \inst1|hrRegT|register|reg4bit[0]|ff|Q~q ;
wire \inst1|hrRegT|register|reg4bit[3]|adder|iXOR~combout ;
wire \inst1|hrRegT|register|reg4bit[3]|ff_input~0_combout ;
wire \inst1|hrRegT|register|reg4bit[3]|ff|Q~q ;
wire \inst1|hrTDec|iA|WideOr0~0_combout ;
wire \inst1|hrTDec|iB|Mux0~0_combout ;
wire \inst1|hrTDec|iC|Mux0~0_combout ;
wire \inst1|hrTDec|iD|Mux0~0_combout ;
wire \inst1|hrTDec|iE|Mux0~0_combout ;
wire \inst1|hrTDec|iF|Mux0~0_combout ;
wire \inst1|hrTDec|iG|or1~0_combout ;
wire \inst1|hrUDec|iA|WideOr0~0_combout ;
wire \inst1|hrUDec|iB|Mux0~0_combout ;
wire \inst1|hrUDec|iC|Mux0~0_combout ;
wire \inst1|hrUDec|iD|Mux0~0_combout ;
wire \inst1|hrUDec|iE|Mux0~0_combout ;
wire \inst1|hrUDec|iF|Mux0~0_combout ;
wire \inst1|hrUDec|iG|or1~0_combout ;
wire \inst1|minTDec|iA|WideOr0~0_combout ;
wire \inst1|minTDec|iB|Mux0~0_combout ;
wire \inst1|minTDec|iC|Mux0~0_combout ;
wire \inst1|minTDec|iD|Mux0~0_combout ;
wire \inst1|minTDec|iE|Mux0~0_combout ;
wire \inst1|minTDec|iF|Mux0~0_combout ;
wire \inst1|minTDec|iG|or1~0_combout ;
wire \inst1|minUDec|iA|WideOr0~0_combout ;
wire \inst1|minUDec|iB|Mux0~0_combout ;
wire \inst1|minUDec|iC|Mux0~0_combout ;
wire \inst1|minUDec|iD|Mux0~0_combout ;
wire \inst1|minUDec|iE|Mux0~0_combout ;
wire \inst1|minUDec|iF|Mux0~0_combout ;
wire \inst1|minUDec|iG|or1~0_combout ;
wire \inst1|secTDec|iA|WideOr0~0_combout ;
wire \inst1|secTDec|iB|Mux0~0_combout ;
wire \inst1|secTDec|iC|Mux0~0_combout ;
wire \inst1|secTDec|iD|Mux0~0_combout ;
wire \inst1|secTDec|iE|Mux0~0_combout ;
wire \inst1|secTDec|iF|Mux0~0_combout ;
wire \inst1|secTDec|iG|or1~0_combout ;
wire \inst1|secUDec|iA|WideOr0~0_combout ;
wire \inst1|secUDec|iB|Mux0~0_combout ;
wire \inst1|secUDec|iC|Mux0~0_combout ;
wire \inst1|secUDec|iD|Mux0~0_combout ;
wire \inst1|secUDec|iE|Mux0~0_combout ;
wire \inst1|secUDec|iF|Mux0~0_combout ;
wire \inst1|secUDec|iG|or1~0_combout ;
wire [4:0] \inst3|altpll_component|auto_generated|wire_pll1_clk ;
wire [26:0] \inst1|increment_debouncer|u1|counter ;

wire [4:0] \inst3|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst3|altpll_component|auto_generated|wire_pll1_clk [0] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [1] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [2] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [3] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [4] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \hrTSeg[6]~output (
	.i(!\inst1|hrTDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[6]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[6]~output .bus_hold = "false";
defparam \hrTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \hrTSeg[5]~output (
	.i(!\inst1|hrTDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[5]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[5]~output .bus_hold = "false";
defparam \hrTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \hrTSeg[4]~output (
	.i(!\inst1|hrTDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[4]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[4]~output .bus_hold = "false";
defparam \hrTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \hrTSeg[3]~output (
	.i(!\inst1|hrTDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[3]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[3]~output .bus_hold = "false";
defparam \hrTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \hrTSeg[2]~output (
	.i(!\inst1|hrTDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[2]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[2]~output .bus_hold = "false";
defparam \hrTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \hrTSeg[1]~output (
	.i(!\inst1|hrTDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[1]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[1]~output .bus_hold = "false";
defparam \hrTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \hrTSeg[0]~output (
	.i(!\inst1|hrTDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrTSeg[0]),
	.obar());
// synopsys translate_off
defparam \hrTSeg[0]~output .bus_hold = "false";
defparam \hrTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \hrUSeg[6]~output (
	.i(!\inst1|hrUDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[6]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[6]~output .bus_hold = "false";
defparam \hrUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \hrUSeg[5]~output (
	.i(!\inst1|hrUDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[5]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[5]~output .bus_hold = "false";
defparam \hrUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \hrUSeg[4]~output (
	.i(!\inst1|hrUDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[4]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[4]~output .bus_hold = "false";
defparam \hrUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \hrUSeg[3]~output (
	.i(!\inst1|hrUDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[3]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[3]~output .bus_hold = "false";
defparam \hrUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \hrUSeg[2]~output (
	.i(!\inst1|hrUDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[2]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[2]~output .bus_hold = "false";
defparam \hrUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \hrUSeg[1]~output (
	.i(!\inst1|hrUDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[1]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[1]~output .bus_hold = "false";
defparam \hrUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \hrUSeg[0]~output (
	.i(!\inst1|hrUDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hrUSeg[0]),
	.obar());
// synopsys translate_off
defparam \hrUSeg[0]~output .bus_hold = "false";
defparam \hrUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED_output[3]~output (
	.i(!\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_output[3]),
	.obar());
// synopsys translate_off
defparam \LED_output[3]~output .bus_hold = "false";
defparam \LED_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED_output[2]~output (
	.i(!\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_output[2]),
	.obar());
// synopsys translate_off
defparam \LED_output[2]~output .bus_hold = "false";
defparam \LED_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED_output[1]~output (
	.i(!\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_output[1]),
	.obar());
// synopsys translate_off
defparam \LED_output[1]~output .bus_hold = "false";
defparam \LED_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED_output[0]~output (
	.i(!\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_output[0]),
	.obar());
// synopsys translate_off
defparam \LED_output[0]~output .bus_hold = "false";
defparam \LED_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \minTSeg[6]~output (
	.i(!\inst1|minTDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[6]),
	.obar());
// synopsys translate_off
defparam \minTSeg[6]~output .bus_hold = "false";
defparam \minTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \minTSeg[5]~output (
	.i(!\inst1|minTDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[5]),
	.obar());
// synopsys translate_off
defparam \minTSeg[5]~output .bus_hold = "false";
defparam \minTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \minTSeg[4]~output (
	.i(!\inst1|minTDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[4]),
	.obar());
// synopsys translate_off
defparam \minTSeg[4]~output .bus_hold = "false";
defparam \minTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \minTSeg[3]~output (
	.i(!\inst1|minTDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[3]),
	.obar());
// synopsys translate_off
defparam \minTSeg[3]~output .bus_hold = "false";
defparam \minTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \minTSeg[2]~output (
	.i(!\inst1|minTDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[2]),
	.obar());
// synopsys translate_off
defparam \minTSeg[2]~output .bus_hold = "false";
defparam \minTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \minTSeg[1]~output (
	.i(!\inst1|minTDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[1]),
	.obar());
// synopsys translate_off
defparam \minTSeg[1]~output .bus_hold = "false";
defparam \minTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \minTSeg[0]~output (
	.i(!\inst1|minTDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minTSeg[0]),
	.obar());
// synopsys translate_off
defparam \minTSeg[0]~output .bus_hold = "false";
defparam \minTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \minUSeg[6]~output (
	.i(!\inst1|minUDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[6]),
	.obar());
// synopsys translate_off
defparam \minUSeg[6]~output .bus_hold = "false";
defparam \minUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \minUSeg[5]~output (
	.i(!\inst1|minUDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[5]),
	.obar());
// synopsys translate_off
defparam \minUSeg[5]~output .bus_hold = "false";
defparam \minUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \minUSeg[4]~output (
	.i(!\inst1|minUDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[4]),
	.obar());
// synopsys translate_off
defparam \minUSeg[4]~output .bus_hold = "false";
defparam \minUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \minUSeg[3]~output (
	.i(!\inst1|minUDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[3]),
	.obar());
// synopsys translate_off
defparam \minUSeg[3]~output .bus_hold = "false";
defparam \minUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \minUSeg[2]~output (
	.i(!\inst1|minUDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[2]),
	.obar());
// synopsys translate_off
defparam \minUSeg[2]~output .bus_hold = "false";
defparam \minUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \minUSeg[1]~output (
	.i(!\inst1|minUDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[1]),
	.obar());
// synopsys translate_off
defparam \minUSeg[1]~output .bus_hold = "false";
defparam \minUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \minUSeg[0]~output (
	.i(!\inst1|minUDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(minUSeg[0]),
	.obar());
// synopsys translate_off
defparam \minUSeg[0]~output .bus_hold = "false";
defparam \minUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \secTSeg[6]~output (
	.i(!\inst1|secTDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[6]),
	.obar());
// synopsys translate_off
defparam \secTSeg[6]~output .bus_hold = "false";
defparam \secTSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \secTSeg[5]~output (
	.i(!\inst1|secTDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[5]),
	.obar());
// synopsys translate_off
defparam \secTSeg[5]~output .bus_hold = "false";
defparam \secTSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \secTSeg[4]~output (
	.i(!\inst1|secTDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[4]),
	.obar());
// synopsys translate_off
defparam \secTSeg[4]~output .bus_hold = "false";
defparam \secTSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \secTSeg[3]~output (
	.i(!\inst1|secTDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[3]),
	.obar());
// synopsys translate_off
defparam \secTSeg[3]~output .bus_hold = "false";
defparam \secTSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \secTSeg[2]~output (
	.i(!\inst1|secTDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[2]),
	.obar());
// synopsys translate_off
defparam \secTSeg[2]~output .bus_hold = "false";
defparam \secTSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \secTSeg[1]~output (
	.i(!\inst1|secTDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[1]),
	.obar());
// synopsys translate_off
defparam \secTSeg[1]~output .bus_hold = "false";
defparam \secTSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \secTSeg[0]~output (
	.i(!\inst1|secTDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secTSeg[0]),
	.obar());
// synopsys translate_off
defparam \secTSeg[0]~output .bus_hold = "false";
defparam \secTSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \secUSeg[6]~output (
	.i(!\inst1|secUDec|iA|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[6]),
	.obar());
// synopsys translate_off
defparam \secUSeg[6]~output .bus_hold = "false";
defparam \secUSeg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \secUSeg[5]~output (
	.i(!\inst1|secUDec|iB|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[5]),
	.obar());
// synopsys translate_off
defparam \secUSeg[5]~output .bus_hold = "false";
defparam \secUSeg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \secUSeg[4]~output (
	.i(!\inst1|secUDec|iC|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[4]),
	.obar());
// synopsys translate_off
defparam \secUSeg[4]~output .bus_hold = "false";
defparam \secUSeg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \secUSeg[3]~output (
	.i(!\inst1|secUDec|iD|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[3]),
	.obar());
// synopsys translate_off
defparam \secUSeg[3]~output .bus_hold = "false";
defparam \secUSeg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \secUSeg[2]~output (
	.i(!\inst1|secUDec|iE|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[2]),
	.obar());
// synopsys translate_off
defparam \secUSeg[2]~output .bus_hold = "false";
defparam \secUSeg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \secUSeg[1]~output (
	.i(!\inst1|secUDec|iF|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[1]),
	.obar());
// synopsys translate_off
defparam \secUSeg[1]~output .bus_hold = "false";
defparam \secUSeg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \secUSeg[0]~output (
	.i(!\inst1|secUDec|iG|or1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(secUSeg[0]),
	.obar());
// synopsys translate_off
defparam \secUSeg[0]~output .bus_hold = "false";
defparam \secUSeg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst3|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst3|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst3|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst3|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst3|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst3|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst3|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst3|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst3|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst3|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[1]|ff_input~0 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[1]|ff_input~0_combout  = (\inst1|hrRegT|load_signal~combout ) # (\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  $ (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[1]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[1]|ff_input~0 .lut_mask = 16'hFFC3;
defparam \inst1|hrRegT|register|reg4bit[1]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \inst1|counter|count_reg[0]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[0]|Q~1_combout  = \inst1|counter|count_reg[0]|Q~q  $ (GND)
// \inst1|counter|count_reg[0]|Q~2  = CARRY(!\inst1|counter|count_reg[0]|Q~q )

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[0]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[0]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[0]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[0]|Q~1 .lut_mask = 16'hCC33;
defparam \inst1|counter|count_reg[0]|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \inst1|counter|count_reg[0]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[0]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[0]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[0]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[0]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[0]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst1|counter|count_reg[0]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \inst1|counter|Equal0~0 (
// Equation(s):
// \inst1|counter|Equal0~0_combout  = (!\inst1|counter|count_reg[1]|Q~q  & (!\inst1|counter|count_reg[3]|Q~q  & (!\inst1|counter|count_reg[2]|Q~q  & !\inst1|counter|count_reg[0]|Q~q )))

	.dataa(\inst1|counter|count_reg[1]|Q~q ),
	.datab(\inst1|counter|count_reg[3]|Q~q ),
	.datac(\inst1|counter|count_reg[2]|Q~q ),
	.datad(\inst1|counter|count_reg[0]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~0 .lut_mask = 16'h0001;
defparam \inst1|counter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \inst1|counter|Equal0~3 (
// Equation(s):
// \inst1|counter|Equal0~3_combout  = (!\inst1|counter|count_reg[13]|Q~q  & (!\inst1|counter|count_reg[12]|Q~q  & (!\inst1|counter|count_reg[14]|Q~q  & !\inst1|counter|count_reg[15]|Q~q )))

	.dataa(\inst1|counter|count_reg[13]|Q~q ),
	.datab(\inst1|counter|count_reg[12]|Q~q ),
	.datac(\inst1|counter|count_reg[14]|Q~q ),
	.datad(\inst1|counter|count_reg[15]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~3 .lut_mask = 16'h0001;
defparam \inst1|counter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \inst1|counter|Equal0~1 (
// Equation(s):
// \inst1|counter|Equal0~1_combout  = (!\inst1|counter|count_reg[4]|Q~q  & (!\inst1|counter|count_reg[5]|Q~q  & (\inst1|counter|count_reg[7]|Q~q  & !\inst1|counter|count_reg[6]|Q~q )))

	.dataa(\inst1|counter|count_reg[4]|Q~q ),
	.datab(\inst1|counter|count_reg[5]|Q~q ),
	.datac(\inst1|counter|count_reg[7]|Q~q ),
	.datad(\inst1|counter|count_reg[6]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~1 .lut_mask = 16'h0010;
defparam \inst1|counter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \inst1|counter|Equal0~2 (
// Equation(s):
// \inst1|counter|Equal0~2_combout  = (\inst1|counter|count_reg[11]|Q~q  & (\inst1|counter|count_reg[9]|Q~q  & (\inst1|counter|count_reg[10]|Q~q  & \inst1|counter|count_reg[8]|Q~q )))

	.dataa(\inst1|counter|count_reg[11]|Q~q ),
	.datab(\inst1|counter|count_reg[9]|Q~q ),
	.datac(\inst1|counter|count_reg[10]|Q~q ),
	.datad(\inst1|counter|count_reg[8]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~2 .lut_mask = 16'h8000;
defparam \inst1|counter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \inst1|counter|Equal0~4 (
// Equation(s):
// \inst1|counter|Equal0~4_combout  = (\inst1|counter|Equal0~0_combout  & (\inst1|counter|Equal0~3_combout  & (\inst1|counter|Equal0~1_combout  & \inst1|counter|Equal0~2_combout )))

	.dataa(\inst1|counter|Equal0~0_combout ),
	.datab(\inst1|counter|Equal0~3_combout ),
	.datac(\inst1|counter|Equal0~1_combout ),
	.datad(\inst1|counter|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~4 .lut_mask = 16'h8000;
defparam \inst1|counter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \inst1|counter|reg_input~0 (
// Equation(s):
// \inst1|counter|reg_input~0_combout  = ((\inst1|counter|Equal0~7_combout  & \inst1|counter|Equal0~4_combout )) # (!\reset~input_o )

	.dataa(\inst1|counter|Equal0~7_combout ),
	.datab(\inst1|counter|Equal0~4_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|reg_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|reg_input~0 .lut_mask = 16'h8F8F;
defparam \inst1|counter|reg_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \inst1|counter|count_reg[0]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[0]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[0]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[0]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[0]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \inst1|counter|count_reg[1]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[1]|Q~1_combout  = (\inst1|counter|count_reg[1]|Q~q  & ((\inst1|counter|count_reg[0]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[1]|Q~q  & (!\inst1|counter|count_reg[0]|Q~2 ))
// \inst1|counter|count_reg[1]|Q~2  = CARRY((\inst1|counter|count_reg[1]|Q~q ) # (!\inst1|counter|count_reg[0]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[1]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[0]|Q~2 ),
	.combout(\inst1|counter|count_reg[1]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[1]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[1]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[1]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \inst1|counter|count_reg[1]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[1]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[1]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[1]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[1]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[1]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[1]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \inst1|counter|count_reg[1]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[1]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[1]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[1]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[1]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \inst1|counter|count_reg[2]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[2]|Q~1_combout  = (\inst1|counter|count_reg[2]|Q~q  & (!\inst1|counter|count_reg[1]|Q~2  & VCC)) # (!\inst1|counter|count_reg[2]|Q~q  & (\inst1|counter|count_reg[1]|Q~2  $ (GND)))
// \inst1|counter|count_reg[2]|Q~2  = CARRY((!\inst1|counter|count_reg[2]|Q~q  & !\inst1|counter|count_reg[1]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[2]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[1]|Q~2 ),
	.combout(\inst1|counter|count_reg[2]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[2]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[2]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[2]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \inst1|counter|count_reg[2]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[2]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[2]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[2]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[2]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[2]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[2]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \inst1|counter|count_reg[2]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[2]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[2]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[2]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[2]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \inst1|counter|count_reg[3]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[3]|Q~1_combout  = (\inst1|counter|count_reg[3]|Q~q  & ((\inst1|counter|count_reg[2]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[3]|Q~q  & (!\inst1|counter|count_reg[2]|Q~2 ))
// \inst1|counter|count_reg[3]|Q~2  = CARRY((\inst1|counter|count_reg[3]|Q~q ) # (!\inst1|counter|count_reg[2]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[3]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[2]|Q~2 ),
	.combout(\inst1|counter|count_reg[3]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[3]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[3]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[3]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \inst1|counter|count_reg[3]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[3]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[3]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[3]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[3]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[3]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[3]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N29
dffeas \inst1|counter|count_reg[3]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[3]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[3]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[3]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[3]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \inst1|counter|count_reg[4]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[4]|Q~1_combout  = (\inst1|counter|count_reg[4]|Q~q  & (!\inst1|counter|count_reg[3]|Q~2  & VCC)) # (!\inst1|counter|count_reg[4]|Q~q  & (\inst1|counter|count_reg[3]|Q~2  $ (GND)))
// \inst1|counter|count_reg[4]|Q~2  = CARRY((!\inst1|counter|count_reg[4]|Q~q  & !\inst1|counter|count_reg[3]|Q~2 ))

	.dataa(\inst1|counter|count_reg[4]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[3]|Q~2 ),
	.combout(\inst1|counter|count_reg[4]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[4]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[4]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[4]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \inst1|counter|count_reg[4]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[4]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[4]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[4]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[4]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[4]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[4]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \inst1|counter|count_reg[4]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[4]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[4]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[4]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[4]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \inst1|counter|count_reg[5]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[5]|Q~1_combout  = (\inst1|counter|count_reg[5]|Q~q  & ((\inst1|counter|count_reg[4]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[5]|Q~q  & (!\inst1|counter|count_reg[4]|Q~2 ))
// \inst1|counter|count_reg[5]|Q~2  = CARRY((\inst1|counter|count_reg[5]|Q~q ) # (!\inst1|counter|count_reg[4]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[5]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[4]|Q~2 ),
	.combout(\inst1|counter|count_reg[5]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[5]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[5]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[5]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \inst1|counter|count_reg[5]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[5]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[5]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[5]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[5]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[5]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[5]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N17
dffeas \inst1|counter|count_reg[5]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[5]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[5]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[5]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[5]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \inst1|counter|count_reg[6]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[6]|Q~1_combout  = (\inst1|counter|count_reg[6]|Q~q  & (!\inst1|counter|count_reg[5]|Q~2  & VCC)) # (!\inst1|counter|count_reg[6]|Q~q  & (\inst1|counter|count_reg[5]|Q~2  $ (GND)))
// \inst1|counter|count_reg[6]|Q~2  = CARRY((!\inst1|counter|count_reg[6]|Q~q  & !\inst1|counter|count_reg[5]|Q~2 ))

	.dataa(\inst1|counter|count_reg[6]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[5]|Q~2 ),
	.combout(\inst1|counter|count_reg[6]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[6]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[6]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[6]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \inst1|counter|count_reg[6]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[6]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[6]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[6]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[6]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[6]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[6]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \inst1|counter|count_reg[6]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[6]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[6]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[6]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[6]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \inst1|counter|count_reg[7]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[7]|Q~1_combout  = (\inst1|counter|count_reg[7]|Q~q  & ((\inst1|counter|count_reg[6]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[7]|Q~q  & (!\inst1|counter|count_reg[6]|Q~2 ))
// \inst1|counter|count_reg[7]|Q~2  = CARRY((\inst1|counter|count_reg[7]|Q~q ) # (!\inst1|counter|count_reg[6]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[7]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[6]|Q~2 ),
	.combout(\inst1|counter|count_reg[7]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[7]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[7]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[7]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \inst1|counter|count_reg[7]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[7]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[7]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[7]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[7]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[7]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[7]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N3
dffeas \inst1|counter|count_reg[7]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[7]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[7]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[7]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[7]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \inst1|counter|count_reg[8]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[8]|Q~1_combout  = (\inst1|counter|count_reg[8]|Q~q  & (!\inst1|counter|count_reg[7]|Q~2  & VCC)) # (!\inst1|counter|count_reg[8]|Q~q  & (\inst1|counter|count_reg[7]|Q~2  $ (GND)))
// \inst1|counter|count_reg[8]|Q~2  = CARRY((!\inst1|counter|count_reg[8]|Q~q  & !\inst1|counter|count_reg[7]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[8]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[7]|Q~2 ),
	.combout(\inst1|counter|count_reg[8]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[8]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[8]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[8]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \inst1|counter|count_reg[8]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[8]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[8]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[8]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[8]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[8]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[8]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \inst1|counter|count_reg[8]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[8]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[8]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[8]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[8]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \inst1|counter|count_reg[9]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[9]|Q~1_combout  = (\inst1|counter|count_reg[9]|Q~q  & ((\inst1|counter|count_reg[8]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[9]|Q~q  & (!\inst1|counter|count_reg[8]|Q~2 ))
// \inst1|counter|count_reg[9]|Q~2  = CARRY((\inst1|counter|count_reg[9]|Q~q ) # (!\inst1|counter|count_reg[8]|Q~2 ))

	.dataa(\inst1|counter|count_reg[9]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[8]|Q~2 ),
	.combout(\inst1|counter|count_reg[9]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[9]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[9]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst1|counter|count_reg[9]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \inst1|counter|count_reg[9]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[9]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[9]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[9]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[9]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[9]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[9]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \inst1|counter|count_reg[9]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[9]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[9]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[9]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[9]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \inst1|counter|count_reg[10]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[10]|Q~1_combout  = (\inst1|counter|count_reg[10]|Q~q  & (!\inst1|counter|count_reg[9]|Q~2  & VCC)) # (!\inst1|counter|count_reg[10]|Q~q  & (\inst1|counter|count_reg[9]|Q~2  $ (GND)))
// \inst1|counter|count_reg[10]|Q~2  = CARRY((!\inst1|counter|count_reg[10]|Q~q  & !\inst1|counter|count_reg[9]|Q~2 ))

	.dataa(\inst1|counter|count_reg[10]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[9]|Q~2 ),
	.combout(\inst1|counter|count_reg[10]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[10]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[10]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[10]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \inst1|counter|count_reg[10]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[10]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[10]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[10]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[10]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[10]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[10]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \inst1|counter|count_reg[10]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[10]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[10]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[10]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[10]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \inst1|counter|count_reg[11]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[11]|Q~1_combout  = (\inst1|counter|count_reg[11]|Q~q  & ((\inst1|counter|count_reg[10]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[11]|Q~q  & (!\inst1|counter|count_reg[10]|Q~2 ))
// \inst1|counter|count_reg[11]|Q~2  = CARRY((\inst1|counter|count_reg[11]|Q~q ) # (!\inst1|counter|count_reg[10]|Q~2 ))

	.dataa(\inst1|counter|count_reg[11]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[10]|Q~2 ),
	.combout(\inst1|counter|count_reg[11]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[11]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[11]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst1|counter|count_reg[11]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \inst1|counter|count_reg[11]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[11]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[11]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[11]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[11]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[11]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[11]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N13
dffeas \inst1|counter|count_reg[11]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[11]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[11]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[11]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[11]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \inst1|counter|count_reg[12]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[12]|Q~1_combout  = (\inst1|counter|count_reg[12]|Q~q  & (!\inst1|counter|count_reg[11]|Q~2  & VCC)) # (!\inst1|counter|count_reg[12]|Q~q  & (\inst1|counter|count_reg[11]|Q~2  $ (GND)))
// \inst1|counter|count_reg[12]|Q~2  = CARRY((!\inst1|counter|count_reg[12]|Q~q  & !\inst1|counter|count_reg[11]|Q~2 ))

	.dataa(\inst1|counter|count_reg[12]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[11]|Q~2 ),
	.combout(\inst1|counter|count_reg[12]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[12]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[12]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[12]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \inst1|counter|count_reg[12]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[12]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[12]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[12]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[12]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[12]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[12]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \inst1|counter|count_reg[12]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[12]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[12]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[12]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[12]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \inst1|counter|count_reg[13]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[13]|Q~1_combout  = (\inst1|counter|count_reg[13]|Q~q  & ((\inst1|counter|count_reg[12]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[13]|Q~q  & (!\inst1|counter|count_reg[12]|Q~2 ))
// \inst1|counter|count_reg[13]|Q~2  = CARRY((\inst1|counter|count_reg[13]|Q~q ) # (!\inst1|counter|count_reg[12]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[13]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[12]|Q~2 ),
	.combout(\inst1|counter|count_reg[13]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[13]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[13]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[13]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \inst1|counter|count_reg[13]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[13]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[13]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[13]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[13]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[13]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[13]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \inst1|counter|count_reg[13]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[13]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[13]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[13]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[13]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \inst1|counter|count_reg[14]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[14]|Q~1_combout  = (\inst1|counter|count_reg[14]|Q~q  & (!\inst1|counter|count_reg[13]|Q~2  & VCC)) # (!\inst1|counter|count_reg[14]|Q~q  & (\inst1|counter|count_reg[13]|Q~2  $ (GND)))
// \inst1|counter|count_reg[14]|Q~2  = CARRY((!\inst1|counter|count_reg[14]|Q~q  & !\inst1|counter|count_reg[13]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[14]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[13]|Q~2 ),
	.combout(\inst1|counter|count_reg[14]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[14]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[14]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[14]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \inst1|counter|count_reg[14]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[14]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[14]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[14]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[14]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[14]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[14]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \inst1|counter|count_reg[14]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[14]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[14]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[14]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[14]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \inst1|counter|count_reg[15]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[15]|Q~1_combout  = (\inst1|counter|count_reg[15]|Q~q  & ((\inst1|counter|count_reg[14]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[15]|Q~q  & (!\inst1|counter|count_reg[14]|Q~2 ))
// \inst1|counter|count_reg[15]|Q~2  = CARRY((\inst1|counter|count_reg[15]|Q~q ) # (!\inst1|counter|count_reg[14]|Q~2 ))

	.dataa(\inst1|counter|count_reg[15]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[14]|Q~2 ),
	.combout(\inst1|counter|count_reg[15]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[15]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[15]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst1|counter|count_reg[15]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \inst1|counter|count_reg[15]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[15]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[15]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[15]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[15]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[15]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[15]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N19
dffeas \inst1|counter|count_reg[15]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[15]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[15]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[15]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[15]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \inst1|counter|count_reg[16]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[16]|Q~1_combout  = (\inst1|counter|count_reg[16]|Q~q  & (!\inst1|counter|count_reg[15]|Q~2  & VCC)) # (!\inst1|counter|count_reg[16]|Q~q  & (\inst1|counter|count_reg[15]|Q~2  $ (GND)))
// \inst1|counter|count_reg[16]|Q~2  = CARRY((!\inst1|counter|count_reg[16]|Q~q  & !\inst1|counter|count_reg[15]|Q~2 ))

	.dataa(\inst1|counter|count_reg[16]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[15]|Q~2 ),
	.combout(\inst1|counter|count_reg[16]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[16]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[16]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[16]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \inst1|counter|count_reg[16]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[16]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[16]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[16]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[16]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[16]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst1|counter|count_reg[16]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \inst1|counter|count_reg[16]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[16]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[16]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[16]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[16]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \inst1|counter|count_reg[17]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[17]|Q~1_combout  = (\inst1|counter|count_reg[17]|Q~q  & ((\inst1|counter|count_reg[16]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[17]|Q~q  & (!\inst1|counter|count_reg[16]|Q~2 ))
// \inst1|counter|count_reg[17]|Q~2  = CARRY((\inst1|counter|count_reg[17]|Q~q ) # (!\inst1|counter|count_reg[16]|Q~2 ))

	.dataa(\inst1|counter|count_reg[17]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[16]|Q~2 ),
	.combout(\inst1|counter|count_reg[17]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[17]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[17]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst1|counter|count_reg[17]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \inst1|counter|count_reg[17]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[17]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[17]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[17]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[17]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[17]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst1|counter|count_reg[17]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \inst1|counter|count_reg[17]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[17]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[17]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[17]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[17]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \inst1|counter|count_reg[18]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[18]|Q~1_combout  = (\inst1|counter|count_reg[18]|Q~q  & (!\inst1|counter|count_reg[17]|Q~2  & VCC)) # (!\inst1|counter|count_reg[18]|Q~q  & (\inst1|counter|count_reg[17]|Q~2  $ (GND)))
// \inst1|counter|count_reg[18]|Q~2  = CARRY((!\inst1|counter|count_reg[18]|Q~q  & !\inst1|counter|count_reg[17]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[18]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[17]|Q~2 ),
	.combout(\inst1|counter|count_reg[18]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[18]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[18]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[18]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \inst1|counter|count_reg[18]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[18]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[18]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[18]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[18]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[18]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[18]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \inst1|counter|count_reg[18]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[18]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[18]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[18]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[18]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \inst1|counter|count_reg[19]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[19]|Q~1_combout  = (\inst1|counter|count_reg[19]|Q~q  & ((\inst1|counter|count_reg[18]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[19]|Q~q  & (!\inst1|counter|count_reg[18]|Q~2 ))
// \inst1|counter|count_reg[19]|Q~2  = CARRY((\inst1|counter|count_reg[19]|Q~q ) # (!\inst1|counter|count_reg[18]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[19]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[18]|Q~2 ),
	.combout(\inst1|counter|count_reg[19]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[19]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[19]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[19]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \inst1|counter|count_reg[19]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[19]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[19]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[19]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[19]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[19]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[19]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \inst1|counter|count_reg[19]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[19]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[19]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[19]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[19]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \inst1|counter|count_reg[20]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[20]|Q~1_combout  = (\inst1|counter|count_reg[20]|Q~q  & (!\inst1|counter|count_reg[19]|Q~2  & VCC)) # (!\inst1|counter|count_reg[20]|Q~q  & (\inst1|counter|count_reg[19]|Q~2  $ (GND)))
// \inst1|counter|count_reg[20]|Q~2  = CARRY((!\inst1|counter|count_reg[20]|Q~q  & !\inst1|counter|count_reg[19]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[20]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[19]|Q~2 ),
	.combout(\inst1|counter|count_reg[20]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[20]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[20]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[20]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \inst1|counter|count_reg[20]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[20]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[20]|Q~1_combout 

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[20]|Q~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[20]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[20]|Q~1_wirecell .lut_mask = 16'h3333;
defparam \inst1|counter|count_reg[20]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \inst1|counter|count_reg[20]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[20]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[20]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[20]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[20]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \inst1|counter|count_reg[21]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[21]|Q~1_combout  = (\inst1|counter|count_reg[21]|Q~q  & ((\inst1|counter|count_reg[20]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[21]|Q~q  & (!\inst1|counter|count_reg[20]|Q~2 ))
// \inst1|counter|count_reg[21]|Q~2  = CARRY((\inst1|counter|count_reg[21]|Q~q ) # (!\inst1|counter|count_reg[20]|Q~2 ))

	.dataa(\inst1|counter|count_reg[21]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[20]|Q~2 ),
	.combout(\inst1|counter|count_reg[21]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[21]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[21]|Q~1 .lut_mask = 16'hA5AF;
defparam \inst1|counter|count_reg[21]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \inst1|counter|count_reg[21]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[21]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[21]|Q~1_combout 

	.dataa(\inst1|counter|count_reg[21]|Q~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[21]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[21]|Q~1_wirecell .lut_mask = 16'h5555;
defparam \inst1|counter|count_reg[21]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \inst1|counter|count_reg[21]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[21]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[21]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[21]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[21]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \inst1|counter|count_reg[22]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[22]|Q~1_combout  = (\inst1|counter|count_reg[22]|Q~q  & (!\inst1|counter|count_reg[21]|Q~2  & VCC)) # (!\inst1|counter|count_reg[22]|Q~q  & (\inst1|counter|count_reg[21]|Q~2  $ (GND)))
// \inst1|counter|count_reg[22]|Q~2  = CARRY((!\inst1|counter|count_reg[22]|Q~q  & !\inst1|counter|count_reg[21]|Q~2 ))

	.dataa(\inst1|counter|count_reg[22]|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[21]|Q~2 ),
	.combout(\inst1|counter|count_reg[22]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[22]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[22]|Q~1 .lut_mask = 16'h5A05;
defparam \inst1|counter|count_reg[22]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \inst1|counter|count_reg[22]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[22]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[22]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[22]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[22]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[22]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[22]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \inst1|counter|count_reg[22]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[22]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[22]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[22]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[22]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \inst1|counter|count_reg[23]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[23]|Q~1_combout  = (\inst1|counter|count_reg[23]|Q~q  & ((\inst1|counter|count_reg[22]|Q~2 ) # (GND))) # (!\inst1|counter|count_reg[23]|Q~q  & (!\inst1|counter|count_reg[22]|Q~2 ))
// \inst1|counter|count_reg[23]|Q~2  = CARRY((\inst1|counter|count_reg[23]|Q~q ) # (!\inst1|counter|count_reg[22]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[23]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[22]|Q~2 ),
	.combout(\inst1|counter|count_reg[23]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[23]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[23]|Q~1 .lut_mask = 16'hC3CF;
defparam \inst1|counter|count_reg[23]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \inst1|counter|count_reg[23]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[23]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[23]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[23]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[23]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[23]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[23]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \inst1|counter|count_reg[23]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[23]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[23]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[23]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[23]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \inst1|counter|count_reg[24]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[24]|Q~1_combout  = (\inst1|counter|count_reg[24]|Q~q  & (!\inst1|counter|count_reg[23]|Q~2  & VCC)) # (!\inst1|counter|count_reg[24]|Q~q  & (\inst1|counter|count_reg[23]|Q~2  $ (GND)))
// \inst1|counter|count_reg[24]|Q~2  = CARRY((!\inst1|counter|count_reg[24]|Q~q  & !\inst1|counter|count_reg[23]|Q~2 ))

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[24]|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|counter|count_reg[23]|Q~2 ),
	.combout(\inst1|counter|count_reg[24]|Q~1_combout ),
	.cout(\inst1|counter|count_reg[24]|Q~2 ));
// synopsys translate_off
defparam \inst1|counter|count_reg[24]|Q~1 .lut_mask = 16'h3C03;
defparam \inst1|counter|count_reg[24]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \inst1|counter|count_reg[24]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[24]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[24]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[24]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[24]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[24]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[24]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \inst1|counter|count_reg[24]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[24]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[24]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[24]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[24]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \inst1|counter|Equal0~6 (
// Equation(s):
// \inst1|counter|Equal0~6_combout  = (!\inst1|counter|count_reg[21]|Q~q  & (!\inst1|counter|count_reg[22]|Q~q  & (!\inst1|counter|count_reg[23]|Q~q  & !\inst1|counter|count_reg[20]|Q~q )))

	.dataa(\inst1|counter|count_reg[21]|Q~q ),
	.datab(\inst1|counter|count_reg[22]|Q~q ),
	.datac(\inst1|counter|count_reg[23]|Q~q ),
	.datad(\inst1|counter|count_reg[20]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~6 .lut_mask = 16'h0001;
defparam \inst1|counter|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \inst1|counter|Equal0~5 (
// Equation(s):
// \inst1|counter|Equal0~5_combout  = (\inst1|counter|count_reg[18]|Q~q  & (\inst1|counter|count_reg[16]|Q~q  & (!\inst1|counter|count_reg[17]|Q~q  & !\inst1|counter|count_reg[19]|Q~q )))

	.dataa(\inst1|counter|count_reg[18]|Q~q ),
	.datab(\inst1|counter|count_reg[16]|Q~q ),
	.datac(\inst1|counter|count_reg[17]|Q~q ),
	.datad(\inst1|counter|count_reg[19]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~5 .lut_mask = 16'h0008;
defparam \inst1|counter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \inst1|counter|count_reg[25]|Q~1 (
// Equation(s):
// \inst1|counter|count_reg[25]|Q~1_combout  = \inst1|counter|count_reg[25]|Q~q  $ (!\inst1|counter|count_reg[24]|Q~2 )

	.dataa(gnd),
	.datab(\inst1|counter|count_reg[25]|Q~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|counter|count_reg[24]|Q~2 ),
	.combout(\inst1|counter|count_reg[25]|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[25]|Q~1 .lut_mask = 16'hC3C3;
defparam \inst1|counter|count_reg[25]|Q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \inst1|counter|count_reg[25]|Q~1_wirecell (
// Equation(s):
// \inst1|counter|count_reg[25]|Q~1_wirecell_combout  = !\inst1|counter|count_reg[25]|Q~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|counter|count_reg[25]|Q~1_combout ),
	.cin(gnd),
	.combout(\inst1|counter|count_reg[25]|Q~1_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|count_reg[25]|Q~1_wirecell .lut_mask = 16'h00FF;
defparam \inst1|counter|count_reg[25]|Q~1_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \inst1|counter|count_reg[25]|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|counter|count_reg[25]|Q~1_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|counter|reg_input~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|counter|count_reg[25]|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|counter|count_reg[25]|Q .is_wysiwyg = "true";
defparam \inst1|counter|count_reg[25]|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \inst1|counter|Equal0~7 (
// Equation(s):
// \inst1|counter|Equal0~7_combout  = (\inst1|counter|count_reg[24]|Q~q  & (\inst1|counter|Equal0~6_combout  & (\inst1|counter|Equal0~5_combout  & !\inst1|counter|count_reg[25]|Q~q )))

	.dataa(\inst1|counter|count_reg[24]|Q~q ),
	.datab(\inst1|counter|Equal0~6_combout ),
	.datac(\inst1|counter|Equal0~5_combout ),
	.datad(\inst1|counter|count_reg[25]|Q~q ),
	.cin(gnd),
	.combout(\inst1|counter|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|counter|Equal0~7 .lut_mask = 16'h0080;
defparam \inst1|counter|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \set_time~input (
	.i(set_time),
	.ibar(gnd),
	.o(\set_time~input_o ));
// synopsys translate_off
defparam \set_time~input .bus_hold = "false";
defparam \set_time~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N30
cycloneive_lcell_comb \inst1|hrTset~0 (
// Equation(s):
// \inst1|hrTset~0_combout  = (\inst1|setTimeReg|comb_3|Q~q ) # (\set_time~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|setTimeReg|comb_3|Q~q ),
	.datad(\set_time~input_o ),
	.cin(gnd),
	.combout(\inst1|hrTset~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTset~0 .lut_mask = 16'hFFF0;
defparam \inst1|hrTset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N31
dffeas \inst1|setTimeReg|comb_3|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrTset~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|setTimeReg|comb_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|setTimeReg|comb_3|Q .is_wysiwyg = "true";
defparam \inst1|setTimeReg|comb_3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \increment~input (
	.i(increment),
	.ibar(gnd),
	.o(\increment~input_o ));
// synopsys translate_off
defparam \increment~input .bus_hold = "false";
defparam \increment~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[0]~27 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[0]~27_combout  = \inst1|increment_debouncer|u1|counter [0] $ (VCC)
// \inst1|increment_debouncer|u1|counter[0]~28  = CARRY(\inst1|increment_debouncer|u1|counter [0])

	.dataa(\inst1|increment_debouncer|u1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|counter[0]~27_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[0]~28 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[0]~27 .lut_mask = 16'h55AA;
defparam \inst1|increment_debouncer|u1|counter[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~3 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~3_combout  = (!\inst1|increment_debouncer|u1|counter [8] & (!\inst1|increment_debouncer|u1|counter [9] & (!\inst1|increment_debouncer|u1|counter [10] & !\inst1|increment_debouncer|u1|counter [7])))

	.dataa(\inst1|increment_debouncer|u1|counter [8]),
	.datab(\inst1|increment_debouncer|u1|counter [9]),
	.datac(\inst1|increment_debouncer|u1|counter [10]),
	.datad(\inst1|increment_debouncer|u1|counter [7]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~3 .lut_mask = 16'h0001;
defparam \inst1|increment_debouncer|u1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~9 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~9_combout  = (\inst1|increment_debouncer|u1|counter [2] & (\inst1|increment_debouncer|u1|counter [1] & \inst1|increment_debouncer|u1|counter [0]))

	.dataa(\inst1|increment_debouncer|u1|counter [2]),
	.datab(gnd),
	.datac(\inst1|increment_debouncer|u1|counter [1]),
	.datad(\inst1|increment_debouncer|u1|counter [0]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~9 .lut_mask = 16'hA000;
defparam \inst1|increment_debouncer|u1|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N16
cycloneive_lcell_comb \inst1|increment_debouncer|u1|LessThan0~0 (
// Equation(s):
// \inst1|increment_debouncer|u1|LessThan0~0_combout  = (!\inst1|increment_debouncer|u1|counter [4] & (!\inst1|increment_debouncer|u1|counter [5] & (!\inst1|increment_debouncer|u1|Equal0~9_combout  & !\inst1|increment_debouncer|u1|counter [3])))

	.dataa(\inst1|increment_debouncer|u1|counter [4]),
	.datab(\inst1|increment_debouncer|u1|counter [5]),
	.datac(\inst1|increment_debouncer|u1|Equal0~9_combout ),
	.datad(\inst1|increment_debouncer|u1|counter [3]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|LessThan0~0 .lut_mask = 16'h0001;
defparam \inst1|increment_debouncer|u1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N2
cycloneive_lcell_comb \inst1|increment_debouncer|u1|LessThan0~1 (
// Equation(s):
// \inst1|increment_debouncer|u1|LessThan0~1_combout  = ((\inst1|increment_debouncer|u1|Equal0~3_combout  & ((\inst1|increment_debouncer|u1|LessThan0~0_combout ) # (!\inst1|increment_debouncer|u1|counter [6])))) # (!\inst1|increment_debouncer|u1|counter 
// [11])

	.dataa(\inst1|increment_debouncer|u1|counter [11]),
	.datab(\inst1|increment_debouncer|u1|counter [6]),
	.datac(\inst1|increment_debouncer|u1|Equal0~3_combout ),
	.datad(\inst1|increment_debouncer|u1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|LessThan0~1 .lut_mask = 16'hF575;
defparam \inst1|increment_debouncer|u1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N10
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~4 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~4_combout  = (\inst1|increment_debouncer|u1|counter [13] & (\inst1|increment_debouncer|u1|counter [16] & (\inst1|increment_debouncer|u1|counter [15] & \inst1|increment_debouncer|u1|counter [14])))

	.dataa(\inst1|increment_debouncer|u1|counter [13]),
	.datab(\inst1|increment_debouncer|u1|counter [16]),
	.datac(\inst1|increment_debouncer|u1|counter [15]),
	.datad(\inst1|increment_debouncer|u1|counter [14]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~4 .lut_mask = 16'h8000;
defparam \inst1|increment_debouncer|u1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
cycloneive_lcell_comb \inst1|increment_debouncer|u1|LessThan0~2 (
// Equation(s):
// \inst1|increment_debouncer|u1|LessThan0~2_combout  = ((\inst1|increment_debouncer|u1|Equal0~4_combout  & ((\inst1|increment_debouncer|u1|counter [12]) # (!\inst1|increment_debouncer|u1|LessThan0~1_combout )))) # 
// (!\inst1|increment_debouncer|u1|Equal0~2_combout )

	.dataa(\inst1|increment_debouncer|u1|counter [12]),
	.datab(\inst1|increment_debouncer|u1|LessThan0~1_combout ),
	.datac(\inst1|increment_debouncer|u1|Equal0~2_combout ),
	.datad(\inst1|increment_debouncer|u1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|LessThan0~2 .lut_mask = 16'hBF0F;
defparam \inst1|increment_debouncer|u1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N7
dffeas \inst1|increment_debouncer|u1|counter[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[0]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[0] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[1]~29 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[1]~29_combout  = (\inst1|increment_debouncer|u1|counter [1] & (!\inst1|increment_debouncer|u1|counter[0]~28 )) # (!\inst1|increment_debouncer|u1|counter [1] & ((\inst1|increment_debouncer|u1|counter[0]~28 ) # (GND)))
// \inst1|increment_debouncer|u1|counter[1]~30  = CARRY((!\inst1|increment_debouncer|u1|counter[0]~28 ) # (!\inst1|increment_debouncer|u1|counter [1]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[0]~28 ),
	.combout(\inst1|increment_debouncer|u1|counter[1]~29_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[1]~30 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[1]~29 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N9
dffeas \inst1|increment_debouncer|u1|counter[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[1] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[2]~31 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[2]~31_combout  = (\inst1|increment_debouncer|u1|counter [2] & (\inst1|increment_debouncer|u1|counter[1]~30  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [2] & (!\inst1|increment_debouncer|u1|counter[1]~30  & 
// VCC))
// \inst1|increment_debouncer|u1|counter[2]~32  = CARRY((\inst1|increment_debouncer|u1|counter [2] & !\inst1|increment_debouncer|u1|counter[1]~30 ))

	.dataa(\inst1|increment_debouncer|u1|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[1]~30 ),
	.combout(\inst1|increment_debouncer|u1|counter[2]~31_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[2]~32 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[2]~31 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N11
dffeas \inst1|increment_debouncer|u1|counter[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[2] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[3]~33 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[3]~33_combout  = (\inst1|increment_debouncer|u1|counter [3] & (!\inst1|increment_debouncer|u1|counter[2]~32 )) # (!\inst1|increment_debouncer|u1|counter [3] & ((\inst1|increment_debouncer|u1|counter[2]~32 ) # (GND)))
// \inst1|increment_debouncer|u1|counter[3]~34  = CARRY((!\inst1|increment_debouncer|u1|counter[2]~32 ) # (!\inst1|increment_debouncer|u1|counter [3]))

	.dataa(\inst1|increment_debouncer|u1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[2]~32 ),
	.combout(\inst1|increment_debouncer|u1|counter[3]~33_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[3]~34 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[3]~33 .lut_mask = 16'h5A5F;
defparam \inst1|increment_debouncer|u1|counter[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \inst1|increment_debouncer|u1|counter[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[3] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[4]~35 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[4]~35_combout  = (\inst1|increment_debouncer|u1|counter [4] & (\inst1|increment_debouncer|u1|counter[3]~34  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [4] & (!\inst1|increment_debouncer|u1|counter[3]~34  & 
// VCC))
// \inst1|increment_debouncer|u1|counter[4]~36  = CARRY((\inst1|increment_debouncer|u1|counter [4] & !\inst1|increment_debouncer|u1|counter[3]~34 ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[3]~34 ),
	.combout(\inst1|increment_debouncer|u1|counter[4]~35_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[4]~36 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[4]~35 .lut_mask = 16'hC30C;
defparam \inst1|increment_debouncer|u1|counter[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N15
dffeas \inst1|increment_debouncer|u1|counter[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[4] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[5]~37 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[5]~37_combout  = (\inst1|increment_debouncer|u1|counter [5] & (!\inst1|increment_debouncer|u1|counter[4]~36 )) # (!\inst1|increment_debouncer|u1|counter [5] & ((\inst1|increment_debouncer|u1|counter[4]~36 ) # (GND)))
// \inst1|increment_debouncer|u1|counter[5]~38  = CARRY((!\inst1|increment_debouncer|u1|counter[4]~36 ) # (!\inst1|increment_debouncer|u1|counter [5]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[4]~36 ),
	.combout(\inst1|increment_debouncer|u1|counter[5]~37_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[5]~38 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[5]~37 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N17
dffeas \inst1|increment_debouncer|u1|counter[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[5] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[6]~39 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[6]~39_combout  = (\inst1|increment_debouncer|u1|counter [6] & (\inst1|increment_debouncer|u1|counter[5]~38  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [6] & (!\inst1|increment_debouncer|u1|counter[5]~38  & 
// VCC))
// \inst1|increment_debouncer|u1|counter[6]~40  = CARRY((\inst1|increment_debouncer|u1|counter [6] & !\inst1|increment_debouncer|u1|counter[5]~38 ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[5]~38 ),
	.combout(\inst1|increment_debouncer|u1|counter[6]~39_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[6]~40 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[6]~39 .lut_mask = 16'hC30C;
defparam \inst1|increment_debouncer|u1|counter[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N19
dffeas \inst1|increment_debouncer|u1|counter[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[6] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[7]~41 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[7]~41_combout  = (\inst1|increment_debouncer|u1|counter [7] & (!\inst1|increment_debouncer|u1|counter[6]~40 )) # (!\inst1|increment_debouncer|u1|counter [7] & ((\inst1|increment_debouncer|u1|counter[6]~40 ) # (GND)))
// \inst1|increment_debouncer|u1|counter[7]~42  = CARRY((!\inst1|increment_debouncer|u1|counter[6]~40 ) # (!\inst1|increment_debouncer|u1|counter [7]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[6]~40 ),
	.combout(\inst1|increment_debouncer|u1|counter[7]~41_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[7]~42 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[7]~41 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N21
dffeas \inst1|increment_debouncer|u1|counter[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[7]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[7] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[8]~43 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[8]~43_combout  = (\inst1|increment_debouncer|u1|counter [8] & (\inst1|increment_debouncer|u1|counter[7]~42  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [8] & (!\inst1|increment_debouncer|u1|counter[7]~42  & 
// VCC))
// \inst1|increment_debouncer|u1|counter[8]~44  = CARRY((\inst1|increment_debouncer|u1|counter [8] & !\inst1|increment_debouncer|u1|counter[7]~42 ))

	.dataa(\inst1|increment_debouncer|u1|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[7]~42 ),
	.combout(\inst1|increment_debouncer|u1|counter[8]~43_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[8]~44 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[8]~43 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \inst1|increment_debouncer|u1|counter[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[8]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[8] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[9]~45 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[9]~45_combout  = (\inst1|increment_debouncer|u1|counter [9] & (!\inst1|increment_debouncer|u1|counter[8]~44 )) # (!\inst1|increment_debouncer|u1|counter [9] & ((\inst1|increment_debouncer|u1|counter[8]~44 ) # (GND)))
// \inst1|increment_debouncer|u1|counter[9]~46  = CARRY((!\inst1|increment_debouncer|u1|counter[8]~44 ) # (!\inst1|increment_debouncer|u1|counter [9]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[8]~44 ),
	.combout(\inst1|increment_debouncer|u1|counter[9]~45_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[9]~46 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[9]~45 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N25
dffeas \inst1|increment_debouncer|u1|counter[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[9] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[10]~47 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[10]~47_combout  = (\inst1|increment_debouncer|u1|counter [10] & (\inst1|increment_debouncer|u1|counter[9]~46  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [10] & (!\inst1|increment_debouncer|u1|counter[9]~46  & 
// VCC))
// \inst1|increment_debouncer|u1|counter[10]~48  = CARRY((\inst1|increment_debouncer|u1|counter [10] & !\inst1|increment_debouncer|u1|counter[9]~46 ))

	.dataa(\inst1|increment_debouncer|u1|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[9]~46 ),
	.combout(\inst1|increment_debouncer|u1|counter[10]~47_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[10]~48 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[10]~47 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N27
dffeas \inst1|increment_debouncer|u1|counter[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[10] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[11]~49 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[11]~49_combout  = (\inst1|increment_debouncer|u1|counter [11] & (!\inst1|increment_debouncer|u1|counter[10]~48 )) # (!\inst1|increment_debouncer|u1|counter [11] & ((\inst1|increment_debouncer|u1|counter[10]~48 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[11]~50  = CARRY((!\inst1|increment_debouncer|u1|counter[10]~48 ) # (!\inst1|increment_debouncer|u1|counter [11]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[10]~48 ),
	.combout(\inst1|increment_debouncer|u1|counter[11]~49_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[11]~50 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[11]~49 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N29
dffeas \inst1|increment_debouncer|u1|counter[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[11]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[11] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[12]~51 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[12]~51_combout  = (\inst1|increment_debouncer|u1|counter [12] & (\inst1|increment_debouncer|u1|counter[11]~50  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [12] & (!\inst1|increment_debouncer|u1|counter[11]~50  
// & VCC))
// \inst1|increment_debouncer|u1|counter[12]~52  = CARRY((\inst1|increment_debouncer|u1|counter [12] & !\inst1|increment_debouncer|u1|counter[11]~50 ))

	.dataa(\inst1|increment_debouncer|u1|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[11]~50 ),
	.combout(\inst1|increment_debouncer|u1|counter[12]~51_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[12]~52 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[12]~51 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \inst1|increment_debouncer|u1|counter[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[12] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N0
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[13]~53 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[13]~53_combout  = (\inst1|increment_debouncer|u1|counter [13] & (!\inst1|increment_debouncer|u1|counter[12]~52 )) # (!\inst1|increment_debouncer|u1|counter [13] & ((\inst1|increment_debouncer|u1|counter[12]~52 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[13]~54  = CARRY((!\inst1|increment_debouncer|u1|counter[12]~52 ) # (!\inst1|increment_debouncer|u1|counter [13]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[12]~52 ),
	.combout(\inst1|increment_debouncer|u1|counter[13]~53_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[13]~54 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[13]~53 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N1
dffeas \inst1|increment_debouncer|u1|counter[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[13]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[13] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N2
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[14]~55 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[14]~55_combout  = (\inst1|increment_debouncer|u1|counter [14] & (\inst1|increment_debouncer|u1|counter[13]~54  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [14] & (!\inst1|increment_debouncer|u1|counter[13]~54  
// & VCC))
// \inst1|increment_debouncer|u1|counter[14]~56  = CARRY((\inst1|increment_debouncer|u1|counter [14] & !\inst1|increment_debouncer|u1|counter[13]~54 ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[13]~54 ),
	.combout(\inst1|increment_debouncer|u1|counter[14]~55_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[14]~56 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[14]~55 .lut_mask = 16'hC30C;
defparam \inst1|increment_debouncer|u1|counter[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N3
dffeas \inst1|increment_debouncer|u1|counter[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[14]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[14] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N4
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[15]~57 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[15]~57_combout  = (\inst1|increment_debouncer|u1|counter [15] & (!\inst1|increment_debouncer|u1|counter[14]~56 )) # (!\inst1|increment_debouncer|u1|counter [15] & ((\inst1|increment_debouncer|u1|counter[14]~56 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[15]~58  = CARRY((!\inst1|increment_debouncer|u1|counter[14]~56 ) # (!\inst1|increment_debouncer|u1|counter [15]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[14]~56 ),
	.combout(\inst1|increment_debouncer|u1|counter[15]~57_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[15]~58 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[15]~57 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \inst1|increment_debouncer|u1|counter[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[15]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[15] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N6
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[16]~59 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[16]~59_combout  = (\inst1|increment_debouncer|u1|counter [16] & (\inst1|increment_debouncer|u1|counter[15]~58  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [16] & (!\inst1|increment_debouncer|u1|counter[15]~58  
// & VCC))
// \inst1|increment_debouncer|u1|counter[16]~60  = CARRY((\inst1|increment_debouncer|u1|counter [16] & !\inst1|increment_debouncer|u1|counter[15]~58 ))

	.dataa(\inst1|increment_debouncer|u1|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[15]~58 ),
	.combout(\inst1|increment_debouncer|u1|counter[16]~59_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[16]~60 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[16]~59 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N7
dffeas \inst1|increment_debouncer|u1|counter[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[16]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[16] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N8
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[17]~61 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[17]~61_combout  = (\inst1|increment_debouncer|u1|counter [17] & (!\inst1|increment_debouncer|u1|counter[16]~60 )) # (!\inst1|increment_debouncer|u1|counter [17] & ((\inst1|increment_debouncer|u1|counter[16]~60 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[17]~62  = CARRY((!\inst1|increment_debouncer|u1|counter[16]~60 ) # (!\inst1|increment_debouncer|u1|counter [17]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[16]~60 ),
	.combout(\inst1|increment_debouncer|u1|counter[17]~61_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[17]~62 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[17]~61 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N9
dffeas \inst1|increment_debouncer|u1|counter[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[17]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[17] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N10
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[18]~63 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[18]~63_combout  = (\inst1|increment_debouncer|u1|counter [18] & (\inst1|increment_debouncer|u1|counter[17]~62  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [18] & (!\inst1|increment_debouncer|u1|counter[17]~62  
// & VCC))
// \inst1|increment_debouncer|u1|counter[18]~64  = CARRY((\inst1|increment_debouncer|u1|counter [18] & !\inst1|increment_debouncer|u1|counter[17]~62 ))

	.dataa(\inst1|increment_debouncer|u1|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[17]~62 ),
	.combout(\inst1|increment_debouncer|u1|counter[18]~63_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[18]~64 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[18]~63 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N11
dffeas \inst1|increment_debouncer|u1|counter[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[18]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[18] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N12
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[19]~65 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[19]~65_combout  = (\inst1|increment_debouncer|u1|counter [19] & (!\inst1|increment_debouncer|u1|counter[18]~64 )) # (!\inst1|increment_debouncer|u1|counter [19] & ((\inst1|increment_debouncer|u1|counter[18]~64 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[19]~66  = CARRY((!\inst1|increment_debouncer|u1|counter[18]~64 ) # (!\inst1|increment_debouncer|u1|counter [19]))

	.dataa(\inst1|increment_debouncer|u1|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[18]~64 ),
	.combout(\inst1|increment_debouncer|u1|counter[19]~65_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[19]~66 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[19]~65 .lut_mask = 16'h5A5F;
defparam \inst1|increment_debouncer|u1|counter[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N13
dffeas \inst1|increment_debouncer|u1|counter[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[19]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[19] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N14
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[20]~67 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[20]~67_combout  = (\inst1|increment_debouncer|u1|counter [20] & (\inst1|increment_debouncer|u1|counter[19]~66  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [20] & (!\inst1|increment_debouncer|u1|counter[19]~66  
// & VCC))
// \inst1|increment_debouncer|u1|counter[20]~68  = CARRY((\inst1|increment_debouncer|u1|counter [20] & !\inst1|increment_debouncer|u1|counter[19]~66 ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[19]~66 ),
	.combout(\inst1|increment_debouncer|u1|counter[20]~67_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[20]~68 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[20]~67 .lut_mask = 16'hC30C;
defparam \inst1|increment_debouncer|u1|counter[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N15
dffeas \inst1|increment_debouncer|u1|counter[20] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[20]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[20] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N16
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[21]~69 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[21]~69_combout  = (\inst1|increment_debouncer|u1|counter [21] & (!\inst1|increment_debouncer|u1|counter[20]~68 )) # (!\inst1|increment_debouncer|u1|counter [21] & ((\inst1|increment_debouncer|u1|counter[20]~68 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[21]~70  = CARRY((!\inst1|increment_debouncer|u1|counter[20]~68 ) # (!\inst1|increment_debouncer|u1|counter [21]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[20]~68 ),
	.combout(\inst1|increment_debouncer|u1|counter[21]~69_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[21]~70 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[21]~69 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \inst1|increment_debouncer|u1|counter[21] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[21] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N18
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[22]~71 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[22]~71_combout  = (\inst1|increment_debouncer|u1|counter [22] & (\inst1|increment_debouncer|u1|counter[21]~70  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [22] & (!\inst1|increment_debouncer|u1|counter[21]~70  
// & VCC))
// \inst1|increment_debouncer|u1|counter[22]~72  = CARRY((\inst1|increment_debouncer|u1|counter [22] & !\inst1|increment_debouncer|u1|counter[21]~70 ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[21]~70 ),
	.combout(\inst1|increment_debouncer|u1|counter[22]~71_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[22]~72 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[22]~71 .lut_mask = 16'hC30C;
defparam \inst1|increment_debouncer|u1|counter[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N19
dffeas \inst1|increment_debouncer|u1|counter[22] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[22]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[22] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N20
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[23]~73 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[23]~73_combout  = (\inst1|increment_debouncer|u1|counter [23] & (!\inst1|increment_debouncer|u1|counter[22]~72 )) # (!\inst1|increment_debouncer|u1|counter [23] & ((\inst1|increment_debouncer|u1|counter[22]~72 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[23]~74  = CARRY((!\inst1|increment_debouncer|u1|counter[22]~72 ) # (!\inst1|increment_debouncer|u1|counter [23]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[22]~72 ),
	.combout(\inst1|increment_debouncer|u1|counter[23]~73_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[23]~74 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[23]~73 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N21
dffeas \inst1|increment_debouncer|u1|counter[23] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[23]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[23] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N22
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[24]~75 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[24]~75_combout  = (\inst1|increment_debouncer|u1|counter [24] & (\inst1|increment_debouncer|u1|counter[23]~74  $ (GND))) # (!\inst1|increment_debouncer|u1|counter [24] & (!\inst1|increment_debouncer|u1|counter[23]~74  
// & VCC))
// \inst1|increment_debouncer|u1|counter[24]~76  = CARRY((\inst1|increment_debouncer|u1|counter [24] & !\inst1|increment_debouncer|u1|counter[23]~74 ))

	.dataa(\inst1|increment_debouncer|u1|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[23]~74 ),
	.combout(\inst1|increment_debouncer|u1|counter[24]~75_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[24]~76 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[24]~75 .lut_mask = 16'hA50A;
defparam \inst1|increment_debouncer|u1|counter[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \inst1|increment_debouncer|u1|counter[24] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[24]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[24] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N30
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~1 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~1_combout  = (!\inst1|increment_debouncer|u1|counter [21] & (!\inst1|increment_debouncer|u1|counter [22] & (!\inst1|increment_debouncer|u1|counter [24] & !\inst1|increment_debouncer|u1|counter [23])))

	.dataa(\inst1|increment_debouncer|u1|counter [21]),
	.datab(\inst1|increment_debouncer|u1|counter [22]),
	.datac(\inst1|increment_debouncer|u1|counter [24]),
	.datad(\inst1|increment_debouncer|u1|counter [23]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~1 .lut_mask = 16'h0001;
defparam \inst1|increment_debouncer|u1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[25]~77 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[25]~77_combout  = (\inst1|increment_debouncer|u1|counter [25] & (!\inst1|increment_debouncer|u1|counter[24]~76 )) # (!\inst1|increment_debouncer|u1|counter [25] & ((\inst1|increment_debouncer|u1|counter[24]~76 ) # 
// (GND)))
// \inst1|increment_debouncer|u1|counter[25]~78  = CARRY((!\inst1|increment_debouncer|u1|counter[24]~76 ) # (!\inst1|increment_debouncer|u1|counter [25]))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|increment_debouncer|u1|counter[24]~76 ),
	.combout(\inst1|increment_debouncer|u1|counter[25]~77_combout ),
	.cout(\inst1|increment_debouncer|u1|counter[25]~78 ));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[25]~77 .lut_mask = 16'h3C3F;
defparam \inst1|increment_debouncer|u1|counter[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N25
dffeas \inst1|increment_debouncer|u1|counter[25] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[25] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N26
cycloneive_lcell_comb \inst1|increment_debouncer|u1|counter[26]~79 (
// Equation(s):
// \inst1|increment_debouncer|u1|counter[26]~79_combout  = \inst1|increment_debouncer|u1|counter [26] $ (!\inst1|increment_debouncer|u1|counter[25]~78 )

	.dataa(\inst1|increment_debouncer|u1|counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|increment_debouncer|u1|counter[25]~78 ),
	.combout(\inst1|increment_debouncer|u1|counter[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[26]~79 .lut_mask = 16'hA5A5;
defparam \inst1|increment_debouncer|u1|counter[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y11_N27
dffeas \inst1|increment_debouncer|u1|counter[26] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|increment_debouncer|u1|counter[26]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst1|increment_debouncer|u1|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|u1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|counter[26] .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|u1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N28
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~0 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~0_combout  = (!\inst1|increment_debouncer|u1|counter [19] & (!\inst1|increment_debouncer|u1|counter [20] & (!\inst1|increment_debouncer|u1|counter [17] & !\inst1|increment_debouncer|u1|counter [18])))

	.dataa(\inst1|increment_debouncer|u1|counter [19]),
	.datab(\inst1|increment_debouncer|u1|counter [20]),
	.datac(\inst1|increment_debouncer|u1|counter [17]),
	.datad(\inst1|increment_debouncer|u1|counter [18]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~0 .lut_mask = 16'h0001;
defparam \inst1|increment_debouncer|u1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N4
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~2 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~2_combout  = (\inst1|increment_debouncer|u1|Equal0~1_combout  & (!\inst1|increment_debouncer|u1|counter [25] & (!\inst1|increment_debouncer|u1|counter [26] & \inst1|increment_debouncer|u1|Equal0~0_combout )))

	.dataa(\inst1|increment_debouncer|u1|Equal0~1_combout ),
	.datab(\inst1|increment_debouncer|u1|counter [25]),
	.datac(\inst1|increment_debouncer|u1|counter [26]),
	.datad(\inst1|increment_debouncer|u1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~2 .lut_mask = 16'h0200;
defparam \inst1|increment_debouncer|u1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~5 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~5_combout  = (\inst1|increment_debouncer|u1|counter [2] & (\inst1|increment_debouncer|u1|counter [6] & (\inst1|increment_debouncer|u1|counter [1] & \inst1|increment_debouncer|u1|counter [0])))

	.dataa(\inst1|increment_debouncer|u1|counter [2]),
	.datab(\inst1|increment_debouncer|u1|counter [6]),
	.datac(\inst1|increment_debouncer|u1|counter [1]),
	.datad(\inst1|increment_debouncer|u1|counter [0]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~5 .lut_mask = 16'h8000;
defparam \inst1|increment_debouncer|u1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N26
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~6 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~6_combout  = (\inst1|increment_debouncer|u1|counter [11] & (!\inst1|increment_debouncer|u1|counter [5] & (!\inst1|increment_debouncer|u1|counter [4] & !\inst1|increment_debouncer|u1|counter [3])))

	.dataa(\inst1|increment_debouncer|u1|counter [11]),
	.datab(\inst1|increment_debouncer|u1|counter [5]),
	.datac(\inst1|increment_debouncer|u1|counter [4]),
	.datad(\inst1|increment_debouncer|u1|counter [3]),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~6 .lut_mask = 16'h0002;
defparam \inst1|increment_debouncer|u1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N8
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~7 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~7_combout  = (!\inst1|increment_debouncer|u1|counter [12] & (\inst1|increment_debouncer|u1|Equal0~5_combout  & (\inst1|increment_debouncer|u1|Equal0~6_combout  & \inst1|increment_debouncer|u1|Equal0~4_combout )))

	.dataa(\inst1|increment_debouncer|u1|counter [12]),
	.datab(\inst1|increment_debouncer|u1|Equal0~5_combout ),
	.datac(\inst1|increment_debouncer|u1|Equal0~6_combout ),
	.datad(\inst1|increment_debouncer|u1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~7 .lut_mask = 16'h4000;
defparam \inst1|increment_debouncer|u1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N18
cycloneive_lcell_comb \inst1|increment_debouncer|u1|Equal0~8 (
// Equation(s):
// \inst1|increment_debouncer|u1|Equal0~8_combout  = (\inst1|increment_debouncer|u1|Equal0~2_combout  & (\inst1|increment_debouncer|u1|Equal0~3_combout  & \inst1|increment_debouncer|u1|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\inst1|increment_debouncer|u1|Equal0~2_combout ),
	.datac(\inst1|increment_debouncer|u1|Equal0~3_combout ),
	.datad(\inst1|increment_debouncer|u1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|increment_debouncer|u1|Equal0~8 .lut_mask = 16'hC000;
defparam \inst1|increment_debouncer|u1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \inst1|increment_debouncer|d0|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\increment~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|d0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|d0|Q .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|d0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N21
dffeas \inst1|increment_debouncer|d1|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|increment_debouncer|d0|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|d1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|d1|Q .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|d1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N13
dffeas \inst1|increment_debouncer|d2|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|increment_debouncer|d1|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|increment_debouncer|d2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|increment_debouncer|d2|Q .is_wysiwyg = "true";
defparam \inst1|increment_debouncer|d2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N12
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout  = (\inst1|setTimeReg|comb_3|Q~q  & (\inst1|increment_debouncer|d1|Q~q  & (!\inst1|increment_debouncer|d2|Q~q  & \reset~input_o )))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\inst1|increment_debouncer|d1|Q~q ),
	.datac(\inst1|increment_debouncer|d2|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'h0800;
defparam \inst1|secRegU|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N14
cycloneive_lcell_comb \inst1|secRegU|load (
// Equation(s):
// \inst1|secRegU|load~combout  = (\inst1|setTimeReg|comb_3|Q~q ) # (((\inst1|secRegU|load~3_combout ) # (\set_time~input_o )) # (!\reset~input_o ))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\reset~input_o ),
	.datac(\inst1|secRegU|load~3_combout ),
	.datad(\set_time~input_o ),
	.cin(gnd),
	.combout(\inst1|secRegU|load~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|load .lut_mask = 16'hFFFB;
defparam \inst1|secRegU|load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N14
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[3]|ff_input~1 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[3]|ff_input~1_combout  = ((\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout  & \inst1|increment_debouncer|u1|Equal0~8_combout )) # (!\inst1|secRegU|load~combout )

	.dataa(\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.datab(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.datac(gnd),
	.datad(\inst1|secRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[3]|ff_input~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|ff_input~1 .lut_mask = 16'h88FF;
defparam \inst1|secRegU|register|reg4bit[3]|ff_input~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N6
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[0]|ff_input~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[0]|ff_input~0_combout  = ((\inst1|secRegU|load~combout  & ((!\inst1|increment_debouncer|u1|Equal0~8_combout ) # (!\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout )))) # (!\inst1|secRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.datab(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.datac(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst1|secRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[0]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[0]|ff_input~0 .lut_mask = 16'h7F0F;
defparam \inst1|secRegU|register|reg4bit[0]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N28
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout  = (!\inst1|setTimeReg|comb_3|Q~q  & (\reset~input_o  & \set_time~input_o ))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\set_time~input_o ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h4400;
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N28
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout  = (!\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|secRegU|load~combout ) # ((\inst1|counter|Equal0~4_combout  & \inst1|counter|Equal0~7_combout ))))

	.dataa(\inst1|counter|Equal0~4_combout ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.datac(\inst1|counter|Equal0~7_combout ),
	.datad(\inst1|secRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'h3320;
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N7
dffeas \inst1|secRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegU|register|reg4bit[0]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N4
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[1]|ff_input~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[1]|ff_input~0_combout  = (\inst1|secRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst1|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[3]|ff_input~1_combout )

	.dataa(gnd),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff_input~1_combout ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[1]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[1]|ff_input~0 .lut_mask = 16'hF33F;
defparam \inst1|secRegU|register|reg4bit[1]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N5
dffeas \inst1|secRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegU|register|reg4bit[1]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N10
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[2]|ff_input~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[2]|ff_input~0_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  $ (((!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|secRegU|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst1|secRegU|register|reg4bit[3]|ff_input~1_combout )

	.dataa(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff_input~1_combout ),
	.datac(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[2]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[2]|ff_input~0 .lut_mask = 16'hF3B7;
defparam \inst1|secRegU|register|reg4bit[2]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N11
dffeas \inst1|secRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegU|register|reg4bit[2]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N16
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst1|secRegU|register|reg4bit[3]|adder|iXOR~combout  = \inst1|secRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst1|secRegU|register|reg4bit[2]|ff|Q~q ) # ((\inst1|secRegU|register|reg4bit[1]|ff|Q~q ) # (\inst1|secRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h3336;
defparam \inst1|secRegU|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_lcell_comb \inst1|secRegU|register|reg4bit[3]|ff_input~0 (
// Equation(s):
// \inst1|secRegU|register|reg4bit[3]|ff_input~0_combout  = ((\inst1|secRegU|load~combout  & ((!\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ) # (!\inst1|increment_debouncer|u1|Equal0~8_combout )))) # 
// (!\inst1|secRegU|register|reg4bit[3]|adder|iXOR~combout )

	.dataa(\inst1|secRegU|load~combout ),
	.datab(\inst1|secRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(\inst1|increment_debouncer|u1|Equal0~8_combout ),
	.datad(\inst1|secRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst1|secRegU|register|reg4bit[3]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|ff_input~0 .lut_mask = 16'h3BBB;
defparam \inst1|secRegU|register|reg4bit[3]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N1
dffeas \inst1|secRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegU|register|reg4bit[3]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N30
cycloneive_lcell_comb \inst1|secRegU|load~2 (
// Equation(s):
// \inst1|secRegU|load~2_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q  & (\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|secRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegU|load~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|load~2 .lut_mask = 16'h0020;
defparam \inst1|secRegU|load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N26
cycloneive_lcell_comb \inst1|secRegU|load~3 (
// Equation(s):
// \inst1|secRegU|load~3_combout  = (\inst1|counter|Equal0~4_combout  & (\inst1|counter|Equal0~7_combout  & \inst1|secRegU|load~2_combout ))

	.dataa(\inst1|counter|Equal0~4_combout ),
	.datab(gnd),
	.datac(\inst1|counter|Equal0~7_combout ),
	.datad(\inst1|secRegU|load~2_combout ),
	.cin(gnd),
	.combout(\inst1|secRegU|load~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegU|load~3 .lut_mask = 16'hA000;
defparam \inst1|secRegU|load~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N24
cycloneive_lcell_comb \inst1|secRegT|load_signal (
// Equation(s):
// \inst1|secRegT|load_signal~combout  = (\inst1|hrTset~0_combout ) # (((\inst1|secRegU|load~3_combout  & \inst1|secRegT|load_signal~0_combout )) # (!\reset~input_o ))

	.dataa(\inst1|secRegU|load~3_combout ),
	.datab(\inst1|hrTset~0_combout ),
	.datac(\reset~input_o ),
	.datad(\inst1|secRegT|load_signal~0_combout ),
	.cin(gnd),
	.combout(\inst1|secRegT|load_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|load_signal .lut_mask = 16'hEFCF;
defparam \inst1|secRegT|load_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N0
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[0]|ff_input~0 (
// Equation(s):
// \inst1|secRegT|register|reg4bit[0]|ff_input~0_combout  = (\inst1|secRegT|load_signal~combout ) # (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst1|secRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[0]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[0]|ff_input~0 .lut_mask = 16'hFF0F;
defparam \inst1|secRegT|register|reg4bit[0]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N6
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout  = (!\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|secRegT|load_signal~combout ) # (\inst1|secRegU|load~3_combout )))

	.dataa(gnd),
	.datab(\inst1|secRegT|load_signal~combout ),
	.datac(\inst1|secRegU|load~3_combout ),
	.datad(\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'h00FC;
defparam \inst1|secRegT|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y12_N1
dffeas \inst1|secRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegT|register|reg4bit[0]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N26
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[1]|ff_input~0 (
// Equation(s):
// \inst1|secRegT|register|reg4bit[1]|ff_input~0_combout  = (\inst1|secRegT|load_signal~combout ) # (\inst1|secRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst1|secRegT|load_signal~combout ),
	.datac(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[1]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[1]|ff_input~0 .lut_mask = 16'hFCCF;
defparam \inst1|secRegT|register|reg4bit[1]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y12_N27
dffeas \inst1|secRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegT|register|reg4bit[1]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N28
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[2]|ff_input~0 (
// Equation(s):
// \inst1|secRegT|register|reg4bit[2]|ff_input~0_combout  = (\inst1|secRegT|load_signal~combout ) # (\inst1|secRegT|register|reg4bit[2]|ff|Q~q  $ (((!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & !\inst1|secRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|load_signal~combout ),
	.datac(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[2]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[2]|ff_input~0 .lut_mask = 16'hFCED;
defparam \inst1|secRegT|register|reg4bit[2]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y12_N29
dffeas \inst1|secRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegT|register|reg4bit[2]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N16
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst1|secRegT|register|reg4bit[3]|adder|iXOR~combout  = \inst1|secRegT|register|reg4bit[3]|ff|Q~q  $ (((\inst1|secRegT|register|reg4bit[1]|ff|Q~q ) # ((\inst1|secRegT|register|reg4bit[0]|ff|Q~q ) # (\inst1|secRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h0F1E;
defparam \inst1|secRegT|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N22
cycloneive_lcell_comb \inst1|secRegT|register|reg4bit[3]|ff_input~0 (
// Equation(s):
// \inst1|secRegT|register|reg4bit[3]|ff_input~0_combout  = (\inst1|secRegT|load_signal~combout ) # (!\inst1|secRegT|register|reg4bit[3]|adder|iXOR~combout )

	.dataa(gnd),
	.datab(\inst1|secRegT|load_signal~combout ),
	.datac(gnd),
	.datad(\inst1|secRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cin(gnd),
	.combout(\inst1|secRegT|register|reg4bit[3]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[3]|ff_input~0 .lut_mask = 16'hCCFF;
defparam \inst1|secRegT|register|reg4bit[3]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y12_N23
dffeas \inst1|secRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|secRegT|register|reg4bit[3]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|secRegT|register|reg4bit[0]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|secRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|secRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N30
cycloneive_lcell_comb \inst1|secRegT|load_signal~0 (
// Equation(s):
// \inst1|secRegT|load_signal~0_combout  = (\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & (\inst1|secRegT|register|reg4bit[3]|ff|Q~q  & !\inst1|secRegT|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secRegT|load_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secRegT|load_signal~0 .lut_mask = 16'h0020;
defparam \inst1|secRegT|load_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N0
cycloneive_lcell_comb \inst1|comb~5 (
// Equation(s):
// \inst1|comb~5_combout  = (\inst1|secRegT|load_signal~0_combout  & (\inst1|secRegU|load~3_combout  & \inst1|comb~0_combout ))

	.dataa(\inst1|secRegT|load_signal~0_combout ),
	.datab(\inst1|secRegU|load~3_combout ),
	.datac(\inst1|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~5 .lut_mask = 16'h8080;
defparam \inst1|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N30
cycloneive_lcell_comb \inst1|minRegU|load (
// Equation(s):
// \inst1|minRegU|load~combout  = (\inst1|setTimeReg|comb_3|Q~q ) # ((\inst1|comb~5_combout ) # ((\set_time~input_o ) # (!\reset~input_o )))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\inst1|comb~5_combout ),
	.datac(\set_time~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst1|minRegU|load~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|load .lut_mask = 16'hFEFF;
defparam \inst1|minRegU|load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N16
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[0]|ff_input~0 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[0]|ff_input~0_combout  = (\inst1|hrTset~0_combout ) # ((\inst1|comb~5_combout ) # ((!\reset~input_o ) # (!\inst1|minRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst1|hrTset~0_combout ),
	.datab(\inst1|comb~5_combout ),
	.datac(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[0]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[0]|ff_input~0 .lut_mask = 16'hEFFF;
defparam \inst1|minRegU|register|reg4bit[0]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N10
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout  = (!\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|minRegU|load~combout ) # ((\inst1|secRegU|load~3_combout  & \inst1|secRegT|load_signal~0_combout ))))

	.dataa(\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst1|secRegU|load~3_combout ),
	.datac(\inst1|minRegU|load~combout ),
	.datad(\inst1|secRegT|load_signal~0_combout ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'h5450;
defparam \inst1|minRegU|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \inst1|minRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegU|register|reg4bit[0]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N2
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[1]|ff_input~0 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[1]|ff_input~0_combout  = (\inst1|minRegU|load~combout ) # (\inst1|minRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst1|minRegU|register|reg4bit[0]|ff|Q~q ))

	.dataa(\inst1|minRegU|load~combout ),
	.datab(gnd),
	.datac(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[1]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[1]|ff_input~0 .lut_mask = 16'hFAAF;
defparam \inst1|minRegU|register|reg4bit[1]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N3
dffeas \inst1|minRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegU|register|reg4bit[1]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[2]|ff_input~2 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[2]|ff_input~2_combout  = (\inst1|minRegU|load~combout ) # (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  $ (((!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|minRegU|load~combout ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[2]|ff_input~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[2]|ff_input~2 .lut_mask = 16'hFAEB;
defparam \inst1|minRegU|register|reg4bit[2]|ff_input~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \inst1|minRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegU|register|reg4bit[2]|ff_input~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N4
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[1]|adder|iAND~0 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[1]|adder|iAND~0_combout  = (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(gnd),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[1]|adder|iAND~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[1]|adder|iAND~0 .lut_mask = 16'h0033;
defparam \inst1|minRegU|register|reg4bit[1]|adder|iAND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
cycloneive_lcell_comb \inst1|minRegU|register|reg4bit[3]|ff_input~0 (
// Equation(s):
// \inst1|minRegU|register|reg4bit[3]|ff_input~0_combout  = (\inst1|minRegU|load~combout ) # (\inst1|minRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst1|minRegU|register|reg4bit[1]|adder|iAND~0_combout  & !\inst1|minRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|minRegU|load~combout ),
	.datab(\inst1|minRegU|register|reg4bit[1]|adder|iAND~0_combout ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegU|register|reg4bit[3]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[3]|ff_input~0 .lut_mask = 16'hFABE;
defparam \inst1|minRegU|register|reg4bit[3]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \inst1|minRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegU|register|reg4bit[3]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N14
cycloneive_lcell_comb \inst1|comb~0 (
// Equation(s):
// \inst1|comb~0_combout  = (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~0 .lut_mask = 16'h0008;
defparam \inst1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N22
cycloneive_lcell_comb \inst1|minRegT|load_signal (
// Equation(s):
// \inst1|minRegT|load_signal~combout  = (\inst1|setTimeReg|comb_3|Q~q ) # ((\set_time~input_o ) # ((\inst1|comb~3_combout ) # (!\reset~input_o )))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\set_time~input_o ),
	.datac(\inst1|comb~3_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst1|minRegT|load_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|load_signal .lut_mask = 16'hFEFF;
defparam \inst1|minRegT|load_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N0
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[0]|ff_input~0 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[0]|ff_input~0_combout  = (\inst1|hrTset~0_combout ) # ((\inst1|comb~3_combout ) # ((!\reset~input_o ) # (!\inst1|minRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst1|hrTset~0_combout ),
	.datab(\inst1|comb~3_combout ),
	.datac(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[0]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[0]|ff_input~0 .lut_mask = 16'hEFFF;
defparam \inst1|minRegT|register|reg4bit[0]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N10
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout  = (!\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|minRegT|load_signal~combout ) # (\inst1|comb~5_combout )))

	.dataa(\inst1|minRegT|load_signal~combout ),
	.datab(gnd),
	.datac(\inst1|comb~5_combout ),
	.datad(\inst1|secRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h00FA;
defparam \inst1|minRegT|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \inst1|minRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegT|register|reg4bit[0]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N2
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[1]|ff_input~0 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[1]|ff_input~0_combout  = (\inst1|minRegT|load_signal~combout ) # (\inst1|minRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst1|minRegT|register|reg4bit[0]|ff|Q~q ))

	.dataa(\inst1|minRegT|load_signal~combout ),
	.datab(gnd),
	.datac(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[1]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[1]|ff_input~0 .lut_mask = 16'hFAAF;
defparam \inst1|minRegT|register|reg4bit[1]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N3
dffeas \inst1|minRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegT|register|reg4bit[1]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N4
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[2]|ff_input~2 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[2]|ff_input~2_combout  = (\inst1|minRegT|load_signal~combout ) # (\inst1|minRegT|register|reg4bit[2]|ff|Q~q  $ (((!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|minRegT|load_signal~combout ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[2]|ff_input~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[2]|ff_input~2 .lut_mask = 16'hFAEB;
defparam \inst1|minRegT|register|reg4bit[2]|ff_input~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \inst1|minRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegT|register|reg4bit[2]|ff_input~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N20
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[1]|adder|iAND~0 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[1]|adder|iAND~0_combout  = (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(gnd),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[1]|adder|iAND~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[1]|adder|iAND~0 .lut_mask = 16'h0033;
defparam \inst1|minRegT|register|reg4bit[1]|adder|iAND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N6
cycloneive_lcell_comb \inst1|minRegT|register|reg4bit[3]|ff_input~0 (
// Equation(s):
// \inst1|minRegT|register|reg4bit[3]|ff_input~0_combout  = (\inst1|minRegT|load_signal~combout ) # (\inst1|minRegT|register|reg4bit[3]|ff|Q~q  $ (((!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & \inst1|minRegT|register|reg4bit[1]|adder|iAND~0_combout ))))

	.dataa(\inst1|minRegT|load_signal~combout ),
	.datab(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[1]|adder|iAND~0_combout ),
	.cin(gnd),
	.combout(\inst1|minRegT|register|reg4bit[3]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[3]|ff_input~0 .lut_mask = 16'hEBFA;
defparam \inst1|minRegT|register|reg4bit[3]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \inst1|minRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|minRegT|register|reg4bit[3]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|minRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|minRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|minRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N14
cycloneive_lcell_comb \inst1|comb~1 (
// Equation(s):
// \inst1|comb~1_combout  = (\inst1|minRegT|register|reg4bit[3]|ff|Q~q  & (\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q )))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~1 .lut_mask = 16'h0008;
defparam \inst1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N16
cycloneive_lcell_comb \inst1|comb~2 (
// Equation(s):
// \inst1|comb~2_combout  = (\inst1|comb~0_combout  & (\inst1|comb~1_combout  & \inst1|secRegU|load~2_combout ))

	.dataa(\inst1|comb~0_combout ),
	.datab(gnd),
	.datac(\inst1|comb~1_combout ),
	.datad(\inst1|secRegU|load~2_combout ),
	.cin(gnd),
	.combout(\inst1|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~2 .lut_mask = 16'hA000;
defparam \inst1|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \inst1|comb~3 (
// Equation(s):
// \inst1|comb~3_combout  = (\inst1|counter|Equal0~7_combout  & (\inst1|counter|Equal0~4_combout  & (\inst1|comb~2_combout  & \inst1|secRegT|load_signal~0_combout )))

	.dataa(\inst1|counter|Equal0~7_combout ),
	.datab(\inst1|counter|Equal0~4_combout ),
	.datac(\inst1|comb~2_combout ),
	.datad(\inst1|secRegT|load_signal~0_combout ),
	.cin(gnd),
	.combout(\inst1|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~3 .lut_mask = 16'h8000;
defparam \inst1|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N12
cycloneive_lcell_comb \inst1|hrRegU|load (
// Equation(s):
// \inst1|hrRegU|load~combout  = (\inst1|setTimeReg|comb_3|Q~q ) # ((\set_time~input_o ) # ((\inst1|hrRegU|load~3_combout ) # (!\inst1|comb~4_combout )))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\set_time~input_o ),
	.datac(\inst1|comb~4_combout ),
	.datad(\inst1|hrRegU|load~3_combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|load~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|load .lut_mask = 16'hFFEF;
defparam \inst1|hrRegU|load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N16
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[0]|ff|Q~0 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[0]|ff|Q~0_combout  = (\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout  & (((\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )))) # (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|hrRegU|load~combout ) # 
// (\inst1|comb~3_combout  $ (\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst1|comb~3_combout ),
	.datac(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst1|hrRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[0]|ff|Q~0 .lut_mask = 16'hF5B4;
defparam \inst1|hrRegU|register|reg4bit[0]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \inst1|hrRegU|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegU|register|reg4bit[0]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegU|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N0
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[1]|adder|iAND~0 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[1]|adder|iAND~0_combout  = (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[1]|adder|iAND~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[1]|adder|iAND~0 .lut_mask = 16'h0055;
defparam \inst1|hrRegU|register|reg4bit[1]|adder|iAND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N20
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[2]|ff|Q~0 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[2]|ff|Q~0_combout  = (\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & (((\inst1|hrRegU|register|reg4bit[2]|ff|Q~q )))) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|hrRegU|load~combout ) # 
// (\inst1|hrRegU|register|reg4bit[1]|adder|iAND~0_combout  $ (\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst1|hrRegU|register|reg4bit[1]|adder|iAND~0_combout ),
	.datac(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|hrRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[2]|ff|Q~0 .lut_mask = 16'hF5B4;
defparam \inst1|hrRegU|register|reg4bit[2]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N21
dffeas \inst1|hrRegU|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegU|register|reg4bit[2]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegU|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N2
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[3]|adder|iXOR~combout  = \inst1|hrRegU|register|reg4bit[3]|ff|Q~q  $ (((\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ) # ((\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ) # (\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h0F1E;
defparam \inst1|hrRegU|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N14
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[3]|ff|Q~1_combout  = (\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & (((\inst1|hrRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & (((\inst1|hrRegU|load~combout )) # 
// (!\inst1|hrRegU|register|reg4bit[3]|adder|iXOR~combout )))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst1|hrRegU|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|hrRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'hF5B1;
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N15
dffeas \inst1|hrRegU|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegU|register|reg4bit[3]|ff|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N4
cycloneive_lcell_comb \inst1|every_thing_maxed~0 (
// Equation(s):
// \inst1|every_thing_maxed~0_combout  = (\inst1|hrRegT|load_signal~0_combout  & (!\inst1|hrRegU|register|reg4bit[0]|ff|Q~q  & (\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst1|hrRegT|load_signal~0_combout ),
	.datab(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|every_thing_maxed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|every_thing_maxed~0 .lut_mask = 16'h0020;
defparam \inst1|every_thing_maxed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N30
cycloneive_lcell_comb \inst1|comb~4 (
// Equation(s):
// \inst1|comb~4_combout  = (\reset~input_o ) # ((\inst1|every_thing_maxed~0_combout  & (\inst1|comb~3_combout  & \inst1|hrRegU|register|reg4bit[2]|ff|Q~q )))

	.dataa(\reset~input_o ),
	.datab(\inst1|every_thing_maxed~0_combout ),
	.datac(\inst1|comb~3_combout ),
	.datad(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|comb~4 .lut_mask = 16'hEAAA;
defparam \inst1|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N26
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout  = (!\inst1|setTimeReg|comb_3|Q~q  & (\set_time~input_o  & \inst1|comb~4_combout ))

	.dataa(\inst1|setTimeReg|comb_3|Q~q ),
	.datab(\set_time~input_o ),
	.datac(\inst1|comb~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'h4040;
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N22
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[3]|ff|Q~0 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  = (\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ) # ((!\inst1|comb~3_combout  & !\inst1|hrRegU|load~combout ))

	.dataa(\inst1|comb~3_combout ),
	.datab(gnd),
	.datac(\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datad(\inst1|hrRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q~0 .lut_mask = 16'hF0F5;
defparam \inst1|hrRegU|register|reg4bit[3]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N10
cycloneive_lcell_comb \inst1|hrRegU|register|reg4bit[1]|ff|Q~0 (
// Equation(s):
// \inst1|hrRegU|register|reg4bit[1]|ff|Q~0_combout  = (\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & (((\inst1|hrRegU|register|reg4bit[1]|ff|Q~q )))) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|hrRegU|load~combout ) # 
// (\inst1|hrRegU|register|reg4bit[0]|ff|Q~q  $ (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~0_combout ),
	.datab(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|load~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[1]|ff|Q~0 .lut_mask = 16'hF5E1;
defparam \inst1|hrRegU|register|reg4bit[1]|ff|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \inst1|hrRegU|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegU|register|reg4bit[1]|ff|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegU|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegU|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N8
cycloneive_lcell_comb \inst1|hrRegU|load~2 (
// Equation(s):
// \inst1|hrRegU|load~2_combout  = (\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ))

	.dataa(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datab(gnd),
	.datac(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegU|load~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|load~2 .lut_mask = 16'h000A;
defparam \inst1|hrRegU|load~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N18
cycloneive_lcell_comb \inst1|hrRegU|load~3 (
// Equation(s):
// \inst1|hrRegU|load~3_combout  = (\inst1|hrRegU|load~2_combout  & (\inst1|comb~3_combout  & \inst1|hrRegU|register|reg4bit[2]|ff|Q~q ))

	.dataa(gnd),
	.datab(\inst1|hrRegU|load~2_combout ),
	.datac(\inst1|comb~3_combout ),
	.datad(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegU|load~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegU|load~3 .lut_mask = 16'hC000;
defparam \inst1|hrRegU|load~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N28
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[3]|ff|Q~1 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout  = (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout  & ((\inst1|hrRegU|load~3_combout ) # (\inst1|hrRegT|load_signal~combout )))

	.dataa(gnd),
	.datab(\inst1|hrRegU|load~3_combout ),
	.datac(\inst1|hrRegT|register|reg4bit[3]|ff|Q~0_combout ),
	.datad(\inst1|hrRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q~1 .lut_mask = 16'h0F0C;
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \inst1|hrRegT|register|reg4bit[1]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegT|register|reg4bit[1]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[1]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegT|register|reg4bit[1]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[2]|ff_input~0 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[2]|ff_input~0_combout  = (\inst1|hrRegT|load_signal~combout ) # (\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  $ (((!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & !\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|hrRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[2]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[2]|ff_input~0 .lut_mask = 16'hFFE1;
defparam \inst1|hrRegT|register|reg4bit[2]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \inst1|hrRegT|register|reg4bit[2]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegT|register|reg4bit[2]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[2]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegT|register|reg4bit[2]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \inst1|hrRegT|load_signal~0 (
// Equation(s):
// \inst1|hrRegT|load_signal~0_combout  = (\inst1|hrRegT|register|reg4bit[3]|ff|Q~q  & (\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & \inst1|hrRegT|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegT|load_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|load_signal~0 .lut_mask = 16'h0800;
defparam \inst1|hrRegT|load_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y4_N24
cycloneive_lcell_comb \inst1|hrRegT|load_signal (
// Equation(s):
// \inst1|hrRegT|load_signal~combout  = ((\inst1|hrTset~0_combout ) # ((\inst1|hrRegT|load_signal~0_combout  & \inst1|hrRegU|load~3_combout ))) # (!\inst1|comb~4_combout )

	.dataa(\inst1|hrRegT|load_signal~0_combout ),
	.datab(\inst1|hrRegU|load~3_combout ),
	.datac(\inst1|comb~4_combout ),
	.datad(\inst1|hrTset~0_combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|load_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|load_signal .lut_mask = 16'hFF8F;
defparam \inst1|hrRegT|load_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[0]|ff_input~0 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[0]|ff_input~0_combout  = (\inst1|hrRegT|load_signal~combout ) # (!\inst1|hrRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datad(\inst1|hrRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[0]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[0]|ff_input~0 .lut_mask = 16'hFF0F;
defparam \inst1|hrRegT|register|reg4bit[0]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \inst1|hrRegT|register|reg4bit[0]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegT|register|reg4bit[0]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[0]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegT|register|reg4bit[0]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[3]|adder|iXOR (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[3]|adder|iXOR~combout  = \inst1|hrRegT|register|reg4bit[3]|ff|Q~q  $ (((\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ) # ((\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ) # (\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[3]|adder|iXOR .lut_mask = 16'h5556;
defparam \inst1|hrRegT|register|reg4bit[3]|adder|iXOR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cycloneive_lcell_comb \inst1|hrRegT|register|reg4bit[3]|ff_input~0 (
// Equation(s):
// \inst1|hrRegT|register|reg4bit[3]|ff_input~0_combout  = (\inst1|hrRegT|load_signal~combout ) # (!\inst1|hrRegT|register|reg4bit[3]|adder|iXOR~combout )

	.dataa(gnd),
	.datab(\inst1|hrRegT|register|reg4bit[3]|adder|iXOR~combout ),
	.datac(gnd),
	.datad(\inst1|hrRegT|load_signal~combout ),
	.cin(gnd),
	.combout(\inst1|hrRegT|register|reg4bit[3]|ff_input~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[3]|ff_input~0 .lut_mask = 16'hFF33;
defparam \inst1|hrRegT|register|reg4bit[3]|ff_input~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \inst1|hrRegT|register|reg4bit[3]|ff|Q (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|hrRegT|register|reg4bit[3]|ff_input~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|hrRegT|register|reg4bit[3]|ff|Q~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q .is_wysiwyg = "true";
defparam \inst1|hrRegT|register|reg4bit[3]|ff|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cycloneive_lcell_comb \inst1|hrTDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|hrTDec|iA|WideOr0~0_combout  = (\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & (\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iA|WideOr0~0 .lut_mask = 16'h25D5;
defparam \inst1|hrTDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \inst1|hrTDec|iB|Mux0~0 (
// Equation(s):
// \inst1|hrTDec|iB|Mux0~0_combout  = (\inst1|hrRegT|register|reg4bit[3]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  & (\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  $ (\inst1|hrRegT|register|reg4bit[1]|ff|Q~q )))) # 
// (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q  & (((!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ) # (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ))))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iB|Mux0~0 .lut_mask = 16'h057D;
defparam \inst1|hrTDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \inst1|hrTDec|iC|Mux0~0 (
// Equation(s):
// \inst1|hrTDec|iC|Mux0~0_combout  = (\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iC|Mux0~0 .lut_mask = 16'h0D55;
defparam \inst1|hrTDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cycloneive_lcell_comb \inst1|hrTDec|iD|Mux0~0 (
// Equation(s):
// \inst1|hrTDec|iD|Mux0~0_combout  = (\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iD|Mux0~0 .lut_mask = 16'h35D7;
defparam \inst1|hrTDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \inst1|hrTDec|iE|Mux0~0 (
// Equation(s):
// \inst1|hrTDec|iE|Mux0~0_combout  = ((\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ))) # 
// (!\inst1|hrRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iE|Mux0~0 .lut_mask = 16'h37F7;
defparam \inst1|hrTDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cycloneive_lcell_comb \inst1|hrTDec|iF|Mux0~0 (
// Equation(s):
// \inst1|hrTDec|iF|Mux0~0_combout  = (\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  & ((!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ))) # (!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q  & 
// (!\inst1|hrRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[3]|ff|Q~q  $ (!\inst1|hrRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iF|Mux0~0 .lut_mask = 16'h2F57;
defparam \inst1|hrTDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cycloneive_lcell_comb \inst1|hrTDec|iG|or1~0 (
// Equation(s):
// \inst1|hrTDec|iG|or1~0_combout  = (\inst1|hrRegT|register|reg4bit[3]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & ((\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|hrRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|hrRegT|register|reg4bit[0]|ff|Q~q  & !\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|hrRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|hrRegT|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrTDec|iG|or1~0 .lut_mask = 16'hA002;
defparam \inst1|hrTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \inst1|hrUDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|hrUDec|iA|WideOr0~0_combout  = (\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & (\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iA|WideOr0~0 .lut_mask = 16'h3595;
defparam \inst1|hrUDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \inst1|hrUDec|iB|Mux0~0 (
// Equation(s):
// \inst1|hrUDec|iB|Mux0~0_combout  = (\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  $ (\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & (((!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q )))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iB|Mux0~0 .lut_mask = 16'h1735;
defparam \inst1|hrUDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \inst1|hrUDec|iC|Mux0~0 (
// Equation(s):
// \inst1|hrUDec|iC|Mux0~0_combout  = (\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & ((\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iC|Mux0~0 .lut_mask = 16'h1D15;
defparam \inst1|hrUDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \inst1|hrUDec|iD|Mux0~0 (
// Equation(s):
// \inst1|hrUDec|iD|Mux0~0_combout  = (\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ))) # (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iD|Mux0~0 .lut_mask = 16'h35D7;
defparam \inst1|hrUDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \inst1|hrUDec|iE|Mux0~0 (
// Equation(s):
// \inst1|hrUDec|iE|Mux0~0_combout  = ((\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ))) # 
// (!\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iE|Mux0~0 .lut_mask = 16'h35FF;
defparam \inst1|hrUDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \inst1|hrUDec|iF|Mux0~0 (
// Equation(s):
// \inst1|hrUDec|iF|Mux0~0_combout  = (\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (((\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|hrRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iF|Mux0~0 .lut_mask = 16'h1D9F;
defparam \inst1|hrUDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \inst1|hrUDec|iG|or1~0 (
// Equation(s):
// \inst1|hrUDec|iG|or1~0_combout  = (\inst1|hrRegU|register|reg4bit[3]|ff|Q~q  & ((\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & (\inst1|hrRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst1|hrRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst1|hrRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|hrRegU|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|hrRegU|register|reg4bit[2]|ff|Q~q ),
	.datac(\inst1|hrRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|hrRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|hrUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|hrUDec|iG|or1~0 .lut_mask = 16'h8082;
defparam \inst1|hrUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N24
cycloneive_lcell_comb \inst1|minTDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|minTDec|iA|WideOr0~0_combout  = (\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & (\inst1|minRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst1|minRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iA|WideOr0~0 .lut_mask = 16'h1D95;
defparam \inst1|minTDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N18
cycloneive_lcell_comb \inst1|minTDec|iB|Mux0~0 (
// Equation(s):
// \inst1|minTDec|iB|Mux0~0_combout  = (\inst1|minRegT|register|reg4bit[3]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & (\inst1|minRegT|register|reg4bit[1]|ff|Q~q  $ (\inst1|minRegT|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q  & (((!\inst1|minRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iB|Mux0~0 .lut_mask = 16'h171D;
defparam \inst1|minTDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N12
cycloneive_lcell_comb \inst1|minTDec|iC|Mux0~0 (
// Equation(s):
// \inst1|minTDec|iC|Mux0~0_combout  = (\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & ((\inst1|minRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iC|Mux0~0 .lut_mask = 16'h3515;
defparam \inst1|minTDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N30
cycloneive_lcell_comb \inst1|minTDec|iD|Mux0~0 (
// Equation(s):
// \inst1|minTDec|iD|Mux0~0_combout  = (\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & ((\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|minRegT|register|reg4bit[0]|ff|Q~q ))) # (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & ((\inst1|minRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst1|minRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iD|Mux0~0 .lut_mask = 16'h1DD7;
defparam \inst1|minTDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N8
cycloneive_lcell_comb \inst1|minTDec|iE|Mux0~0 (
// Equation(s):
// \inst1|minTDec|iE|Mux0~0_combout  = ((\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|minRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q ))) # 
// (!\inst1|minRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iE|Mux0~0 .lut_mask = 16'h1DFF;
defparam \inst1|minTDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N26
cycloneive_lcell_comb \inst1|minTDec|iF|Mux0~0 (
// Equation(s):
// \inst1|minTDec|iF|Mux0~0_combout  = (\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & (((\inst1|minRegT|register|reg4bit[3]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & (((!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iF|Mux0~0 .lut_mask = 16'h35B7;
defparam \inst1|minTDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N28
cycloneive_lcell_comb \inst1|minTDec|iG|or1~0 (
// Equation(s):
// \inst1|minTDec|iG|or1~0_combout  = (\inst1|minRegT|register|reg4bit[3]|ff|Q~q  & ((\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & (\inst1|minRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|minRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|minRegT|register|reg4bit[2]|ff|Q~q  & !\inst1|minRegT|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|minRegT|register|reg4bit[3]|ff|Q~q ),
	.datab(\inst1|minRegT|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegT|register|reg4bit[2]|ff|Q~q ),
	.datad(\inst1|minRegT|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minTDec|iG|or1~0 .lut_mask = 16'h8082;
defparam \inst1|minTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N24
cycloneive_lcell_comb \inst1|minUDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|minUDec|iA|WideOr0~0_combout  = (\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst1|minRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & (((!\inst1|minRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iA|WideOr0~0 .lut_mask = 16'h4787;
defparam \inst1|minUDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
cycloneive_lcell_comb \inst1|minUDec|iB|Mux0~0 (
// Equation(s):
// \inst1|minUDec|iB|Mux0~0_combout  = (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q ))) # (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & 
// ((\inst1|minRegU|register|reg4bit[1]|ff|Q~q  $ (\inst1|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iB|Mux0~0 .lut_mask = 16'h1747;
defparam \inst1|minUDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N28
cycloneive_lcell_comb \inst1|minUDec|iC|Mux0~0 (
// Equation(s):
// \inst1|minUDec|iC|Mux0~0_combout  = (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & ((\inst1|minRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst1|minRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iC|Mux0~0 .lut_mask = 16'h2707;
defparam \inst1|minUDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N6
cycloneive_lcell_comb \inst1|minUDec|iD|Mux0~0 (
// Equation(s):
// \inst1|minUDec|iD|Mux0~0_combout  = (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|minRegU|register|reg4bit[0]|ff|Q~q ))) # (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|minRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst1|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iD|Mux0~0 .lut_mask = 16'h479F;
defparam \inst1|minUDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneive_lcell_comb \inst1|minUDec|iE|Mux0~0 (
// Equation(s):
// \inst1|minUDec|iE|Mux0~0_combout  = ((\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|minRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iE|Mux0~0 .lut_mask = 16'h47FF;
defparam \inst1|minUDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
cycloneive_lcell_comb \inst1|minUDec|iF|Mux0~0 (
// Equation(s):
// \inst1|minUDec|iF|Mux0~0_combout  = (\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (((\inst1|minRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iF|Mux0~0 .lut_mask = 16'h27B7;
defparam \inst1|minUDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
cycloneive_lcell_comb \inst1|minUDec|iG|or1~0 (
// Equation(s):
// \inst1|minUDec|iG|or1~0_combout  = (\inst1|minRegU|register|reg4bit[3]|ff|Q~q  & ((\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & (\inst1|minRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst1|minRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst1|minRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|minRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|minRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|minRegU|register|reg4bit[1]|ff|Q~q ),
	.datac(\inst1|minRegU|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|minRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|minUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|minUDec|iG|or1~0 .lut_mask = 16'h8090;
defparam \inst1|minUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N8
cycloneive_lcell_comb \inst1|secTDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|secTDec|iA|WideOr0~0_combout  = (\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & (\inst1|secRegT|register|reg4bit[2]|ff|Q~q  $ (((\inst1|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & (((!\inst1|secRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iA|WideOr0~0 .lut_mask = 16'h258F;
defparam \inst1|secTDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N18
cycloneive_lcell_comb \inst1|secTDec|iB|Mux0~0 (
// Equation(s):
// \inst1|secTDec|iB|Mux0~0_combout  = (\inst1|secRegT|register|reg4bit[3]|ff|Q~q  & (!\inst1|secRegT|register|reg4bit[2]|ff|Q~q  & (\inst1|secRegT|register|reg4bit[1]|ff|Q~q  $ (\inst1|secRegT|register|reg4bit[0]|ff|Q~q )))) # 
// (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q  & (((!\inst1|secRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iB|Mux0~0 .lut_mask = 16'h056F;
defparam \inst1|secTDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N20
cycloneive_lcell_comb \inst1|secTDec|iC|Mux0~0 (
// Equation(s):
// \inst1|secTDec|iC|Mux0~0_combout  = (\inst1|secRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[0]|ff|Q~q ) # (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|secRegT|register|reg4bit[2]|ff|Q~q  & (((!\inst1|secRegT|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iC|Mux0~0 .lut_mask = 16'h450F;
defparam \inst1|secTDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N6
cycloneive_lcell_comb \inst1|secTDec|iD|Mux0~0 (
// Equation(s):
// \inst1|secTDec|iD|Mux0~0_combout  = (\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[1]|ff|Q~q  $ (!\inst1|secRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iD|Mux0~0 .lut_mask = 16'h279F;
defparam \inst1|secTDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N24
cycloneive_lcell_comb \inst1|secTDec|iE|Mux0~0 (
// Equation(s):
// \inst1|secTDec|iE|Mux0~0_combout  = ((\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & ((!\inst1|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & (!\inst1|secRegT|register|reg4bit[3]|ff|Q~q ))) # 
// (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iE|Mux0~0 .lut_mask = 16'h37BF;
defparam \inst1|secTDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N10
cycloneive_lcell_comb \inst1|secTDec|iF|Mux0~0 (
// Equation(s):
// \inst1|secTDec|iF|Mux0~0_combout  = (\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q )) # (!\inst1|secRegT|register|reg4bit[2]|ff|Q~q  & 
// ((!\inst1|secRegT|register|reg4bit[3]|ff|Q~q ))))) # (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[3]|ff|Q~q  $ (!\inst1|secRegT|register|reg4bit[2]|ff|Q~q )) # (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q )))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iF|Mux0~0 .lut_mask = 16'h751F;
defparam \inst1|secTDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y12_N4
cycloneive_lcell_comb \inst1|secTDec|iG|or1~0 (
// Equation(s):
// \inst1|secTDec|iG|or1~0_combout  = (\inst1|secRegT|register|reg4bit[3]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & ((\inst1|secRegT|register|reg4bit[2]|ff|Q~q ))) # (!\inst1|secRegT|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|secRegT|register|reg4bit[0]|ff|Q~q  & !\inst1|secRegT|register|reg4bit[2]|ff|Q~q ))))

	.dataa(\inst1|secRegT|register|reg4bit[1]|ff|Q~q ),
	.datab(\inst1|secRegT|register|reg4bit[0]|ff|Q~q ),
	.datac(\inst1|secRegT|register|reg4bit[3]|ff|Q~q ),
	.datad(\inst1|secRegT|register|reg4bit[2]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secTDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secTDec|iG|or1~0 .lut_mask = 16'hA010;
defparam \inst1|secTDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N24
cycloneive_lcell_comb \inst1|secUDec|iA|WideOr0~0 (
// Equation(s):
// \inst1|secUDec|iA|WideOr0~0_combout  = (\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  $ (((\inst1|secRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q ))))) # 
// (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & (((!\inst1|secRegU|register|reg4bit[3]|ff|Q~q ))))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iA|WideOr0~0 .lut_mask = 16'h5393;
defparam \inst1|secUDec|iA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N2
cycloneive_lcell_comb \inst1|secUDec|iB|Mux0~0 (
// Equation(s):
// \inst1|secUDec|iB|Mux0~0_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q ))) # (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & 
// ((\inst1|secRegU|register|reg4bit[1]|ff|Q~q  $ (\inst1|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iB|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iB|Mux0~0 .lut_mask = 16'h1753;
defparam \inst1|secUDec|iB|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N12
cycloneive_lcell_comb \inst1|secUDec|iC|Mux0~0 (
// Equation(s):
// \inst1|secUDec|iC|Mux0~0_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & ((\inst1|secRegU|register|reg4bit[0]|ff|Q~q ) # (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q ))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iC|Mux0~0 .lut_mask = 16'h1B13;
defparam \inst1|secUDec|iC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N22
cycloneive_lcell_comb \inst1|secUDec|iD|Mux0~0 (
// Equation(s):
// \inst1|secUDec|iD|Mux0~0_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|secRegU|register|reg4bit[0]|ff|Q~q ))) # (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & 
// (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))) # (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & ((\inst1|secRegU|register|reg4bit[1]|ff|Q~q  $ (!\inst1|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iD|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iD|Mux0~0 .lut_mask = 16'h53B7;
defparam \inst1|secUDec|iD|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N8
cycloneive_lcell_comb \inst1|secUDec|iE|Mux0~0 (
// Equation(s):
// \inst1|secUDec|iE|Mux0~0_combout  = ((\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & ((!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))) # 
// (!\inst1|secRegU|register|reg4bit[0]|ff|Q~q )

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iE|Mux0~0 .lut_mask = 16'h53FF;
defparam \inst1|secUDec|iE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N18
cycloneive_lcell_comb \inst1|secUDec|iF|Mux0~0 (
// Equation(s):
// \inst1|secUDec|iF|Mux0~0_combout  = (\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (((\inst1|secRegU|register|reg4bit[3]|ff|Q~q  & !\inst1|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q ))) # 
// (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (((!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|secRegU|register|reg4bit[0]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[3]|ff|Q~q )))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iF|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iF|Mux0~0 .lut_mask = 16'h1B9F;
defparam \inst1|secUDec|iF|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N20
cycloneive_lcell_comb \inst1|secUDec|iG|or1~0 (
// Equation(s):
// \inst1|secUDec|iG|or1~0_combout  = (\inst1|secRegU|register|reg4bit[3]|ff|Q~q  & ((\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & (\inst1|secRegU|register|reg4bit[1]|ff|Q~q )) # (!\inst1|secRegU|register|reg4bit[2]|ff|Q~q  & 
// (!\inst1|secRegU|register|reg4bit[1]|ff|Q~q  & !\inst1|secRegU|register|reg4bit[0]|ff|Q~q ))))

	.dataa(\inst1|secRegU|register|reg4bit[2]|ff|Q~q ),
	.datab(\inst1|secRegU|register|reg4bit[3]|ff|Q~q ),
	.datac(\inst1|secRegU|register|reg4bit[1]|ff|Q~q ),
	.datad(\inst1|secRegU|register|reg4bit[0]|ff|Q~q ),
	.cin(gnd),
	.combout(\inst1|secUDec|iG|or1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|secUDec|iG|or1~0 .lut_mask = 16'h8084;
defparam \inst1|secUDec|iG|or1~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
