///Register `DDRCTRL_DFITMG1` reader
pub struct R(crate::R<DDRCTRL_DFITMG1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DDRCTRL_DFITMG1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DDRCTRL_DFITMG1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DDRCTRL_DFITMG1_SPEC>) -> Self {
        R(reader)
    }
}
///Register `DDRCTRL_DFITMG1` writer
pub struct W(crate::W<DDRCTRL_DFITMG1_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DDRCTRL_DFITMG1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DDRCTRL_DFITMG1_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DDRCTRL_DFITMG1_SPEC>) -> Self {
        W(writer)
    }
}
///Field `DFI_T_DRAM_CLK_ENABLE` reader - DFI_T_DRAM_CLK_ENABLE
pub type DFI_T_DRAM_CLK_ENABLE_R = crate::FieldReader<u8, u8>;
///Field `DFI_T_DRAM_CLK_ENABLE` writer - DFI_T_DRAM_CLK_ENABLE
pub type DFI_T_DRAM_CLK_ENABLE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRCTRL_DFITMG1_SPEC, u8, u8, 5, O>;
///Field `DFI_T_DRAM_CLK_DISABLE` reader - DFI_T_DRAM_CLK_DISABLE
pub type DFI_T_DRAM_CLK_DISABLE_R = crate::FieldReader<u8, u8>;
///Field `DFI_T_DRAM_CLK_DISABLE` writer - DFI_T_DRAM_CLK_DISABLE
pub type DFI_T_DRAM_CLK_DISABLE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRCTRL_DFITMG1_SPEC, u8, u8, 5, O>;
///Field `DFI_T_WRDATA_DELAY` reader - DFI_T_WRDATA_DELAY
pub type DFI_T_WRDATA_DELAY_R = crate::FieldReader<u8, u8>;
///Field `DFI_T_WRDATA_DELAY` writer - DFI_T_WRDATA_DELAY
pub type DFI_T_WRDATA_DELAY_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DDRCTRL_DFITMG1_SPEC, u8, u8, 5, O>;
impl R {
    ///Bits 0:4 - DFI_T_DRAM_CLK_ENABLE
    #[inline(always)]
    pub fn dfi_t_dram_clk_enable(&self) -> DFI_T_DRAM_CLK_ENABLE_R {
        DFI_T_DRAM_CLK_ENABLE_R::new((self.bits & 0x1f) as u8)
    }
    ///Bits 8:12 - DFI_T_DRAM_CLK_DISABLE
    #[inline(always)]
    pub fn dfi_t_dram_clk_disable(&self) -> DFI_T_DRAM_CLK_DISABLE_R {
        DFI_T_DRAM_CLK_DISABLE_R::new(((self.bits >> 8) & 0x1f) as u8)
    }
    ///Bits 16:20 - DFI_T_WRDATA_DELAY
    #[inline(always)]
    pub fn dfi_t_wrdata_delay(&self) -> DFI_T_WRDATA_DELAY_R {
        DFI_T_WRDATA_DELAY_R::new(((self.bits >> 16) & 0x1f) as u8)
    }
}
impl W {
    ///Bits 0:4 - DFI_T_DRAM_CLK_ENABLE
    #[inline(always)]
    #[must_use]
    pub fn dfi_t_dram_clk_enable(&mut self) -> DFI_T_DRAM_CLK_ENABLE_W<0> {
        DFI_T_DRAM_CLK_ENABLE_W::new(self)
    }
    ///Bits 8:12 - DFI_T_DRAM_CLK_DISABLE
    #[inline(always)]
    #[must_use]
    pub fn dfi_t_dram_clk_disable(&mut self) -> DFI_T_DRAM_CLK_DISABLE_W<8> {
        DFI_T_DRAM_CLK_DISABLE_W::new(self)
    }
    ///Bits 16:20 - DFI_T_WRDATA_DELAY
    #[inline(always)]
    #[must_use]
    pub fn dfi_t_wrdata_delay(&mut self) -> DFI_T_WRDATA_DELAY_W<16> {
        DFI_T_WRDATA_DELAY_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///DDRCTRL DFI timing register 1
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ddrctrl_dfitmg1](index.html) module
pub struct DDRCTRL_DFITMG1_SPEC;
impl crate::RegisterSpec for DDRCTRL_DFITMG1_SPEC {
    type Ux = u32;
}
///`read()` method returns [ddrctrl_dfitmg1::R](R) reader structure
impl crate::Readable for DDRCTRL_DFITMG1_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ddrctrl_dfitmg1::W](W) writer structure
impl crate::Writable for DDRCTRL_DFITMG1_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets DDRCTRL_DFITMG1 to value 0x0404
impl crate::Resettable for DDRCTRL_DFITMG1_SPEC {
    const RESET_VALUE: Self::Ux = 0x0404;
}
