Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 22 18:05:03 2022
| Host         : DESKTOP-77SS1MO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file my_alarm_clock_control_sets_placed.rpt
| Design       : my_alarm_clock
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           16 |
| Yes          | No                    | No                     |              15 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             110 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------+---------------------+------------------+----------------+--------------+
|  CLK10MS             |                        | sw_rst_IBUF         |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | sec_var[5]_i_2_n_0     | dff_clk_set/SR[0]   |                4 |              6 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | SSD_AnodeEn[7]_i_1_n_0 |                     |               10 |             15 |         1.50 |
|  CLK100MHZ_IBUF_BUFG |                        | clear               |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | dff_hr_set/hr_set      | dff_hr_set/q_reg_0  |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG | dff_hr_set/hr_set      | dff_hr_set/q_reg_1  |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG | dff_min_set/min_set    | dff_min_set/q_reg_2 |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG | dff_min_set/min_set    | dff_min_set/q_reg_0 |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG |                        | cnt1sec[0]_i_1_n_0  |                7 |             27 |         3.86 |
|  CLK100MHZ_IBUF_BUFG |                        |                     |               16 |             45 |         2.81 |
+----------------------+------------------------+---------------------+------------------+----------------+--------------+


