$date
	Mon Mar 02 02:13:41 2015
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! result1 $end
$var wire 1 " result0 $end
$var reg 1 # ta0 $end
$var reg 1 $ ta1 $end
$var reg 1 % tb0 $end
$var reg 1 & tb1 $end
$scope module thor_0 $end
$var wire 1 # a0 $end
$var wire 1 $ a1 $end
$var wire 1 % b0 $end
$var wire 1 & b1 $end
$var wire 1 ! th1 $end
$var wire 1 " th0 $end
$scope module th22_0 $end
$var wire 1 $ a $end
$var wire 1 & b $end
$var reg 1 ! th $end
$upscope $end
$scope module th34w22_0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 & c $end
$var wire 1 % d $end
$var reg 1 " th $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#1000
1#
#2000
1%
#2100
1"
#3000
0%
0#
#3100
0"
#4000
1#
#5000
1&
#5100
1"
#6000
0&
0#
#6100
0"
#7000
1$
#8000
1&
#8100
1!
1"
#9000
