#ifndef UBENCHOS_KERNEL_X86_64_DEFS_H
#define UBENCHOS_KERNEL_X86_64_DEFS_H

#define X86_64_CR0_PE (1 << 0)
#define X86_64_CR0_MP (1 << 1)
#define X86_64_CR0_EM (1 << 2)
#define X86_64_CR0_TS (1 << 3)
#define X86_64_CR0_ET (1 << 4)
#define X86_64_CR0_NE (1 << 5)
#define X86_64_CR0_WP (1 << 16)
#define X86_64_CR0_AM (1 << 18)
#define X86_64_CR0_NW (1 << 29)
#define X86_64_CR0_CD (1 << 30)
#define X86_64_CR0_PG (1 << 31)

#define X86_64_CR4_VME (1 << 0)
#define X86_64_CR4_PVI (1 << 1)
#define X86_64_CR4_TSD (1 << 2)
#define X86_64_CR4_DE  (1 << 3)
#define X86_64_CR4_PSE (1 << 4)
#define X86_64_CR4_PAE (1 << 5)
#define X86_64_CR4_MCE (1 << 6)
#define X86_64_CR4_PGE (1 << 7)
#define X86_64_CR4_PCE (1 << 8)
#define X86_64_CR4_OSFXSR (1 << 9)
#define X86_64_CR4_OSXMMEXCPT (1 << 10)
#define X86_64_CR4_UMIP (1 << 11)
#define X86_64_CR4_VMXE (1 << 13)
#define X86_64_CR4_SMXE (1 << 14)
#define X86_64_CR4_FSGSBASE (1 << 16)
#define X86_64_CR4_PCIDE (1 << 17)
#define X86_64_CR4_OSXSAVE (1 << 18)
#define X86_64_CR4_SMEP (1 << 20)
#define X86_64_CR4_SMAP (1 << 21)
#define X86_64_CR4_PKE (1 << 22)
#define X86_64_CR4_CET (1 << 23)
#define X86_64_CR4_PKS (1 << 24)

#define IA32_EFER_SCE (1 << 0)
#define IA32_EFER_LME (1 << 8)
#define IA32_EFER_LMA (1 << 10)
#define IA32_EFER_NXE (1 << 11)
#define IA32_EFER_SVME (1 << 12)
#define IA32_EFER_LMSLE (1 << 13)
#define IA32_EFER_FFXSR (1 << 14)
#define IA32_EFER_TCE (1 << 15)

#define X86_64_CPUID_SSE3 (1 << 0)
#define X86_64_CPUID_PCLMULQDQ (1 << 1)
#define X86_64_CPUID_DTES64 (1 << 2)
#define X86_64_CPUID_MONITOR (1 << 3)
#define X86_64_CPUID_DS_CPL (1 << 4)
#define X86_64_CPUID_VMX (1 << 5)
#define X86_64_CPUID_SMX (1 << 6)
#define X86_64_CPUID_EIST (1 << 7)
#define X86_64_CPUID_TM2 (1 << 8)
#define X86_64_CPUID_SSSE3 (1 << 9)
#define X86_64_CPUID_CNTX_ID (1 << 10)
#define X86_64_CPUID_SDBG (1 << 11)
#define X86_64_CPUID_FMA (1 << 12)
#define X86_64_CPUID_CMPXCHG16B (1 << 13)
#define X86_64_CPUID_xTPR (1 << 14)
#define X86_64_CPUID_PDCM (1 << 15)
#define X86_64_CPUID_PCID (1 << 17)
#define X86_64_CPUID_DCA (1 << 18)
#define X86_64_CPUID_SSE4_1 (1 << 19)
#define X86_64_CPUID_SSE4_2 (1 << 20)
#define X86_64_CPUID_x2APIC (1 << 21)
#define X86_64_CPUID_MOVBE (1 << 22)
#define X86_64_CPUID_POPCNT (1 << 23)
#define X86_64_CPUID_TSC_Deadline (1 << 24)
#define X86_64_CPUID_AESNI (1 << 25)
#define X86_64_CPUID_XSAVE (1 << 26)
#define X86_64_CPUID_OSXSAVE (1 << 27)
#define X86_64_CPUID_AVX (1 << 28)
#define X86_64_CPUID_F16C (1 << 29)
#define X86_64_CPUID_RDRAND (1 << 30)

#define X86_64_CPUID_FPU (1 << 0)
#define X86_64_CPUID_VME (1 << 1)
#define X86_64_CPUID_DE (1 << 2)
#define X86_64_CPUID_PSE (1 << 3)
#define X86_64_CPUID_TSC (1 << 4)
#define X86_64_CPUID_MSR (1 << 5)
#define X86_64_CPUID_PAE (1 << 6)
#define X86_64_CPUID_MCE (1 << 7)
#define X86_64_CPUID_CX8 (1 << 8)
#define X86_64_CPUID_APIC (1 << 9)
#define X86_64_CPUID_SEP (1 << 11)
#define X86_64_CPUID_MTRR (1 << 12)
#define X86_64_CPUID_PGE (1 << 13)
#define X86_64_CPUID_MCA (1 << 14)
#define X86_64_CPUID_CMOV (1 << 15)
#define X86_64_CPUID_PAT (1 << 16)
#define X86_64_CPUID_PSE_36 (1 << 17)
#define X86_64_CPUID_PSN (1 << 18)
#define X86_64_CPUID_CLFSH (1 << 19)
#define X86_64_CPUID_DS (1 << 21)
#define X86_64_CPUID_ACPI (1 << 22)
#define X86_64_CPUID_MMX (1 << 23)
#define X86_64_CPUID_FXSR (1 << 24)
#define X86_64_CPUID_SSE (1 << 25)
#define X86_64_CPUID_SSE2 (1 << 26)
#define X86_64_CPUID_SS (1 << 27)
#define X86_64_CPUID_HTT (1 << 28)
#define X86_64_CPUID_TM (1 << 29)
#define X86_64_CPUID_PBE (1 << 31)

#define X86_64_CPUID_64BITMODE (1 << 29)

// FLAGS REGISTER
#define X86_64_EFLAGS_CPUID (1 << 21)

#endif
