0.7
2020.2
Oct 19 2021
03:16:22
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/hdl/quad_inversion_wrapper.vhd,1643627109,vhdl,,,,quad_inversion_wrapper,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark.vhd,1643620645,vhdl,,,,ipark,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_cos_lut_ROM_AUTO_1R.vhd,1643620645,vhdl,,,,ipark_cos_lut_rom_auto_1r,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_mul_32s_32s_63_5_1.vhd,1643620645,vhdl,,,,ipark_mul_32s_32s_63_5_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_regslice_both.vhd,1643620645,vhdl,,,,ipark_regslice_both;ipark_regslice_both_w1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/28bc/hdl/vhdl/ipark_sin_lut_ROM_AUTO_1R.vhd,1643620645,vhdl,,,,ipark_sin_lut_rom_auto_1r,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/6ec6/hdl/vhdl/iclarke_mul_32s_12ns_44_2_1.vhd,1643626485,vhdl,,,,iclarke_mul_32s_12ns_44_2_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke.vhd,1643627109,vhdl,,,,iclarke,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_mul_32s_33ns_63_2_1.vhd,1643627109,vhdl,,,,iclarke_mul_32s_33ns_63_2_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/76be/hdl/vhdl/iclarke_regslice_both.vhd,1643627109,vhdl,,,,iclarke_regslice_both;iclarke_regslice_both_w1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.gen/sources_1/bd/quad_inversion/ipshared/d7e1/hdl/vhdl/iclarke_mul_32s_12ns_44_5_1.vhd,1612089474,vhdl,,,,iclarke_mul_32s_12ns_44_5_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_iclarke_0_1/sim/quad_inversion_iclarke_0_1.vhd,1643627109,vhdl,,,,quad_inversion_iclarke_0_1,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_ipark_0_0/sim/quad_inversion_ipark_0_0.vhd,1643620645,vhdl,,,,quad_inversion_ipark_0_0,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/ip/quad_inversion_xlconstant_0_0/sim/quad_inversion_xlconstant_0_0.v,1643620645,verilog,,,,quad_inversion_xlconstant_0_0,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.ip_user_files/bd/quad_inversion/sim/quad_inversion.vhd,1643627109,vhdl,,,,quad_inversion,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/git/bldc-driver-fpga/hardware_design/vivado_project/quadrature_inversion_test/quadrature_inversion_test.srcs/sim_1/new/tb_quad_inversion.vhd,1612089198,vhdl,,,,tb_quad_inversion_wrapper,,,,,,,,
