// Seed: 1741750094
module module_0 (
    id_1
);
  inout wire id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
  assign id_1 = id_1;
  assign id_1 = id_1 == 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  tri0  id_5
);
  wire id_7;
  assign id_3 = 1;
  module_0(
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @((1) or posedge 1) assert (1);
  assign id_3 = id_2;
  wire id_5, id_6;
endmodule
