<!-- research.html -->

<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Research Work</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
<header>
    <h1>Research Work</h1>
    <p>By Shalu Prathmesh Rajiv | M.Tech CSE (RA) @ IIT Hyderabad</p>
</header>

<section>
    <h2>1. Understanding Versal ACAP and AI Engines</h2>
    <p>Versal ACAP (Adaptive Compute Acceleration Platform) is a heterogeneous platform by AMD Xilinx that integrates scalar processors, adaptable hardware (FPGA), and intelligent engines (AI Engines). It enables efficient acceleration of diverse workloads such as AI inference, DSP, and embedded compute.</p>
    <ul>
        <li><strong>AI Engines (AIEs)</strong> are SIMD VLIW processors organized in a tiled array. They support high-throughput operations, ideal for matrix/vector computations.</li>
        <li><strong>Programmable Logic (PL)</strong> provides fine-grained control and reconfigurability for custom hardware pipelines, memory buffering, and data routing.</li>
        <li>AI Engines access data via shared memory or stream interfaces, and can be programmed using <code>ADF Graphs</code> with kernels written in C++.</li>
        <li>Versal ACAP targets applications in AI/ML, signal processing, 5G, automotive, and more.</li>
    </ul>
</section>

<section>
    <h2>2. Hands-On Work Using Vitis on Versal ACAP</h2>
    <p>As part of my research, I explored Vitis tutorials to gain practical experience on the VCK190 development board:</p>
    <ul>
        <li><strong>A to Z Bare-metal Flow:</strong> Created simple complex arithmetic kernel and graph using 2023.2 Vitis flow.</li>
        <li><strong>LeNet AI Engine Design:</strong> Developed AI/PL-based image classification using memory-aware design. Validated on hardware.</li>
        <li><strong>GeMM Matrix Multiplication:</strong> Compared AI Engine vs RTL DSP58 implementations for multiple matrix sizes up to 1024x1024.</li>
       </ul>
       <p>I have also implemented some basic applications on AIEs using Vitis tool</p>
       <ul>
        <li><strong>Parallel Merge Sort:</strong> Used 11 AI Engine kernels to sort and merge 5000 numbers with shared buffer pipelining.</li>
        <li><strong>Custom Sum Computation:</strong> Computed sum of 5000 integers using 6 parallel AI Engines mapped across different tiles.</li>
        <li><strong>Matrix Multiplication Exploration:</strong> Studied shared memory, cascade connections, and kernel placement strategies.</li>
    </ul>
    <p><em>All designs were tested using hardware emulation and verified on the actual VCK190 board via SD card deployment.</em></p>
</section>

<section id="versal-frameworks" class="container">
  <h2>Exploration and Validation of Versal ACAP Frameworks</h2>
  <p>Explored a range of frameworks designed for AI and matrix computation acceleration on Versal ACAP:</p>
  <ul>
    <li>
      <strong>1. CHARM/CHARM 2.0:</strong> <em>Composing Heterogeneous Accelerators for Deep Learning on Versal ACAP Architecture</em><br>
      <a href="https://dl.acm.org/doi/10.1145/3543622.3573210" target="_blank">Paper Link</a><br>
      Accelerates matrix multiplication for both small and large sizes. Used in applications like BERT, ViT, NCF, and MLP inference.
    </li>
    <li>
      <strong>2. AutoMM:</strong> <em>High Performance, Low Power Matrix Multiply Design on ACAP: from Architecture, Design Challenges and DSE Perspectives</em><br>
      <a href="https://ieeexplore.ieee.org/document/10247981" target="_blank">Paper Link</a><br>
      Provides a framework for architecture-aware automated generation of matrix multiplication accelerators on Versal.
    </li>
    <li>
      <strong>3. H-GCN:</strong> <em>A Graph Convolutional Network Accelerator on Versal ACAP Architecture</em><br>
      <a href="https://ieeexplore.ieee.org/document/10035160" target="_blank">Paper Link</a><br>
      Accelerates GNN inference efficiently using the heterogeneity of Versal.
    </li>
    <li>
      <strong>4. GNN-Versal:</strong> <em>Exploiting On-chip Heterogeneity of Versal Architecture for GNN Inference Acceleration</em><br>
      <a href="https://ieeexplore.ieee.org/abstract/document/10296434" target="_blank">Paper Link</a><br>
      Designs heterogeneous GNN inference pipelines using AIE and PL elements.
    </li>
    <li>
      <strong>5. Dense/Sparse MM Framework:</strong> <em>Flexible Acceleration Framework for Dense/Sparse Matrix Multiplication on Versal ACAP</em><br>
      <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10218584&tag=1" target="_blank">Paper Link</a><br>
      Python-based source code generator targeting SpMM and GEMM acceleration using AIE and PL. Automates AIE/PL/host/XRT code.
    </li>
    <li>
      <strong>6. MaxEVA:</strong> <em>Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine</em><br>
      <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10416106" target="_blank">Paper Link</a><br>
      Efficient MM accelerator that improves tile utilization over CHARM.
    </li>
    <li>
      <strong>7. MaxEVA Adopted:</strong> <em>Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs</em><br>
      <a href="https://ieeexplore.ieee.org/abstract/document/10653656" target="_blank">Paper Link</a><br>
      Builds on MaxEVA framework for improved GEMM throughput on Versal.
    </li>
    <li>
      <strong>8. WideSA:</strong> <em>A High Array Utilization Mapping Scheme for Uniform Recurrences on ACAP</em><br>
      <a href="https://ieeexplore.ieee.org/abstract/document/10546896" target="_blank">Paper Link</a><br>
      Maps uniform recurrences on AIE arrays to maximize utilization.
    </li>
    <li>
      <strong>9. AIM:</strong> <em>Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP</em><br>
      <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10323754" target="_blank">Paper Link</a><br>
      Supports very large integer multiplication (LIM, RSA, Mandelbrot) on AI Engine.
    </li>
    <li>
      <strong>10. PyAIE:</strong> <em>Late Breaking Results: PyAIE: A Python-based Programming Framework for Versal ACAP Platforms</em><br>
      <a href="https://ieeexplore.ieee.org/abstract/document/10247843" target="_blank">Paper Link</a><br>
      Provides a Python-based framework for AI Engine programming and rapid prototyping.
    </li>
  </ul>
</section>
<section style="text-align:center;">
    <a href="index.html" class="btn btn-highlight">‚Üê Back to Home</a>
</section>

</body>
</html>
