{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527372739846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527372739850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 18:12:19 2018 " "Processing started: Sat May 26 18:12:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527372739850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527372739850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l2p3 -c hexdecode " "Command: quartus_map --read_settings_files=on --write_settings_files=off l2p3 -c hexdecode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527372739850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527372740390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527372740390 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdecode.v 8 8 " "Using design file hexdecode.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecode " "Found entity 1: hexdecode" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "2 segment_0 " "Found entity 2: segment_0" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "3 segment_1 " "Found entity 3: segment_1" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment_2 " "Found entity 4: segment_2" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment_3 " "Found entity 5: segment_3" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "6 segment_4 " "Found entity 6: segment_4" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment_5 " "Found entity 7: segment_5" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment_6 " "Found entity 8: segment_6" {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527372751948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527372751948 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A hexdecode.v(63) " "Verilog HDL error at hexdecode.v(63): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751949 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B hexdecode.v(63) " "Verilog HDL error at hexdecode.v(63): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751949 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C hexdecode.v(63) " "Verilog HDL error at hexdecode.v(63): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751949 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D hexdecode.v(63) " "Verilog HDL error at hexdecode.v(63): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751949 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A hexdecode.v(74) " "Verilog HDL error at hexdecode.v(74): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B hexdecode.v(74) " "Verilog HDL error at hexdecode.v(74): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C hexdecode.v(74) " "Verilog HDL error at hexdecode.v(74): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D hexdecode.v(74) " "Verilog HDL error at hexdecode.v(74): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A hexdecode.v(85) " "Verilog HDL error at hexdecode.v(85): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B hexdecode.v(85) " "Verilog HDL error at hexdecode.v(85): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D hexdecode.v(85) " "Verilog HDL error at hexdecode.v(85): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C hexdecode.v(85) " "Verilog HDL error at hexdecode.v(85): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A hexdecode.v(96) " "Verilog HDL error at hexdecode.v(96): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B hexdecode.v(96) " "Verilog HDL error at hexdecode.v(96): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C hexdecode.v(96) " "Verilog HDL error at hexdecode.v(96): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D hexdecode.v(96) " "Verilog HDL error at hexdecode.v(96): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 96 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "A hexdecode.v(107) " "Verilog HDL error at hexdecode.v(107): object \"A\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "B hexdecode.v(107) " "Verilog HDL error at hexdecode.v(107): object \"B\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "C hexdecode.v(107) " "Verilog HDL error at hexdecode.v(107): object \"C\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "hexdecode.v" "" { Text "/h/u15/c5/00/mathur15/Lab2/Part3/hexdecode.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527372751950 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527372752113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 26 18:12:32 2018 " "Processing ended: Sat May 26 18:12:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527372752113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527372752113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527372752113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527372752113 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527372752288 ""}
