

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Fri Apr  7 21:09:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  16777229|  16777229|  0.168 sec|  0.168 sec|  16777230|  16777230|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_47_1_VITIS_LOOP_48_2  |  16777227|  16777227|        13|          1|          1|  16777216|       yes|
        +-----------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   10|     732|   1462|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     662|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1394|   1828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  10|  732| 1462|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_199_p2     |         +|   0|  0|  32|          25|           1|
    |add_ln47_fu_211_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln48_fu_247_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln50_fu_286_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln56_fu_304_p2       |         +|   0|  0|  31|          24|          24|
    |ap_condition_337         |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_193_p2      |      icmp|   0|  0|  16|          25|          26|
    |icmp_ln48_fu_217_p2      |      icmp|   0|  0|  12|          13|          14|
    |select_ln47_2_fu_235_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln47_fu_223_p3    |    select|   0|  0|  13|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 180|         141|         108|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   25|         50|
    |ap_sig_allocacmp_v5_load              |   9|          2|   13|         26|
    |ap_sig_allocacmp_v6_load              |   9|          2|   13|         26|
    |indvar_flatten_fu_70                  |   9|          2|   25|         50|
    |v2_WEN_A                              |   9|          2|    4|          8|
    |v4_WEN_A                              |   9|          2|    4|          8|
    |v5_fu_66                              |   9|          2|   13|         26|
    |v6_fu_62                              |   9|          2|   13|         26|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|  112|        224|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_70               |  25|   0|   25|          0|
    |select_ln47_2_reg_388              |  13|   0|   13|          0|
    |select_ln47_reg_377                |  13|   0|   13|          0|
    |trunc_ln47_reg_383                 |  12|   0|   12|          0|
    |trunc_ln50_reg_394                 |  12|   0|   12|          0|
    |v0_load_1_reg_434                  |  32|   0|   32|          0|
    |v0_load_reg_429                    |  32|   0|   32|          0|
    |v11_reg_501                        |  32|   0|   32|          0|
    |v14_reg_481                        |  32|   0|   32|          0|
    |v16_reg_506                        |  32|   0|   32|          0|
    |v1_load_reg_424                    |  32|   0|   32|          0|
    |v2_addr_reg_465                    |  12|   0|   12|          0|
    |v2_load_reg_486                    |  32|   0|   32|          0|
    |v3_load_reg_419                    |  32|   0|   32|          0|
    |v4_addr_reg_459                    |  12|   0|   12|          0|
    |v4_load_reg_476                    |  32|   0|   32|          0|
    |v5_fu_66                           |  13|   0|   13|          0|
    |v6_fu_62                           |  13|   0|   13|          0|
    |v9_reg_471                         |  32|   0|   32|          0|
    |select_ln47_reg_377                |  64|  32|   13|          0|
    |v2_addr_reg_465                    |  64|  32|   12|          0|
    |v4_addr_reg_459                    |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 662|  96|  507|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|v0_Addr_A           |  out|   32|        bram|            v0|         array|
|v0_EN_A             |  out|    1|        bram|            v0|         array|
|v0_WEN_A            |  out|    4|        bram|            v0|         array|
|v0_Din_A            |  out|   32|        bram|            v0|         array|
|v0_Dout_A           |   in|   32|        bram|            v0|         array|
|v0_Clk_A            |  out|    1|        bram|            v0|         array|
|v0_Rst_A            |  out|    1|        bram|            v0|         array|
|v0_Addr_B           |  out|   32|        bram|            v0|         array|
|v0_EN_B             |  out|    1|        bram|            v0|         array|
|v0_WEN_B            |  out|    4|        bram|            v0|         array|
|v0_Din_B            |  out|   32|        bram|            v0|         array|
|v0_Dout_B           |   in|   32|        bram|            v0|         array|
|v0_Clk_B            |  out|    1|        bram|            v0|         array|
|v0_Rst_B            |  out|    1|        bram|            v0|         array|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
|v3_Addr_A           |  out|   32|        bram|            v3|         array|
|v3_EN_A             |  out|    1|        bram|            v3|         array|
|v3_WEN_A            |  out|    4|        bram|            v3|         array|
|v3_Din_A            |  out|   32|        bram|            v3|         array|
|v3_Dout_A           |   in|   32|        bram|            v3|         array|
|v3_Clk_A            |  out|    1|        bram|            v3|         array|
|v3_Rst_A            |  out|    1|        bram|            v3|         array|
|v4_Addr_A           |  out|   32|        bram|            v4|         array|
|v4_EN_A             |  out|    1|        bram|            v4|         array|
|v4_WEN_A            |  out|    4|        bram|            v4|         array|
|v4_Din_A            |  out|   32|        bram|            v4|         array|
|v4_Dout_A           |   in|   32|        bram|            v4|         array|
|v4_Clk_A            |  out|    1|        bram|            v4|         array|
|v4_Rst_A            |  out|    1|        bram|            v4|         array|
|v4_Addr_B           |  out|   32|        bram|            v4|         array|
|v4_EN_B             |  out|    1|        bram|            v4|         array|
|v4_WEN_B            |  out|    4|        bram|            v4|         array|
|v4_Din_B            |  out|   32|        bram|            v4|         array|
|v4_Dout_B           |   in|   32|        bram|            v4|         array|
|v4_Clk_B            |  out|    1|        bram|            v4|         array|
|v4_Rst_B            |  out|    1|        bram|            v4|         array|
+--------------------+-----+-----+------------+--------------+--------------+

