verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/rx_word_fifo/sim/rx_word_fifo.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_pulse.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_manual_phase_align.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_tx_startup_fsm.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_rx_startup_fsm.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_init.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_gt.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g_multi_gt.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g/example_design/gtx3g_sync_block.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g/gtx3g.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_common.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_common_reset.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_check.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_gt_frame_gen.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_gt_usrclk_source.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_support.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/parity_coding.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/pattern_gen.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/src/gtx3g_exdes.v" 
verilog xil_defaultlib "../../../ip/gtx3g_bert_0_2/sim/gtx3g_bert_0.v" 
verilog xil_defaultlib "glbl.v"
nosort
