

================================================================
== Vivado HLS Report for 'myloop'
================================================================
* Date:           Sun Mar 18 17:01:40 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pipeline
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      8|       -|       -|
|Expression       |        -|      -|       0|      25|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      38|
|Register         |        -|      -|     150|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      8|     150|      63|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |myloop_mul_mul_18bkb_U1  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U2  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U3  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U4  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U5  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18bkb_U6  |myloop_mul_mul_18bkb  |  i0 * i0  |
    |myloop_mul_mul_18bkb_U7  |myloop_mul_mul_18bkb  |  i0 * i1  |
    |myloop_mul_mul_18cud_U8  |myloop_mul_mul_18cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |tmp_fu_35_p2  |     +    |      0|  0|  25|          18|          18|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  25|          18|          18|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          7|    1|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   6|   0|    6|          0|
    |r_V_s_reg_129  |  18|   0|   18|          0|
    |tmp1_reg_119   |  18|   0|   18|          0|
    |tmp2_reg_107   |  18|   0|   18|          0|
    |tmp3_reg_94    |  18|   0|   18|          0|
    |tmp5_reg_112   |  18|   0|   18|          0|
    |tmp7_reg_102   |  18|   0|   18|          0|
    |tmp9_reg_124   |  18|   0|   18|          0|
    |tmp_reg_88     |  18|   0|   18|          0|
    +---------------+----+----+-----+-----------+
    |Total          | 150|   0|  150|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    myloop    | return value |
|ap_done      | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    myloop    | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    myloop    | return value |
|a_V          |  in |   18|   ap_none  |      a_V     |    scalar    |
|b_V          |  in |   18|   ap_none  |      b_V     |    scalar    |
|outp         | out |   64|   ap_vld   |     outp     |    pointer   |
|outp_ap_vld  | out |    1|   ap_vld   |     outp     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 8.23ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)"
ST_1 : Operation 9 [1/1] (1.88ns)   --->   "%tmp = add i18 %b_V_read, %a_V_read" [top.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (6.35ns)   --->   "%tmp3 = mul i18 %tmp, %tmp" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 2> : 6.35ns
ST_2 : Operation 11 [1/1] (6.35ns)   --->   "%tmp7 = mul i18 %tmp3, %tmp" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 3> : 6.35ns
ST_3 : Operation 12 [1/1] (6.35ns)   --->   "%tmp2 = mul i18 %tmp3, %tmp3" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 13 [1/1] (6.35ns)   --->   "%tmp5 = mul i18 %tmp7, %tmp3" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 4> : 6.35ns
ST_4 : Operation 14 [1/1] (6.35ns)   --->   "%tmp1 = mul i18 %tmp5, %tmp2" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 15 [1/1] (6.35ns)   --->   "%tmp9 = mul i18 %tmp5, %tmp5" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 5> : 6.35ns
ST_5 : Operation 16 [1/1] (6.35ns)   --->   "%r_V_s = mul i18 %tmp9, %tmp1" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 6> : 6.35ns
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %a_V), !map !37"
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18 %b_V), !map !43"
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outp), !map !47"
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @myloop_str) nounwind"
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%rhs_V = zext i18 %tmp to i36" [top.cpp:13]
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_s = zext i18 %r_V_s to i36" [top.cpp:13]
ST_6 : Operation 23 [1/1] (6.35ns)   --->   "%r_V_1 = mul i36 %lhs_V_s, %rhs_V" [top.cpp:13]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6_s = zext i36 %r_V_1 to i64" [top.cpp:13]
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %outp, i64 %tmp_6_s)" [top.cpp:16]
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [top.cpp:17]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read    (read         ) [ 0000000]
a_V_read    (read         ) [ 0000000]
tmp         (add          ) [ 0011111]
tmp3        (mul          ) [ 0011000]
tmp7        (mul          ) [ 0001000]
tmp2        (mul          ) [ 0000100]
tmp5        (mul          ) [ 0000100]
tmp1        (mul          ) [ 0000010]
tmp9        (mul          ) [ 0000010]
r_V_s       (mul          ) [ 0000001]
StgValue_17 (specbitsmap  ) [ 0000000]
StgValue_18 (specbitsmap  ) [ 0000000]
StgValue_19 (specbitsmap  ) [ 0000000]
StgValue_20 (spectopmodule) [ 0000000]
rhs_V       (zext         ) [ 0000000]
lhs_V_s     (zext         ) [ 0000000]
r_V_1       (mul          ) [ 0000000]
tmp_6_s     (zext         ) [ 0000000]
StgValue_25 (write        ) [ 0000000]
StgValue_26 (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myloop_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="b_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="18" slack="0"/>
<pin id="18" dir="0" index="1" bw="18" slack="0"/>
<pin id="19" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="a_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="18" slack="0"/>
<pin id="24" dir="0" index="1" bw="18" slack="0"/>
<pin id="25" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="StgValue_25_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="0" index="2" bw="36" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/6 "/>
</bind>
</comp>

<comp id="35" class="1004" name="tmp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="18" slack="0"/>
<pin id="37" dir="0" index="1" bw="18" slack="0"/>
<pin id="38" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="rhs_V_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="18" slack="5"/>
<pin id="43" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="44" class="1004" name="lhs_V_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="18" slack="1"/>
<pin id="46" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_s/6 "/>
</bind>
</comp>

<comp id="47" class="1004" name="tmp_6_s_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="36" slack="0"/>
<pin id="49" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_s/6 "/>
</bind>
</comp>

<comp id="51" class="1007" name="tmp3_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="18" slack="0"/>
<pin id="53" dir="0" index="1" bw="18" slack="0"/>
<pin id="54" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="57" class="1007" name="tmp7_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="18" slack="1"/>
<pin id="59" dir="0" index="1" bw="18" slack="1"/>
<pin id="60" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="61" class="1007" name="tmp2_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="18" slack="2"/>
<pin id="63" dir="0" index="1" bw="18" slack="2"/>
<pin id="64" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="65" class="1007" name="tmp5_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="18" slack="1"/>
<pin id="67" dir="0" index="1" bw="18" slack="2"/>
<pin id="68" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="69" class="1007" name="tmp1_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="18" slack="1"/>
<pin id="71" dir="0" index="1" bw="18" slack="1"/>
<pin id="72" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="73" class="1007" name="tmp9_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="18" slack="1"/>
<pin id="75" dir="0" index="1" bw="18" slack="1"/>
<pin id="76" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp9/4 "/>
</bind>
</comp>

<comp id="77" class="1007" name="r_V_s_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="18" slack="1"/>
<pin id="79" dir="0" index="1" bw="18" slack="1"/>
<pin id="80" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/5 "/>
</bind>
</comp>

<comp id="81" class="1007" name="r_V_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="18" slack="0"/>
<pin id="83" dir="0" index="1" bw="18" slack="0"/>
<pin id="84" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="88" class="1005" name="tmp_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="1"/>
<pin id="90" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="94" class="1005" name="tmp3_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="1"/>
<pin id="96" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="tmp7_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="1"/>
<pin id="104" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp7 "/>
</bind>
</comp>

<comp id="107" class="1005" name="tmp2_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="18" slack="1"/>
<pin id="109" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="tmp5_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="1"/>
<pin id="114" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="tmp1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="18" slack="1"/>
<pin id="121" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp9_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="1"/>
<pin id="126" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="129" class="1005" name="r_V_s_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="18" slack="1"/>
<pin id="131" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="16" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="22" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="50"><net_src comp="47" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="55"><net_src comp="35" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="35" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="85"><net_src comp="44" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="41" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="91"><net_src comp="35" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="97"><net_src comp="51" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="105"><net_src comp="57" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="110"><net_src comp="61" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="115"><net_src comp="65" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="122"><net_src comp="69" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="127"><net_src comp="73" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="132"><net_src comp="77" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="44" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outp | {6 }
 - Input state : 
	Port: myloop : a_V | {1 }
	Port: myloop : b_V | {1 }
  - Chain level:
	State 1
		tmp3 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		r_V_1 : 1
		tmp_6_s : 2
		StgValue_25 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        tmp_fu_35        |    0    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|
|          |        tmp3_fu_51       |    1    |    0    |    0    |
|          |        tmp7_fu_57       |    1    |    0    |    0    |
|          |        tmp2_fu_61       |    1    |    0    |    0    |
|    mul   |        tmp5_fu_65       |    1    |    0    |    0    |
|          |        tmp1_fu_69       |    1    |    0    |    0    |
|          |        tmp9_fu_73       |    1    |    0    |    0    |
|          |       r_V_s_fu_77       |    1    |    0    |    0    |
|          |       r_V_1_fu_81       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   b_V_read_read_fu_16   |    0    |    0    |    0    |
|          |   a_V_read_read_fu_22   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_25_write_fu_28 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_41       |    0    |    0    |    0    |
|   zext   |      lhs_V_s_fu_44      |    0    |    0    |    0    |
|          |      tmp_6_s_fu_47      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    8    |    0    |    25   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|r_V_s_reg_129|   18   |
| tmp1_reg_119|   18   |
| tmp2_reg_107|   18   |
| tmp3_reg_94 |   18   |
| tmp5_reg_112|   18   |
| tmp7_reg_102|   18   |
| tmp9_reg_124|   18   |
|  tmp_reg_88 |   18   |
+-------------+--------+
|    Total    |   144  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   25   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   144  |   25   |
+-----------+--------+--------+--------+
