# _*_ Makefile _*_


CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
Name = school

all: $(OBJ) 
	$(CC) $(OBJ) -o $(Name)

# make implicitly knows the rules for building .o files from .c files
# The implicit rule for building object files is as follows
# %.o: %.c
#	$(CC) -c -o $@ $<
# $@ - iterates the targets lists
# $< - getts the corresponding c file for given object file name output
