# (CTLSIG) default ROMid bitmask - signals should have names no longer
#                                  than six characters so they match
#                                  logic analyzer labels

# Program counter read select
# 0: do nothing
# 1: Put PC on address bus
# 2: Put PC-low on data bus
# 3: Put PC-high on data bus
(PCRSEL) 0 0 0x03

# Program counter write select
# 0: do nothing
# 1: increment PC
# 2: Load PC-low from data bus
# 3: Load PC-high from data bus
(PCWSEL) 0 1 0x0c

# Instruction & Sequence
(/NEWOP) 1 0 0x08 # write to opcode register and reset the sequence counter on the next clock
(/WSTAT) 1 0 0x10 # write to status register on the next clock

# RAM
(/WRAM)  1 0 0x20 # write to RAM on the next clock

# Transfer register write select
# 0: do nothing
# 1: write to TD
# 2: write to TAL
# 3: write to TAH
(TWSEL)  0 0 0xc0

# Transfer register read select
(/TRADR) 1 1 0x01 # put TAL+TAH on the address bus
(/TRDTA) 1 1 0x02 # put TD on the data bus
(/TALDT) 1 1 0x40 # put TAL on the data bus

# Stack pointer read select
(/SPADR) 1 0 0x04 # Put SP on the address bus

# Stack pointer increment/decrement
# 0: do nothing
# 1: do nothing
# 2: increment
# 3: decrement
(SPSEL)  0 1 0x30

# ALU to data bus
(/ALUD)  1 1 0x80

# Register A to address bus
(/AADR)  1 2 0x01

# Register B to address bus
(/BADR)  1 2 0x02

# Write to ALUOP register
(/ALUOPW) 1 3 0x04

# Registers A/B write select
(/AWH)   1 2 0x10
(/AWL)   1 2 0x20
(/BWH)   1 2 0x40
(/BWL)   1 2 0x80

# Remaining ROM2 signals
# (SIG)  0 2 0x08

# Remaining ROM3 signals
# (SIG)  0 3 0x01
# (SIG)  0 3 0x02
# (SIG)  0 3 0x04
# (SIG)  0 3 0x08
# (SIG)  0 3 0x10
# (SIG)  0 3 0x20
# (SIG)  0 3 0x40
# (SIG)  0 3 0x80
