# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CS2022 Assignment 1.srcs/sources_1/new/16_bit_reg.vhd" \
"../../../../CS2022 Assignment 1.srcs/sim_4/new/reg16_tb.vhd" \

# Do not sort compile order
nosort
