Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    FRANK-HOME-WIN1
Date:        Sun Feb 02 08:37:43 2020
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch counter_syn.prj
ProductType: synplify_pro





log file: "C:\ELEC255-Labs\counter\counter\counter_Implmnt\counter.srr"
Running: counter_Implmnt in foreground

Running counter_syn|counter_Implmnt

Running: compile (Compile) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:43 2020

Running: compile_flow (Compile Process) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:43 2020

Running: compiler (Compile Input) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:43 2020
Copied C:\ELEC255-Labs\counter\counter\counter_Implmnt\synwork\counter_comp.srs to C:\ELEC255-Labs\counter\counter\counter_Implmnt\counter.srs

compiler completed
# Sun Feb 02 08:37:45 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:45 2020

multi_srs_gen completed
# Sun Feb 02 08:37:45 2020

Return Code: 0
Run Time:00h:00m:00s
Copied C:\ELEC255-Labs\counter\counter\counter_Implmnt\synwork\counter_mult.srs to C:\ELEC255-Labs\counter\counter\counter_Implmnt\counter.srs
Complete: Compile Process on counter_syn|counter_Implmnt

Running: premap (Pre-mapping) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:45 2020

premap completed with warnings
# Sun Feb 02 08:37:46 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on counter_syn|counter_Implmnt

Running: map (Map) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:46 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on counter_syn|counter_Implmnt
# Sun Feb 02 08:37:46 2020
Copied C:\ELEC255-Labs\counter\counter\counter_Implmnt\synwork\counter_m.srm to C:\ELEC255-Labs\counter\counter\counter_Implmnt\counter.srm

fpga_mapper completed with warnings
# Sun Feb 02 08:37:47 2020

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on counter_syn|counter_Implmnt
Complete: Logic Synthesis on counter_syn|counter_Implmnt

exit status=0

exit status=0

