# RV32I U-Type
- RISC-V 32bit Instruction set : U_Type

## RTL
<div align="center">
  <img width="2328" height="1077" alt="U_Type RTL" src="https://github.com/user-attachments/assets/857273a5-37c9-42e5-9727-1a1a1b58b0fe" />
</div>

<br>

## Expected Data
<div align="center">
  <img width="932" height="63" alt="image" src="https://github.com/user-attachments/assets/4ac18e66-7dc0-43a3-be97-69addcb8c68b" />
</div>

<br>

## Testbench Simulation IL_Type
<div align="conter">
  <img width="1993" height="1002" alt="image" src="https://github.com/user-attachments/assets/0a0e7c26-0d78-4684-bf0e-ccc3c3bbc78c" />
</div>
