
---------- Begin Simulation Statistics ----------
final_tick                               13975154710146                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169591                       # Simulator instruction rate (inst/s)
host_mem_usage                               17257260                       # Number of bytes of host memory used
host_op_rate                                   255590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4590.58                       # Real time elapsed on the host
host_tick_rate                                6534306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   778519416                       # Number of instructions simulated
sim_ops                                    1173307425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029996                       # Number of seconds simulated
sim_ticks                                 29996226414                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         9797                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1557582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3116159                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 57                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     57.69% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     15.38%     73.08% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     11.54%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     15.38%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1272948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          418                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2541726                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          418                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu1.num_int_insts                          19                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         4                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        21                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1226437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2437104                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          884                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  9                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 32                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2     10.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     35.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      5.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     40.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     15.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     55.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     30.00%     85.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1109798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2851                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2220249                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2851                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1259696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2534815                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       738441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1555149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        184366284                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        90576939                       # number of cc regfile writes
system.switch_cpus0.committedInsts          224877958                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            405317991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400567                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400567                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        132346095                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        75994576                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  86480                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       981639                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        41703152                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.801717                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           126820422                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          38531662                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        5785223                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     92607978                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40953637                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    452809185                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     88288760                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2659875                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    432532556                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          9756                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       160579                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        891181                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       174023                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        16685                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       631207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       350432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        565628698                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            430941854                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567265                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        320861354                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.784058                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             432051739                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       598602985                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      269781490                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.496460                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.496460                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2328118      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    260831830     59.93%     60.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       893693      0.21%     60.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1177495      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2793015      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       195267      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     15680204      3.60%     65.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        53472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      6855571      1.58%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       537772      0.12%     66.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15587419      3.58%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38770      0.01%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     55351995     12.72%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     32891370      7.56%     90.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     34024780      7.82%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5951665      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     435192436                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       93279757                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    182044677                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     87463924                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     98141827                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12451548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028612                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3631254     29.16%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9365      0.08%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        193278      1.55%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            9      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       450379      3.62%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        45924      0.37%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       306127      2.46%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3030985     24.34%     61.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1028668      8.26%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3253085     26.13%     95.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       502474      4.04%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     352036109                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    791522523                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    343477930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    402174944                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         452809174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        435192436                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           11                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     47491132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       738538                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     67634991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     89992247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.835888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.692007                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     12629486     14.03%     14.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2390181      2.66%     16.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      4635209      5.15%     21.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6223802      6.92%     28.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8623624      9.58%     38.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11097169     12.33%     50.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     13574389     15.08%     65.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     13113340     14.57%     80.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     17705047     19.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     89992247                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.831245                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      4920286                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2269904                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     92607978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40953637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      213000716                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles                90078727                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         45137692                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        54345728                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.360315                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.360315                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        404199483                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       198342770                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  21924                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       153371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches         2765426                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            3.331006                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            98352458                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          23617986                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14630062                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     75346559                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        66363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     23698907                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    303148154                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     74734472                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245547                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    300052751                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        204295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       428315                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        153392                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       695395                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         4076                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        34500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       118871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        455465420                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            299932684                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.525706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        239440791                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              3.329673                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             300004007                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       312021560                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73201463                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.775350                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.775350                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        53228      0.02%      0.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86556199     28.82%     28.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       187318      0.06%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     55718250     18.55%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      3366040      1.12%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     55938932     18.63%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     10869390      3.62%     70.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4012313      1.34%     72.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     63950657     21.30%     93.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     19615093      6.53%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     300298299                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      233482902                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    453633175                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    219943723                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    224540256                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13910981                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.046324                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          77734      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           610      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      2967640     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt           44      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      6649665     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        286287      2.06%     71.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168417      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3705126     26.63%     99.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        55458      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      80673150                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    251068144                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     79988961                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     84608984                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         303148154                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        300298299                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5997078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       136938                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined      9327960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     90056803                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     3.334543                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.854203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26306708     29.21%     29.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      5816287      6.46%     35.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      7741626      8.60%     44.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6910903      7.67%     51.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9658982     10.73%     62.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8694800      9.65%     72.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      8853147      9.83%     82.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5557559      6.17%     88.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     10516791     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     90056803                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  3.333732                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5168592                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1851891                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     75346559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     23698907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104156716                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                90078727                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        102928474                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        72310657                       # number of cc regfile writes
system.switch_cpus2.committedInsts          241991472                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            383815165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.372239                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.372239                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        285114503                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       156299589                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  24088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         4657                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        24292273                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.262167                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107289587                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          26834398                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       13709524                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     80467975                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         2007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     26842252                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    384000712                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     80455189                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13709                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    383930587                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         64746                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        99138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          5837                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       203375                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         1806                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         2365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        509550771                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            383923034                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.585696                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        298442050                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.262083                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             383926205                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       398853333                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      172675737                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.686444                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.686444                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         4390      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    187332447     48.79%     48.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       646646      0.17%     48.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      9575331      2.49%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     51.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      6384897      1.66%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     53.12% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      4469689      1.16%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     54.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     26787814      6.98%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      4467035      1.16%     62.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      3188813      0.83%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     32516911      8.47%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1274338      0.33%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     30681565      7.99%     80.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     11512948      3.00%     83.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     49779174     12.97%     96.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     15322305      3.99%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     383944303                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      183478412                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    364039946                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    180553707                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    180624779                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5854155                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.015247                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1294696     22.12%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         31531      0.54%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            3      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        38117      0.65%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     23.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       194240      3.32%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1615956     27.60%     54.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        26445      0.45%     54.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      2646620     45.21%     99.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         6547      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     206315656                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    499759644                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    203369327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    203563185                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         384000712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        383944303                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       185454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         2197                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       225475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     90054639                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.263459                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.807130                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16704973     18.55%     18.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3324398      3.69%     22.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6555458      7.28%     29.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8004775      8.89%     38.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9123491     10.13%     48.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11517848     12.79%     61.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10001714     11.11%     72.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9174680     10.19%     82.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15647302     17.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     90054639                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.262319                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4455136                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       726547                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     80467975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     26842252                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      172476559                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                90078727                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         21487078                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        25006321                       # number of cc regfile writes
system.switch_cpus3.committedInsts           61649919                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             87023165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.461133                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.461133                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        102743287                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        50237563                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  57083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts         7080                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         3421761                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.966963                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            23120567                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           4636476                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26503789                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     18497074                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      4642761                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     87185537                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     18484091                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17907                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     87102770                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        125764                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      5026564                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles          7517                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      5342194                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         2264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         4816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        109841782                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             87084996                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618507                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         67937921                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.966765                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              87090451                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        74169968                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       27020645                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.684400                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.684400                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         2237      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     32970807     37.84%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3512      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            7      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           90      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       397917      0.46%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          518      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     38.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     12412836     14.25%     52.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      1774427      2.04%     54.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       391494      0.45%     55.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15545000     17.84%     72.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       493860      0.57%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1356497      1.56%     75.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32995      0.04%     75.05% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     17134808     19.67%     94.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      4603672      5.28%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      87120677                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       58322446                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    114957122                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     56610942                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     56784970                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            1765134                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020261                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          27254      1.54%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         94009      5.33%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      6.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       317328     17.98%     24.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     24.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt         1306      0.07%     24.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            1      0.00%     24.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     24.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1112476     63.03%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt           17      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         49700      2.82%     90.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          470      0.03%     90.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       159027      9.01%     99.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         3546      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      30561128                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    151072740                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     30474054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     30563382                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          87185528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         87120677                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       162262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         1730                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       277806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     90021644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.967775                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.199177                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     70863089     78.72%     78.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3685097      4.09%     82.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1954641      2.17%     84.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1564012      1.74%     86.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1862717      2.07%     88.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2394791      2.66%     91.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2172930      2.41%     93.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1823077      2.03%     95.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3701290      4.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     90021644                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.967162                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1062627                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       980301                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     18497074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4642761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       36510804                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                90078727                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    104817758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       104817763                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104829041                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104829046                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3129465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3129471                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3152094                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3152100                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  15197135319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15197135319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  15197135319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15197135319                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    107947223                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107947234                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    107981135                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107981146                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.545455                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028991                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028991                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.545455                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.029191                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029191                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4856.144842                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4856.135532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4821.282398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4821.273221                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          235                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          235                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1557253                       # number of writebacks
system.cpu0.dcache.writebacks::total          1557253                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1579985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1579985                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1579985                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1579985                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1549480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1549480                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1557767                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1557767                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7166992833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7166992833                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7203312477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7203312477                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014354                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014354                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014426                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014426                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4625.418097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4625.418097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4624.127021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4624.127021                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1557253                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68674678                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68674681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2822743                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2822748                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  13677693948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13677693948                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71497421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71497429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.625000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039480                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039480                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4845.532855                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4845.524272                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1574066                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1574066                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1248677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1248677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   5765829399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5765829399                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4617.550735                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4617.550735                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     36143080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36143082                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       306722                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       306723                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1519441371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1519441371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36449802                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36449805                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008415                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4953.806284                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4953.790133                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5919                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5919                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       300803                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       300803                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1401163434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1401163434                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008253                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4658.076661                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4658.076661                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11283                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11283                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        22629                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        22629                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        33912                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        33912                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.667286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.667286                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         8287                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         8287                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     36319644                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     36319644                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.244368                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.244368                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4382.725232                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4382.725232                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.277409                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106386821                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1557765                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.294525                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.150012                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   505.127397                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.002246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.986577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988823                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        865406933                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       865406933                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     41003626                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        41003642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     41003626                       # number of overall hits
system.cpu0.icache.overall_hits::total       41003642                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          903                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           908                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          903                       # number of overall misses
system.cpu0.icache.overall_misses::total          908                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     59505768                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     59505768                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     59505768                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     59505768                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     41004529                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     41004550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     41004529                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     41004550                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.238095                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.238095                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 65897.860465                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65534.986784                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 65897.860465                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65534.986784                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          320                       # number of writebacks
system.cpu0.icache.writebacks::total              320                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           95                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          808                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          808                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          808                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          808                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     53005608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     53005608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     53005608                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     53005608                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        65601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        65601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        65601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        65601                       # average overall mshr miss latency
system.cpu0.icache.replacements                   320                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     41003626                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       41003642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          903                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          908                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     59505768                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     59505768                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     41004529                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     41004550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.238095                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 65897.860465                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65534.986784                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           95                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          808                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          808                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     53005608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     53005608                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst        65601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        65601                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          470.971967                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           41004455                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              813                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         50435.984010                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     4.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   465.971968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.009766                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.910102                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.919867                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        328037213                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       328037213                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1257781                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       424315                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1133259                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        300797                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       300797                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1257782                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1939                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4672796                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4674735                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        72064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    199361024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           199433088                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           10                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1558587                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.006292                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.079074                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1548780     99.37%     99.37% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                9807      0.63%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1558587                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2075020902                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         810180                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1556203572                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          252                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1555963                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1556215                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          252                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1555963                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1556215                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          549                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1795                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2355                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          549                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1795                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2355                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     51482799                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    186888924                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    238371723                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     51482799                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    186888924                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    238371723                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          801                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1557758                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1558570                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          801                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1557758                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1558570                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.685393                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001152                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001511                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.685393                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001152                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001511                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 93775.590164                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 104116.392201                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 101219.415287                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 93775.590164                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 104116.392201                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 101219.415287                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          546                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1795                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2341                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          546                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1795                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2341                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     51089193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    186291189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    237380382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     51089193                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    186291189                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    237380382                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.681648                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001152                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001502                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.681648                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001152                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001502                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93569.950549                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 103783.392201                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 101401.273815                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93569.950549                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 103783.392201                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 101401.273815                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       424315                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       424315                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       424315                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       424315                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1128322                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1128322                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1128322                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1128322                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       300341                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       300341                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          453                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          454                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     49288329                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     49288329                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       300794                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       300795                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001506                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001509                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 108804.258278                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 108564.601322                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          453                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          453                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     49137480                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     49137480                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001506                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001506                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 108471.258278                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 108471.258278                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          252                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1255622                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1255874                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          549                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1901                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     51482799                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    137600595                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    189083394                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          801                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1256964                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1257775                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.685393                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.001068                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001511                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93775.590164                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102533.975410                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 99465.225671                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            3                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1888                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     51089193                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    137153709                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    188242902                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.681648                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.001068                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001501                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93569.950549                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 102200.975410                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99704.926907                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2006.473971                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3111211                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2352                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1322.793793                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   516.800616                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1478.673357                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001465                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.126172                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.361004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.489862                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2351                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2351                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.573975                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        49781776                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       49781776                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  29996216091                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32219.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32219.numOps                      0                       # Number of Ops committed
system.cpu0.thread32219.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     89554440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        89554444                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     89554440                       # number of overall hits
system.cpu1.dcache.overall_hits::total       89554444                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      5019881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5019887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      5019882                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5019888                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  41758959573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41758959573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  41758959573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41758959573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     94574321                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     94574331                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     94574322                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     94574332                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.600000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.053079                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.053079                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.600000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053079                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053079                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  8318.715040                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8318.705097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  8318.713383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8318.703440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          244                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1268128                       # number of writebacks
system.cpu1.dcache.writebacks::total          1268128                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3746425                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3746425                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3746425                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3746425                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1273456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1273456                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1273457                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1273457                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  15699807810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15699807810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  15699893724                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15699893724                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.013465                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013465                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.013465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 12328.504330                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12328.504330                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 12328.562114                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12328.562114                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1268128                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     66041320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       66041321                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4985269                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4985274                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  41580533178                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41580533178                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     71026589                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     71026595                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.070189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  8340.679947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8340.671582                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3746419                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3746419                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1238850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1238850                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15532913538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15532913538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12538.171319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12538.171319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23513120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23513123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        34612                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        34613                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    178426395                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    178426395                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.001470                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001470                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  5155.044349                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5154.895415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        34606                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        34606                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    166894272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    166894272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.001470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001470                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4822.697567                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4822.697567                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        85914                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        85914                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        85914                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.767547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           90828766                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1268640                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            71.595382                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.006713                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.760834                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999546                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        757863296                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       757863296                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           23                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20651529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20651552                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           23                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20651529                       # number of overall hits
system.cpu1.icache.overall_hits::total       20651552                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          150                       # number of overall misses
system.cpu1.icache.overall_misses::total          152                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     13468851                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13468851                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     13468851                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13468851                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           25                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20651679                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20651704                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           25                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20651679                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20651704                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.080000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.080000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 89792.340000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 88610.861842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 89792.340000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 88610.861842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     12350304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12350304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     12350304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12350304                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92166.447761                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92166.447761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92166.447761                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92166.447761                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           23                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20651529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20651552                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     13468851                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13468851                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20651679                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20651704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 89792.340000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 88610.861842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     12350304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12350304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92166.447761                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92166.447761                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          132.700605                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20651688                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         151850.647059                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   130.700605                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.255275                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.259181                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        165213768                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       165213768                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1238989                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       304733                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1079090                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         4820                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         4820                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         29787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        29787                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1238991                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3815050                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            3815322                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    162353152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           162361856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       115695                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                7404480                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1389293                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000384                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.019602                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1388759     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 534      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1389293                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1690965342                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1268970426                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1149265                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1149266                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1149265                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1149266                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       119371                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       119512                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       119371                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       119512                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     12254733                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  10506267216                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  10518521949                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     12254733                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  10506267216                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  10518521949                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          134                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1268636                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1268778                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          134                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1268636                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1268778                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.094094                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.094195                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.094094                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.094195                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 92140.849624                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 88013.564568                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 88012.266124                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 92140.849624                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 88013.564568                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 88012.266124                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       115695                       # number of writebacks
system.cpu1.l2cache.writebacks::total          115695                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       119371                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       119504                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       119371                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       119504                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     12210444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  10466516673                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  10478727117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     12210444                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  10466516673                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  10478727117                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.094094                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.094188                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.094094                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.094188                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91807.849624                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 87680.564568                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 87685.157961                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91807.849624                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 87680.564568                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 87685.157961                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               115695                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       289082                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       289082                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       289082                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       289082                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       978930                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       978930                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         4820                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         4820                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         4820                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         4820                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        29265                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        29265                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          521                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          522                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     14546106                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     14546106                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.017491                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.017524                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 27919.589251                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 27866.103448                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          521                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          521                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     14372613                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     14372613                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.017491                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.017491                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 27586.589251                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 27586.589251                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1120000                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1120001                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       118850                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       118990                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     12254733                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  10491721110                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  10503975843                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1238850                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1238991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.095936                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.096038                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 92140.849624                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 88276.997139                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 88276.122725                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       118850                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       118983                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     12210444                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10452144060                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  10464354504                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.095936                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096032                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91807.849624                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 87943.997139                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87948.316180                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4051.536204                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2541610                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          119791                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           21.217036                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    46.873670                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.026191                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.467042                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     3.210832                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4000.958468                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011444                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000114                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000784                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.976797                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.989145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2791                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          616                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        40785551                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       40785551                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  29996216091                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32219.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32219.numOps                      0                       # Number of Ops committed
system.cpu1.thread32219.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     96652487                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        96652490                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     96652487                       # number of overall hits
system.cpu2.dcache.overall_hits::total       96652490                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1742063                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1742069                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1742063                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1742069                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  15321430566                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15321430566                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  15321430566                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15321430566                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98394550                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98394559                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98394550                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98394559                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017705                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017705                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017705                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017705                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  8794.992240                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8794.961948                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  8794.992240                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8794.961948                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          467                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   233.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1209975                       # number of writebacks
system.cpu2.dcache.writebacks::total          1209975                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       515123                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       515123                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       515123                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       515123                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1226940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1226940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1226940                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1226940                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  11465562294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11465562294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  11465562294                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11465562294                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.012470                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012470                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.012470                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012470                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9344.843508                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9344.843508                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9344.843508                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9344.843508                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1209975                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     69842117                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       69842119                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1724435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1724441                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  15223375719                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15223375719                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     71566552                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     71566560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.750000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.024096                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024096                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  8828.036846                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8828.006130                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       515115                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       515115                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1209320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1209320                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  11373431850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11373431850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016898                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016898                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9404.815806                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9404.815806                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     26810370                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      26810371                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        17628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        17628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     98054847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     98054847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26827998                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26827999                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  5562.448775                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5562.448775                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        17620                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17620                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     92130444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     92130444                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5228.742565                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5228.742565                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.622904                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           97879456                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1210487                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.859568                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158484731                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.003149                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   507.619755                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.007819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.991445                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999263                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        788366959                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       788366959                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           25                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     28133242                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        28133267                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           25                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     28133242                       # number of overall hits
system.cpu2.icache.overall_hits::total       28133267                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          228                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           230                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          228                       # number of overall misses
system.cpu2.icache.overall_misses::total          230                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     20603709                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20603709                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     20603709                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20603709                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           27                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     28133470                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     28133497                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           27                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     28133470                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     28133497                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.074074                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.074074                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 90367.144737                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89581.343478                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 90367.144737                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89581.343478                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           51                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           51                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     16444539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16444539                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     16444539                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16444539                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        92907                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        92907                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        92907                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        92907                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           25                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     28133242                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       28133267                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          228                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          230                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     20603709                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20603709                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     28133470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     28133497                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 90367.144737                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89581.343478                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           51                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     16444539                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16444539                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        92907                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        92907                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          170.489420                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           28133446                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              179                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         157170.089385                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   168.489420                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.329081                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.332987                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.349609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        225068155                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       225068155                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1209504                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       379672                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       914120                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        16462                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        16462                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          1162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         1162                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1209505                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          358                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3663874                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3664232                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        11456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    154909568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           154921024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        83817                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5364288                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1310946                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000674                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.025959                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1310062     99.93%     99.93% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 884      0.07%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1310946                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1617396318                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           5.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         176823                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1214752365                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1123430                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1123430                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1123430                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1123430                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          177                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        87052                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        87237                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          177                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        87052                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        87237                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     16324992                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   6382026585                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   6398351577                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     16324992                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   6382026585                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   6398351577                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          177                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1210482                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1210667                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          177                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1210482                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1210667                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071915                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.072057                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071915                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.072057                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 92231.593220                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 73312.808264                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 73344.470546                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 92231.593220                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 73312.808264                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 73344.470546                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        83817                       # number of writebacks
system.cpu2.l2cache.writebacks::total           83817                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        87052                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        87229                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        87052                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        87229                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     16266051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   6353038269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   6369304320                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     16266051                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   6353038269                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   6369304320                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071915                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.072050                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071915                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.072050                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91898.593220                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72979.808264                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 73018.197159                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91898.593220                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72979.808264                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 73018.197159                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                83817                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       360343                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       360343                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       360343                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       360343                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       849632                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       849632                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       849632                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       849632                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        16462                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        16462                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        16462                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        16462                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          849                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          849                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          313                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          313                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     16650999                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     16650999                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         1162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1162                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.269363                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.269363                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 53198.079872                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 53198.079872                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          313                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          313                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     16546770                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     16546770                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.269363                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.269363                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 52865.079872                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 52865.079872                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1122581                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1122581                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        86739                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        86924                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     16324992                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6365375586                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6381700578                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1209320                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1209505                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071725                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071867                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92231.593220                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 73385.392799                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 73417.014610                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        86739                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        86916                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     16266051                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6336491499                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   6352757550                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071725                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071861                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91898.593220                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73052.392799                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73090.772125                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4055.123621                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2437104                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           87913                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.721770                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.509273                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.073681                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.838099                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.231961                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4003.470607                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011111                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000018                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000205                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001277                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.977410                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.990020                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1336                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         1850                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          737                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        39081577                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       39081577                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  29996216091                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32219.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32219.numOps                      0                       # Number of Ops committed
system.cpu2.thread32219.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     17970073                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17970075                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     18206130                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18206132                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3417333                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3417336                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3483726                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3483729                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 145600181070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 145600181070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 145600181070                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 145600181070                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     21387406                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21387411                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     21689856                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21689861                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.159782                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159783                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.160615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.160616                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42606.377860                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42606.340456                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 41794.383677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41794.347686                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          795                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          618                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.842105                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1109461                       # number of writebacks
system.cpu3.dcache.writebacks::total          1109461                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      2344935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2344935                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      2344935                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2344935                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1072398                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1072398                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1110298                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1110298                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  65078786067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  65078786067                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  69009622629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69009622629                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.050142                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050142                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.051190                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051190                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 60685.292277                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60685.292277                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 62154.144769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62154.144769                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1109461                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     13616163                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13616165                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3135733                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3135736                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 128869228440                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 128869228440                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     16751896                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16751901                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.187187                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.187187                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 41097.002978                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41096.963660                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      2344908                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2344908                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       790825                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       790825                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  48442309533                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48442309533                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.047208                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047208                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 61255.409899                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61255.409899                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      4353910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4353910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       281600                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       281600                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16730952630                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16730952630                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      4635510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4635510                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.060748                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060748                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 59413.894283                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59413.894283                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           27                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       281573                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       281573                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16636476534                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16636476534                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.060743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.060743                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 59084.061803                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59084.061803                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       236057                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       236057                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        66393                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        66393                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       302450                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       302450                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.219517                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.219517                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        37900                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        37900                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3930836562                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3930836562                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.125310                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.125310                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 103716.004274                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 103716.004274                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.615471                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           19316433                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1109973                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.402615                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.044676                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.570796                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000087                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999162                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999249                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        174628861                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       174628861                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      5409410                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5409428                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      5409410                       # number of overall hits
system.cpu3.icache.overall_hits::total        5409428                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          541                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          541                       # number of overall misses
system.cpu3.icache.overall_misses::total          543                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     48290661                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48290661                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     48290661                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48290661                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      5409951                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5409971                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      5409951                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5409971                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 89261.850277                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 88933.077348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 89261.850277                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 88933.077348                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           12                       # number of writebacks
system.cpu3.icache.writebacks::total               12                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           69                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          472                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43198758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43198758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43198758                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43198758                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91522.792373                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 91522.792373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91522.792373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 91522.792373                       # average overall mshr miss latency
system.cpu3.icache.replacements                    12                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      5409410                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5409428                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          541                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     48290661                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48290661                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      5409951                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5409971                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 89261.850277                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 88933.077348                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43198758                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43198758                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 91522.792373                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 91522.792373                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          262.770480                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5409902                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              474                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         11413.295359                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   260.770480                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.509317                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.513224                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         43280242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        43280242                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         829199                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       668499                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1505240                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          325                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          325                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        281249                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       281248                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       829202                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3330061                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3331021                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    142043776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           142074880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1064266                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               68113024                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2175042                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001313                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036213                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2172186     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2856      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2175042                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1478250270                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           4.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         471528                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1108968255                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          3.7                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data        44454                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          44455                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data        44454                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         44455                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          471                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1065520                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1065996                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          471                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1065520                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1065996                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     42873417                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  67987008270                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  68029881687                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     42873417                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  67987008270                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  68029881687                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          472                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1109974                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1110451                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          472                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1109974                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1110451                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.959950                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.959967                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.959950                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.959967                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91026.363057                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 63806.412146                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 63818.139737                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91026.363057                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 63806.412146                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 63818.139737                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1064266                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1064266                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          471                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1065520                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1065991                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          471                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1065520                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1065991                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     42716574                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  67632191442                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  67674908016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     42716574                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  67632191442                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  67674908016                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.959950                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.959962                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.959950                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.959962                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90693.363057                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 63473.413396                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 63485.440324                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90693.363057                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 63473.413396                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 63485.440324                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1064266                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       310853                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       310853                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       310853                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       310853                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       798615                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       798615                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       798615                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       798615                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          317                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          317                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            8                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            8                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data       147186                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total       147186                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          325                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          325                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.024615                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.024615                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18398.250000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18398.250000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            8                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       144522                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       144522                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.024615                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.024615                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18065.250000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18065.250000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data         3922                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total         3922                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       277327                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       277327                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  16404283296                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  16404283296                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       281249                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       281249                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986055                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.986055                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 59151.410775                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 59151.410775                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       277327                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       277327                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  16311933738                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  16311933738                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986055                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.986055                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 58818.411976                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 58818.411976                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        40532                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        40533                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       788193                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       788669                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42873417                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  51582724974                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  51625598391                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          472                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       828725                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       829202                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.997881                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.951091                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.951118                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91026.363057                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 65444.282015                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 65459.144953                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          471                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       788193                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       788664                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42716574                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  51320257704                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  51362974278                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.997881                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.951091                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.951112                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90693.363057                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 65111.283282                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 65126.561220                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4073.697983                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2220240                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1068362                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.078172                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    10.387571                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.022914                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.029795                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.679637                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4060.578066                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.002536                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000654                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.991352                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.994555                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          328                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         3263                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        36592266                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       36592266                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  29996216091                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              996478                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        550483                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        867009                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            580580                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 8                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                8                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             278616                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            278615                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         996481                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4704                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       354301                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       257407                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3193429                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3809841                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       150528                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     15026496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     10890880                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    136154688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                162222592                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            738437                       # Total snoops (count)
system.l3bus.snoopTraffic                    10102848                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2013568                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2013568    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2013568                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1263565098                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1562758                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            79748692                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58170210                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           710114014                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data        19285                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        36688                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       402408                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              458385                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data        19285                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        36688                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       402408                       # number of overall hits
system.l3cache.overall_hits::total             458385                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          546                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1795                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       100086                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          177                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        50364                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       663112                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            816712                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            5                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          546                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1795                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       100086                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          177                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        50364                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       663112                       # number of overall misses
system.l3cache.overall_misses::total           816712                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     48902382                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    179086734                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     11677977                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   9717180085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     15556761                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   5489993842                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40777848                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  57733238959                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  73236414588                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     48902382                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    179086734                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     11677977                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   9717180085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     15556761                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   5489993842                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40777848                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  57733238959                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  73236414588                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1795                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       119371                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          177                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        87052                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          471                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1065520                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1275097                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1795                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       119371                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          177                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        87052                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          471                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1065520                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1275097                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.838445                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.578551                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.622337                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.640510                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.838445                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.578551                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.622337                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.640510                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 89564.802198                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 99769.768245                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87804.338346                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 97088.304908                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 87891.305085                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 109006.310897                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 87318.732334                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 87064.084135                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89672.264627                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 89564.802198                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 99769.768245                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87804.338346                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 97088.304908                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 87891.305085                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 109006.310897                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 87318.732334                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 87064.084135                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89672.264627                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         157857                       # number of writebacks
system.l3cache.writebacks::total               157857                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          546                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1795                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       100086                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          177                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        50364                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       663112                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       816680                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          546                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1795                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       100086                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          177                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        50364                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       663112                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       816680                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     45266022                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    167132034                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     10792197                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   9050607325                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     14377941                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5154569602                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37667628                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  53316933019                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  67797345768                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     45266022                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    167132034                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     10792197                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   9050607325                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     14377941                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5154569602                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37667628                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  53316933019                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  67797345768                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.838445                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.578551                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.622337                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.640485                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.838445                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.578551                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.622337                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.640485                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82904.802198                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93109.768245                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 81144.338346                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 90428.304908                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 81231.305085                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 102346.310897                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 80658.732334                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 80404.114266                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83015.802723                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82904.802198                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93109.768245                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 81144.338346                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 90428.304908                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 81231.305085                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 102346.310897                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 80658.732334                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 80404.114266                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83015.802723                       # average overall mshr miss latency
system.l3cache.replacements                    738437                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       392626                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       392626                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       392626                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       392626                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       867009                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       867009                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       867009                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       867009                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               8                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data          462                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          168                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       113027                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           113657                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          453                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data           59                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          145                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       164300                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         164959                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     47318634                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      5817843                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     12941046                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  13617411957                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  13683489480                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          453                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          521                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          313                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       277327                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       278616                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.113244                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.463259                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.592441                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.592066                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 104456.145695                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 98607.508475                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 89248.593103                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 82881.387444                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82950.851302                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          453                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           59                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          145                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       164300                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       164957                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     44301654                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5424903                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     11975346                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  12523173957                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  12584875860                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.113244                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.463259                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.592441                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.592059                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 97796.145695                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 91947.508475                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 82588.593103                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 76221.387444                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76291.857029                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        18823                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        36520                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       289381                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       344728                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       100027                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        50219                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       498812                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       651753                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     48902382                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    131768100                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     11677977                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   9711362242                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     15556761                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   5477052796                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40777848                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  44115827002                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  59552925108                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          546                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1342                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       118850                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          177                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        86739                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          471                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       788193                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       996481                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.841624                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.578967                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.991507                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.632855                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.654055                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89564.802198                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98187.853949                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87804.338346                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97087.408820                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 87891.305085                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109063.358410                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 87318.732334                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 88441.791701                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91373.457595                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          546                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1342                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       100027                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          177                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        50219                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       498812                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       651723                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     45266022                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    122830380                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     10792197                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   9045182422                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     14377941                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5142594256                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37667628                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  40793759062                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  55212469908                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.841624                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.578967                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.991507                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.632855                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.654025                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 82904.802198                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 91527.853949                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 81144.338346                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 90427.408820                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 81231.305085                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102403.358410                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 80658.732334                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 81781.831756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84717.694339                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59578.771164                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1718028                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1259633                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.363912                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945375629369                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59578.771164                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.909100                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.909100                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62803                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          369                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3724                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        17768                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        40942                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.958298                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             41815473                       # Number of tag accesses
system.l3cache.tags.data_accesses            41815473                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    157857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    100025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     50356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    663082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001695676976                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1688476                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      816680                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     157857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    816680                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   157857                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     99                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                816680                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               157857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  335242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  221713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  145970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   79753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  11257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.069990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.582421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    639.116316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9793     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           34      0.35%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.053617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.049536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.387107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9588     97.55%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               63      0.64%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              119      1.21%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      0.37%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.10%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    6336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                52267520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10102848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1742.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    336.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   29996131842                       # Total gap between requests
system.mem_ctrls.avgGap                      30779.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       114880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      6401600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        11328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      3222784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     42437056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10099264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1164946.534197740024                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3829815.071217844728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 283769.027560987917                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 213413511.141261786222                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 377647.502844322298                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 107439647.758354201913                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 996391.999029935105                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1414746488.918137788773                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 336684483.595123767853                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          546                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1795                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       100086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          177                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        50364                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       663112                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       157857                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     24803825                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     99846391                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      5805856                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5299042685                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      7743454                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3266680127                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20165056                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  28467961690                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1546290130033                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     45428.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     55624.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43653.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     52944.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     43748.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     64861.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     43179.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     42930.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9795511.95                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       114880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      6405504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        11328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      3223296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     42438976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      52269376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        11328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10102848                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10102848                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          546                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1795                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       100086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          177                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        50364                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       663109                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         816709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       157857                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        157857                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst        10668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        12802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        12802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        12802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1164947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3829815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       283769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    213543661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       377648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    107456717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       996392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1414810497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1742531720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst        10668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1164947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       283769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       377648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       996392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2846225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    336803965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       336803965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    336803965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst        10668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        12802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        12802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        12802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1164947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3829815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       283769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    213543661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       377648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    107456717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       996392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1414810497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2079335685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               816578                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              157801                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        25063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        26530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        26785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        26112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        26167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        25256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        28509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        25285                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        25653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        24025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        25270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        26384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        25363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        25984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        24317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        23988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        24616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        25446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        25201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        27029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        26339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        25973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        25410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        23790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         4705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         5185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         4604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         4603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4965                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         4595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4408                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             22908466708                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2720837896                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        37192049084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28054.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45546.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              635911                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              35296                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           22.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       303164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   205.695135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.926286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   262.384167                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       178405     58.85%     58.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        52080     17.18%     76.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        21004      6.93%     82.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12524      4.13%     87.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8153      2.69%     89.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6773      2.23%     92.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5201      1.72%     93.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3674      1.21%     94.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15350      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       303164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              52260992                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10099264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1742.252218                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              336.684484                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.82                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    945515162.592002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1257017115.950407                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3434785759.910374                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  593090668.799995                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10693729904.356052                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 25298054640.836056                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 143429133.388794                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  42365622385.833328                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1412.365069                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       442130                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2701650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27294123961                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             651750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       157857                       # Transaction distribution
system.membus.trans_dist::CleanEvict           580580                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164959                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         651753                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2371858                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2371858                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2371858                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62372224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            816712                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  816712    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              816712                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           728119505                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1487254616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       47217776                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     29408533                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       936379                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     20246668                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19875959                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.169037                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        7428848                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2594334                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2460651                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       133683                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       113409                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     47491092                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       876781                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     83632894                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.846394                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282582                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     14565744     17.42%     17.42% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      6567762      7.85%     25.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      4614556      5.52%     30.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9277640     11.09%     41.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2924940      3.50%     45.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2075480      2.48%     47.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3053543      3.65%     51.51% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3136053      3.75%     55.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     37417176     44.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     83632894                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    224877958                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     405317991                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          118795079                       # Number of memory references committed
system.switch_cpus0.commit.loads             82345274                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          39798581                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          84831826                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          356018019                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6219659                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2149621      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    241652958     59.62%     60.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       886160      0.22%     60.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1124276      0.28%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2742258      0.68%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       195180      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     15320253      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        53472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      6698641      1.65%     66.82% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       536384      0.13%     66.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     15125632      3.73%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        38077      0.01%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     50728567     12.52%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     30572575      7.54%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     31616707      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5877230      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    405317991                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     37417176                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5350435                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     13970124                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         64241876                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      5538630                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        891181                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     19316040                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        60020                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     469150159                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       351934                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           88460181                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           38531662                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               549960                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                94504                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       879470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             265480097                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           47217776                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     29765458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88161888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1901566                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           94                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         41004529                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     89992247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.338501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.953233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        10705695     11.90%     11.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3768103      4.19%     16.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6076516      6.75%     22.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4011957      4.46%     27.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10785773     11.99%     39.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2958651      3.29%     42.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         7666387      8.52%     51.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3621290      4.02%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        40397875     44.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     89992247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524183                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.947201                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           41004543                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   85                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16688754                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       10262690                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         7266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        16685                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4503829                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        62281                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  29996226414                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        891181                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8059836                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6185764                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         66981818                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      7873596                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     463661143                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        36803                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2229930                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1576929                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2616861                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    469107346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1221026077                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       648421678                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        141568549                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    409531084                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        59576170                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         21214630                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               499024775                       # The number of ROB reads
system.switch_cpus0.rob.writes              911987000                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        224877958                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          405317991                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups        3148799                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      2927295                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       149718                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      2775631                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2775340                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         111758                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups          349                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits          120                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          229                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      5997260                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       149696                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     89213930                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     3.330769                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.420216                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     28797289     32.28%     32.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15300667     17.15%     49.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5939685      6.66%     56.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5487452      6.15%     62.24% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1419624      1.59%     63.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1046524      1.17%     65.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2769885      3.10%     68.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1644236      1.84%     69.95% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     26808568     30.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     89213930                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus1.commit.loads             74300017                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2648180                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     26808568                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5444186                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     45596916                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         27954739                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10907552                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        153392                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      2689923                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305772517                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           74734456                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           23617986                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                 4887                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       117168                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             259236776                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches            3148799                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      2887218                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             89786221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         306828                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20651679                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     90056803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.431167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.573974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        41487315     46.07%     46.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2272497      2.52%     48.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2441520      2.71%     51.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1445516      1.61%     52.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7057212      7.84%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1067150      1.18%     61.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3377226      3.75%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3587049      3.98%     69.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        27321318     30.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     90056803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.034956                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.877891                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20651679                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            3707838                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        1046522                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         4076                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores        151172                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  29996226414                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        153392                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        10467618                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       17114049                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         33756655                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     28565071                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     304773950                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       583267                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8561794                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      16689864                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         83909                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    331545470                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          878988353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       317200830                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        409402231                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         9388316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         57370428                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               365553637                       # The number of ROB reads
system.switch_cpus1.rob.writes              607145294                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       24313971                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     16002087                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         4608                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5140881                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        5140556                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.993678                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2555822                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2555673                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2554550                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         1123                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           87                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       185695                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         4168                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     90026164                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.263374                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.638085                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     26775779     29.74%     29.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10349328     11.50%     41.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1969239      2.19%     43.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3888173      4.32%     47.74% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2540405      2.82%     50.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1555718      1.73%     52.29% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       682806      0.76%     53.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2291934      2.55%     55.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39972782     44.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     90026164                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    241991472                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     383815165                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107252953                       # Number of memory references committed
system.switch_cpus2.commit.loads             80424951                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24284769                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         180534872                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          272827995                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2554351                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         3712      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    187254475     48.79%     48.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       646264      0.17%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     48.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      9573799      2.49%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      6383906      1.66%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     53.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      4469289      1.16%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     54.28% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     26786841      6.98%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      4465867      1.16%     62.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      3188654      0.83%     63.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     32516073      8.47%     71.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1273332      0.33%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     30660832      7.99%     80.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     11508497      3.00%     83.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     49764119     12.97%     96.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     15319505      3.99%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    383815165                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39972782                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5096992                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     33444790                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         41929667                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      9577339                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          5837                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      5136516                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     384082894                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2099                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           80455182                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           26834398                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38847                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  467                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        15636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             242258382                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           24313971                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10250928                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             90032726                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          12554                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         28133470                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          107                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     90054639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.266580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.544649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        28136620     31.24%     31.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3956458      4.39%     35.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3760074      4.18%     39.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7320208      8.13%     47.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         2535340      2.82%     50.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         2506622      2.78%     53.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2005564      2.23%     55.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2589825      2.88%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        37243928     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     90054639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.269919                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.689407                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           28133470                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   12                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            8888612                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          43009                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         1806                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         14250                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  29996226414                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          5837                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         9630726                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       14723411                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46905606                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     18789045                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     384049965                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       570126                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5752420                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       9304130                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         22932                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    401424544                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          959712984                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       399025199                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        285177663                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401162047                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          262377                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         50088161                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               434054242                       # The number of ROB reads
system.switch_cpus2.rob.writes              768030471                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        241991472                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          383815165                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3444092                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      3440701                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7132                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1659896                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1659476                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974697                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          330                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits           99                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          231                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       163233                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts         7029                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     89997902                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.966947                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.433249                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     74535170     82.82%     82.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      2136085      2.37%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      1677406      1.86%     87.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      1247675      1.39%     88.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       646313      0.72%     89.16% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       717668      0.80%     89.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       254986      0.28%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       175057      0.19%     90.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      8607542      9.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     89997902                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     61649919                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      87023165                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           23088226                       # Number of memory references committed
system.switch_cpus3.commit.loads             18452689                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           3419762                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          56593490                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           52132473                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         2100      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     32918645     37.83%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3482      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            7      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd           81      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     37.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       397892      0.46%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          455      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     38.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     12411765     14.26%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      1773971      2.04%     54.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       391445      0.45%     55.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     15541253     17.86%     72.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.90% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       493843      0.57%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1350307      1.55%     75.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        32234      0.04%     75.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     17102382     19.65%     94.71% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      4603303      5.29%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     87023165                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      8607542                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         1105324                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     77222919                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          9285561                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2400292                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles          7517                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1651184                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      87301381                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          501                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           18483976                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            4636477                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                38891                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 9340                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        45815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              61997187                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3444092                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1659741                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             89968209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          15240                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          5409951                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     90021644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.971914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.456327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        75834556     84.24%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1313142      1.46%     85.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          613927      0.68%     86.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1066727      1.18%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          919665      1.02%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          546046      0.61%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          523295      0.58%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1430858      1.59%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         7773428      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     90021644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.038234                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.688256                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            5409951                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13975154710146                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1429582                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          44359                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores          7219                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  29996226414                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles          7517                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         2165482                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       36147828                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         10558968                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     41141818                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      87249049                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       210837                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4186224                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2071269                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      34965735                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    102455176                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          235330719                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        74303272                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        102936660                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    102155164                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          299907                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13753421                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               168576758                       # The number of ROB reads
system.switch_cpus3.rob.writes              174396683                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         61649919                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           87023165                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
