 
****************************************
Report : resources
Design : top_WIDTH8
Version: M-2016.12-SP5-3
Date   : Thu Jan 17 10:28:39 2019
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mux4_register_bank_WIDTH8_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : register_bank_WIDTH18
****************************************

No implementations to report
 
****************************************
Design : alu_WIDTH8_NOPS4
****************************************

Resource Report for this hierarchy in file ./rtl_reference/alu.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_tc     | a_width=8  | mult_31 (alu.v:31)         |
|                |                | b_width=8  |                            |
| div_2          | DW_div_tc      | a_width=9  | div_32 (alu.v:32)          |
|                |                | b_width=8  |                            |
| DP_OP_16_126_9881               |            |                            |
|                | DP_OP_16_126_9881 |         |                            |
| DP_OP_17_127_9881               |            |                            |
|                | DP_OP_17_127_9881 |         |                            |
=============================================================================

Datapath Report for DP_OP_16_126_9881
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_16_126_9881    | add_29 (alu.v:29)                                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 8     |                                          |
| I2    | PI   | Signed   | 8     |                                          |
| O1    | PO   | Signed   | 9     | I1 + I2 (alu.v:29)                       |
==============================================================================

Datapath Report for DP_OP_17_127_9881
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_17_127_9881    | sub_30 (alu.v:30)                                   |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 8     |                                          |
| I2    | PI   | Signed   | 8     |                                          |
| O1    | PO   | Signed   | 9     | I1 - I2 (alu.v:30)                       |
==============================================================================


Resource Report for Ungrouped Hierarchy
        calculator/*cell*4038/u_div/u_absval_AAbs
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| NEG            | DW01_inc       | width=9    | NEG                        |
=============================================================================


Resource Report for Ungrouped Hierarchy calculator/div_2
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_tc       | pparch (area,speed)                 |
|                    |                  | mult_arch: benc_radix4_mux          |
| div_2              | DW_div_tc        | cla2               |                |
| NEG                | DW01_inc         | cla                |                |
| DP_OP_16_126_9881  | DP_OP_16_126_9881 | str (area,speed)  |                |
| DP_OP_17_127_9881  | DP_OP_17_127_9881 | str (area,speed)  |                |
===============================================================================

 
****************************************
Design : control_WIDTH8_NOPS4
****************************************

Resource Report for this hierarchy in file ./rtl_reference/control.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_2          | DW_leftsh      | A_width=4  | sll_64 (control.v:64)      |
|                |                | SH_width=2 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_2              | DW_leftsh        | astr (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux4_register_bank_WIDTH8_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : register_bank_WIDTH6
****************************************

No implementations to report
1
