





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Interrupts</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-1866131.html">
    <link rel="next" href="rbint-1879741.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-1866131.html">Previous</a></li>


          

<li><a href="rbint-1712194.html">Up</a></li>


          

<li><a href="rbint-1879741.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>Lists</li>
              <li>
                <ul>
                  <li><a href="index.html">Comments</a></li>
                  <li><a href="rbint-7995.html">Interrupts</a></li>
                  <li><a href="rbint-15401.html">Glossary</a></li>
                  <li><a href="rbint-64347.html">Memory</a></li>
                  <li><a href="rbint-180090.html">CMOS</a></li>
                  <li><a href="rbint-250757.html">86 Bugs</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br><span class="line"><span class="ngu">Int 1A Fn B10A  - Pci Bios V2.0c+ - Read Configuration Dword (via Technol</span>  [<span class="ngb">X</span>]</span><br><span class="line"></span><br><span class="line">   AX = B10Ah subfn 1106h</span><br><span class="line">   BH = bus number</span><br><span class="line">   BL = device/function number (bits 7-3 device, bits 2-0 function)</span><br><span class="line">   DI = register number (0000h-00FFh) (see #0798)</span><br><span class="line"></span><br><span class="line"><span class="ngb">Return:</span> CF clear if successful</span><br><span class="line">       ECX = dword read</span><br><span class="line">   CF set on error</span><br><span class="line">   AH = status (00h,87h) (see #0653)</span><br><span class="line">   EAX, EBX, ECX, and EDX may be modified</span><br><span class="line">   all other flags (except IF) may be modified</span><br><span class="line"></span><br><span class="line"><span class="ngb">Notes:</span> this function may require up to 1024 byte of stack; it will not enable</span><br><span class="line">     interrupts if they were disabled before making the call</span><br><span class="line">   the meanings of BL and BH on entry were exchanged between the initial</span><br><span class="line">     drafts of the specification and final implementation</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> AX=B10Ah,AX=B10Ah/SF=8086h</span><br><span class="line"></span><br><span class="line">Format of AMD-645 Peripheral Bus Controller, function 1 (IDE Control) data:</span><br><span class="line">Offset Size    Description (Table 0844)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1106h [VIA Technologies], device ID 0571h)</span><br><span class="line"> 10h   DWORD   primary data/command base address</span><br><span class="line"> 14h   DWORD   primary control/status base address</span><br><span class="line"> 18h   DWORD   secondary data/command base address</span><br><span class="line"> 1Ch   DWORD   secondary control/status base address</span><br><span class="line"> 20h   DWORD   bus master control base address (default 0000CC01h)</span><br><span class="line"> 40h   BYTE    chip enable</span><br><span class="line"> 41h   BYTE    IDE configuration</span><br><span class="line"> 42h   BYTE    reserved (&#34;do not program&#34;)</span><br><span class="line"> 43h   BYTE    FIFO configuration</span><br><span class="line"> 44h   BYTE    miscellaneous control 1</span><br><span class="line"> 45h   BYTE    miscellaneous control 2</span><br><span class="line"> 46h   BYTE    miscellaneous control 3</span><br><span class="line"> 47h   BYTE    unused???</span><br><span class="line"> 48h   DWORD   drive timing control</span><br><span class="line"> 4Ch   BYTE    address setup time</span><br><span class="line"> 4Dh   BYTE    reserved (&#34;do not program&#34;)</span><br><span class="line"> 4Eh   BYTE    secondary non-01F0h port access timing</span><br><span class="line"> 4Fh   BYTE    primary non-01F0h port access timing</span><br><span class="line"> 50h   DWORD   UltraDMA/33 extended timing control</span><br><span class="line"> 54h  4 BYTEs  reserved</span><br><span class="line"> 58h   DWORD   &#34;reserved&#34; (appears to be an additional drive timing control)</span><br><span class="line"> 5Ch  4 BYTEs  ???</span><br><span class="line"> 60h   WORD    primary sector size</span><br><span class="line"> 62h  6 BYTEs  reserved</span><br><span class="line"> 68h   WORD    secondary sector size</span><br><span class="line"> 6Ah 150 BYTEs reserved</span><br><span class="line">!!!amd\21095a.pdf p.129</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0740,#0845,#0847</span><br><span class="line"></span><br><span class="line">Format of AMD-645 Peripheral Bus Controller, function 0 (PCI-ISA bridge) data:</span><br><span class="line">Offset Size    Description (Table 0845)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1106h, device ID 0586h)</span><br><span class="line"> 40h   BYTE    ISA bus control</span><br><span class="line"> 41h   BYTE    ISA Test Mode</span><br><span class="line"> 42h   BYTE    ISA clock control</span><br><span class="line"> 43h   BYTE    ROM Decode Control</span><br><span class="line"> 44h   BYTE    keyboard controller control</span><br><span class="line"> 45h   BYTE    Type F DMA control</span><br><span class="line"> 46h   BYTE    Miscellaneous control 1</span><br><span class="line"> 47h   BYTE    Miscellaneous control 2</span><br><span class="line"> 48h   BYTE    Miscellaneous control 3</span><br><span class="line"> 49h   BYTE    reserved</span><br><span class="line"> 4Ah   BYTE    IDE interrupt routing</span><br><span class="line"> 4Bh   BYTE    reserved</span><br><span class="line"> 4Ch   BYTE    DMA/Master memory access control 1</span><br><span class="line"> 4Dh   BYTE    DMA/Master memory access control 2</span><br><span class="line"> 4Eh   WORD    DMA/Master memory access control 3</span><br><span class="line"> 50h   BYTE    reserved (&#34;do not program&#34;)</span><br><span class="line"> 51h  3    BYTEs   reserved</span><br><span class="line"> 54h   BYTE    PIC IRQ Edge/Level selection</span><br><span class="line"> 55h   BYTE    PnP Routing for external MIRQ0/1</span><br><span class="line"> 56h   BYTE    PnP Routing for PCI INTB/INTA</span><br><span class="line"> 57h   BYTE    PnP Routing for PCI INTD/INTC</span><br><span class="line"> 58h   BYTE    PnP Routing for external MIRQ2</span><br><span class="line"> 59h   BYTE    MIRQ pin configuration</span><br><span class="line"> 5Ah   BYTE    XD Power-On Strap Options</span><br><span class="line"> 5Bh   BYTE    internal RTC test mode</span><br><span class="line"> 5Ch  4 BYTEs  reserved</span><br><span class="line"> 60h   WORD    distributed DMA, channel 0 base address/enable</span><br><span class="line"> 62h   WORD    distributed DMA, channel 1 base address/enable</span><br><span class="line"> 64h   WORD    distributed DMA, channel 2 base address/enable</span><br><span class="line"> 66h   WORD    distributed DMA, channel 3 base address/enable</span><br><span class="line"> 68h   WORD    reserved</span><br><span class="line"> 6Ah   WORD    distributed DMA, channel 5 base address/enable</span><br><span class="line"> 6Ch   WORD    distributed DMA, channel 6 base address/enable</span><br><span class="line"> 6Eh   WORD    distributed DMA, channel 7 base address/enable</span><br><span class="line"> 70h 144 BYTEs reserved</span><br><span class="line">!!!amd\21095a.pdf p.125</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0740,#0846,#0844,#0847</span><br><span class="line"></span><br><span class="line">Format of AMD-640 System Controller:</span><br><span class="line">Offset Size    Description (Table 0846)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1106h, device ID 0595h)</span><br><span class="line"> 0Dh   BYTE    latency timer (bits 7-3)</span><br><span class="line">       00h = 256*8 PCI clocks</span><br><span class="line">       01h = 1*8 PCI clocks</span><br><span class="line">       02h = 2*8 PCI clocks</span><br><span class="line">       other reserved</span><br><span class="line"> 40h 16 BYTEs  unused???</span><br><span class="line"> 50h   BYTE    cache control 1</span><br><span class="line">!!!amd\21090a.pdf p.107</span><br><span class="line"> 51h   BYTE    cache control 2</span><br><span class="line"> 52h   BYTE    non-cacheable control</span><br><span class="line"> 53h   BYTE    system performance control</span><br><span class="line"> 54h   WORD    non-cacheable region 1</span><br><span class="line"> 56h   WORD    non-cacheable region 2</span><br><span class="line"> 58h   BYTE    DRAM configuration register 1</span><br><span class="line"> 59h   BYTE    DRAM configuration register 2</span><br><span class="line"> 5Ah  6    BYTEs   end of DRAM banks 0-5</span><br><span class="line"> 60h   BYTE    DRAM type</span><br><span class="line"> 61h   BYTE    shadow RAM control register 1</span><br><span class="line"> 62h   BYTE    shadow RAM control register 2</span><br><span class="line"> 63h   BYTE    shadow RAM control register 3</span><br><span class="line"> 64h   BYTE    DRAM timing</span><br><span class="line"> 65h   BYTE    DRAM control register 1</span><br><span class="line"> 66h   BYTE    DRAM control register 2</span><br><span class="line"> 67h   BYTE    32-bit DRAM width control register</span><br><span class="line"> 68h  2 BYTEs  reserved</span><br><span class="line"> 6Ah   BYTE    DRAM refresh counter</span><br><span class="line"> 6Bh   BYTE    DRAM refresh control register</span><br><span class="line"> 6Ch   BYTE    SDRAM control register</span><br><span class="line"> 6Dh   BYTE    DRAM drive strength control register</span><br><span class="line"> 6Eh   BYTE    ECC control register</span><br><span class="line"> 6Fh   BYTE    ECC status register</span><br><span class="line"> 70h   BYTE    PCI buffer control 1</span><br><span class="line"> 71h   BYTE    CPU-to-PCI flow control 1</span><br><span class="line"> 72h   BYTE    CPU-to-PCI flow control 2 (write-clear)</span><br><span class="line"> 73h   BYTE    PCI target control</span><br><span class="line"> 74h   BYTE    PCI initiator control</span><br><span class="line"> 75h   BYTE    PCI arbitration control 1</span><br><span class="line"> 76h   BYTE    PCI arbitration control 2</span><br><span class="line"> 77h 137 BYTEs reserved</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  the AMD-640 uses PCI configuration mechanism #1; bus/device/function</span><br><span class="line">     are always 00h/00h/00h</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0740,#0845</span><br><span class="line"></span><br><span class="line">Format of AMD-645 Peripheral Bus Controller, function 2 (USB Controller) data:</span><br><span class="line">Offset Size    Description (Table 0847)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1106h, device ID 3038h)</span><br><span class="line"> 20h   DWORD   base address</span><br><span class="line"> 40h   BYTE    miscellaneous control 1</span><br><span class="line"> 41h   BYTE    miscellaneous control 2</span><br><span class="line"> 42h  2 BYTEs  reserved</span><br><span class="line"> 44h  3 BYTEs  reserved (&#34;do not program&#34;)</span><br><span class="line"> 47h   BYTE    reserved</span><br><span class="line"> 48h 24 BYTEs  reserved</span><br><span class="line"> 60h   BYTE    USB release number (read-only, 10h)</span><br><span class="line"> 61h 95 BYTEs  reserved</span><br><span class="line"> C0h   WORD    USB legacy support (read-only, 2000h)</span><br><span class="line"> C2h 62 BYTEs  reserved</span><br><span class="line">!!!amd\21095a.pdf p.130</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0740,#0846,#0845,#0844,#0848</span><br><span class="line"></span><br><span class="line">Format of AMD-645 Peripheral Bus Controller, function 3 (Power Mgmt) data:</span><br><span class="line">Offset Size    Description (Table 0848)</span><br><span class="line"> 00h 64 BYTEs  header (see #0798)</span><br><span class="line">       (vendor ID 1106h, device ID 3040h)</span><br><span class="line"> 20h   DWORD   base address for I/O registers (see #0849)</span><br><span class="line"> 40h   BYTE    pin configuration</span><br><span class="line"> 41h   BYTE    genearl configuration</span><br><span class="line"> 42h   BYTE    SCI interrupt configuration</span><br><span class="line"> 43h   BYTE    reserved</span><br><span class="line"> 44h   WORD    primary interrupt channel</span><br><span class="line"> 46h   WORD    secondary interrupt channel</span><br><span class="line"> 48h  8 BYTEs  unused???</span><br><span class="line"> 50h   DWORD   GP timer control</span><br><span class="line"> 54h 13    BYTEs   reserved</span><br><span class="line"> 61h   BYTE    programming interface read value (value to be returned by</span><br><span class="line">         configuration register 09h) (write-only)</span><br><span class="line"> 62h   BYTE    subclass read value (value to be returned by</span><br><span class="line">         configuration register 0Ah) (write-only)</span><br><span class="line"> 63h   BYTE    base class read value (value to be returned by configuration</span><br><span class="line">         register 0Bh) (write-only)</span><br><span class="line"> 64h 156 BYTEs reserved</span><br><span class="line">!!!amd\21095a.pdf p.133</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0740,#0846,#0845,#0844,#0847,#0848</span><br><span class="line"></span><br><span class="line">Format of AMD-645 Power Management Control/Status registers:</span><br><span class="line">Offset Size    Description (Table 0849)</span><br><span class="line"> 00h   WORD    power management status (write-clear)</span><br><span class="line"> 02h   WORD    power management enable</span><br><span class="line"> 04h   WORD    power management control</span><br><span class="line"> 06h  2 BYTEs  unused???</span><br><span class="line"> 08h   DWORD   power management timer</span><br><span class="line"> 0Ch  4 BYTEs  unused???</span><br><span class="line"> 10h</span><br><span class="line">!!!amd\21095a.pdf p.134</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note:</span>  this data structure is actually a range of I/O ports</span><br><span class="line"></span><br><span class="line"><span class="ngb">See Also:</span> #0848</span><br></pre>
  
  
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:34:52</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

