
raspbian-preinstalled/gpgv:     file format elf32-littlearm


Disassembly of section .init:

000131a0 <.init>:
   131a0:	push	{r3, lr}
   131a4:	bl	14118 <ftello64@plt+0x3c4>
   131a8:	pop	{r3, pc}

Disassembly of section .plt:

000131ac <gcry_mpi_get_nbits@plt-0x14>:
   131ac:	push	{lr}		; (str lr, [sp, #-4]!)
   131b0:	ldr	lr, [pc, #4]	; 131bc <gcry_mpi_get_nbits@plt-0x4>
   131b4:	add	lr, pc, lr
   131b8:	ldr	pc, [lr, #8]!
   131bc:	andeq	r3, r6, r4, asr sl

000131c0 <gcry_mpi_get_nbits@plt>:
   131c0:	add	ip, pc, #0, 12
   131c4:	add	ip, ip, #405504	; 0x63000
   131c8:	ldr	pc, [ip, #2644]!	; 0xa54

000131cc <gcry_xmalloc@plt>:
   131cc:	add	ip, pc, #0, 12
   131d0:	add	ip, ip, #405504	; 0x63000
   131d4:	ldr	pc, [ip, #2636]!	; 0xa4c

000131d8 <gcry_xmalloc_secure@plt>:
   131d8:	add	ip, pc, #0, 12
   131dc:	add	ip, ip, #405504	; 0x63000
   131e0:	ldr	pc, [ip, #2628]!	; 0xa44

000131e4 <strstr@plt>:
   131e4:	add	ip, pc, #0, 12
   131e8:	add	ip, ip, #405504	; 0x63000
   131ec:	ldr	pc, [ip, #2620]!	; 0xa3c

000131f0 <gcry_mpi_copy@plt>:
   131f0:	add	ip, pc, #0, 12
   131f4:	add	ip, ip, #405504	; 0x63000
   131f8:	ldr	pc, [ip, #2612]!	; 0xa34

000131fc <raise@plt>:
   131fc:	add	ip, pc, #0, 12
   13200:	add	ip, ip, #405504	; 0x63000
   13204:	ldr	pc, [ip, #2604]!	; 0xa2c

00013208 <gpgrt_funlockfile@plt>:
   13208:	add	ip, pc, #0, 12
   1320c:	add	ip, ip, #405504	; 0x63000
   13210:	ldr	pc, [ip, #2596]!	; 0xa24

00013214 <gcry_malloc@plt>:
   13214:	add	ip, pc, #0, 12
   13218:	add	ip, ip, #405504	; 0x63000
   1321c:	ldr	pc, [ip, #2588]!	; 0xa1c

00013220 <gmtime_r@plt>:
   13220:	add	ip, pc, #0, 12
   13224:	add	ip, ip, #405504	; 0x63000
   13228:	ldr	pc, [ip, #2580]!	; 0xa14

0001322c <gpgrt_write@plt>:
   1322c:	add	ip, pc, #0, 12
   13230:	add	ip, ip, #405504	; 0x63000
   13234:	ldr	pc, [ip, #2572]!	; 0xa0c

00013238 <gcry_pk_algo_info@plt>:
   13238:	add	ip, pc, #0, 12
   1323c:	add	ip, ip, #405504	; 0x63000
   13240:	ldr	pc, [ip, #2564]!	; 0xa04

00013244 <gcry_mpi_cmp@plt>:
   13244:	add	ip, pc, #0, 12
   13248:	add	ip, ip, #405504	; 0x63000
   1324c:	ldr	pc, [ip, #2556]!	; 0x9fc

00013250 <getpwnam@plt>:
   13250:	add	ip, pc, #0, 12
   13254:	add	ip, ip, #405504	; 0x63000
   13258:	ldr	pc, [ip, #2548]!	; 0x9f4

0001325c <fsync@plt>:
   1325c:	add	ip, pc, #0, 12
   13260:	add	ip, ip, #405504	; 0x63000
   13264:	ldr	pc, [ip, #2540]!	; 0x9ec

00013268 <iconv_close@plt>:
   13268:	add	ip, pc, #0, 12
   1326c:	add	ip, ip, #405504	; 0x63000
   13270:	ldr	pc, [ip, #2532]!	; 0x9e4

00013274 <iconv@plt>:
   13274:	add	ip, pc, #0, 12
   13278:	add	ip, ip, #405504	; 0x63000
   1327c:	ldr	pc, [ip, #2524]!	; 0x9dc

00013280 <gcry_md_get_algo_dlen@plt>:
   13280:	add	ip, pc, #0, 12
   13284:	add	ip, ip, #405504	; 0x63000
   13288:	ldr	pc, [ip, #2516]!	; 0x9d4

0001328c <strcmp@plt>:
   1328c:	add	ip, pc, #0, 12
   13290:	add	ip, ip, #405504	; 0x63000
   13294:	ldr	pc, [ip, #2508]!	; 0x9cc

00013298 <gpgrt_vfprintf_unlocked@plt>:
   13298:	add	ip, pc, #0, 12
   1329c:	add	ip, ip, #405504	; 0x63000
   132a0:	ldr	pc, [ip, #2500]!	; 0x9c4

000132a4 <strtol@plt>:
   132a4:	add	ip, pc, #0, 12
   132a8:	add	ip, ip, #405504	; 0x63000
   132ac:	ldr	pc, [ip, #2492]!	; 0x9bc

000132b0 <gpgrt_set_binary@plt>:
   132b0:	add	ip, pc, #0, 12
   132b4:	add	ip, ip, #405504	; 0x63000
   132b8:	ldr	pc, [ip, #2484]!	; 0x9b4

000132bc <getpwuid@plt>:
   132bc:	add	ip, pc, #0, 12
   132c0:	add	ip, ip, #405504	; 0x63000
   132c4:	ldr	pc, [ip, #2476]!	; 0x9ac

000132c8 <strcspn@plt>:
   132c8:	add	ip, pc, #0, 12
   132cc:	add	ip, ip, #405504	; 0x63000
   132d0:	ldr	pc, [ip, #2468]!	; 0x9a4

000132d4 <gcry_md_close@plt>:
   132d4:	add	ip, pc, #0, 12
   132d8:	add	ip, ip, #405504	; 0x63000
   132dc:	ldr	pc, [ip, #2460]!	; 0x99c

000132e0 <gpgrt_vfprintf@plt>:
   132e0:	add	ip, pc, #0, 12
   132e4:	add	ip, ip, #405504	; 0x63000
   132e8:	ldr	pc, [ip, #2452]!	; 0x994

000132ec <setrlimit64@plt>:
   132ec:	add	ip, pc, #0, 12
   132f0:	add	ip, ip, #405504	; 0x63000
   132f4:	ldr	pc, [ip, #2444]!	; 0x98c

000132f8 <inflate@plt>:
   132f8:	add	ip, pc, #0, 12
   132fc:	add	ip, ip, #405504	; 0x63000
   13300:	ldr	pc, [ip, #2436]!	; 0x984

00013304 <read@plt>:
   13304:	add	ip, pc, #0, 12
   13308:	add	ip, ip, #405504	; 0x63000
   1330c:	ldr	pc, [ip, #2428]!	; 0x97c

00013310 <mktime@plt>:
   13310:	add	ip, pc, #0, 12
   13314:	add	ip, ip, #405504	; 0x63000
   13318:	ldr	pc, [ip, #2420]!	; 0x974

0001331c <fflush@plt>:
   1331c:	add	ip, pc, #0, 12
   13320:	add	ip, ip, #405504	; 0x63000
   13324:	ldr	pc, [ip, #2412]!	; 0x96c

00013328 <getuid@plt>:
   13328:	add	ip, pc, #0, 12
   1332c:	add	ip, ip, #405504	; 0x63000
   13330:	ldr	pc, [ip, #2404]!	; 0x964

00013334 <sigprocmask@plt>:
   13334:	add	ip, pc, #0, 12
   13338:	add	ip, ip, #405504	; 0x63000
   1333c:	ldr	pc, [ip, #2396]!	; 0x95c

00013340 <memmove@plt>:
   13340:	add	ip, pc, #0, 12
   13344:	add	ip, ip, #405504	; 0x63000
   13348:	ldr	pc, [ip, #2388]!	; 0x954

0001334c <gcry_md_read@plt>:
   1334c:	add	ip, pc, #0, 12
   13350:	add	ip, ip, #405504	; 0x63000
   13354:	ldr	pc, [ip, #2380]!	; 0x94c

00013358 <free@plt>:
   13358:	add	ip, pc, #0, 12
   1335c:	add	ip, ip, #405504	; 0x63000
   13360:	ldr	pc, [ip, #2372]!	; 0x944

00013364 <gcry_random_bytes_secure@plt>:
   13364:	add	ip, pc, #0, 12
   13368:	add	ip, ip, #405504	; 0x63000
   1336c:	ldr	pc, [ip, #2364]!	; 0x93c

00013370 <fgets@plt>:
   13370:	add	ip, pc, #0, 12
   13374:	add	ip, ip, #405504	; 0x63000
   13378:	ldr	pc, [ip, #2356]!	; 0x934

0001337c <gcry_mpi_randomize@plt>:
   1337c:	add	ip, pc, #0, 12
   13380:	add	ip, ip, #405504	; 0x63000
   13384:	ldr	pc, [ip, #2348]!	; 0x92c

00013388 <_gpgrt_putc_overflow@plt>:
   13388:	add	ip, pc, #0, 12
   1338c:	add	ip, ip, #405504	; 0x63000
   13390:	ldr	pc, [ip, #2340]!	; 0x924

00013394 <gcry_cipher_setkey@plt>:
   13394:	add	ip, pc, #0, 12
   13398:	add	ip, ip, #405504	; 0x63000
   1339c:	ldr	pc, [ip, #2332]!	; 0x91c

000133a0 <nanosleep@plt>:
   133a0:	add	ip, pc, #0, 12
   133a4:	add	ip, ip, #405504	; 0x63000
   133a8:	ldr	pc, [ip, #2324]!	; 0x914

000133ac <ferror@plt>:
   133ac:	add	ip, pc, #0, 12
   133b0:	add	ip, ip, #405504	; 0x63000
   133b4:	ldr	pc, [ip, #2316]!	; 0x90c

000133b8 <gcry_mpi_print@plt>:
   133b8:	add	ip, pc, #0, 12
   133bc:	add	ip, ip, #405504	; 0x63000
   133c0:	ldr	pc, [ip, #2308]!	; 0x904

000133c4 <gcry_sexp_release@plt>:
   133c4:	add	ip, pc, #0, 12
   133c8:	add	ip, ip, #405504	; 0x63000
   133cc:	ldr	pc, [ip, #2300]!	; 0x8fc

000133d0 <gcry_mpi_get_flag@plt>:
   133d0:	add	ip, pc, #0, 12
   133d4:	add	ip, ip, #405504	; 0x63000
   133d8:	ldr	pc, [ip, #2292]!	; 0x8f4

000133dc <inet_pton@plt>:
   133dc:	add	ip, pc, #0, 12
   133e0:	add	ip, ip, #405504	; 0x63000
   133e4:	ldr	pc, [ip, #2284]!	; 0x8ec

000133e8 <memcpy@plt>:
   133e8:	add	ip, pc, #0, 12
   133ec:	add	ip, ip, #405504	; 0x63000
   133f0:	ldr	pc, [ip, #2276]!	; 0x8e4

000133f4 <__memset_chk@plt>:
   133f4:	add	ip, pc, #0, 12
   133f8:	add	ip, ip, #405504	; 0x63000
   133fc:	ldr	pc, [ip, #2268]!	; 0x8dc

00013400 <gcry_set_progress_handler@plt>:
   13400:	add	ip, pc, #0, 12
   13404:	add	ip, ip, #405504	; 0x63000
   13408:	ldr	pc, [ip, #2260]!	; 0x8d4

0001340c <gcry_md_open@plt>:
   1340c:	add	ip, pc, #0, 12
   13410:	add	ip, ip, #405504	; 0x63000
   13414:	ldr	pc, [ip, #2252]!	; 0x8cc

00013418 <gpgrt_read@plt>:
   13418:	add	ip, pc, #0, 12
   1341c:	add	ip, ip, #405504	; 0x63000
   13420:	ldr	pc, [ip, #2244]!	; 0x8c4

00013424 <time@plt>:
   13424:	add	ip, pc, #0, 12
   13428:	add	ip, ip, #405504	; 0x63000
   1342c:	ldr	pc, [ip, #2236]!	; 0x8bc

00013430 <gcry_md_write@plt>:
   13430:	add	ip, pc, #0, 12
   13434:	add	ip, ip, #405504	; 0x63000
   13438:	ldr	pc, [ip, #2228]!	; 0x8b4

0001343c <gcry_cipher_encrypt@plt>:
   1343c:	add	ip, pc, #0, 12
   13440:	add	ip, ip, #405504	; 0x63000
   13444:	ldr	pc, [ip, #2220]!	; 0x8ac

00013448 <gcry_free@plt>:
   13448:	add	ip, pc, #0, 12
   1344c:	add	ip, ip, #405504	; 0x63000
   13450:	ldr	pc, [ip, #2212]!	; 0x8a4

00013454 <memcmp@plt>:
   13454:	add	ip, pc, #0, 12
   13458:	add	ip, ip, #405504	; 0x63000
   1345c:	ldr	pc, [ip, #2204]!	; 0x89c

00013460 <sleep@plt>:
   13460:	add	ip, pc, #0, 12
   13464:	add	ip, ip, #405504	; 0x63000
   13468:	ldr	pc, [ip, #2196]!	; 0x894

0001346c <stpcpy@plt>:
   1346c:	add	ip, pc, #0, 12
   13470:	add	ip, ip, #405504	; 0x63000
   13474:	ldr	pc, [ip, #2188]!	; 0x88c

00013478 <gpgrt_fwrite@plt>:
   13478:	add	ip, pc, #0, 12
   1347c:	add	ip, ip, #405504	; 0x63000
   13480:	ldr	pc, [ip, #2180]!	; 0x884

00013484 <dcgettext@plt>:
   13484:	add	ip, pc, #0, 12
   13488:	add	ip, ip, #405504	; 0x63000
   1348c:	ldr	pc, [ip, #2172]!	; 0x87c

00013490 <strdup@plt>:
   13490:	add	ip, pc, #0, 12
   13494:	add	ip, ip, #405504	; 0x63000
   13498:	ldr	pc, [ip, #2164]!	; 0x874

0001349c <gpgrt_write_hexstring@plt>:
   1349c:	add	ip, pc, #0, 12
   134a0:	add	ip, ip, #405504	; 0x63000
   134a4:	ldr	pc, [ip, #2156]!	; 0x86c

000134a8 <gcry_mpi_set_flag@plt>:
   134a8:	add	ip, pc, #0, 12
   134ac:	add	ip, ip, #405504	; 0x63000
   134b0:	ldr	pc, [ip, #2148]!	; 0x864

000134b4 <__stack_chk_fail@plt>:
   134b4:	add	ip, pc, #0, 12
   134b8:	add	ip, ip, #405504	; 0x63000
   134bc:	ldr	pc, [ip, #2140]!	; 0x85c

000134c0 <gpgrt_set_alloc_func@plt>:
   134c0:	add	ip, pc, #0, 12
   134c4:	add	ip, ip, #405504	; 0x63000
   134c8:	ldr	pc, [ip, #2132]!	; 0x854

000134cc <gpgrt_ferror@plt>:
   134cc:	add	ip, pc, #0, 12
   134d0:	add	ip, ip, #405504	; 0x63000
   134d4:	ldr	pc, [ip, #2124]!	; 0x84c

000134d8 <getrlimit64@plt>:
   134d8:	add	ip, pc, #0, 12
   134dc:	add	ip, ip, #405504	; 0x63000
   134e0:	ldr	pc, [ip, #2116]!	; 0x844

000134e4 <gcry_pk_get_curve@plt>:
   134e4:	add	ip, pc, #0, 12
   134e8:	add	ip, ip, #405504	; 0x63000
   134ec:	ldr	pc, [ip, #2108]!	; 0x83c

000134f0 <gpgrt_fflush@plt>:
   134f0:	add	ip, pc, #0, 12
   134f4:	add	ip, ip, #405504	; 0x63000
   134f8:	ldr	pc, [ip, #2100]!	; 0x834

000134fc <dup@plt>:
   134fc:	add	ip, pc, #0, 12
   13500:	add	ip, ip, #405504	; 0x63000
   13504:	ldr	pc, [ip, #2092]!	; 0x82c

00013508 <BZ2_bzDecompressInit@plt>:
   13508:	add	ip, pc, #0, 12
   1350c:	add	ip, ip, #405504	; 0x63000
   13510:	ldr	pc, [ip, #2084]!	; 0x824

00013514 <textdomain@plt>:
   13514:	add	ip, pc, #0, 12
   13518:	add	ip, ip, #405504	; 0x63000
   1351c:	ldr	pc, [ip, #2076]!	; 0x81c

00013520 <tmpfile64@plt>:
   13520:	add	ip, pc, #0, 12
   13524:	add	ip, ip, #405504	; 0x63000
   13528:	ldr	pc, [ip, #2068]!	; 0x814

0001352c <chdir@plt>:
   1352c:	add	ip, pc, #0, 12
   13530:	add	ip, ip, #405504	; 0x63000
   13534:	ldr	pc, [ip, #2060]!	; 0x80c

00013538 <strcasecmp@plt>:
   13538:	add	ip, pc, #0, 12
   1353c:	add	ip, ip, #405504	; 0x63000
   13540:	ldr	pc, [ip, #2052]!	; 0x804

00013544 <BZ2_bzDecompressEnd@plt>:
   13544:	add	ip, pc, #0, 12
   13548:	add	ip, ip, #405504	; 0x63000
   1354c:	ldr	pc, [ip, #2044]!	; 0x7fc

00013550 <deflate@plt>:
   13550:	add	ip, pc, #0, 12
   13554:	add	ip, ip, #405504	; 0x63000
   13558:	ldr	pc, [ip, #2036]!	; 0x7f4

0001355c <gpgrt_fputs_unlocked@plt>:
   1355c:	add	ip, pc, #0, 12
   13560:	add	ip, ip, #405504	; 0x63000
   13564:	ldr	pc, [ip, #2028]!	; 0x7ec

00013568 <__fxstat64@plt>:
   13568:	add	ip, pc, #0, 12
   1356c:	add	ip, ip, #405504	; 0x63000
   13570:	ldr	pc, [ip, #2020]!	; 0x7e4

00013574 <sigaction@plt>:
   13574:	add	ip, pc, #0, 12
   13578:	add	ip, ip, #405504	; 0x63000
   1357c:	ldr	pc, [ip, #2012]!	; 0x7dc

00013580 <__memcpy_chk@plt>:
   13580:	add	ip, pc, #0, 12
   13584:	add	ip, ip, #405504	; 0x63000
   13588:	ldr	pc, [ip, #2004]!	; 0x7d4

0001358c <gpg_err_code_from_errno@plt>:
   1358c:	add	ip, pc, #0, 12
   13590:	add	ip, ip, #405504	; 0x63000
   13594:	ldr	pc, [ip, #1996]!	; 0x7cc

00013598 <fwrite@plt>:
   13598:	add	ip, pc, #0, 12
   1359c:	add	ip, ip, #405504	; 0x63000
   135a0:	ldr	pc, [ip, #1988]!	; 0x7c4

000135a4 <BZ2_bzCompressInit@plt>:
   135a4:	add	ip, pc, #0, 12
   135a8:	add	ip, ip, #405504	; 0x63000
   135ac:	ldr	pc, [ip, #1980]!	; 0x7bc

000135b0 <lseek64@plt>:
   135b0:	add	ip, pc, #0, 12
   135b4:	add	ip, ip, #405504	; 0x63000
   135b8:	ldr	pc, [ip, #1972]!	; 0x7b4

000135bc <gcry_check_version@plt>:
   135bc:	add	ip, pc, #0, 12
   135c0:	add	ip, ip, #405504	; 0x63000
   135c4:	ldr	pc, [ip, #1964]!	; 0x7ac

000135c8 <tcsetattr@plt>:
   135c8:	add	ip, pc, #0, 12
   135cc:	add	ip, ip, #405504	; 0x63000
   135d0:	ldr	pc, [ip, #1956]!	; 0x7a4

000135d4 <gcry_pk_get_nbits@plt>:
   135d4:	add	ip, pc, #0, 12
   135d8:	add	ip, ip, #405504	; 0x63000
   135dc:	ldr	pc, [ip, #1948]!	; 0x79c

000135e0 <strcpy@plt>:
   135e0:	add	ip, pc, #0, 12
   135e4:	add	ip, ip, #405504	; 0x63000
   135e8:	ldr	pc, [ip, #1940]!	; 0x794

000135ec <fread@plt>:
   135ec:	add	ip, pc, #0, 12
   135f0:	add	ip, ip, #405504	; 0x63000
   135f4:	ldr	pc, [ip, #1932]!	; 0x78c

000135f8 <gcry_pk_encrypt@plt>:
   135f8:	add	ip, pc, #0, 12
   135fc:	add	ip, ip, #405504	; 0x63000
   13600:	ldr	pc, [ip, #1924]!	; 0x784

00013604 <gcry_sexp_find_token@plt>:
   13604:	add	ip, pc, #0, 12
   13608:	add	ip, ip, #405504	; 0x63000
   1360c:	ldr	pc, [ip, #1916]!	; 0x77c

00013610 <bind_textdomain_codeset@plt>:
   13610:	add	ip, pc, #0, 12
   13614:	add	ip, ip, #405504	; 0x63000
   13618:	ldr	pc, [ip, #1908]!	; 0x774

0001361c <gpgrt_fdopen_nc@plt>:
   1361c:	add	ip, pc, #0, 12
   13620:	add	ip, ip, #405504	; 0x63000
   13624:	ldr	pc, [ip, #1900]!	; 0x76c

00013628 <deflateInit2_@plt>:
   13628:	add	ip, pc, #0, 12
   1362c:	add	ip, ip, #405504	; 0x63000
   13630:	ldr	pc, [ip, #1892]!	; 0x764

00013634 <gpgrt_fputc@plt>:
   13634:	add	ip, pc, #0, 12
   13638:	add	ip, ip, #405504	; 0x63000
   1363c:	ldr	pc, [ip, #1884]!	; 0x75c

00013640 <gpgrt_flockfile@plt>:
   13640:	add	ip, pc, #0, 12
   13644:	add	ip, ip, #405504	; 0x63000
   13648:	ldr	pc, [ip, #1876]!	; 0x754

0001364c <gpgrt_fclose@plt>:
   1364c:	add	ip, pc, #0, 12
   13650:	add	ip, ip, #405504	; 0x63000
   13654:	ldr	pc, [ip, #1868]!	; 0x74c

00013658 <gpgrt_setvbuf@plt>:
   13658:	add	ip, pc, #0, 12
   1365c:	add	ip, ip, #405504	; 0x63000
   13660:	ldr	pc, [ip, #1860]!	; 0x744

00013664 <gpgrt_printf@plt>:
   13664:	add	ip, pc, #0, 12
   13668:	add	ip, ip, #405504	; 0x63000
   1366c:	ldr	pc, [ip, #1852]!	; 0x73c

00013670 <open64@plt>:
   13670:	add	ip, pc, #0, 12
   13674:	add	ip, ip, #405504	; 0x63000
   13678:	ldr	pc, [ip, #1844]!	; 0x734

0001367c <getenv@plt>:
   1367c:	add	ip, pc, #0, 12
   13680:	add	ip, ip, #405504	; 0x63000
   13684:	ldr	pc, [ip, #1836]!	; 0x72c

00013688 <gcry_malloc_secure@plt>:
   13688:	add	ip, pc, #0, 12
   1368c:	add	ip, ip, #405504	; 0x63000
   13690:	ldr	pc, [ip, #1828]!	; 0x724

00013694 <gpgrt_fdopen@plt>:
   13694:	add	ip, pc, #0, 12
   13698:	add	ip, ip, #405504	; 0x63000
   1369c:	ldr	pc, [ip, #1820]!	; 0x71c

000136a0 <BZ2_bzCompressEnd@plt>:
   136a0:	add	ip, pc, #0, 12
   136a4:	add	ip, ip, #405504	; 0x63000
   136a8:	ldr	pc, [ip, #1812]!	; 0x714

000136ac <gcry_xrealloc@plt>:
   136ac:	add	ip, pc, #0, 12
   136b0:	add	ip, ip, #405504	; 0x63000
   136b4:	ldr	pc, [ip, #1804]!	; 0x70c

000136b8 <malloc@plt>:
   136b8:	add	ip, pc, #0, 12
   136bc:	add	ip, ip, #405504	; 0x63000
   136c0:	ldr	pc, [ip, #1796]!	; 0x704

000136c4 <deflateInit_@plt>:
   136c4:	add	ip, pc, #0, 12
   136c8:	add	ip, ip, #405504	; 0x63000
   136cc:	ldr	pc, [ip, #1788]!	; 0x6fc

000136d0 <iconv_open@plt>:
   136d0:	add	ip, pc, #0, 12
   136d4:	add	ip, ip, #405504	; 0x63000
   136d8:	ldr	pc, [ip, #1780]!	; 0x6f4

000136dc <__libc_start_main@plt>:
   136dc:	add	ip, pc, #0, 12
   136e0:	add	ip, ip, #405504	; 0x63000
   136e4:	ldr	pc, [ip, #1772]!	; 0x6ec

000136e8 <strerror@plt>:
   136e8:	add	ip, pc, #0, 12
   136ec:	add	ip, ip, #405504	; 0x63000
   136f0:	ldr	pc, [ip, #1764]!	; 0x6e4

000136f4 <strftime@plt>:
   136f4:	add	ip, pc, #0, 12
   136f8:	add	ip, ip, #405504	; 0x63000
   136fc:	ldr	pc, [ip, #1756]!	; 0x6dc

00013700 <gcry_md_get_algo@plt>:
   13700:	add	ip, pc, #0, 12
   13704:	add	ip, ip, #405504	; 0x63000
   13708:	ldr	pc, [ip, #1748]!	; 0x6d4

0001370c <gcry_cipher_open@plt>:
   1370c:	add	ip, pc, #0, 12
   13710:	add	ip, ip, #405504	; 0x63000
   13714:	ldr	pc, [ip, #1740]!	; 0x6cc

00013718 <gcry_sexp_nth_mpi@plt>:
   13718:	add	ip, pc, #0, 12
   1371c:	add	ip, ip, #405504	; 0x63000
   13720:	ldr	pc, [ip, #1732]!	; 0x6c4

00013724 <__vfprintf_chk@plt>:
   13724:	add	ip, pc, #0, 12
   13728:	add	ip, ip, #405504	; 0x63000
   1372c:	ldr	pc, [ip, #1724]!	; 0x6bc

00013730 <localtime@plt>:
   13730:	add	ip, pc, #0, 12
   13734:	add	ip, ip, #405504	; 0x63000
   13738:	ldr	pc, [ip, #1716]!	; 0x6b4

0001373c <strsep@plt>:
   1373c:	add	ip, pc, #0, 12
   13740:	add	ip, ip, #405504	; 0x63000
   13744:	ldr	pc, [ip, #1708]!	; 0x6ac

00013748 <__ctype_tolower_loc@plt>:
   13748:	add	ip, pc, #0, 12
   1374c:	add	ip, ip, #405504	; 0x63000
   13750:	ldr	pc, [ip, #1700]!	; 0x6a4

00013754 <__ctype_toupper_loc@plt>:
   13754:	add	ip, pc, #0, 12
   13758:	add	ip, ip, #405504	; 0x63000
   1375c:	ldr	pc, [ip, #1692]!	; 0x69c

00013760 <gcry_pk_verify@plt>:
   13760:	add	ip, pc, #0, 12
   13764:	add	ip, ip, #405504	; 0x63000
   13768:	ldr	pc, [ip, #1684]!	; 0x694

0001376c <__gmon_start__@plt>:
   1376c:	add	ip, pc, #0, 12
   13770:	add	ip, ip, #405504	; 0x63000
   13774:	ldr	pc, [ip, #1676]!	; 0x68c

00013778 <rename@plt>:
   13778:	add	ip, pc, #0, 12
   1377c:	add	ip, ip, #405504	; 0x63000
   13780:	ldr	pc, [ip, #1668]!	; 0x684

00013784 <__ctype_b_loc@plt>:
   13784:	add	ip, pc, #0, 12
   13788:	add	ip, ip, #405504	; 0x63000
   1378c:	ldr	pc, [ip, #1660]!	; 0x67c

00013790 <_gpgrt_get_std_stream@plt>:
   13790:	add	ip, pc, #0, 12
   13794:	add	ip, ip, #405504	; 0x63000
   13798:	ldr	pc, [ip, #1652]!	; 0x674

0001379c <getcwd@plt>:
   1379c:	add	ip, pc, #0, 12
   137a0:	add	ip, ip, #405504	; 0x63000
   137a4:	ldr	pc, [ip, #1644]!	; 0x66c

000137a8 <getpid@plt>:
   137a8:	add	ip, pc, #0, 12
   137ac:	add	ip, ip, #405504	; 0x63000
   137b0:	ldr	pc, [ip, #1636]!	; 0x664

000137b4 <exit@plt>:
   137b4:	add	ip, pc, #0, 12
   137b8:	add	ip, ip, #405504	; 0x63000
   137bc:	ldr	pc, [ip, #1628]!	; 0x65c

000137c0 <gcry_md_debug@plt>:
   137c0:	add	ip, pc, #0, 12
   137c4:	add	ip, ip, #405504	; 0x63000
   137c8:	ldr	pc, [ip, #1620]!	; 0x654

000137cc <gcry_md_is_enabled@plt>:
   137cc:	add	ip, pc, #0, 12
   137d0:	add	ip, ip, #405504	; 0x63000
   137d4:	ldr	pc, [ip, #1612]!	; 0x64c

000137d8 <gpg_strsource@plt>:
   137d8:	add	ip, pc, #0, 12
   137dc:	add	ip, ip, #405504	; 0x63000
   137e0:	ldr	pc, [ip, #1604]!	; 0x644

000137e4 <gcry_md_map_name@plt>:
   137e4:	add	ip, pc, #0, 12
   137e8:	add	ip, ip, #405504	; 0x63000
   137ec:	ldr	pc, [ip, #1596]!	; 0x63c

000137f0 <gpgrt_fprintf_unlocked@plt>:
   137f0:	add	ip, pc, #0, 12
   137f4:	add	ip, ip, #405504	; 0x63000
   137f8:	ldr	pc, [ip, #1588]!	; 0x634

000137fc <inflateEnd@plt>:
   137fc:	add	ip, pc, #0, 12
   13800:	add	ip, ip, #405504	; 0x63000
   13804:	ldr	pc, [ip, #1580]!	; 0x62c

00013808 <strtoul@plt>:
   13808:	add	ip, pc, #0, 12
   1380c:	add	ip, ip, #405504	; 0x63000
   13810:	ldr	pc, [ip, #1572]!	; 0x624

00013814 <strlen@plt>:
   13814:	add	ip, pc, #0, 12
   13818:	add	ip, ip, #405504	; 0x63000
   1381c:	ldr	pc, [ip, #1564]!	; 0x61c

00013820 <inotify_init@plt>:
   13820:	add	ip, pc, #0, 12
   13824:	add	ip, ip, #405504	; 0x63000
   13828:	ldr	pc, [ip, #1556]!	; 0x614

0001382c <gcry_cipher_get_algo_blklen@plt>:
   1382c:	add	ip, pc, #0, 12
   13830:	add	ip, ip, #405504	; 0x63000
   13834:	ldr	pc, [ip, #1548]!	; 0x60c

00013838 <strchr@plt>:
   13838:	add	ip, pc, #0, 12
   1383c:	add	ip, ip, #405504	; 0x63000
   13840:	ldr	pc, [ip, #1540]!	; 0x604

00013844 <gcry_xcalloc_secure@plt>:
   13844:	add	ip, pc, #0, 12
   13848:	add	ip, ip, #405504	; 0x63000
   1384c:	ldr	pc, [ip, #1532]!	; 0x5fc

00013850 <setenv@plt>:
   13850:	add	ip, pc, #0, 12
   13854:	add	ip, ip, #405504	; 0x63000
   13858:	ldr	pc, [ip, #1524]!	; 0x5f4

0001385c <gpg_err_code_from_syserror@plt>:
   1385c:	add	ip, pc, #0, 12
   13860:	add	ip, ip, #405504	; 0x63000
   13864:	ldr	pc, [ip, #1516]!	; 0x5ec

00013868 <BZ2_bzCompress@plt>:
   13868:	add	ip, pc, #0, 12
   1386c:	add	ip, ip, #405504	; 0x63000
   13870:	ldr	pc, [ip, #1508]!	; 0x5e4

00013874 <gcry_md_algo_info@plt>:
   13874:	add	ip, pc, #0, 12
   13878:	add	ip, ip, #405504	; 0x63000
   1387c:	ldr	pc, [ip, #1500]!	; 0x5dc

00013880 <gcry_md_algo_name@plt>:
   13880:	add	ip, pc, #0, 12
   13884:	add	ip, ip, #405504	; 0x63000
   13888:	ldr	pc, [ip, #1492]!	; 0x5d4

0001388c <sigfillset@plt>:
   1388c:	add	ip, pc, #0, 12
   13890:	add	ip, ip, #405504	; 0x63000
   13894:	ldr	pc, [ip, #1484]!	; 0x5cc

00013898 <inotify_add_watch@plt>:
   13898:	add	ip, pc, #0, 12
   1389c:	add	ip, ip, #405504	; 0x63000
   138a0:	ldr	pc, [ip, #1476]!	; 0x5c4

000138a4 <gcry_cipher_map_name@plt>:
   138a4:	add	ip, pc, #0, 12
   138a8:	add	ip, ip, #405504	; 0x63000
   138ac:	ldr	pc, [ip, #1468]!	; 0x5bc

000138b0 <__errno_location@plt>:
   138b0:	add	ip, pc, #0, 12
   138b4:	add	ip, ip, #405504	; 0x63000
   138b8:	ldr	pc, [ip, #1460]!	; 0x5b4

000138bc <__strcat_chk@plt>:
   138bc:	add	ip, pc, #0, 12
   138c0:	add	ip, ip, #405504	; 0x63000
   138c4:	ldr	pc, [ip, #1452]!	; 0x5ac

000138c8 <strncasecmp@plt>:
   138c8:	add	ip, pc, #0, 12
   138cc:	add	ip, ip, #405504	; 0x63000
   138d0:	ldr	pc, [ip, #1444]!	; 0x5a4

000138d4 <__sprintf_chk@plt>:
   138d4:	add	ip, pc, #0, 12
   138d8:	add	ip, ip, #405504	; 0x63000
   138dc:	ldr	pc, [ip, #1436]!	; 0x59c

000138e0 <__cxa_atexit@plt>:
   138e0:	add	ip, pc, #0, 12
   138e4:	add	ip, ip, #405504	; 0x63000
   138e8:	ldr	pc, [ip, #1428]!	; 0x594

000138ec <mkdir@plt>:
   138ec:	add	ip, pc, #0, 12
   138f0:	add	ip, ip, #405504	; 0x63000
   138f4:	ldr	pc, [ip, #1420]!	; 0x58c

000138f8 <gcry_cipher_setiv@plt>:
   138f8:	add	ip, pc, #0, 12
   138fc:	add	ip, ip, #405504	; 0x63000
   13900:	ldr	pc, [ip, #1412]!	; 0x584

00013904 <memset@plt>:
   13904:	add	ip, pc, #0, 12
   13908:	add	ip, ip, #405504	; 0x63000
   1390c:	ldr	pc, [ip, #1404]!	; 0x57c

00013910 <gcry_calloc@plt>:
   13910:	add	ip, pc, #0, 12
   13914:	add	ip, ip, #405504	; 0x63000
   13918:	ldr	pc, [ip, #1396]!	; 0x574

0001391c <strncpy@plt>:
   1391c:	add	ip, pc, #0, 12
   13920:	add	ip, ip, #405504	; 0x63000
   13924:	ldr	pc, [ip, #1388]!	; 0x56c

00013928 <gpgrt_vasprintf@plt>:
   13928:	add	ip, pc, #0, 12
   1392c:	add	ip, ip, #405504	; 0x63000
   13930:	ldr	pc, [ip, #1380]!	; 0x564

00013934 <gcry_pk_testkey@plt>:
   13934:	add	ip, pc, #0, 12
   13938:	add	ip, ip, #405504	; 0x63000
   1393c:	ldr	pc, [ip, #1372]!	; 0x55c

00013940 <gcry_cipher_algo_name@plt>:
   13940:	add	ip, pc, #0, 12
   13944:	add	ip, ip, #405504	; 0x63000
   13948:	ldr	pc, [ip, #1364]!	; 0x554

0001394c <gmtime@plt>:
   1394c:	add	ip, pc, #0, 12
   13950:	add	ip, ip, #405504	; 0x63000
   13954:	ldr	pc, [ip, #1356]!	; 0x54c

00013958 <gpgrt_write_sanitized@plt>:
   13958:	add	ip, pc, #0, 12
   1395c:	add	ip, ip, #405504	; 0x63000
   13960:	ldr	pc, [ip, #1348]!	; 0x544

00013964 <gcry_mpi_release@plt>:
   13964:	add	ip, pc, #0, 12
   13968:	add	ip, ip, #405504	; 0x63000
   1396c:	ldr	pc, [ip, #1340]!	; 0x53c

00013970 <gpgrt_fopen@plt>:
   13970:	add	ip, pc, #0, 12
   13974:	add	ip, ip, #405504	; 0x63000
   13978:	ldr	pc, [ip, #1332]!	; 0x534

0001397c <write@plt>:
   1397c:	add	ip, pc, #0, 12
   13980:	add	ip, ip, #405504	; 0x63000
   13984:	ldr	pc, [ip, #1324]!	; 0x52c

00013988 <fileno@plt>:
   13988:	add	ip, pc, #0, 12
   1398c:	add	ip, ip, #405504	; 0x63000
   13990:	ldr	pc, [ip, #1316]!	; 0x524

00013994 <deflateEnd@plt>:
   13994:	add	ip, pc, #0, 12
   13998:	add	ip, ip, #405504	; 0x63000
   1399c:	ldr	pc, [ip, #1308]!	; 0x51c

000139a0 <gcry_mpi_dump@plt>:
   139a0:	add	ip, pc, #0, 12
   139a4:	add	ip, ip, #405504	; 0x63000
   139a8:	ldr	pc, [ip, #1300]!	; 0x514

000139ac <difftime@plt>:
   139ac:	add	ip, pc, #0, 12
   139b0:	add	ip, ip, #405504	; 0x63000
   139b4:	ldr	pc, [ip, #1292]!	; 0x50c

000139b8 <BZ2_bzDecompress@plt>:
   139b8:	add	ip, pc, #0, 12
   139bc:	add	ip, ip, #405504	; 0x63000
   139c0:	ldr	pc, [ip, #1284]!	; 0x504

000139c4 <__fprintf_chk@plt>:
   139c4:	add	ip, pc, #0, 12
   139c8:	add	ip, ip, #405504	; 0x63000
   139cc:	ldr	pc, [ip, #1276]!	; 0x4fc

000139d0 <gcry_xstrdup@plt>:
   139d0:	add	ip, pc, #0, 12
   139d4:	add	ip, ip, #405504	; 0x63000
   139d8:	ldr	pc, [ip, #1268]!	; 0x4f4

000139dc <memchr@plt>:
   139dc:	add	ip, pc, #0, 12
   139e0:	add	ip, ip, #405504	; 0x63000
   139e4:	ldr	pc, [ip, #1260]!	; 0x4ec

000139e8 <access@plt>:
   139e8:	add	ip, pc, #0, 12
   139ec:	add	ip, ip, #405504	; 0x63000
   139f0:	ldr	pc, [ip, #1252]!	; 0x4e4

000139f4 <gcry_realloc@plt>:
   139f4:	add	ip, pc, #0, 12
   139f8:	add	ip, ip, #405504	; 0x63000
   139fc:	ldr	pc, [ip, #1244]!	; 0x4dc

00013a00 <fclose@plt>:
   13a00:	add	ip, pc, #0, 12
   13a04:	add	ip, ip, #405504	; 0x63000
   13a08:	ldr	pc, [ip, #1236]!	; 0x4d4

00013a0c <gpgrt_fputs@plt>:
   13a0c:	add	ip, pc, #0, 12
   13a10:	add	ip, ip, #405504	; 0x63000
   13a14:	ldr	pc, [ip, #1228]!	; 0x4cc

00013a18 <gcry_sexp_build@plt>:
   13a18:	add	ip, pc, #0, 12
   13a1c:	add	ip, ip, #405504	; 0x63000
   13a20:	ldr	pc, [ip, #1220]!	; 0x4c4

00013a24 <fseeko64@plt>:
   13a24:	add	ip, pc, #0, 12
   13a28:	add	ip, ip, #405504	; 0x63000
   13a2c:	ldr	pc, [ip, #1212]!	; 0x4bc

00013a30 <gpgrt_snprintf@plt>:
   13a30:	add	ip, pc, #0, 12
   13a34:	add	ip, ip, #405504	; 0x63000
   13a38:	ldr	pc, [ip, #1204]!	; 0x4b4

00013a3c <inflateInit_@plt>:
   13a3c:	add	ip, pc, #0, 12
   13a40:	add	ip, ip, #405504	; 0x63000
   13a44:	ldr	pc, [ip, #1196]!	; 0x4ac

00013a48 <gcry_mpi_scan@plt>:
   13a48:	add	ip, pc, #0, 12
   13a4c:	add	ip, ip, #405504	; 0x63000
   13a50:	ldr	pc, [ip, #1188]!	; 0x4a4

00013a54 <gcry_cipher_get_algo_keylen@plt>:
   13a54:	add	ip, pc, #0, 12
   13a58:	add	ip, ip, #405504	; 0x63000
   13a5c:	ldr	pc, [ip, #1180]!	; 0x49c

00013a60 <__fread_chk@plt>:
   13a60:	add	ip, pc, #0, 12
   13a64:	add	ip, ip, #405504	; 0x63000
   13a68:	ldr	pc, [ip, #1172]!	; 0x494

00013a6c <gcry_is_secure@plt>:
   13a6c:	add	ip, pc, #0, 12
   13a70:	add	ip, ip, #405504	; 0x63000
   13a74:	ldr	pc, [ip, #1164]!	; 0x48c

00013a78 <fcntl64@plt>:
   13a78:	add	ip, pc, #0, 12
   13a7c:	add	ip, ip, #405504	; 0x63000
   13a80:	ldr	pc, [ip, #1156]!	; 0x484

00013a84 <gcry_md_hash_buffer@plt>:
   13a84:	add	ip, pc, #0, 12
   13a88:	add	ip, ip, #405504	; 0x63000
   13a8c:	ldr	pc, [ip, #1148]!	; 0x47c

00013a90 <gcry_md_is_secure@plt>:
   13a90:	add	ip, pc, #0, 12
   13a94:	add	ip, ip, #405504	; 0x63000
   13a98:	ldr	pc, [ip, #1140]!	; 0x474

00013a9c <gcry_mpi_aprint@plt>:
   13a9c:	add	ip, pc, #0, 12
   13aa0:	add	ip, ip, #405504	; 0x63000
   13aa4:	ldr	pc, [ip, #1132]!	; 0x46c

00013aa8 <setlocale@plt>:
   13aa8:	add	ip, pc, #0, 12
   13aac:	add	ip, ip, #405504	; 0x63000
   13ab0:	ldr	pc, [ip, #1124]!	; 0x464

00013ab4 <gcry_cipher_decrypt@plt>:
   13ab4:	add	ip, pc, #0, 12
   13ab8:	add	ip, ip, #405504	; 0x63000
   13abc:	ldr	pc, [ip, #1116]!	; 0x45c

00013ac0 <sigemptyset@plt>:
   13ac0:	add	ip, pc, #0, 12
   13ac4:	add	ip, ip, #405504	; 0x63000
   13ac8:	ldr	pc, [ip, #1108]!	; 0x454

00013acc <gcry_md_ctl@plt>:
   13acc:	add	ip, pc, #0, 12
   13ad0:	add	ip, ip, #405504	; 0x63000
   13ad4:	ldr	pc, [ip, #1100]!	; 0x44c

00013ad8 <__explicit_bzero_chk@plt>:
   13ad8:	add	ip, pc, #0, 12
   13adc:	add	ip, ip, #405504	; 0x63000
   13ae0:	ldr	pc, [ip, #1092]!	; 0x444

00013ae4 <strrchr@plt>:
   13ae4:	add	ip, pc, #0, 12
   13ae8:	add	ip, ip, #405504	; 0x63000
   13aec:	ldr	pc, [ip, #1084]!	; 0x43c

00013af0 <gcry_set_outofcore_handler@plt>:
   13af0:	add	ip, pc, #0, 12
   13af4:	add	ip, ip, #405504	; 0x63000
   13af8:	ldr	pc, [ip, #1076]!	; 0x434

00013afc <nl_langinfo@plt>:
   13afc:	add	ip, pc, #0, 12
   13b00:	add	ip, ip, #405504	; 0x63000
   13b04:	ldr	pc, [ip, #1068]!	; 0x42c

00013b08 <inflateInit2_@plt>:
   13b08:	add	ip, pc, #0, 12
   13b0c:	add	ip, ip, #405504	; 0x63000
   13b10:	ldr	pc, [ip, #1060]!	; 0x424

00013b14 <gcry_md_copy@plt>:
   13b14:	add	ip, pc, #0, 12
   13b18:	add	ip, ip, #405504	; 0x63000
   13b1c:	ldr	pc, [ip, #1052]!	; 0x41c

00013b20 <clearerr@plt>:
   13b20:	add	ip, pc, #0, 12
   13b24:	add	ip, ip, #405504	; 0x63000
   13b28:	ldr	pc, [ip, #1044]!	; 0x414

00013b2c <gpg_err_set_errno@plt>:
   13b2c:	add	ip, pc, #0, 12
   13b30:	add	ip, ip, #405504	; 0x63000
   13b34:	ldr	pc, [ip, #1036]!	; 0x40c

00013b38 <gcry_pk_get_keygrip@plt>:
   13b38:	add	ip, pc, #0, 12
   13b3c:	add	ip, ip, #405504	; 0x63000
   13b40:	ldr	pc, [ip, #1028]!	; 0x404

00013b44 <timegm@plt>:
   13b44:	add	ip, pc, #0, 12
   13b48:	add	ip, ip, #405504	; 0x63000
   13b4c:	ldr	pc, [ip, #1020]!	; 0x3fc

00013b50 <gpg_strerror@plt>:
   13b50:	add	ip, pc, #0, 12
   13b54:	add	ip, ip, #405504	; 0x63000
   13b58:	ldr	pc, [ip, #1012]!	; 0x3f4

00013b5c <gpgrt_fopencookie@plt>:
   13b5c:	add	ip, pc, #0, 12
   13b60:	add	ip, ip, #405504	; 0x63000
   13b64:	ldr	pc, [ip, #1004]!	; 0x3ec

00013b68 <putc@plt>:
   13b68:	add	ip, pc, #0, 12
   13b6c:	add	ip, ip, #405504	; 0x63000
   13b70:	ldr	pc, [ip, #996]!	; 0x3e4

00013b74 <gcry_mpi_snew@plt>:
   13b74:	add	ip, pc, #0, 12
   13b78:	add	ip, ip, #405504	; 0x63000
   13b7c:	ldr	pc, [ip, #988]!	; 0x3dc

00013b80 <getsockname@plt>:
   13b80:	add	ip, pc, #0, 12
   13b84:	add	ip, ip, #405504	; 0x63000
   13b88:	ldr	pc, [ip, #980]!	; 0x3d4

00013b8c <gpg_err_init@plt>:
   13b8c:	add	ip, pc, #0, 12
   13b90:	add	ip, ip, #405504	; 0x63000
   13b94:	ldr	pc, [ip, #972]!	; 0x3cc

00013b98 <remove@plt>:
   13b98:	add	ip, pc, #0, 12
   13b9c:	add	ip, ip, #405504	; 0x63000
   13ba0:	ldr	pc, [ip, #964]!	; 0x3c4

00013ba4 <fopen64@plt>:
   13ba4:	add	ip, pc, #0, 12
   13ba8:	add	ip, ip, #405504	; 0x63000
   13bac:	ldr	pc, [ip, #956]!	; 0x3bc

00013bb0 <gcry_create_nonce@plt>:
   13bb0:	add	ip, pc, #0, 12
   13bb4:	add	ip, ip, #405504	; 0x63000
   13bb8:	ldr	pc, [ip, #948]!	; 0x3b4

00013bbc <gcry_control@plt>:
   13bbc:	add	ip, pc, #0, 12
   13bc0:	add	ip, ip, #405504	; 0x63000
   13bc4:	ldr	pc, [ip, #940]!	; 0x3ac

00013bc8 <strpbrk@plt>:
   13bc8:	add	ip, pc, #0, 12
   13bcc:	add	ip, ip, #405504	; 0x63000
   13bd0:	ldr	pc, [ip, #932]!	; 0x3a4

00013bd4 <gcry_mpi_get_opaque@plt>:
   13bd4:	add	ip, pc, #0, 12
   13bd8:	add	ip, ip, #405504	; 0x63000
   13bdc:	ldr	pc, [ip, #924]!	; 0x39c

00013be0 <gcry_md_enable@plt>:
   13be0:	add	ip, pc, #0, 12
   13be4:	add	ip, ip, #405504	; 0x63000
   13be8:	ldr	pc, [ip, #916]!	; 0x394

00013bec <socket@plt>:
   13bec:	add	ip, pc, #0, 12
   13bf0:	add	ip, ip, #405504	; 0x63000
   13bf4:	ldr	pc, [ip, #908]!	; 0x38c

00013bf8 <gpgrt_fprintf@plt>:
   13bf8:	add	ip, pc, #0, 12
   13bfc:	add	ip, ip, #405504	; 0x63000
   13c00:	ldr	pc, [ip, #900]!	; 0x384

00013c04 <bindtextdomain@plt>:
   13c04:	add	ip, pc, #0, 12
   13c08:	add	ip, ip, #405504	; 0x63000
   13c0c:	ldr	pc, [ip, #892]!	; 0x37c

00013c10 <gcry_xcalloc@plt>:
   13c10:	add	ip, pc, #0, 12
   13c14:	add	ip, ip, #405504	; 0x63000
   13c18:	ldr	pc, [ip, #884]!	; 0x374

00013c1c <gcry_cipher_algo_info@plt>:
   13c1c:	add	ip, pc, #0, 12
   13c20:	add	ip, ip, #405504	; 0x63000
   13c24:	ldr	pc, [ip, #876]!	; 0x36c

00013c28 <gcry_cipher_close@plt>:
   13c28:	add	ip, pc, #0, 12
   13c2c:	add	ip, ip, #405504	; 0x63000
   13c30:	ldr	pc, [ip, #868]!	; 0x364

00013c34 <gcry_set_log_handler@plt>:
   13c34:	add	ip, pc, #0, 12
   13c38:	add	ip, ip, #405504	; 0x63000
   13c3c:	ldr	pc, [ip, #860]!	; 0x35c

00013c40 <umask@plt>:
   13c40:	add	ip, pc, #0, 12
   13c44:	add	ip, ip, #405504	; 0x63000
   13c48:	ldr	pc, [ip, #852]!	; 0x354

00013c4c <gcry_set_fatalerror_handler@plt>:
   13c4c:	add	ip, pc, #0, 12
   13c50:	add	ip, ip, #405504	; 0x63000
   13c54:	ldr	pc, [ip, #844]!	; 0x34c

00013c58 <chmod@plt>:
   13c58:	add	ip, pc, #0, 12
   13c5c:	add	ip, ip, #405504	; 0x63000
   13c60:	ldr	pc, [ip, #836]!	; 0x344

00013c64 <fseek@plt>:
   13c64:	add	ip, pc, #0, 12
   13c68:	add	ip, ip, #405504	; 0x63000
   13c6c:	ldr	pc, [ip, #828]!	; 0x33c

00013c70 <__xstat64@plt>:
   13c70:	add	ip, pc, #0, 12
   13c74:	add	ip, ip, #405504	; 0x63000
   13c78:	ldr	pc, [ip, #820]!	; 0x334

00013c7c <isatty@plt>:
   13c7c:	add	ip, pc, #0, 12
   13c80:	add	ip, ip, #405504	; 0x63000
   13c84:	ldr	pc, [ip, #812]!	; 0x32c

00013c88 <unsetenv@plt>:
   13c88:	add	ip, pc, #0, 12
   13c8c:	add	ip, ip, #405504	; 0x63000
   13c90:	ldr	pc, [ip, #804]!	; 0x324

00013c94 <gcry_mpi_set_opaque@plt>:
   13c94:	add	ip, pc, #0, 12
   13c98:	add	ip, ip, #405504	; 0x63000
   13c9c:	ldr	pc, [ip, #796]!	; 0x31c

00013ca0 <fputs@plt>:
   13ca0:	add	ip, pc, #0, 12
   13ca4:	add	ip, ip, #405504	; 0x63000
   13ca8:	ldr	pc, [ip, #788]!	; 0x314

00013cac <strncmp@plt>:
   13cac:	add	ip, pc, #0, 12
   13cb0:	add	ip, ip, #405504	; 0x63000
   13cb4:	ldr	pc, [ip, #780]!	; 0x30c

00013cb8 <abort@plt>:
   13cb8:	add	ip, pc, #0, 12
   13cbc:	add	ip, ip, #405504	; 0x63000
   13cc0:	ldr	pc, [ip, #772]!	; 0x304

00013cc4 <getc@plt>:
   13cc4:	add	ip, pc, #0, 12
   13cc8:	add	ip, ip, #405504	; 0x63000
   13ccc:	ldr	pc, [ip, #764]!	; 0x2fc

00013cd0 <gpgrt_fileno@plt>:
   13cd0:	add	ip, pc, #0, 12
   13cd4:	add	ip, ip, #405504	; 0x63000
   13cd8:	ldr	pc, [ip, #756]!	; 0x2f4

00013cdc <gcry_mpi_set_opaque_copy@plt>:
   13cdc:	add	ip, pc, #0, 12
   13ce0:	add	ip, ip, #405504	; 0x63000
   13ce4:	ldr	pc, [ip, #748]!	; 0x2ec

00013ce8 <close@plt>:
   13ce8:	add	ip, pc, #0, 12
   13cec:	add	ip, ip, #405504	; 0x63000
   13cf0:	ldr	pc, [ip, #740]!	; 0x2e4

00013cf4 <dcngettext@plt>:
   13cf4:	add	ip, pc, #0, 12
   13cf8:	add	ip, ip, #405504	; 0x63000
   13cfc:	ldr	pc, [ip, #732]!	; 0x2dc

00013d00 <gcry_strdup@plt>:
   13d00:	add	ip, pc, #0, 12
   13d04:	add	ip, ip, #405504	; 0x63000
   13d08:	ldr	pc, [ip, #724]!	; 0x2d4

00013d0c <connect@plt>:
   13d0c:	add	ip, pc, #0, 12
   13d10:	add	ip, ip, #405504	; 0x63000
   13d14:	ldr	pc, [ip, #716]!	; 0x2cc

00013d18 <ctermid@plt>:
   13d18:	add	ip, pc, #0, 12
   13d1c:	add	ip, ip, #405504	; 0x63000
   13d20:	ldr	pc, [ip, #708]!	; 0x2c4

00013d24 <gcry_randomize@plt>:
   13d24:	add	ip, pc, #0, 12
   13d28:	add	ip, ip, #405504	; 0x63000
   13d2c:	ldr	pc, [ip, #700]!	; 0x2bc

00013d30 <strspn@plt>:
   13d30:	add	ip, pc, #0, 12
   13d34:	add	ip, ip, #405504	; 0x63000
   13d38:	ldr	pc, [ip, #692]!	; 0x2b4

00013d3c <__assert_fail@plt>:
   13d3c:	add	ip, pc, #0, 12
   13d40:	add	ip, ip, #405504	; 0x63000
   13d44:	ldr	pc, [ip, #684]!	; 0x2ac

00013d48 <tcgetattr@plt>:
   13d48:	add	ip, pc, #0, 12
   13d4c:	add	ip, ip, #405504	; 0x63000
   13d50:	ldr	pc, [ip, #676]!	; 0x2a4

00013d54 <ftello64@plt>:
   13d54:	add	ip, pc, #0, 12
   13d58:	add	ip, ip, #405504	; 0x63000
   13d5c:	ldr	pc, [ip, #668]!	; 0x29c

Disassembly of section .text:

00013d60 <.text>:
   13d60:	ldr	r3, [pc, #824]	; 140a0 <ftello64@plt+0x34c>
   13d64:	push	{r4, r5, r6, r7, r8, lr}
   13d68:	sub	sp, sp, #88	; 0x58
   13d6c:	ldr	r3, [r3]
   13d70:	mov	r6, #0
   13d74:	str	r3, [sp, #84]	; 0x54
   13d78:	str	r1, [sp, #8]
   13d7c:	str	r0, [sp, #12]
   13d80:	str	r6, [sp, #20]
   13d84:	bl	4f1d4 <ftello64@plt+0x3b480>
   13d88:	ldr	r0, [pc, #788]	; 140a4 <ftello64@plt+0x350>
   13d8c:	bl	4d838 <ftello64@plt+0x39ae4>
   13d90:	add	r7, sp, #8
   13d94:	mov	r1, #1
   13d98:	ldr	r0, [pc, #776]	; 140a8 <ftello64@plt+0x354>
   13d9c:	add	r8, sp, #12
   13da0:	ldr	r4, [pc, #772]	; 140ac <ftello64@plt+0x358>
   13da4:	bl	4e87c <ftello64@plt+0x3ab28>
   13da8:	bl	484e4 <ftello64@plt+0x34790>
   13dac:	mov	r2, r7
   13db0:	mov	r1, r8
   13db4:	mov	r0, #2
   13db8:	bl	4f1d8 <ftello64@plt+0x3b484>
   13dbc:	mov	r1, r6
   13dc0:	mov	r0, #37	; 0x25
   13dc4:	bl	13bbc <gcry_control@plt>
   13dc8:	mov	r1, r6
   13dcc:	mov	r0, r6
   13dd0:	bl	58ad8 <ftello64@plt+0x44d84>
   13dd4:	ldrb	r3, [r4, #560]	; 0x230
   13dd8:	ldr	r2, [r4, #332]	; 0x14c
   13ddc:	mov	r5, #1
   13de0:	mvn	r1, #0
   13de4:	orr	r3, r3, r5
   13de8:	orr	r2, r2, #8
   13dec:	str	r1, [r4, #484]	; 0x1e4
   13df0:	mov	r0, r5
   13df4:	mov	r1, #3
   13df8:	str	r2, [r4, #332]	; 0x14c
   13dfc:	strb	r3, [r4, #560]	; 0x230
   13e00:	str	r1, [r4, #264]	; 0x108
   13e04:	str	r6, [r4, #392]	; 0x188
   13e08:	str	r5, [r4, #508]	; 0x1fc
   13e0c:	str	r5, [r4, #80]	; 0x50
   13e10:	str	r5, [r4, #84]	; 0x54
   13e14:	bl	57f48 <ftello64@plt+0x441f4>
   13e18:	mov	r0, r5
   13e1c:	bl	57f2c <ftello64@plt+0x441d8>
   13e20:	mov	r1, r6
   13e24:	mov	r0, #38	; 0x26
   13e28:	bl	13bbc <gcry_control@plt>
   13e2c:	ldr	r0, [pc, #636]	; 140b0 <ftello64@plt+0x35c>
   13e30:	bl	2e230 <ftello64@plt+0x1a4dc>
   13e34:	mov	r0, #8
   13e38:	bl	59e78 <ftello64@plt+0x46124>
   13e3c:	ldr	r6, [pc, #624]	; 140b4 <ftello64@plt+0x360>
   13e40:	str	r8, [sp, #28]
   13e44:	str	r7, [sp, #32]
   13e48:	str	r5, [sp, #36]	; 0x24
   13e4c:	ldr	r8, [pc, #612]	; 140b8 <ftello64@plt+0x364>
   13e50:	ldr	r5, [pc, #612]	; 140bc <ftello64@plt+0x368>
   13e54:	ldr	r7, [pc, #612]	; 140c0 <ftello64@plt+0x36c>
   13e58:	mov	r1, #0
   13e5c:	str	r5, [sp]
   13e60:	mov	r0, r1
   13e64:	add	r3, sp, #28
   13e68:	add	r2, sp, #24
   13e6c:	bl	4ccdc <ftello64@plt+0x38f88>
   13e70:	cmp	r0, #0
   13e74:	beq	13f54 <ftello64@plt+0x200>
   13e78:	ldr	r3, [sp, #44]	; 0x2c
   13e7c:	cmp	r3, r8
   13e80:	beq	14000 <ftello64@plt+0x2ac>
   13e84:	ble	13ecc <ftello64@plt+0x178>
   13e88:	cmp	r3, r7
   13e8c:	beq	1403c <ftello64@plt+0x2e8>
   13e90:	ble	13f28 <ftello64@plt+0x1d4>
   13e94:	cmp	r3, #508	; 0x1fc
   13e98:	beq	14034 <ftello64@plt+0x2e0>
   13e9c:	blt	14028 <ftello64@plt+0x2d4>
   13ea0:	cmp	r3, r6
   13ea4:	bne	13ef8 <ftello64@plt+0x1a4>
   13ea8:	ldr	r2, [pc, #532]	; 140c4 <ftello64@plt+0x370>
   13eac:	ldr	r1, [pc, #532]	; 140c8 <ftello64@plt+0x374>
   13eb0:	ldr	r0, [sp, #52]	; 0x34
   13eb4:	bl	542a0 <ftello64@plt+0x4054c>
   13eb8:	cmp	r0, #0
   13ebc:	movne	r2, #2
   13ec0:	mvnne	r3, #11
   13ec4:	strdne	r2, [sp, #40]	; 0x28
   13ec8:	b	13e58 <ftello64@plt+0x104>
   13ecc:	cmp	r3, #118	; 0x76
   13ed0:	beq	13fdc <ftello64@plt+0x288>
   13ed4:	bgt	13f04 <ftello64@plt+0x1b0>
   13ed8:	cmp	r3, #111	; 0x6f
   13edc:	ldreq	r3, [sp, #52]	; 0x34
   13ee0:	streq	r3, [r4, #16]
   13ee4:	beq	13e58 <ftello64@plt+0x104>
   13ee8:	cmp	r3, #113	; 0x71
   13eec:	moveq	r3, #1
   13ef0:	streq	r3, [r4, #4]
   13ef4:	beq	13e58 <ftello64@plt+0x104>
   13ef8:	mov	r3, #2
   13efc:	str	r3, [sp, #40]	; 0x28
   13f00:	b	13e58 <ftello64@plt+0x104>
   13f04:	ldr	r2, [pc, #448]	; 140cc <ftello64@plt+0x378>
   13f08:	cmp	r3, r2
   13f0c:	beq	14048 <ftello64@plt+0x2f4>
   13f10:	add	r2, r2, #1
   13f14:	cmp	r3, r2
   13f18:	moveq	r3, #1
   13f1c:	streq	r3, [r4, #468]	; 0x1d4
   13f20:	beq	13e58 <ftello64@plt+0x104>
   13f24:	b	13ef8 <ftello64@plt+0x1a4>
   13f28:	cmp	r3, #504	; 0x1f8
   13f2c:	beq	14014 <ftello64@plt+0x2c0>
   13f30:	ldr	r2, [pc, #408]	; 140d0 <ftello64@plt+0x37c>
   13f34:	cmp	r3, r2
   13f38:	bne	13ef8 <ftello64@plt+0x1a4>
   13f3c:	ldr	r0, [sp, #52]	; 0x34
   13f40:	bl	4e844 <ftello64@plt+0x3aaf0>
   13f44:	mov	r1, #7
   13f48:	mov	r0, #0
   13f4c:	bl	4e87c <ftello64@plt+0x3ab28>
   13f50:	b	13e58 <ftello64@plt+0x104>
   13f54:	bl	4e810 <ftello64@plt+0x3aabc>
   13f58:	cmp	r0, #0
   13f5c:	bne	14078 <ftello64@plt+0x324>
   13f60:	ldr	r3, [r4]
   13f64:	cmp	r3, #1
   13f68:	bgt	14058 <ftello64@plt+0x304>
   13f6c:	ldr	r4, [sp, #20]
   13f70:	cmp	r4, #0
   13f74:	beq	14080 <ftello64@plt+0x32c>
   13f78:	mov	r1, #8
   13f7c:	add	r0, r4, r1
   13f80:	bl	1ef50 <ftello64@plt+0xb1fc>
   13f84:	ldr	r4, [r4]
   13f88:	cmp	r4, #0
   13f8c:	bne	13f78 <ftello64@plt+0x224>
   13f90:	ldr	r0, [sp, #20]
   13f94:	bl	4a3b8 <ftello64@plt+0x36664>
   13f98:	mov	r3, #0
   13f9c:	mov	r1, #24
   13fa0:	mov	r0, #1
   13fa4:	str	r3, [sp, #20]
   13fa8:	bl	13c10 <gcry_xcalloc@plt>
   13fac:	ldr	r2, [sp, #8]
   13fb0:	ldr	r1, [sp, #12]
   13fb4:	mov	r4, r0
   13fb8:	bl	42f6c <ftello64@plt+0x2f218>
   13fbc:	cmp	r0, #0
   13fc0:	bne	14064 <ftello64@plt+0x310>
   13fc4:	ldr	r0, [r4, #20]
   13fc8:	bl	1f508 <ftello64@plt+0xb7b4>
   13fcc:	mov	r0, r4
   13fd0:	bl	13448 <gcry_free@plt>
   13fd4:	mov	r0, #0
   13fd8:	bl	14378 <ftello64@plt+0x624>
   13fdc:	ldr	r3, [r4]
   13fe0:	mov	r2, #1
   13fe4:	add	r3, r3, r2
   13fe8:	mov	r1, r3
   13fec:	mov	r0, #19
   13ff0:	str	r3, [r4]
   13ff4:	str	r2, [r4, #140]	; 0x8c
   13ff8:	bl	13bbc <gcry_control@plt>
   13ffc:	b	13e58 <ftello64@plt+0x104>
   14000:	mov	r1, #1
   14004:	ldr	r0, [sp, #52]	; 0x34
   14008:	bl	4f5b4 <ftello64@plt+0x3b860>
   1400c:	bl	38b7c <ftello64@plt+0x24e28>
   14010:	b	13e58 <ftello64@plt+0x104>
   14014:	mov	r1, #1
   14018:	ldr	r0, [sp, #52]	; 0x34
   1401c:	bl	4f5b4 <ftello64@plt+0x3b860>
   14020:	bl	4ebec <ftello64@plt+0x3ae98>
   14024:	b	13e58 <ftello64@plt+0x104>
   14028:	ldr	r0, [sp, #52]	; 0x34
   1402c:	bl	2e230 <ftello64@plt+0x1a4dc>
   14030:	b	13e58 <ftello64@plt+0x104>
   14034:	bl	4f464 <ftello64@plt+0x3b710>
   14038:	b	13e58 <ftello64@plt+0x104>
   1403c:	ldr	r0, [sp, #52]	; 0x34
   14040:	bl	501f4 <ftello64@plt+0x3c4a0>
   14044:	b	13e58 <ftello64@plt+0x104>
   14048:	ldr	r1, [sp, #52]	; 0x34
   1404c:	add	r0, sp, #20
   14050:	bl	4a550 <ftello64@plt+0x367fc>
   14054:	b	13e58 <ftello64@plt+0x104>
   14058:	mov	r0, #1
   1405c:	bl	3389c <ftello64@plt+0x1fb48>
   14060:	b	13f6c <ftello64@plt+0x218>
   14064:	bl	13b50 <gpg_strerror@plt>
   14068:	mov	r1, r0
   1406c:	ldr	r0, [pc, #96]	; 140d4 <ftello64@plt+0x380>
   14070:	bl	4eb24 <ftello64@plt+0x3add0>
   14074:	b	13fc4 <ftello64@plt+0x270>
   14078:	mov	r0, #2
   1407c:	bl	137b4 <exit@plt>
   14080:	mov	r1, #24
   14084:	ldr	r0, [pc, #76]	; 140d8 <ftello64@plt+0x384>
   14088:	bl	1ef50 <ftello64@plt+0xb1fc>
   1408c:	ldr	r0, [sp, #20]
   14090:	cmp	r0, #0
   14094:	mov	r4, r0
   14098:	beq	13f94 <ftello64@plt+0x240>
   1409c:	b	13f78 <ftello64@plt+0x224>
   140a0:	andeq	r6, r7, r8, ror #19
   140a4:	andeq	r4, r1, ip, asr #3
   140a8:	ldrdeq	fp, [r5], -r0
   140ac:	andeq	r8, r7, r0, asr r2
   140b0:	ldrdeq	fp, [r5], -r8
   140b4:	strdeq	r0, [r0], -sp
   140b8:	strdeq	r0, [r0], -r7
   140bc:	andeq	r7, r7, r0, lsl #1
   140c0:	strdeq	r0, [r0], -sl
   140c4:	andeq	r7, r7, r8
   140c8:	andeq	r8, r7, r8, asr r2
   140cc:	strdeq	r0, [r0], -r5
   140d0:	strdeq	r0, [r0], -r9
   140d4:	andeq	fp, r5, ip, ror #11
   140d8:	ldrdeq	fp, [r5], -ip
   140dc:	mov	fp, #0
   140e0:	mov	lr, #0
   140e4:	pop	{r1}		; (ldr r1, [sp], #4)
   140e8:	mov	r2, sp
   140ec:	push	{r2}		; (str r2, [sp, #-4]!)
   140f0:	push	{r0}		; (str r0, [sp, #-4]!)
   140f4:	ldr	ip, [pc, #16]	; 1410c <ftello64@plt+0x3b8>
   140f8:	push	{ip}		; (str ip, [sp, #-4]!)
   140fc:	ldr	r0, [pc, #12]	; 14110 <ftello64@plt+0x3bc>
   14100:	ldr	r3, [pc, #12]	; 14114 <ftello64@plt+0x3c0>
   14104:	bl	136dc <__libc_start_main@plt>
   14108:	bl	13cb8 <abort@plt>
   1410c:	ldrdeq	fp, [r5], -ip
   14110:	andeq	r3, r1, r0, ror #26
   14114:	andeq	fp, r5, ip, ror r4
   14118:	ldr	r3, [pc, #20]	; 14134 <ftello64@plt+0x3e0>
   1411c:	ldr	r2, [pc, #20]	; 14138 <ftello64@plt+0x3e4>
   14120:	add	r3, pc, r3
   14124:	ldr	r2, [r3, r2]
   14128:	cmp	r2, #0
   1412c:	bxeq	lr
   14130:	b	1376c <__gmon_start__@plt>
   14134:	andeq	r2, r6, r8, ror #21
   14138:	andeq	r0, r0, ip, ror #7
   1413c:	ldr	r0, [pc, #24]	; 1415c <ftello64@plt+0x408>
   14140:	ldr	r3, [pc, #24]	; 14160 <ftello64@plt+0x40c>
   14144:	cmp	r3, r0
   14148:	bxeq	lr
   1414c:	ldr	r3, [pc, #16]	; 14164 <ftello64@plt+0x410>
   14150:	cmp	r3, #0
   14154:	bxeq	lr
   14158:	bx	r3
   1415c:	strdeq	r7, [r7], -ip
   14160:	strdeq	r7, [r7], -ip
   14164:	andeq	r0, r0, r0
   14168:	ldr	r0, [pc, #36]	; 14194 <ftello64@plt+0x440>
   1416c:	ldr	r1, [pc, #36]	; 14198 <ftello64@plt+0x444>
   14170:	sub	r1, r1, r0
   14174:	asr	r1, r1, #2
   14178:	add	r1, r1, r1, lsr #31
   1417c:	asrs	r1, r1, #1
   14180:	bxeq	lr
   14184:	ldr	r3, [pc, #16]	; 1419c <ftello64@plt+0x448>
   14188:	cmp	r3, #0
   1418c:	bxeq	lr
   14190:	bx	r3
   14194:	strdeq	r7, [r7], -ip
   14198:	strdeq	r7, [r7], -ip
   1419c:	andeq	r0, r0, r0
   141a0:	push	{r4, lr}
   141a4:	ldr	r4, [pc, #24]	; 141c4 <ftello64@plt+0x470>
   141a8:	ldrb	r3, [r4]
   141ac:	cmp	r3, #0
   141b0:	popne	{r4, pc}
   141b4:	bl	1413c <ftello64@plt+0x3e8>
   141b8:	mov	r3, #1
   141bc:	strb	r3, [r4]
   141c0:	pop	{r4, pc}
   141c4:	andeq	r7, r7, r0, lsl r2
   141c8:	b	14168 <ftello64@plt+0x414>
   141cc:	sub	r0, r0, #1
   141d0:	push	{r4, r5, r6, lr}
   141d4:	cmp	r0, #40	; 0x28
   141d8:	ldrls	pc, [pc, r0, lsl #2]
   141dc:	b	14348 <ftello64@plt+0x5f4>
   141e0:	andeq	r4, r1, r4, lsr r3
   141e4:	andeq	r4, r1, r8, asr #6
   141e8:	andeq	r4, r1, r8, asr #6
   141ec:	andeq	r4, r1, r8, asr #6
   141f0:	andeq	r4, r1, r8, asr #6
   141f4:	andeq	r4, r1, r8, asr #6
   141f8:	andeq	r4, r1, r8, asr #6
   141fc:	andeq	r4, r1, r8, asr #6
   14200:	andeq	r4, r1, r8, asr #6
   14204:	andeq	r4, r1, r8, asr #6
   14208:	andeq	r4, r1, r4, lsl #5
   1420c:	andeq	r4, r1, r8, asr #6
   14210:	muleq	r1, r0, r2
   14214:	andeq	r4, r1, r8, asr #6
   14218:	andeq	r4, r1, r8, asr #6
   1421c:	andeq	r4, r1, r8, asr #6
   14220:	muleq	r1, ip, r2
   14224:	andeq	r4, r1, r8, asr #6
   14228:	andeq	r4, r1, r8, lsr #5
   1422c:			; <UNDEFINED> instruction: 0x000142bc
   14230:	andeq	r4, r1, r8, asr #6
   14234:	andeq	r4, r1, r8, asr #6
   14238:	andeq	r4, r1, r8, asr #6
   1423c:	andeq	r4, r1, r8, asr #6
   14240:	andeq	r4, r1, r8, asr #6
   14244:	andeq	r4, r1, r8, asr #6
   14248:	andeq	r4, r1, r8, asr #6
   1424c:	andeq	r4, r1, r8, asr #6
   14250:	andeq	r4, r1, r8, asr #6
   14254:	andeq	r4, r1, r8, asr #6
   14258:	andeq	r4, r1, r8, asr #6
   1425c:	andeq	r4, r1, r8, asr #6
   14260:	andeq	r4, r1, r8, asr #6
   14264:	andeq	r4, r1, r8, asr #6
   14268:	andeq	r4, r1, r8, asr #6
   1426c:	andeq	r4, r1, r8, asr #6
   14270:	andeq	r4, r1, r8, asr #6
   14274:	andeq	r4, r1, r8, asr #6
   14278:	andeq	r4, r1, r8, asr #6
   1427c:	andeq	r4, r1, r4, lsr r3
   14280:	andeq	r4, r1, r0, lsr #6
   14284:	ldr	r4, [pc, #200]	; 14354 <ftello64@plt+0x600>
   14288:	mov	r0, r4
   1428c:	pop	{r4, r5, r6, pc}
   14290:	ldr	r4, [pc, #192]	; 14358 <ftello64@plt+0x604>
   14294:	mov	r0, r4
   14298:	pop	{r4, r5, r6, pc}
   1429c:	ldr	r4, [pc, #184]	; 1435c <ftello64@plt+0x608>
   142a0:	mov	r0, r4
   142a4:	pop	{r4, r5, r6, pc}
   142a8:	mov	r2, #5
   142ac:	ldr	r1, [pc, #172]	; 14360 <ftello64@plt+0x60c>
   142b0:	mov	r0, #0
   142b4:	pop	{r4, r5, r6, lr}
   142b8:	b	13484 <dcgettext@plt>
   142bc:	ldr	r5, [pc, #160]	; 14364 <ftello64@plt+0x610>
   142c0:	ldr	r4, [r5]
   142c4:	cmp	r4, #0
   142c8:	bne	14288 <ftello64@plt+0x534>
   142cc:	mov	r0, r4
   142d0:	bl	135bc <gcry_check_version@plt>
   142d4:	mov	r6, r0
   142d8:	bl	13814 <strlen@plt>
   142dc:	add	r0, r0, #11
   142e0:	bl	131cc <gcry_xmalloc@plt>
   142e4:	ldr	r3, [pc, #124]	; 14368 <ftello64@plt+0x614>
   142e8:	ldr	r2, [pc, #124]	; 1436c <ftello64@plt+0x618>
   142ec:	ldrh	r2, [r2]
   142f0:	mov	r4, r0
   142f4:	ldm	r3!, {r0, r1}
   142f8:	strh	r2, [r4, #9]
   142fc:	ldrb	r3, [r3]
   14300:	str	r0, [r4]
   14304:	str	r1, [r4, #4]
   14308:	strb	r3, [r4, #8]
   1430c:	mov	r1, r6
   14310:	add	r0, r4, #10
   14314:	bl	135e0 <strcpy@plt>
   14318:	str	r4, [r5]
   1431c:	b	14288 <ftello64@plt+0x534>
   14320:	mov	r2, #5
   14324:	ldr	r1, [pc, #68]	; 14370 <ftello64@plt+0x61c>
   14328:	mov	r0, #0
   1432c:	pop	{r4, r5, r6, lr}
   14330:	b	13484 <dcgettext@plt>
   14334:	mov	r2, #5
   14338:	ldr	r1, [pc, #52]	; 14374 <ftello64@plt+0x620>
   1433c:	mov	r0, #0
   14340:	pop	{r4, r5, r6, lr}
   14344:	b	13484 <dcgettext@plt>
   14348:	mov	r4, #0
   1434c:	mov	r0, r4
   14350:	pop	{r4, r5, r6, pc}
   14354:	andeq	fp, r5, r4, lsl #10
   14358:	andeq	fp, r5, r0, lsr #10
   1435c:	andeq	fp, r5, r4, lsl r5
   14360:	andeq	fp, r5, r8, lsr #10
   14364:	andeq	r7, r7, r4, lsl r2
   14368:	andeq	fp, r5, r4, asr #11
   1436c:			; <UNDEFINED> instruction: 0x0005f4b8
   14370:	andeq	fp, r5, r8, ror r5
   14374:	andeq	fp, r5, ip, asr #10
   14378:	subs	r3, r0, #0
   1437c:	push	{r4, lr}
   14380:	beq	1438c <ftello64@plt+0x638>
   14384:	mov	r0, r3
   14388:	bl	137b4 <exit@plt>
   1438c:	bl	4e810 <ftello64@plt+0x3aabc>
   14390:	cmp	r0, #0
   14394:	movne	r3, #2
   14398:	bne	14384 <ftello64@plt+0x630>
   1439c:	ldr	r3, [pc, #12]	; 143b0 <ftello64@plt+0x65c>
   143a0:	ldr	r3, [r3, #4]
   143a4:	adds	r3, r3, #0
   143a8:	movne	r3, #1
   143ac:	b	14384 <ftello64@plt+0x630>
   143b0:	andeq	r7, r7, r4, lsl r2
   143b4:	mov	r0, #0
   143b8:	bx	lr
   143bc:	bx	lr
   143c0:	mov	r0, #0
   143c4:	bx	lr
   143c8:	bx	lr
   143cc:	mov	r0, #63	; 0x3f
   143d0:	bx	lr
   143d4:	mov	r0, #0
   143d8:	bx	lr
   143dc:	ldr	r0, [pc]	; 143e4 <ftello64@plt+0x690>
   143e0:	bx	lr
   143e4:	andeq	fp, r5, ip, lsl #12
   143e8:	ldr	r0, [pc]	; 143f0 <ftello64@plt+0x69c>
   143ec:	bx	lr
   143f0:	andeq	fp, r5, ip, lsl #12
   143f4:	mov	r0, #63	; 0x3f
   143f8:	bx	lr
   143fc:	mov	r0, #0
   14400:	bx	lr
   14404:	mov	r0, #0
   14408:	bx	lr
   1440c:	mov	r0, #0
   14410:	bx	lr
   14414:	mvn	r0, #0
   14418:	bx	lr
   1441c:	mvn	r0, #0
   14420:	bx	lr
   14424:	mvn	r0, #0
   14428:	bx	lr
   1442c:	mvn	r0, #0
   14430:	bx	lr
   14434:	mov	r0, #59	; 0x3b
   14438:	bx	lr
   1443c:	mvn	r0, #0
   14440:	bx	lr
   14444:	mvn	r0, #0
   14448:	bx	lr
   1444c:	mvn	r0, #0
   14450:	bx	lr
   14454:	mov	r0, #1
   14458:	bx	lr
   1445c:	mov	r0, #1
   14460:	bx	lr
   14464:	mov	r0, #1
   14468:	bx	lr
   1446c:	bx	lr
   14470:	mov	r0, #1
   14474:	bx	lr
   14478:	ldr	r3, [sp, #4]
   1447c:	mov	r0, #0
   14480:	cmp	r3, #0
   14484:	movne	r2, #0
   14488:	strne	r2, [r3]
   1448c:	bx	lr
   14490:	bx	lr
   14494:	mov	r0, #0
   14498:	bx	lr
   1449c:	mov	r0, #0
   144a0:	bx	lr
   144a4:	bx	lr
   144a8:	bx	lr
   144ac:	mov	r0, #0
   144b0:	bx	lr
   144b4:	mov	r0, #0
   144b8:	bx	lr
   144bc:	mov	r0, #0
   144c0:	bx	lr
   144c4:	bx	lr
   144c8:	mov	r0, #0
   144cc:	bx	lr
   144d0:	bx	lr
   144d4:	mov	r0, #0
   144d8:	bx	lr
   144dc:	mov	r0, #0
   144e0:	bx	lr
   144e4:	bx	lr
   144e8:	ldr	r0, [pc]	; 144f0 <ftello64@plt+0x79c>
   144ec:	bx	lr
   144f0:	andeq	r0, r0, #17
   144f4:	ldr	r0, [pc]	; 144fc <ftello64@plt+0x7a8>
   144f8:	bx	lr
   144fc:	andeq	r0, r0, #17
   14500:	mov	r3, #0
   14504:	str	r3, [r2]
   14508:	ldr	r0, [pc]	; 14510 <ftello64@plt+0x7bc>
   1450c:	bx	lr
   14510:	andeq	r0, r0, #17
   14514:	cmp	r2, #0
   14518:	movne	r0, #0
   1451c:	strne	r0, [r2]
   14520:	ldr	r1, [sp]
   14524:	cmp	r3, #0
   14528:	movne	r2, #0
   1452c:	strne	r2, [r3]
   14530:	cmp	r1, #0
   14534:	movne	r3, #0
   14538:	strne	r3, [r1]
   1453c:	ldr	r0, [pc]	; 14544 <ftello64@plt+0x7f0>
   14540:	bx	lr
   14544:	andeq	r0, r0, #27
   14548:	ldrd	r0, [sp]
   1454c:	ldr	r2, [sp, #8]
   14550:	mov	r3, #0
   14554:	str	r3, [r0]
   14558:	str	r3, [r1]
   1455c:	ldr	r0, [pc, #4]	; 14568 <ftello64@plt+0x814>
   14560:	str	r3, [r2]
   14564:	bx	lr
   14568:	andeq	r0, r0, #69	; 0x45
   1456c:	ldr	r0, [pc]	; 14574 <ftello64@plt+0x820>
   14570:	bx	lr
   14574:	andeq	r0, r0, #1
   14578:	ldr	r0, [pc]	; 14580 <ftello64@plt+0x82c>
   1457c:	bx	lr
   14580:	andeq	r0, r0, #1
   14584:	ldr	r0, [pc]	; 1458c <ftello64@plt+0x838>
   14588:	bx	lr
   1458c:	andeq	fp, r5, r0, lsl r6
   14590:	bx	lr
   14594:	bx	lr
   14598:	mov	r0, #0
   1459c:	bx	lr
   145a0:	cmp	r1, #0
   145a4:	movne	r3, #0
   145a8:	strne	r3, [r1]
   145ac:	cmp	r2, #0
   145b0:	movne	r3, #0
   145b4:	strne	r3, [r2]
   145b8:	mov	r0, #0
   145bc:	bx	lr
   145c0:	push	{r4, r5, r6, lr}
   145c4:	mov	r4, r1
   145c8:	mov	r5, r0
   145cc:	lsr	r1, r1, #24
   145d0:	bl	56944 <ftello64@plt+0x42bf0>
   145d4:	lsr	r1, r4, #16
   145d8:	mov	r0, r5
   145dc:	bl	56944 <ftello64@plt+0x42bf0>
   145e0:	lsr	r1, r4, #8
   145e4:	mov	r0, r5
   145e8:	bl	56944 <ftello64@plt+0x42bf0>
   145ec:	mov	r1, r4
   145f0:	mov	r0, r5
   145f4:	pop	{r4, r5, r6, lr}
   145f8:	b	56944 <ftello64@plt+0x42bf0>
   145fc:	push	{r4, r5, r6, lr}
   14600:	mov	r4, r1
   14604:	mov	r5, r0
   14608:	lsr	r1, r1, #8
   1460c:	bl	56944 <ftello64@plt+0x42bf0>
   14610:	mov	r1, r4
   14614:	mov	r0, r5
   14618:	bl	56944 <ftello64@plt+0x42bf0>
   1461c:	adds	r0, r0, #0
   14620:	movne	r0, #1
   14624:	rsb	r0, r0, #0
   14628:	pop	{r4, r5, r6, pc}
   1462c:	push	{r4, r5, r6, r7, lr}
   14630:	sub	sp, sp, #28
   14634:	ldr	r7, [pc, #220]	; 14718 <ftello64@plt+0x9c4>
   14638:	ldr	r5, [r0, #12]
   1463c:	ldr	r3, [r7]
   14640:	cmp	r5, #0
   14644:	str	r3, [sp, #20]
   14648:	beq	146ec <ftello64@plt+0x998>
   1464c:	ldr	r6, [r0, #16]
   14650:	cmp	r6, #0
   14654:	beq	146f8 <ftello64@plt+0x9a4>
   14658:	bl	13784 <__ctype_b_loc@plt>
   1465c:	mov	r4, #0
   14660:	sub	r2, r5, #1
   14664:	sub	r1, sp, #1
   14668:	ldr	lr, [r0]
   1466c:	ldrb	r3, [r2, #1]!
   14670:	add	r4, r4, #1
   14674:	lsl	r0, r3, #1
   14678:	ldrh	r0, [lr, r0]
   1467c:	tst	r0, #16384	; 0x4000
   14680:	moveq	r3, #63	; 0x3f
   14684:	cmp	r4, #18
   14688:	cmpls	r4, r6
   1468c:	movcc	ip, #1
   14690:	movcs	ip, #0
   14694:	strb	r3, [r1, #1]!
   14698:	bcc	1466c <ftello64@plt+0x918>
   1469c:	add	r3, sp, #24
   146a0:	add	r3, r3, r4
   146a4:	mov	r2, #5
   146a8:	mov	r0, ip
   146ac:	ldr	r1, [pc, #104]	; 1471c <ftello64@plt+0x9c8>
   146b0:	strb	ip, [r3, #-24]	; 0xffffffe8
   146b4:	bl	13484 <dcgettext@plt>
   146b8:	ldr	r2, [pc, #96]	; 14720 <ftello64@plt+0x9cc>
   146bc:	cmp	r4, r6
   146c0:	ldr	r3, [pc, #92]	; 14724 <ftello64@plt+0x9d0>
   146c4:	movcc	r3, r2
   146c8:	mov	r1, r6
   146cc:	mov	r2, sp
   146d0:	bl	54558 <ftello64@plt+0x40804>
   146d4:	ldr	r2, [sp, #20]
   146d8:	ldr	r3, [r7]
   146dc:	cmp	r2, r3
   146e0:	bne	14714 <ftello64@plt+0x9c0>
   146e4:	add	sp, sp, #28
   146e8:	pop	{r4, r5, r6, r7, pc}
   146ec:	ldr	r0, [r0, #4]
   146f0:	bl	139d0 <gcry_xstrdup@plt>
   146f4:	b	146d4 <ftello64@plt+0x980>
   146f8:	mov	r2, #5
   146fc:	ldr	r1, [pc, #24]	; 1471c <ftello64@plt+0x9c8>
   14700:	mov	r0, r6
   14704:	strb	r6, [sp]
   14708:	bl	13484 <dcgettext@plt>
   1470c:	ldr	r3, [pc, #16]	; 14724 <ftello64@plt+0x9d0>
   14710:	b	146c8 <ftello64@plt+0x974>
   14714:	bl	134b4 <__stack_chk_fail@plt>
   14718:	andeq	r6, r7, r8, ror #19
   1471c:	andeq	fp, r5, r0, lsl #18
   14720:	strdeq	fp, [r5], -ip
   14724:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   14728:	push	{r4, lr}
   1472c:	mov	r2, #63	; 0x3f
   14730:	ldr	r3, [pc, #8]	; 14740 <ftello64@plt+0x9ec>
   14734:	ldr	r1, [pc, #8]	; 14744 <ftello64@plt+0x9f0>
   14738:	ldr	r0, [pc, #8]	; 14748 <ftello64@plt+0x9f4>
   1473c:	bl	4eeac <ftello64@plt+0x3b158>
   14740:	strdeq	fp, [r5], -r4
   14744:	andeq	fp, r5, ip, lsr #18
   14748:	andeq	fp, r5, r8, asr #18
   1474c:	tst	r1, #64	; 0x40
   14750:	push	{r4, r5, r6, lr}
   14754:	mov	r5, r2
   14758:	mov	r6, r0
   1475c:	bne	14808 <ftello64@plt+0xab4>
   14760:	tst	r1, #3
   14764:	mov	r4, r1
   14768:	bne	14930 <ftello64@plt+0xbdc>
   1476c:	cmp	r3, #0
   14770:	beq	147d0 <ftello64@plt+0xa7c>
   14774:	cmp	r2, #255	; 0xff
   14778:	cmpls	r3, #2
   1477c:	bne	14894 <ftello64@plt+0xb40>
   14780:	bl	56944 <ftello64@plt+0x42bf0>
   14784:	cmp	r0, #0
   14788:	bne	14800 <ftello64@plt+0xaac>
   1478c:	tst	r4, #2
   14790:	bne	148e4 <ftello64@plt+0xb90>
   14794:	tst	r4, #3
   14798:	beq	147b0 <ftello64@plt+0xa5c>
   1479c:	lsr	r1, r5, #8
   147a0:	mov	r0, r6
   147a4:	bl	56944 <ftello64@plt+0x42bf0>
   147a8:	cmp	r0, #0
   147ac:	bne	14800 <ftello64@plt+0xaac>
   147b0:	mov	r1, r5
   147b4:	mov	r0, r6
   147b8:	bl	56944 <ftello64@plt+0x42bf0>
   147bc:	adds	r0, r0, #0
   147c0:	movne	r0, #1
   147c4:	rsb	r4, r0, #0
   147c8:	mov	r0, r4
   147cc:	pop	{r4, r5, r6, pc}
   147d0:	cmp	r2, #0
   147d4:	beq	148a4 <ftello64@plt+0xb50>
   147d8:	cmp	r2, #255	; 0xff
   147dc:	bls	148cc <ftello64@plt+0xb78>
   147e0:	cmp	r2, #65536	; 0x10000
   147e4:	orrcc	r4, r1, #1
   147e8:	bcc	148cc <ftello64@plt+0xb78>
   147ec:	orr	r4, r4, #2
   147f0:	mov	r1, r4
   147f4:	bl	56944 <ftello64@plt+0x42bf0>
   147f8:	cmp	r0, #0
   147fc:	beq	148e4 <ftello64@plt+0xb90>
   14800:	mvn	r4, #0
   14804:	b	147c8 <ftello64@plt+0xa74>
   14808:	cmp	r3, #0
   1480c:	bne	14944 <ftello64@plt+0xbf0>
   14810:	bl	56944 <ftello64@plt+0x42bf0>
   14814:	subs	r4, r0, #0
   14818:	bne	14800 <ftello64@plt+0xaac>
   1481c:	cmp	r5, #0
   14820:	beq	148bc <ftello64@plt+0xb68>
   14824:	cmp	r5, #191	; 0xbf
   14828:	bls	147b0 <ftello64@plt+0xa5c>
   1482c:	cmp	r5, #8384	; 0x20c0
   14830:	bcc	14910 <ftello64@plt+0xbbc>
   14834:	mov	r1, #255	; 0xff
   14838:	mov	r0, r6
   1483c:	bl	56944 <ftello64@plt+0x42bf0>
   14840:	cmp	r0, #0
   14844:	bne	14800 <ftello64@plt+0xaac>
   14848:	lsr	r1, r5, #24
   1484c:	mov	r0, r6
   14850:	bl	56944 <ftello64@plt+0x42bf0>
   14854:	cmp	r0, #0
   14858:	bne	14800 <ftello64@plt+0xaac>
   1485c:	lsr	r1, r5, #16
   14860:	mov	r0, r6
   14864:	uxtb	r1, r1
   14868:	bl	56944 <ftello64@plt+0x42bf0>
   1486c:	cmp	r0, #0
   14870:	bne	14800 <ftello64@plt+0xaac>
   14874:	lsr	r1, r5, #8
   14878:	mov	r0, r6
   1487c:	uxtb	r1, r1
   14880:	bl	56944 <ftello64@plt+0x42bf0>
   14884:	cmp	r0, #0
   14888:	bne	14800 <ftello64@plt+0xaac>
   1488c:	uxtb	r1, r5
   14890:	b	147b4 <ftello64@plt+0xa60>
   14894:	mov	r2, r3
   14898:	mov	r1, r5
   1489c:	ldr	r0, [pc, #168]	; 1494c <ftello64@plt+0xbf8>
   148a0:	bl	4ec2c <ftello64@plt+0x3aed8>
   148a4:	orr	r1, r1, #3
   148a8:	bl	56944 <ftello64@plt+0x42bf0>
   148ac:	subs	r4, r0, #0
   148b0:	bne	14800 <ftello64@plt+0xaac>
   148b4:	mov	r0, r4
   148b8:	pop	{r4, r5, r6, pc}
   148bc:	mov	r0, r6
   148c0:	mov	r1, #512	; 0x200
   148c4:	bl	579bc <ftello64@plt+0x43c68>
   148c8:	b	147c8 <ftello64@plt+0xa74>
   148cc:	mov	r1, r4
   148d0:	mov	r0, r6
   148d4:	bl	56944 <ftello64@plt+0x42bf0>
   148d8:	cmp	r0, #0
   148dc:	beq	1478c <ftello64@plt+0xa38>
   148e0:	b	14800 <ftello64@plt+0xaac>
   148e4:	lsr	r1, r5, #24
   148e8:	mov	r0, r6
   148ec:	bl	56944 <ftello64@plt+0x42bf0>
   148f0:	cmp	r0, #0
   148f4:	bne	14800 <ftello64@plt+0xaac>
   148f8:	lsr	r1, r5, #16
   148fc:	mov	r0, r6
   14900:	bl	56944 <ftello64@plt+0x42bf0>
   14904:	cmp	r0, #0
   14908:	beq	14794 <ftello64@plt+0xa40>
   1490c:	b	14800 <ftello64@plt+0xaac>
   14910:	sub	r5, r5, #192	; 0xc0
   14914:	mov	r0, r6
   14918:	lsr	r1, r5, #8
   1491c:	add	r1, r1, #192	; 0xc0
   14920:	bl	56944 <ftello64@plt+0x42bf0>
   14924:	cmp	r0, #0
   14928:	beq	1488c <ftello64@plt+0xb38>
   1492c:	b	14800 <ftello64@plt+0xaac>
   14930:	ldr	r3, [pc, #24]	; 14950 <ftello64@plt+0xbfc>
   14934:	ldr	r2, [pc, #24]	; 14954 <ftello64@plt+0xc00>
   14938:	ldr	r1, [pc, #24]	; 14958 <ftello64@plt+0xc04>
   1493c:	ldr	r0, [pc, #24]	; 1495c <ftello64@plt+0xc08>
   14940:	bl	4eeac <ftello64@plt+0x3b158>
   14944:	ldr	r0, [pc, #20]	; 14960 <ftello64@plt+0xc0c>
   14948:	bl	4ec2c <ftello64@plt+0x3aed8>
   1494c:	andeq	fp, r5, r8, lsl #19
   14950:	andeq	fp, r5, r8, lsl #16
   14954:	muleq	r0, r8, r6
   14958:	andeq	fp, r5, ip, lsr #18
   1495c:	andeq	fp, r5, r8, ror r9
   14960:	andeq	fp, r5, ip, asr r9
   14964:	push	{r4, r5, r6, lr}
   14968:	mov	r4, r1
   1496c:	ldrb	r3, [r1, #8]
   14970:	mov	r5, r0
   14974:	sub	r3, r3, #1
   14978:	cmp	r3, #1
   1497c:	movhi	r2, #6
   14980:	movhi	r6, #0
   14984:	bls	149e4 <ftello64@plt+0xc90>
   14988:	mov	r3, #0
   1498c:	mov	r1, #176	; 0xb0
   14990:	mov	r0, r5
   14994:	bl	1474c <ftello64@plt+0x9f8>
   14998:	ldr	r1, [r4]
   1499c:	mov	r0, r5
   149a0:	bl	56944 <ftello64@plt+0x42bf0>
   149a4:	ldr	r1, [r4, #4]
   149a8:	mov	r0, r5
   149ac:	bl	56944 <ftello64@plt+0x42bf0>
   149b0:	mov	r2, #3
   149b4:	ldr	r1, [pc, #144]	; 14a4c <ftello64@plt+0xcf8>
   149b8:	mov	r0, r5
   149bc:	bl	569d4 <ftello64@plt+0x42c80>
   149c0:	ldrb	r1, [r4, #8]
   149c4:	mov	r0, r5
   149c8:	bl	56944 <ftello64@plt+0x42bf0>
   149cc:	ldrb	r3, [r4, #8]
   149d0:	sub	r3, r3, #1
   149d4:	cmp	r3, #1
   149d8:	bls	14a00 <ftello64@plt+0xcac>
   149dc:	mov	r0, #0
   149e0:	pop	{r4, r5, r6, pc}
   149e4:	ldr	r0, [r1, #16]
   149e8:	cmp	r0, #0
   149ec:	beq	14a40 <ftello64@plt+0xcec>
   149f0:	bl	13814 <strlen@plt>
   149f4:	mov	r6, r0
   149f8:	add	r2, r0, #12
   149fc:	b	14988 <ftello64@plt+0xc34>
   14a00:	ldrb	r1, [r4, #9]
   14a04:	mov	r0, r5
   14a08:	bl	56944 <ftello64@plt+0x42bf0>
   14a0c:	ldr	r1, [r4, #12]
   14a10:	mov	r0, r5
   14a14:	bl	145c0 <ftello64@plt+0x86c>
   14a18:	mov	r1, r6
   14a1c:	mov	r0, r5
   14a20:	bl	56944 <ftello64@plt+0x42bf0>
   14a24:	cmp	r6, #0
   14a28:	beq	149dc <ftello64@plt+0xc88>
   14a2c:	mov	r2, r6
   14a30:	ldr	r1, [r4, #16]
   14a34:	mov	r0, r5
   14a38:	bl	569d4 <ftello64@plt+0x42c80>
   14a3c:	b	149dc <ftello64@plt+0xc88>
   14a40:	mov	r6, r0
   14a44:	mov	r2, #12
   14a48:	b	14988 <ftello64@plt+0xc34>
   14a4c:			; <UNDEFINED> instruction: 0x0005b9b8
   14a50:	push	{r4, r5, r6, lr}
   14a54:	sub	sp, sp, #8
   14a58:	ldr	r4, [pc, #116]	; 14ad4 <ftello64@plt+0xd80>
   14a5c:	subs	r5, r1, #0
   14a60:	ldr	r3, [r4]
   14a64:	str	r3, [sp, #4]
   14a68:	beq	14a84 <ftello64@plt+0xd30>
   14a6c:	mov	r6, r0
   14a70:	mov	r1, #2
   14a74:	mov	r0, r5
   14a78:	bl	133d0 <gcry_mpi_get_flag@plt>
   14a7c:	cmp	r0, #0
   14a80:	bne	14aa0 <ftello64@plt+0xd4c>
   14a84:	mov	r0, #0
   14a88:	ldr	r2, [sp, #4]
   14a8c:	ldr	r3, [r4]
   14a90:	cmp	r2, r3
   14a94:	bne	14ad0 <ftello64@plt+0xd7c>
   14a98:	add	sp, sp, #8
   14a9c:	pop	{r4, r5, r6, pc}
   14aa0:	mov	r1, sp
   14aa4:	mov	r0, r5
   14aa8:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   14aac:	subs	r1, r0, #0
   14ab0:	moveq	r0, r1
   14ab4:	beq	14a88 <ftello64@plt+0xd34>
   14ab8:	ldr	r2, [sp]
   14abc:	mov	r0, r6
   14ac0:	add	r2, r2, #7
   14ac4:	lsr	r2, r2, #3
   14ac8:	bl	569d4 <ftello64@plt+0x42c80>
   14acc:	b	14a88 <ftello64@plt+0xd34>
   14ad0:	bl	134b4 <__stack_chk_fail@plt>
   14ad4:	andeq	r6, r7, r8, ror #19
   14ad8:	push	{r4, r5, r6, lr}
   14adc:	sub	sp, sp, #2064	; 0x810
   14ae0:	ldr	r5, [pc, #532]	; 14cfc <ftello64@plt+0xfa8>
   14ae4:	sub	sp, sp, #8
   14ae8:	mov	r4, r1
   14aec:	ldr	r3, [r5]
   14af0:	mov	r6, r0
   14af4:	mov	r0, r1
   14af8:	mov	r1, #2
   14afc:	str	r3, [sp, #2068]	; 0x814
   14b00:	bl	133d0 <gcry_mpi_get_flag@plt>
   14b04:	cmp	r0, #0
   14b08:	beq	14bac <ftello64@plt+0xe58>
   14b0c:	mov	r0, r4
   14b10:	add	r1, sp, #12
   14b14:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   14b18:	subs	r4, r0, #0
   14b1c:	beq	14c18 <ftello64@plt+0xec4>
   14b20:	ldr	r3, [sp, #12]
   14b24:	cmp	r3, #7
   14b28:	bls	14b60 <ftello64@plt+0xe0c>
   14b2c:	ldrb	r1, [r4]
   14b30:	cmp	r1, #0
   14b34:	bne	14c38 <ftello64@plt+0xee4>
   14b38:	add	r2, r4, #1
   14b3c:	b	14b4c <ftello64@plt+0xdf8>
   14b40:	ldrb	r1, [r2], #1
   14b44:	cmp	r1, #0
   14b48:	bne	14c38 <ftello64@plt+0xee4>
   14b4c:	sub	r3, r3, #8
   14b50:	cmp	r3, #7
   14b54:	str	r3, [sp, #12]
   14b58:	mov	r4, r2
   14b5c:	bhi	14b40 <ftello64@plt+0xdec>
   14b60:	rev16	r3, r3
   14b64:	add	r1, sp, #16
   14b68:	mov	r2, #2
   14b6c:	mov	r0, r6
   14b70:	strh	r3, [sp, #16]
   14b74:	bl	569d4 <ftello64@plt+0x42c80>
   14b78:	adds	r3, r4, #0
   14b7c:	movne	r3, #1
   14b80:	cmp	r0, #0
   14b84:	movne	r3, #0
   14b88:	cmp	r3, #0
   14b8c:	bne	14bfc <ftello64@plt+0xea8>
   14b90:	ldr	r2, [sp, #2068]	; 0x814
   14b94:	ldr	r3, [r5]
   14b98:	cmp	r2, r3
   14b9c:	bne	14cf8 <ftello64@plt+0xfa4>
   14ba0:	add	sp, sp, #2064	; 0x810
   14ba4:	add	sp, sp, #8
   14ba8:	pop	{r4, r5, r6, pc}
   14bac:	ldr	ip, [pc, #332]	; 14d00 <ftello64@plt+0xfac>
   14bb0:	str	r4, [sp]
   14bb4:	add	r3, sp, #12
   14bb8:	add	r1, sp, #16
   14bbc:	mov	r2, ip
   14bc0:	mov	r0, #2
   14bc4:	str	ip, [sp, #12]
   14bc8:	bl	133b8 <gcry_mpi_print@plt>
   14bcc:	cmp	r0, #0
   14bd0:	beq	14cdc <ftello64@plt+0xf88>
   14bd4:	uxth	r3, r0
   14bd8:	cmp	r3, #66	; 0x42
   14bdc:	bne	14b90 <ftello64@plt+0xe3c>
   14be0:	mov	r0, r4
   14be4:	bl	131c0 <gcry_mpi_get_nbits@plt>
   14be8:	mov	r1, r0
   14bec:	ldr	r0, [pc, #272]	; 14d04 <ftello64@plt+0xfb0>
   14bf0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   14bf4:	ldr	r0, [pc, #268]	; 14d08 <ftello64@plt+0xfb4>
   14bf8:	b	14b90 <ftello64@plt+0xe3c>
   14bfc:	ldr	r2, [sp, #12]
   14c00:	mov	r1, r4
   14c04:	add	r2, r2, #7
   14c08:	mov	r0, r6
   14c0c:	lsr	r2, r2, #3
   14c10:	bl	569d4 <ftello64@plt+0x42c80>
   14c14:	b	14b90 <ftello64@plt+0xe3c>
   14c18:	ldrh	r3, [sp, #12]
   14c1c:	mov	r0, r6
   14c20:	add	r1, sp, #16
   14c24:	rev16	r3, r3
   14c28:	mov	r2, #2
   14c2c:	strh	r3, [sp, #16]
   14c30:	bl	569d4 <ftello64@plt+0x42c80>
   14c34:	b	14b90 <ftello64@plt+0xe3c>
   14c38:	tst	r1, #128	; 0x80
   14c3c:	bne	14cf0 <ftello64@plt+0xf9c>
   14c40:	sub	r2, r3, #1
   14c44:	str	r2, [sp, #12]
   14c48:	ldrb	r1, [r4]
   14c4c:	tst	r1, #64	; 0x40
   14c50:	bne	14cd4 <ftello64@plt+0xf80>
   14c54:	sub	r2, r3, #2
   14c58:	str	r2, [sp, #12]
   14c5c:	ldrb	r1, [r4]
   14c60:	tst	r1, #32
   14c64:	bne	14cd4 <ftello64@plt+0xf80>
   14c68:	sub	r2, r3, #3
   14c6c:	str	r2, [sp, #12]
   14c70:	ldrb	r1, [r4]
   14c74:	tst	r1, #16
   14c78:	bne	14cd4 <ftello64@plt+0xf80>
   14c7c:	sub	r2, r3, #4
   14c80:	str	r2, [sp, #12]
   14c84:	ldrb	r1, [r4]
   14c88:	tst	r1, #8
   14c8c:	bne	14cd4 <ftello64@plt+0xf80>
   14c90:	sub	r2, r3, #5
   14c94:	str	r2, [sp, #12]
   14c98:	ldrb	r1, [r4]
   14c9c:	tst	r1, #4
   14ca0:	bne	14cd4 <ftello64@plt+0xf80>
   14ca4:	sub	r2, r3, #6
   14ca8:	str	r2, [sp, #12]
   14cac:	ldrb	r1, [r4]
   14cb0:	tst	r1, #2
   14cb4:	bne	14cd4 <ftello64@plt+0xf80>
   14cb8:	sub	r2, r3, #7
   14cbc:	str	r2, [sp, #12]
   14cc0:	ldrb	r1, [r4]
   14cc4:	tst	r1, #1
   14cc8:	subeq	r3, r3, #8
   14ccc:	streq	r3, [sp, #12]
   14cd0:	beq	14b60 <ftello64@plt+0xe0c>
   14cd4:	mov	r3, r2
   14cd8:	b	14b60 <ftello64@plt+0xe0c>
   14cdc:	add	r1, sp, #16
   14ce0:	mov	r0, r6
   14ce4:	ldr	r2, [sp, #12]
   14ce8:	bl	569d4 <ftello64@plt+0x42c80>
   14cec:	b	14b90 <ftello64@plt+0xe3c>
   14cf0:	ldr	r3, [sp, #12]
   14cf4:	b	14b60 <ftello64@plt+0xe0c>
   14cf8:	bl	134b4 <__stack_chk_fail@plt>
   14cfc:	andeq	r6, r7, r8, ror #19
   14d00:	andeq	r0, r0, r2, lsl #16
   14d04:			; <UNDEFINED> instruction: 0x0005b9bc
   14d08:	andeq	r0, r0, #67	; 0x43
   14d0c:	push	{r4, r5, r6, lr}
   14d10:	sub	sp, sp, #8
   14d14:	ldr	r4, [pc, #112]	; 14d8c <ftello64@plt+0x1038>
   14d18:	mov	r5, r1
   14d1c:	mov	r6, r0
   14d20:	ldr	r3, [r4]
   14d24:	mov	r0, r1
   14d28:	mov	r1, #2
   14d2c:	str	r3, [sp, #4]
   14d30:	bl	133d0 <gcry_mpi_get_flag@plt>
   14d34:	cmp	r0, #0
   14d38:	ldreq	r0, [pc, #80]	; 14d90 <ftello64@plt+0x103c>
   14d3c:	bne	14d58 <ftello64@plt+0x1004>
   14d40:	ldr	r2, [sp, #4]
   14d44:	ldr	r3, [r4]
   14d48:	cmp	r2, r3
   14d4c:	bne	14d88 <ftello64@plt+0x1034>
   14d50:	add	sp, sp, #8
   14d54:	pop	{r4, r5, r6, pc}
   14d58:	mov	r1, sp
   14d5c:	mov	r0, r5
   14d60:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   14d64:	subs	r1, r0, #0
   14d68:	moveq	r0, r1
   14d6c:	beq	14d40 <ftello64@plt+0xfec>
   14d70:	ldr	r2, [sp]
   14d74:	mov	r0, r6
   14d78:	add	r2, r2, #7
   14d7c:	lsr	r2, r2, #3
   14d80:	bl	569d4 <ftello64@plt+0x42c80>
   14d84:	b	14d40 <ftello64@plt+0xfec>
   14d88:	bl	134b4 <__stack_chk_fail@plt>
   14d8c:	andeq	r6, r7, r8, ror #19
   14d90:	andeq	r0, r0, #30
   14d94:	ldr	r3, [pc, #3784]	; 15c64 <ftello64@plt+0x1f10>
   14d98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d9c:	sub	sp, sp, #20
   14da0:	ldr	r8, [pc, #3776]	; 15c68 <ftello64@plt+0x1f14>
   14da4:	ldr	r2, [r3, #8]
   14da8:	mov	r7, r0
   14dac:	ldr	r3, [r8]
   14db0:	tst	r2, #1
   14db4:	mov	r5, r1
   14db8:	str	r3, [sp, #12]
   14dbc:	bne	14e14 <ftello64@plt+0x10c0>
   14dc0:	ldr	r4, [r5, #4]
   14dc4:	cmp	r4, #0
   14dc8:	beq	15a3c <ftello64@plt+0x1ce8>
   14dcc:	ldr	r5, [r5]
   14dd0:	sub	r3, r5, #6
   14dd4:	cmp	r3, #12
   14dd8:	ldrls	pc, [pc, r3, lsl #2]
   14ddc:	b	15150 <ftello64@plt+0x13fc>
   14de0:	andeq	r4, r1, ip, asr lr
   14de4:	andeq	r5, r1, r0, asr r1
   14de8:	andeq	r4, r1, r0, ror lr
   14dec:	ldrdeq	r4, [r1], -r0
   14df0:	andeq	r5, r1, r0, asr r1
   14df4:	strdeq	r4, [r1], -r8
   14df8:	andeq	r5, r1, r0, asr r1
   14dfc:	strdeq	r5, [r1], -ip
   14e00:	andeq	r4, r1, r4, lsr #28
   14e04:	andeq	r5, r1, r0, asr r1
   14e08:	andeq	r5, r1, r0, asr r1
   14e0c:	andeq	r5, r1, r0, asr r1
   14e10:	ldrdeq	r4, [r1], -r0
   14e14:	ldr	r1, [r1]
   14e18:	ldr	r0, [pc, #3660]	; 15c6c <ftello64@plt+0x1f18>
   14e1c:	bl	4ec70 <ftello64@plt+0x3af1c>
   14e20:	b	14dc0 <ftello64@plt+0x106c>
   14e24:	ldr	r3, [r4, #100]	; 0x64
   14e28:	cmp	r3, #0
   14e2c:	movne	r6, #156	; 0x9c
   14e30:	moveq	r6, #184	; 0xb8
   14e34:	bl	55df8 <ftello64@plt+0x420a4>
   14e38:	ldrb	r1, [r4, #29]
   14e3c:	tst	r1, #251	; 0xfb
   14e40:	mov	r9, r0
   14e44:	beq	153c8 <ftello64@plt+0x1674>
   14e48:	ldr	r3, [pc, #3616]	; 15c70 <ftello64@plt+0x1f1c>
   14e4c:	mov	r2, #476	; 0x1dc
   14e50:	ldr	r1, [pc, #3612]	; 15c74 <ftello64@plt+0x1f20>
   14e54:	ldr	r0, [pc, #3612]	; 15c78 <ftello64@plt+0x1f24>
   14e58:	bl	4eeac <ftello64@plt+0x3b158>
   14e5c:	ldr	r3, [r4, #100]	; 0x64
   14e60:	cmp	r3, #0
   14e64:	moveq	r6, #152	; 0x98
   14e68:	movne	r6, #148	; 0x94
   14e6c:	b	14e34 <ftello64@plt+0x10e0>
   14e70:	ldrb	r3, [r4, #4]
   14e74:	cmp	r3, #0
   14e78:	moveq	r6, #160	; 0xa0
   14e7c:	bne	15748 <ftello64@plt+0x19f4>
   14e80:	asr	r3, r6, #2
   14e84:	and	r3, r3, #15
   14e88:	cmp	r3, #8
   14e8c:	bne	15a54 <ftello64@plt+0x1d00>
   14e90:	mov	r3, #0
   14e94:	mov	r1, r6
   14e98:	mov	r2, r3
   14e9c:	mov	r0, r7
   14ea0:	bl	1474c <ftello64@plt+0x9f8>
   14ea4:	ldrb	r1, [r4, #5]
   14ea8:	mov	r0, r7
   14eac:	bl	56944 <ftello64@plt+0x42bf0>
   14eb0:	mov	r5, #0
   14eb4:	ldr	r2, [sp, #12]
   14eb8:	ldr	r3, [r8]
   14ebc:	mov	r0, r5
   14ec0:	cmp	r2, r3
   14ec4:	bne	15a50 <ftello64@plt+0x1cfc>
   14ec8:	add	sp, sp, #20
   14ecc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ed0:	ldrb	r3, [r4, #8]
   14ed4:	adds	r3, r3, #0
   14ed8:	movne	r3, #1
   14edc:	cmp	r5, #15
   14ee0:	orrgt	r3, r3, #1
   14ee4:	cmp	r3, #0
   14ee8:	beq	15b70 <ftello64@plt+0x1e1c>
   14eec:	uxtb	r6, r5
   14ef0:	sub	r3, r5, #1
   14ef4:	orr	r6, r6, #192	; 0xc0
   14ef8:	cmp	r3, #60	; 0x3c
   14efc:	ldrls	pc, [pc, r3, lsl #2]
   14f00:	b	156d4 <ftello64@plt+0x1980>
   14f04:	muleq	r1, r0, r5
   14f08:	andeq	r5, r1, r0, ror r2
   14f0c:	andeq	r5, r1, r0, ror #9
   14f10:	strdeq	r5, [r1], -r4
   14f14:	andeq	r5, r1, ip, asr #12
   14f18:	andeq	r5, r1, ip, asr #12
   14f1c:	andeq	r5, r1, ip, asr #12
   14f20:	andeq	r5, r1, ip, asr #14
   14f24:	andeq	r5, r1, r8, lsr #3
   14f28:	ldrdeq	r5, [r1], -r4
   14f2c:	andeq	r5, r1, r8, asr r7
   14f30:	andeq	r5, r1, r4, asr #12
   14f34:	andeq	r5, r1, r8, ror r6
   14f38:	andeq	r5, r1, ip, asr #12
   14f3c:	ldrdeq	r5, [r1], -r4
   14f40:	andeq	r5, r1, r4, asr #12
   14f44:	andeq	r5, r1, r8, ror r6
   14f48:	andeq	r5, r1, r8, asr r1
   14f4c:	ldrdeq	r5, [r1], -r4
   14f50:	ldrdeq	r5, [r1], -r4
   14f54:	ldrdeq	r5, [r1], -r4
   14f58:	ldrdeq	r5, [r1], -r4
   14f5c:	ldrdeq	r5, [r1], -r4
   14f60:	ldrdeq	r5, [r1], -r4
   14f64:	ldrdeq	r5, [r1], -r4
   14f68:	ldrdeq	r5, [r1], -r4
   14f6c:	ldrdeq	r5, [r1], -r4
   14f70:	ldrdeq	r5, [r1], -r4
   14f74:	ldrdeq	r5, [r1], -r4
   14f78:	ldrdeq	r5, [r1], -r4
   14f7c:	ldrdeq	r5, [r1], -r4
   14f80:	ldrdeq	r5, [r1], -r4
   14f84:	ldrdeq	r5, [r1], -r4
   14f88:	ldrdeq	r5, [r1], -r4
   14f8c:	ldrdeq	r5, [r1], -r4
   14f90:	ldrdeq	r5, [r1], -r4
   14f94:	ldrdeq	r5, [r1], -r4
   14f98:	ldrdeq	r5, [r1], -r4
   14f9c:	ldrdeq	r5, [r1], -r4
   14fa0:	ldrdeq	r5, [r1], -r4
   14fa4:	ldrdeq	r5, [r1], -r4
   14fa8:	ldrdeq	r5, [r1], -r4
   14fac:	ldrdeq	r5, [r1], -r4
   14fb0:	ldrdeq	r5, [r1], -r4
   14fb4:	ldrdeq	r5, [r1], -r4
   14fb8:	ldrdeq	r5, [r1], -r4
   14fbc:	ldrdeq	r5, [r1], -r4
   14fc0:	ldrdeq	r5, [r1], -r4
   14fc4:	ldrdeq	r5, [r1], -r4
   14fc8:	ldrdeq	r5, [r1], -r4
   14fcc:	ldrdeq	r5, [r1], -r4
   14fd0:	ldrdeq	r5, [r1], -r4
   14fd4:	ldrdeq	r5, [r1], -r4
   14fd8:	ldrdeq	r5, [r1], -r4
   14fdc:	ldrdeq	r5, [r1], -r4
   14fe0:	ldrdeq	r5, [r1], -r4
   14fe4:	ldrdeq	r5, [r1], -r4
   14fe8:	ldrdeq	r5, [r1], -r4
   14fec:	ldrdeq	r5, [r1], -r4
   14ff0:	ldrdeq	r5, [r1], -r4
   14ff4:	andeq	r5, r1, r4, asr #12
   14ff8:	ldrb	r3, [r4, #8]
   14ffc:	cmp	r3, #0
   15000:	moveq	r6, #172	; 0xac
   15004:	bne	15754 <ftello64@plt+0x1a00>
   15008:	asr	r3, r6, #2
   1500c:	and	r3, r3, #15
   15010:	mov	r9, #0
   15014:	cmp	r3, #11
   15018:	bne	15aa4 <ftello64@plt+0x1d50>
   1501c:	ldr	r3, [r4, #20]
   15020:	ldr	r2, [r4]
   15024:	cmp	r3, #255	; 0xff
   15028:	movgt	r3, #255	; 0xff
   1502c:	strgt	r3, [r4, #20]
   15030:	cmp	r2, #0
   15034:	addne	r2, r2, #6
   15038:	ldrne	r3, [r4, #20]
   1503c:	mov	r1, r6
   15040:	addne	r2, r2, r3
   15044:	mov	r0, r7
   15048:	mov	r3, #0
   1504c:	bl	1474c <ftello64@plt+0x9f8>
   15050:	ldr	r1, [r4, #12]
   15054:	sub	r3, r1, #108	; 0x6c
   15058:	bics	r3, r3, #9
   1505c:	movne	r2, #1
   15060:	moveq	r2, #0
   15064:	cmp	r1, #98	; 0x62
   15068:	cmpne	r1, #49	; 0x31
   1506c:	movne	r3, #1
   15070:	moveq	r3, #0
   15074:	tst	r2, r3
   15078:	bne	15a90 <ftello64@plt+0x1d3c>
   1507c:	mov	r0, r7
   15080:	bl	56944 <ftello64@plt+0x42bf0>
   15084:	ldr	r1, [r4, #20]
   15088:	mov	r0, r7
   1508c:	bl	56944 <ftello64@plt+0x42bf0>
   15090:	ldr	r2, [r4, #20]
   15094:	add	r1, r4, #24
   15098:	mov	r0, r7
   1509c:	bl	569d4 <ftello64@plt+0x42c80>
   150a0:	ldr	r1, [r4, #16]
   150a4:	mov	r0, r7
   150a8:	bl	145c0 <ftello64@plt+0x86c>
   150ac:	subs	r5, r0, #0
   150b0:	bne	14eb4 <ftello64@plt+0x1160>
   150b4:	ldr	r1, [r4, #4]
   150b8:	cmp	r1, #0
   150bc:	beq	14eb4 <ftello64@plt+0x1160>
   150c0:	mov	r0, r7
   150c4:	bl	574c8 <ftello64@plt+0x43774>
   150c8:	cmp	r9, #0
   150cc:	ldr	r2, [r4]
   150d0:	mov	r6, r0
   150d4:	beq	150e0 <ftello64@plt+0x138c>
   150d8:	cmp	r2, #0
   150dc:	beq	159c4 <ftello64@plt+0x1c70>
   150e0:	cmp	r2, #0
   150e4:	cmpne	r6, r2
   150e8:	beq	14eb4 <ftello64@plt+0x1160>
   150ec:	mov	r1, r6
   150f0:	ldr	r0, [pc, #2948]	; 15c7c <ftello64@plt+0x1f28>
   150f4:	bl	4eb24 <ftello64@plt+0x3add0>
   150f8:	b	14eb4 <ftello64@plt+0x1160>
   150fc:	ldr	r3, [r4, #16]
   15100:	cmp	r3, #0
   15104:	moveq	r6, #180	; 0xb4
   15108:	beq	15694 <ftello64@plt+0x1940>
   1510c:	mov	r6, #209	; 0xd1
   15110:	ldr	r2, [r4, #20]
   15114:	ldr	r3, [pc, #2916]	; 15c80 <ftello64@plt+0x1f2c>
   15118:	cmp	r2, r3
   1511c:	bhi	15670 <ftello64@plt+0x191c>
   15120:	cmp	r2, #0
   15124:	mov	r1, r6
   15128:	moveq	r3, #2
   1512c:	movne	r3, #0
   15130:	mov	r0, r7
   15134:	bl	1474c <ftello64@plt+0x9f8>
   15138:	mov	r0, r7
   1513c:	ldr	r2, [r4, #20]
   15140:	ldr	r1, [r4, #16]
   15144:	bl	569d4 <ftello64@plt+0x42c80>
   15148:	mov	r5, r0
   1514c:	b	14eb4 <ftello64@plt+0x1160>
   15150:	mov	r3, #0
   15154:	b	14edc <ftello64@plt+0x1188>
   15158:	ldrb	r3, [r4, #10]
   1515c:	cmp	r3, #0
   15160:	beq	15acc <ftello64@plt+0x1d78>
   15164:	and	r5, r5, #63	; 0x3f
   15168:	cmp	r5, #18
   1516c:	bne	15af4 <ftello64@plt+0x1da0>
   15170:	ldr	r2, [r4]
   15174:	mov	r1, r6
   15178:	cmp	r2, #0
   1517c:	addne	r2, r2, #23
   15180:	ldrne	r3, [r4, #4]
   15184:	mov	r0, r7
   15188:	addne	r2, r2, r3
   1518c:	mov	r3, #0
   15190:	bl	1474c <ftello64@plt+0x9f8>
   15194:	mov	r0, r7
   15198:	mov	r1, #1
   1519c:	bl	56944 <ftello64@plt+0x42bf0>
   151a0:	mov	r5, #0
   151a4:	b	14eb4 <ftello64@plt+0x1160>
   151a8:	ldrb	r3, [r4, #10]
   151ac:	cmp	r3, #0
   151b0:	bne	15ae0 <ftello64@plt+0x1d8c>
   151b4:	tst	r6, #64	; 0x40
   151b8:	asreq	r3, r6, #2
   151bc:	andne	r3, r6, #63	; 0x3f
   151c0:	andeq	r3, r3, #15
   151c4:	cmp	r3, #9
   151c8:	bne	15b38 <ftello64@plt+0x1de4>
   151cc:	ldr	r2, [r4]
   151d0:	mov	r1, r6
   151d4:	cmp	r2, #0
   151d8:	mov	r0, r7
   151dc:	ldrne	r3, [r4, #4]
   151e0:	mov	r5, #0
   151e4:	addne	r2, r2, r3
   151e8:	mov	r3, #0
   151ec:	bl	1474c <ftello64@plt+0x9f8>
   151f0:	b	14eb4 <ftello64@plt+0x1160>
   151f4:	and	r5, r5, #63	; 0x3f
   151f8:	cmp	r5, #4
   151fc:	bne	15b24 <ftello64@plt+0x1dd0>
   15200:	mov	r3, #0
   15204:	mov	r2, #13
   15208:	mov	r1, r6
   1520c:	mov	r0, r7
   15210:	bl	1474c <ftello64@plt+0x9f8>
   15214:	mov	r1, #3
   15218:	mov	r0, r7
   1521c:	bl	56944 <ftello64@plt+0x42bf0>
   15220:	ldrb	r1, [r4, #8]
   15224:	mov	r0, r7
   15228:	bl	56944 <ftello64@plt+0x42bf0>
   1522c:	ldrb	r1, [r4, #9]
   15230:	mov	r0, r7
   15234:	bl	56944 <ftello64@plt+0x42bf0>
   15238:	ldrb	r1, [r4, #10]
   1523c:	mov	r0, r7
   15240:	bl	56944 <ftello64@plt+0x42bf0>
   15244:	ldr	r1, [r4]
   15248:	mov	r0, r7
   1524c:	bl	145c0 <ftello64@plt+0x86c>
   15250:	ldr	r1, [r4, #4]
   15254:	mov	r0, r7
   15258:	bl	145c0 <ftello64@plt+0x86c>
   1525c:	ldrb	r1, [r4, #11]
   15260:	mov	r0, r7
   15264:	bl	56944 <ftello64@plt+0x42bf0>
   15268:	mov	r5, #0
   1526c:	b	14eb4 <ftello64@plt+0x1160>
   15270:	bl	55df8 <ftello64@plt+0x420a4>
   15274:	mov	r9, r0
   15278:	ldrb	r1, [r4, #20]
   1527c:	cmp	r1, #3
   15280:	cmpne	r1, #0
   15284:	beq	154a8 <ftello64@plt+0x1754>
   15288:	mov	r0, r9
   1528c:	bl	56944 <ftello64@plt+0x42bf0>
   15290:	ldrb	r3, [r4, #20]
   15294:	cmp	r3, #3
   15298:	bls	158bc <ftello64@plt+0x1b68>
   1529c:	ldrb	r1, [r4, #21]
   152a0:	mov	r0, r9
   152a4:	bl	56944 <ftello64@plt+0x42bf0>
   152a8:	ldrb	r3, [r4, #20]
   152ac:	cmp	r3, #3
   152b0:	bls	15884 <ftello64@plt+0x1b30>
   152b4:	ldrb	r1, [r4, #22]
   152b8:	mov	r0, r9
   152bc:	bl	56944 <ftello64@plt+0x42bf0>
   152c0:	ldrb	r1, [r4, #23]
   152c4:	mov	r0, r9
   152c8:	bl	56944 <ftello64@plt+0x42bf0>
   152cc:	ldrb	r3, [r4, #20]
   152d0:	cmp	r3, #3
   152d4:	bls	15348 <ftello64@plt+0x15f4>
   152d8:	ldr	r1, [r4, #52]	; 0x34
   152dc:	cmp	r1, #0
   152e0:	beq	15938 <ftello64@plt+0x1be4>
   152e4:	ldr	r5, [r1, #4]
   152e8:	mov	r0, r9
   152ec:	uxth	r1, r5
   152f0:	bl	145fc <ftello64@plt+0x8a8>
   152f4:	cmp	r5, #0
   152f8:	beq	15310 <ftello64@plt+0x15bc>
   152fc:	ldr	r1, [r4, #52]	; 0x34
   15300:	mov	r2, r5
   15304:	add	r1, r1, #8
   15308:	mov	r0, r9
   1530c:	bl	569d4 <ftello64@plt+0x42c80>
   15310:	ldr	r1, [r4, #56]	; 0x38
   15314:	cmp	r1, #0
   15318:	beq	1592c <ftello64@plt+0x1bd8>
   1531c:	ldr	r5, [r1, #4]
   15320:	mov	r0, r9
   15324:	uxth	r1, r5
   15328:	bl	145fc <ftello64@plt+0x8a8>
   1532c:	cmp	r5, #0
   15330:	beq	15348 <ftello64@plt+0x15f4>
   15334:	ldr	r1, [r4, #56]	; 0x38
   15338:	mov	r2, r5
   1533c:	add	r1, r1, #8
   15340:	mov	r0, r9
   15344:	bl	569d4 <ftello64@plt+0x42c80>
   15348:	ldrb	r1, [r4, #60]	; 0x3c
   1534c:	mov	r0, r9
   15350:	bl	56944 <ftello64@plt+0x42bf0>
   15354:	ldrb	r1, [r4, #61]	; 0x3d
   15358:	mov	r0, r9
   1535c:	bl	56944 <ftello64@plt+0x42bf0>
   15360:	ldrb	r0, [r4, #22]
   15364:	bl	2de68 <ftello64@plt+0x1a114>
   15368:	subs	r3, r0, #0
   1536c:	str	r3, [sp, #4]
   15370:	beq	156dc <ftello64@plt+0x1988>
   15374:	ble	156e8 <ftello64@plt+0x1994>
   15378:	add	fp, r4, #64	; 0x40
   1537c:	mov	sl, #0
   15380:	ldr	r1, [fp], #4
   15384:	mov	r0, r9
   15388:	bl	14ad8 <ftello64@plt+0xd84>
   1538c:	ldr	r2, [sp, #4]
   15390:	add	sl, sl, #1
   15394:	cmp	r2, sl
   15398:	movle	r2, #0
   1539c:	movgt	r2, #1
   153a0:	cmp	r0, #0
   153a4:	movne	r2, #0
   153a8:	cmp	r2, #0
   153ac:	mov	r5, r0
   153b0:	bne	15380 <ftello64@plt+0x162c>
   153b4:	cmp	r0, #0
   153b8:	beq	156e8 <ftello64@plt+0x1994>
   153bc:	mov	r0, r9
   153c0:	bl	55bd8 <ftello64@plt+0x41e84>
   153c4:	b	14eb4 <ftello64@plt+0x1160>
   153c8:	asr	r3, r6, #2
   153cc:	and	r3, r3, #15
   153d0:	sub	r2, r3, #5
   153d4:	cmp	r3, #14
   153d8:	cmpne	r2, #2
   153dc:	bhi	15ab8 <ftello64@plt+0x1d64>
   153e0:	cmp	r1, #0
   153e4:	moveq	r1, #4
   153e8:	mov	r0, r9
   153ec:	bl	56944 <ftello64@plt+0x42bf0>
   153f0:	ldr	r1, [r4]
   153f4:	mov	r0, r9
   153f8:	bl	145c0 <ftello64@plt+0x86c>
   153fc:	ldrb	r1, [r4, #31]
   15400:	mov	r0, r9
   15404:	bl	56944 <ftello64@plt+0x42bf0>
   15408:	ldrb	r0, [r4, #31]
   1540c:	bl	2de48 <ftello64@plt+0x1a0f4>
   15410:	str	r0, [sp, #4]
   15414:	ldrb	r0, [r4, #31]
   15418:	bl	2de28 <ftello64@plt+0x1a0d4>
   1541c:	subs	sl, r0, #0
   15420:	beq	1591c <ftello64@plt+0x1bc8>
   15424:	ldr	r3, [sp, #4]
   15428:	cmp	r3, sl
   1542c:	ble	15b10 <ftello64@plt+0x1dbc>
   15430:	cmp	sl, #0
   15434:	mov	r5, #0
   15438:	addgt	fp, r4, #104	; 0x68
   1543c:	bgt	1546c <ftello64@plt+0x1718>
   15440:	b	15768 <ftello64@plt+0x1a14>
   15444:	bics	r3, r5, #2
   15448:	bne	15498 <ftello64@plt+0x1744>
   1544c:	ldr	r1, [fp, r5, lsl #2]
   15450:	mov	r0, r9
   15454:	bl	14d0c <ftello64@plt+0xfb8>
   15458:	cmp	r0, #0
   1545c:	bne	15588 <ftello64@plt+0x1834>
   15460:	add	r5, r5, #1
   15464:	cmp	sl, r5
   15468:	beq	15764 <ftello64@plt+0x1a10>
   1546c:	ldrb	r1, [r4, #31]
   15470:	cmp	r1, #22
   15474:	cmpne	r1, #19
   15478:	moveq	r2, #1
   1547c:	movne	r2, #0
   15480:	cmp	r5, #0
   15484:	movne	r2, #0
   15488:	cmp	r2, #0
   1548c:	bne	1544c <ftello64@plt+0x16f8>
   15490:	cmp	r1, #18
   15494:	beq	15444 <ftello64@plt+0x16f0>
   15498:	ldr	r1, [fp, r5, lsl #2]
   1549c:	mov	r0, r9
   154a0:	bl	14ad8 <ftello64@plt+0xd84>
   154a4:	b	15458 <ftello64@plt+0x1704>
   154a8:	mov	r1, #3
   154ac:	mov	r0, r9
   154b0:	bl	56944 <ftello64@plt+0x42bf0>
   154b4:	ldr	r3, [r4, #52]	; 0x34
   154b8:	cmp	r3, #0
   154bc:	bne	15a7c <ftello64@plt+0x1d28>
   154c0:	ldr	r3, [r4, #56]	; 0x38
   154c4:	cmp	r3, #0
   154c8:	beq	15290 <ftello64@plt+0x153c>
   154cc:	ldr	r3, [pc, #1968]	; 15c84 <ftello64@plt+0x1f30>
   154d0:	ldr	r2, [pc, #1968]	; 15c88 <ftello64@plt+0x1f34>
   154d4:	ldr	r1, [pc, #1944]	; 15c74 <ftello64@plt+0x1f20>
   154d8:	ldr	r0, [pc, #1964]	; 15c8c <ftello64@plt+0x1f38>
   154dc:	bl	4eeac <ftello64@plt+0x3b158>
   154e0:	bl	55df8 <ftello64@plt+0x420a4>
   154e4:	and	r5, r5, #63	; 0x3f
   154e8:	mov	r9, r0
   154ec:	cmp	r5, #3
   154f0:	bne	15c50 <ftello64@plt+0x1efc>
   154f4:	ldrb	r3, [r4]
   154f8:	cmp	r3, #4
   154fc:	bne	15c3c <ftello64@plt+0x1ee8>
   15500:	ldr	r1, [r4, #4]
   15504:	cmp	r1, #0
   15508:	blt	15b08 <ftello64@plt+0x1db4>
   1550c:	cmp	r1, #1
   15510:	ble	1551c <ftello64@plt+0x17c8>
   15514:	cmp	r1, #3
   15518:	bne	15b08 <ftello64@plt+0x1db4>
   1551c:	mov	r1, #4
   15520:	mov	r0, r9
   15524:	bl	56944 <ftello64@plt+0x42bf0>
   15528:	ldrb	r1, [r4, #1]
   1552c:	mov	r0, r9
   15530:	bl	56944 <ftello64@plt+0x42bf0>
   15534:	ldr	r1, [r4, #4]
   15538:	mov	r0, r9
   1553c:	bl	56944 <ftello64@plt+0x42bf0>
   15540:	ldrb	r1, [r4, #8]
   15544:	mov	r0, r9
   15548:	bl	56944 <ftello64@plt+0x42bf0>
   1554c:	ldr	r3, [r4, #4]
   15550:	bic	r3, r3, #2
   15554:	cmp	r3, #1
   15558:	beq	158dc <ftello64@plt+0x1b88>
   1555c:	ldrb	r2, [r4, #24]
   15560:	cmp	r2, #0
   15564:	bne	158cc <ftello64@plt+0x1b78>
   15568:	mov	r1, r6
   1556c:	mov	r3, #0
   15570:	ldr	r2, [r9, #44]	; 0x2c
   15574:	mov	r0, r7
   15578:	bl	1474c <ftello64@plt+0x9f8>
   1557c:	mov	r1, r9
   15580:	mov	r0, r7
   15584:	bl	57604 <ftello64@plt+0x438b0>
   15588:	mov	r5, r0
   1558c:	b	153bc <ftello64@plt+0x1668>
   15590:	bl	55df8 <ftello64@plt+0x420a4>
   15594:	mov	r9, r0
   15598:	mov	r1, #3
   1559c:	mov	r0, r9
   155a0:	bl	56944 <ftello64@plt+0x42bf0>
   155a4:	ldrb	r3, [r4, #10]
   155a8:	cmp	r3, #0
   155ac:	beq	1572c <ftello64@plt+0x19d8>
   155b0:	mov	r1, #0
   155b4:	mov	r0, r9
   155b8:	bl	145c0 <ftello64@plt+0x86c>
   155bc:	mov	r1, #0
   155c0:	mov	r0, r9
   155c4:	bl	145c0 <ftello64@plt+0x86c>
   155c8:	ldrb	r1, [r4, #9]
   155cc:	mov	r0, r9
   155d0:	bl	56944 <ftello64@plt+0x42bf0>
   155d4:	ldrb	r0, [r4, #9]
   155d8:	bl	2de88 <ftello64@plt+0x1a134>
   155dc:	subs	sl, r0, #0
   155e0:	beq	158ac <ftello64@plt+0x1b58>
   155e4:	ble	15568 <ftello64@plt+0x1814>
   155e8:	mov	fp, #0
   155ec:	add	r3, r4, #12
   155f0:	str	r3, [sp, #4]
   155f4:	ldrb	r2, [r4, #9]
   155f8:	cmp	r2, #18
   155fc:	cmpeq	fp, #1
   15600:	beq	15908 <ftello64@plt+0x1bb4>
   15604:	ldr	r3, [sp, #4]
   15608:	mov	r0, r9
   1560c:	ldr	r1, [r3, fp, lsl #2]
   15610:	bl	14ad8 <ftello64@plt+0xd84>
   15614:	mov	r5, r0
   15618:	add	fp, fp, #1
   1561c:	cmp	sl, fp
   15620:	movle	r2, #0
   15624:	movgt	r2, #1
   15628:	cmp	r5, #0
   1562c:	movne	r2, #0
   15630:	cmp	r2, #0
   15634:	bne	155f4 <ftello64@plt+0x18a0>
   15638:	cmp	r5, #0
   1563c:	bne	153bc <ftello64@plt+0x1668>
   15640:	b	15568 <ftello64@plt+0x1814>
   15644:	mov	r5, #0
   15648:	b	14eb4 <ftello64@plt+0x1160>
   1564c:	bl	55df8 <ftello64@plt+0x420a4>
   15650:	ldrb	r1, [r4, #29]
   15654:	tst	r1, #251	; 0xfb
   15658:	mov	r9, r0
   1565c:	bne	14e48 <ftello64@plt+0x10f4>
   15660:	tst	r6, #64	; 0x40
   15664:	beq	153c8 <ftello64@plt+0x1674>
   15668:	and	r3, r6, #63	; 0x3f
   1566c:	b	153d0 <ftello64@plt+0x167c>
   15670:	ldr	r5, [pc, #1560]	; 15c90 <ftello64@plt+0x1f3c>
   15674:	b	14eb4 <ftello64@plt+0x1160>
   15678:	and	r3, r5, #63	; 0x3f
   1567c:	sub	r3, r3, #13
   15680:	bics	r3, r3, #4
   15684:	bne	15b5c <ftello64@plt+0x1e08>
   15688:	ldr	r3, [r4, #16]
   1568c:	cmp	r3, #0
   15690:	bne	15110 <ftello64@plt+0x13bc>
   15694:	ldr	r2, [r4, #4]
   15698:	ldr	r3, [pc, #1524]	; 15c94 <ftello64@plt+0x1f40>
   1569c:	cmp	r2, r3
   156a0:	bgt	15670 <ftello64@plt+0x191c>
   156a4:	cmp	r2, #0
   156a8:	mov	r1, r6
   156ac:	moveq	r3, #2
   156b0:	movne	r3, #0
   156b4:	mov	r0, r7
   156b8:	bl	1474c <ftello64@plt+0x9f8>
   156bc:	mov	r0, r7
   156c0:	ldr	r2, [r4, #4]
   156c4:	add	r1, r4, #76	; 0x4c
   156c8:	bl	569d4 <ftello64@plt+0x42c80>
   156cc:	mov	r5, r0
   156d0:	b	14eb4 <ftello64@plt+0x1160>
   156d4:	ldr	r0, [pc, #1468]	; 15c98 <ftello64@plt+0x1f44>
   156d8:	bl	4ec2c <ftello64@plt+0x3aed8>
   156dc:	ldr	r1, [r4, #64]	; 0x40
   156e0:	mov	r0, r9
   156e4:	bl	14a50 <ftello64@plt+0xcfc>
   156e8:	ldrb	r3, [r4, #22]
   156ec:	ldr	r5, [r9, #44]	; 0x2c
   156f0:	sub	r3, r3, #1
   156f4:	cmp	r3, #2
   156f8:	bhi	15708 <ftello64@plt+0x19b4>
   156fc:	ldrb	r3, [r4, #20]
   15700:	cmp	r3, #3
   15704:	bls	15944 <ftello64@plt+0x1bf0>
   15708:	mov	r2, r5
   1570c:	mov	r1, r6
   15710:	mov	r3, #0
   15714:	mov	r0, r7
   15718:	bl	1474c <ftello64@plt+0x9f8>
   1571c:	mov	r0, r7
   15720:	mov	r1, r9
   15724:	bl	57604 <ftello64@plt+0x438b0>
   15728:	b	15588 <ftello64@plt+0x1834>
   1572c:	ldr	r1, [r4]
   15730:	mov	r0, r9
   15734:	bl	145c0 <ftello64@plt+0x86c>
   15738:	ldr	r1, [r4, #4]
   1573c:	mov	r0, r9
   15740:	bl	145c0 <ftello64@plt+0x86c>
   15744:	b	155c8 <ftello64@plt+0x1874>
   15748:	mov	r6, #200	; 0xc8
   1574c:	and	r3, r6, #63	; 0x3f
   15750:	b	14e88 <ftello64@plt+0x1134>
   15754:	mov	r6, #203	; 0xcb
   15758:	mov	r9, #64	; 0x40
   1575c:	and	r3, r6, #63	; 0x3f
   15760:	b	15014 <ftello64@plt+0x12c0>
   15764:	mov	r5, sl
   15768:	ldr	fp, [r4, #100]	; 0x64
   1576c:	cmp	fp, #0
   15770:	beq	15568 <ftello64@plt+0x1814>
   15774:	ldrb	r2, [fp]
   15778:	ands	r1, r2, #1
   1577c:	beq	15984 <ftello64@plt+0x1c30>
   15780:	tst	r2, #2
   15784:	movne	r1, #254	; 0xfe
   15788:	moveq	r1, #255	; 0xff
   1578c:	mov	r0, r9
   15790:	bl	56944 <ftello64@plt+0x42bf0>
   15794:	ldrb	r1, [fp, #4]
   15798:	mov	r0, r9
   1579c:	bl	56944 <ftello64@plt+0x42bf0>
   157a0:	ldr	r1, [fp, #8]
   157a4:	cmp	r1, #1000	; 0x3e8
   157a8:	blt	1596c <ftello64@plt+0x1c18>
   157ac:	mov	r1, #101	; 0x65
   157b0:	mov	r0, r9
   157b4:	bl	56944 <ftello64@plt+0x42bf0>
   157b8:	ldrb	r1, [fp, #12]
   157bc:	mov	r0, r9
   157c0:	bl	56944 <ftello64@plt+0x42bf0>
   157c4:	ldr	r1, [pc, #1232]	; 15c9c <ftello64@plt+0x1f48>
   157c8:	mov	r2, #3
   157cc:	mov	r0, r9
   157d0:	bl	569d4 <ftello64@plt+0x42c80>
   157d4:	ldr	r1, [fp, #8]
   157d8:	mov	r0, r9
   157dc:	sub	r1, r1, #1000	; 0x3e8
   157e0:	bl	56944 <ftello64@plt+0x42bf0>
   157e4:	ldr	r2, [fp, #8]
   157e8:	bic	r1, r2, #2
   157ec:	cmp	r1, #1
   157f0:	beq	15994 <ftello64@plt+0x1c40>
   157f4:	sub	r1, r2, #1000	; 0x3e8
   157f8:	sub	r1, r1, #1
   157fc:	cmp	r1, #1
   15800:	bls	15818 <ftello64@plt+0x1ac4>
   15804:	ldrb	r2, [fp, #28]
   15808:	add	r1, fp, #29
   1580c:	mov	r0, r9
   15810:	bl	569d4 <ftello64@plt+0x42c80>
   15814:	ldr	r2, [fp, #8]
   15818:	ldr	r1, [pc, #1152]	; 15ca0 <ftello64@plt+0x1f4c>
   1581c:	cmp	r2, r1
   15820:	beq	15568 <ftello64@plt+0x1814>
   15824:	add	r1, r1, #1
   15828:	cmp	r2, r1
   1582c:	beq	15a1c <ftello64@plt+0x1cc8>
   15830:	ldrb	r2, [fp]
   15834:	tst	r2, #1
   15838:	bne	159d8 <ftello64@plt+0x1c84>
   1583c:	ldr	r3, [sp, #4]
   15840:	cmp	r3, r5
   15844:	addgt	r4, r4, r5, lsl #2
   15848:	addgt	r4, r4, #100	; 0x64
   1584c:	ble	15874 <ftello64@plt+0x1b20>
   15850:	ldr	r1, [r4, #4]!
   15854:	mov	r0, r9
   15858:	bl	14ad8 <ftello64@plt+0xd84>
   1585c:	cmp	r0, #0
   15860:	bne	15588 <ftello64@plt+0x1834>
   15864:	ldr	r3, [sp, #4]
   15868:	add	r5, r5, #1
   1586c:	cmp	r3, r5
   15870:	bne	15850 <ftello64@plt+0x1afc>
   15874:	ldrh	r1, [fp, #2]
   15878:	mov	r0, r9
   1587c:	bl	145fc <ftello64@plt+0x8a8>
   15880:	b	15568 <ftello64@plt+0x1814>
   15884:	ldr	r1, [r4, #12]
   15888:	mov	r0, r9
   1588c:	bl	145c0 <ftello64@plt+0x86c>
   15890:	ldr	r1, [r4, #4]
   15894:	mov	r0, r9
   15898:	bl	145c0 <ftello64@plt+0x86c>
   1589c:	ldr	r1, [r4, #8]
   158a0:	mov	r0, r9
   158a4:	bl	145c0 <ftello64@plt+0x86c>
   158a8:	b	152b4 <ftello64@plt+0x1560>
   158ac:	ldr	r1, [r4, #12]
   158b0:	mov	r0, r9
   158b4:	bl	14a50 <ftello64@plt+0xcfc>
   158b8:	b	15568 <ftello64@plt+0x1814>
   158bc:	mov	r1, #5
   158c0:	mov	r0, r9
   158c4:	bl	56944 <ftello64@plt+0x42bf0>
   158c8:	b	1529c <ftello64@plt+0x1548>
   158cc:	add	r1, r4, #25
   158d0:	mov	r0, r9
   158d4:	bl	569d4 <ftello64@plt+0x42c80>
   158d8:	b	15568 <ftello64@plt+0x1814>
   158dc:	mov	r2, #8
   158e0:	add	r1, r4, #9
   158e4:	mov	r0, r9
   158e8:	bl	569d4 <ftello64@plt+0x42c80>
   158ec:	ldr	r3, [r4, #4]
   158f0:	cmp	r3, #3
   158f4:	bne	1555c <ftello64@plt+0x1808>
   158f8:	ldr	r1, [r4, #20]
   158fc:	mov	r0, r9
   15900:	bl	56944 <ftello64@plt+0x42bf0>
   15904:	b	1555c <ftello64@plt+0x1808>
   15908:	ldr	r1, [r4, #16]
   1590c:	mov	r0, r9
   15910:	bl	14d0c <ftello64@plt+0xfb8>
   15914:	mov	r5, r0
   15918:	b	15618 <ftello64@plt+0x18c4>
   1591c:	ldr	r1, [r4, #104]	; 0x68
   15920:	mov	r0, r9
   15924:	bl	14a50 <ftello64@plt+0xcfc>
   15928:	b	15568 <ftello64@plt+0x1814>
   1592c:	mov	r0, r9
   15930:	bl	145fc <ftello64@plt+0x8a8>
   15934:	b	15348 <ftello64@plt+0x15f4>
   15938:	mov	r0, r9
   1593c:	bl	145fc <ftello64@plt+0x8a8>
   15940:	b	15310 <ftello64@plt+0x15bc>
   15944:	mov	r1, #137	; 0x89
   15948:	mov	r0, r7
   1594c:	bl	56944 <ftello64@plt+0x42bf0>
   15950:	lsr	r1, r5, #8
   15954:	mov	r0, r7
   15958:	bl	56944 <ftello64@plt+0x42bf0>
   1595c:	mov	r1, r5
   15960:	mov	r0, r7
   15964:	bl	56944 <ftello64@plt+0x42bf0>
   15968:	b	1571c <ftello64@plt+0x19c8>
   1596c:	mov	r0, r9
   15970:	bl	56944 <ftello64@plt+0x42bf0>
   15974:	ldrb	r1, [fp, #12]
   15978:	mov	r0, r9
   1597c:	bl	56944 <ftello64@plt+0x42bf0>
   15980:	b	157e4 <ftello64@plt+0x1a90>
   15984:	mov	r0, r9
   15988:	bl	56944 <ftello64@plt+0x42bf0>
   1598c:	ldr	r2, [fp, #8]
   15990:	b	15818 <ftello64@plt+0x1ac4>
   15994:	mov	r2, #8
   15998:	add	r1, fp, #13
   1599c:	mov	r0, r9
   159a0:	bl	569d4 <ftello64@plt+0x42c80>
   159a4:	ldr	r2, [fp, #8]
   159a8:	cmp	r2, #3
   159ac:	bne	157f4 <ftello64@plt+0x1aa0>
   159b0:	ldr	r1, [fp, #24]
   159b4:	mov	r0, r9
   159b8:	bl	56944 <ftello64@plt+0x42bf0>
   159bc:	ldr	r2, [fp, #8]
   159c0:	b	157f4 <ftello64@plt+0x1aa0>
   159c4:	mov	r1, r2
   159c8:	mov	r0, r7
   159cc:	bl	579bc <ftello64@plt+0x43c68>
   159d0:	ldr	r2, [r4]
   159d4:	b	150e0 <ftello64@plt+0x138c>
   159d8:	add	r4, r4, sl, lsl #2
   159dc:	mov	r1, #2
   159e0:	ldr	r0, [r4, #104]	; 0x68
   159e4:	bl	133d0 <gcry_mpi_get_flag@plt>
   159e8:	cmp	r0, #0
   159ec:	beq	15a68 <ftello64@plt+0x1d14>
   159f0:	add	r1, sp, #8
   159f4:	ldr	r0, [r4, #104]	; 0x68
   159f8:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   159fc:	subs	r1, r0, #0
   15a00:	beq	15568 <ftello64@plt+0x1814>
   15a04:	ldr	r2, [sp, #8]
   15a08:	mov	r0, r9
   15a0c:	add	r2, r2, #7
   15a10:	lsr	r2, r2, #3
   15a14:	bl	569d4 <ftello64@plt+0x42c80>
   15a18:	b	15568 <ftello64@plt+0x1814>
   15a1c:	ldrb	r1, [fp, #28]
   15a20:	mov	r0, r9
   15a24:	bl	56944 <ftello64@plt+0x42bf0>
   15a28:	ldrb	r2, [fp, #28]
   15a2c:	add	r1, fp, #29
   15a30:	mov	r0, r9
   15a34:	bl	569d4 <ftello64@plt+0x42c80>
   15a38:	b	15568 <ftello64@plt+0x1814>
   15a3c:	ldr	r3, [pc, #608]	; 15ca4 <ftello64@plt+0x1f50>
   15a40:	mov	r2, #92	; 0x5c
   15a44:	ldr	r1, [pc, #552]	; 15c74 <ftello64@plt+0x1f20>
   15a48:	ldr	r0, [pc, #600]	; 15ca8 <ftello64@plt+0x1f54>
   15a4c:	bl	4eeac <ftello64@plt+0x3b158>
   15a50:	bl	134b4 <__stack_chk_fail@plt>
   15a54:	ldr	r3, [pc, #592]	; 15cac <ftello64@plt+0x1f58>
   15a58:	ldr	r2, [pc, #592]	; 15cb0 <ftello64@plt+0x1f5c>
   15a5c:	ldr	r1, [pc, #528]	; 15c74 <ftello64@plt+0x1f20>
   15a60:	ldr	r0, [pc, #588]	; 15cb4 <ftello64@plt+0x1f60>
   15a64:	bl	4eeac <ftello64@plt+0x3b158>
   15a68:	ldr	r3, [pc, #512]	; 15c70 <ftello64@plt+0x1f1c>
   15a6c:	ldr	r2, [pc, #580]	; 15cb8 <ftello64@plt+0x1f64>
   15a70:	ldr	r1, [pc, #508]	; 15c74 <ftello64@plt+0x1f20>
   15a74:	ldr	r0, [pc, #576]	; 15cbc <ftello64@plt+0x1f68>
   15a78:	bl	4eeac <ftello64@plt+0x3b158>
   15a7c:	ldr	r3, [pc, #512]	; 15c84 <ftello64@plt+0x1f30>
   15a80:	ldr	r2, [pc, #568]	; 15cc0 <ftello64@plt+0x1f6c>
   15a84:	ldr	r1, [pc, #488]	; 15c74 <ftello64@plt+0x1f20>
   15a88:	ldr	r0, [pc, #564]	; 15cc4 <ftello64@plt+0x1f70>
   15a8c:	bl	4eeac <ftello64@plt+0x3b158>
   15a90:	ldr	r3, [pc, #560]	; 15cc8 <ftello64@plt+0x1f74>
   15a94:	ldr	r2, [pc, #560]	; 15ccc <ftello64@plt+0x1f78>
   15a98:	ldr	r1, [pc, #468]	; 15c74 <ftello64@plt+0x1f20>
   15a9c:	ldr	r0, [pc, #556]	; 15cd0 <ftello64@plt+0x1f7c>
   15aa0:	bl	4eeac <ftello64@plt+0x3b158>
   15aa4:	ldr	r3, [pc, #540]	; 15cc8 <ftello64@plt+0x1f74>
   15aa8:	mov	r2, #740	; 0x2e4
   15aac:	ldr	r1, [pc, #448]	; 15c74 <ftello64@plt+0x1f20>
   15ab0:	ldr	r0, [pc, #540]	; 15cd4 <ftello64@plt+0x1f80>
   15ab4:	bl	4eeac <ftello64@plt+0x3b158>
   15ab8:	ldr	r3, [pc, #432]	; 15c70 <ftello64@plt+0x1f1c>
   15abc:	mov	r2, #480	; 0x1e0
   15ac0:	ldr	r1, [pc, #428]	; 15c74 <ftello64@plt+0x1f20>
   15ac4:	ldr	r0, [pc, #524]	; 15cd8 <ftello64@plt+0x1f84>
   15ac8:	bl	4eeac <ftello64@plt+0x3b158>
   15acc:	ldr	r3, [pc, #520]	; 15cdc <ftello64@plt+0x1f88>
   15ad0:	ldr	r2, [pc, #520]	; 15ce0 <ftello64@plt+0x1f8c>
   15ad4:	ldr	r1, [pc, #408]	; 15c74 <ftello64@plt+0x1f20>
   15ad8:	ldr	r0, [pc, #516]	; 15ce4 <ftello64@plt+0x1f90>
   15adc:	bl	4eeac <ftello64@plt+0x3b158>
   15ae0:	ldr	r3, [pc, #512]	; 15ce8 <ftello64@plt+0x1f94>
   15ae4:	ldr	r2, [pc, #512]	; 15cec <ftello64@plt+0x1f98>
   15ae8:	ldr	r1, [pc, #388]	; 15c74 <ftello64@plt+0x1f20>
   15aec:	ldr	r0, [pc, #508]	; 15cf0 <ftello64@plt+0x1f9c>
   15af0:	bl	4eeac <ftello64@plt+0x3b158>
   15af4:	ldr	r3, [pc, #480]	; 15cdc <ftello64@plt+0x1f88>
   15af8:	mov	r2, #808	; 0x328
   15afc:	ldr	r1, [pc, #368]	; 15c74 <ftello64@plt+0x1f20>
   15b00:	ldr	r0, [pc, #492]	; 15cf4 <ftello64@plt+0x1fa0>
   15b04:	bl	4eeac <ftello64@plt+0x3b158>
   15b08:	ldr	r0, [pc, #488]	; 15cf8 <ftello64@plt+0x1fa4>
   15b0c:	bl	4ec2c <ftello64@plt+0x3aed8>
   15b10:	ldr	r3, [pc, #344]	; 15c70 <ftello64@plt+0x1f1c>
   15b14:	mov	r2, #504	; 0x1f8
   15b18:	ldr	r1, [pc, #340]	; 15c74 <ftello64@plt+0x1f20>
   15b1c:	ldr	r0, [pc, #472]	; 15cfc <ftello64@plt+0x1fa8>
   15b20:	bl	4eeac <ftello64@plt+0x3b158>
   15b24:	ldr	r3, [pc, #468]	; 15d00 <ftello64@plt+0x1fac>
   15b28:	ldr	r2, [pc, #468]	; 15d04 <ftello64@plt+0x1fb0>
   15b2c:	ldr	r1, [pc, #320]	; 15c74 <ftello64@plt+0x1f20>
   15b30:	ldr	r0, [pc, #464]	; 15d08 <ftello64@plt+0x1fb4>
   15b34:	bl	4eeac <ftello64@plt+0x3b158>
   15b38:	ldr	r3, [pc, #424]	; 15ce8 <ftello64@plt+0x1f94>
   15b3c:	ldr	r2, [pc, #456]	; 15d0c <ftello64@plt+0x1fb8>
   15b40:	ldr	r1, [pc, #300]	; 15c74 <ftello64@plt+0x1f20>
   15b44:	ldr	r0, [pc, #452]	; 15d10 <ftello64@plt+0x1fbc>
   15b48:	bl	4eeac <ftello64@plt+0x3b158>
   15b4c:	asr	r3, r6, #2
   15b50:	and	r3, r3, #15
   15b54:	cmp	r3, #13
   15b58:	beq	15688 <ftello64@plt+0x1934>
   15b5c:	ldr	r3, [pc, #432]	; 15d14 <ftello64@plt+0x1fc0>
   15b60:	ldr	r2, [pc, #432]	; 15d18 <ftello64@plt+0x1fc4>
   15b64:	ldr	r1, [pc, #264]	; 15c74 <ftello64@plt+0x1f20>
   15b68:	ldr	r0, [pc, #428]	; 15d1c <ftello64@plt+0x1fc8>
   15b6c:	bl	4eeac <ftello64@plt+0x3b158>
   15b70:	lsl	r6, r5, #2
   15b74:	and	r6, r6, #60	; 0x3c
   15b78:	sub	r5, r5, #1
   15b7c:	orr	r6, r6, #128	; 0x80
   15b80:	cmp	r5, #13
   15b84:	ldrls	pc, [pc, r5, lsl #2]
   15b88:	b	156d4 <ftello64@plt+0x1980>
   15b8c:	andeq	r5, r1, r4, lsl #24
   15b90:	ldrdeq	r5, [r1], -r8
   15b94:	andeq	r5, r1, r4, asr #23
   15b98:	andeq	r5, r1, r0, lsr ip
   15b9c:	andeq	r5, r1, ip, asr #12
   15ba0:	andeq	r5, r1, ip, asr #12
   15ba4:	andeq	r5, r1, ip, asr #12
   15ba8:	andeq	r4, r1, r0, lsl #29
   15bac:	andeq	r5, r1, r8, lsr #3
   15bb0:	ldrdeq	r5, [r1], -r4
   15bb4:	andeq	r5, r1, r8
   15bb8:	andeq	r5, r1, r4, asr #12
   15bbc:	andeq	r5, r1, ip, asr #22
   15bc0:	andeq	r5, r1, ip, asr #12
   15bc4:	bl	55df8 <ftello64@plt+0x420a4>
   15bc8:	asr	r5, r6, #2
   15bcc:	and	r5, r5, #15
   15bd0:	mov	r9, r0
   15bd4:	b	154ec <ftello64@plt+0x1798>
   15bd8:	bl	55df8 <ftello64@plt+0x420a4>
   15bdc:	asr	r3, r6, #2
   15be0:	and	r3, r3, #15
   15be4:	cmp	r3, #2
   15be8:	mov	r9, r0
   15bec:	beq	15278 <ftello64@plt+0x1524>
   15bf0:	ldr	r3, [pc, #140]	; 15c84 <ftello64@plt+0x1f30>
   15bf4:	ldr	r2, [pc, #292]	; 15d20 <ftello64@plt+0x1fcc>
   15bf8:	ldr	r1, [pc, #116]	; 15c74 <ftello64@plt+0x1f20>
   15bfc:	ldr	r0, [pc, #288]	; 15d24 <ftello64@plt+0x1fd0>
   15c00:	bl	4eeac <ftello64@plt+0x3b158>
   15c04:	bl	55df8 <ftello64@plt+0x420a4>
   15c08:	asr	r3, r6, #2
   15c0c:	and	r3, r3, #15
   15c10:	cmp	r3, #1
   15c14:	mov	r9, r0
   15c18:	beq	15598 <ftello64@plt+0x1844>
   15c1c:	ldr	r3, [pc, #260]	; 15d28 <ftello64@plt+0x1fd4>
   15c20:	mov	r2, #668	; 0x29c
   15c24:	ldr	r1, [pc, #72]	; 15c74 <ftello64@plt+0x1f20>
   15c28:	ldr	r0, [pc, #252]	; 15d2c <ftello64@plt+0x1fd8>
   15c2c:	bl	4eeac <ftello64@plt+0x3b158>
   15c30:	asr	r5, r6, #2
   15c34:	and	r5, r5, #15
   15c38:	b	151f8 <ftello64@plt+0x14a4>
   15c3c:	ldr	r3, [pc, #236]	; 15d30 <ftello64@plt+0x1fdc>
   15c40:	ldr	r2, [pc, #236]	; 15d34 <ftello64@plt+0x1fe0>
   15c44:	ldr	r1, [pc, #40]	; 15c74 <ftello64@plt+0x1f20>
   15c48:	ldr	r0, [pc, #232]	; 15d38 <ftello64@plt+0x1fe4>
   15c4c:	bl	4eeac <ftello64@plt+0x3b158>
   15c50:	ldr	r3, [pc, #216]	; 15d30 <ftello64@plt+0x1fdc>
   15c54:	mov	r2, #620	; 0x26c
   15c58:	ldr	r1, [pc, #20]	; 15c74 <ftello64@plt+0x1f20>
   15c5c:	ldr	r0, [pc, #216]	; 15d3c <ftello64@plt+0x1fe8>
   15c60:	bl	4eeac <ftello64@plt+0x3b158>
   15c64:	andeq	r8, r7, r0, asr r2
   15c68:	andeq	r6, r7, r8, ror #19
   15c6c:	ldrdeq	fp, [r5], -r8
   15c70:	andeq	fp, r5, r4, lsr r8
   15c74:	andeq	fp, r5, ip, lsr #18
   15c78:	andeq	fp, r5, ip, asr #20
   15c7c:	andeq	fp, r5, ip, ror #24
   15c80:	ldrshteq	pc, [pc], #246	; <UNPREDICTABLE>
   15c84:	andeq	fp, r5, r0, lsr #17
   15c88:	andeq	r0, r0, r5, ror #11
   15c8c:	andeq	fp, r5, ip, ror #26
   15c90:	andeq	r0, r0, #67	; 0x43
   15c94:	strdeq	r0, [r0], -r6
   15c98:	andeq	fp, r5, r4, lsr #27
   15c9c:	andeq	fp, r5, r4, lsr #22
   15ca0:	andeq	r0, r0, r9, ror #7
   15ca4:	andeq	fp, r5, r8, lsl r8
   15ca8:	strdeq	fp, [r5], -r0
   15cac:	muleq	r5, r0, r8
   15cb0:	andeq	r0, r0, pc, lsr r3
   15cb4:	andeq	fp, r5, r4, lsl sp
   15cb8:	andeq	r0, r0, r2, asr #4
   15cbc:	andeq	fp, r5, r8, lsr #22
   15cc0:	andeq	r0, r0, r4, ror #11
   15cc4:	andeq	fp, r5, ip, asr sp
   15cc8:	andeq	fp, r5, ip, asr r8
   15ccc:	andeq	r0, r0, r9, ror #5
   15cd0:	strdeq	fp, [r5], -ip
   15cd4:	ldrdeq	fp, [r5], -r8
   15cd8:	andeq	fp, r5, r4, ror sl
   15cdc:	andeq	fp, r5, ip, ror r8
   15ce0:	andeq	r0, r0, r7, lsr #6
   15ce4:	ldrdeq	fp, [r5], -ip
   15ce8:	andeq	fp, r5, ip, ror #16
   15cec:	andeq	r0, r0, lr, lsl #6
   15cf0:	andeq	fp, r5, r4, lsr #25
   15cf4:	andeq	fp, r5, ip, ror #25
   15cf8:	muleq	r5, ip, fp
   15cfc:	andeq	fp, r5, r4, lsl fp
   15d00:			; <UNDEFINED> instruction: 0x0005b8b0
   15d04:	andeq	r0, r0, lr, lsl r6
   15d08:	andeq	fp, r5, ip, ror sp
   15d0c:	andeq	r0, r0, pc, lsl #6
   15d10:			; <UNDEFINED> instruction: 0x0005bcb8
   15d14:	andeq	fp, r5, r8, lsr #16
   15d18:	andeq	r0, r0, r5, lsr #3
   15d1c:	andeq	fp, r5, r4, lsl #20
   15d20:	ldrdeq	r0, [r0], -sp
   15d24:	andeq	fp, r5, r8, lsr sp
   15d28:	andeq	fp, r5, ip, asr #16
   15d2c:			; <UNDEFINED> instruction: 0x0005bbb4
   15d30:	andeq	fp, r5, ip, lsr r8
   15d34:	andeq	r0, r0, pc, ror #4
   15d38:	andeq	fp, r5, r8, lsl #23
   15d3c:	andeq	fp, r5, r4, ror #22
   15d40:	push	{r4, r5, r6, lr}
   15d44:	sub	sp, sp, #24
   15d48:	ldr	r4, [pc, #268]	; 15e5c <ftello64@plt+0x2108>
   15d4c:	mov	r3, #0
   15d50:	str	r3, [sp, #4]
   15d54:	ldr	r2, [r4]
   15d58:	str	r3, [sp]
   15d5c:	str	r2, [sp, #20]
   15d60:	str	r3, [sp, #8]
   15d64:	str	r3, [sp, #12]
   15d68:	str	r3, [sp, #16]
   15d6c:	mov	r6, r0
   15d70:	mov	r5, r1
   15d74:	bl	14d94 <ftello64@plt+0x1040>
   15d78:	cmp	r0, #0
   15d7c:	bne	15da4 <ftello64@plt+0x2050>
   15d80:	ldr	r3, [r5]
   15d84:	cmp	r3, #2
   15d88:	beq	15dbc <ftello64@plt+0x2068>
   15d8c:	sub	r2, r3, #13
   15d90:	bics	r2, r2, #4
   15d94:	beq	15e24 <ftello64@plt+0x20d0>
   15d98:	sub	r3, r3, #5
   15d9c:	cmp	r3, #1
   15da0:	bls	15df0 <ftello64@plt+0x209c>
   15da4:	ldr	r2, [sp, #20]
   15da8:	ldr	r3, [r4]
   15dac:	cmp	r2, r3
   15db0:	bne	15e58 <ftello64@plt+0x2104>
   15db4:	add	sp, sp, #24
   15db8:	pop	{r4, r5, r6, pc}
   15dbc:	ldr	r3, [r5, #4]
   15dc0:	strb	r0, [sp, #8]
   15dc4:	ldrb	r3, [r3]
   15dc8:	tst	r3, #1
   15dcc:	beq	15de0 <ftello64@plt+0x208c>
   15dd0:	tst	r3, #2
   15dd4:	moveq	r3, #1
   15dd8:	movne	r3, #3
   15ddc:	str	r3, [sp, #4]
   15de0:	mov	r1, sp
   15de4:	mov	r0, r6
   15de8:	bl	14964 <ftello64@plt+0xc10>
   15dec:	b	15da4 <ftello64@plt+0x2050>
   15df0:	ldr	r3, [r5, #4]
   15df4:	mov	r1, sp
   15df8:	mov	r0, r6
   15dfc:	ldrb	lr, [r3, #82]	; 0x52
   15e00:	ldr	ip, [r3, #84]	; 0x54
   15e04:	ldr	r2, [r3, #88]	; 0x58
   15e08:	mov	r3, #1
   15e0c:	strb	lr, [sp, #9]
   15e10:	str	ip, [sp, #12]
   15e14:	str	r2, [sp, #16]
   15e18:	strb	r3, [sp, #8]
   15e1c:	bl	14964 <ftello64@plt+0xc10>
   15e20:	b	15da4 <ftello64@plt+0x2050>
   15e24:	ldr	r3, [r5, #4]
   15e28:	mov	r1, sp
   15e2c:	mov	r0, r6
   15e30:	ldrb	lr, [r3, #64]	; 0x40
   15e34:	ldr	ip, [r3, #56]	; 0x38
   15e38:	ldr	r2, [r3, #60]	; 0x3c
   15e3c:	mov	r3, #2
   15e40:	strb	lr, [sp, #9]
   15e44:	str	ip, [sp, #12]
   15e48:	str	r2, [sp, #16]
   15e4c:	strb	r3, [sp, #8]
   15e50:	bl	14964 <ftello64@plt+0xc10>
   15e54:	b	15da4 <ftello64@plt+0x2050>
   15e58:	bl	134b4 <__stack_chk_fail@plt>
   15e5c:	andeq	r6, r7, r8, ror #19
   15e60:	ldr	r2, [r0, #4]
   15e64:	push	{r4, lr}
   15e68:	cmp	r2, #0
   15e6c:	beq	15f00 <ftello64@plt+0x21ac>
   15e70:	ldr	r3, [r0]
   15e74:	cmp	r3, #11
   15e78:	bne	15ef8 <ftello64@plt+0x21a4>
   15e7c:	ldr	r1, [r2, #20]
   15e80:	ldr	r3, [r2]
   15e84:	cmp	r1, #255	; 0xff
   15e88:	movgt	r1, #255	; 0xff
   15e8c:	strgt	r1, [r2, #20]
   15e90:	cmp	r3, #0
   15e94:	beq	15ec8 <ftello64@plt+0x2174>
   15e98:	ldrb	r1, [r2, #8]
   15e9c:	ldr	r0, [r2, #20]
   15ea0:	add	r3, r3, #6
   15ea4:	cmp	r1, #0
   15ea8:	add	r0, r3, r0
   15eac:	beq	15ed0 <ftello64@plt+0x217c>
   15eb0:	cmp	r0, #191	; 0xbf
   15eb4:	bls	15ef0 <ftello64@plt+0x219c>
   15eb8:	cmp	r0, #8384	; 0x20c0
   15ebc:	bcs	15ee8 <ftello64@plt+0x2194>
   15ec0:	add	r0, r0, #3
   15ec4:	pop	{r4, pc}
   15ec8:	mov	r0, #2
   15ecc:	pop	{r4, pc}
   15ed0:	cmp	r0, #255	; 0xff
   15ed4:	bls	15ef0 <ftello64@plt+0x219c>
   15ed8:	cmp	r0, #65536	; 0x10000
   15edc:	bcc	15ec0 <ftello64@plt+0x216c>
   15ee0:	add	r0, r0, #5
   15ee4:	pop	{r4, pc}
   15ee8:	add	r0, r0, #6
   15eec:	pop	{r4, pc}
   15ef0:	add	r0, r0, #2
   15ef4:	pop	{r4, pc}
   15ef8:	ldr	r0, [pc, #20]	; 15f14 <ftello64@plt+0x21c0>
   15efc:	bl	4ec2c <ftello64@plt+0x3aed8>
   15f00:	ldr	r3, [pc, #16]	; 15f18 <ftello64@plt+0x21c4>
   15f04:	ldr	r2, [pc, #16]	; 15f1c <ftello64@plt+0x21c8>
   15f08:	ldr	r1, [pc, #16]	; 15f20 <ftello64@plt+0x21cc>
   15f0c:	ldr	r0, [pc, #16]	; 15f24 <ftello64@plt+0x21d0>
   15f10:	bl	4eeac <ftello64@plt+0x3b158>
   15f14:	andeq	fp, r5, ip, asr #27
   15f18:	andeq	fp, r5, r0, asr #17
   15f1c:	andeq	r0, r0, sl, asr #2
   15f20:	andeq	fp, r5, ip, lsr #18
   15f24:	strdeq	fp, [r5], -r0
   15f28:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f2c:	subs	r7, r0, #0
   15f30:	beq	16034 <ftello64@plt+0x22e0>
   15f34:	ldr	r4, [r7, #4]
   15f38:	mov	r6, r1
   15f3c:	cmp	r4, #0
   15f40:	add	r5, r7, #8
   15f44:	beq	16040 <ftello64@plt+0x22ec>
   15f48:	mov	r8, #0
   15f4c:	b	15fa4 <ftello64@plt+0x2250>
   15f50:	cmp	r3, #191	; 0xbf
   15f54:	addls	r1, r5, #1
   15f58:	bls	15f7c <ftello64@plt+0x2228>
   15f5c:	cmp	r0, #1
   15f60:	ble	15fd4 <ftello64@plt+0x2280>
   15f64:	ldrb	r2, [r5, #1]
   15f68:	sub	r0, r4, #2
   15f6c:	add	r1, r5, #2
   15f70:	add	r3, r2, r3, lsl #8
   15f74:	sub	r3, r3, #48896	; 0xbf00
   15f78:	sub	r3, r3, #64	; 0x40
   15f7c:	cmp	r0, r3
   15f80:	bcc	15fd4 <ftello64@plt+0x2280>
   15f84:	ldrb	r2, [r1]
   15f88:	and	r2, r2, #127	; 0x7f
   15f8c:	cmp	r2, r6
   15f90:	addne	r5, r1, r3
   15f94:	subne	r4, r0, r3
   15f98:	beq	16000 <ftello64@plt+0x22ac>
   15f9c:	cmp	r4, #0
   15fa0:	beq	15fdc <ftello64@plt+0x2288>
   15fa4:	ldrb	r3, [r5]
   15fa8:	sub	r0, r4, #1
   15fac:	cmp	r3, #255	; 0xff
   15fb0:	bne	15f50 <ftello64@plt+0x21fc>
   15fb4:	cmp	r0, #3
   15fb8:	ble	15fd4 <ftello64@plt+0x2280>
   15fbc:	ldr	r3, [r5, #1]
   15fc0:	sub	r0, r4, #5
   15fc4:	rev	r3, r3
   15fc8:	cmp	r0, r3
   15fcc:	add	r1, r5, #5
   15fd0:	bcs	15f84 <ftello64@plt+0x2230>
   15fd4:	ldr	r0, [pc, #128]	; 1605c <ftello64@plt+0x2308>
   15fd8:	bl	4eb24 <ftello64@plt+0x3add0>
   15fdc:	ldr	r3, [r7, #4]
   15fe0:	cmp	r3, r8
   15fe4:	bcc	16048 <ftello64@plt+0x22f4>
   15fe8:	adds	r4, r8, #0
   15fec:	sub	r3, r3, r8
   15ff0:	movne	r4, #1
   15ff4:	str	r3, [r7, #4]
   15ff8:	mov	r0, r4
   15ffc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16000:	sub	r0, r0, #1
   16004:	sub	r4, r3, #1
   16008:	cmp	r0, r4
   1600c:	bcc	15fd4 <ftello64@plt+0x2280>
   16010:	add	r9, r1, r3
   16014:	sub	r4, r0, r4
   16018:	mov	r2, r4
   1601c:	mov	r1, r9
   16020:	mov	r0, r5
   16024:	bl	13340 <memmove@plt>
   16028:	sub	r3, r9, r5
   1602c:	add	r8, r8, r3
   16030:	b	15f9c <ftello64@plt+0x2248>
   16034:	mov	r4, r7
   16038:	mov	r0, r4
   1603c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16040:	mov	r3, r4
   16044:	b	15ff4 <ftello64@plt+0x22a0>
   16048:	ldr	r3, [pc, #16]	; 16060 <ftello64@plt+0x230c>
   1604c:	ldr	r2, [pc, #16]	; 16064 <ftello64@plt+0x2310>
   16050:	ldr	r1, [pc, #16]	; 16068 <ftello64@plt+0x2314>
   16054:	ldr	r0, [pc, #16]	; 1606c <ftello64@plt+0x2318>
   16058:	bl	4eeac <ftello64@plt+0x3b158>
   1605c:	andeq	fp, r5, ip, lsl #28
   16060:	ldrdeq	fp, [r5], -r4
   16064:	andeq	r0, r0, sp, lsl #7
   16068:	andeq	fp, r5, ip, lsr #18
   1606c:	strdeq	fp, [r5], -r8
   16070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16074:	mov	r9, r2
   16078:	bic	r4, r1, #128	; 0x80
   1607c:	sub	sp, sp, #12
   16080:	mov	r5, r1
   16084:	mov	r7, r0
   16088:	mov	r2, r4
   1608c:	mov	r1, r3
   16090:	mov	r0, r9
   16094:	mov	r6, r3
   16098:	bl	3391c <ftello64@plt+0x1fbc8>
   1609c:	cmp	r0, #0
   160a0:	blt	163f8 <ftello64@plt+0x26a4>
   160a4:	sub	r3, r4, #12
   160a8:	and	r5, r5, #128	; 0x80
   160ac:	cmp	r3, #20
   160b0:	ldrls	pc, [pc, r3, lsl #2]
   160b4:	b	1610c <ftello64@plt+0x23b8>
   160b8:	andeq	r6, r1, r4, lsr #2
   160bc:	andeq	r6, r1, ip, lsl #2
   160c0:	andeq	r6, r1, ip, lsl #2
   160c4:	andeq	r6, r1, ip, lsl #2
   160c8:	andeq	r6, r1, ip, lsl #2
   160cc:	andeq	r6, r1, ip, lsl #2
   160d0:	andeq	r6, r1, ip, lsl #2
   160d4:	andeq	r6, r1, ip, lsl #2
   160d8:	andeq	r6, r1, r4, lsr #2
   160dc:	andeq	r6, r1, ip, lsl #2
   160e0:	andeq	r6, r1, ip, lsl #2
   160e4:	andeq	r6, r1, ip, lsl #2
   160e8:	andeq	r6, r1, ip, lsl #2
   160ec:	andeq	r6, r1, ip, lsl #2
   160f0:	andeq	r6, r1, r4, lsr #2
   160f4:	andeq	r6, r1, ip, lsl #2
   160f8:	andeq	r6, r1, ip, lsl #2
   160fc:	andeq	r6, r1, ip, lsl #2
   16100:	andeq	r6, r1, ip, lsl #2
   16104:	andeq	r6, r1, ip, lsl #2
   16108:	andeq	r6, r1, r4, lsr #2
   1610c:	mov	r1, r4
   16110:	ldr	r0, [r7, #52]	; 0x34
   16114:	bl	15f28 <ftello64@plt+0x21d4>
   16118:	mov	r1, r4
   1611c:	ldr	r0, [r7, #56]	; 0x38
   16120:	bl	15f28 <ftello64@plt+0x21d4>
   16124:	sub	r3, r4, #3
   16128:	add	r8, r6, #1
   1612c:	cmp	r3, #23
   16130:	ldrls	pc, [pc, r3, lsl #2]
   16134:	b	1636c <ftello64@plt+0x2618>
   16138:	andeq	r6, r1, ip, ror r2
   1613c:	andeq	r6, r1, ip, lsr r3
   16140:	andeq	r6, r1, r8, asr r3
   16144:	strdeq	r6, [r1], -r8
   16148:	andeq	r6, r1, r0, lsl #6
   1614c:	andeq	r6, r1, ip, ror #6
   16150:	andeq	r6, r1, ip, ror #6
   16154:	andeq	r6, r1, ip, ror #6
   16158:	andeq	r6, r1, ip, ror #6
   1615c:	andeq	r6, r1, ip, ror #6
   16160:	andeq	r6, r1, ip, ror #6
   16164:	andeq	r6, r1, ip, ror #6
   16168:	andeq	r6, r1, ip, ror #6
   1616c:	andeq	r6, r1, ip, ror #6
   16170:	andeq	r6, r1, ip, ror #6
   16174:	andeq	r6, r1, ip, ror #6
   16178:	andeq	r6, r1, ip, ror #6
   1617c:	andeq	r6, r1, ip, lsl r3
   16180:	andeq	r6, r1, ip, ror #6
   16184:	andeq	r6, r1, ip, ror #6
   16188:	andeq	r6, r1, ip, ror #6
   1618c:	andeq	r6, r1, ip, lsr #6
   16190:	andeq	r6, r1, ip, ror #6
   16194:	muleq	r1, r8, r1
   16198:	ldrb	r3, [r7]
   1619c:	orr	r3, r3, #64	; 0x40
   161a0:	strb	r3, [r7]
   161a4:	cmp	r8, #8384	; 0x20c0
   161a8:	addcs	r2, r6, #5
   161ac:	movcs	r3, #5
   161b0:	bcs	162b4 <ftello64@plt+0x2560>
   161b4:	cmp	r8, #191	; 0xbf
   161b8:	addhi	r2, r6, #2
   161bc:	movhi	r3, #2
   161c0:	movls	r2, r8
   161c4:	movls	r3, #1
   161c8:	cmp	r4, #16
   161cc:	beq	161d8 <ftello64@plt+0x2484>
   161d0:	cmp	r4, #32
   161d4:	bne	162b4 <ftello64@plt+0x2560>
   161d8:	cmp	r5, #0
   161dc:	ldr	r5, [r7, #56]	; 0x38
   161e0:	orrne	r4, r4, #128	; 0x80
   161e4:	cmp	r5, #0
   161e8:	mov	sl, #0
   161ec:	beq	162cc <ftello64@plt+0x2578>
   161f0:	ldm	r5, {r0, fp}
   161f4:	add	r1, fp, r2
   161f8:	add	r2, r1, #1
   161fc:	cmp	r0, r2
   16200:	bcs	16228 <ftello64@plt+0x24d4>
   16204:	mov	r0, r5
   16208:	add	r1, r1, #12
   1620c:	str	r2, [sp, #4]
   16210:	str	r3, [sp]
   16214:	bl	136ac <gcry_xrealloc@plt>
   16218:	ldr	r3, [sp]
   1621c:	ldr	r2, [sp, #4]
   16220:	mov	r5, r0
   16224:	str	r2, [r0]
   16228:	add	ip, r5, #8
   1622c:	cmp	r3, #5
   16230:	str	r2, [r5, #4]
   16234:	uxtb	r4, r4
   16238:	add	r0, ip, fp
   1623c:	uxtb	r2, r6
   16240:	beq	163b0 <ftello64@plt+0x265c>
   16244:	cmp	r3, #2
   16248:	beq	16380 <ftello64@plt+0x262c>
   1624c:	add	r3, r2, #1
   16250:	strb	r3, [r0]
   16254:	strb	r4, [r0, #1]
   16258:	mov	r2, r6
   1625c:	mov	r1, r9
   16260:	add	r0, r0, #2
   16264:	bl	133e8 <memcpy@plt>
   16268:	cmp	sl, #0
   1626c:	strne	r5, [r7, #52]	; 0x34
   16270:	streq	r5, [r7, #56]	; 0x38
   16274:	add	sp, sp, #12
   16278:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1627c:	ldr	sl, [r9]
   16280:	ldr	r3, [r7, #12]
   16284:	rev	sl, sl
   16288:	add	sl, sl, r3
   1628c:	bl	512dc <ftello64@plt+0x3d588>
   16290:	ldrb	r3, [r7, #1]
   16294:	cmp	sl, r0
   16298:	orrls	r3, r3, #2
   1629c:	bichi	r3, r3, #2
   162a0:	cmp	r8, #8384	; 0x20c0
   162a4:	strb	r3, [r7, #1]
   162a8:	addcs	r2, r6, #5
   162ac:	movcs	r3, #5
   162b0:	bcc	161b4 <ftello64@plt+0x2460>
   162b4:	cmp	r5, #0
   162b8:	ldr	r5, [r7, #52]	; 0x34
   162bc:	orrne	r4, r4, #128	; 0x80
   162c0:	cmp	r5, #0
   162c4:	mov	sl, #1
   162c8:	bne	161f0 <ftello64@plt+0x249c>
   162cc:	add	r0, r2, #12
   162d0:	add	r2, r2, #1
   162d4:	str	r3, [sp, #4]
   162d8:	str	r2, [sp]
   162dc:	bl	131cc <gcry_xmalloc@plt>
   162e0:	ldr	r2, [sp]
   162e4:	mov	fp, #0
   162e8:	ldr	r3, [sp, #4]
   162ec:	mov	r5, r0
   162f0:	str	r2, [r0]
   162f4:	b	16228 <ftello64@plt+0x24d4>
   162f8:	str	r9, [r7, #28]
   162fc:	b	161a4 <ftello64@plt+0x2450>
   16300:	ldrb	r3, [r9]
   16304:	cmp	r3, #0
   16308:	ldrb	r3, [r7]
   1630c:	orrne	r3, r3, #32
   16310:	biceq	r3, r3, #32
   16314:	strb	r3, [r7]
   16318:	b	161a4 <ftello64@plt+0x2450>
   1631c:	ldrb	r3, [r7]
   16320:	orr	r3, r3, #128	; 0x80
   16324:	strb	r3, [r7]
   16328:	b	161a4 <ftello64@plt+0x2450>
   1632c:	ldrb	r3, [r7, #1]
   16330:	orr	r3, r3, #1
   16334:	strb	r3, [r7, #1]
   16338:	b	161a4 <ftello64@plt+0x2450>
   1633c:	ldrb	r3, [r9]
   16340:	cmp	r3, #0
   16344:	ldrb	r3, [r7]
   16348:	orrne	r3, r3, #16
   1634c:	biceq	r3, r3, #16
   16350:	strb	r3, [r7]
   16354:	b	161a4 <ftello64@plt+0x2450>
   16358:	ldrb	r3, [r9]
   1635c:	strb	r3, [r7, #24]
   16360:	ldrb	r3, [r9, #1]
   16364:	strb	r3, [r7, #25]
   16368:	b	161a4 <ftello64@plt+0x2450>
   1636c:	cmp	r8, #8384	; 0x20c0
   16370:	addcs	r2, r6, #5
   16374:	movcs	r3, #5
   16378:	bcs	161c8 <ftello64@plt+0x2474>
   1637c:	b	161b4 <ftello64@plt+0x2460>
   16380:	sub	r1, r6, #191	; 0xbf
   16384:	add	r3, r2, #65	; 0x41
   16388:	lsr	r2, r1, #8
   1638c:	sub	r2, r2, #64	; 0x40
   16390:	strb	r3, [r0, #1]
   16394:	strb	r4, [r0, #2]
   16398:	strb	r2, [r0]
   1639c:	mov	r1, r9
   163a0:	mov	r2, r6
   163a4:	add	r0, r0, #3
   163a8:	bl	133e8 <memcpy@plt>
   163ac:	b	16268 <ftello64@plt+0x2514>
   163b0:	add	r3, r2, #1
   163b4:	lsr	r2, r8, #24
   163b8:	str	r2, [sp]
   163bc:	mvn	lr, #0
   163c0:	strb	lr, [ip, fp]
   163c4:	strb	r3, [r0, #4]
   163c8:	ldr	r3, [sp]
   163cc:	lsr	ip, r8, #16
   163d0:	lsr	r8, r8, #8
   163d4:	strb	r4, [r0, #5]
   163d8:	strb	r3, [r0, #1]
   163dc:	strb	ip, [r0, #2]
   163e0:	strb	r8, [r0, #3]
   163e4:	mov	r2, r6
   163e8:	mov	r1, r9
   163ec:	add	r0, r0, #6
   163f0:	bl	133e8 <memcpy@plt>
   163f4:	b	16268 <ftello64@plt+0x2514>
   163f8:	ldr	r2, [pc, #8]	; 16408 <ftello64@plt+0x26b4>
   163fc:	ldr	r1, [pc, #8]	; 1640c <ftello64@plt+0x26b8>
   16400:	ldr	r0, [pc, #8]	; 16410 <ftello64@plt+0x26bc>
   16404:	bl	4ee84 <ftello64@plt+0x3b130>
   16408:	andeq	fp, r5, r8, ror #17
   1640c:	andeq	r0, r0, sl, lsr #7
   16410:	andeq	fp, r5, ip, lsr #18
   16414:	push	{r4, r5, r6, r7, lr}
   16418:	sub	sp, sp, #36	; 0x24
   1641c:	ldr	r6, [pc, #300]	; 16550 <ftello64@plt+0x27fc>
   16420:	ldrb	r2, [r1, #29]
   16424:	mov	r7, r1
   16428:	ldr	r3, [r6]
   1642c:	cmp	r2, #4
   16430:	mov	r4, r0
   16434:	str	r3, [sp, #28]
   16438:	addhi	r5, sp, #4
   1643c:	bls	16500 <ftello64@plt+0x27ac>
   16440:	mov	r2, sp
   16444:	add	r1, sp, #5
   16448:	mov	r0, r7
   1644c:	bl	31894 <ftello64@plt+0x1db40>
   16450:	ldr	r3, [sp]
   16454:	cmp	r3, #20
   16458:	beq	1652c <ftello64@plt+0x27d8>
   1645c:	ldr	ip, [r4, #12]
   16460:	mov	r3, #4
   16464:	rev	ip, ip
   16468:	mov	r2, r5
   1646c:	mov	r1, #2
   16470:	mov	r0, r4
   16474:	str	ip, [sp, #4]
   16478:	bl	16070 <ftello64@plt+0x231c>
   1647c:	ldr	r3, [r4, #16]
   16480:	cmp	r3, #0
   16484:	beq	164c8 <ftello64@plt+0x2774>
   16488:	ldr	r2, [r4, #12]
   1648c:	cmp	r3, r2
   16490:	bhi	164e0 <ftello64@plt+0x278c>
   16494:	mov	lr, #0
   16498:	mov	r7, lr
   1649c:	mov	r1, lr
   164a0:	mov	ip, #1
   164a4:	strb	r1, [sp, #4]
   164a8:	mov	r2, r5
   164ac:	mov	r0, r4
   164b0:	mov	r3, #4
   164b4:	mov	r1, #131	; 0x83
   164b8:	strb	r7, [sp, #5]
   164bc:	strb	lr, [sp, #6]
   164c0:	strb	ip, [sp, #7]
   164c4:	bl	16070 <ftello64@plt+0x231c>
   164c8:	ldr	r2, [sp, #28]
   164cc:	ldr	r3, [r6]
   164d0:	cmp	r2, r3
   164d4:	bne	1654c <ftello64@plt+0x27f8>
   164d8:	add	sp, sp, #36	; 0x24
   164dc:	pop	{r4, r5, r6, r7, pc}
   164e0:	sub	r3, r3, r2
   164e4:	lsr	r7, r3, #16
   164e8:	lsr	lr, r3, #8
   164ec:	uxtb	r7, r7
   164f0:	uxtb	lr, lr
   164f4:	lsr	r1, r3, #24
   164f8:	uxtb	ip, r3
   164fc:	b	164a4 <ftello64@plt+0x2750>
   16500:	ldmib	r0, {r1, ip}
   16504:	add	r5, sp, #4
   16508:	mov	r2, r5
   1650c:	rev	r1, r1
   16510:	rev	ip, ip
   16514:	str	r1, [sp, #4]
   16518:	mov	r3, #8
   1651c:	mov	r1, #16
   16520:	str	ip, [sp, #8]
   16524:	bl	16070 <ftello64@plt+0x231c>
   16528:	b	16440 <ftello64@plt+0x26ec>
   1652c:	ldrb	ip, [r7, #29]
   16530:	mov	r3, #21
   16534:	mov	r2, r5
   16538:	mov	r1, #33	; 0x21
   1653c:	mov	r0, r4
   16540:	strb	ip, [sp, #4]
   16544:	bl	16070 <ftello64@plt+0x231c>
   16548:	b	1645c <ftello64@plt+0x2708>
   1654c:	bl	134b4 <__stack_chk_fail@plt>
   16550:	andeq	r6, r7, r8, ror #19
   16554:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16558:	sub	sp, sp, #12
   1655c:	mov	r6, r3
   16560:	ldr	r5, [sp, #52]	; 0x34
   16564:	mov	r4, r0
   16568:	add	r9, r5, r3
   1656c:	add	r8, r9, #1
   16570:	cmp	r8, #8384	; 0x20c0
   16574:	mov	fp, r1
   16578:	mov	sl, r2
   1657c:	ldrd	r0, [r0, #16]
   16580:	uxtb	r3, r5
   16584:	uxtb	r7, r6
   16588:	bcc	1661c <ftello64@plt+0x28c8>
   1658c:	add	r1, r1, #6
   16590:	add	r1, r1, r6
   16594:	add	r1, r1, r5
   16598:	str	r3, [sp, #4]
   1659c:	bl	136ac <gcry_xrealloc@plt>
   165a0:	ldr	r2, [r4, #20]
   165a4:	ldr	r3, [sp, #4]
   165a8:	mvn	r1, #0
   165ac:	add	r7, r7, #1
   165b0:	add	r3, r3, r7
   165b4:	add	r9, r0, r2
   165b8:	str	r0, [r4, #16]
   165bc:	strb	r1, [r0, r2]
   165c0:	lsr	r1, r8, #24
   165c4:	lsr	r2, r8, #16
   165c8:	lsr	r8, r8, #8
   165cc:	strb	r3, [r9, #4]
   165d0:	strb	r8, [r9, #3]
   165d4:	mov	r3, #5
   165d8:	mov	r8, #6
   165dc:	strb	r1, [r9, #1]
   165e0:	strb	r2, [r9, #2]
   165e4:	cmp	r5, #0
   165e8:	strb	fp, [r9, r3]
   165ec:	bne	16678 <ftello64@plt+0x2924>
   165f0:	add	r5, r8, r5
   165f4:	mov	r2, r6
   165f8:	add	r0, r9, r5
   165fc:	mov	r1, sl
   16600:	bl	133e8 <memcpy@plt>
   16604:	ldr	r2, [r4, #20]
   16608:	add	r2, r6, r2
   1660c:	add	r2, r2, r5
   16610:	str	r2, [r4, #20]
   16614:	add	sp, sp, #12
   16618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1661c:	cmp	r8, #191	; 0xbf
   16620:	bls	1668c <ftello64@plt+0x2938>
   16624:	add	r1, r1, #3
   16628:	add	r1, r1, r6
   1662c:	add	r1, r1, r5
   16630:	str	r3, [sp, #4]
   16634:	bl	136ac <gcry_xrealloc@plt>
   16638:	ldr	r1, [r4, #20]
   1663c:	sub	r2, r9, #191	; 0xbf
   16640:	ldr	r3, [sp, #4]
   16644:	lsr	r2, r2, #8
   16648:	add	r7, r7, #65	; 0x41
   1664c:	add	r3, r3, r7
   16650:	sub	r2, r2, #64	; 0x40
   16654:	cmp	r5, #0
   16658:	mov	r8, #3
   1665c:	add	r9, r0, r1
   16660:	str	r0, [r4, #16]
   16664:	strb	r2, [r0, r1]
   16668:	strb	r3, [r9, #1]
   1666c:	mov	r3, #2
   16670:	strb	fp, [r9, r3]
   16674:	beq	165f0 <ftello64@plt+0x289c>
   16678:	mov	r2, r5
   1667c:	ldr	r1, [sp, #48]	; 0x30
   16680:	add	r0, r9, r8
   16684:	bl	133e8 <memcpy@plt>
   16688:	b	165f0 <ftello64@plt+0x289c>
   1668c:	add	r1, r1, #2
   16690:	add	r1, r1, r6
   16694:	add	r1, r1, r5
   16698:	str	r3, [sp, #4]
   1669c:	bl	136ac <gcry_xrealloc@plt>
   166a0:	ldr	r2, [r4, #20]
   166a4:	ldr	r3, [sp, #4]
   166a8:	add	r7, r7, #1
   166ac:	add	r3, r3, r7
   166b0:	mov	r8, #2
   166b4:	str	r0, [r4, #16]
   166b8:	add	r9, r0, r2
   166bc:	strb	r3, [r0, r2]
   166c0:	mov	r3, #1
   166c4:	b	165e4 <ftello64@plt+0x2890>
   166c8:	ldr	r2, [pc, #368]	; 16840 <ftello64@plt+0x2aec>
   166cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   166d0:	mov	r3, #0
   166d4:	sub	sp, sp, #28
   166d8:	ldr	r2, [r2]
   166dc:	mov	sl, r0
   166e0:	mov	fp, r3
   166e4:	add	r9, sp, #16
   166e8:	str	r3, [sp, #12]
   166ec:	str	r2, [sp, #20]
   166f0:	str	r9, [sp]
   166f4:	add	r3, sp, #12
   166f8:	add	r2, sp, #8
   166fc:	mov	r1, #20
   16700:	ldr	r0, [sl, #52]	; 0x34
   16704:	bl	33a60 <ftello64@plt+0x1fd0c>
   16708:	subs	r6, r0, #0
   1670c:	beq	1681c <ftello64@plt+0x2ac8>
   16710:	ldr	r3, [sp, #8]
   16714:	cmp	r3, #7
   16718:	bls	167d0 <ftello64@plt+0x2a7c>
   1671c:	ldrh	r5, [r6, #4]
   16720:	ldrh	r4, [r6, #6]
   16724:	rev16	r5, r5
   16728:	rev16	r4, r4
   1672c:	uxth	r5, r5
   16730:	add	r8, r5, #8
   16734:	uxth	r4, r4
   16738:	add	r2, r8, r4
   1673c:	cmp	r3, r2
   16740:	bne	167d0 <ftello64@plt+0x2a7c>
   16744:	mov	r1, #28
   16748:	mov	r0, #1
   1674c:	bl	13c10 <gcry_xcalloc@plt>
   16750:	mov	r7, r0
   16754:	add	r0, r5, #1
   16758:	bl	131cc <gcry_xmalloc@plt>
   1675c:	mov	r2, r5
   16760:	add	r1, r6, #8
   16764:	str	r0, [r7]
   16768:	bl	133e8 <memcpy@plt>
   1676c:	mov	r2, #0
   16770:	strb	r2, [r0, r5]
   16774:	ldrsb	r3, [r6]
   16778:	add	r6, r6, r8
   1677c:	cmp	r3, #0
   16780:	blt	167e8 <ftello64@plt+0x2a94>
   16784:	mov	r0, r4
   16788:	bl	131cc <gcry_xmalloc@plt>
   1678c:	mov	r1, r6
   16790:	mov	r2, r4
   16794:	str	r4, [r7, #16]
   16798:	str	r0, [r7, #12]
   1679c:	bl	133e8 <memcpy@plt>
   167a0:	mov	r0, r7
   167a4:	bl	1462c <ftello64@plt+0x8d8>
   167a8:	str	r0, [r7, #4]
   167ac:	ldrb	r2, [r7, #20]
   167b0:	ldr	r3, [sp, #16]
   167b4:	str	fp, [r7, #24]
   167b8:	bic	r2, r2, #1
   167bc:	and	r3, r3, #1
   167c0:	orr	r3, r3, r2
   167c4:	mov	fp, r7
   167c8:	strb	r3, [r7, #20]
   167cc:	b	166f0 <ftello64@plt+0x299c>
   167d0:	mov	r2, #5
   167d4:	ldr	r1, [pc, #104]	; 16844 <ftello64@plt+0x2af0>
   167d8:	mov	r0, #0
   167dc:	bl	13484 <dcgettext@plt>
   167e0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   167e4:	b	166f0 <ftello64@plt+0x299c>
   167e8:	add	r0, r4, #1
   167ec:	bl	131cc <gcry_xmalloc@plt>
   167f0:	mov	r2, r4
   167f4:	mov	r1, r6
   167f8:	mov	r5, r0
   167fc:	str	r0, [r7, #4]
   16800:	bl	133e8 <memcpy@plt>
   16804:	ldrb	r3, [r7, #20]
   16808:	mov	r2, #0
   1680c:	strb	r2, [r5, r4]
   16810:	orr	r3, r3, #2
   16814:	strb	r3, [r7, #20]
   16818:	b	167ac <ftello64@plt+0x2a58>
   1681c:	ldr	r3, [pc, #28]	; 16840 <ftello64@plt+0x2aec>
   16820:	ldr	r2, [sp, #20]
   16824:	mov	r0, fp
   16828:	ldr	r3, [r3]
   1682c:	cmp	r2, r3
   16830:	bne	1683c <ftello64@plt+0x2ae8>
   16834:	add	sp, sp, #28
   16838:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1683c:	bl	134b4 <__stack_chk_fail@plt>
   16840:	andeq	r6, r7, r8, ror #19
   16844:	andeq	fp, r5, ip, lsr lr
   16848:	push	{r4, r5, r6, lr}
   1684c:	subs	r4, r0, #0
   16850:	popeq	{r4, r5, r6, pc}
   16854:	ldr	r0, [r4]
   16858:	bl	13448 <gcry_free@plt>
   1685c:	ldr	r0, [r4, #4]
   16860:	bl	13448 <gcry_free@plt>
   16864:	ldr	r0, [r4, #8]
   16868:	bl	13448 <gcry_free@plt>
   1686c:	ldr	r0, [r4, #12]
   16870:	bl	13448 <gcry_free@plt>
   16874:	ldr	r5, [r4, #24]
   16878:	mov	r0, r4
   1687c:	bl	13448 <gcry_free@plt>
   16880:	subs	r4, r5, #0
   16884:	bne	16854 <ftello64@plt+0x2b00>
   16888:	pop	{r4, r5, r6, pc}
   1688c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16890:	mov	r8, r0
   16894:	mov	r9, r1
   16898:	mov	r0, #1
   1689c:	mov	r1, #28
   168a0:	bl	13c10 <gcry_xcalloc@plt>
   168a4:	ldrb	r4, [r8]
   168a8:	cmp	r4, #45	; 0x2d
   168ac:	ldrbeq	r4, [r8, #1]
   168b0:	addeq	r8, r8, #1
   168b4:	ldrbeq	r3, [r0, #20]
   168b8:	mov	r6, r0
   168bc:	orreq	r3, r3, #4
   168c0:	strbeq	r3, [r0, #20]
   168c4:	cmp	r4, #33	; 0x21
   168c8:	ldrbeq	r3, [r0, #20]
   168cc:	ldrbeq	r4, [r8, #1]
   168d0:	addeq	r8, r8, #1
   168d4:	orreq	r3, r3, #1
   168d8:	strbeq	r3, [r0, #20]
   168dc:	cmp	r4, #61	; 0x3d
   168e0:	beq	169fc <ftello64@plt+0x2ca8>
   168e4:	mov	r5, r8
   168e8:	mov	r7, #0
   168ec:	cmp	r4, #64	; 0x40
   168f0:	addeq	r7, r7, #1
   168f4:	beq	1693c <ftello64@plt+0x2be8>
   168f8:	cmp	r4, #0
   168fc:	bne	16934 <ftello64@plt+0x2be0>
   16900:	ldrb	r3, [r6, #20]
   16904:	tst	r3, #4
   16908:	bne	16968 <ftello64@plt+0x2c14>
   1690c:	mov	r2, #5
   16910:	ldr	r1, [pc, #388]	; 16a9c <ftello64@plt+0x2d48>
   16914:	mov	r0, #0
   16918:	bl	13484 <dcgettext@plt>
   1691c:	bl	4eb24 <ftello64@plt+0x3add0>
   16920:	mov	r0, r6
   16924:	bl	16848 <ftello64@plt+0x2af4>
   16928:	mov	r6, #0
   1692c:	mov	r0, r6
   16930:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16934:	tst	r4, #128	; 0x80
   16938:	bne	1690c <ftello64@plt+0x2bb8>
   1693c:	bl	13784 <__ctype_b_loc@plt>
   16940:	lsl	r4, r4, #1
   16944:	ldr	r3, [r0]
   16948:	ldrh	r3, [r3, r4]
   1694c:	tst	r3, #32768	; 0x8000
   16950:	bne	1695c <ftello64@plt+0x2c08>
   16954:	tst	r3, #8192	; 0x2000
   16958:	beq	1690c <ftello64@plt+0x2bb8>
   1695c:	ldrb	r4, [r5, #1]!
   16960:	cmp	r4, #61	; 0x3d
   16964:	bne	168ec <ftello64@plt+0x2b98>
   16968:	sub	r4, r5, r8
   1696c:	add	r0, r4, #1
   16970:	bl	131cc <gcry_xmalloc@plt>
   16974:	mov	r1, r8
   16978:	mov	r2, r4
   1697c:	str	r0, [r6]
   16980:	bl	133e8 <memcpy@plt>
   16984:	cmp	r7, #0
   16988:	mov	r3, r0
   1698c:	mov	r0, #0
   16990:	strb	r0, [r3, r4]
   16994:	beq	16a14 <ftello64@plt+0x2cc0>
   16998:	cmp	r7, #1
   1699c:	bne	16a88 <ftello64@plt+0x2d34>
   169a0:	ldrb	r3, [r5]
   169a4:	cmp	r3, #0
   169a8:	beq	1692c <ftello64@plt+0x2bd8>
   169ac:	ldrb	r4, [r5, #1]
   169b0:	add	r5, r5, #1
   169b4:	cmp	r4, #0
   169b8:	beq	16a60 <ftello64@plt+0x2d0c>
   169bc:	mov	r7, r5
   169c0:	mov	sl, #0
   169c4:	b	169ec <ftello64@plt+0x2c98>
   169c8:	bl	13784 <__ctype_b_loc@plt>
   169cc:	lsl	r4, r4, #1
   169d0:	ldr	r3, [r0]
   169d4:	ldrh	r3, [r3, r4]
   169d8:	tst	r3, #2
   169dc:	bne	16a70 <ftello64@plt+0x2d1c>
   169e0:	ldrb	r4, [r7, #1]!
   169e4:	cmp	r4, #0
   169e8:	beq	16a38 <ftello64@plt+0x2ce4>
   169ec:	bics	r8, r4, #127	; 0x7f
   169f0:	beq	169c8 <ftello64@plt+0x2c74>
   169f4:	mov	sl, #1
   169f8:	b	169e0 <ftello64@plt+0x2c8c>
   169fc:	mov	r0, #1
   16a00:	bl	131cc <gcry_xmalloc@plt>
   16a04:	mov	r5, r8
   16a08:	mov	r3, #0
   16a0c:	str	r0, [r6]
   16a10:	strb	r3, [r0]
   16a14:	ldr	r3, [pc, #132]	; 16aa0 <ftello64@plt+0x2d4c>
   16a18:	ldr	r0, [r3, #60]	; 0x3c
   16a1c:	cmp	r0, #0
   16a20:	bne	169a0 <ftello64@plt+0x2c4c>
   16a24:	mov	r2, #5
   16a28:	ldr	r1, [pc, #116]	; 16aa4 <ftello64@plt+0x2d50>
   16a2c:	bl	13484 <dcgettext@plt>
   16a30:	bl	4eb24 <ftello64@plt+0x3add0>
   16a34:	b	16920 <ftello64@plt+0x2bcc>
   16a38:	cmp	r9, #0
   16a3c:	eor	sl, sl, #1
   16a40:	moveq	r9, sl
   16a44:	movne	r9, #1
   16a48:	cmp	r9, #0
   16a4c:	bne	16a60 <ftello64@plt+0x2d0c>
   16a50:	mov	r0, r5
   16a54:	bl	4b294 <ftello64@plt+0x37540>
   16a58:	str	r0, [r6, #4]
   16a5c:	b	1692c <ftello64@plt+0x2bd8>
   16a60:	mov	r0, r5
   16a64:	bl	139d0 <gcry_xstrdup@plt>
   16a68:	str	r0, [r6, #4]
   16a6c:	b	1692c <ftello64@plt+0x2bd8>
   16a70:	mov	r2, #5
   16a74:	ldr	r1, [pc, #44]	; 16aa8 <ftello64@plt+0x2d54>
   16a78:	mov	r0, r8
   16a7c:	bl	13484 <dcgettext@plt>
   16a80:	bl	4eb24 <ftello64@plt+0x3add0>
   16a84:	b	16920 <ftello64@plt+0x2bcc>
   16a88:	mov	r2, #5
   16a8c:	ldr	r1, [pc, #24]	; 16aac <ftello64@plt+0x2d58>
   16a90:	bl	13484 <dcgettext@plt>
   16a94:	bl	4eb24 <ftello64@plt+0x3add0>
   16a98:	b	16920 <ftello64@plt+0x2bcc>
   16a9c:	andeq	fp, r5, r4, ror #28
   16aa0:	andeq	r8, r7, r0, asr r2
   16aa4:			; <UNDEFINED> instruction: 0x0005beb8
   16aa8:	andeq	fp, r5, r0, lsr pc
   16aac:	strdeq	fp, [r5], -r0
   16ab0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16ab4:	mov	r7, r0
   16ab8:	mov	r9, r1
   16abc:	mov	r0, #1
   16ac0:	mov	r1, #28
   16ac4:	mov	r8, r2
   16ac8:	bl	13c10 <gcry_xcalloc@plt>
   16acc:	ldrb	r4, [r7]
   16ad0:	cmp	r4, #45	; 0x2d
   16ad4:	ldrbeq	r4, [r7, #1]
   16ad8:	addeq	r7, r7, #1
   16adc:	ldrbeq	r3, [r0, #20]
   16ae0:	mov	r6, r0
   16ae4:	orreq	r3, r3, #4
   16ae8:	strbeq	r3, [r0, #20]
   16aec:	cmp	r4, #33	; 0x21
   16af0:	ldrbeq	r3, [r0, #20]
   16af4:	ldrbeq	r4, [r7, #1]
   16af8:	addeq	r7, r7, #1
   16afc:	orreq	r3, r3, #1
   16b00:	strbeq	r3, [r0, #20]
   16b04:	cmp	r4, #0
   16b08:	beq	16bec <ftello64@plt+0x2e98>
   16b0c:	mov	sl, r7
   16b10:	mov	r5, #0
   16b14:	b	16b4c <ftello64@plt+0x2df8>
   16b18:	tst	r4, #128	; 0x80
   16b1c:	bne	16b88 <ftello64@plt+0x2e34>
   16b20:	bl	13784 <__ctype_b_loc@plt>
   16b24:	lsl	r4, r4, #1
   16b28:	ldr	r3, [r0]
   16b2c:	ldrh	r3, [r3, r4]
   16b30:	tst	r3, #32768	; 0x8000
   16b34:	bne	16b40 <ftello64@plt+0x2dec>
   16b38:	tst	r3, #8192	; 0x2000
   16b3c:	beq	16b88 <ftello64@plt+0x2e34>
   16b40:	ldrb	r4, [sl, #1]!
   16b44:	cmp	r4, #0
   16b48:	beq	16ba0 <ftello64@plt+0x2e4c>
   16b4c:	cmp	r4, #64	; 0x40
   16b50:	addeq	r5, r5, #1
   16b54:	beq	16b20 <ftello64@plt+0x2dcc>
   16b58:	cmp	r4, #61	; 0x3d
   16b5c:	bne	16b18 <ftello64@plt+0x2dc4>
   16b60:	mov	r2, #5
   16b64:	ldr	r1, [pc, #200]	; 16c34 <ftello64@plt+0x2ee0>
   16b68:	mov	r0, #0
   16b6c:	bl	13484 <dcgettext@plt>
   16b70:	bl	4eb24 <ftello64@plt+0x3add0>
   16b74:	mov	r0, r6
   16b78:	mov	r6, #0
   16b7c:	bl	16848 <ftello64@plt+0x2af4>
   16b80:	mov	r0, r6
   16b84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16b88:	mov	r2, #5
   16b8c:	ldr	r1, [pc, #164]	; 16c38 <ftello64@plt+0x2ee4>
   16b90:	mov	r0, #0
   16b94:	bl	13484 <dcgettext@plt>
   16b98:	bl	4eb24 <ftello64@plt+0x3add0>
   16b9c:	b	16b74 <ftello64@plt+0x2e20>
   16ba0:	mov	r0, r7
   16ba4:	bl	139d0 <gcry_xstrdup@plt>
   16ba8:	cmp	r5, #0
   16bac:	str	r0, [r6]
   16bb0:	beq	16bf8 <ftello64@plt+0x2ea4>
   16bb4:	cmp	r5, #1
   16bb8:	bne	16c1c <ftello64@plt+0x2ec8>
   16bbc:	mov	r0, r8
   16bc0:	bl	131cc <gcry_xmalloc@plt>
   16bc4:	mov	r1, r9
   16bc8:	mov	r2, r8
   16bcc:	str	r0, [r6, #12]
   16bd0:	bl	133e8 <memcpy@plt>
   16bd4:	str	r8, [r6, #16]
   16bd8:	mov	r0, r6
   16bdc:	bl	1462c <ftello64@plt+0x8d8>
   16be0:	str	r0, [r6, #4]
   16be4:	mov	r0, r6
   16be8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16bec:	mov	r0, r7
   16bf0:	bl	139d0 <gcry_xstrdup@plt>
   16bf4:	str	r0, [r6]
   16bf8:	ldr	r3, [pc, #60]	; 16c3c <ftello64@plt+0x2ee8>
   16bfc:	ldr	r0, [r3, #60]	; 0x3c
   16c00:	cmp	r0, #0
   16c04:	bne	16bbc <ftello64@plt+0x2e68>
   16c08:	mov	r2, #5
   16c0c:	ldr	r1, [pc, #44]	; 16c40 <ftello64@plt+0x2eec>
   16c10:	bl	13484 <dcgettext@plt>
   16c14:	bl	4eb24 <ftello64@plt+0x3add0>
   16c18:	b	16b74 <ftello64@plt+0x2e20>
   16c1c:	mov	r2, #5
   16c20:	ldr	r1, [pc, #28]	; 16c44 <ftello64@plt+0x2ef0>
   16c24:	mov	r0, r4
   16c28:	bl	13484 <dcgettext@plt>
   16c2c:	bl	4eb24 <ftello64@plt+0x3add0>
   16c30:	b	16b74 <ftello64@plt+0x2e20>
   16c34:	andeq	fp, r5, r8, ror #30
   16c38:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   16c3c:	andeq	r8, r7, r0, asr r2
   16c40:			; <UNDEFINED> instruction: 0x0005beb8
   16c44:	strdeq	fp, [r5], -r0
   16c48:	push	{r4, r5, r6, lr}
   16c4c:	mov	r4, r0
   16c50:	mov	r5, #0
   16c54:	ldr	r0, [r0, #8]
   16c58:	bl	13448 <gcry_free@plt>
   16c5c:	ldr	r0, [r4, #16]
   16c60:	str	r5, [r4, #8]
   16c64:	bl	13448 <gcry_free@plt>
   16c68:	str	r5, [r4, #16]
   16c6c:	mov	r0, r4
   16c70:	pop	{r4, r5, r6, lr}
   16c74:	b	13448 <gcry_free@plt>
   16c78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c7c:	sub	sl, r3, #4
   16c80:	ldr	r9, [pc, #296]	; 16db0 <ftello64@plt+0x305c>
   16c84:	clz	sl, sl
   16c88:	sub	sp, sp, #12
   16c8c:	mov	fp, r3
   16c90:	mov	r8, r0
   16c94:	mov	r7, r1
   16c98:	mov	r4, r2
   16c9c:	lsr	sl, sl, #5
   16ca0:	ldr	r1, [r9, #8]
   16ca4:	ldr	r3, [r8]
   16ca8:	ldr	r2, [r7]
   16cac:	tst	r1, #8
   16cb0:	str	r3, [r4, #12]
   16cb4:	str	r2, [r4, #16]
   16cb8:	bne	16d4c <ftello64@plt+0x2ff8>
   16cbc:	mov	r1, fp
   16cc0:	mov	r0, r4
   16cc4:	bl	13550 <deflate@plt>
   16cc8:	cmp	r0, #1
   16ccc:	movne	r3, #0
   16cd0:	andeq	r3, sl, #1
   16cd4:	cmp	r0, #0
   16cd8:	eorne	r3, r3, #1
   16cdc:	moveq	r3, #0
   16ce0:	cmp	r3, #0
   16ce4:	mov	r5, r0
   16ce8:	bne	16d90 <ftello64@plt+0x303c>
   16cec:	ldr	r3, [r9, #8]
   16cf0:	ldr	r2, [r4, #16]
   16cf4:	ldr	r6, [r7]
   16cf8:	tst	r3, #8
   16cfc:	sub	r6, r6, r2
   16d00:	bne	16d60 <ftello64@plt+0x300c>
   16d04:	mov	r2, r6
   16d08:	ldr	r1, [r8]
   16d0c:	ldr	r0, [sp, #48]	; 0x30
   16d10:	bl	569d4 <ftello64@plt+0x42c80>
   16d14:	cmp	r0, #0
   16d18:	bne	16d78 <ftello64@plt+0x3024>
   16d1c:	ldr	r3, [r4, #4]
   16d20:	cmp	r3, #0
   16d24:	bne	16ca0 <ftello64@plt+0x2f4c>
   16d28:	cmp	r5, #1
   16d2c:	moveq	r5, #0
   16d30:	andne	r5, sl, #1
   16d34:	cmp	r5, #0
   16d38:	bne	16ca0 <ftello64@plt+0x2f4c>
   16d3c:	mov	r6, r0
   16d40:	mov	r0, r6
   16d44:	add	sp, sp, #12
   16d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d4c:	mov	r3, fp
   16d50:	ldr	r1, [r4, #4]
   16d54:	ldr	r0, [pc, #88]	; 16db4 <ftello64@plt+0x3060>
   16d58:	bl	4ec70 <ftello64@plt+0x3af1c>
   16d5c:	b	16cbc <ftello64@plt+0x2f68>
   16d60:	str	r0, [sp]
   16d64:	mov	r3, r6
   16d68:	ldr	r1, [r4, #4]
   16d6c:	ldr	r0, [pc, #68]	; 16db8 <ftello64@plt+0x3064>
   16d70:	bl	4ec70 <ftello64@plt+0x3af1c>
   16d74:	b	16d04 <ftello64@plt+0x2fb0>
   16d78:	mov	r6, r0
   16d7c:	ldr	r0, [pc, #56]	; 16dbc <ftello64@plt+0x3068>
   16d80:	bl	4ec70 <ftello64@plt+0x3af1c>
   16d84:	mov	r0, r6
   16d88:	add	sp, sp, #12
   16d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d90:	ldr	r1, [r4, #24]
   16d94:	cmp	r1, #0
   16d98:	beq	16da4 <ftello64@plt+0x3050>
   16d9c:	ldr	r0, [pc, #28]	; 16dc0 <ftello64@plt+0x306c>
   16da0:	bl	4eba8 <ftello64@plt+0x3ae54>
   16da4:	mov	r1, r0
   16da8:	ldr	r0, [pc, #20]	; 16dc4 <ftello64@plt+0x3070>
   16dac:	bl	4eba8 <ftello64@plt+0x3ae54>
   16db0:	andeq	r8, r7, r0, asr r2
   16db4:	andeq	ip, r5, r4
   16db8:	andeq	ip, r5, r4, ror r0
   16dbc:	andeq	ip, r5, ip, lsr #1
   16dc0:	andeq	ip, r5, r8, lsr r0
   16dc4:	andeq	ip, r5, r4, asr r0
   16dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16dcc:	sub	sp, sp, #52	; 0x34
   16dd0:	ldr	r9, [pc, #1272]	; 172d0 <ftello64@plt+0x357c>
   16dd4:	ldr	ip, [sp, #88]	; 0x58
   16dd8:	mov	r6, r0
   16ddc:	ldr	r0, [r9]
   16de0:	cmp	r1, #3
   16de4:	str	ip, [sp, #20]
   16de8:	str	r2, [sp, #16]
   16dec:	mov	fp, r3
   16df0:	str	r0, [sp, #44]	; 0x2c
   16df4:	ldr	r5, [r6, #4]
   16df8:	ldr	sl, [ip]
   16dfc:	beq	16f20 <ftello64@plt+0x31cc>
   16e00:	cmp	r1, #4
   16e04:	beq	16e38 <ftello64@plt+0x30e4>
   16e08:	cmp	r1, #2
   16e0c:	beq	170b8 <ftello64@plt+0x3364>
   16e10:	cmp	r1, #5
   16e14:	beq	17174 <ftello64@plt+0x3420>
   16e18:	mov	r4, #0
   16e1c:	ldr	r2, [sp, #44]	; 0x2c
   16e20:	ldr	r3, [r9]
   16e24:	mov	r0, r4
   16e28:	cmp	r2, r3
   16e2c:	bne	1724c <ftello64@plt+0x34f8>
   16e30:	add	sp, sp, #52	; 0x34
   16e34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e38:	ldr	r3, [r6]
   16e3c:	cmp	r3, #0
   16e40:	bne	16ef4 <ftello64@plt+0x31a0>
   16e44:	ldr	ip, [r6, #24]
   16e48:	sub	r2, ip, #1
   16e4c:	cmp	r2, #1
   16e50:	bhi	1726c <ftello64@plt+0x3518>
   16e54:	add	r2, sp, #32
   16e58:	mov	lr, #8
   16e5c:	add	r1, sp, #24
   16e60:	ldr	r0, [sp, #16]
   16e64:	str	r3, [sp, #36]	; 0x24
   16e68:	str	r3, [sp, #32]
   16e6c:	str	r3, [sp, #40]	; 0x28
   16e70:	str	r2, [sp, #28]
   16e74:	strb	ip, [sp, #37]	; 0x25
   16e78:	str	lr, [sp, #24]
   16e7c:	bl	14d94 <ftello64@plt+0x1040>
   16e80:	cmp	r0, #0
   16e84:	bne	17264 <ftello64@plt+0x3510>
   16e88:	mov	r1, #56	; 0x38
   16e8c:	mov	r0, #1
   16e90:	bl	13c10 <gcry_xcalloc@plt>
   16e94:	ldr	r3, [pc, #1080]	; 172d4 <ftello64@plt+0x3580>
   16e98:	ldr	r1, [r3, #168]	; 0xa8
   16e9c:	sub	r3, r1, #1
   16ea0:	cmp	r3, #8
   16ea4:	mov	r5, r0
   16ea8:	str	r0, [r6, #4]
   16eac:	bls	16eb8 <ftello64@plt+0x3164>
   16eb0:	cmn	r1, #1
   16eb4:	bne	171b8 <ftello64@plt+0x3464>
   16eb8:	ldr	r3, [r6, #24]
   16ebc:	cmp	r3, #1
   16ec0:	beq	1718c <ftello64@plt+0x3438>
   16ec4:	mov	r3, #56	; 0x38
   16ec8:	ldr	r2, [pc, #1032]	; 172d8 <ftello64@plt+0x3584>
   16ecc:	mov	r0, r5
   16ed0:	bl	136c4 <deflateInit_@plt>
   16ed4:	cmp	r0, #0
   16ed8:	bne	17250 <ftello64@plt+0x34fc>
   16edc:	mov	r0, #8192	; 0x2000
   16ee0:	str	r0, [r6, #20]
   16ee4:	bl	131cc <gcry_xmalloc@plt>
   16ee8:	mov	r3, #2
   16eec:	str	r3, [r6]
   16ef0:	str	r0, [r6, #16]
   16ef4:	ldr	r3, [sp, #16]
   16ef8:	str	fp, [r5]
   16efc:	str	sl, [r5, #4]
   16f00:	mov	r2, r5
   16f04:	str	r3, [sp]
   16f08:	add	r1, r6, #20
   16f0c:	mov	r3, #0
   16f10:	add	r0, r6, #16
   16f14:	bl	16c78 <ftello64@plt+0x2f24>
   16f18:	mov	r4, r0
   16f1c:	b	16e1c <ftello64@plt+0x30c8>
   16f20:	ldr	r3, [r6]
   16f24:	cmp	r3, #0
   16f28:	beq	17100 <ftello64@plt+0x33ac>
   16f2c:	ldr	r7, [r5, #4]
   16f30:	clz	r4, r7
   16f34:	lsr	r4, r4, #5
   16f38:	ldr	r8, [pc, #916]	; 172d4 <ftello64@plt+0x3580>
   16f3c:	str	fp, [r5, #12]
   16f40:	str	sl, [r5, #16]
   16f44:	ldr	r3, [r8, #8]
   16f48:	str	sl, [r6, #20]
   16f4c:	tst	r3, #8
   16f50:	ldr	r3, [r6, #12]
   16f54:	bne	170e4 <ftello64@plt+0x3390>
   16f58:	ldr	sl, [pc, #892]	; 172dc <ftello64@plt+0x3588>
   16f5c:	ldr	fp, [pc, #892]	; 172e0 <ftello64@plt+0x358c>
   16f60:	b	16f9c <ftello64@plt+0x3248>
   16f64:	adds	r3, r7, #5
   16f68:	movne	r3, #1
   16f6c:	cmp	r7, #0
   16f70:	cmnne	r7, #5
   16f74:	bne	17160 <ftello64@plt+0x340c>
   16f78:	ldr	r1, [r5, #16]
   16f7c:	cmp	r1, #0
   16f80:	beq	1727c <ftello64@plt+0x3528>
   16f84:	eor	r4, r4, #1
   16f88:	ands	r4, r4, r3
   16f8c:	beq	16fe8 <ftello64@plt+0x3294>
   16f90:	ldr	r7, [r5, #4]
   16f94:	ldr	r3, [r6, #12]
   16f98:	mov	r4, #1
   16f9c:	cmp	r3, r7
   16fa0:	movls	r4, #0
   16fa4:	andhi	r4, r4, #1
   16fa8:	cmp	r4, #0
   16fac:	bne	17040 <ftello64@plt+0x32ec>
   16fb0:	ldr	r3, [r8, #8]
   16fb4:	tst	r3, #8
   16fb8:	bne	1702c <ftello64@plt+0x32d8>
   16fbc:	mov	r1, #2
   16fc0:	mov	r0, r5
   16fc4:	bl	132f8 <inflate@plt>
   16fc8:	ldr	r3, [r8, #8]
   16fcc:	tst	r3, #8
   16fd0:	mov	r7, r0
   16fd4:	bne	17014 <ftello64@plt+0x32c0>
   16fd8:	cmp	r7, #1
   16fdc:	bne	16f64 <ftello64@plt+0x3210>
   16fe0:	ldr	r1, [r5, #16]
   16fe4:	mvn	r4, #0
   16fe8:	ldr	r3, [r6, #20]
   16fec:	sub	r1, r3, r1
   16ff0:	ldr	r3, [sp, #20]
   16ff4:	str	r1, [r3]
   16ff8:	ldr	r3, [r8, #8]
   16ffc:	tst	r3, #8
   17000:	beq	16e1c <ftello64@plt+0x30c8>
   17004:	ldr	r2, [r5, #4]
   17008:	ldr	r0, [pc, #724]	; 172e4 <ftello64@plt+0x3590>
   1700c:	bl	4ec70 <ftello64@plt+0x3af1c>
   17010:	b	16e1c <ftello64@plt+0x30c8>
   17014:	mov	r3, r0
   17018:	ldr	r2, [r5, #16]
   1701c:	ldr	r1, [r5, #4]
   17020:	mov	r0, fp
   17024:	bl	4ec70 <ftello64@plt+0x3af1c>
   17028:	b	16fd8 <ftello64@plt+0x3284>
   1702c:	ldr	r2, [r5, #16]
   17030:	ldr	r1, [r5, #4]
   17034:	mov	r0, sl
   17038:	bl	4ec70 <ftello64@plt+0x3af1c>
   1703c:	b	16fbc <ftello64@plt+0x3268>
   17040:	ldr	r1, [r6, #8]
   17044:	cmp	r7, #0
   17048:	sub	r4, r3, r7
   1704c:	streq	r1, [r5]
   17050:	mov	r2, r4
   17054:	add	r1, r1, r7
   17058:	ldr	r0, [sp, #16]
   1705c:	bl	566d0 <ftello64@plt+0x4297c>
   17060:	cmn	r0, #1
   17064:	moveq	r0, #0
   17068:	addne	r7, r7, r0
   1706c:	cmp	r4, r0
   17070:	ble	17080 <ftello64@plt+0x332c>
   17074:	ldr	r4, [r6, #24]
   17078:	cmp	r4, #1
   1707c:	beq	1708c <ftello64@plt+0x3338>
   17080:	mov	r4, #0
   17084:	str	r7, [r5, #4]
   17088:	b	16fb0 <ftello64@plt+0x325c>
   1708c:	ldr	r3, [r6, #28]
   17090:	cmp	r3, #3
   17094:	bgt	17080 <ftello64@plt+0x332c>
   17098:	ldr	r3, [r6, #8]
   1709c:	mvn	r2, #0
   170a0:	strb	r2, [r3, r7]
   170a4:	ldr	r3, [r6, #28]
   170a8:	add	r7, r7, #1
   170ac:	add	r3, r3, #1
   170b0:	str	r3, [r6, #28]
   170b4:	b	17084 <ftello64@plt+0x3330>
   170b8:	ldr	r3, [r6]
   170bc:	cmp	r3, #1
   170c0:	beq	171ec <ftello64@plt+0x3498>
   170c4:	cmp	r3, #2
   170c8:	beq	17214 <ftello64@plt+0x34c0>
   170cc:	ldr	r3, [r6, #36]	; 0x24
   170d0:	cmp	r3, #0
   170d4:	beq	16e18 <ftello64@plt+0x30c4>
   170d8:	mov	r0, r6
   170dc:	blx	r3
   170e0:	b	16e18 <ftello64@plt+0x30c4>
   170e4:	mov	r1, r7
   170e8:	mov	r2, sl
   170ec:	ldr	r0, [pc, #500]	; 172e8 <ftello64@plt+0x3594>
   170f0:	bl	4ec70 <ftello64@plt+0x3af1c>
   170f4:	ldr	r7, [r5, #4]
   170f8:	ldr	r3, [r6, #12]
   170fc:	b	16f58 <ftello64@plt+0x3204>
   17100:	mov	r1, #56	; 0x38
   17104:	mov	r0, #1
   17108:	bl	13c10 <gcry_xcalloc@plt>
   1710c:	ldr	r3, [r6, #24]
   17110:	cmp	r3, #1
   17114:	mov	r5, r0
   17118:	str	r0, [r6, #4]
   1711c:	beq	171d4 <ftello64@plt+0x3480>
   17120:	mov	r2, #56	; 0x38
   17124:	ldr	r1, [pc, #428]	; 172d8 <ftello64@plt+0x3584>
   17128:	bl	13a3c <inflateInit_@plt>
   1712c:	mov	r4, r0
   17130:	cmp	r4, #0
   17134:	bne	17284 <ftello64@plt+0x3530>
   17138:	mov	r0, #2048	; 0x800
   1713c:	str	r0, [r6, #12]
   17140:	bl	131cc <gcry_xmalloc@plt>
   17144:	mov	r3, #1
   17148:	mov	r7, r4
   1714c:	str	r4, [r5, #4]
   17150:	str	r3, [r6]
   17154:	mov	r4, r3
   17158:	str	r0, [r6, #8]
   1715c:	b	16f38 <ftello64@plt+0x31e4>
   17160:	ldr	r1, [r5, #24]
   17164:	cmp	r1, #0
   17168:	beq	171c8 <ftello64@plt+0x3474>
   1716c:	ldr	r0, [pc, #376]	; 172ec <ftello64@plt+0x3598>
   17170:	bl	4eba8 <ftello64@plt+0x3ae54>
   17174:	mov	r2, sl
   17178:	mov	r0, r3
   1717c:	ldr	r1, [pc, #364]	; 172f0 <ftello64@plt+0x359c>
   17180:	bl	49330 <ftello64@plt+0x355dc>
   17184:	mov	r4, #0
   17188:	b	16e1c <ftello64@plt+0x30c8>
   1718c:	ldr	ip, [pc, #324]	; 172d8 <ftello64@plt+0x3584>
   17190:	mov	r3, #0
   17194:	mov	r2, #8
   17198:	mov	r0, #56	; 0x38
   1719c:	str	r0, [sp, #12]
   171a0:	strd	r2, [sp]
   171a4:	str	ip, [sp, #8]
   171a8:	mvn	r3, #12
   171ac:	mov	r0, r5
   171b0:	bl	13628 <deflateInit2_@plt>
   171b4:	b	16ed4 <ftello64@plt+0x3180>
   171b8:	ldr	r0, [pc, #308]	; 172f4 <ftello64@plt+0x35a0>
   171bc:	bl	4eb24 <ftello64@plt+0x3add0>
   171c0:	mvn	r1, #0
   171c4:	b	16eb8 <ftello64@plt+0x3164>
   171c8:	mov	r1, r7
   171cc:	ldr	r0, [pc, #292]	; 172f8 <ftello64@plt+0x35a4>
   171d0:	bl	4eba8 <ftello64@plt+0x3ae54>
   171d4:	mov	r3, #56	; 0x38
   171d8:	ldr	r2, [pc, #248]	; 172d8 <ftello64@plt+0x3584>
   171dc:	mvn	r1, #14
   171e0:	bl	13b08 <inflateInit2_@plt>
   171e4:	mov	r4, r0
   171e8:	b	17130 <ftello64@plt+0x33dc>
   171ec:	mov	r0, r5
   171f0:	bl	137fc <inflateEnd@plt>
   171f4:	mov	r4, #0
   171f8:	mov	r0, r5
   171fc:	bl	13448 <gcry_free@plt>
   17200:	str	r4, [r6, #4]
   17204:	ldr	r0, [r6, #16]
   17208:	bl	13448 <gcry_free@plt>
   1720c:	str	r4, [r6, #16]
   17210:	b	170cc <ftello64@plt+0x3378>
   17214:	ldr	r2, [sp, #16]
   17218:	mov	r4, #0
   1721c:	str	fp, [r5]
   17220:	str	r4, [r5, #4]
   17224:	mov	r3, #4
   17228:	str	r2, [sp]
   1722c:	add	r1, r6, #20
   17230:	mov	r2, r5
   17234:	add	r0, r6, #16
   17238:	bl	16c78 <ftello64@plt+0x2f24>
   1723c:	mov	r0, r5
   17240:	bl	13994 <deflateEnd@plt>
   17244:	mov	r0, r5
   17248:	b	171fc <ftello64@plt+0x34a8>
   1724c:	bl	134b4 <__stack_chk_fail@plt>
   17250:	ldr	r1, [r5, #24]
   17254:	cmp	r1, #0
   17258:	beq	172ac <ftello64@plt+0x3558>
   1725c:	ldr	r0, [pc, #152]	; 172fc <ftello64@plt+0x35a8>
   17260:	bl	4eba8 <ftello64@plt+0x3ae54>
   17264:	ldr	r0, [pc, #148]	; 17300 <ftello64@plt+0x35ac>
   17268:	bl	4ec2c <ftello64@plt+0x3aed8>
   1726c:	ldr	r2, [pc, #144]	; 17304 <ftello64@plt+0x35b0>
   17270:	mov	r1, #249	; 0xf9
   17274:	ldr	r0, [pc, #140]	; 17308 <ftello64@plt+0x35b4>
   17278:	bl	4ee84 <ftello64@plt+0x3b130>
   1727c:	mov	r4, r1
   17280:	b	16fe8 <ftello64@plt+0x3294>
   17284:	ldr	r1, [r5, #24]
   17288:	cmp	r1, #0
   1728c:	bne	1725c <ftello64@plt+0x3508>
   17290:	cmn	r4, #4
   17294:	beq	172c8 <ftello64@plt+0x3574>
   17298:	ldr	r3, [pc, #108]	; 1730c <ftello64@plt+0x35b8>
   1729c:	cmn	r4, #6
   172a0:	ldr	r1, [pc, #104]	; 17310 <ftello64@plt+0x35bc>
   172a4:	movne	r1, r3
   172a8:	b	1725c <ftello64@plt+0x3508>
   172ac:	cmn	r0, #4
   172b0:	beq	172c8 <ftello64@plt+0x3574>
   172b4:	ldr	r3, [pc, #80]	; 1730c <ftello64@plt+0x35b8>
   172b8:	cmn	r0, #6
   172bc:	ldr	r1, [pc, #76]	; 17310 <ftello64@plt+0x35bc>
   172c0:	movne	r1, r3
   172c4:	b	1725c <ftello64@plt+0x3508>
   172c8:	ldr	r1, [pc, #68]	; 17314 <ftello64@plt+0x35c0>
   172cc:	b	1725c <ftello64@plt+0x3508>
   172d0:	andeq	r6, r7, r8, ror #19
   172d4:	andeq	r8, r7, r0, asr r2
   172d8:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   172dc:	andeq	ip, r5, ip, asr #2
   172e0:	andeq	ip, r5, r8, ror r1
   172e4:	andeq	ip, r5, r8, ror #3
   172e8:	andeq	ip, r5, r8, lsl r1
   172ec:	andeq	ip, r5, ip, lsr #3
   172f0:	andeq	ip, r5, r8, lsl #5
   172f4:	andeq	ip, r5, r8, asr r2
   172f8:	andeq	ip, r5, r8, asr #3
   172fc:	andeq	ip, r5, r4, lsl #2
   17300:	andeq	ip, r5, r0, lsr r2
   17304:	ldrdeq	fp, [r5], -ip
   17308:	andeq	ip, r5, r8, lsl r2
   1730c:	andeq	ip, r5, ip, ror #1
   17310:	andeq	ip, r5, ip, asr #1
   17314:	andeq	ip, r5, r0, ror #1
   17318:	cmp	r2, #0
   1731c:	movlt	r2, #1
   17320:	push	{r4, lr}
   17324:	strlt	r2, [r1, #24]
   17328:	blt	17368 <ftello64@plt+0x3614>
   1732c:	str	r2, [r1, #24]
   17330:	cmp	r2, #3
   17334:	ldrls	pc, [pc, r2, lsl #2]
   17338:	b	1737c <ftello64@plt+0x3628>
   1733c:	andeq	r7, r1, r0, ror #6
   17340:	andeq	r7, r1, r8, ror #6
   17344:	andeq	r7, r1, r8, ror #6
   17348:	andeq	r7, r1, ip, asr #6
   1734c:	mov	r2, r1
   17350:	ldr	r1, [pc, #52]	; 1738c <ftello64@plt+0x3638>
   17354:	bl	56124 <ftello64@plt+0x423d0>
   17358:	mov	r0, #0
   1735c:	pop	{r4, pc}
   17360:	ldr	r0, [pc, #40]	; 17390 <ftello64@plt+0x363c>
   17364:	pop	{r4, pc}
   17368:	mov	r2, r1
   1736c:	ldr	r1, [pc, #32]	; 17394 <ftello64@plt+0x3640>
   17370:	bl	56124 <ftello64@plt+0x423d0>
   17374:	mov	r0, #0
   17378:	pop	{r4, pc}
   1737c:	ldr	r2, [pc, #20]	; 17398 <ftello64@plt+0x3644>
   17380:	ldr	r1, [pc, #20]	; 1739c <ftello64@plt+0x3648>
   17384:	ldr	r0, [pc, #20]	; 173a0 <ftello64@plt+0x364c>
   17388:	bl	4ee84 <ftello64@plt+0x3b130>
   1738c:	muleq	r1, ip, r5
   17390:	andeq	r0, r0, #0, 2
   17394:	andeq	r6, r1, r8, asr #27
   17398:	andeq	fp, r5, ip, ror #31
   1739c:	andeq	r0, r0, r5, ror r1
   173a0:	andeq	ip, r5, r8, lsl r2
   173a4:	mov	r3, #0
   173a8:	b	17318 <ftello64@plt+0x35c4>
   173ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   173b0:	mov	r7, r0
   173b4:	ldrb	r0, [r2, #5]
   173b8:	mov	r4, r2
   173bc:	mov	r8, r1
   173c0:	mov	r5, r3
   173c4:	bl	2d82c <ftello64@plt+0x19ad8>
   173c8:	subs	r6, r0, #0
   173cc:	bne	17444 <ftello64@plt+0x36f0>
   173d0:	ldrb	r2, [r4, #5]
   173d4:	cmp	r2, #0
   173d8:	bne	173fc <ftello64@plt+0x36a8>
   173dc:	cmp	r5, #0
   173e0:	ldr	r0, [r4, #8]
   173e4:	beq	1744c <ftello64@plt+0x36f8>
   173e8:	ldr	r1, [sp, #32]
   173ec:	blx	r5
   173f0:	mov	r3, #0
   173f4:	str	r3, [r4, #8]
   173f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   173fc:	mov	r1, #40	; 0x28
   17400:	mov	r0, #1
   17404:	bl	13c10 <gcry_xcalloc@plt>
   17408:	ldrb	ip, [r4, #5]
   1740c:	mov	r3, r6
   17410:	mov	r2, ip
   17414:	mov	r9, r0
   17418:	ldr	r0, [pc, #64]	; 17460 <ftello64@plt+0x370c>
   1741c:	mov	r1, r9
   17420:	str	r0, [r9, #36]	; 0x24
   17424:	ldr	r0, [r4, #8]
   17428:	str	ip, [r9, #24]
   1742c:	bl	17318 <ftello64@plt+0x35c4>
   17430:	cmp	r0, #0
   17434:	beq	173dc <ftello64@plt+0x3688>
   17438:	mov	r0, r9
   1743c:	bl	13448 <gcry_free@plt>
   17440:	b	173dc <ftello64@plt+0x3688>
   17444:	mov	r0, #20
   17448:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1744c:	mov	r2, r0
   17450:	mov	r1, r8
   17454:	mov	r0, r7
   17458:	bl	28dd0 <ftello64@plt+0x1507c>
   1745c:	b	173f0 <ftello64@plt+0x369c>
   17460:	andeq	r6, r1, r8, asr #24
   17464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17468:	sub	sl, r3, #2
   1746c:	ldr	r9, [pc, #276]	; 17588 <ftello64@plt+0x3834>
   17470:	clz	sl, sl
   17474:	sub	sp, sp, #12
   17478:	mov	fp, r3
   1747c:	mov	r8, r0
   17480:	mov	r7, r1
   17484:	mov	r4, r2
   17488:	lsr	sl, sl, #5
   1748c:	ldr	r1, [r9, #8]
   17490:	ldr	r3, [r8]
   17494:	ldr	r2, [r7]
   17498:	tst	r1, #8
   1749c:	str	r3, [r4, #16]
   174a0:	str	r2, [r4, #20]
   174a4:	bne	17538 <ftello64@plt+0x37e4>
   174a8:	mov	r1, fp
   174ac:	mov	r0, r4
   174b0:	bl	13868 <BZ2_bzCompress@plt>
   174b4:	cmp	r0, #4
   174b8:	movne	r3, #0
   174bc:	andeq	r3, sl, #1
   174c0:	cmp	r3, #0
   174c4:	mov	r6, r0
   174c8:	bne	174d8 <ftello64@plt+0x3784>
   174cc:	bic	r3, r0, #2
   174d0:	cmp	r3, #1
   174d4:	bne	1757c <ftello64@plt+0x3828>
   174d8:	ldr	r3, [r9, #8]
   174dc:	ldr	r2, [r4, #20]
   174e0:	ldr	r5, [r7]
   174e4:	tst	r3, #8
   174e8:	sub	r5, r5, r2
   174ec:	bne	1754c <ftello64@plt+0x37f8>
   174f0:	mov	r2, r5
   174f4:	ldr	r1, [r8]
   174f8:	ldr	r0, [sp, #48]	; 0x30
   174fc:	bl	569d4 <ftello64@plt+0x42c80>
   17500:	cmp	r0, #0
   17504:	bne	17564 <ftello64@plt+0x3810>
   17508:	ldr	r3, [r4, #4]
   1750c:	cmp	r3, #0
   17510:	bne	1748c <ftello64@plt+0x3738>
   17514:	cmp	r6, #4
   17518:	moveq	r6, #0
   1751c:	andne	r6, sl, #1
   17520:	cmp	r6, #0
   17524:	bne	1748c <ftello64@plt+0x3738>
   17528:	mov	r5, r0
   1752c:	mov	r0, r5
   17530:	add	sp, sp, #12
   17534:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17538:	mov	r3, fp
   1753c:	ldr	r1, [r4, #4]
   17540:	ldr	r0, [pc, #68]	; 1758c <ftello64@plt+0x3838>
   17544:	bl	4ec70 <ftello64@plt+0x3af1c>
   17548:	b	174a8 <ftello64@plt+0x3754>
   1754c:	str	r6, [sp]
   17550:	mov	r3, r5
   17554:	ldr	r1, [r4, #4]
   17558:	ldr	r0, [pc, #48]	; 17590 <ftello64@plt+0x383c>
   1755c:	bl	4ec70 <ftello64@plt+0x3af1c>
   17560:	b	174f0 <ftello64@plt+0x379c>
   17564:	mov	r5, r0
   17568:	ldr	r0, [pc, #36]	; 17594 <ftello64@plt+0x3840>
   1756c:	bl	4ec70 <ftello64@plt+0x3af1c>
   17570:	mov	r0, r5
   17574:	add	sp, sp, #12
   17578:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1757c:	mov	r1, r0
   17580:	ldr	r0, [pc, #16]	; 17598 <ftello64@plt+0x3844>
   17584:	bl	4eba8 <ftello64@plt+0x3ae54>
   17588:	andeq	r8, r7, r0, asr r2
   1758c:	andeq	ip, r5, ip, lsr #5
   17590:	andeq	ip, r5, r4, lsl #6
   17594:	andeq	ip, r5, r0, asr #6
   17598:	andeq	ip, r5, r4, ror #5
   1759c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   175a0:	sub	sp, sp, #44	; 0x2c
   175a4:	ldr	r9, [pc, #1108]	; 17a00 <ftello64@plt+0x3cac>
   175a8:	ldr	ip, [sp, #80]	; 0x50
   175ac:	mov	r6, r0
   175b0:	ldr	r0, [r9]
   175b4:	cmp	r1, #3
   175b8:	str	ip, [sp, #12]
   175bc:	str	r2, [sp, #8]
   175c0:	mov	fp, r3
   175c4:	str	r0, [sp, #36]	; 0x24
   175c8:	ldr	r4, [r6, #4]
   175cc:	ldr	sl, [ip]
   175d0:	beq	176e8 <ftello64@plt+0x3994>
   175d4:	cmp	r1, #4
   175d8:	beq	1760c <ftello64@plt+0x38b8>
   175dc:	cmp	r1, #2
   175e0:	beq	17870 <ftello64@plt+0x3b1c>
   175e4:	cmp	r1, #5
   175e8:	beq	1790c <ftello64@plt+0x3bb8>
   175ec:	mov	r5, #0
   175f0:	ldr	r2, [sp, #36]	; 0x24
   175f4:	ldr	r3, [r9]
   175f8:	mov	r0, r5
   175fc:	cmp	r2, r3
   17600:	bne	179c4 <ftello64@plt+0x3c70>
   17604:	add	sp, sp, #44	; 0x2c
   17608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1760c:	ldr	r3, [r6]
   17610:	cmp	r3, #0
   17614:	bne	176bc <ftello64@plt+0x3968>
   17618:	ldr	ip, [r6, #24]
   1761c:	cmp	ip, #3
   17620:	bne	179d0 <ftello64@plt+0x3c7c>
   17624:	add	r2, sp, #24
   17628:	mov	lr, #8
   1762c:	add	r1, sp, #16
   17630:	ldr	r0, [sp, #8]
   17634:	str	r3, [sp, #28]
   17638:	str	r3, [sp, #24]
   1763c:	str	r3, [sp, #32]
   17640:	str	r2, [sp, #20]
   17644:	strb	ip, [sp, #29]
   17648:	str	lr, [sp, #16]
   1764c:	bl	14d94 <ftello64@plt+0x1040>
   17650:	cmp	r0, #0
   17654:	bne	179c8 <ftello64@plt+0x3c74>
   17658:	mov	r1, #48	; 0x30
   1765c:	mov	r0, #1
   17660:	bl	13c10 <gcry_xcalloc@plt>
   17664:	ldr	r3, [pc, #920]	; 17a04 <ftello64@plt+0x3cb0>
   17668:	ldr	r1, [r3, #172]	; 0xac
   1766c:	sub	r3, r1, #1
   17670:	cmp	r3, #8
   17674:	mov	r4, r0
   17678:	str	r0, [r6, #4]
   1767c:	bls	1768c <ftello64@plt+0x3938>
   17680:	cmn	r1, #1
   17684:	moveq	r1, #6
   17688:	bne	17924 <ftello64@plt+0x3bd0>
   1768c:	mov	r3, #0
   17690:	mov	r2, r3
   17694:	mov	r0, r4
   17698:	bl	135a4 <BZ2_bzCompressInit@plt>
   1769c:	cmp	r0, #0
   176a0:	bne	179e0 <ftello64@plt+0x3c8c>
   176a4:	mov	r0, #8192	; 0x2000
   176a8:	str	r0, [r6, #20]
   176ac:	bl	131cc <gcry_xmalloc@plt>
   176b0:	mov	r3, #2
   176b4:	str	r3, [r6]
   176b8:	str	r0, [r6, #16]
   176bc:	ldr	r3, [sp, #8]
   176c0:	str	fp, [r4]
   176c4:	str	sl, [r4, #4]
   176c8:	mov	r2, r4
   176cc:	str	r3, [sp]
   176d0:	add	r1, r6, #20
   176d4:	mov	r3, #0
   176d8:	add	r0, r6, #16
   176dc:	bl	17464 <ftello64@plt+0x3710>
   176e0:	mov	r5, r0
   176e4:	b	175f0 <ftello64@plt+0x389c>
   176e8:	ldr	r5, [r6]
   176ec:	cmp	r5, #0
   176f0:	beq	178b8 <ftello64@plt+0x3b64>
   176f4:	ldr	r8, [pc, #776]	; 17a04 <ftello64@plt+0x3cb0>
   176f8:	ldr	r5, [r4, #4]
   176fc:	clz	r7, r5
   17700:	lsr	r7, r7, #5
   17704:	ldr	r3, [r8, #8]
   17708:	str	fp, [r4, #16]
   1770c:	tst	r3, #8
   17710:	str	sl, [r4, #20]
   17714:	ldr	r3, [r6, #12]
   17718:	str	sl, [r6, #20]
   1771c:	bne	1789c <ftello64@plt+0x3b48>
   17720:	ldr	fp, [pc, #736]	; 17a08 <ftello64@plt+0x3cb4>
   17724:	mov	sl, #0
   17728:	cmp	r3, r5
   1772c:	movls	r2, #0
   17730:	andhi	r2, r7, #1
   17734:	cmp	r2, #0
   17738:	bne	177d4 <ftello64@plt+0x3a80>
   1773c:	cmp	sl, #0
   17740:	moveq	r7, #1
   17744:	ldr	r3, [r8, #8]
   17748:	tst	r3, #8
   1774c:	bne	17850 <ftello64@plt+0x3afc>
   17750:	mov	r0, r4
   17754:	bl	139b8 <BZ2_bzDecompress@plt>
   17758:	ldr	r3, [r8, #8]
   1775c:	tst	r3, #8
   17760:	mov	r5, r0
   17764:	bne	17838 <ftello64@plt+0x3ae4>
   17768:	cmp	r5, #4
   1776c:	beq	1782c <ftello64@plt+0x3ad8>
   17770:	add	r3, r5, #2
   17774:	bics	r3, r3, #2
   17778:	bne	179b8 <ftello64@plt+0x3c64>
   1777c:	cmp	r5, #0
   17780:	moveq	r3, sl
   17784:	movne	r3, #0
   17788:	cmp	r3, #0
   1778c:	ldr	r1, [r4, #20]
   17790:	beq	17810 <ftello64@plt+0x3abc>
   17794:	ldr	r5, [r4, #4]
   17798:	cmp	r5, #0
   1779c:	bne	17864 <ftello64@plt+0x3b10>
   177a0:	cmp	r1, #0
   177a4:	bne	1795c <ftello64@plt+0x3c08>
   177a8:	mov	r5, r1
   177ac:	ldr	r3, [r6, #20]
   177b0:	sub	r1, r3, r1
   177b4:	ldr	r3, [sp, #12]
   177b8:	str	r1, [r3]
   177bc:	ldr	r3, [r8, #8]
   177c0:	tst	r3, #8
   177c4:	beq	175f0 <ftello64@plt+0x389c>
   177c8:	ldr	r0, [pc, #572]	; 17a0c <ftello64@plt+0x3cb8>
   177cc:	bl	4ec70 <ftello64@plt+0x3af1c>
   177d0:	b	175f0 <ftello64@plt+0x389c>
   177d4:	ldr	r1, [r6, #8]
   177d8:	cmp	r5, #0
   177dc:	streq	r1, [r4]
   177e0:	sub	r2, r3, r5
   177e4:	add	r1, r1, r5
   177e8:	ldr	r0, [sp, #8]
   177ec:	bl	566d0 <ftello64@plt+0x4297c>
   177f0:	cmn	r0, #1
   177f4:	moveq	sl, #1
   177f8:	streq	r5, [r4, #4]
   177fc:	moveq	r7, sl
   17800:	beq	17744 <ftello64@plt+0x39f0>
   17804:	add	r0, r0, r5
   17808:	str	r0, [r4, #4]
   1780c:	b	1773c <ftello64@plt+0x39e8>
   17810:	cmp	r1, #0
   17814:	beq	177a8 <ftello64@plt+0x3a54>
   17818:	cmn	r5, #2
   1781c:	beq	179ec <ftello64@plt+0x3c98>
   17820:	ldr	r5, [r4, #4]
   17824:	ldr	r3, [r6, #12]
   17828:	b	17728 <ftello64@plt+0x39d4>
   1782c:	ldr	r1, [r4, #20]
   17830:	mvn	r5, #0
   17834:	b	177ac <ftello64@plt+0x3a58>
   17838:	mov	r3, r0
   1783c:	ldr	r2, [r4, #20]
   17840:	ldr	r1, [r4, #4]
   17844:	ldr	r0, [pc, #452]	; 17a10 <ftello64@plt+0x3cbc>
   17848:	bl	4ec70 <ftello64@plt+0x3af1c>
   1784c:	b	17768 <ftello64@plt+0x3a14>
   17850:	ldr	r2, [r4, #20]
   17854:	ldr	r1, [r4, #4]
   17858:	mov	r0, fp
   1785c:	bl	4ec70 <ftello64@plt+0x3af1c>
   17860:	b	17750 <ftello64@plt+0x39fc>
   17864:	cmp	r1, #0
   17868:	bne	17824 <ftello64@plt+0x3ad0>
   1786c:	b	177a8 <ftello64@plt+0x3a54>
   17870:	ldr	r3, [r6]
   17874:	cmp	r3, #1
   17878:	beq	17934 <ftello64@plt+0x3be0>
   1787c:	cmp	r3, #2
   17880:	beq	17970 <ftello64@plt+0x3c1c>
   17884:	ldr	r3, [r6, #36]	; 0x24
   17888:	cmp	r3, #0
   1788c:	beq	175ec <ftello64@plt+0x3898>
   17890:	mov	r0, r6
   17894:	blx	r3
   17898:	b	175ec <ftello64@plt+0x3898>
   1789c:	mov	r1, r5
   178a0:	mov	r2, sl
   178a4:	ldr	r0, [pc, #360]	; 17a14 <ftello64@plt+0x3cc0>
   178a8:	bl	4ec70 <ftello64@plt+0x3af1c>
   178ac:	ldr	r5, [r4, #4]
   178b0:	ldr	r3, [r6, #12]
   178b4:	b	17720 <ftello64@plt+0x39cc>
   178b8:	mov	r1, #48	; 0x30
   178bc:	mov	r0, #1
   178c0:	bl	13c10 <gcry_xcalloc@plt>
   178c4:	ldr	r8, [pc, #312]	; 17a04 <ftello64@plt+0x3cb0>
   178c8:	mov	r1, r5
   178cc:	ldr	r2, [r8, #176]	; 0xb0
   178d0:	str	r0, [r6, #4]
   178d4:	mov	r4, r0
   178d8:	bl	13508 <BZ2_bzDecompressInit@plt>
   178dc:	subs	r7, r0, #0
   178e0:	bne	179f4 <ftello64@plt+0x3ca0>
   178e4:	mov	r0, #2048	; 0x800
   178e8:	str	r0, [r6, #12]
   178ec:	bl	131cc <gcry_xmalloc@plt>
   178f0:	mov	r3, #1
   178f4:	mov	r5, r7
   178f8:	str	r7, [r4, #4]
   178fc:	str	r3, [r6]
   17900:	mov	r7, r3
   17904:	str	r0, [r6, #8]
   17908:	b	17704 <ftello64@plt+0x39b0>
   1790c:	mov	r2, sl
   17910:	mov	r0, r3
   17914:	ldr	r1, [pc, #252]	; 17a18 <ftello64@plt+0x3cc4>
   17918:	bl	49330 <ftello64@plt+0x355dc>
   1791c:	mov	r5, #0
   17920:	b	175f0 <ftello64@plt+0x389c>
   17924:	ldr	r0, [pc, #240]	; 17a1c <ftello64@plt+0x3cc8>
   17928:	bl	4eb24 <ftello64@plt+0x3add0>
   1792c:	mov	r1, #6
   17930:	b	1768c <ftello64@plt+0x3938>
   17934:	mov	r0, r4
   17938:	bl	13544 <BZ2_bzDecompressEnd@plt>
   1793c:	mov	r0, r4
   17940:	mov	r4, #0
   17944:	bl	13448 <gcry_free@plt>
   17948:	str	r4, [r6, #4]
   1794c:	ldr	r0, [r6, #16]
   17950:	bl	13448 <gcry_free@plt>
   17954:	str	r4, [r6, #16]
   17958:	b	17884 <ftello64@plt+0x3b30>
   1795c:	ldr	r0, [pc, #188]	; 17a20 <ftello64@plt+0x3ccc>
   17960:	bl	4eb24 <ftello64@plt+0x3add0>
   17964:	mov	r5, #89	; 0x59
   17968:	ldr	r1, [r4, #20]
   1796c:	b	177ac <ftello64@plt+0x3a58>
   17970:	ldr	r1, [sp, #8]
   17974:	mov	r5, #0
   17978:	mov	r2, r4
   1797c:	str	fp, [r4]
   17980:	str	r5, [r4, #4]
   17984:	add	r0, r6, #16
   17988:	str	r1, [sp]
   1798c:	add	r1, r6, #20
   17990:	bl	17464 <ftello64@plt+0x3710>
   17994:	mov	r0, r4
   17998:	bl	136a0 <BZ2_bzCompressEnd@plt>
   1799c:	mov	r0, r4
   179a0:	bl	13448 <gcry_free@plt>
   179a4:	str	r5, [r6, #4]
   179a8:	ldr	r0, [r6, #16]
   179ac:	bl	13448 <gcry_free@plt>
   179b0:	str	r5, [r6, #16]
   179b4:	b	17884 <ftello64@plt+0x3b30>
   179b8:	mov	r1, r5
   179bc:	ldr	r0, [pc, #96]	; 17a24 <ftello64@plt+0x3cd0>
   179c0:	bl	4eba8 <ftello64@plt+0x3ae54>
   179c4:	bl	134b4 <__stack_chk_fail@plt>
   179c8:	ldr	r0, [pc, #88]	; 17a28 <ftello64@plt+0x3cd4>
   179cc:	bl	4ec2c <ftello64@plt+0x3aed8>
   179d0:	ldr	r2, [pc, #84]	; 17a2c <ftello64@plt+0x3cd8>
   179d4:	mov	r1, #211	; 0xd3
   179d8:	ldr	r0, [pc, #80]	; 17a30 <ftello64@plt+0x3cdc>
   179dc:	bl	4ee84 <ftello64@plt+0x3b130>
   179e0:	mov	r1, r0
   179e4:	ldr	r0, [pc, #72]	; 17a34 <ftello64@plt+0x3ce0>
   179e8:	bl	4eba8 <ftello64@plt+0x3ae54>
   179ec:	mov	r5, r3
   179f0:	b	177ac <ftello64@plt+0x3a58>
   179f4:	mov	r1, r7
   179f8:	ldr	r0, [pc, #52]	; 17a34 <ftello64@plt+0x3ce0>
   179fc:	bl	4eba8 <ftello64@plt+0x3ae54>
   17a00:	andeq	r6, r7, r8, ror #19
   17a04:	andeq	r8, r7, r0, asr r2
   17a08:			; <UNDEFINED> instruction: 0x0005c3b0
   17a0c:	andeq	ip, r5, r4, asr r4
   17a10:	andeq	ip, r5, r0, ror #7
   17a14:	andeq	ip, r5, r4, ror r3
   17a18:	andeq	ip, r5, r8, lsl #5
   17a1c:	andeq	ip, r5, r8, asr r2
   17a20:	andeq	ip, r5, r8, lsr r4
   17a24:	andeq	ip, r5, r8, lsl r4
   17a28:	andeq	ip, r5, r0, lsr r2
   17a2c:	muleq	r5, r8, r2
   17a30:	andeq	ip, r5, r8, ror r4
   17a34:	andeq	ip, r5, r0, ror #6
   17a38:	push	{r4, lr}
   17a3c:	subs	r4, r0, #0
   17a40:	beq	17a54 <ftello64@plt+0x3d00>
   17a44:	mov	r1, #2
   17a48:	bl	133d0 <gcry_mpi_get_flag@plt>
   17a4c:	cmp	r0, #0
   17a50:	bne	17a60 <ftello64@plt+0x3d0c>
   17a54:	mov	r0, r4
   17a58:	pop	{r4, lr}
   17a5c:	b	131f0 <gcry_mpi_copy@plt>
   17a60:	mov	r1, #0
   17a64:	mov	r0, r4
   17a68:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   17a6c:	cmp	r0, #0
   17a70:	popeq	{r4, pc}
   17a74:	mov	r0, r4
   17a78:	pop	{r4, lr}
   17a7c:	b	131f0 <gcry_mpi_copy@plt>
   17a80:	push	{r4, r5, r6, lr}
   17a84:	subs	r4, r0, #0
   17a88:	moveq	r5, r4
   17a8c:	beq	17abc <ftello64@plt+0x3d68>
   17a90:	ldr	r0, [r4]
   17a94:	add	r0, r0, #11
   17a98:	bl	131cc <gcry_xmalloc@plt>
   17a9c:	ldr	r3, [r4]
   17aa0:	ldr	r2, [r4, #4]
   17aa4:	add	r1, r4, #8
   17aa8:	mov	r5, r0
   17aac:	str	r3, [r0]
   17ab0:	str	r2, [r0, #4]
   17ab4:	add	r0, r0, #8
   17ab8:	bl	133e8 <memcpy@plt>
   17abc:	mov	r0, r5
   17ac0:	pop	{r4, r5, r6, pc}
   17ac4:	push	{r4, lr}
   17ac8:	mov	r4, r0
   17acc:	ldrb	r3, [r0]
   17ad0:	cmp	r3, #0
   17ad4:	beq	17b4c <ftello64@plt+0x3df8>
   17ad8:	mov	r0, #0
   17adc:	b	17ae4 <ftello64@plt+0x3d90>
   17ae0:	mov	r0, r3
   17ae4:	add	r3, r0, #1
   17ae8:	ldrb	r2, [r4, r3, lsl #1]
   17aec:	cmp	r2, #0
   17af0:	bne	17ae0 <ftello64@plt+0x3d8c>
   17af4:	add	r0, r0, #2
   17af8:	lsl	r0, r0, #1
   17afc:	bl	131cc <gcry_xmalloc@plt>
   17b00:	ldrb	r2, [r4]
   17b04:	cmp	r2, #0
   17b08:	beq	17b60 <ftello64@plt+0x3e0c>
   17b0c:	mov	r3, #0
   17b10:	add	lr, r0, #1
   17b14:	add	ip, r4, #1
   17b18:	ldrb	r1, [ip, r3, lsl #1]
   17b1c:	strb	r2, [r0, r3, lsl #1]
   17b20:	strb	r1, [lr, r3, lsl #1]
   17b24:	add	r3, r3, #1
   17b28:	ldrb	r2, [r4, r3, lsl #1]
   17b2c:	lsl	r1, r3, #1
   17b30:	cmp	r2, #0
   17b34:	bne	17b18 <ftello64@plt+0x3dc4>
   17b38:	add	r1, r0, r1
   17b3c:	mov	r3, #0
   17b40:	strb	r3, [r1]
   17b44:	strb	r3, [r1, #1]
   17b48:	pop	{r4, pc}
   17b4c:	mov	r0, #2
   17b50:	bl	131cc <gcry_xmalloc@plt>
   17b54:	ldrb	r2, [r4]
   17b58:	cmp	r2, #0
   17b5c:	bne	17b0c <ftello64@plt+0x3db8>
   17b60:	mov	r1, r0
   17b64:	b	17b3c <ftello64@plt+0x3de8>
   17b68:	b	13448 <gcry_free@plt>
   17b6c:	push	{r4, r5, r6, r7, r8, lr}
   17b70:	mov	r6, r0
   17b74:	ldrb	r0, [r0, #9]
   17b78:	bl	2de88 <ftello64@plt+0x1a134>
   17b7c:	subs	r7, r0, #0
   17b80:	beq	17bb8 <ftello64@plt+0x3e64>
   17b84:	ble	17bac <ftello64@plt+0x3e58>
   17b88:	mov	r4, #0
   17b8c:	mov	r8, r4
   17b90:	add	r5, r6, #12
   17b94:	ldr	r0, [r5]
   17b98:	add	r4, r4, #1
   17b9c:	bl	13964 <gcry_mpi_release@plt>
   17ba0:	cmp	r7, r4
   17ba4:	str	r8, [r5], #4
   17ba8:	bne	17b94 <ftello64@plt+0x3e40>
   17bac:	mov	r0, r6
   17bb0:	pop	{r4, r5, r6, r7, r8, lr}
   17bb4:	b	13448 <gcry_free@plt>
   17bb8:	ldr	r0, [r6, #12]
   17bbc:	bl	13964 <gcry_mpi_release@plt>
   17bc0:	str	r7, [r6, #12]
   17bc4:	mov	r0, r6
   17bc8:	pop	{r4, r5, r6, r7, r8, lr}
   17bcc:	b	13448 <gcry_free@plt>
   17bd0:	push	{r4, r5, r6, lr}
   17bd4:	mov	r4, r0
   17bd8:	ldrb	r0, [r0, #22]
   17bdc:	bl	2de68 <ftello64@plt+0x1a114>
   17be0:	subs	r5, r0, #0
   17be4:	beq	17c58 <ftello64@plt+0x3f04>
   17be8:	ble	17c10 <ftello64@plt+0x3ebc>
   17bec:	ldr	r0, [r4, #64]	; 0x40
   17bf0:	bl	13964 <gcry_mpi_release@plt>
   17bf4:	mov	r6, #0
   17bf8:	cmp	r5, #1
   17bfc:	str	r6, [r4, #64]	; 0x40
   17c00:	beq	17c10 <ftello64@plt+0x3ebc>
   17c04:	ldr	r0, [r4, #68]	; 0x44
   17c08:	bl	13964 <gcry_mpi_release@plt>
   17c0c:	str	r6, [r4, #68]	; 0x44
   17c10:	ldr	r0, [r4, #32]
   17c14:	bl	13448 <gcry_free@plt>
   17c18:	ldr	r0, [r4, #52]	; 0x34
   17c1c:	bl	13448 <gcry_free@plt>
   17c20:	ldr	r0, [r4, #56]	; 0x38
   17c24:	bl	13448 <gcry_free@plt>
   17c28:	ldr	r3, [r4, #44]	; 0x2c
   17c2c:	cmp	r3, #0
   17c30:	beq	17c44 <ftello64@plt+0x3ef0>
   17c34:	ldr	r0, [r3, #8]
   17c38:	bl	13448 <gcry_free@plt>
   17c3c:	ldr	r0, [r4, #44]	; 0x2c
   17c40:	bl	13448 <gcry_free@plt>
   17c44:	ldr	r0, [r4, #48]	; 0x30
   17c48:	bl	13448 <gcry_free@plt>
   17c4c:	mov	r0, r4
   17c50:	pop	{r4, r5, r6, lr}
   17c54:	b	13448 <gcry_free@plt>
   17c58:	ldr	r0, [r4, #64]	; 0x40
   17c5c:	bl	13964 <gcry_mpi_release@plt>
   17c60:	str	r5, [r4, #64]	; 0x40
   17c64:	b	17c10 <ftello64@plt+0x3ebc>
   17c68:	cmp	r0, #0
   17c6c:	bxeq	lr
   17c70:	b	17ac4 <ftello64@plt+0x3d70>
   17c74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17c78:	subs	r6, r0, #0
   17c7c:	mov	r5, r1
   17c80:	beq	17dd4 <ftello64@plt+0x4080>
   17c84:	mov	r2, #132	; 0x84
   17c88:	mov	r1, r5
   17c8c:	mov	r0, r6
   17c90:	bl	133e8 <memcpy@plt>
   17c94:	ldr	r3, [r5, #64]	; 0x40
   17c98:	mov	r2, #0
   17c9c:	cmp	r3, r2
   17ca0:	str	r2, [r6, #100]	; 0x64
   17ca4:	ldrne	r2, [r3]
   17ca8:	ldr	r0, [r5, #56]	; 0x38
   17cac:	addne	r2, r2, #1
   17cb0:	strne	r2, [r3]
   17cb4:	cmp	r0, #0
   17cb8:	str	r3, [r6, #64]	; 0x40
   17cbc:	beq	17cc4 <ftello64@plt+0x3f70>
   17cc0:	bl	17ac4 <ftello64@plt+0x3d70>
   17cc4:	str	r0, [r6, #56]	; 0x38
   17cc8:	ldrb	r0, [r5, #31]
   17ccc:	bl	2de28 <ftello64@plt+0x1a0d4>
   17cd0:	subs	r9, r0, #0
   17cd4:	beq	17da8 <ftello64@plt+0x4054>
   17cd8:	movle	r4, #0
   17cdc:	ble	17d0c <ftello64@plt+0x3fb8>
   17ce0:	add	r8, r5, #104	; 0x68
   17ce4:	add	r7, r6, #104	; 0x68
   17ce8:	mov	r4, #0
   17cec:	ldr	r0, [r8], #4
   17cf0:	bl	17a38 <ftello64@plt+0x3ce4>
   17cf4:	add	r4, r4, #1
   17cf8:	cmp	r9, r4
   17cfc:	str	r0, [r7], #4
   17d00:	bne	17cec <ftello64@plt+0x3f98>
   17d04:	cmp	r4, #6
   17d08:	bgt	17d28 <ftello64@plt+0x3fd4>
   17d0c:	add	r3, r6, r4, lsl #2
   17d10:	add	r3, r3, #100	; 0x64
   17d14:	mov	r2, #0
   17d18:	add	r4, r4, #1
   17d1c:	cmp	r4, #7
   17d20:	str	r2, [r3, #4]!
   17d24:	bne	17d18 <ftello64@plt+0x3fc4>
   17d28:	ldr	r3, [r5, #68]	; 0x44
   17d2c:	ldr	r0, [r5, #72]	; 0x48
   17d30:	cmp	r3, #0
   17d34:	beq	17dbc <ftello64@plt+0x4068>
   17d38:	cmp	r0, #0
   17d3c:	bne	17d78 <ftello64@plt+0x4024>
   17d40:	mov	r3, #0
   17d44:	str	r3, [r6, #68]	; 0x44
   17d48:	ldr	r0, [r5, #96]	; 0x60
   17d4c:	cmp	r0, #0
   17d50:	beq	17d5c <ftello64@plt+0x4008>
   17d54:	bl	139d0 <gcry_xstrdup@plt>
   17d58:	str	r0, [r6, #96]	; 0x60
   17d5c:	ldr	r0, [r5, #88]	; 0x58
   17d60:	cmp	r0, #0
   17d64:	beq	17d70 <ftello64@plt+0x401c>
   17d68:	bl	139d0 <gcry_xstrdup@plt>
   17d6c:	str	r0, [r6, #88]	; 0x58
   17d70:	mov	r0, r6
   17d74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17d78:	add	r3, r0, r0, lsl #2
   17d7c:	add	r0, r0, r3, lsl #1
   17d80:	lsl	r0, r0, #1
   17d84:	bl	131cc <gcry_xmalloc@plt>
   17d88:	ldr	r2, [r5, #72]	; 0x48
   17d8c:	add	r3, r2, r2, lsl #2
   17d90:	add	r2, r2, r3, lsl #1
   17d94:	lsl	r2, r2, #1
   17d98:	str	r0, [r6, #68]	; 0x44
   17d9c:	ldr	r1, [r5, #68]	; 0x44
   17da0:	bl	133e8 <memcpy@plt>
   17da4:	b	17d48 <ftello64@plt+0x3ff4>
   17da8:	ldr	r0, [r5, #104]	; 0x68
   17dac:	bl	17a38 <ftello64@plt+0x3ce4>
   17db0:	mov	r4, #1
   17db4:	str	r0, [r6, #104]	; 0x68
   17db8:	b	17d0c <ftello64@plt+0x3fb8>
   17dbc:	cmp	r0, #0
   17dc0:	beq	17d40 <ftello64@plt+0x3fec>
   17dc4:	ldr	r2, [pc, #24]	; 17de4 <ftello64@plt+0x4090>
   17dc8:	mov	r1, #219	; 0xdb
   17dcc:	ldr	r0, [pc, #20]	; 17de8 <ftello64@plt+0x4094>
   17dd0:	bl	4ee84 <ftello64@plt+0x3b130>
   17dd4:	mov	r0, #132	; 0x84
   17dd8:	bl	131cc <gcry_xmalloc@plt>
   17ddc:	mov	r6, r0
   17de0:	b	17c84 <ftello64@plt+0x3f30>
   17de4:	muleq	r5, r4, r4
   17de8:			; <UNDEFINED> instruction: 0x0005c4b4
   17dec:	push	{r4, r5, r6, r7, r8, lr}
   17df0:	subs	r6, r0, #0
   17df4:	mov	r5, r1
   17df8:	beq	17f34 <ftello64@plt+0x41e0>
   17dfc:	mov	r2, #140	; 0x8c
   17e00:	mov	r1, r5
   17e04:	mov	r0, r6
   17e08:	bl	133e8 <memcpy@plt>
   17e0c:	ldrb	r0, [r5, #22]
   17e10:	bl	2de68 <ftello64@plt+0x1a114>
   17e14:	subs	r4, r0, #0
   17e18:	beq	17f24 <ftello64@plt+0x41d0>
   17e1c:	ble	17e40 <ftello64@plt+0x40ec>
   17e20:	ldr	r0, [r5, #64]	; 0x40
   17e24:	bl	17a38 <ftello64@plt+0x3ce4>
   17e28:	cmp	r4, #1
   17e2c:	str	r0, [r6, #64]	; 0x40
   17e30:	beq	17e40 <ftello64@plt+0x40ec>
   17e34:	ldr	r0, [r5, #68]	; 0x44
   17e38:	bl	17a38 <ftello64@plt+0x3ce4>
   17e3c:	str	r0, [r6, #68]	; 0x44
   17e40:	ldr	r4, [r5, #44]	; 0x2c
   17e44:	cmp	r4, #0
   17e48:	beq	17ec0 <ftello64@plt+0x416c>
   17e4c:	add	r8, r4, #32
   17e50:	mov	r0, r8
   17e54:	bl	13814 <strlen@plt>
   17e58:	add	r0, r0, #36	; 0x24
   17e5c:	bl	131cc <gcry_xmalloc@plt>
   17e60:	ldr	r3, [r4]
   17e64:	mov	r7, r0
   17e68:	ldr	r0, [r4, #8]
   17e6c:	str	r3, [r7]
   17e70:	ldr	r3, [r4, #4]
   17e74:	cmp	r0, #0
   17e78:	str	r3, [r7, #4]
   17e7c:	beq	17e84 <ftello64@plt+0x4130>
   17e80:	bl	139d0 <gcry_xstrdup@plt>
   17e84:	str	r0, [r7, #8]
   17e88:	ldr	r2, [r4, #12]!
   17e8c:	mov	r1, r8
   17e90:	ldr	r0, [r4, #12]
   17e94:	ldr	lr, [r4, #4]
   17e98:	ldr	ip, [r4, #8]
   17e9c:	str	r0, [r7, #24]
   17ea0:	str	r2, [r7, #12]
   17ea4:	str	lr, [r7, #16]
   17ea8:	str	ip, [r7, #20]
   17eac:	ldr	r2, [r4, #16]
   17eb0:	add	r0, r7, #32
   17eb4:	str	r2, [r7, #28]
   17eb8:	bl	135e0 <strcpy@plt>
   17ebc:	mov	r4, r7
   17ec0:	str	r4, [r6, #44]	; 0x2c
   17ec4:	ldr	r0, [r5, #52]	; 0x34
   17ec8:	bl	17a80 <ftello64@plt+0x3d2c>
   17ecc:	str	r0, [r6, #52]	; 0x34
   17ed0:	ldr	r0, [r5, #56]	; 0x38
   17ed4:	bl	17a80 <ftello64@plt+0x3d2c>
   17ed8:	ldr	r3, [r5, #48]	; 0x30
   17edc:	cmp	r3, #0
   17ee0:	str	r0, [r6, #56]	; 0x38
   17ee4:	beq	17ef4 <ftello64@plt+0x41a0>
   17ee8:	mov	r0, r3
   17eec:	bl	139d0 <gcry_xstrdup@plt>
   17ef0:	str	r0, [r6, #48]	; 0x30
   17ef4:	ldr	r3, [r5, #36]	; 0x24
   17ef8:	cmp	r3, #0
   17efc:	bne	17f08 <ftello64@plt+0x41b4>
   17f00:	mov	r0, r6
   17f04:	pop	{r4, r5, r6, r7, r8, pc}
   17f08:	mov	r3, #0
   17f0c:	mov	r0, r6
   17f10:	str	r3, [r6, #32]
   17f14:	str	r3, [r6, #36]	; 0x24
   17f18:	bl	34820 <ftello64@plt+0x20acc>
   17f1c:	mov	r0, r6
   17f20:	pop	{r4, r5, r6, r7, r8, pc}
   17f24:	ldr	r0, [r5, #64]	; 0x40
   17f28:	bl	17a38 <ftello64@plt+0x3ce4>
   17f2c:	str	r0, [r6, #64]	; 0x40
   17f30:	b	17e40 <ftello64@plt+0x40ec>
   17f34:	mov	r0, #140	; 0x8c
   17f38:	bl	131cc <gcry_xmalloc@plt>
   17f3c:	mov	r6, r0
   17f40:	b	17dfc <ftello64@plt+0x40a8>
   17f44:	cmp	r0, #0
   17f48:	ldrne	r3, [r0]
   17f4c:	addne	r3, r3, #1
   17f50:	strne	r3, [r0]
   17f54:	bx	lr
   17f58:	b	13448 <gcry_free@plt>
   17f5c:	push	{r4, lr}
   17f60:	subs	r4, r0, #0
   17f64:	popeq	{r4, pc}
   17f68:	ldr	r0, [r4, #8]
   17f6c:	bl	13448 <gcry_free@plt>
   17f70:	ldr	r0, [r4, #16]
   17f74:	bl	13448 <gcry_free@plt>
   17f78:	mov	r3, #0
   17f7c:	str	r3, [r4, #8]
   17f80:	str	r3, [r4, #16]
   17f84:	str	r3, [r4, #20]
   17f88:	pop	{r4, pc}
   17f8c:	push	{r4, r5, r6, lr}
   17f90:	subs	r4, r0, #0
   17f94:	popeq	{r4, r5, r6, pc}
   17f98:	ldr	r5, [r4]
   17f9c:	cmp	r5, #0
   17fa0:	ble	17ffc <ftello64@plt+0x42a8>
   17fa4:	sub	r5, r5, #1
   17fa8:	cmp	r5, #0
   17fac:	str	r5, [r4]
   17fb0:	popne	{r4, r5, r6, pc}
   17fb4:	ldr	r0, [r4, #8]
   17fb8:	bl	13448 <gcry_free@plt>
   17fbc:	ldr	r0, [r4, #16]
   17fc0:	bl	13448 <gcry_free@plt>
   17fc4:	ldr	r0, [r4, #48]	; 0x30
   17fc8:	str	r5, [r4, #8]
   17fcc:	str	r5, [r4, #16]
   17fd0:	str	r5, [r4, #20]
   17fd4:	bl	13448 <gcry_free@plt>
   17fd8:	ldr	r0, [r4, #24]
   17fdc:	bl	13448 <gcry_free@plt>
   17fe0:	ldr	r0, [r4, #60]	; 0x3c
   17fe4:	bl	13448 <gcry_free@plt>
   17fe8:	ldr	r0, [r4, #72]	; 0x48
   17fec:	bl	13448 <gcry_free@plt>
   17ff0:	mov	r0, r4
   17ff4:	pop	{r4, r5, r6, lr}
   17ff8:	b	13448 <gcry_free@plt>
   17ffc:	ldr	r3, [pc, #12]	; 18010 <ftello64@plt+0x42bc>
   18000:	ldr	r2, [pc, #12]	; 18014 <ftello64@plt+0x42c0>
   18004:	ldr	r1, [pc, #12]	; 18018 <ftello64@plt+0x42c4>
   18008:	ldr	r0, [pc, #12]	; 1801c <ftello64@plt+0x42c8>
   1800c:	bl	4eeac <ftello64@plt+0x3b158>
   18010:	andeq	ip, r5, r4, lsr #9
   18014:	andeq	r0, r0, r1, asr #2
   18018:			; <UNDEFINED> instruction: 0x0005c4b4
   1801c:	andeq	ip, r5, ip, asr #9
   18020:	ldr	r3, [r0, #100]	; 0x64
   18024:	push	{r4, r5, r6, r7, r8, lr}
   18028:	cmp	r3, #0
   1802c:	mov	r6, r0
   18030:	ldrb	r0, [r0, #31]
   18034:	beq	1810c <ftello64@plt+0x43b8>
   18038:	bl	2de48 <ftello64@plt+0x1a0f4>
   1803c:	mov	r7, r0
   18040:	cmp	r7, #0
   18044:	beq	180fc <ftello64@plt+0x43a8>
   18048:	ble	18070 <ftello64@plt+0x431c>
   1804c:	mov	r4, #0
   18050:	mov	r8, r4
   18054:	add	r5, r6, #104	; 0x68
   18058:	ldr	r0, [r5]
   1805c:	add	r4, r4, #1
   18060:	bl	13964 <gcry_mpi_release@plt>
   18064:	cmp	r7, r4
   18068:	str	r8, [r5], #4
   1806c:	bne	18058 <ftello64@plt+0x4304>
   18070:	ldr	r0, [r6, #100]	; 0x64
   18074:	cmp	r0, #0
   18078:	beq	18088 <ftello64@plt+0x4334>
   1807c:	bl	13448 <gcry_free@plt>
   18080:	mov	r3, #0
   18084:	str	r3, [r6, #100]	; 0x64
   18088:	ldr	r0, [r6, #56]	; 0x38
   1808c:	cmp	r0, #0
   18090:	beq	180a0 <ftello64@plt+0x434c>
   18094:	bl	13448 <gcry_free@plt>
   18098:	mov	r3, #0
   1809c:	str	r3, [r6, #56]	; 0x38
   180a0:	ldr	r0, [r6, #64]	; 0x40
   180a4:	bl	17f8c <ftello64@plt+0x4238>
   180a8:	ldr	r0, [r6, #68]	; 0x44
   180ac:	mov	r4, #0
   180b0:	cmp	r0, r4
   180b4:	str	r4, [r6, #64]	; 0x40
   180b8:	beq	180c8 <ftello64@plt+0x4374>
   180bc:	bl	13448 <gcry_free@plt>
   180c0:	str	r4, [r6, #68]	; 0x44
   180c4:	str	r4, [r6, #72]	; 0x48
   180c8:	ldr	r0, [r6, #96]	; 0x60
   180cc:	cmp	r0, #0
   180d0:	beq	180e0 <ftello64@plt+0x438c>
   180d4:	bl	13448 <gcry_free@plt>
   180d8:	mov	r3, #0
   180dc:	str	r3, [r6, #96]	; 0x60
   180e0:	ldr	r0, [r6, #88]	; 0x58
   180e4:	cmp	r0, #0
   180e8:	popeq	{r4, r5, r6, r7, r8, pc}
   180ec:	bl	13448 <gcry_free@plt>
   180f0:	mov	r3, #0
   180f4:	str	r3, [r6, #88]	; 0x58
   180f8:	pop	{r4, r5, r6, r7, r8, pc}
   180fc:	ldr	r0, [r6, #104]	; 0x68
   18100:	bl	13964 <gcry_mpi_release@plt>
   18104:	str	r7, [r6, #104]	; 0x68
   18108:	b	18070 <ftello64@plt+0x431c>
   1810c:	bl	2de28 <ftello64@plt+0x1a0d4>
   18110:	mov	r7, r0
   18114:	b	18040 <ftello64@plt+0x42ec>
   18118:	subs	r3, r0, #0
   1811c:	bxeq	lr
   18120:	push	{r4, lr}
   18124:	mov	r4, r3
   18128:	bl	18020 <ftello64@plt+0x42cc>
   1812c:	mov	r0, r4
   18130:	pop	{r4, lr}
   18134:	b	13448 <gcry_free@plt>
   18138:	push	{r4, lr}
   1813c:	subs	r4, r0, #0
   18140:	popeq	{r4, pc}
   18144:	ldr	r0, [r4, #8]
   18148:	cmp	r0, #0
   1814c:	bne	18158 <ftello64@plt+0x4404>
   18150:	b	1816c <ftello64@plt+0x4418>
   18154:	ldr	r0, [r4, #8]
   18158:	mov	r2, #1073741824	; 0x40000000
   1815c:	mov	r1, #0
   18160:	bl	566d0 <ftello64@plt+0x4297c>
   18164:	cmn	r0, #1
   18168:	bne	18154 <ftello64@plt+0x4400>
   1816c:	mov	r0, r4
   18170:	pop	{r4, lr}
   18174:	b	13448 <gcry_free@plt>
   18178:	push	{r4, lr}
   1817c:	subs	r4, r0, #0
   18180:	popeq	{r4, pc}
   18184:	ldr	r0, [r4, #12]
   18188:	cmp	r0, #0
   1818c:	beq	181dc <ftello64@plt+0x4488>
   18190:	ldrb	r3, [r4, #9]
   18194:	cmp	r3, #0
   18198:	bne	181ec <ftello64@plt+0x4498>
   1819c:	ldr	r2, [r4]
   181a0:	cmp	r2, #0
   181a4:	bne	181c4 <ftello64@plt+0x4470>
   181a8:	b	181dc <ftello64@plt+0x4488>
   181ac:	ldr	r2, [r4]
   181b0:	sub	r2, r2, r0
   181b4:	cmp	r2, #0
   181b8:	str	r2, [r4]
   181bc:	beq	181dc <ftello64@plt+0x4488>
   181c0:	ldr	r0, [r4, #12]
   181c4:	mov	r1, #0
   181c8:	bl	566d0 <ftello64@plt+0x4297c>
   181cc:	cmn	r0, #1
   181d0:	bne	181ac <ftello64@plt+0x4458>
   181d4:	mov	r3, #0
   181d8:	str	r3, [r4]
   181dc:	mov	r0, r4
   181e0:	pop	{r4, lr}
   181e4:	b	13448 <gcry_free@plt>
   181e8:	ldr	r0, [r4, #12]
   181ec:	mov	r2, #1073741824	; 0x40000000
   181f0:	mov	r1, #0
   181f4:	bl	566d0 <ftello64@plt+0x4297c>
   181f8:	cmn	r0, #1
   181fc:	bne	181e8 <ftello64@plt+0x4494>
   18200:	mov	r0, r4
   18204:	pop	{r4, lr}
   18208:	b	13448 <gcry_free@plt>
   1820c:	push	{r4, lr}
   18210:	subs	r4, r0, #0
   18214:	popeq	{r4, pc}
   18218:	ldr	r0, [r4, #4]
   1821c:	cmp	r0, #0
   18220:	beq	18270 <ftello64@plt+0x451c>
   18224:	ldrb	r3, [r4, #9]
   18228:	cmp	r3, #0
   1822c:	bne	18280 <ftello64@plt+0x452c>
   18230:	ldr	r2, [r4]
   18234:	cmp	r2, #0
   18238:	bne	18258 <ftello64@plt+0x4504>
   1823c:	b	18270 <ftello64@plt+0x451c>
   18240:	ldr	r2, [r4]
   18244:	sub	r2, r2, r0
   18248:	cmp	r2, #0
   1824c:	str	r2, [r4]
   18250:	beq	18270 <ftello64@plt+0x451c>
   18254:	ldr	r0, [r4, #4]
   18258:	mov	r1, #0
   1825c:	bl	566d0 <ftello64@plt+0x4297c>
   18260:	cmn	r0, #1
   18264:	bne	18240 <ftello64@plt+0x44ec>
   18268:	mov	r3, #0
   1826c:	str	r3, [r4]
   18270:	mov	r0, r4
   18274:	pop	{r4, lr}
   18278:	b	13448 <gcry_free@plt>
   1827c:	ldr	r0, [r4, #4]
   18280:	mov	r2, #1073741824	; 0x40000000
   18284:	mov	r1, #0
   18288:	bl	566d0 <ftello64@plt+0x4297c>
   1828c:	cmn	r0, #1
   18290:	bne	1827c <ftello64@plt+0x4528>
   18294:	mov	r0, r4
   18298:	pop	{r4, lr}
   1829c:	b	13448 <gcry_free@plt>
   182a0:	push	{r4, r5, r6, lr}
   182a4:	subs	r5, r0, #0
   182a8:	mov	r4, r1
   182ac:	beq	1840c <ftello64@plt+0x46b8>
   182b0:	ldr	r6, [r5, #4]
   182b4:	cmp	r6, #0
   182b8:	beq	1840c <ftello64@plt+0x46b8>
   182bc:	ldr	r3, [pc, #556]	; 184f0 <ftello64@plt+0x479c>
   182c0:	ldr	r1, [r5]
   182c4:	ldr	r3, [r3]
   182c8:	cmp	r3, #0
   182cc:	bne	183f4 <ftello64@plt+0x46a0>
   182d0:	cmp	r4, #0
   182d4:	beq	182f0 <ftello64@plt+0x459c>
   182d8:	ldr	r3, [r4, #12]
   182dc:	cmp	r3, #0
   182e0:	bne	182f0 <ftello64@plt+0x459c>
   182e4:	ldr	r2, [r4, #4]
   182e8:	cmp	r2, r1
   182ec:	beq	18450 <ftello64@plt+0x46fc>
   182f0:	sub	r1, r1, #1
   182f4:	cmp	r1, #60	; 0x3c
   182f8:	ldrls	pc, [pc, r1, lsl #2]
   182fc:	b	1843c <ftello64@plt+0x46e8>
   18300:	muleq	r1, r8, r4
   18304:	andeq	r8, r1, r0, lsl #9
   18308:	andeq	r8, r1, ip, lsr r4
   1830c:	andeq	r8, r1, ip, lsr r4
   18310:			; <UNDEFINED> instruction: 0x000184bc
   18314:			; <UNDEFINED> instruction: 0x000184bc
   18318:			; <UNDEFINED> instruction: 0x000184bc
   1831c:	andeq	r8, r1, r4, lsr #9
   18320:			; <UNDEFINED> instruction: 0x000184b0
   18324:	andeq	r8, r1, ip, lsr r4
   18328:	andeq	r8, r1, r4, ror r4
   1832c:	andeq	r8, r1, ip, lsr r4
   18330:	andeq	r8, r1, ip, lsl #9
   18334:			; <UNDEFINED> instruction: 0x000184bc
   18338:	andeq	r8, r1, ip, lsr r4
   1833c:	andeq	r8, r1, ip, lsr r4
   18340:	andeq	r8, r1, ip, lsr r4
   18344:			; <UNDEFINED> instruction: 0x000184b0
   18348:	andeq	r8, r1, ip, lsr r4
   1834c:	andeq	r8, r1, ip, lsr r4
   18350:	andeq	r8, r1, ip, lsr r4
   18354:	andeq	r8, r1, ip, lsr r4
   18358:	andeq	r8, r1, ip, lsr r4
   1835c:	andeq	r8, r1, ip, lsr r4
   18360:	andeq	r8, r1, ip, lsr r4
   18364:	andeq	r8, r1, ip, lsr r4
   18368:	andeq	r8, r1, ip, lsr r4
   1836c:	andeq	r8, r1, ip, lsr r4
   18370:	andeq	r8, r1, ip, lsr r4
   18374:	andeq	r8, r1, ip, lsr r4
   18378:	andeq	r8, r1, ip, lsr r4
   1837c:	andeq	r8, r1, ip, lsr r4
   18380:	andeq	r8, r1, ip, lsr r4
   18384:	andeq	r8, r1, ip, lsr r4
   18388:	andeq	r8, r1, ip, lsr r4
   1838c:	andeq	r8, r1, ip, lsr r4
   18390:	andeq	r8, r1, ip, lsr r4
   18394:	andeq	r8, r1, ip, lsr r4
   18398:	andeq	r8, r1, ip, lsr r4
   1839c:	andeq	r8, r1, ip, lsr r4
   183a0:	andeq	r8, r1, ip, lsr r4
   183a4:	andeq	r8, r1, ip, lsr r4
   183a8:	andeq	r8, r1, ip, lsr r4
   183ac:	andeq	r8, r1, ip, lsr r4
   183b0:	andeq	r8, r1, ip, lsr r4
   183b4:	andeq	r8, r1, ip, lsr r4
   183b8:	andeq	r8, r1, ip, lsr r4
   183bc:	andeq	r8, r1, ip, lsr r4
   183c0:	andeq	r8, r1, ip, lsr r4
   183c4:	andeq	r8, r1, ip, lsr r4
   183c8:	andeq	r8, r1, ip, lsr r4
   183cc:	andeq	r8, r1, ip, lsr r4
   183d0:	andeq	r8, r1, ip, lsr r4
   183d4:	andeq	r8, r1, ip, lsr r4
   183d8:	andeq	r8, r1, ip, lsr r4
   183dc:	andeq	r8, r1, ip, lsr r4
   183e0:	andeq	r8, r1, ip, lsr r4
   183e4:	andeq	r8, r1, ip, lsr r4
   183e8:	andeq	r8, r1, ip, lsr r4
   183ec:	andeq	r8, r1, ip, lsr r4
   183f0:	andeq	r8, r1, ip, lsr r4
   183f4:	ldr	r0, [pc, #248]	; 184f4 <ftello64@plt+0x47a0>
   183f8:	bl	4ec70 <ftello64@plt+0x3af1c>
   183fc:	cmp	r4, #0
   18400:	ldm	r5, {r1, r6}
   18404:	bne	182d8 <ftello64@plt+0x4584>
   18408:	b	182f0 <ftello64@plt+0x459c>
   1840c:	cmp	r4, #0
   18410:	popeq	{r4, r5, r6, pc}
   18414:	ldr	r3, [r4, #8]
   18418:	cmp	r3, #0
   1841c:	popeq	{r4, r5, r6, pc}
   18420:	ldr	r3, [r4, #12]
   18424:	cmp	r3, #0
   18428:	bne	184d8 <ftello64@plt+0x4784>
   1842c:	mov	r3, #0
   18430:	str	r3, [r4, #4]
   18434:	str	r3, [r4, #8]
   18438:	pop	{r4, r5, r6, pc}
   1843c:	mov	r0, r6
   18440:	bl	13448 <gcry_free@plt>
   18444:	mov	r3, #0
   18448:	str	r3, [r5, #4]
   1844c:	pop	{r4, r5, r6, pc}
   18450:	ldr	r2, [r4, #8]
   18454:	cmp	r2, r6
   18458:	bne	182f0 <ftello64@plt+0x459c>
   1845c:	ldm	r5, {r0, r1}
   18460:	mov	r2, #1
   18464:	str	r2, [r4, #12]
   18468:	stmib	r4, {r0, r1}
   1846c:	str	r3, [r5, #4]
   18470:	pop	{r4, r5, r6, pc}
   18474:	mov	r0, r6
   18478:	bl	1820c <ftello64@plt+0x44b8>
   1847c:	b	18444 <ftello64@plt+0x46f0>
   18480:	mov	r0, r6
   18484:	bl	17bd0 <ftello64@plt+0x3e7c>
   18488:	b	18444 <ftello64@plt+0x46f0>
   1848c:	mov	r0, r6
   18490:	bl	17f8c <ftello64@plt+0x4238>
   18494:	b	18444 <ftello64@plt+0x46f0>
   18498:	mov	r0, r6
   1849c:	bl	17b6c <ftello64@plt+0x3e18>
   184a0:	b	18444 <ftello64@plt+0x46f0>
   184a4:	mov	r0, r6
   184a8:	bl	18138 <ftello64@plt+0x43e4>
   184ac:	b	18444 <ftello64@plt+0x46f0>
   184b0:	mov	r0, r6
   184b4:	bl	18178 <ftello64@plt+0x4424>
   184b8:	b	18444 <ftello64@plt+0x46f0>
   184bc:	cmp	r6, #0
   184c0:	beq	18444 <ftello64@plt+0x46f0>
   184c4:	mov	r0, r6
   184c8:	bl	18020 <ftello64@plt+0x42cc>
   184cc:	mov	r0, r6
   184d0:	bl	13448 <gcry_free@plt>
   184d4:	b	18444 <ftello64@plt+0x46f0>
   184d8:	mov	r1, #0
   184dc:	add	r0, r4, #4
   184e0:	bl	182a0 <ftello64@plt+0x454c>
   184e4:	mov	r3, #0
   184e8:	str	r3, [r4, #12]
   184ec:	b	1842c <ftello64@plt+0x46d8>
   184f0:	andeq	r8, r7, r8, lsr r2
   184f4:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   184f8:	ldr	r2, [r0]
   184fc:	ldr	r3, [r1]
   18500:	cmp	r2, r3
   18504:	bne	185b0 <ftello64@plt+0x485c>
   18508:	push	{r4, r5, r6, r7, r8, lr}
   1850c:	mov	r4, r0
   18510:	ldrb	r3, [r0, #29]
   18514:	cmp	r3, #3
   18518:	bls	18578 <ftello64@plt+0x4824>
   1851c:	ldrb	r3, [r1, #31]
   18520:	ldrb	r0, [r4, #31]
   18524:	cmp	r0, r3
   18528:	bne	18570 <ftello64@plt+0x481c>
   1852c:	mov	r5, r1
   18530:	bl	2de28 <ftello64@plt+0x1a0d4>
   18534:	subs	r7, r0, #0
   18538:	beq	18594 <ftello64@plt+0x4840>
   1853c:	addgt	r4, r4, #104	; 0x68
   18540:	addgt	r5, r5, #104	; 0x68
   18544:	movgt	r6, #0
   18548:	bgt	18558 <ftello64@plt+0x4804>
   1854c:	b	1858c <ftello64@plt+0x4838>
   18550:	cmp	r7, r6
   18554:	beq	1858c <ftello64@plt+0x4838>
   18558:	ldr	r1, [r5], #4
   1855c:	ldr	r0, [r4], #4
   18560:	bl	13244 <gcry_mpi_cmp@plt>
   18564:	add	r6, r6, #1
   18568:	cmp	r0, #0
   1856c:	beq	18550 <ftello64@plt+0x47fc>
   18570:	mvn	r0, #0
   18574:	pop	{r4, r5, r6, r7, r8, pc}
   18578:	ldr	r2, [r0, #4]
   1857c:	ldr	r3, [r1, #4]
   18580:	cmp	r2, r3
   18584:	beq	1851c <ftello64@plt+0x47c8>
   18588:	b	18570 <ftello64@plt+0x481c>
   1858c:	mov	r0, #0
   18590:	pop	{r4, r5, r6, r7, r8, pc}
   18594:	ldr	r1, [r5, #104]	; 0x68
   18598:	ldr	r0, [r4, #104]	; 0x68
   1859c:	bl	13244 <gcry_mpi_cmp@plt>
   185a0:	adds	r0, r0, #0
   185a4:	movne	r0, #1
   185a8:	rsb	r0, r0, #0
   185ac:	pop	{r4, r5, r6, r7, r8, pc}
   185b0:	mvn	r0, #0
   185b4:	bx	lr
   185b8:	ldr	r2, [r0, #4]
   185bc:	ldr	r3, [r1, #4]
   185c0:	cmp	r2, r3
   185c4:	bne	18644 <ftello64@plt+0x48f0>
   185c8:	ldr	r2, [r0, #8]
   185cc:	ldr	r3, [r1, #8]
   185d0:	push	{r4, r5, r6, r7, r8, lr}
   185d4:	cmp	r2, r3
   185d8:	mov	r6, r0
   185dc:	bne	18634 <ftello64@plt+0x48e0>
   185e0:	ldrb	r3, [r0, #22]
   185e4:	ldrb	r0, [r1, #22]
   185e8:	cmp	r0, r3
   185ec:	bne	18634 <ftello64@plt+0x48e0>
   185f0:	mov	r5, r1
   185f4:	bl	2de68 <ftello64@plt+0x1a114>
   185f8:	subs	r7, r0, #0
   185fc:	beq	18634 <ftello64@plt+0x48e0>
   18600:	addgt	r6, r6, #64	; 0x40
   18604:	addgt	r5, r5, #64	; 0x40
   18608:	movgt	r4, #0
   1860c:	bgt	1861c <ftello64@plt+0x48c8>
   18610:	b	1863c <ftello64@plt+0x48e8>
   18614:	cmp	r7, r4
   18618:	beq	1863c <ftello64@plt+0x48e8>
   1861c:	ldr	r1, [r5], #4
   18620:	ldr	r0, [r6], #4
   18624:	bl	13244 <gcry_mpi_cmp@plt>
   18628:	add	r4, r4, #1
   1862c:	cmp	r0, #0
   18630:	beq	18614 <ftello64@plt+0x48c0>
   18634:	mvn	r0, #0
   18638:	pop	{r4, r5, r6, r7, r8, pc}
   1863c:	mov	r0, #0
   18640:	pop	{r4, r5, r6, r7, r8, pc}
   18644:	mvn	r0, #0
   18648:	bx	lr
   1864c:	cmp	r0, r1
   18650:	beq	186a4 <ftello64@plt+0x4950>
   18654:	ldr	ip, [r0, #16]
   18658:	push	{lr}		; (str lr, [sp, #-4]!)
   1865c:	cmp	ip, #0
   18660:	ldr	lr, [r1, #16]
   18664:	beq	18690 <ftello64@plt+0x493c>
   18668:	cmp	lr, #0
   1866c:	beq	18698 <ftello64@plt+0x4944>
   18670:	ldr	r2, [r0, #20]
   18674:	ldr	r3, [r1, #20]
   18678:	subs	r3, r2, r3
   1867c:	bne	1869c <ftello64@plt+0x4948>
   18680:	mov	r1, lr
   18684:	mov	r0, ip
   18688:	pop	{lr}		; (ldr lr, [sp], #4)
   1868c:	b	13454 <memcmp@plt>
   18690:	cmp	lr, #0
   18694:	beq	186b0 <ftello64@plt+0x495c>
   18698:	mov	r3, #1
   1869c:	mov	r0, r3
   186a0:	pop	{pc}		; (ldr pc, [sp], #4)
   186a4:	mov	r3, #0
   186a8:	mov	r0, r3
   186ac:	bx	lr
   186b0:	ldr	r2, [r0, #4]
   186b4:	ldr	r3, [r1, #4]
   186b8:	subs	r3, r2, r3
   186bc:	bne	1869c <ftello64@plt+0x4948>
   186c0:	add	r1, r1, #76	; 0x4c
   186c4:	add	r0, r0, #76	; 0x4c
   186c8:	pop	{lr}		; (ldr lr, [sp], #4)
   186cc:	b	13454 <memcmp@plt>
   186d0:	push	{r4, r5, r6, r7, r8, lr}
   186d4:	mov	r5, r0
   186d8:	mov	r6, r1
   186dc:	mov	r0, #1
   186e0:	mov	r1, #140	; 0x8c
   186e4:	bl	13c10 <gcry_xcalloc@plt>
   186e8:	mov	r1, r6
   186ec:	mov	r4, r0
   186f0:	mov	r0, r5
   186f4:	bl	55e04 <ftello64@plt+0x420b0>
   186f8:	mov	r5, r0
   186fc:	mov	r0, #0
   18700:	bl	3389c <ftello64@plt+0x1fb48>
   18704:	mov	r3, r4
   18708:	mov	r2, r6
   1870c:	mov	r1, #2
   18710:	mov	r7, r0
   18714:	mov	r0, r5
   18718:	bl	3491c <ftello64@plt+0x20bc8>
   1871c:	cmp	r0, #0
   18720:	bne	1873c <ftello64@plt+0x49e8>
   18724:	mov	r0, r7
   18728:	bl	3389c <ftello64@plt+0x1fb48>
   1872c:	mov	r0, r5
   18730:	bl	55bd8 <ftello64@plt+0x41e84>
   18734:	mov	r0, r4
   18738:	pop	{r4, r5, r6, r7, r8, pc}
   1873c:	mov	r0, r4
   18740:	bl	17bd0 <ftello64@plt+0x3e7c>
   18744:	mov	r4, #0
   18748:	b	18724 <ftello64@plt+0x49d0>
   1874c:	push	{r4, lr}
   18750:	ldr	r4, [pc, #32]	; 18778 <ftello64@plt+0x4a24>
   18754:	ldr	r0, [r4]
   18758:	cmp	r0, #0
   1875c:	popne	{r4, pc}
   18760:	mov	r2, #5
   18764:	ldr	r1, [pc, #16]	; 1877c <ftello64@plt+0x4a28>
   18768:	bl	13484 <dcgettext@plt>
   1876c:	bl	4b294 <ftello64@plt+0x37540>
   18770:	str	r0, [r4]
   18774:	pop	{r4, pc}
   18778:	andeq	r7, r7, ip, lsl r2
   1877c:	andeq	ip, r5, r0, ror r6
   18780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18784:	sub	sp, sp, #36	; 0x24
   18788:	mov	r4, r1
   1878c:	mov	r8, r2
   18790:	str	r3, [sp, #8]
   18794:	mov	r6, r0
   18798:	bl	512dc <ftello64@plt+0x3d588>
   1879c:	ldr	r2, [sp, #72]	; 0x48
   187a0:	mov	r3, #0
   187a4:	ands	r9, r4, #4
   187a8:	str	r3, [r2]
   187ac:	and	sl, r4, #7
   187b0:	movne	r9, #1
   187b4:	str	r0, [sp, #4]
   187b8:	bne	187d0 <ftello64@plt+0x4a7c>
   187bc:	ldr	r3, [pc, #2224]	; 19074 <ftello64@plt+0x5320>
   187c0:	ldr	r3, [r3, #276]	; 0x114
   187c4:	sub	r3, r3, #3
   187c8:	cmp	r3, #1
   187cc:	andls	r9, r4, #1
   187d0:	ldr	r2, [r6, #4]
   187d4:	ldr	r3, [r2]
   187d8:	cmp	r3, #6
   187dc:	bne	1904c <ftello64@plt+0x52f8>
   187e0:	cmp	r8, #0
   187e4:	bne	188ac <ftello64@plt+0x4b58>
   187e8:	mov	r5, r8
   187ec:	mov	r4, r6
   187f0:	ldr	r3, [r4, #8]
   187f4:	tst	r3, #2
   187f8:	bne	188f4 <ftello64@plt+0x4ba0>
   187fc:	ldr	r4, [r4]
   18800:	cmp	r4, #0
   18804:	bne	187f0 <ftello64@plt+0x4a9c>
   18808:	ldr	fp, [pc, #2148]	; 19074 <ftello64@plt+0x5320>
   1880c:	ldr	r3, [fp, #8]
   18810:	tst	r3, #8192	; 0x2000
   18814:	bne	18ae4 <ftello64@plt+0x4d90>
   18818:	cmp	sl, #0
   1881c:	beq	1891c <ftello64@plt+0x4bc8>
   18820:	cmp	r9, #0
   18824:	bne	18a64 <ftello64@plt+0x4d10>
   18828:	cmp	r5, #0
   1882c:	beq	18eac <ftello64@plt+0x5158>
   18830:	ldr	r2, [r5, #4]
   18834:	ldr	r1, [r2]
   18838:	cmp	r1, #14
   1883c:	strne	r9, [sp, #12]
   18840:	movne	r7, #1
   18844:	beq	18cc8 <ftello64@plt+0x4f74>
   18848:	ldr	r3, [sp, #12]
   1884c:	orrs	r8, r3, r8
   18850:	beq	18864 <ftello64@plt+0x4b10>
   18854:	cmp	r5, r6
   18858:	ldrne	r5, [sp, #12]
   1885c:	bne	18c8c <ftello64@plt+0x4f38>
   18860:	mov	r8, r3
   18864:	ldr	r3, [fp, #8]
   18868:	ands	r3, r3, #8192	; 0x2000
   1886c:	beq	18edc <ftello64@plt+0x5188>
   18870:	cmp	r5, #0
   18874:	bne	19044 <ftello64@plt+0x52f0>
   18878:	ldr	r0, [pc, #2040]	; 19078 <ftello64@plt+0x5324>
   1887c:	bl	4ec70 <ftello64@plt+0x3af1c>
   18880:	ldr	ip, [r6, #4]
   18884:	ldr	r3, [fp, #8]
   18888:	ldr	r0, [ip, #4]
   1888c:	and	r3, r3, #8192	; 0x2000
   18890:	ldrb	r1, [r0, #60]	; 0x3c
   18894:	tst	r1, #128	; 0x80
   18898:	bne	18f78 <ftello64@plt+0x5224>
   1889c:	cmp	r3, #0
   188a0:	beq	18a9c <ftello64@plt+0x4d48>
   188a4:	mov	r5, r8
   188a8:	b	18c84 <ftello64@plt+0x4f30>
   188ac:	mov	r5, r6
   188b0:	b	188c0 <ftello64@plt+0x4b6c>
   188b4:	ldr	r5, [r5]
   188b8:	cmp	r5, #0
   188bc:	beq	187ec <ftello64@plt+0x4a98>
   188c0:	ldr	r3, [r5, #8]
   188c4:	tst	r3, #1
   188c8:	beq	188b4 <ftello64@plt+0x4b60>
   188cc:	ldr	r1, [r5, #4]
   188d0:	ldr	r3, [r1]
   188d4:	bic	r3, r3, #8
   188d8:	cmp	r3, #6
   188dc:	bne	19060 <ftello64@plt+0x530c>
   188e0:	ldr	r1, [r1, #4]
   188e4:	ldrb	r3, [r1, #61]	; 0x3d
   188e8:	orr	r3, r3, #16
   188ec:	strb	r3, [r1, #61]	; 0x3d
   188f0:	b	187ec <ftello64@plt+0x4a98>
   188f4:	ldr	r3, [r4, #4]
   188f8:	ldr	r1, [r3]
   188fc:	cmp	r1, #13
   18900:	ldreq	r4, [r3, #4]
   18904:	beq	18808 <ftello64@plt+0x4ab4>
   18908:	ldr	r3, [pc, #1900]	; 1907c <ftello64@plt+0x5328>
   1890c:	ldr	r2, [pc, #1900]	; 19080 <ftello64@plt+0x532c>
   18910:	ldr	r1, [pc, #1900]	; 19084 <ftello64@plt+0x5330>
   18914:	ldr	r0, [pc, #1900]	; 19088 <ftello64@plt+0x5334>
   18918:	bl	4eeac <ftello64@plt+0x3b158>
   1891c:	ldr	r3, [fp, #8]
   18920:	cmp	r5, #0
   18924:	and	r3, r3, #8192	; 0x2000
   18928:	beq	18e64 <ftello64@plt+0x5110>
   1892c:	ldr	r2, [r5, #4]
   18930:	cmp	r3, #0
   18934:	ldr	r7, [r2, #4]
   18938:	bne	18ac0 <ftello64@plt+0x4d6c>
   1893c:	ldr	r0, [r7, #64]	; 0x40
   18940:	bl	17f8c <ftello64@plt+0x4238>
   18944:	mov	r0, r4
   18948:	bl	17f44 <ftello64@plt+0x41f0>
   1894c:	cmp	r6, r5
   18950:	str	r0, [r7, #64]	; 0x40
   18954:	beq	18964 <ftello64@plt+0x4c10>
   18958:	ldr	r3, [fp]
   1895c:	cmp	r3, #0
   18960:	bne	18c18 <ftello64@plt+0x4ec4>
   18964:	mov	r7, #0
   18968:	str	r6, [sp, #4]
   1896c:	b	1897c <ftello64@plt+0x4c28>
   18970:	ldr	r6, [r6]
   18974:	cmp	r6, #0
   18978:	beq	18b14 <ftello64@plt+0x4dc0>
   1897c:	ldr	r2, [r6, #4]
   18980:	ldr	r2, [r2]
   18984:	bic	r2, r2, #8
   18988:	cmp	r2, #6
   1898c:	bne	18970 <ftello64@plt+0x4c1c>
   18990:	mov	r1, #32
   18994:	mov	r0, #1
   18998:	bl	13c10 <gcry_xcalloc@plt>
   1899c:	ldr	r2, [r6, #4]
   189a0:	add	r8, r0, #4
   189a4:	mov	sl, r0
   189a8:	mov	r1, r8
   189ac:	ldr	r0, [r2, #4]
   189b0:	mov	r2, #0
   189b4:	bl	31894 <ftello64@plt+0x1db40>
   189b8:	ldr	r2, [r6, #4]
   189bc:	add	r1, sl, #24
   189c0:	ldr	r0, [r2, #4]
   189c4:	bl	31330 <ftello64@plt+0x1d5dc>
   189c8:	ldr	r3, [pc, #1724]	; 1908c <ftello64@plt+0x5338>
   189cc:	ldr	r9, [r3, #4]
   189d0:	cmp	r9, #0
   189d4:	beq	18a58 <ftello64@plt+0x4d04>
   189d8:	ldr	r4, [r9, #4]
   189dc:	cmp	r4, #0
   189e0:	bne	189f4 <ftello64@plt+0x4ca0>
   189e4:	b	18a4c <ftello64@plt+0x4cf8>
   189e8:	ldr	r4, [r4]
   189ec:	cmp	r4, #0
   189f0:	beq	18a4c <ftello64@plt+0x4cf8>
   189f4:	mov	r2, #20
   189f8:	mov	r1, r8
   189fc:	add	r0, r4, #4
   18a00:	bl	13454 <memcmp@plt>
   18a04:	cmp	r0, #0
   18a08:	bne	189e8 <ftello64@plt+0x4c94>
   18a0c:	ldr	r3, [fp, #8]
   18a10:	mov	r6, sl
   18a14:	tst	r3, #64	; 0x40
   18a18:	bne	18c0c <ftello64@plt+0x4eb8>
   18a1c:	cmp	r7, #0
   18a20:	movne	r0, r7
   18a24:	beq	18a38 <ftello64@plt+0x4ce4>
   18a28:	ldr	r4, [r0]
   18a2c:	bl	13448 <gcry_free@plt>
   18a30:	subs	r0, r4, #0
   18a34:	bne	18a28 <ftello64@plt+0x4cd4>
   18a38:	mov	r0, r6
   18a3c:	bl	13448 <gcry_free@plt>
   18a40:	mov	r0, r5
   18a44:	add	sp, sp, #36	; 0x24
   18a48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a4c:	ldr	r9, [r9]
   18a50:	cmp	r9, #0
   18a54:	bne	189d8 <ftello64@plt+0x4c84>
   18a58:	str	r7, [sl]
   18a5c:	mov	r7, sl
   18a60:	b	18970 <ftello64@plt+0x4c1c>
   18a64:	ldr	r3, [fp, #8]
   18a68:	ands	r3, r3, #8192	; 0x2000
   18a6c:	bne	18c68 <ftello64@plt+0x4f14>
   18a70:	ldr	ip, [r6, #4]
   18a74:	ldr	r0, [ip, #4]
   18a78:	ldrb	r1, [r0, #60]	; 0x3c
   18a7c:	tst	r1, #128	; 0x80
   18a80:	beq	18cac <ftello64@plt+0x4f58>
   18a84:	mov	r8, r3
   18a88:	mov	r7, #1
   18a8c:	ldrb	r3, [r0, #32]
   18a90:	tst	r3, sl
   18a94:	movne	r3, #0
   18a98:	bne	18f18 <ftello64@plt+0x51c4>
   18a9c:	cmp	r7, #0
   18aa0:	bne	18cac <ftello64@plt+0x4f58>
   18aa4:	mov	r5, r8
   18aa8:	ldr	r3, [fp, #8]
   18aac:	ldr	r2, [r5, #4]
   18ab0:	and	r3, r3, #8192	; 0x2000
   18ab4:	cmp	r3, #0
   18ab8:	ldr	r7, [r2, #4]
   18abc:	beq	1893c <ftello64@plt+0x4be8>
   18ac0:	mov	r0, r7
   18ac4:	mov	r1, #0
   18ac8:	bl	31330 <ftello64@plt+0x1d5dc>
   18acc:	mov	r1, r0
   18ad0:	ldr	r0, [pc, #1464]	; 19090 <ftello64@plt+0x533c>
   18ad4:	bl	4ec70 <ftello64@plt+0x3af1c>
   18ad8:	ldr	r3, [r5, #4]
   18adc:	ldr	r7, [r3, #4]
   18ae0:	b	1893c <ftello64@plt+0x4be8>
   18ae4:	ldr	r0, [r2, #4]
   18ae8:	mov	r1, #0
   18aec:	bl	31330 <ftello64@plt+0x1d5dc>
   18af0:	ldr	r1, [pc, #1436]	; 19094 <ftello64@plt+0x5340>
   18af4:	cmp	r5, #0
   18af8:	ldr	r2, [pc, #1432]	; 19098 <ftello64@plt+0x5344>
   18afc:	mov	r3, sl
   18b00:	movne	r2, r1
   18b04:	mov	r1, r0
   18b08:	ldr	r0, [pc, #1420]	; 1909c <ftello64@plt+0x5348>
   18b0c:	bl	4ec70 <ftello64@plt+0x3af1c>
   18b10:	b	18818 <ftello64@plt+0x4ac4>
   18b14:	cmp	r7, #0
   18b18:	ldr	r6, [sp, #4]
   18b1c:	bne	18b30 <ftello64@plt+0x4ddc>
   18b20:	b	19034 <ftello64@plt+0x52e0>
   18b24:	ldr	r6, [r6]
   18b28:	cmp	r6, #0
   18b2c:	beq	18b6c <ftello64@plt+0x4e18>
   18b30:	ldr	r3, [r6, #4]
   18b34:	ldr	r2, [r3]
   18b38:	cmp	r2, #13
   18b3c:	bne	18b24 <ftello64@plt+0x4dd0>
   18b40:	ldr	r3, [r3, #4]
   18b44:	ldr	r2, [r3, #16]
   18b48:	cmp	r2, #0
   18b4c:	bne	18b24 <ftello64@plt+0x4dd0>
   18b50:	ldrb	r2, [r3, #68]	; 0x44
   18b54:	tst	r2, #24
   18b58:	beq	18b24 <ftello64@plt+0x4dd0>
   18b5c:	ldr	r9, [r3, #4]
   18b60:	add	r4, r3, #76	; 0x4c
   18b64:	mov	r8, r9
   18b68:	b	18b80 <ftello64@plt+0x4e2c>
   18b6c:	bl	1874c <ftello64@plt+0x49f8>
   18b70:	mov	r4, r0
   18b74:	bl	13814 <strlen@plt>
   18b78:	mov	r8, r0
   18b7c:	mov	r9, r0
   18b80:	ldr	fp, [pc, #1284]	; 1908c <ftello64@plt+0x5338>
   18b84:	ldr	r3, [fp, #8]
   18b88:	cmp	r3, #4096	; 0x1000
   18b8c:	blt	18bcc <ftello64@plt+0x4e78>
   18b90:	ldr	sl, [fp, #4]
   18b94:	ldr	r0, [sl, #4]
   18b98:	ldr	r3, [sl]
   18b9c:	cmp	r0, #0
   18ba0:	str	r3, [fp, #4]
   18ba4:	beq	18bb8 <ftello64@plt+0x4e64>
   18ba8:	ldr	r6, [r0]
   18bac:	bl	13448 <gcry_free@plt>
   18bb0:	subs	r0, r6, #0
   18bb4:	bne	18ba8 <ftello64@plt+0x4e54>
   18bb8:	mov	r0, sl
   18bbc:	bl	13448 <gcry_free@plt>
   18bc0:	ldr	r3, [fp, #8]
   18bc4:	sub	r3, r3, #1
   18bc8:	str	r3, [fp, #8]
   18bcc:	add	r0, r8, #15
   18bd0:	bl	131cc <gcry_xmalloc@plt>
   18bd4:	mov	r2, r8
   18bd8:	mov	r1, r4
   18bdc:	mov	r6, r0
   18be0:	add	r0, r0, #12
   18be4:	stmib	r6, {r7, r9}
   18be8:	bl	133e8 <memcpy@plt>
   18bec:	ldrd	r2, [fp, #4]
   18bf0:	mov	r0, r5
   18bf4:	str	r6, [fp, #4]
   18bf8:	add	r3, r3, #1
   18bfc:	str	r2, [r6]
   18c00:	str	r3, [fp, #8]
   18c04:	add	sp, sp, #36	; 0x24
   18c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c0c:	ldr	r0, [pc, #1164]	; 190a0 <ftello64@plt+0x534c>
   18c10:	bl	4ec70 <ftello64@plt+0x3af1c>
   18c14:	b	18a1c <ftello64@plt+0x4cc8>
   18c18:	ldr	r3, [r5, #4]
   18c1c:	ldr	r0, [r3, #4]
   18c20:	bl	31418 <ftello64@plt+0x1d6c4>
   18c24:	bl	139d0 <gcry_xstrdup@plt>
   18c28:	mov	r2, #5
   18c2c:	ldr	r1, [pc, #1136]	; 190a4 <ftello64@plt+0x5350>
   18c30:	mov	r4, r0
   18c34:	mov	r0, #0
   18c38:	bl	13484 <dcgettext@plt>
   18c3c:	ldr	r3, [r6, #4]
   18c40:	mov	r7, r0
   18c44:	ldr	r0, [r3, #4]
   18c48:	bl	31418 <ftello64@plt+0x1d6c4>
   18c4c:	mov	r1, r4
   18c50:	mov	r2, r0
   18c54:	mov	r0, r7
   18c58:	bl	4eac0 <ftello64@plt+0x3ad6c>
   18c5c:	mov	r0, r4
   18c60:	bl	13448 <gcry_free@plt>
   18c64:	b	18964 <ftello64@plt+0x4c10>
   18c68:	mov	r7, #1
   18c6c:	mov	r5, #0
   18c70:	ldr	ip, [r6, #4]
   18c74:	ldr	r0, [ip, #4]
   18c78:	ldrb	r1, [r0, #60]	; 0x3c
   18c7c:	tst	r1, #128	; 0x80
   18c80:	bne	18ef4 <ftello64@plt+0x51a0>
   18c84:	ldr	r0, [pc, #1052]	; 190a8 <ftello64@plt+0x5354>
   18c88:	bl	4ec70 <ftello64@plt+0x3af1c>
   18c8c:	ldr	r3, [fp, #8]
   18c90:	cmp	r7, #0
   18c94:	and	r3, r3, #8192	; 0x2000
   18c98:	beq	1892c <ftello64@plt+0x4bd8>
   18c9c:	cmp	r3, #0
   18ca0:	beq	18cac <ftello64@plt+0x4f58>
   18ca4:	ldr	r0, [pc, #1024]	; 190ac <ftello64@plt+0x5358>
   18ca8:	bl	4ec70 <ftello64@plt+0x3af1c>
   18cac:	ldr	r3, [sp, #72]	; 0x48
   18cb0:	ldr	r2, [sp, #72]	; 0x48
   18cb4:	mov	r5, #0
   18cb8:	ldr	r3, [r3]
   18cbc:	orr	r3, r3, #1
   18cc0:	str	r3, [r2]
   18cc4:	b	18a40 <ftello64@plt+0x4cec>
   18cc8:	mov	r3, r5
   18ccc:	str	r6, [sp, #24]
   18cd0:	mov	r6, r5
   18cd4:	mov	r0, #0
   18cd8:	cmp	r6, #0
   18cdc:	str	r0, [sp, #16]
   18ce0:	str	r0, [sp, #12]
   18ce4:	str	r0, [sp, #28]
   18ce8:	str	r4, [sp, #20]
   18cec:	mov	r0, r2
   18cf0:	mov	r5, r3
   18cf4:	beq	18dac <ftello64@plt+0x5058>
   18cf8:	cmp	r1, #14
   18cfc:	bne	18e10 <ftello64@plt+0x50bc>
   18d00:	mov	r7, #0
   18d04:	ldr	r1, [fp, #8]
   18d08:	ldr	r4, [r0, #4]
   18d0c:	tst	r1, #8192	; 0x2000
   18d10:	bne	18dc0 <ftello64@plt+0x506c>
   18d14:	ldrb	r1, [r4, #60]	; 0x3c
   18d18:	tst	r1, #128	; 0x80
   18d1c:	beq	18db8 <ftello64@plt+0x5064>
   18d20:	ldrb	r0, [r4, #32]
   18d24:	tst	r0, sl
   18d28:	beq	18db8 <ftello64@plt+0x5064>
   18d2c:	tst	r1, #48	; 0x30
   18d30:	add	r9, r9, #1
   18d34:	bne	18ebc <ftello64@plt+0x5168>
   18d38:	ldr	r1, [r4, #36]	; 0x24
   18d3c:	cmp	r1, #0
   18d40:	bne	18f54 <ftello64@plt+0x5200>
   18d44:	ldr	r1, [r4]
   18d48:	ldr	r3, [sp, #4]
   18d4c:	cmp	r1, r3
   18d50:	bls	18d60 <ftello64@plt+0x500c>
   18d54:	ldr	r1, [fp, #472]	; 0x1d8
   18d58:	cmp	r1, #0
   18d5c:	beq	18fc8 <ftello64@plt+0x5274>
   18d60:	ldr	r3, [sp, #8]
   18d64:	cmp	r3, #0
   18d68:	bne	18fec <ftello64@plt+0x5298>
   18d6c:	ldr	r1, [fp, #8]
   18d70:	tst	r1, #8192	; 0x2000
   18d74:	bne	1901c <ftello64@plt+0x52c8>
   18d78:	ldr	r1, [r4]
   18d7c:	ldr	r3, [sp, #28]
   18d80:	cmp	r1, r3
   18d84:	bls	18f6c <ftello64@plt+0x5218>
   18d88:	str	r5, [sp, #12]
   18d8c:	mov	r5, r7
   18d90:	str	r1, [sp, #28]
   18d94:	cmp	r7, #0
   18d98:	beq	18e10 <ftello64@plt+0x50bc>
   18d9c:	ldr	r0, [r7, #4]
   18da0:	cmp	r6, #0
   18da4:	ldr	r1, [r0]
   18da8:	bne	18cf8 <ftello64@plt+0x4fa4>
   18dac:	cmp	r1, #14
   18db0:	ldr	r7, [r5]
   18db4:	beq	18d04 <ftello64@plt+0x4fb0>
   18db8:	mov	r5, r7
   18dbc:	b	18d94 <ftello64@plt+0x5040>
   18dc0:	mov	r1, #0
   18dc4:	mov	r0, r4
   18dc8:	bl	31330 <ftello64@plt+0x1d5dc>
   18dcc:	mov	r1, r0
   18dd0:	ldr	r0, [pc, #728]	; 190b0 <ftello64@plt+0x535c>
   18dd4:	bl	4ec70 <ftello64@plt+0x3af1c>
   18dd8:	ldrb	r1, [r4, #60]	; 0x3c
   18ddc:	tst	r1, #128	; 0x80
   18de0:	beq	18e90 <ftello64@plt+0x513c>
   18de4:	ldrb	r2, [r4, #32]
   18de8:	tst	r2, sl
   18dec:	bne	18d2c <ftello64@plt+0x4fd8>
   18df0:	ldr	r3, [fp, #8]
   18df4:	tst	r3, #8192	; 0x2000
   18df8:	beq	18db8 <ftello64@plt+0x5064>
   18dfc:	mov	r1, sl
   18e00:	ldr	r0, [pc, #684]	; 190b4 <ftello64@plt+0x5360>
   18e04:	bl	4ec70 <ftello64@plt+0x3af1c>
   18e08:	mov	r5, r7
   18e0c:	b	18d94 <ftello64@plt+0x5040>
   18e10:	ldr	r3, [sp, #16]
   18e14:	mov	r5, r6
   18e18:	cmp	r3, r9
   18e1c:	ldr	r3, [sp, #12]
   18e20:	clz	r7, r3
   18e24:	ldreq	r3, [sp, #72]	; 0x48
   18e28:	ldreq	r2, [sp, #72]	; 0x48
   18e2c:	ldr	r4, [sp, #20]
   18e30:	ldreq	r3, [r3]
   18e34:	ldr	r6, [sp, #24]
   18e38:	orreq	r3, r3, #2
   18e3c:	streq	r3, [r2]
   18e40:	ldr	r3, [sp, #12]
   18e44:	lsr	r7, r7, #5
   18e48:	orrs	r8, r3, r8
   18e4c:	bne	18854 <ftello64@plt+0x4b00>
   18e50:	b	18864 <ftello64@plt+0x4b10>
   18e54:	ldr	r0, [pc, #604]	; 190b8 <ftello64@plt+0x5364>
   18e58:	bl	4ec70 <ftello64@plt+0x3af1c>
   18e5c:	ldr	r3, [fp, #8]
   18e60:	and	r3, r3, #8192	; 0x2000
   18e64:	ldr	r2, [r6, #4]
   18e68:	cmp	r3, #0
   18e6c:	ldr	r7, [r2, #4]
   18e70:	bne	18fe4 <ftello64@plt+0x5290>
   18e74:	ldr	r0, [r7, #64]	; 0x40
   18e78:	bl	17f8c <ftello64@plt+0x4238>
   18e7c:	mov	r0, r4
   18e80:	bl	17f44 <ftello64@plt+0x41f0>
   18e84:	mov	r5, r6
   18e88:	str	r0, [r7, #64]	; 0x40
   18e8c:	b	18964 <ftello64@plt+0x4c10>
   18e90:	ldr	r2, [fp, #8]
   18e94:	tst	r2, #8192	; 0x2000
   18e98:	beq	18db8 <ftello64@plt+0x5064>
   18e9c:	ldr	r0, [pc, #536]	; 190bc <ftello64@plt+0x5368>
   18ea0:	bl	4ec70 <ftello64@plt+0x3af1c>
   18ea4:	mov	r5, r7
   18ea8:	b	18d94 <ftello64@plt+0x5040>
   18eac:	ldr	r2, [r6, #4]
   18eb0:	mov	r3, r6
   18eb4:	ldr	r1, [r2]
   18eb8:	b	18ccc <ftello64@plt+0x4f78>
   18ebc:	ldr	r2, [fp, #8]
   18ec0:	tst	r2, #8192	; 0x2000
   18ec4:	bne	19028 <ftello64@plt+0x52d4>
   18ec8:	ldr	r3, [sp, #16]
   18ecc:	mov	r5, r7
   18ed0:	add	r3, r3, #1
   18ed4:	str	r3, [sp, #16]
   18ed8:	b	18d94 <ftello64@plt+0x5040>
   18edc:	ldr	ip, [r6, #4]
   18ee0:	ldr	r0, [ip, #4]
   18ee4:	ldrb	r1, [r0, #60]	; 0x3c
   18ee8:	tst	r1, #128	; 0x80
   18eec:	beq	18a9c <ftello64@plt+0x4d48>
   18ef0:	b	18a8c <ftello64@plt+0x4d38>
   18ef4:	ldrb	r2, [r0, #32]
   18ef8:	tst	r2, sl
   18efc:	beq	18f90 <ftello64@plt+0x523c>
   18f00:	tst	r1, #48	; 0x30
   18f04:	moveq	r8, r5
   18f08:	beq	18f30 <ftello64@plt+0x51dc>
   18f0c:	ldr	r0, [pc, #428]	; 190c0 <ftello64@plt+0x536c>
   18f10:	bl	4ec70 <ftello64@plt+0x3af1c>
   18f14:	b	18c8c <ftello64@plt+0x4f38>
   18f18:	tst	r1, #48	; 0x30
   18f1c:	beq	18f30 <ftello64@plt+0x51dc>
   18f20:	cmp	r3, #0
   18f24:	beq	18a9c <ftello64@plt+0x4d48>
   18f28:	mov	r5, r8
   18f2c:	b	18f0c <ftello64@plt+0x51b8>
   18f30:	ldr	r2, [r0, #36]	; 0x24
   18f34:	cmp	r2, #0
   18f38:	beq	18fa0 <ftello64@plt+0x524c>
   18f3c:	cmp	r3, #0
   18f40:	beq	18a9c <ftello64@plt+0x4d48>
   18f44:	ldr	r0, [pc, #376]	; 190c4 <ftello64@plt+0x5370>
   18f48:	mov	r5, r8
   18f4c:	bl	4ec70 <ftello64@plt+0x3af1c>
   18f50:	b	18c8c <ftello64@plt+0x4f38>
   18f54:	ldr	r2, [fp, #8]
   18f58:	tst	r2, #8192	; 0x2000
   18f5c:	beq	18ec8 <ftello64@plt+0x5174>
   18f60:	ldr	r0, [pc, #352]	; 190c8 <ftello64@plt+0x5374>
   18f64:	bl	4ec70 <ftello64@plt+0x3af1c>
   18f68:	b	18ec8 <ftello64@plt+0x5174>
   18f6c:	orrs	r1, r1, r3
   18f70:	beq	18d88 <ftello64@plt+0x5034>
   18f74:	b	18db8 <ftello64@plt+0x5064>
   18f78:	ldrb	r2, [r0, #32]
   18f7c:	tst	r2, sl
   18f80:	bne	18f18 <ftello64@plt+0x51c4>
   18f84:	cmp	r3, #0
   18f88:	beq	18a9c <ftello64@plt+0x4d48>
   18f8c:	mov	r5, r8
   18f90:	mov	r1, sl
   18f94:	ldr	r0, [pc, #304]	; 190cc <ftello64@plt+0x5378>
   18f98:	bl	4ec70 <ftello64@plt+0x3af1c>
   18f9c:	b	18c8c <ftello64@plt+0x4f38>
   18fa0:	cmp	r3, #0
   18fa4:	bne	18e54 <ftello64@plt+0x5100>
   18fa8:	ldr	r7, [ip, #4]
   18fac:	mov	r5, r6
   18fb0:	ldr	r0, [r7, #64]	; 0x40
   18fb4:	bl	17f8c <ftello64@plt+0x4238>
   18fb8:	mov	r0, r4
   18fbc:	bl	17f44 <ftello64@plt+0x41f0>
   18fc0:	str	r0, [r7, #64]	; 0x40
   18fc4:	b	18964 <ftello64@plt+0x4c10>
   18fc8:	ldr	r2, [fp, #8]
   18fcc:	tst	r2, #8192	; 0x2000
   18fd0:	beq	18db8 <ftello64@plt+0x5064>
   18fd4:	ldr	r0, [pc, #244]	; 190d0 <ftello64@plt+0x537c>
   18fd8:	bl	4ec70 <ftello64@plt+0x3af1c>
   18fdc:	mov	r5, r7
   18fe0:	b	18d94 <ftello64@plt+0x5040>
   18fe4:	mov	r5, r6
   18fe8:	b	18ac0 <ftello64@plt+0x4d6c>
   18fec:	mov	r1, r4
   18ff0:	mov	r0, #0
   18ff4:	bl	144e8 <ftello64@plt+0x794>
   18ff8:	cmp	r0, #0
   18ffc:	beq	18d6c <ftello64@plt+0x5018>
   19000:	ldr	r2, [fp, #8]
   19004:	tst	r2, #8192	; 0x2000
   19008:	beq	18db8 <ftello64@plt+0x5064>
   1900c:	ldr	r0, [pc, #192]	; 190d4 <ftello64@plt+0x5380>
   19010:	bl	4ec70 <ftello64@plt+0x3af1c>
   19014:	mov	r5, r7
   19018:	b	18d94 <ftello64@plt+0x5040>
   1901c:	ldr	r0, [pc, #180]	; 190d8 <ftello64@plt+0x5384>
   19020:	bl	4ec70 <ftello64@plt+0x3af1c>
   19024:	b	18d78 <ftello64@plt+0x5024>
   19028:	ldr	r0, [pc, #172]	; 190dc <ftello64@plt+0x5388>
   1902c:	bl	4ec70 <ftello64@plt+0x3af1c>
   19030:	b	18ec8 <ftello64@plt+0x5174>
   19034:	ldr	r2, [pc, #164]	; 190e0 <ftello64@plt+0x538c>
   19038:	mov	r1, #348	; 0x15c
   1903c:	ldr	r0, [pc, #64]	; 19084 <ftello64@plt+0x5330>
   19040:	bl	4ee84 <ftello64@plt+0x3b130>
   19044:	mov	r5, r8
   19048:	b	18c70 <ftello64@plt+0x4f1c>
   1904c:	ldr	r3, [pc, #40]	; 1907c <ftello64@plt+0x5328>
   19050:	ldr	r2, [pc, #140]	; 190e4 <ftello64@plt+0x5390>
   19054:	ldr	r1, [pc, #40]	; 19084 <ftello64@plt+0x5330>
   19058:	ldr	r0, [pc, #136]	; 190e8 <ftello64@plt+0x5394>
   1905c:	bl	4eeac <ftello64@plt+0x3b158>
   19060:	ldr	r3, [pc, #20]	; 1907c <ftello64@plt+0x5328>
   19064:	ldr	r2, [pc, #128]	; 190ec <ftello64@plt+0x5398>
   19068:	ldr	r1, [pc, #20]	; 19084 <ftello64@plt+0x5330>
   1906c:	ldr	r0, [pc, #124]	; 190f0 <ftello64@plt+0x539c>
   19070:	bl	4eeac <ftello64@plt+0x3b158>
   19074:	andeq	r8, r7, r0, asr r2
   19078:	andeq	ip, r5, r8, lsr r8
   1907c:	strdeq	ip, [r5], -r4
   19080:	andeq	r0, r0, r7, asr sp
   19084:	andeq	ip, r5, ip, lsl #13
   19088:	andeq	ip, r5, r8, lsl r7
   1908c:	andeq	r7, r7, ip, lsl r2
   19090:	andeq	ip, r5, r4, lsr r9
   19094:	andeq	ip, r5, r4, lsl #13
   19098:	andeq	ip, r5, r8, lsl #13
   1909c:	andeq	ip, r5, r8, lsr r7
   190a0:	andeq	ip, r5, r4, ror r9
   190a4:	andeq	ip, r5, r8, asr #18
   190a8:	andeq	ip, r5, r8, ror #16
   190ac:	andeq	ip, r5, ip, lsl #18
   190b0:	andeq	ip, r5, r0, ror r7
   190b4:	muleq	r5, ip, r7
   190b8:	strdeq	ip, [r5], -r0
   190bc:	andeq	ip, r5, r8, lsl #15
   190c0:			; <UNDEFINED> instruction: 0x0005c8b4
   190c4:	ldrdeq	ip, [r5], -r4
   190c8:	andeq	ip, r5, r0, ror #15
   190cc:	andeq	ip, r5, r0, lsl #17
   190d0:	strdeq	ip, [r5], -r8
   190d4:	andeq	ip, r5, r0, lsl r8
   190d8:	andeq	ip, r5, r0, lsr #16
   190dc:	andeq	ip, r5, r4, asr #15
   190e0:	andeq	ip, r5, r4, lsl #10
   190e4:	andeq	r0, r0, lr, lsr sp
   190e8:	andeq	ip, r5, r0, lsr #13
   190ec:	andeq	r0, r0, r9, asr #26
   190f0:	andeq	ip, r5, ip, asr #13
   190f4:	push	{r4, r5, r6, lr}
   190f8:	sub	sp, sp, #72	; 0x48
   190fc:	ldr	r5, [pc, #160]	; 191a4 <ftello64@plt+0x5450>
   19100:	mov	r4, r0
   19104:	mov	r6, r1
   19108:	ldr	r3, [r5]
   1910c:	str	r3, [sp, #68]	; 0x44
   19110:	bl	38cd8 <ftello64@plt+0x24f84>
   19114:	cmp	r0, #0
   19118:	bne	19138 <ftello64@plt+0x53e4>
   1911c:	b	1914c <ftello64@plt+0x53f8>
   19120:	ldr	r2, [r4, #4]
   19124:	ldr	r3, [r2]
   19128:	sub	r3, r3, #5
   1912c:	cmp	r3, #1
   19130:	bls	19164 <ftello64@plt+0x5410>
   19134:	ldr	r4, [r4]
   19138:	cmp	r4, #0
   1913c:	bne	19120 <ftello64@plt+0x53cc>
   19140:	ldr	r1, [pc, #96]	; 191a8 <ftello64@plt+0x5454>
   19144:	ldr	r0, [pc, #96]	; 191ac <ftello64@plt+0x5458>
   19148:	bl	4eb24 <ftello64@plt+0x3add0>
   1914c:	ldr	r2, [sp, #68]	; 0x44
   19150:	ldr	r3, [r5]
   19154:	cmp	r2, r3
   19158:	bne	191a0 <ftello64@plt+0x544c>
   1915c:	add	sp, sp, #72	; 0x48
   19160:	pop	{r4, r5, r6, pc}
   19164:	add	r1, sp, #24
   19168:	ldr	r0, [r2, #4]
   1916c:	mov	r2, #41	; 0x29
   19170:	bl	31948 <ftello64@plt+0x1dbf4>
   19174:	mov	r3, r6
   19178:	add	r0, sp, #4
   1917c:	ldr	r2, [pc, #44]	; 191b0 <ftello64@plt+0x545c>
   19180:	mov	r1, #20
   19184:	bl	13a30 <gpgrt_snprintf@plt>
   19188:	add	r2, sp, #4
   1918c:	add	r1, sp, #24
   19190:	mov	r3, #0
   19194:	mov	r0, #64	; 0x40
   19198:	bl	38cf0 <ftello64@plt+0x24f9c>
   1919c:	b	1914c <ftello64@plt+0x53f8>
   191a0:	bl	134b4 <__stack_chk_fail@plt>
   191a4:	andeq	r6, r7, r8, ror #19
   191a8:	andeq	ip, r5, r4, lsl r5
   191ac:	muleq	r5, r8, r9
   191b0:			; <UNDEFINED> instruction: 0x0005c9b8
   191b4:	push	{r4, lr}
   191b8:	subs	r4, r0, #0
   191bc:	popeq	{r4, pc}
   191c0:	ldr	r0, [r4, #4]
   191c4:	cmp	r0, #0
   191c8:	beq	191d0 <ftello64@plt+0x547c>
   191cc:	bl	144a4 <ftello64@plt+0x750>
   191d0:	mov	r0, r4
   191d4:	pop	{r4, lr}
   191d8:	b	13448 <gcry_free@plt>
   191dc:	cmp	r2, #0
   191e0:	moveq	r2, r1
   191e4:	ldr	r2, [r2, #4]
   191e8:	ldr	r3, [r2]
   191ec:	bic	r3, r3, #8
   191f0:	cmp	r3, #6
   191f4:	bne	19200 <ftello64@plt+0x54ac>
   191f8:	ldr	r1, [r2, #4]
   191fc:	b	17c74 <ftello64@plt+0x3f20>
   19200:	push	{r4, lr}
   19204:	ldr	r3, [pc, #12]	; 19218 <ftello64@plt+0x54c4>
   19208:	ldr	r2, [pc, #12]	; 1921c <ftello64@plt+0x54c8>
   1920c:	ldr	r1, [pc, #12]	; 19220 <ftello64@plt+0x54cc>
   19210:	ldr	r0, [pc, #12]	; 19224 <ftello64@plt+0x54d0>
   19214:	bl	4eeac <ftello64@plt+0x3b158>
   19218:	andeq	ip, r5, r0, lsr r5
   1921c:	andeq	r0, r0, r2, lsr #3
   19220:	andeq	ip, r5, ip, lsl #13
   19224:			; <UNDEFINED> instruction: 0x0005c9bc
   19228:	push	{r4, lr}
   1922c:	sub	sp, sp, #8
   19230:	ldr	r4, [pc, #156]	; 192d4 <ftello64@plt+0x5580>
   19234:	mov	r2, sp
   19238:	mov	r1, #27
   1923c:	ldr	r3, [r4]
   19240:	str	r3, [sp, #4]
   19244:	bl	347a8 <ftello64@plt+0x20a54>
   19248:	cmp	r0, #0
   1924c:	beq	19260 <ftello64@plt+0x550c>
   19250:	ldr	r3, [sp]
   19254:	cmp	r3, #0
   19258:	moveq	r0, #256	; 0x100
   1925c:	bne	19278 <ftello64@plt+0x5524>
   19260:	ldr	r2, [sp, #4]
   19264:	ldr	r3, [r4]
   19268:	cmp	r2, r3
   1926c:	bne	192d0 <ftello64@plt+0x557c>
   19270:	add	sp, sp, #8
   19274:	pop	{r4, pc}
   19278:	ldrb	r3, [r0]
   1927c:	ands	r0, r3, #1
   19280:	andne	r3, r3, #254	; 0xfe
   19284:	movne	r0, #4
   19288:	tst	r3, #2
   1928c:	andne	r3, r3, #253	; 0xfd
   19290:	orrne	r0, r0, #1
   19294:	tst	r3, #12
   19298:	andne	r3, r3, #243	; 0xf3
   1929c:	orrne	r0, r0, #2
   192a0:	tst	r3, #32
   192a4:	beq	192bc <ftello64@plt+0x5568>
   192a8:	tst	r3, #223	; 0xdf
   192ac:	orr	r0, r0, #8
   192b0:	beq	19260 <ftello64@plt+0x550c>
   192b4:	orr	r0, r0, #128	; 0x80
   192b8:	b	19260 <ftello64@plt+0x550c>
   192bc:	cmp	r3, #0
   192c0:	bne	192b4 <ftello64@plt+0x5560>
   192c4:	cmp	r0, #0
   192c8:	moveq	r0, #256	; 0x100
   192cc:	b	19260 <ftello64@plt+0x550c>
   192d0:	bl	134b4 <__stack_chk_fail@plt>
   192d4:	andeq	r6, r7, r8, ror #19
   192d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192dc:	sub	sp, sp, #20
   192e0:	ldr	r5, [r1, #4]
   192e4:	ldr	r4, [r0, #4]
   192e8:	ldr	r7, [pc, #788]	; 19604 <ftello64@plt+0x58b0>
   192ec:	ldrb	r3, [r5]
   192f0:	mov	r0, #0
   192f4:	ldr	r1, [r7]
   192f8:	orr	r3, r3, #4
   192fc:	strb	r3, [r5]
   19300:	str	r0, [r4, #52]	; 0x34
   19304:	ldrb	r3, [r5, #21]
   19308:	str	r1, [sp, #12]
   1930c:	cmp	r3, #48	; 0x30
   19310:	beq	194ec <ftello64@plt+0x5798>
   19314:	ldrb	r3, [r4, #68]	; 0x44
   19318:	mov	r8, r2
   1931c:	ldrb	r2, [r5, #1]
   19320:	ldr	r1, [r5, #16]
   19324:	bic	r3, r3, #32
   19328:	ands	r6, r2, #2
   1932c:	strb	r3, [r4, #68]	; 0x44
   19330:	str	r1, [r4, #44]	; 0x2c
   19334:	beq	1935c <ftello64@plt+0x5608>
   19338:	uxtb	r3, r3
   1933c:	orr	r3, r3, #64	; 0x40
   19340:	strb	r3, [r4, #68]	; 0x44
   19344:	ldr	r2, [sp, #12]
   19348:	ldr	r3, [r7]
   1934c:	cmp	r2, r3
   19350:	bne	19600 <ftello64@plt+0x58ac>
   19354:	add	sp, sp, #20
   19358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1935c:	ldrb	r3, [r4, #68]	; 0x44
   19360:	ldr	r2, [r5, #12]
   19364:	bic	r3, r3, #64	; 0x40
   19368:	str	r2, [r4, #52]	; 0x34
   1936c:	strb	r3, [r4, #68]	; 0x44
   19370:	ldrb	r3, [r5, #20]
   19374:	strb	r3, [r4, #65]	; 0x41
   19378:	ldr	r0, [r5, #52]	; 0x34
   1937c:	bl	19228 <ftello64@plt+0x54d4>
   19380:	mov	r2, r6
   19384:	mov	r1, #9
   19388:	str	r0, [r4, #28]
   1938c:	ldr	r0, [r5, #52]	; 0x34
   19390:	bl	347a8 <ftello64@plt+0x20a54>
   19394:	cmp	r0, #0
   19398:	beq	193ac <ftello64@plt+0x5658>
   1939c:	ldr	r0, [r0]
   193a0:	rev	r0, r0
   193a4:	cmp	r0, #0
   193a8:	addne	r0, r0, r8
   193ac:	ldrb	r3, [r4, #68]	; 0x44
   193b0:	str	r0, [r4, #32]
   193b4:	mov	r2, #0
   193b8:	bic	r3, r3, #24
   193bc:	strb	r3, [r4, #68]	; 0x44
   193c0:	mov	r1, #25
   193c4:	ldr	r0, [r5, #52]	; 0x34
   193c8:	bl	347a8 <ftello64@plt+0x20a54>
   193cc:	cmp	r0, #0
   193d0:	beq	193ec <ftello64@plt+0x5698>
   193d4:	ldrb	r3, [r0]
   193d8:	cmp	r3, #0
   193dc:	ldrbne	r3, [r4, #68]	; 0x44
   193e0:	bicne	r3, r3, #8
   193e4:	orrne	r3, r3, #16
   193e8:	strbne	r3, [r4, #68]	; 0x44
   193ec:	add	r2, sp, #8
   193f0:	mov	r1, #11
   193f4:	ldr	r0, [r5, #52]	; 0x34
   193f8:	bl	347a8 <ftello64@plt+0x20a54>
   193fc:	add	r2, sp, #8
   19400:	mov	r1, #21
   19404:	subs	sl, r0, #0
   19408:	ldr	r0, [r5, #52]	; 0x34
   1940c:	ldrne	r8, [sp, #8]
   19410:	moveq	r8, sl
   19414:	bl	347a8 <ftello64@plt+0x20a54>
   19418:	add	r2, sp, #8
   1941c:	mov	r1, #22
   19420:	subs	r6, r0, #0
   19424:	ldr	r0, [r5, #52]	; 0x34
   19428:	ldrne	r3, [sp, #8]
   1942c:	moveq	r9, r8
   19430:	addne	r9, r3, r8
   19434:	strne	r3, [sp]
   19438:	streq	r6, [sp]
   1943c:	bl	347a8 <ftello64@plt+0x20a54>
   19440:	subs	fp, r0, #0
   19444:	ldr	r0, [r4, #48]	; 0x30
   19448:	ldrne	r3, [sp, #8]
   1944c:	streq	fp, [sp, #4]
   19450:	strne	r3, [sp, #4]
   19454:	addne	r9, r9, r3
   19458:	cmp	r0, #0
   1945c:	beq	19464 <ftello64@plt+0x5710>
   19460:	bl	13448 <gcry_free@plt>
   19464:	cmp	r9, #0
   19468:	str	r9, [sp, #8]
   1946c:	streq	r9, [r4, #48]	; 0x30
   19470:	bne	19514 <ftello64@plt+0x57c0>
   19474:	ldrb	r3, [r4, #68]	; 0x44
   19478:	add	r2, sp, #8
   1947c:	mov	r1, #30
   19480:	bic	r3, r3, #1
   19484:	strb	r3, [r4, #68]	; 0x44
   19488:	ldr	r0, [r5, #52]	; 0x34
   1948c:	bl	347a8 <ftello64@plt+0x20a54>
   19490:	cmp	r0, #0
   19494:	beq	194a4 <ftello64@plt+0x5750>
   19498:	ldr	r3, [sp, #8]
   1949c:	cmp	r3, #0
   194a0:	bne	194fc <ftello64@plt+0x57a8>
   194a4:	ldrb	r3, [r4, #68]	; 0x44
   194a8:	ldr	r0, [r5, #52]	; 0x34
   194ac:	add	r2, sp, #8
   194b0:	orr	r3, r3, #2
   194b4:	strb	r3, [r4, #68]	; 0x44
   194b8:	mov	r1, #23
   194bc:	bl	347a8 <ftello64@plt+0x20a54>
   194c0:	cmp	r0, #0
   194c4:	beq	19344 <ftello64@plt+0x55f0>
   194c8:	ldr	r3, [sp, #8]
   194cc:	cmp	r3, #0
   194d0:	beq	19344 <ftello64@plt+0x55f0>
   194d4:	ldrsb	r3, [r0]
   194d8:	cmp	r3, #0
   194dc:	ldrblt	r3, [r4, #68]	; 0x44
   194e0:	biclt	r3, r3, #2
   194e4:	strblt	r3, [r4, #68]	; 0x44
   194e8:	b	19344 <ftello64@plt+0x55f0>
   194ec:	ldrb	r3, [r4, #68]	; 0x44
   194f0:	orr	r3, r3, #32
   194f4:	strb	r3, [r4, #68]	; 0x44
   194f8:	b	19344 <ftello64@plt+0x55f0>
   194fc:	ldrb	r3, [r0]
   19500:	tst	r3, #1
   19504:	ldrbne	r3, [r4, #68]	; 0x44
   19508:	orrne	r3, r3, #1
   1950c:	strbne	r3, [r4, #68]	; 0x44
   19510:	b	194a4 <ftello64@plt+0x5750>
   19514:	add	r0, r9, #1
   19518:	lsl	r0, r0, #1
   1951c:	bl	131cc <gcry_xmalloc@plt>
   19520:	mov	r3, #0
   19524:	cmp	r8, #0
   19528:	str	r3, [sp, #8]
   1952c:	str	r0, [r4, #48]	; 0x30
   19530:	beq	195f8 <ftello64@plt+0x58a4>
   19534:	add	lr, sl, r8
   19538:	add	r2, r0, #1
   1953c:	mov	ip, #1
   19540:	strb	ip, [r0, r3, lsl #1]
   19544:	ldrb	r1, [sl], #1
   19548:	strb	r1, [r2, r3, lsl #1]
   1954c:	cmp	lr, sl
   19550:	add	r3, r3, #1
   19554:	str	r3, [sp, #8]
   19558:	bne	19540 <ftello64@plt+0x57ec>
   1955c:	add	r3, r0, r8, lsl #1
   19560:	ldr	r2, [sp]
   19564:	cmp	r2, #0
   19568:	beq	195a4 <ftello64@plt+0x5850>
   1956c:	add	lr, r6, r2
   19570:	mov	r3, r8
   19574:	add	r2, r0, #1
   19578:	mov	ip, #2
   1957c:	strb	ip, [r0, r3, lsl #1]
   19580:	ldrb	r1, [r6], #1
   19584:	strb	r1, [r2, r3, lsl #1]
   19588:	cmp	lr, r6
   1958c:	add	r3, r3, #1
   19590:	str	r3, [sp, #8]
   19594:	bne	1957c <ftello64@plt+0x5828>
   19598:	ldr	r3, [sp]
   1959c:	add	r8, r8, r3
   195a0:	add	r3, r0, r8, lsl #1
   195a4:	ldr	r2, [sp, #4]
   195a8:	cmp	r2, #0
   195ac:	beq	195e8 <ftello64@plt+0x5894>
   195b0:	add	lr, fp, r2
   195b4:	mov	r3, r8
   195b8:	add	r2, r0, #1
   195bc:	mov	ip, #3
   195c0:	strb	ip, [r0, r3, lsl #1]
   195c4:	ldrb	r1, [fp], #1
   195c8:	strb	r1, [r2, r3, lsl #1]
   195cc:	cmp	lr, fp
   195d0:	add	r3, r3, #1
   195d4:	str	r3, [sp, #8]
   195d8:	bne	195c0 <ftello64@plt+0x586c>
   195dc:	ldr	r3, [sp, #4]
   195e0:	add	r8, r3, r8
   195e4:	add	r3, r0, r8, lsl #1
   195e8:	mov	r2, #0
   195ec:	strb	r2, [r3]
   195f0:	strb	r2, [r3, #1]
   195f4:	b	19474 <ftello64@plt+0x5720>
   195f8:	mov	r3, r0
   195fc:	b	19560 <ftello64@plt+0x580c>
   19600:	bl	134b4 <__stack_chk_fail@plt>
   19604:	andeq	r6, r7, r8, ror #19
   19608:	push	{r4, r5, r6, r7, r8, lr}
   1960c:	sub	sp, sp, #16
   19610:	ldr	r5, [pc, #424]	; 197c0 <ftello64@plt+0x5a6c>
   19614:	ldr	r6, [pc, #424]	; 197c4 <ftello64@plt+0x5a70>
   19618:	ldr	r4, [r5, #12]
   1961c:	ldr	r3, [r6]
   19620:	cmp	r4, #0
   19624:	str	r3, [sp, #12]
   19628:	bne	196ac <ftello64@plt+0x5958>
   1962c:	ldrb	r3, [r0, #61]	; 0x3d
   19630:	mov	r7, r0
   19634:	tst	r3, #1
   19638:	bne	196ac <ftello64@plt+0x5958>
   1963c:	ldrb	r3, [r0, #31]
   19640:	sub	r2, r3, #16
   19644:	cmp	r3, #22
   19648:	cmpne	r2, #3
   1964c:	bhi	19790 <ftello64@plt+0x5a3c>
   19650:	add	r1, sp, #4
   19654:	mov	r0, r7
   19658:	bl	31330 <ftello64@plt+0x1d5dc>
   1965c:	ldr	ip, [r5, #16]
   19660:	cmp	ip, #0
   19664:	beq	197ac <ftello64@plt+0x5a58>
   19668:	ldr	r1, [sp, #4]
   1966c:	ldr	r0, [sp, #8]
   19670:	mov	r3, ip
   19674:	b	19684 <ftello64@plt+0x5930>
   19678:	ldr	r3, [r3]
   1967c:	cmp	r3, #0
   19680:	beq	196c4 <ftello64@plt+0x5970>
   19684:	ldr	r2, [r3, #4]
   19688:	cmp	r2, r1
   1968c:	bne	19678 <ftello64@plt+0x5924>
   19690:	ldr	r2, [r3, #8]
   19694:	cmp	r2, r0
   19698:	bne	19678 <ftello64@plt+0x5924>
   1969c:	ldr	r3, [pc, #292]	; 197c8 <ftello64@plt+0x5a74>
   196a0:	ldr	r3, [r3, #8]
   196a4:	tst	r3, #64	; 0x40
   196a8:	bne	197a0 <ftello64@plt+0x5a4c>
   196ac:	ldr	r2, [sp, #12]
   196b0:	ldr	r3, [r6]
   196b4:	cmp	r2, r3
   196b8:	bne	197bc <ftello64@plt+0x5a68>
   196bc:	add	sp, sp, #16
   196c0:	pop	{r4, r5, r6, r7, r8, pc}
   196c4:	ldr	r2, [r5, #20]
   196c8:	cmp	r2, #4096	; 0x1000
   196cc:	asrge	r2, r2, #1
   196d0:	movge	r3, ip
   196d4:	bge	1971c <ftello64@plt+0x59c8>
   196d8:	add	r2, r2, #1
   196dc:	mov	r0, #16
   196e0:	str	r2, [r5, #20]
   196e4:	bl	131cc <gcry_xmalloc@plt>
   196e8:	ldr	r3, [r5, #16]
   196ec:	mov	r1, r7
   196f0:	mov	r4, r0
   196f4:	mov	r0, #0
   196f8:	str	r3, [r4]
   196fc:	str	r4, [r5, #16]
   19700:	bl	17c74 <ftello64@plt+0x3f20>
   19704:	ldrd	r2, [sp, #4]
   19708:	strd	r2, [r4, #4]
   1970c:	str	r0, [r4, #12]
   19710:	b	196ac <ftello64@plt+0x5958>
   19714:	cmp	r2, r4
   19718:	beq	19740 <ftello64@plt+0x59ec>
   1971c:	ldr	r3, [r3]
   19720:	add	r4, r4, #1
   19724:	cmp	r3, #0
   19728:	bne	19714 <ftello64@plt+0x59c0>
   1972c:	ldr	r3, [pc, #152]	; 197cc <ftello64@plt+0x5a78>
   19730:	mov	r2, #237	; 0xed
   19734:	ldr	r1, [pc, #148]	; 197d0 <ftello64@plt+0x5a7c>
   19738:	ldr	r0, [pc, #148]	; 197d4 <ftello64@plt+0x5a80>
   1973c:	bl	4eeac <ftello64@plt+0x3b158>
   19740:	cmp	ip, r3
   19744:	beq	1972c <ftello64@plt+0x59d8>
   19748:	ldr	r4, [r3]
   1974c:	cmp	r4, #0
   19750:	beq	1972c <ftello64@plt+0x59d8>
   19754:	mov	r2, #0
   19758:	str	r2, [r3]
   1975c:	ldr	r0, [r4, #12]
   19760:	ldr	r8, [r4]
   19764:	bl	18118 <ftello64@plt+0x43c4>
   19768:	mov	r0, r4
   1976c:	bl	13448 <gcry_free@plt>
   19770:	ldr	r2, [r5, #20]
   19774:	subs	r4, r8, #0
   19778:	sub	r3, r2, #1
   1977c:	str	r3, [r5, #20]
   19780:	bne	1975c <ftello64@plt+0x5a08>
   19784:	cmp	r3, #4096	; 0x1000
   19788:	blt	196dc <ftello64@plt+0x5988>
   1978c:	b	1972c <ftello64@plt+0x59d8>
   19790:	sub	r3, r3, #1
   19794:	cmp	r3, #2
   19798:	bls	19650 <ftello64@plt+0x58fc>
   1979c:	b	196ac <ftello64@plt+0x5958>
   197a0:	ldr	r0, [pc, #48]	; 197d8 <ftello64@plt+0x5a84>
   197a4:	bl	4ec70 <ftello64@plt+0x3af1c>
   197a8:	b	196ac <ftello64@plt+0x5958>
   197ac:	ldr	r2, [r5, #20]
   197b0:	cmp	r2, #4096	; 0x1000
   197b4:	bge	1972c <ftello64@plt+0x59d8>
   197b8:	b	196d8 <ftello64@plt+0x5984>
   197bc:	bl	134b4 <__stack_chk_fail@plt>
   197c0:	andeq	r7, r7, ip, lsl r2
   197c4:	andeq	r6, r7, r8, ror #19
   197c8:	andeq	r8, r7, r0, asr r2
   197cc:	andeq	ip, r5, r0, asr #10
   197d0:	andeq	ip, r5, ip, lsl #13
   197d4:	andeq	ip, r5, ip, lsr #20
   197d8:	andeq	ip, r5, r8, lsl #20
   197dc:	push	{r4, r5, r6, lr}
   197e0:	ldr	r6, [pc, #60]	; 19824 <ftello64@plt+0x5ad0>
   197e4:	ldr	r4, [r6, #16]
   197e8:	cmp	r4, #0
   197ec:	beq	1980c <ftello64@plt+0x5ab8>
   197f0:	ldr	r0, [r4, #12]
   197f4:	ldr	r5, [r4]
   197f8:	bl	18118 <ftello64@plt+0x43c4>
   197fc:	mov	r0, r4
   19800:	bl	13448 <gcry_free@plt>
   19804:	subs	r4, r5, #0
   19808:	bne	197f0 <ftello64@plt+0x5a9c>
   1980c:	mov	r3, #0
   19810:	mov	r2, #1
   19814:	str	r2, [r6, #12]
   19818:	str	r3, [r6, #20]
   1981c:	str	r3, [r6, #16]
   19820:	pop	{r4, r5, r6, pc}
   19824:	andeq	r7, r7, ip, lsl r2
   19828:	push	{r4, r5, r6, lr}
   1982c:	subs	r4, r0, #0
   19830:	popeq	{r4, r5, r6, pc}
   19834:	ldr	r0, [r4, #4]
   19838:	ldr	r5, [r4]
   1983c:	bl	13448 <gcry_free@plt>
   19840:	ldr	r0, [r4, #8]
   19844:	bl	24498 <ftello64@plt+0x10744>
   19848:	mov	r0, r4
   1984c:	bl	13448 <gcry_free@plt>
   19850:	subs	r4, r5, #0
   19854:	bne	19834 <ftello64@plt+0x5ae0>
   19858:	pop	{r4, r5, r6, pc}
   1985c:	push	{r4, r5, r6, r7, r8, lr}
   19860:	sub	sp, sp, #16
   19864:	ldr	r5, [pc, #460]	; 19a38 <ftello64@plt+0x5ce4>
   19868:	subs	r6, r0, #0
   1986c:	ldr	r3, [r5]
   19870:	str	r3, [sp, #12]
   19874:	beq	19a10 <ftello64@plt+0x5cbc>
   19878:	ldr	r3, [pc, #444]	; 19a3c <ftello64@plt+0x5ce8>
   1987c:	mov	r4, r1
   19880:	ldr	r3, [r3, #16]
   19884:	cmp	r3, #0
   19888:	beq	198f0 <ftello64@plt+0x5b9c>
   1988c:	ldr	r0, [r1]
   19890:	b	198a0 <ftello64@plt+0x5b4c>
   19894:	ldr	r3, [r3]
   19898:	cmp	r3, #0
   1989c:	beq	198f0 <ftello64@plt+0x5b9c>
   198a0:	ldr	r2, [r3, #4]
   198a4:	cmp	r2, r0
   198a8:	bne	19894 <ftello64@plt+0x5b40>
   198ac:	ldr	r1, [r3, #8]
   198b0:	ldr	r2, [r4, #4]
   198b4:	cmp	r1, r2
   198b8:	bne	19894 <ftello64@plt+0x5b40>
   198bc:	ldr	r1, [r3, #12]
   198c0:	ldr	ip, [r1, #48]	; 0x30
   198c4:	ldr	r2, [r1, #40]	; 0x28
   198c8:	cmp	ip, r2
   198cc:	bne	19894 <ftello64@plt+0x5b40>
   198d0:	ldr	ip, [r1, #52]	; 0x34
   198d4:	ldr	r2, [r1, #44]	; 0x2c
   198d8:	cmp	ip, r2
   198dc:	bne	19894 <ftello64@plt+0x5b40>
   198e0:	mov	r0, r6
   198e4:	bl	17c74 <ftello64@plt+0x3f20>
   198e8:	mov	r4, #0
   198ec:	b	1997c <ftello64@plt+0x5c28>
   198f0:	bl	1f600 <ftello64@plt+0xb8ac>
   198f4:	subs	r8, r0, #0
   198f8:	beq	199cc <ftello64@plt+0x5c78>
   198fc:	mov	r1, r4
   19900:	bl	20dd4 <ftello64@plt+0xd080>
   19904:	uxth	r0, r0
   19908:	cmp	r0, #27
   1990c:	beq	199e0 <ftello64@plt+0x5c8c>
   19910:	mov	r1, sp
   19914:	mov	r0, r8
   19918:	bl	1f96c <ftello64@plt+0xbc18>
   1991c:	mov	r7, r0
   19920:	mov	r0, r8
   19924:	bl	1f508 <ftello64@plt+0xb7b4>
   19928:	cmp	r7, #0
   1992c:	bne	199f0 <ftello64@plt+0x5c9c>
   19930:	ldr	r3, [sp]
   19934:	cmp	r3, #0
   19938:	beq	19a24 <ftello64@plt+0x5cd0>
   1993c:	ldr	r3, [r3, #4]
   19940:	cmp	r3, #0
   19944:	beq	19a24 <ftello64@plt+0x5cd0>
   19948:	ldr	r2, [r3]
   1994c:	cmp	r2, #6
   19950:	bne	19a24 <ftello64@plt+0x5cd0>
   19954:	ldr	r0, [r3, #4]
   19958:	add	r1, sp, #4
   1995c:	bl	31330 <ftello64@plt+0x1d5dc>
   19960:	ldr	r2, [r4]
   19964:	ldr	r3, [sp, #4]
   19968:	cmp	r2, r3
   1996c:	beq	19998 <ftello64@plt+0x5c44>
   19970:	ldr	r0, [sp]
   19974:	mov	r4, #9
   19978:	bl	24498 <ftello64@plt+0x10744>
   1997c:	ldr	r2, [sp, #12]
   19980:	ldr	r3, [r5]
   19984:	mov	r0, r4
   19988:	cmp	r2, r3
   1998c:	bne	19a0c <ftello64@plt+0x5cb8>
   19990:	add	sp, sp, #16
   19994:	pop	{r4, r5, r6, r7, r8, pc}
   19998:	ldr	r2, [r4, #4]
   1999c:	ldr	r3, [sp, #8]
   199a0:	ldr	r0, [sp]
   199a4:	cmp	r2, r3
   199a8:	movne	r4, #9
   199ac:	bne	19978 <ftello64@plt+0x5c24>
   199b0:	ldr	r3, [r0, #4]
   199b4:	mov	r0, r6
   199b8:	mov	r4, r7
   199bc:	ldr	r1, [r3, #4]
   199c0:	bl	17c74 <ftello64@plt+0x3f20>
   199c4:	ldr	r0, [sp]
   199c8:	b	19978 <ftello64@plt+0x5c24>
   199cc:	bl	1385c <gpg_err_code_from_syserror@plt>
   199d0:	subs	r4, r0, #0
   199d4:	uxthne	r4, r4
   199d8:	orrne	r4, r4, #33554432	; 0x2000000
   199dc:	b	1997c <ftello64@plt+0x5c28>
   199e0:	mov	r0, r8
   199e4:	bl	1f508 <ftello64@plt+0xb7b4>
   199e8:	mov	r4, #9
   199ec:	b	1997c <ftello64@plt+0x5c28>
   199f0:	mov	r0, r7
   199f4:	bl	13b50 <gpg_strerror@plt>
   199f8:	mov	r4, #9
   199fc:	mov	r1, r0
   19a00:	ldr	r0, [pc, #56]	; 19a40 <ftello64@plt+0x5cec>
   19a04:	bl	4eb24 <ftello64@plt+0x3add0>
   19a08:	b	1997c <ftello64@plt+0x5c28>
   19a0c:	bl	134b4 <__stack_chk_fail@plt>
   19a10:	ldr	r3, [pc, #44]	; 19a44 <ftello64@plt+0x5cf0>
   19a14:	ldr	r2, [pc, #44]	; 19a48 <ftello64@plt+0x5cf4>
   19a18:	ldr	r1, [pc, #44]	; 19a4c <ftello64@plt+0x5cf8>
   19a1c:	ldr	r0, [pc, #44]	; 19a50 <ftello64@plt+0x5cfc>
   19a20:	bl	4eeac <ftello64@plt+0x3b158>
   19a24:	ldr	r3, [pc, #24]	; 19a44 <ftello64@plt+0x5cf0>
   19a28:	ldr	r2, [pc, #36]	; 19a54 <ftello64@plt+0x5d00>
   19a2c:	ldr	r1, [pc, #24]	; 19a4c <ftello64@plt+0x5cf8>
   19a30:	ldr	r0, [pc, #32]	; 19a58 <ftello64@plt+0x5d04>
   19a34:	bl	4eeac <ftello64@plt+0x3b158>
   19a38:	andeq	r6, r7, r8, ror #19
   19a3c:	andeq	r7, r7, ip, lsl r2
   19a40:	andeq	ip, r5, r4, asr sl
   19a44:	andeq	ip, r5, r4, asr r5
   19a48:	andeq	r0, r0, fp, lsr r2
   19a4c:	andeq	ip, r5, ip, lsl #13
   19a50:	andeq	pc, r5, ip, lsr r0	; <UNPREDICTABLE>
   19a54:	andeq	r0, r0, r2, ror #4
   19a58:	andeq	ip, r5, r4, ror sl
   19a5c:	ldr	r3, [r1, #4]
   19a60:	ldr	r2, [pc, #4028]	; 1aa24 <ftello64@plt+0x6cd0>
   19a64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a68:	sub	sp, sp, #100	; 0x64
   19a6c:	ldr	r3, [r3]
   19a70:	ldr	r2, [r2]
   19a74:	cmp	r3, #6
   19a78:	str	r0, [sp, #20]
   19a7c:	str	r2, [sp, #92]	; 0x5c
   19a80:	beq	19aac <ftello64@plt+0x5d58>
   19a84:	cmp	r3, #5
   19a88:	beq	19a9c <ftello64@plt+0x5d48>
   19a8c:	ldr	r2, [pc, #3988]	; 1aa28 <ftello64@plt+0x6cd4>
   19a90:	ldr	r1, [pc, #3988]	; 1aa2c <ftello64@plt+0x6cd8>
   19a94:	ldr	r0, [pc, #4012]	; 1aa48 <ftello64@plt+0x6cf4>
   19a98:	bl	4ee84 <ftello64@plt+0x3b130>
   19a9c:	ldr	r0, [pc, #3980]	; 1aa30 <ftello64@plt+0x6cdc>
   19aa0:	bl	4eb24 <ftello64@plt+0x3add0>
   19aa4:	mov	r0, #1
   19aa8:	bl	14378 <ftello64@plt+0x624>
   19aac:	mov	r9, r1
   19ab0:	bl	512dc <ftello64@plt+0x3d588>
   19ab4:	ldr	r3, [r9, #4]
   19ab8:	mov	r4, #0
   19abc:	str	r4, [sp, #80]	; 0x50
   19ac0:	ldr	r2, [r3]
   19ac4:	str	r4, [sp, #76]	; 0x4c
   19ac8:	cmp	r2, #6
   19acc:	str	r4, [sp, #84]	; 0x54
   19ad0:	str	r4, [sp, #88]	; 0x58
   19ad4:	str	r0, [sp, #48]	; 0x30
   19ad8:	bne	1aad4 <ftello64@plt+0x6d80>
   19adc:	ldr	r6, [r3, #4]
   19ae0:	add	r1, sp, #68	; 0x44
   19ae4:	mov	r0, r6
   19ae8:	ldr	r3, [r6]
   19aec:	str	r3, [sp, #32]
   19af0:	bl	31330 <ftello64@plt+0x1d5dc>
   19af4:	ldr	r3, [sp, #68]	; 0x44
   19af8:	ldrb	r2, [r6, #29]
   19afc:	str	r3, [r6, #40]	; 0x28
   19b00:	ldr	r3, [sp, #72]	; 0x48
   19b04:	cmp	r2, #3
   19b08:	str	r3, [r6, #44]	; 0x2c
   19b0c:	ldrls	r3, [r6, #8]
   19b10:	movhi	r3, r4
   19b14:	strls	r3, [sp, #24]
   19b18:	ldr	r0, [r6, #68]	; 0x44
   19b1c:	movls	r3, #1
   19b20:	strls	r3, [sp, #36]	; 0x24
   19b24:	strhi	r3, [sp, #36]	; 0x24
   19b28:	strhi	r3, [sp, #24]
   19b2c:	bl	13448 <gcry_free@plt>
   19b30:	mov	r3, #0
   19b34:	mov	fp, r3
   19b38:	str	r3, [sp, #28]
   19b3c:	str	r3, [r6, #68]	; 0x44
   19b40:	str	r3, [r6, #72]	; 0x48
   19b44:	str	r3, [sp, #40]	; 0x28
   19b48:	str	r3, [sp, #44]	; 0x2c
   19b4c:	mov	r4, r9
   19b50:	b	19b60 <ftello64@plt+0x5e0c>
   19b54:	ldr	r4, [r4]
   19b58:	cmp	r4, #0
   19b5c:	beq	19c18 <ftello64@plt+0x5ec4>
   19b60:	ldr	r2, [r4, #4]
   19b64:	ldr	r3, [r2]
   19b68:	sub	r1, r3, #13
   19b6c:	cmp	r3, #17
   19b70:	cmpne	r1, #1
   19b74:	bls	19c18 <ftello64@plt+0x5ec4>
   19b78:	cmp	r3, #2
   19b7c:	bne	19b54 <ftello64@plt+0x5e00>
   19b80:	ldr	r5, [r2, #4]
   19b84:	ldr	r3, [sp, #68]	; 0x44
   19b88:	ldr	r2, [r5, #4]
   19b8c:	cmp	r2, r3
   19b90:	bne	19b54 <ftello64@plt+0x5e00>
   19b94:	ldr	r2, [r5, #8]
   19b98:	ldr	r3, [sp, #72]	; 0x48
   19b9c:	cmp	r2, r3
   19ba0:	bne	19b54 <ftello64@plt+0x5e00>
   19ba4:	mov	r3, #0
   19ba8:	mov	r2, r4
   19bac:	mov	r1, r9
   19bb0:	ldr	r0, [sp, #20]
   19bb4:	bl	3cdec <ftello64@plt+0x29098>
   19bb8:	subs	r7, r0, #0
   19bbc:	bne	19b54 <ftello64@plt+0x5e00>
   19bc0:	ldrb	r3, [r5, #21]
   19bc4:	cmp	r3, #32
   19bc8:	beq	1a968 <ftello64@plt+0x6c14>
   19bcc:	cmp	r3, #31
   19bd0:	bne	19b54 <ftello64@plt+0x5e00>
   19bd4:	ldr	r3, [r5, #32]
   19bd8:	cmp	r3, #0
   19bdc:	bne	1a9e8 <ftello64@plt+0x6c94>
   19be0:	ldr	r3, [r5, #12]
   19be4:	cmp	r3, fp
   19be8:	bcc	19b54 <ftello64@plt+0x5e00>
   19bec:	ldrb	r2, [r5, #1]
   19bf0:	tst	r2, #2
   19bf4:	bne	19b54 <ftello64@plt+0x5e00>
   19bf8:	ldrb	r2, [r5, #20]
   19bfc:	mov	fp, r3
   19c00:	ldr	r3, [sp, #44]	; 0x2c
   19c04:	str	r4, [sp, #40]	; 0x28
   19c08:	cmp	r2, r3
   19c0c:	movcs	r3, r2
   19c10:	str	r3, [sp, #44]	; 0x2c
   19c14:	b	19b54 <ftello64@plt+0x5e00>
   19c18:	ldr	r3, [r6, #68]	; 0x44
   19c1c:	cmp	r3, #0
   19c20:	str	r3, [sp, #16]
   19c24:	beq	19d1c <ftello64@plt+0x5fc8>
   19c28:	mov	sl, #0
   19c2c:	ldr	r4, [r6, #72]	; 0x48
   19c30:	mov	r7, sl
   19c34:	cmp	r7, r4
   19c38:	mov	r8, r3
   19c3c:	sub	fp, r3, #22
   19c40:	str	r9, [sp, #52]	; 0x34
   19c44:	bge	19d10 <ftello64@plt+0x5fbc>
   19c48:	add	r7, r7, #1
   19c4c:	cmp	r7, r4
   19c50:	bge	19d04 <ftello64@plt+0x5fb0>
   19c54:	mov	r5, r7
   19c58:	b	19c6c <ftello64@plt+0x5f18>
   19c5c:	ldr	r4, [r6, #72]	; 0x48
   19c60:	add	r5, r5, #1
   19c64:	cmp	r5, r4
   19c68:	bge	19d04 <ftello64@plt+0x5fb0>
   19c6c:	add	r1, r5, r5, lsl #2
   19c70:	ldr	r3, [sp, #16]
   19c74:	add	r1, r5, r1, lsl #1
   19c78:	mov	r2, #22
   19c7c:	add	r9, r3, r1, lsl #1
   19c80:	mov	r0, r8
   19c84:	mov	r1, r9
   19c88:	bl	13454 <memcmp@plt>
   19c8c:	cmp	r0, #0
   19c90:	bne	19c5c <ftello64@plt+0x5f08>
   19c94:	sub	r2, r4, #1
   19c98:	cmp	r2, r5
   19c9c:	addgt	r3, r4, r4, lsl #2
   19ca0:	movgt	r1, r9
   19ca4:	addgt	r4, r4, r3, lsl #1
   19ca8:	addgt	r4, fp, r4, lsl #1
   19cac:	ble	19cf0 <ftello64@plt+0x5f9c>
   19cb0:	mov	r3, r1
   19cb4:	ldr	r0, [r3, #22]!
   19cb8:	cmp	r3, r4
   19cbc:	ldr	r9, [r3, #4]
   19cc0:	ldr	lr, [r3, #8]
   19cc4:	ldr	ip, [r3, #12]
   19cc8:	str	r0, [r1]
   19ccc:	str	r9, [r1, #4]
   19cd0:	str	lr, [r1, #8]
   19cd4:	str	ip, [r1, #12]
   19cd8:	ldr	r0, [r3, #16]
   19cdc:	str	r0, [r1, #16]
   19ce0:	ldrh	r0, [r3, #20]
   19ce4:	strh	r0, [r1, #20]
   19ce8:	mov	r1, r3
   19cec:	bne	19cb0 <ftello64@plt+0x5f5c>
   19cf0:	mov	r4, r2
   19cf4:	cmp	r5, r4
   19cf8:	str	r2, [r6, #72]	; 0x48
   19cfc:	mov	sl, #1
   19d00:	blt	19c6c <ftello64@plt+0x5f18>
   19d04:	cmp	r7, r4
   19d08:	add	r8, r8, #22
   19d0c:	blt	19c48 <ftello64@plt+0x5ef4>
   19d10:	cmp	sl, #0
   19d14:	ldr	r9, [sp, #52]	; 0x34
   19d18:	bne	1a784 <ftello64@plt+0x6a30>
   19d1c:	ldr	r3, [sp, #40]	; 0x28
   19d20:	cmp	r3, #0
   19d24:	beq	19e24 <ftello64@plt+0x60d0>
   19d28:	ldr	r3, [r3, #4]
   19d2c:	ldr	r4, [r3, #4]
   19d30:	ldr	r0, [r4, #52]	; 0x34
   19d34:	bl	19228 <ftello64@plt+0x54d4>
   19d38:	mov	r2, #0
   19d3c:	mov	r1, #9
   19d40:	mov	fp, r0
   19d44:	ldr	r0, [r4, #52]	; 0x34
   19d48:	bl	347a8 <ftello64@plt+0x20a54>
   19d4c:	cmp	r0, #0
   19d50:	beq	19d74 <ftello64@plt+0x6020>
   19d54:	ldr	r3, [r0]
   19d58:	rev	r3, r3
   19d5c:	cmp	r3, #0
   19d60:	ldrne	r2, [sp, #32]
   19d64:	addne	r3, r2, r3
   19d68:	strne	r3, [sp, #24]
   19d6c:	movne	r3, #1
   19d70:	strne	r3, [sp, #36]	; 0x24
   19d74:	ldrb	r3, [r6, #60]	; 0x3c
   19d78:	orr	r3, r3, #128	; 0x80
   19d7c:	strb	r3, [r6, #60]	; 0x3c
   19d80:	ldr	r3, [sp, #28]
   19d84:	cmp	r3, #0
   19d88:	bne	19e4c <ftello64@plt+0x60f8>
   19d8c:	ldr	r3, [r6, #68]	; 0x44
   19d90:	cmp	r3, #0
   19d94:	movne	r4, r9
   19d98:	bne	19dac <ftello64@plt+0x6058>
   19d9c:	b	19e4c <ftello64@plt+0x60f8>
   19da0:	ldr	r4, [r4]
   19da4:	cmp	r4, #0
   19da8:	beq	19e4c <ftello64@plt+0x60f8>
   19dac:	ldr	r2, [r4, #4]
   19db0:	ldr	r3, [r2]
   19db4:	cmp	r3, #13
   19db8:	beq	19e4c <ftello64@plt+0x60f8>
   19dbc:	cmp	r3, #2
   19dc0:	bne	19da0 <ftello64@plt+0x604c>
   19dc4:	ldr	r5, [r2, #4]
   19dc8:	ldrb	r3, [r5, #21]
   19dcc:	cmp	r3, #32
   19dd0:	bne	19da0 <ftello64@plt+0x604c>
   19dd4:	ldr	r2, [r5, #4]
   19dd8:	ldr	r3, [sp, #68]	; 0x44
   19ddc:	cmp	r2, r3
   19de0:	bne	19df4 <ftello64@plt+0x60a0>
   19de4:	ldr	r2, [r5, #8]
   19de8:	ldr	r3, [sp, #72]	; 0x48
   19dec:	cmp	r2, r3
   19df0:	beq	19da0 <ftello64@plt+0x604c>
   19df4:	mov	r2, r5
   19df8:	mov	r1, r6
   19dfc:	ldr	r0, [sp, #20]
   19e00:	bl	3c0d4 <ftello64@plt+0x28380>
   19e04:	cmp	r0, #0
   19e08:	beq	19e2c <ftello64@plt+0x60d8>
   19e0c:	uxth	r0, r0
   19e10:	cmp	r0, #9
   19e14:	ldrbeq	r3, [r6, #60]	; 0x3c
   19e18:	orreq	r3, r3, #64	; 0x40
   19e1c:	strbeq	r3, [r6, #60]	; 0x3c
   19e20:	b	19da0 <ftello64@plt+0x604c>
   19e24:	ldr	fp, [sp, #40]	; 0x28
   19e28:	b	19d80 <ftello64@plt+0x602c>
   19e2c:	ldr	r1, [r5, #12]
   19e30:	ldrb	r0, [r5, #22]
   19e34:	ldrd	r2, [r5, #4]
   19e38:	str	r1, [sp, #76]	; 0x4c
   19e3c:	mov	r1, #2
   19e40:	strb	r0, [sp, #88]	; 0x58
   19e44:	str	r1, [sp, #28]
   19e48:	strd	r2, [sp, #80]	; 0x50
   19e4c:	mov	r5, #0
   19e50:	mov	r8, r5
   19e54:	mov	r7, r5
   19e58:	mov	r4, r9
   19e5c:	b	19e90 <ftello64@plt+0x613c>
   19e60:	cmp	r7, #0
   19e64:	cmpne	r8, #0
   19e68:	bne	19f50 <ftello64@plt+0x61fc>
   19e6c:	cmp	r3, #13
   19e70:	mov	r5, #0
   19e74:	moveq	r8, r5
   19e78:	moveq	r7, r4
   19e7c:	movne	r7, r5
   19e80:	movne	r8, r5
   19e84:	ldr	r4, [r4]
   19e88:	cmp	r4, #0
   19e8c:	beq	19f78 <ftello64@plt+0x6224>
   19e90:	ldr	r2, [r4, #4]
   19e94:	ldr	r3, [r2]
   19e98:	cmp	r3, #14
   19e9c:	beq	19f78 <ftello64@plt+0x6224>
   19ea0:	sub	r1, r3, #13
   19ea4:	bics	r1, r1, #4
   19ea8:	beq	19e60 <ftello64@plt+0x610c>
   19eac:	cmp	r3, #2
   19eb0:	bne	19e84 <ftello64@plt+0x6130>
   19eb4:	cmp	r7, #0
   19eb8:	beq	19e84 <ftello64@plt+0x6130>
   19ebc:	ldr	sl, [r2, #4]
   19ec0:	ldr	r3, [sp, #68]	; 0x44
   19ec4:	ldr	r2, [sl, #4]
   19ec8:	cmp	r2, r3
   19ecc:	bne	19e84 <ftello64@plt+0x6130>
   19ed0:	ldr	r2, [sl, #8]
   19ed4:	ldr	r3, [sp, #72]	; 0x48
   19ed8:	cmp	r2, r3
   19edc:	bne	19e84 <ftello64@plt+0x6130>
   19ee0:	mov	r3, #0
   19ee4:	mov	r2, r4
   19ee8:	mov	r1, r9
   19eec:	ldr	r0, [sp, #20]
   19ef0:	bl	3cdec <ftello64@plt+0x29098>
   19ef4:	cmp	r0, #0
   19ef8:	bne	19e84 <ftello64@plt+0x6130>
   19efc:	ldrb	r3, [sl, #21]
   19f00:	bic	r2, r3, #3
   19f04:	cmp	r3, #48	; 0x30
   19f08:	cmpne	r2, #16
   19f0c:	bne	19e84 <ftello64@plt+0x6130>
   19f10:	ldr	r3, [sl, #12]
   19f14:	cmp	r3, r5
   19f18:	bcc	19e84 <ftello64@plt+0x6130>
   19f1c:	ldr	r2, [r4, #4]
   19f20:	mov	r5, r3
   19f24:	mov	r8, r4
   19f28:	ldr	r2, [r2, #4]
   19f2c:	ldrb	r3, [r2]
   19f30:	bic	r3, r3, #4
   19f34:	strb	r3, [r2]
   19f38:	ldrb	r3, [sl, #20]
   19f3c:	ldr	r2, [sp, #44]	; 0x2c
   19f40:	cmp	r3, r2
   19f44:	movcc	r3, r2
   19f48:	str	r3, [sp, #44]	; 0x2c
   19f4c:	b	19e84 <ftello64@plt+0x6130>
   19f50:	ldr	r2, [sp, #32]
   19f54:	ldr	r1, [r8, #4]
   19f58:	ldr	r0, [r7, #4]
   19f5c:	bl	192d8 <ftello64@plt+0x5584>
   19f60:	ldrb	r2, [r6, #60]	; 0x3c
   19f64:	ldr	r3, [r4, #4]
   19f68:	orr	r2, r2, #128	; 0x80
   19f6c:	ldr	r3, [r3]
   19f70:	strb	r2, [r6, #60]	; 0x3c
   19f74:	b	19e6c <ftello64@plt+0x6118>
   19f78:	cmp	r7, #0
   19f7c:	cmpne	r8, #0
   19f80:	bne	1a730 <ftello64@plt+0x69dc>
   19f84:	ldrsb	r3, [r6, #60]	; 0x3c
   19f88:	cmp	r3, #0
   19f8c:	blt	1a0ac <ftello64@plt+0x6358>
   19f90:	ldr	r3, [pc, #2716]	; 1aa34 <ftello64@plt+0x6ce0>
   19f94:	ldr	r2, [r3, #444]	; 0x1bc
   19f98:	cmp	r2, #0
   19f9c:	beq	19fc0 <ftello64@plt+0x626c>
   19fa0:	ldr	r3, [r3]
   19fa4:	cmp	r3, #0
   19fa8:	bne	1a7a0 <ftello64@plt+0x6a4c>
   19fac:	ldrb	r3, [r6, #60]	; 0x3c
   19fb0:	orr	r3, r3, #128	; 0x80
   19fb4:	tst	r3, #128	; 0x80
   19fb8:	strb	r3, [r6, #60]	; 0x3c
   19fbc:	bne	1a0ac <ftello64@plt+0x6358>
   19fc0:	mov	r4, r9
   19fc4:	mov	r5, #0
   19fc8:	b	19fe0 <ftello64@plt+0x628c>
   19fcc:	cmp	r3, #2
   19fd0:	beq	1a000 <ftello64@plt+0x62ac>
   19fd4:	ldr	r4, [r4]
   19fd8:	cmp	r4, #0
   19fdc:	beq	1a0ac <ftello64@plt+0x6358>
   19fe0:	ldr	r2, [r4, #4]
   19fe4:	ldr	r3, [r2]
   19fe8:	cmp	r3, #14
   19fec:	beq	1a0ac <ftello64@plt+0x6358>
   19ff0:	cmp	r3, #13
   19ff4:	bne	19fcc <ftello64@plt+0x6278>
   19ff8:	mov	r5, r4
   19ffc:	b	19fd4 <ftello64@plt+0x6280>
   1a000:	cmp	r5, #0
   1a004:	beq	19fd4 <ftello64@plt+0x6280>
   1a008:	ldr	r8, [r2, #4]
   1a00c:	ldr	r3, [sp, #68]	; 0x44
   1a010:	ldr	r2, [r8, #4]
   1a014:	cmp	r2, r3
   1a018:	bne	1a02c <ftello64@plt+0x62d8>
   1a01c:	ldr	r2, [r8, #8]
   1a020:	ldr	r3, [sp, #72]	; 0x48
   1a024:	cmp	r2, r3
   1a028:	beq	19fd4 <ftello64@plt+0x6280>
   1a02c:	mov	r1, #132	; 0x84
   1a030:	mov	r0, #1
   1a034:	bl	13c10 <gcry_xcalloc@plt>
   1a038:	add	r1, r8, #4
   1a03c:	mov	r7, r0
   1a040:	bl	1985c <ftello64@plt+0x5b08>
   1a044:	cmp	r0, #0
   1a048:	bne	1a078 <ftello64@plt+0x6324>
   1a04c:	str	r0, [sp, #12]
   1a050:	str	r0, [sp, #8]
   1a054:	str	r0, [sp, #4]
   1a058:	str	r0, [sp]
   1a05c:	mov	r3, r7
   1a060:	mov	r2, r4
   1a064:	mov	r1, r9
   1a068:	ldr	r0, [sp, #20]
   1a06c:	bl	3c93c <ftello64@plt+0x28be8>
   1a070:	cmp	r0, #0
   1a074:	beq	1a084 <ftello64@plt+0x6330>
   1a078:	mov	r0, r7
   1a07c:	bl	18118 <ftello64@plt+0x43c4>
   1a080:	b	19fd4 <ftello64@plt+0x6280>
   1a084:	mov	r1, r7
   1a088:	ldr	r0, [sp, #20]
   1a08c:	bl	143fc <ftello64@plt+0x6a8>
   1a090:	cmp	r0, #6
   1a094:	bne	1a078 <ftello64@plt+0x6324>
   1a098:	mov	r0, r7
   1a09c:	bl	18118 <ftello64@plt+0x43c4>
   1a0a0:	ldrb	r3, [r6, #60]	; 0x3c
   1a0a4:	orr	r3, r3, #128	; 0x80
   1a0a8:	strb	r3, [r6, #60]	; 0x3c
   1a0ac:	ldr	r3, [sp, #44]	; 0x2c
   1a0b0:	cmp	fp, #0
   1a0b4:	strb	r3, [r6, #30]
   1a0b8:	beq	1a690 <ftello64@plt+0x693c>
   1a0bc:	ldrb	r0, [r6, #31]
   1a0c0:	bl	2cba8 <ftello64@plt+0x18e54>
   1a0c4:	cmp	r0, #0
   1a0c8:	andne	fp, fp, r0
   1a0cc:	ldr	r2, [sp, #36]	; 0x24
   1a0d0:	orr	r3, fp, #4
   1a0d4:	cmp	r2, #0
   1a0d8:	strb	r3, [r6, #32]
   1a0dc:	bne	1a13c <ftello64@plt+0x63e8>
   1a0e0:	ldr	r0, [sp, #36]	; 0x24
   1a0e4:	mov	r3, r9
   1a0e8:	ldr	ip, [sp, #24]
   1a0ec:	b	1a0fc <ftello64@plt+0x63a8>
   1a0f0:	ldr	r3, [r3]
   1a0f4:	cmp	r3, #0
   1a0f8:	beq	1a138 <ftello64@plt+0x63e4>
   1a0fc:	ldr	r1, [r3, #4]
   1a100:	ldr	r2, [r1]
   1a104:	cmp	r2, #14
   1a108:	beq	1a138 <ftello64@plt+0x63e4>
   1a10c:	cmp	r2, #13
   1a110:	bne	1a0f0 <ftello64@plt+0x639c>
   1a114:	ldr	r1, [r1, #4]
   1a118:	ldr	r2, [r1, #32]
   1a11c:	cmp	r2, #0
   1a120:	beq	1a0f0 <ftello64@plt+0x639c>
   1a124:	ldr	r1, [r1, #52]	; 0x34
   1a128:	cmp	r1, r0
   1a12c:	movhi	ip, r2
   1a130:	movhi	r0, r1
   1a134:	b	1a0f0 <ftello64@plt+0x639c>
   1a138:	str	ip, [sp, #24]
   1a13c:	ldr	r3, [sp, #24]
   1a140:	cmp	r3, #0
   1a144:	ldr	r3, [r6, #8]
   1a148:	beq	1a15c <ftello64@plt+0x6408>
   1a14c:	ldr	r2, [sp, #24]
   1a150:	cmp	r3, #0
   1a154:	cmpne	r2, r3
   1a158:	movls	r3, r2
   1a15c:	str	r3, [sp, #24]
   1a160:	ldr	r2, [sp, #24]
   1a164:	ldr	r1, [sp, #48]	; 0x30
   1a168:	mov	r5, #0
   1a16c:	cmp	r1, r2
   1a170:	mov	r3, r2
   1a174:	movls	r3, #0
   1a178:	str	r3, [r6, #36]	; 0x24
   1a17c:	str	r2, [r6, #4]
   1a180:	mov	r8, r5
   1a184:	mov	r6, r5
   1a188:	mov	r7, r5
   1a18c:	mov	r4, r9
   1a190:	b	1a1a0 <ftello64@plt+0x644c>
   1a194:	ldr	r4, [r4]
   1a198:	cmp	r4, #0
   1a19c:	beq	1a20c <ftello64@plt+0x64b8>
   1a1a0:	ldr	r2, [r4, #4]
   1a1a4:	ldr	r3, [r2]
   1a1a8:	cmp	r3, #14
   1a1ac:	beq	1a20c <ftello64@plt+0x64b8>
   1a1b0:	cmp	r3, #13
   1a1b4:	bne	1a194 <ftello64@plt+0x6440>
   1a1b8:	ldr	r0, [r2, #4]
   1a1bc:	ldr	r3, [r0, #16]
   1a1c0:	cmp	r3, #0
   1a1c4:	bne	1a194 <ftello64@plt+0x6440>
   1a1c8:	ldrb	r2, [r0, #68]	; 0x44
   1a1cc:	ldr	r3, [r0, #52]	; 0x34
   1a1d0:	tst	r2, #24
   1a1d4:	beq	1a6fc <ftello64@plt+0x69a8>
   1a1d8:	cmp	r3, r7
   1a1dc:	movhi	r7, r3
   1a1e0:	movhi	r6, r4
   1a1e4:	bhi	1a194 <ftello64@plt+0x6440>
   1a1e8:	bne	1a194 <ftello64@plt+0x6440>
   1a1ec:	cmp	r6, #0
   1a1f0:	beq	1a194 <ftello64@plt+0x6440>
   1a1f4:	ldr	r3, [r6, #4]
   1a1f8:	ldr	r1, [r3, #4]
   1a1fc:	bl	1864c <ftello64@plt+0x48f8>
   1a200:	cmp	r0, #0
   1a204:	movgt	r6, r4
   1a208:	b	1a194 <ftello64@plt+0x6440>
   1a20c:	cmp	r6, #0
   1a210:	movne	r3, r9
   1a214:	beq	1a750 <ftello64@plt+0x69fc>
   1a218:	ldr	r1, [r3, #4]
   1a21c:	ldr	r2, [r1]
   1a220:	cmp	r2, #14
   1a224:	beq	1a264 <ftello64@plt+0x6510>
   1a228:	cmp	r2, #13
   1a22c:	bne	1a258 <ftello64@plt+0x6504>
   1a230:	ldr	r1, [r1, #4]
   1a234:	subs	r2, r6, r3
   1a238:	movne	r2, #1
   1a23c:	ldr	r0, [r1, #16]
   1a240:	cmp	r0, #0
   1a244:	movne	r2, #0
   1a248:	cmp	r2, #0
   1a24c:	ldrbne	r2, [r1, #68]	; 0x44
   1a250:	bicne	r2, r2, #24
   1a254:	strbne	r2, [r1, #68]	; 0x44
   1a258:	ldr	r3, [r3]
   1a25c:	cmp	r3, #0
   1a260:	bne	1a218 <ftello64@plt+0x64c4>
   1a264:	mov	sl, r9
   1a268:	mov	fp, #0
   1a26c:	b	1a27c <ftello64@plt+0x6528>
   1a270:	ldr	sl, [sl]
   1a274:	cmp	sl, #0
   1a278:	beq	1a3cc <ftello64@plt+0x6678>
   1a27c:	ldr	r3, [sl, #4]
   1a280:	ldr	r3, [r3]
   1a284:	cmp	r3, #14
   1a288:	bne	1a270 <ftello64@plt+0x651c>
   1a28c:	bl	512dc <ftello64@plt+0x3d588>
   1a290:	ldr	r3, [sl, #4]
   1a294:	ldr	r3, [r3]
   1a298:	cmp	r3, #14
   1a29c:	str	r0, [sp, #16]
   1a2a0:	bne	1aabc <ftello64@plt+0x6d68>
   1a2a4:	ldr	r3, [r9, #4]
   1a2a8:	ldr	r6, [r3, #4]
   1a2ac:	ldrb	r3, [r6, #29]
   1a2b0:	cmp	r3, #3
   1a2b4:	bls	1a270 <ftello64@plt+0x651c>
   1a2b8:	add	r1, sp, #68	; 0x44
   1a2bc:	mov	r0, r6
   1a2c0:	bl	31330 <ftello64@plt+0x1d5dc>
   1a2c4:	ldr	r3, [sl, #4]
   1a2c8:	ldr	r2, [r6, #40]	; 0x28
   1a2cc:	ldr	r4, [sl]
   1a2d0:	ldr	r5, [r3, #4]
   1a2d4:	cmp	r4, #0
   1a2d8:	ldrh	r3, [r5, #60]	; 0x3c
   1a2dc:	str	r2, [r5, #40]	; 0x28
   1a2e0:	ldr	r2, [r6, #44]	; 0x2c
   1a2e4:	bic	r3, r3, #4224	; 0x1080
   1a2e8:	strh	r3, [r5, #60]	; 0x3c
   1a2ec:	ldr	r3, [r5]
   1a2f0:	str	r2, [r5, #44]	; 0x2c
   1a2f4:	str	r3, [sp, #24]
   1a2f8:	beq	1a3cc <ftello64@plt+0x6678>
   1a2fc:	ldr	r2, [r4, #4]
   1a300:	ldr	r3, [r2]
   1a304:	cmp	r3, #14
   1a308:	beq	1a950 <ftello64@plt+0x6bfc>
   1a30c:	mov	r8, #0
   1a310:	str	r8, [sp, #32]
   1a314:	b	1a334 <ftello64@plt+0x65e0>
   1a318:	ldr	r4, [r4]
   1a31c:	cmp	r4, #0
   1a320:	beq	1a51c <ftello64@plt+0x67c8>
   1a324:	ldr	r2, [r4, #4]
   1a328:	ldr	r3, [r2]
   1a32c:	cmp	r3, #14
   1a330:	beq	1a51c <ftello64@plt+0x67c8>
   1a334:	cmp	r3, #2
   1a338:	bne	1a318 <ftello64@plt+0x65c4>
   1a33c:	ldr	r7, [r2, #4]
   1a340:	ldr	r3, [sp, #68]	; 0x44
   1a344:	ldr	r2, [r7, #4]
   1a348:	cmp	r2, r3
   1a34c:	bne	1a318 <ftello64@plt+0x65c4>
   1a350:	ldr	r2, [r7, #8]
   1a354:	ldr	r3, [sp, #72]	; 0x48
   1a358:	cmp	r2, r3
   1a35c:	bne	1a318 <ftello64@plt+0x65c4>
   1a360:	mov	r3, #0
   1a364:	mov	r2, r4
   1a368:	mov	r1, r9
   1a36c:	ldr	r0, [sp, #20]
   1a370:	bl	3cdec <ftello64@plt+0x29098>
   1a374:	cmp	r0, #0
   1a378:	bne	1a318 <ftello64@plt+0x65c4>
   1a37c:	ldrb	r3, [r7, #21]
   1a380:	cmp	r3, #40	; 0x28
   1a384:	beq	1a98c <ftello64@plt+0x6c38>
   1a388:	cmp	r3, #24
   1a38c:	bne	1a318 <ftello64@plt+0x65c4>
   1a390:	ldr	r3, [r7, #12]
   1a394:	ldr	r2, [sp, #32]
   1a398:	cmp	r3, r2
   1a39c:	bcc	1a318 <ftello64@plt+0x65c4>
   1a3a0:	ldrb	r2, [r7, #1]
   1a3a4:	tst	r2, #2
   1a3a8:	bne	1a318 <ftello64@plt+0x65c4>
   1a3ac:	ldr	r2, [r4, #4]
   1a3b0:	str	r3, [sp, #32]
   1a3b4:	mov	r8, r4
   1a3b8:	ldr	r2, [r2, #4]
   1a3bc:	ldrb	r3, [r2]
   1a3c0:	bic	r3, r3, #4
   1a3c4:	strb	r3, [r2]
   1a3c8:	b	1a318 <ftello64@plt+0x65c4>
   1a3cc:	ldr	r2, [r9, #4]
   1a3d0:	ldr	r4, [sp, #28]
   1a3d4:	cmp	r4, #0
   1a3d8:	ldr	lr, [r2, #4]
   1a3dc:	bne	1a65c <ftello64@plt+0x6908>
   1a3e0:	ldr	r5, [lr, #36]	; 0x24
   1a3e4:	cmp	r5, #0
   1a3e8:	bne	1a65c <ftello64@plt+0x6908>
   1a3ec:	ldrsb	r3, [lr, #60]	; 0x3c
   1a3f0:	cmp	r3, #0
   1a3f4:	movlt	r1, r2
   1a3f8:	movlt	r4, r9
   1a3fc:	blt	1a414 <ftello64@plt+0x66c0>
   1a400:	b	1a4c4 <ftello64@plt+0x6770>
   1a404:	ldr	r4, [r4]
   1a408:	cmp	r4, #0
   1a40c:	beq	1a44c <ftello64@plt+0x66f8>
   1a410:	ldr	r1, [r4, #4]
   1a414:	ldr	r3, [r1]
   1a418:	cmp	r3, #14
   1a41c:	beq	1a948 <ftello64@plt+0x6bf4>
   1a420:	cmp	r3, #13
   1a424:	bne	1a404 <ftello64@plt+0x66b0>
   1a428:	ldr	r3, [r1, #4]
   1a42c:	ldr	r1, [r3, #16]
   1a430:	cmp	r1, #0
   1a434:	bne	1a404 <ftello64@plt+0x66b0>
   1a438:	ldrb	r1, [r3, #68]	; 0x44
   1a43c:	tst	r1, #24
   1a440:	beq	1a404 <ftello64@plt+0x66b0>
   1a444:	ldr	r4, [r3, #48]	; 0x30
   1a448:	and	r5, r1, #1
   1a44c:	and	r5, r5, #1
   1a450:	b	1a458 <ftello64@plt+0x6704>
   1a454:	ldr	r2, [r9, #4]
   1a458:	ldr	r3, [r2]
   1a45c:	bic	r3, r3, #8
   1a460:	cmp	r3, #6
   1a464:	bne	1a498 <ftello64@plt+0x6744>
   1a468:	ldr	r6, [r2, #4]
   1a46c:	ldr	r0, [r6, #56]	; 0x38
   1a470:	cmp	r0, #0
   1a474:	beq	1a47c <ftello64@plt+0x6728>
   1a478:	bl	13448 <gcry_free@plt>
   1a47c:	mov	r0, r4
   1a480:	bl	17c68 <ftello64@plt+0x3f14>
   1a484:	ldrb	r3, [r6, #60]	; 0x3c
   1a488:	bic	r3, r3, #1
   1a48c:	orr	r3, r5, r3
   1a490:	strb	r3, [r6, #60]	; 0x3c
   1a494:	str	r0, [r6, #56]	; 0x38
   1a498:	ldr	r9, [r9]
   1a49c:	cmp	r9, #0
   1a4a0:	bne	1a454 <ftello64@plt+0x6700>
   1a4a4:	ldr	r3, [pc, #1400]	; 1aa24 <ftello64@plt+0x6cd0>
   1a4a8:	ldr	r2, [sp, #92]	; 0x5c
   1a4ac:	ldr	r3, [r3]
   1a4b0:	cmp	r2, r3
   1a4b4:	bne	1aae4 <ftello64@plt+0x6d90>
   1a4b8:	add	sp, sp, #100	; 0x64
   1a4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4c0:	ldr	r2, [r9, #4]
   1a4c4:	ldr	r3, [r2]
   1a4c8:	bic	r3, r3, #8
   1a4cc:	cmp	r3, #6
   1a4d0:	bne	1a50c <ftello64@plt+0x67b8>
   1a4d4:	ldrsb	r3, [lr, #60]	; 0x3c
   1a4d8:	ldr	ip, [r2, #4]
   1a4dc:	cmp	r3, #0
   1a4e0:	ldrbge	r3, [ip, #60]	; 0x3c
   1a4e4:	bicge	r3, r3, #128	; 0x80
   1a4e8:	strbge	r3, [ip, #60]	; 0x3c
   1a4ec:	cmp	r4, #0
   1a4f0:	beq	1a500 <ftello64@plt+0x67ac>
   1a4f4:	ldrb	r3, [ip, #60]	; 0x3c
   1a4f8:	tst	r3, #48	; 0x30
   1a4fc:	beq	1a664 <ftello64@plt+0x6910>
   1a500:	ldr	r3, [lr, #36]	; 0x24
   1a504:	cmp	r3, #0
   1a508:	strne	r3, [ip, #36]	; 0x24
   1a50c:	ldr	r9, [r9]
   1a510:	cmp	r9, #0
   1a514:	bne	1a4c0 <ftello64@plt+0x676c>
   1a518:	b	1a4a4 <ftello64@plt+0x6750>
   1a51c:	cmp	r8, #0
   1a520:	beq	1a270 <ftello64@plt+0x651c>
   1a524:	ldr	r3, [r8, #4]
   1a528:	ldr	r4, [r3, #4]
   1a52c:	ldrb	r3, [r4]
   1a530:	ldr	r0, [r4, #52]	; 0x34
   1a534:	orr	r3, r3, #4
   1a538:	strb	r3, [r4]
   1a53c:	bl	19228 <ftello64@plt+0x54d4>
   1a540:	subs	r7, r0, #0
   1a544:	ldrb	r0, [r5, #31]
   1a548:	bne	1a774 <ftello64@plt+0x6a20>
   1a54c:	bl	2cba8 <ftello64@plt+0x18e54>
   1a550:	mov	r7, r0
   1a554:	strb	r7, [r5, #32]
   1a558:	mov	r2, #0
   1a55c:	ldr	r0, [r4, #52]	; 0x34
   1a560:	mov	r1, #9
   1a564:	bl	347a8 <ftello64@plt+0x20a54>
   1a568:	cmp	r0, #0
   1a56c:	beq	1a584 <ftello64@plt+0x6830>
   1a570:	ldr	r0, [r0]
   1a574:	rev	r0, r0
   1a578:	cmp	r0, #0
   1a57c:	ldrne	r3, [sp, #24]
   1a580:	addne	r0, r0, r3
   1a584:	ldr	r3, [sp, #16]
   1a588:	str	r0, [r5, #4]
   1a58c:	cmp	r3, r0
   1a590:	movhi	r8, r0
   1a594:	movls	r8, #0
   1a598:	str	r8, [r5, #36]	; 0x24
   1a59c:	ldrb	r0, [r5, #31]
   1a5a0:	bl	2cba0 <ftello64@plt+0x18e4c>
   1a5a4:	cmp	r0, #0
   1a5a8:	bne	1a270 <ftello64@plt+0x651c>
   1a5ac:	ldrb	r2, [r5, #60]	; 0x3c
   1a5b0:	ldrb	r3, [r5, #61]	; 0x3d
   1a5b4:	orr	r2, r2, #128	; 0x80
   1a5b8:	ands	r3, r3, #6
   1a5bc:	strb	r2, [r5, #60]	; 0x3c
   1a5c0:	bne	1a270 <ftello64@plt+0x651c>
   1a5c4:	mov	r7, r3
   1a5c8:	mov	r8, r3
   1a5cc:	str	r3, [sp, #60]	; 0x3c
   1a5d0:	ldr	r0, [r4, #52]	; 0x34
   1a5d4:	add	r3, sp, #60	; 0x3c
   1a5d8:	str	fp, [sp]
   1a5dc:	add	r2, sp, #64	; 0x40
   1a5e0:	mov	r1, #32
   1a5e4:	bl	33a60 <ftello64@plt+0x1fd0c>
   1a5e8:	cmp	r0, #0
   1a5ec:	beq	1a868 <ftello64@plt+0x6b14>
   1a5f0:	ldr	r1, [sp, #64]	; 0x40
   1a5f4:	cmp	r1, #3
   1a5f8:	bls	1a5d0 <ftello64@plt+0x687c>
   1a5fc:	ldrb	r3, [r0]
   1a600:	cmp	r3, #3
   1a604:	beq	1a858 <ftello64@plt+0x6b04>
   1a608:	cmp	r3, #4
   1a60c:	bne	1a5d0 <ftello64@plt+0x687c>
   1a610:	ldrb	r3, [r0, #1]
   1a614:	cmp	r3, #25
   1a618:	bne	1a5d0 <ftello64@plt+0x687c>
   1a61c:	bl	186d0 <ftello64@plt+0x497c>
   1a620:	subs	r3, r0, #0
   1a624:	beq	1a5d0 <ftello64@plt+0x687c>
   1a628:	ldr	r2, [r3, #12]
   1a62c:	cmp	r2, r8
   1a630:	bls	1a960 <ftello64@plt+0x6c0c>
   1a634:	cmp	r7, #0
   1a638:	moveq	r8, r2
   1a63c:	beq	1a654 <ftello64@plt+0x6900>
   1a640:	mov	r0, r7
   1a644:	str	r3, [sp, #16]
   1a648:	bl	17bd0 <ftello64@plt+0x3e7c>
   1a64c:	ldr	r3, [sp, #16]
   1a650:	ldr	r8, [r3, #12]
   1a654:	mov	r7, r3
   1a658:	b	1a5d0 <ftello64@plt+0x687c>
   1a65c:	ldr	r4, [sp, #28]
   1a660:	b	1a4c4 <ftello64@plt+0x6770>
   1a664:	add	r6, sp, #76	; 0x4c
   1a668:	bic	r5, r3, #48	; 0x30
   1a66c:	ldm	r6!, {r0, r1, r2, r3}
   1a670:	orr	r5, r5, r4, lsl #4
   1a674:	strb	r5, [ip, #60]	; 0x3c
   1a678:	add	r5, ip, #12
   1a67c:	str	r0, [ip, #12]
   1a680:	str	r1, [r5, #4]
   1a684:	str	r2, [r5, #8]
   1a688:	str	r3, [r5, #12]
   1a68c:	b	1a500 <ftello64@plt+0x67ac>
   1a690:	mov	ip, fp
   1a694:	mov	r3, r9
   1a698:	b	1a6a8 <ftello64@plt+0x6954>
   1a69c:	ldr	r3, [r3]
   1a6a0:	cmp	r3, #0
   1a6a4:	beq	1a6e4 <ftello64@plt+0x6990>
   1a6a8:	ldr	r1, [r3, #4]
   1a6ac:	ldr	r2, [r1]
   1a6b0:	cmp	r2, #14
   1a6b4:	beq	1a6e4 <ftello64@plt+0x6990>
   1a6b8:	cmp	r2, #13
   1a6bc:	bne	1a69c <ftello64@plt+0x6948>
   1a6c0:	ldr	r1, [r1, #4]
   1a6c4:	ldr	r2, [r1, #28]
   1a6c8:	cmp	r2, #0
   1a6cc:	beq	1a69c <ftello64@plt+0x6948>
   1a6d0:	ldr	r1, [r1, #52]	; 0x34
   1a6d4:	cmp	r1, fp
   1a6d8:	movhi	ip, r2
   1a6dc:	movhi	fp, r1
   1a6e0:	b	1a69c <ftello64@plt+0x6948>
   1a6e4:	cmp	ip, #0
   1a6e8:	ldrb	r0, [r6, #31]
   1a6ec:	bne	1aacc <ftello64@plt+0x6d78>
   1a6f0:	bl	2cba8 <ftello64@plt+0x18e54>
   1a6f4:	mov	fp, r0
   1a6f8:	b	1a0cc <ftello64@plt+0x6378>
   1a6fc:	cmp	r3, r8
   1a700:	movhi	r8, r3
   1a704:	movhi	r5, r4
   1a708:	bhi	1a194 <ftello64@plt+0x6440>
   1a70c:	bne	1a194 <ftello64@plt+0x6440>
   1a710:	cmp	r5, #0
   1a714:	beq	1a194 <ftello64@plt+0x6440>
   1a718:	ldr	r3, [r5, #4]
   1a71c:	ldr	r1, [r3, #4]
   1a720:	bl	1864c <ftello64@plt+0x48f8>
   1a724:	cmp	r0, #0
   1a728:	movgt	r5, r4
   1a72c:	b	1a194 <ftello64@plt+0x6440>
   1a730:	ldr	r2, [sp, #32]
   1a734:	ldr	r1, [r8, #4]
   1a738:	ldr	r0, [r7, #4]
   1a73c:	bl	192d8 <ftello64@plt+0x5584>
   1a740:	ldrb	r3, [r6, #60]	; 0x3c
   1a744:	orr	r3, r3, #128	; 0x80
   1a748:	strb	r3, [r6, #60]	; 0x3c
   1a74c:	b	19f84 <ftello64@plt+0x6230>
   1a750:	cmp	r5, #0
   1a754:	beq	1a7cc <ftello64@plt+0x6a78>
   1a758:	ldr	r3, [r5, #4]
   1a75c:	ldr	r2, [r3, #4]
   1a760:	ldrb	r3, [r2, #68]	; 0x44
   1a764:	bic	r3, r3, #16
   1a768:	orr	r3, r3, #8
   1a76c:	strb	r3, [r2, #68]	; 0x44
   1a770:	b	1a264 <ftello64@plt+0x6510>
   1a774:	bl	2cba8 <ftello64@plt+0x18e54>
   1a778:	cmp	r0, #0
   1a77c:	andne	r7, r7, r0
   1a780:	b	1a554 <ftello64@plt+0x6800>
   1a784:	add	r1, r4, r4, lsl #2
   1a788:	ldr	r0, [sp, #16]
   1a78c:	add	r1, r4, r1, lsl #1
   1a790:	lsl	r1, r1, #1
   1a794:	bl	136ac <gcry_xrealloc@plt>
   1a798:	str	r0, [r6, #68]	; 0x44
   1a79c:	b	19d1c <ftello64@plt+0x5fc8>
   1a7a0:	mov	r2, #5
   1a7a4:	ldr	r1, [pc, #652]	; 1aa38 <ftello64@plt+0x6ce4>
   1a7a8:	mov	r0, #0
   1a7ac:	bl	13484 <dcgettext@plt>
   1a7b0:	mov	r4, r0
   1a7b4:	mov	r0, r6
   1a7b8:	bl	31418 <ftello64@plt+0x1d6c4>
   1a7bc:	mov	r1, r0
   1a7c0:	mov	r0, r4
   1a7c4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1a7c8:	b	19fac <ftello64@plt+0x6258>
   1a7cc:	mov	r4, r9
   1a7d0:	b	1a7e0 <ftello64@plt+0x6a8c>
   1a7d4:	ldr	r4, [r4]
   1a7d8:	cmp	r4, #0
   1a7dc:	beq	1a264 <ftello64@plt+0x6510>
   1a7e0:	ldr	r2, [r4, #4]
   1a7e4:	ldr	r3, [r2]
   1a7e8:	cmp	r3, #14
   1a7ec:	beq	1a264 <ftello64@plt+0x6510>
   1a7f0:	cmp	r3, #13
   1a7f4:	bne	1a7d4 <ftello64@plt+0x6a80>
   1a7f8:	ldr	r0, [r2, #4]
   1a7fc:	ldr	r3, [r0, #16]
   1a800:	cmp	r3, #0
   1a804:	bne	1a7d4 <ftello64@plt+0x6a80>
   1a808:	cmp	r5, #0
   1a80c:	beq	1a9b8 <ftello64@plt+0x6c64>
   1a810:	ldr	r3, [r5, #4]
   1a814:	ldr	r1, [r3, #4]
   1a818:	bl	1864c <ftello64@plt+0x48f8>
   1a81c:	cmp	r0, #0
   1a820:	ble	1a9d0 <ftello64@plt+0x6c7c>
   1a824:	ldr	r2, [r5, #4]
   1a828:	ldr	r3, [r4, #4]
   1a82c:	mov	r5, r4
   1a830:	ldr	r1, [r2, #4]
   1a834:	ldr	r2, [r3, #4]
   1a838:	ldrb	r3, [r1, #68]	; 0x44
   1a83c:	bic	r3, r3, #24
   1a840:	strb	r3, [r1, #68]	; 0x44
   1a844:	ldrb	r3, [r2, #68]	; 0x44
   1a848:	bic	r3, r3, #16
   1a84c:	orr	r3, r3, #8
   1a850:	strb	r3, [r2, #68]	; 0x44
   1a854:	b	1a7d4 <ftello64@plt+0x6a80>
   1a858:	ldrb	r3, [r0, #2]
   1a85c:	cmp	r3, #25
   1a860:	bne	1a5d0 <ftello64@plt+0x687c>
   1a864:	b	1a61c <ftello64@plt+0x68c8>
   1a868:	str	r0, [sp, #60]	; 0x3c
   1a86c:	ldr	r0, [r4, #56]	; 0x38
   1a870:	add	r3, sp, #60	; 0x3c
   1a874:	str	fp, [sp]
   1a878:	add	r2, sp, #64	; 0x40
   1a87c:	mov	r1, #32
   1a880:	bl	33a60 <ftello64@plt+0x1fd0c>
   1a884:	cmp	r0, #0
   1a888:	beq	1a908 <ftello64@plt+0x6bb4>
   1a88c:	ldr	r1, [sp, #64]	; 0x40
   1a890:	cmp	r1, #3
   1a894:	bls	1a86c <ftello64@plt+0x6b18>
   1a898:	ldrb	r3, [r0]
   1a89c:	cmp	r3, #3
   1a8a0:	beq	1a8f8 <ftello64@plt+0x6ba4>
   1a8a4:	cmp	r3, #4
   1a8a8:	bne	1a86c <ftello64@plt+0x6b18>
   1a8ac:	ldrb	r3, [r0, #1]
   1a8b0:	cmp	r3, #25
   1a8b4:	bne	1a86c <ftello64@plt+0x6b18>
   1a8b8:	bl	186d0 <ftello64@plt+0x497c>
   1a8bc:	subs	r3, r0, #0
   1a8c0:	beq	1a86c <ftello64@plt+0x6b18>
   1a8c4:	ldr	r2, [r3, #12]
   1a8c8:	cmp	r2, r8
   1a8cc:	bls	1a958 <ftello64@plt+0x6c04>
   1a8d0:	cmp	r7, #0
   1a8d4:	moveq	r8, r2
   1a8d8:	beq	1a8f0 <ftello64@plt+0x6b9c>
   1a8dc:	mov	r0, r7
   1a8e0:	str	r3, [sp, #16]
   1a8e4:	bl	17bd0 <ftello64@plt+0x3e7c>
   1a8e8:	ldr	r3, [sp, #16]
   1a8ec:	ldr	r8, [r3, #12]
   1a8f0:	mov	r7, r3
   1a8f4:	b	1a86c <ftello64@plt+0x6b18>
   1a8f8:	ldrb	r3, [r0, #2]
   1a8fc:	cmp	r3, #25
   1a900:	bne	1a86c <ftello64@plt+0x6b18>
   1a904:	b	1a8b8 <ftello64@plt+0x6b64>
   1a908:	cmp	r7, #0
   1a90c:	beq	1a270 <ftello64@plt+0x651c>
   1a910:	mov	r2, r7
   1a914:	mov	r0, r6
   1a918:	mov	r1, r5
   1a91c:	bl	3c2dc <ftello64@plt+0x28588>
   1a920:	ldrb	r3, [r5, #61]	; 0x3d
   1a924:	bic	r2, r3, #6
   1a928:	cmp	r0, #0
   1a92c:	movne	r3, #2
   1a930:	moveq	r3, #4
   1a934:	orr	r3, r3, r2
   1a938:	mov	r0, r7
   1a93c:	strb	r3, [r5, #61]	; 0x3d
   1a940:	bl	17bd0 <ftello64@plt+0x3e7c>
   1a944:	b	1a270 <ftello64@plt+0x651c>
   1a948:	mov	r4, #0
   1a94c:	b	1a44c <ftello64@plt+0x66f8>
   1a950:	mov	sl, r4
   1a954:	b	1a274 <ftello64@plt+0x6520>
   1a958:	bl	17bd0 <ftello64@plt+0x3e7c>
   1a95c:	b	1a86c <ftello64@plt+0x6b18>
   1a960:	bl	17bd0 <ftello64@plt+0x3e7c>
   1a964:	b	1a5d0 <ftello64@plt+0x687c>
   1a968:	ldrd	r2, [r5, #4]
   1a96c:	ldrb	r0, [r5, #22]
   1a970:	ldr	r1, [r5, #12]
   1a974:	strd	r2, [sp, #80]	; 0x50
   1a978:	mov	r3, #1
   1a97c:	strb	r0, [sp, #88]	; 0x58
   1a980:	str	r1, [sp, #76]	; 0x4c
   1a984:	str	r3, [sp, #28]
   1a988:	b	19b54 <ftello64@plt+0x5e00>
   1a98c:	ldrb	r3, [r5, #60]	; 0x3c
   1a990:	ldr	r2, [r7, #12]
   1a994:	bic	r3, r3, #32
   1a998:	orr	r3, r3, #16
   1a99c:	str	r2, [r5, #12]
   1a9a0:	strb	r3, [r5, #60]	; 0x3c
   1a9a4:	ldrb	r3, [r7, #22]
   1a9a8:	strb	r3, [r5, #24]
   1a9ac:	ldrd	r2, [r7, #4]
   1a9b0:	strd	r2, [r5, #16]
   1a9b4:	b	1a318 <ftello64@plt+0x65c4>
   1a9b8:	ldrb	r3, [r0, #68]	; 0x44
   1a9bc:	mov	r5, r4
   1a9c0:	bic	r3, r3, #16
   1a9c4:	orr	r3, r3, #8
   1a9c8:	strb	r3, [r0, #68]	; 0x44
   1a9cc:	b	1a7d4 <ftello64@plt+0x6a80>
   1a9d0:	ldr	r3, [r4, #4]
   1a9d4:	ldr	r2, [r3, #4]
   1a9d8:	ldrb	r3, [r2, #68]	; 0x44
   1a9dc:	bic	r3, r3, #24
   1a9e0:	strb	r3, [r2, #68]	; 0x44
   1a9e4:	b	1a7d4 <ftello64@plt+0x6a80>
   1a9e8:	ldr	r2, [r5, #36]	; 0x24
   1a9ec:	ldr	r3, [r6, #72]	; 0x48
   1a9f0:	ldr	r0, [r6, #68]	; 0x44
   1a9f4:	add	r3, r3, r2
   1a9f8:	add	r2, r3, r3, lsl #2
   1a9fc:	add	r3, r3, r2, lsl #1
   1aa00:	lsl	r1, r3, #1
   1aa04:	bl	136ac <gcry_xrealloc@plt>
   1aa08:	ldr	r3, [r5, #36]	; 0x24
   1aa0c:	cmp	r3, #0
   1aa10:	str	r0, [r6, #68]	; 0x44
   1aa14:	ble	19be0 <ftello64@plt+0x5e8c>
   1aa18:	mov	lr, r7
   1aa1c:	str	r4, [sp, #16]
   1aa20:	b	1aa50 <ftello64@plt+0x6cfc>
   1aa24:	andeq	r6, r7, r8, ror #19
   1aa28:	andeq	ip, r5, r4, ror #10
   1aa2c:	andeq	r0, r0, r4, lsr #25
   1aa30:			; <UNDEFINED> instruction: 0x0005cabc
   1aa34:	andeq	r8, r7, r0, asr r2
   1aa38:	strdeq	ip, [r5], -r4
   1aa3c:	andeq	ip, r5, r8, lsl #11
   1aa40:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1aa44:	andeq	ip, r5, r4, ror r5
   1aa48:	andeq	ip, r5, ip, lsl #13
   1aa4c:	ldr	r0, [r6, #68]	; 0x44
   1aa50:	ldr	r2, [r6, #72]	; 0x48
   1aa54:	ldr	r3, [r5, #32]
   1aa58:	add	r1, r2, #1
   1aa5c:	add	ip, r2, r2, lsl #2
   1aa60:	add	r3, r3, lr
   1aa64:	add	r2, r2, ip, lsl #1
   1aa68:	str	r1, [r6, #72]	; 0x48
   1aa6c:	add	r1, r0, r2, lsl #1
   1aa70:	ldr	ip, [r3]
   1aa74:	ldr	sl, [r3, #4]
   1aa78:	ldr	r8, [r3, #8]
   1aa7c:	ldr	r4, [r3, #12]
   1aa80:	str	ip, [r0, r2, lsl #1]
   1aa84:	str	sl, [r1, #4]
   1aa88:	str	r8, [r1, #8]
   1aa8c:	str	r4, [r1, #12]
   1aa90:	ldr	ip, [r3, #16]
   1aa94:	add	r7, r7, #1
   1aa98:	str	ip, [r1, #16]
   1aa9c:	ldrh	r3, [r3, #20]
   1aaa0:	add	lr, lr, #22
   1aaa4:	strh	r3, [r1, #20]
   1aaa8:	ldr	r3, [r5, #36]	; 0x24
   1aaac:	cmp	r7, r3
   1aab0:	blt	1aa4c <ftello64@plt+0x6cf8>
   1aab4:	ldr	r4, [sp, #16]
   1aab8:	b	19be0 <ftello64@plt+0x5e8c>
   1aabc:	ldr	r2, [pc, #-136]	; 1aa3c <ftello64@plt+0x6ce8>
   1aac0:	ldr	r1, [pc, #-136]	; 1aa40 <ftello64@plt+0x6cec>
   1aac4:	ldr	r0, [pc, #-132]	; 1aa48 <ftello64@plt+0x6cf4>
   1aac8:	bl	4ee84 <ftello64@plt+0x3b130>
   1aacc:	mov	fp, ip
   1aad0:	b	1a0c0 <ftello64@plt+0x636c>
   1aad4:	ldr	r2, [pc, #-152]	; 1aa44 <ftello64@plt+0x6cf0>
   1aad8:	mov	r1, #2480	; 0x9b0
   1aadc:	ldr	r0, [pc, #-156]	; 1aa48 <ftello64@plt+0x6cf4>
   1aae0:	bl	4ee84 <ftello64@plt+0x3b130>
   1aae4:	bl	134b4 <__stack_chk_fail@plt>
   1aae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aaec:	sub	sp, sp, #36	; 0x24
   1aaf0:	ldr	ip, [sp, #72]	; 0x48
   1aaf4:	str	r3, [sp, #8]
   1aaf8:	mov	lr, ip
   1aafc:	cmp	lr, #0
   1ab00:	ldr	lr, [pc, #608]	; 1ad68 <ftello64@plt+0x7014>
   1ab04:	str	ip, [sp, #12]
   1ab08:	clz	ip, r3
   1ab0c:	ldr	r5, [lr]
   1ab10:	lsr	ip, ip, #5
   1ab14:	moveq	ip, #0
   1ab18:	mov	lr, #0
   1ab1c:	cmp	ip, #0
   1ab20:	str	r5, [sp, #28]
   1ab24:	str	lr, [sp, #20]
   1ab28:	bne	1ad54 <ftello64@plt+0x7000>
   1ab2c:	ldr	r3, [sp, #8]
   1ab30:	mov	r7, #0
   1ab34:	cmp	r3, #0
   1ab38:	mov	sl, r0
   1ab3c:	mov	r4, r1
   1ab40:	mov	r6, r2
   1ab44:	strne	ip, [r3]
   1ab48:	ldr	fp, [pc, #540]	; 1ad6c <ftello64@plt+0x7018>
   1ab4c:	mov	r9, r7
   1ab50:	add	r8, r1, #32
   1ab54:	b	1abd0 <ftello64@plt+0x6e7c>
   1ab58:	cmp	r6, #0
   1ab5c:	ldr	r1, [sp, #20]
   1ab60:	beq	1ab80 <ftello64@plt+0x6e2c>
   1ab64:	bl	144f4 <ftello64@plt+0x7a0>
   1ab68:	uxth	r3, r0
   1ab6c:	cmp	r3, #17
   1ab70:	beq	1abbc <ftello64@plt+0x6e68>
   1ab74:	cmp	r0, #0
   1ab78:	bne	1acf8 <ftello64@plt+0x6fa4>
   1ab7c:	ldr	r1, [sp, #20]
   1ab80:	mov	r0, sl
   1ab84:	bl	19a5c <ftello64@plt+0x5d08>
   1ab88:	add	r3, sp, #24
   1ab8c:	str	r3, [sp]
   1ab90:	ldr	r0, [sp, #20]
   1ab94:	mov	r3, r6
   1ab98:	ldr	r2, [r4]
   1ab9c:	ldr	r1, [r4, #8]
   1aba0:	bl	18780 <ftello64@plt+0x4a2c>
   1aba4:	mov	r7, r0
   1aba8:	ldrd	r0, [sp, #20]
   1abac:	bl	190f4 <ftello64@plt+0x53a0>
   1abb0:	cmp	r7, #0
   1abb4:	bne	1acbc <ftello64@plt+0x6f68>
   1abb8:	mov	r7, #1
   1abbc:	ldr	r0, [sp, #20]
   1abc0:	bl	24498 <ftello64@plt+0x10744>
   1abc4:	ldr	r0, [r4, #12]
   1abc8:	str	r9, [sp, #20]
   1abcc:	bl	1f7fc <ftello64@plt+0xbaa8>
   1abd0:	mov	r3, #0
   1abd4:	ldr	r2, [r4, #28]
   1abd8:	mov	r1, r8
   1abdc:	ldr	r0, [r4, #12]
   1abe0:	bl	202dc <ftello64@plt+0xc588>
   1abe4:	cmp	r0, #0
   1abe8:	mov	r5, r0
   1abec:	bne	1ac34 <ftello64@plt+0x6ee0>
   1abf0:	ldr	r3, [r4, #28]
   1abf4:	cmp	r3, #0
   1abf8:	beq	1ac0c <ftello64@plt+0x6eb8>
   1abfc:	ldr	r3, [r4, #32]
   1ac00:	cmp	r3, #17
   1ac04:	moveq	r3, #18
   1ac08:	streq	r3, [r4, #32]
   1ac0c:	add	r1, sp, #20
   1ac10:	ldr	r0, [r4, #12]
   1ac14:	bl	1f96c <ftello64@plt+0xbc18>
   1ac18:	cmp	r0, #0
   1ac1c:	beq	1ab58 <ftello64@plt+0x6e04>
   1ac20:	bl	13b50 <gpg_strerror@plt>
   1ac24:	mov	r1, r0
   1ac28:	mov	r0, fp
   1ac2c:	bl	4eb24 <ftello64@plt+0x3add0>
   1ac30:	b	1abbc <ftello64@plt+0x6e68>
   1ac34:	uxth	r3, r0
   1ac38:	cmp	r3, #27
   1ac3c:	bne	1ac94 <ftello64@plt+0x6f40>
   1ac40:	cmp	r7, #0
   1ac44:	ldr	r0, [sp, #20]
   1ac48:	beq	1ad00 <ftello64@plt+0x6fac>
   1ac4c:	cmp	r6, #0
   1ac50:	beq	1ad38 <ftello64@plt+0x6fe4>
   1ac54:	bl	24498 <ftello64@plt+0x10744>
   1ac58:	ldr	r3, [sp, #12]
   1ac5c:	mov	r5, #54	; 0x36
   1ac60:	cmp	r3, #0
   1ac64:	beq	1ac74 <ftello64@plt+0x6f20>
   1ac68:	ldr	r2, [sp, #12]
   1ac6c:	mov	r3, #0
   1ac70:	str	r3, [r2]
   1ac74:	ldr	r3, [pc, #236]	; 1ad68 <ftello64@plt+0x7014>
   1ac78:	ldr	r2, [sp, #28]
   1ac7c:	mov	r0, r5
   1ac80:	ldr	r3, [r3]
   1ac84:	cmp	r2, r3
   1ac88:	bne	1ad50 <ftello64@plt+0x6ffc>
   1ac8c:	add	sp, sp, #36	; 0x24
   1ac90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac94:	bl	13b50 <gpg_strerror@plt>
   1ac98:	mov	r1, r0
   1ac9c:	ldr	r0, [pc, #204]	; 1ad70 <ftello64@plt+0x701c>
   1aca0:	bl	4eb24 <ftello64@plt+0x3add0>
   1aca4:	ldr	r0, [sp, #20]
   1aca8:	bl	24498 <ftello64@plt+0x10744>
   1acac:	ldr	r3, [sp, #12]
   1acb0:	cmp	r3, #0
   1acb4:	bne	1ac68 <ftello64@plt+0x6f14>
   1acb8:	b	1ac74 <ftello64@plt+0x6f20>
   1acbc:	ldr	r3, [sp, #8]
   1acc0:	ldr	r0, [sp, #20]
   1acc4:	cmp	r3, #0
   1acc8:	beq	1ace0 <ftello64@plt+0x6f8c>
   1accc:	ldr	r2, [sp, #8]
   1acd0:	mov	r3, #0
   1acd4:	str	r3, [sp, #20]
   1acd8:	str	r0, [r2]
   1acdc:	mov	r0, r3
   1ace0:	bl	24498 <ftello64@plt+0x10744>
   1ace4:	ldr	r3, [sp, #12]
   1ace8:	cmp	r3, #0
   1acec:	ldrne	r3, [sp, #12]
   1acf0:	strne	r7, [r3]
   1acf4:	b	1ac74 <ftello64@plt+0x6f20>
   1acf8:	mov	r5, r0
   1acfc:	b	1ac38 <ftello64@plt+0x6ee4>
   1ad00:	cmp	r6, #0
   1ad04:	beq	1ad20 <ftello64@plt+0x6fcc>
   1ad08:	bl	24498 <ftello64@plt+0x10744>
   1ad0c:	ldr	r3, [sp, #12]
   1ad10:	mov	r5, #17
   1ad14:	cmp	r3, #0
   1ad18:	bne	1ac68 <ftello64@plt+0x6f14>
   1ad1c:	b	1ac74 <ftello64@plt+0x6f20>
   1ad20:	bl	24498 <ftello64@plt+0x10744>
   1ad24:	ldr	r3, [sp, #12]
   1ad28:	mov	r5, #9
   1ad2c:	cmp	r3, #0
   1ad30:	bne	1ac68 <ftello64@plt+0x6f14>
   1ad34:	b	1ac74 <ftello64@plt+0x6f20>
   1ad38:	bl	24498 <ftello64@plt+0x10744>
   1ad3c:	ldr	r3, [sp, #12]
   1ad40:	mov	r5, #53	; 0x35
   1ad44:	cmp	r3, #0
   1ad48:	bne	1ac68 <ftello64@plt+0x6f14>
   1ad4c:	b	1ac74 <ftello64@plt+0x6f20>
   1ad50:	bl	134b4 <__stack_chk_fail@plt>
   1ad54:	ldr	r3, [pc, #24]	; 1ad74 <ftello64@plt+0x7020>
   1ad58:	ldr	r2, [pc, #24]	; 1ad78 <ftello64@plt+0x7024>
   1ad5c:	ldr	r1, [pc, #24]	; 1ad7c <ftello64@plt+0x7028>
   1ad60:	ldr	r0, [pc, #24]	; 1ad80 <ftello64@plt+0x702c>
   1ad64:	bl	4eeac <ftello64@plt+0x3b158>
   1ad68:	andeq	r6, r7, r8, ror #19
   1ad6c:	andeq	ip, r5, r4, asr sl
   1ad70:	andeq	ip, r5, r0, ror #22
   1ad74:	andeq	ip, r5, r0, lsr #11
   1ad78:	andeq	r0, r0, sp, asr #28
   1ad7c:	andeq	ip, r5, ip, lsl #13
   1ad80:	andeq	ip, r5, r0, lsr fp
   1ad84:	push	{r4, r5, r6, r7, lr}
   1ad88:	sub	sp, sp, #28
   1ad8c:	ldr	r4, [pc, #160]	; 1ae34 <ftello64@plt+0x70e0>
   1ad90:	mov	r6, r1
   1ad94:	mov	r1, r2
   1ad98:	ldr	r3, [r4]
   1ad9c:	add	r2, sp, #12
   1ada0:	str	r3, [sp, #20]
   1ada4:	mov	r7, r0
   1ada8:	bl	1444c <ftello64@plt+0x6f8>
   1adac:	subs	r5, r0, #0
   1adb0:	beq	1add8 <ftello64@plt+0x7084>
   1adb4:	ldr	r0, [sp, #12]
   1adb8:	bl	24498 <ftello64@plt+0x10744>
   1adbc:	ldr	r2, [sp, #20]
   1adc0:	ldr	r3, [r4]
   1adc4:	mov	r0, r5
   1adc8:	cmp	r2, r3
   1adcc:	bne	1ae30 <ftello64@plt+0x70dc>
   1add0:	add	sp, sp, #28
   1add4:	pop	{r4, r5, r6, r7, pc}
   1add8:	mov	r0, r7
   1addc:	ldr	r1, [sp, #12]
   1ade0:	bl	19a5c <ftello64@plt+0x5d08>
   1ade4:	add	r3, sp, #16
   1ade8:	str	r3, [sp]
   1adec:	mov	r2, r5
   1adf0:	mov	r3, r5
   1adf4:	ldrb	r1, [r6, #33]	; 0x21
   1adf8:	ldr	r0, [sp, #12]
   1adfc:	bl	18780 <ftello64@plt+0x4a2c>
   1ae00:	mov	r7, r0
   1ae04:	ldrd	r0, [sp, #12]
   1ae08:	bl	190f4 <ftello64@plt+0x53a0>
   1ae0c:	cmp	r7, #0
   1ae10:	beq	1ae28 <ftello64@plt+0x70d4>
   1ae14:	mov	r2, r7
   1ae18:	mov	r0, r6
   1ae1c:	ldr	r1, [sp, #12]
   1ae20:	bl	191dc <ftello64@plt+0x5488>
   1ae24:	b	1adb4 <ftello64@plt+0x7060>
   1ae28:	ldr	r5, [pc, #8]	; 1ae38 <ftello64@plt+0x70e4>
   1ae2c:	b	1adb4 <ftello64@plt+0x7060>
   1ae30:	bl	134b4 <__stack_chk_fail@plt>
   1ae34:	andeq	r6, r7, r8, ror #19
   1ae38:	andeq	r0, r0, #53	; 0x35
   1ae3c:	push	{r4, r5, r6, r7, r8, lr}
   1ae40:	mov	r4, r1
   1ae44:	ldr	r5, [pc, #512]	; 1b04c <ftello64@plt+0x72f8>
   1ae48:	sub	sp, sp, #32
   1ae4c:	subs	r6, r0, #0
   1ae50:	ldr	r1, [r5]
   1ae54:	str	r1, [sp, #28]
   1ae58:	movne	r1, #0
   1ae5c:	strne	r1, [r6]
   1ae60:	cmp	r4, #0
   1ae64:	beq	1af6c <ftello64@plt+0x7218>
   1ae68:	mov	r1, #0
   1ae6c:	cmp	r3, #0
   1ae70:	str	r1, [r4]
   1ae74:	beq	1af74 <ftello64@plt+0x7220>
   1ae78:	sub	r2, r2, #1
   1ae7c:	add	r0, sp, #7
   1ae80:	mov	r1, #0
   1ae84:	add	r1, r1, #1
   1ae88:	cmp	r1, #19
   1ae8c:	movgt	lr, #0
   1ae90:	movle	lr, #1
   1ae94:	ldrb	ip, [r2, #1]!
   1ae98:	cmp	r1, r3
   1ae9c:	movcs	lr, #0
   1aea0:	cmp	lr, #0
   1aea4:	strb	ip, [r0, #1]!
   1aea8:	bne	1ae84 <ftello64@plt+0x7130>
   1aeac:	cmp	r1, #19
   1aeb0:	bgt	1aed0 <ftello64@plt+0x717c>
   1aeb4:	add	r3, sp, #8
   1aeb8:	add	r3, r3, r1
   1aebc:	mov	r2, #0
   1aec0:	add	r1, r1, #1
   1aec4:	cmp	r1, #20
   1aec8:	strb	r2, [r3], #1
   1aecc:	bne	1aec0 <ftello64@plt+0x716c>
   1aed0:	bl	1f600 <ftello64@plt+0xb8ac>
   1aed4:	subs	r7, r0, #0
   1aed8:	beq	1afec <ftello64@plt+0x7298>
   1aedc:	ldr	r3, [sp, #56]	; 0x38
   1aee0:	cmp	r3, #0
   1aee4:	bne	1af7c <ftello64@plt+0x7228>
   1aee8:	cmp	r4, #0
   1aeec:	beq	1af98 <ftello64@plt+0x7244>
   1aef0:	str	r7, [r4]
   1aef4:	add	r1, sp, #8
   1aef8:	mov	r0, r7
   1aefc:	bl	20e48 <ftello64@plt+0xd0f4>
   1af00:	uxth	r0, r0
   1af04:	cmp	r0, #27
   1af08:	beq	1afdc <ftello64@plt+0x7288>
   1af0c:	add	r1, sp, #4
   1af10:	mov	r0, r7
   1af14:	bl	1f96c <ftello64@plt+0xbc18>
   1af18:	cmp	r0, #0
   1af1c:	bne	1b01c <ftello64@plt+0x72c8>
   1af20:	ldr	r0, [sp, #4]
   1af24:	ldr	r3, [r0, #4]
   1af28:	ldr	r3, [r3]
   1af2c:	bic	r3, r3, #8
   1af30:	cmp	r3, #6
   1af34:	bne	1b034 <ftello64@plt+0x72e0>
   1af38:	cmp	r6, #0
   1af3c:	strne	r0, [r6]
   1af40:	beq	1b014 <ftello64@plt+0x72c0>
   1af44:	cmp	r4, #0
   1af48:	beq	1b004 <ftello64@plt+0x72b0>
   1af4c:	mov	r8, #0
   1af50:	ldr	r2, [sp, #28]
   1af54:	ldr	r3, [r5]
   1af58:	mov	r0, r8
   1af5c:	cmp	r2, r3
   1af60:	bne	1b048 <ftello64@plt+0x72f4>
   1af64:	add	sp, sp, #32
   1af68:	pop	{r4, r5, r6, r7, r8, pc}
   1af6c:	cmp	r3, #0
   1af70:	bne	1ae78 <ftello64@plt+0x7124>
   1af74:	mov	r1, #0
   1af78:	b	1aeb4 <ftello64@plt+0x7160>
   1af7c:	bl	1f7cc <ftello64@plt+0xba78>
   1af80:	subs	r8, r0, #0
   1af84:	mov	r0, r7
   1af88:	bne	1afe4 <ftello64@plt+0x7290>
   1af8c:	bl	1f7fc <ftello64@plt+0xbaa8>
   1af90:	cmp	r4, #0
   1af94:	bne	1aef0 <ftello64@plt+0x719c>
   1af98:	add	r1, sp, #8
   1af9c:	mov	r0, r7
   1afa0:	bl	20e48 <ftello64@plt+0xd0f4>
   1afa4:	uxth	r0, r0
   1afa8:	cmp	r0, #27
   1afac:	beq	1afd4 <ftello64@plt+0x7280>
   1afb0:	add	r1, sp, #4
   1afb4:	mov	r0, r7
   1afb8:	bl	1f96c <ftello64@plt+0xbc18>
   1afbc:	cmp	r0, #0
   1afc0:	beq	1af20 <ftello64@plt+0x71cc>
   1afc4:	bl	13b50 <gpg_strerror@plt>
   1afc8:	mov	r1, r0
   1afcc:	ldr	r0, [pc, #124]	; 1b050 <ftello64@plt+0x72fc>
   1afd0:	bl	4eb24 <ftello64@plt+0x3add0>
   1afd4:	mov	r0, r7
   1afd8:	bl	1f508 <ftello64@plt+0xb7b4>
   1afdc:	ldr	r8, [pc, #112]	; 1b054 <ftello64@plt+0x7300>
   1afe0:	b	1af50 <ftello64@plt+0x71fc>
   1afe4:	bl	1f508 <ftello64@plt+0xb7b4>
   1afe8:	b	1af50 <ftello64@plt+0x71fc>
   1afec:	bl	1385c <gpg_err_code_from_syserror@plt>
   1aff0:	cmp	r0, #0
   1aff4:	uxthne	r0, r0
   1aff8:	orrne	r8, r0, #33554432	; 0x2000000
   1affc:	bne	1af50 <ftello64@plt+0x71fc>
   1b000:	b	1af4c <ftello64@plt+0x71f8>
   1b004:	mov	r0, r7
   1b008:	bl	1f508 <ftello64@plt+0xb7b4>
   1b00c:	mov	r8, r4
   1b010:	b	1af50 <ftello64@plt+0x71fc>
   1b014:	bl	24498 <ftello64@plt+0x10744>
   1b018:	b	1af44 <ftello64@plt+0x71f0>
   1b01c:	bl	13b50 <gpg_strerror@plt>
   1b020:	ldr	r8, [pc, #44]	; 1b054 <ftello64@plt+0x7300>
   1b024:	mov	r1, r0
   1b028:	ldr	r0, [pc, #32]	; 1b050 <ftello64@plt+0x72fc>
   1b02c:	bl	4eb24 <ftello64@plt+0x3add0>
   1b030:	b	1af50 <ftello64@plt+0x71fc>
   1b034:	ldr	r3, [pc, #28]	; 1b058 <ftello64@plt+0x7304>
   1b038:	ldr	r2, [pc, #28]	; 1b05c <ftello64@plt+0x7308>
   1b03c:	ldr	r1, [pc, #28]	; 1b060 <ftello64@plt+0x730c>
   1b040:	ldr	r0, [pc, #28]	; 1b064 <ftello64@plt+0x7310>
   1b044:	bl	4eeac <ftello64@plt+0x3b158>
   1b048:	bl	134b4 <__stack_chk_fail@plt>
   1b04c:	andeq	r6, r7, r8, ror #19
   1b050:	andeq	ip, r5, r4, asr sl
   1b054:	andeq	r0, r0, #9
   1b058:	andeq	ip, r5, r8, lsr #11
   1b05c:	strdeq	r0, [r0], -sp
   1b060:	andeq	ip, r5, ip, lsl #13
   1b064:	andeq	ip, r5, ip, ror fp
   1b068:	push	{r4, r5, r6, lr}
   1b06c:	sub	sp, sp, #16
   1b070:	ldr	r4, [pc, #112]	; 1b0e8 <ftello64@plt+0x7394>
   1b074:	mov	ip, #0
   1b078:	mov	r3, r2
   1b07c:	ldr	lr, [r4]
   1b080:	mov	r2, r1
   1b084:	mov	r6, r0
   1b088:	str	ip, [sp]
   1b08c:	mov	r1, ip
   1b090:	add	r0, sp, #8
   1b094:	str	lr, [sp, #12]
   1b098:	bl	1ae3c <ftello64@plt+0x70e8>
   1b09c:	subs	r5, r0, #0
   1b0a0:	bne	1b0c8 <ftello64@plt+0x7374>
   1b0a4:	cmp	r6, #0
   1b0a8:	ldr	r0, [sp, #8]
   1b0ac:	beq	1b0c4 <ftello64@plt+0x7370>
   1b0b0:	ldr	r3, [r0, #4]
   1b0b4:	mov	r0, r6
   1b0b8:	ldr	r1, [r3, #4]
   1b0bc:	bl	17c74 <ftello64@plt+0x3f20>
   1b0c0:	ldr	r0, [sp, #8]
   1b0c4:	bl	24498 <ftello64@plt+0x10744>
   1b0c8:	ldr	r2, [sp, #12]
   1b0cc:	ldr	r3, [r4]
   1b0d0:	mov	r0, r5
   1b0d4:	cmp	r2, r3
   1b0d8:	bne	1b0e4 <ftello64@plt+0x7390>
   1b0dc:	add	sp, sp, #16
   1b0e0:	pop	{r4, r5, r6, pc}
   1b0e4:	bl	134b4 <__stack_chk_fail@plt>
   1b0e8:	andeq	r6, r7, r8, ror #19
   1b0ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0f0:	sub	sp, sp, #60	; 0x3c
   1b0f4:	ldr	r6, [pc, #1036]	; 1b508 <ftello64@plt+0x77b4>
   1b0f8:	ldr	r3, [pc, #1036]	; 1b50c <ftello64@plt+0x77b8>
   1b0fc:	ldr	r4, [r6, #180]	; 0xb4
   1b100:	ldr	r3, [r3]
   1b104:	cmp	r4, #0
   1b108:	str	r3, [sp, #52]	; 0x34
   1b10c:	beq	1b4c4 <ftello64@plt+0x7770>
   1b110:	mov	r9, r0
   1b114:	mov	r5, #0
   1b118:	b	1b150 <ftello64@plt+0x73fc>
   1b11c:	ldr	r1, [pc, #1004]	; 1b510 <ftello64@plt+0x77bc>
   1b120:	mov	r0, r7
   1b124:	mov	r2, #5
   1b128:	bl	13484 <dcgettext@plt>
   1b12c:	mov	r7, r0
   1b130:	mov	r0, sl
   1b134:	bl	13b50 <gpg_strerror@plt>
   1b138:	mov	r1, r0
   1b13c:	mov	r0, r7
   1b140:	bl	4eb24 <ftello64@plt+0x3add0>
   1b144:	ldr	r4, [r4]
   1b148:	cmp	r4, #0
   1b14c:	beq	1b360 <ftello64@plt+0x760c>
   1b150:	add	r8, r4, #8
   1b154:	mov	r0, r8
   1b158:	mov	r2, #1
   1b15c:	add	r1, sp, #4
   1b160:	bl	58c44 <ftello64@plt+0x44ef0>
   1b164:	subs	r7, r0, #0
   1b168:	bne	1b3d4 <ftello64@plt+0x7680>
   1b16c:	cmp	r5, #0
   1b170:	beq	1b3a8 <ftello64@plt+0x7654>
   1b174:	mov	r0, r5
   1b178:	bl	2002c <ftello64@plt+0xc2d8>
   1b17c:	mov	r3, #0
   1b180:	mov	r2, #1
   1b184:	add	r1, sp, #4
   1b188:	mov	r0, r5
   1b18c:	bl	202dc <ftello64@plt+0xc588>
   1b190:	uxth	r3, r0
   1b194:	cmp	r3, #27
   1b198:	mov	r7, r0
   1b19c:	beq	1b144 <ftello64@plt+0x73f0>
   1b1a0:	cmp	r0, #0
   1b1a4:	bne	1b444 <ftello64@plt+0x76f0>
   1b1a8:	mov	r1, sp
   1b1ac:	mov	r0, r5
   1b1b0:	bl	1f96c <ftello64@plt+0xbc18>
   1b1b4:	subs	sl, r0, #0
   1b1b8:	bne	1b11c <ftello64@plt+0x73c8>
   1b1bc:	ldr	r1, [sp]
   1b1c0:	mov	r0, r9
   1b1c4:	bl	19a5c <ftello64@plt+0x5d08>
   1b1c8:	ldr	r7, [pc, #836]	; 1b514 <ftello64@plt+0x77c0>
   1b1cc:	ldr	fp, [sp]
   1b1d0:	b	1b218 <ftello64@plt+0x74c4>
   1b1d4:	ldr	r3, [sl, #36]	; 0x24
   1b1d8:	cmp	r3, #0
   1b1dc:	bne	1b2c0 <ftello64@plt+0x756c>
   1b1e0:	tst	r0, #2
   1b1e4:	beq	1b2e8 <ftello64@plt+0x7594>
   1b1e8:	lsr	r0, r0, #2
   1b1ec:	and	r0, r0, #1
   1b1f0:	cmp	r0, #0
   1b1f4:	beq	1b260 <ftello64@plt+0x750c>
   1b1f8:	ldr	r3, [r6, #8]
   1b1fc:	tst	r3, #8192	; 0x2000
   1b200:	bne	1b3b8 <ftello64@plt+0x7664>
   1b204:	mov	r0, fp
   1b208:	mov	r1, #14
   1b20c:	bl	2459c <ftello64@plt+0x10848>
   1b210:	subs	fp, r0, #0
   1b214:	beq	1b300 <ftello64@plt+0x75ac>
   1b218:	ldr	r3, [fp, #4]
   1b21c:	ldr	sl, [r3, #4]
   1b220:	ldrb	r3, [sl, #32]
   1b224:	tst	r3, #1
   1b228:	beq	1b204 <ftello64@plt+0x74b0>
   1b22c:	ldrb	r0, [sl, #60]	; 0x3c
   1b230:	tst	r0, #48	; 0x30
   1b234:	beq	1b1d4 <ftello64@plt+0x7480>
   1b238:	ldr	r3, [r6, #8]
   1b23c:	tst	r3, #8192	; 0x2000
   1b240:	beq	1b204 <ftello64@plt+0x74b0>
   1b244:	mov	r0, sl
   1b248:	bl	31418 <ftello64@plt+0x1d6c4>
   1b24c:	ldr	r2, [pc, #708]	; 1b518 <ftello64@plt+0x77c4>
   1b250:	mov	r1, r0
   1b254:	ldr	r0, [pc, #704]	; 1b51c <ftello64@plt+0x77c8>
   1b258:	bl	4ec70 <ftello64@plt+0x3af1c>
   1b25c:	b	1b204 <ftello64@plt+0x74b0>
   1b260:	mov	r1, sl
   1b264:	mov	r0, r9
   1b268:	bl	144e8 <ftello64@plt+0x794>
   1b26c:	subs	r7, r0, #0
   1b270:	bne	1b204 <ftello64@plt+0x74b0>
   1b274:	ldr	r9, [pc, #676]	; 1b520 <ftello64@plt+0x77cc>
   1b278:	ldr	r0, [sp]
   1b27c:	bl	24498 <ftello64@plt+0x10744>
   1b280:	ldr	r3, [r9, #24]
   1b284:	ldr	r2, [r6, #4]
   1b288:	orrs	r2, r3, r2
   1b28c:	beq	1b4e8 <ftello64@plt+0x7794>
   1b290:	mov	r3, #1
   1b294:	mov	r0, r5
   1b298:	str	r3, [r9, #24]
   1b29c:	bl	1f508 <ftello64@plt+0xb7b4>
   1b2a0:	ldr	r3, [pc, #612]	; 1b50c <ftello64@plt+0x77b8>
   1b2a4:	ldr	r2, [sp, #52]	; 0x34
   1b2a8:	mov	r0, r8
   1b2ac:	ldr	r3, [r3]
   1b2b0:	cmp	r2, r3
   1b2b4:	bne	1b504 <ftello64@plt+0x77b0>
   1b2b8:	add	sp, sp, #60	; 0x3c
   1b2bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b2c0:	ldr	r3, [r6, #8]
   1b2c4:	tst	r3, #8192	; 0x2000
   1b2c8:	beq	1b204 <ftello64@plt+0x74b0>
   1b2cc:	mov	r0, sl
   1b2d0:	bl	31418 <ftello64@plt+0x1d6c4>
   1b2d4:	ldr	r2, [pc, #584]	; 1b524 <ftello64@plt+0x77d0>
   1b2d8:	mov	r1, r0
   1b2dc:	ldr	r0, [pc, #568]	; 1b51c <ftello64@plt+0x77c8>
   1b2e0:	bl	4ec70 <ftello64@plt+0x3af1c>
   1b2e4:	b	1b204 <ftello64@plt+0x74b0>
   1b2e8:	mov	r1, sl
   1b2ec:	mov	r0, r9
   1b2f0:	bl	143c0 <ftello64@plt+0x66c>
   1b2f4:	adds	r0, r0, #0
   1b2f8:	movne	r0, #1
   1b2fc:	b	1b1f0 <ftello64@plt+0x749c>
   1b300:	ldr	r0, [sp]
   1b304:	bl	24498 <ftello64@plt+0x10744>
   1b308:	ldr	r3, [pc, #528]	; 1b520 <ftello64@plt+0x77cc>
   1b30c:	ldr	r2, [r3, #24]
   1b310:	ldr	r3, [r6, #4]
   1b314:	orrs	r3, r2, r3
   1b318:	bne	1b144 <ftello64@plt+0x73f0>
   1b31c:	mov	r2, #5
   1b320:	ldr	r1, [pc, #512]	; 1b528 <ftello64@plt+0x77d4>
   1b324:	mov	r0, fp
   1b328:	bl	13484 <dcgettext@plt>
   1b32c:	mov	sl, r0
   1b330:	mov	r0, #17
   1b334:	bl	13b50 <gpg_strerror@plt>
   1b338:	mov	r1, r8
   1b33c:	mov	r2, r0
   1b340:	mov	r0, sl
   1b344:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1b348:	mov	r0, r7
   1b34c:	mov	r1, #17
   1b350:	bl	2c884 <ftello64@plt+0x18b30>
   1b354:	ldr	r4, [r4]
   1b358:	cmp	r4, #0
   1b35c:	bne	1b150 <ftello64@plt+0x73fc>
   1b360:	ldr	r9, [pc, #440]	; 1b520 <ftello64@plt+0x77cc>
   1b364:	ldr	r3, [r9, #24]
   1b368:	cmp	r3, #0
   1b36c:	bne	1b424 <ftello64@plt+0x76d0>
   1b370:	ldr	r3, [r6, #180]	; 0xb4
   1b374:	cmp	r3, #0
   1b378:	beq	1b424 <ftello64@plt+0x76d0>
   1b37c:	mov	r2, #5
   1b380:	ldr	r1, [pc, #420]	; 1b52c <ftello64@plt+0x77d8>
   1b384:	mov	r0, r4
   1b388:	bl	13484 <dcgettext@plt>
   1b38c:	ldr	r1, [pc, #412]	; 1b530 <ftello64@plt+0x77dc>
   1b390:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1b394:	mov	r3, #1
   1b398:	cmp	r5, #0
   1b39c:	str	r3, [r9, #24]
   1b3a0:	beq	1b43c <ftello64@plt+0x76e8>
   1b3a4:	b	1b434 <ftello64@plt+0x76e0>
   1b3a8:	bl	1f600 <ftello64@plt+0xb8ac>
   1b3ac:	subs	r5, r0, #0
   1b3b0:	bne	1b17c <ftello64@plt+0x7428>
   1b3b4:	b	1b43c <ftello64@plt+0x76e8>
   1b3b8:	mov	r0, sl
   1b3bc:	bl	31418 <ftello64@plt+0x1d6c4>
   1b3c0:	ldr	r2, [pc, #364]	; 1b534 <ftello64@plt+0x77e0>
   1b3c4:	mov	r1, r0
   1b3c8:	ldr	r0, [pc, #332]	; 1b51c <ftello64@plt+0x77c8>
   1b3cc:	bl	4ec70 <ftello64@plt+0x3af1c>
   1b3d0:	b	1b204 <ftello64@plt+0x74b0>
   1b3d4:	mov	r2, #5
   1b3d8:	ldr	r1, [pc, #344]	; 1b538 <ftello64@plt+0x77e4>
   1b3dc:	mov	r0, #0
   1b3e0:	bl	13484 <dcgettext@plt>
   1b3e4:	mov	sl, r0
   1b3e8:	mov	r0, r7
   1b3ec:	bl	13b50 <gpg_strerror@plt>
   1b3f0:	mov	r1, r8
   1b3f4:	mov	r2, r0
   1b3f8:	mov	r0, sl
   1b3fc:	bl	4eb24 <ftello64@plt+0x3add0>
   1b400:	ldr	r0, [r6, #4]
   1b404:	cmp	r0, #0
   1b408:	bne	1b144 <ftello64@plt+0x73f0>
   1b40c:	mov	r2, #5
   1b410:	ldr	r1, [pc, #292]	; 1b53c <ftello64@plt+0x77e8>
   1b414:	bl	13484 <dcgettext@plt>
   1b418:	ldr	r1, [pc, #272]	; 1b530 <ftello64@plt+0x77dc>
   1b41c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1b420:	b	1b144 <ftello64@plt+0x73f0>
   1b424:	mov	r3, #1
   1b428:	cmp	r5, #0
   1b42c:	str	r3, [r9, #24]
   1b430:	beq	1b43c <ftello64@plt+0x76e8>
   1b434:	mov	r0, r5
   1b438:	bl	1f508 <ftello64@plt+0xb7b4>
   1b43c:	mov	r8, #0
   1b440:	b	1b2a0 <ftello64@plt+0x754c>
   1b444:	mov	r2, #5
   1b448:	ldr	r1, [pc, #240]	; 1b540 <ftello64@plt+0x77ec>
   1b44c:	mov	r0, #0
   1b450:	bl	13484 <dcgettext@plt>
   1b454:	ldr	r9, [pc, #196]	; 1b520 <ftello64@plt+0x77cc>
   1b458:	mov	r4, r0
   1b45c:	mov	r0, r7
   1b460:	bl	13b50 <gpg_strerror@plt>
   1b464:	mov	r1, r8
   1b468:	mov	r2, r0
   1b46c:	mov	r0, r4
   1b470:	bl	4eb24 <ftello64@plt+0x3add0>
   1b474:	ldr	r0, [r9, #24]
   1b478:	cmp	r0, #0
   1b47c:	bne	1b4ac <ftello64@plt+0x7758>
   1b480:	ldr	r3, [r6, #180]	; 0xb4
   1b484:	cmp	r3, #0
   1b488:	beq	1b4ac <ftello64@plt+0x7758>
   1b48c:	mov	r2, #5
   1b490:	ldr	r1, [pc, #148]	; 1b52c <ftello64@plt+0x77d8>
   1b494:	bl	13484 <dcgettext@plt>
   1b498:	ldr	r1, [pc, #144]	; 1b530 <ftello64@plt+0x77dc>
   1b49c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1b4a0:	mov	r3, #1
   1b4a4:	str	r3, [r9, #24]
   1b4a8:	b	1b434 <ftello64@plt+0x76e0>
   1b4ac:	mov	r3, #1
   1b4b0:	mov	r0, r5
   1b4b4:	str	r3, [r9, #24]
   1b4b8:	mov	r8, #0
   1b4bc:	bl	1f508 <ftello64@plt+0xb7b4>
   1b4c0:	b	1b2a0 <ftello64@plt+0x754c>
   1b4c4:	ldr	r3, [pc, #84]	; 1b520 <ftello64@plt+0x77cc>
   1b4c8:	ldr	r2, [r3, #24]
   1b4cc:	cmp	r2, #0
   1b4d0:	mov	r2, #1
   1b4d4:	movne	r8, r4
   1b4d8:	strne	r2, [r3, #24]
   1b4dc:	bne	1b2a0 <ftello64@plt+0x754c>
   1b4e0:	str	r2, [r3, #24]
   1b4e4:	b	1b43c <ftello64@plt+0x76e8>
   1b4e8:	mov	r0, r7
   1b4ec:	mov	r2, #5
   1b4f0:	ldr	r1, [pc, #76]	; 1b544 <ftello64@plt+0x77f0>
   1b4f4:	bl	13484 <dcgettext@plt>
   1b4f8:	mov	r1, r8
   1b4fc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1b500:	b	1b290 <ftello64@plt+0x753c>
   1b504:	bl	134b4 <__stack_chk_fail@plt>
   1b508:	andeq	r8, r7, r0, asr r2
   1b50c:	andeq	r6, r7, r8, ror #19
   1b510:	andeq	ip, r5, r0, asr #24
   1b514:	andeq	r0, r0, #17
   1b518:	andeq	ip, r5, ip, asr ip
   1b51c:	andeq	ip, r5, r4, ror #24
   1b520:	andeq	r7, r7, ip, lsl r2
   1b524:	andeq	ip, r5, r4, lsl #25
   1b528:	muleq	r5, r8, ip
   1b52c:	strdeq	ip, [r5], -r4
   1b530:	andeq	ip, r5, r8, lsl ip
   1b534:	andeq	ip, r5, ip, lsl #25
   1b538:	ldrdeq	ip, [r5], -r4
   1b53c:	strdeq	ip, [r5], -r4
   1b540:	andeq	ip, r5, r8, lsr #24
   1b544:	andeq	ip, r5, r4, asr #25
   1b548:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b54c:	mov	r7, r2
   1b550:	ldr	r8, [pc, #236]	; 1b644 <ftello64@plt+0x78f0>
   1b554:	sub	sp, sp, #28
   1b558:	mov	r6, r3
   1b55c:	ldr	r2, [r8]
   1b560:	mov	r3, #0
   1b564:	subs	r4, r7, r3
   1b568:	mov	r9, r0
   1b56c:	ldr	r0, [r1, #12]
   1b570:	movne	r4, #1
   1b574:	str	r3, [sp, #12]
   1b578:	str	r3, [sp, #16]
   1b57c:	mov	r5, r1
   1b580:	str	r2, [sp, #20]
   1b584:	bl	1f7fc <ftello64@plt+0xbaa8>
   1b588:	cmp	r6, #0
   1b58c:	moveq	r3, r4
   1b590:	movne	r3, #0
   1b594:	cmp	r3, #0
   1b598:	bne	1b5d4 <ftello64@plt+0x7880>
   1b59c:	cmp	r7, #0
   1b5a0:	ldr	r2, [r5, #4]
   1b5a4:	bne	1b5dc <ftello64@plt+0x7888>
   1b5a8:	str	r7, [sp]
   1b5ac:	mov	r3, r6
   1b5b0:	mov	r1, r5
   1b5b4:	mov	r0, r9
   1b5b8:	bl	1aae8 <ftello64@plt+0x6d94>
   1b5bc:	ldr	r2, [sp, #20]
   1b5c0:	ldr	r3, [r8]
   1b5c4:	cmp	r2, r3
   1b5c8:	bne	1b640 <ftello64@plt+0x78ec>
   1b5cc:	add	sp, sp, #28
   1b5d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b5d4:	ldr	r2, [r5, #4]
   1b5d8:	add	r6, sp, #12
   1b5dc:	add	ip, sp, #16
   1b5e0:	mov	r3, r6
   1b5e4:	mov	r1, r5
   1b5e8:	mov	r0, r9
   1b5ec:	str	ip, [sp]
   1b5f0:	bl	1aae8 <ftello64@plt+0x6d94>
   1b5f4:	cmp	r0, #0
   1b5f8:	movne	r4, #0
   1b5fc:	cmp	r4, #0
   1b600:	beq	1b5bc <ftello64@plt+0x7868>
   1b604:	ldr	r2, [sp, #16]
   1b608:	cmp	r2, #0
   1b60c:	beq	1b62c <ftello64@plt+0x78d8>
   1b610:	mov	r0, r7
   1b614:	mov	r1, #0
   1b618:	bl	191dc <ftello64@plt+0x5488>
   1b61c:	ldr	r0, [sp, #12]
   1b620:	bl	24498 <ftello64@plt+0x10744>
   1b624:	mov	r0, #0
   1b628:	b	1b5bc <ftello64@plt+0x7868>
   1b62c:	ldr	r3, [pc, #20]	; 1b648 <ftello64@plt+0x78f4>
   1b630:	ldr	r2, [pc, #20]	; 1b64c <ftello64@plt+0x78f8>
   1b634:	ldr	r1, [pc, #20]	; 1b650 <ftello64@plt+0x78fc>
   1b638:	ldr	r0, [pc, #20]	; 1b654 <ftello64@plt+0x7900>
   1b63c:	bl	4eeac <ftello64@plt+0x3b158>
   1b640:	bl	134b4 <__stack_chk_fail@plt>
   1b644:	andeq	r6, r7, r8, ror #19
   1b648:	andeq	ip, r5, r4, asr #11
   1b64c:	andeq	r0, r0, r8, asr r8
   1b650:	andeq	ip, r5, ip, lsl #13
   1b654:	andeq	ip, r5, r8, lsl sp
   1b658:	push	{r4, lr}
   1b65c:	subs	r4, r1, #0
   1b660:	popeq	{r4, pc}
   1b664:	cmp	r0, #0
   1b668:	mov	r3, r0
   1b66c:	ldr	r0, [r4, #12]
   1b670:	beq	1b684 <ftello64@plt+0x7930>
   1b674:	ldr	r2, [r3, #20]
   1b678:	cmp	r2, #0
   1b67c:	streq	r0, [r3, #20]
   1b680:	beq	1b688 <ftello64@plt+0x7934>
   1b684:	bl	1f508 <ftello64@plt+0xb7b4>
   1b688:	ldr	r0, [r4, #20]
   1b68c:	bl	4a3b8 <ftello64@plt+0x36664>
   1b690:	ldr	r3, [r4, #16]
   1b694:	cmp	r3, #0
   1b698:	popne	{r4, pc}
   1b69c:	mov	r0, r4
   1b6a0:	pop	{r4, lr}
   1b6a4:	b	13448 <gcry_free@plt>
   1b6a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b6ac:	sub	sp, sp, #108	; 0x6c
   1b6b0:	ldr	r7, [pc, #480]	; 1b898 <ftello64@plt+0x7b44>
   1b6b4:	subs	r8, r1, #0
   1b6b8:	mov	r6, r0
   1b6bc:	ldr	r3, [r7]
   1b6c0:	mov	r5, r2
   1b6c4:	str	r3, [sp, #100]	; 0x64
   1b6c8:	beq	1b820 <ftello64@plt+0x7acc>
   1b6cc:	ldr	r3, [pc, #456]	; 1b89c <ftello64@plt+0x7b48>
   1b6d0:	ldr	r3, [r3, #16]
   1b6d4:	cmp	r3, #0
   1b6d8:	beq	1b720 <ftello64@plt+0x79cc>
   1b6dc:	ldr	r1, [r2]
   1b6e0:	b	1b6f0 <ftello64@plt+0x799c>
   1b6e4:	ldr	r3, [r3]
   1b6e8:	cmp	r3, #0
   1b6ec:	beq	1b720 <ftello64@plt+0x79cc>
   1b6f0:	ldr	r2, [r3, #4]
   1b6f4:	cmp	r2, r1
   1b6f8:	bne	1b6e4 <ftello64@plt+0x7990>
   1b6fc:	ldr	r0, [r3, #8]
   1b700:	ldr	r2, [r5, #4]
   1b704:	cmp	r0, r2
   1b708:	bne	1b6e4 <ftello64@plt+0x7990>
   1b70c:	ldr	r1, [r3, #12]
   1b710:	mov	r0, r8
   1b714:	bl	17c74 <ftello64@plt+0x3f20>
   1b718:	mov	r5, #0
   1b71c:	b	1b7dc <ftello64@plt+0x7a88>
   1b720:	mov	r4, r3
   1b724:	mov	r9, #0
   1b728:	mov	r1, r9
   1b72c:	mov	r2, #76	; 0x4c
   1b730:	add	r0, sp, #24
   1b734:	str	r9, [sp, #12]
   1b738:	str	r9, [sp, #16]
   1b73c:	bl	13904 <memset@plt>
   1b740:	mov	r3, #1
   1b744:	cmp	r6, r9
   1b748:	str	r3, [sp, #20]
   1b74c:	str	r3, [sp, #36]	; 0x24
   1b750:	beq	1b7f8 <ftello64@plt+0x7aa4>
   1b754:	ldr	r3, [r6, #20]
   1b758:	cmp	r3, r9
   1b75c:	beq	1b7f8 <ftello64@plt+0x7aa4>
   1b760:	str	r9, [r6, #20]
   1b764:	mov	r0, r3
   1b768:	str	r3, [sp, #32]
   1b76c:	bl	2002c <ftello64@plt+0xc2d8>
   1b770:	ldrb	ip, [r8, #33]	; 0x21
   1b774:	ldr	r3, [r5]
   1b778:	ldr	r2, [r5, #4]
   1b77c:	add	r1, sp, #16
   1b780:	mov	r0, #1
   1b784:	str	r1, [sp]
   1b788:	str	ip, [sp, #28]
   1b78c:	str	r3, [sp, #72]	; 0x48
   1b790:	mov	ip, #8
   1b794:	str	r2, [sp, #76]	; 0x4c
   1b798:	str	r0, [sp, #48]	; 0x30
   1b79c:	add	r1, sp, #20
   1b7a0:	add	r3, sp, #12
   1b7a4:	mov	r2, #0
   1b7a8:	mov	r0, r6
   1b7ac:	str	ip, [sp, #52]	; 0x34
   1b7b0:	bl	1aae8 <ftello64@plt+0x6d94>
   1b7b4:	cmp	r0, #0
   1b7b8:	beq	1b860 <ftello64@plt+0x7b0c>
   1b7bc:	add	r1, sp, #20
   1b7c0:	mov	r0, r6
   1b7c4:	bl	1b658 <ftello64@plt+0x7904>
   1b7c8:	ldr	r0, [sp, #12]
   1b7cc:	bl	24498 <ftello64@plt+0x10744>
   1b7d0:	mov	r5, #9
   1b7d4:	cmp	r4, #0
   1b7d8:	bne	1b854 <ftello64@plt+0x7b00>
   1b7dc:	ldr	r2, [sp, #100]	; 0x64
   1b7e0:	ldr	r3, [r7]
   1b7e4:	mov	r0, r5
   1b7e8:	cmp	r2, r3
   1b7ec:	bne	1b894 <ftello64@plt+0x7b40>
   1b7f0:	add	sp, sp, #108	; 0x6c
   1b7f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b7f8:	bl	1f600 <ftello64@plt+0xb8ac>
   1b7fc:	cmp	r0, #0
   1b800:	str	r0, [sp, #32]
   1b804:	bne	1b770 <ftello64@plt+0x7a1c>
   1b808:	bl	1385c <gpg_err_code_from_syserror@plt>
   1b80c:	cmp	r0, #0
   1b810:	uxthne	r0, r0
   1b814:	orrne	r5, r0, #33554432	; 0x2000000
   1b818:	bne	1b7d4 <ftello64@plt+0x7a80>
   1b81c:	b	1b884 <ftello64@plt+0x7b30>
   1b820:	mov	r1, #132	; 0x84
   1b824:	mov	r0, #1
   1b828:	bl	13910 <gcry_calloc@plt>
   1b82c:	subs	r8, r0, #0
   1b830:	movne	r4, #1
   1b834:	bne	1b724 <ftello64@plt+0x79d0>
   1b838:	bl	1385c <gpg_err_code_from_syserror@plt>
   1b83c:	subs	r3, r0, #0
   1b840:	uxthne	r3, r3
   1b844:	orrne	r5, r3, #33554432	; 0x2000000
   1b848:	bne	1b854 <ftello64@plt+0x7b00>
   1b84c:	bl	19608 <ftello64@plt+0x58b4>
   1b850:	mov	r5, r8
   1b854:	mov	r0, r8
   1b858:	bl	18118 <ftello64@plt+0x43c4>
   1b85c:	b	1b7dc <ftello64@plt+0x7a88>
   1b860:	ldr	r2, [sp, #16]
   1b864:	ldr	r1, [sp, #12]
   1b868:	mov	r0, r8
   1b86c:	bl	191dc <ftello64@plt+0x5488>
   1b870:	mov	r0, r6
   1b874:	add	r1, sp, #20
   1b878:	bl	1b658 <ftello64@plt+0x7904>
   1b87c:	ldr	r0, [sp, #12]
   1b880:	bl	24498 <ftello64@plt+0x10744>
   1b884:	mov	r0, r8
   1b888:	bl	19608 <ftello64@plt+0x58b4>
   1b88c:	mov	r5, #0
   1b890:	b	1b7d4 <ftello64@plt+0x7a80>
   1b894:	bl	134b4 <__stack_chk_fail@plt>
   1b898:	andeq	r6, r7, r8, ror #19
   1b89c:	andeq	r7, r7, ip, lsl r2
   1b8a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b8a4:	sub	sp, sp, #8
   1b8a8:	ldr	sl, [pc, #424]	; 1ba58 <ftello64@plt+0x7d04>
   1b8ac:	ldr	r6, [sp, #40]	; 0x28
   1b8b0:	mov	r7, r3
   1b8b4:	cmp	r6, #0
   1b8b8:	ldr	r5, [sl, #4]
   1b8bc:	movne	r3, #0
   1b8c0:	strne	r3, [r6]
   1b8c4:	cmp	r5, #0
   1b8c8:	mov	r9, r0
   1b8cc:	mov	r4, r1
   1b8d0:	mov	r8, r2
   1b8d4:	beq	1b980 <ftello64@plt+0x7c2c>
   1b8d8:	mov	ip, #0
   1b8dc:	ldr	r3, [r5, #4]
   1b8e0:	cmp	r3, #0
   1b8e4:	beq	1b96c <ftello64@plt+0x7c18>
   1b8e8:	ldr	r1, [r4]
   1b8ec:	b	1b8fc <ftello64@plt+0x7ba8>
   1b8f0:	ldr	r3, [r3]
   1b8f4:	cmp	r3, #0
   1b8f8:	beq	1b96c <ftello64@plt+0x7c18>
   1b8fc:	ldr	r2, [r3, #24]
   1b900:	cmp	r2, r1
   1b904:	bne	1b8f0 <ftello64@plt+0x7b9c>
   1b908:	ldr	r0, [r4, #4]
   1b90c:	ldr	r2, [r3, #28]
   1b910:	cmp	r2, r0
   1b914:	bne	1b8f0 <ftello64@plt+0x7b9c>
   1b918:	cmp	r8, #2
   1b91c:	add	r6, r5, #12
   1b920:	beq	1b9f0 <ftello64@plt+0x7c9c>
   1b924:	cmp	r8, #0
   1b928:	bne	1b9d8 <ftello64@plt+0x7c84>
   1b92c:	mov	r0, r4
   1b930:	bl	311f8 <ftello64@plt+0x1d4a4>
   1b934:	mov	r3, r6
   1b938:	ldr	r2, [r5, #8]
   1b93c:	mov	r1, r0
   1b940:	ldr	r0, [pc, #276]	; 1ba5c <ftello64@plt+0x7d08>
   1b944:	bl	54558 <ftello64@plt+0x40804>
   1b948:	mov	r4, r0
   1b94c:	cmp	r7, #0
   1b950:	beq	1b960 <ftello64@plt+0x7c0c>
   1b954:	mov	r0, r4
   1b958:	bl	13814 <strlen@plt>
   1b95c:	str	r0, [r7]
   1b960:	mov	r0, r4
   1b964:	add	sp, sp, #8
   1b968:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b96c:	ldr	r5, [r5]
   1b970:	cmp	r5, #0
   1b974:	bne	1b8dc <ftello64@plt+0x7b88>
   1b978:	cmp	ip, #0
   1b97c:	bne	1b9a8 <ftello64@plt+0x7c54>
   1b980:	mov	r2, r4
   1b984:	mov	r1, #0
   1b988:	mov	r0, r9
   1b98c:	bl	1b6a8 <ftello64@plt+0x7954>
   1b990:	cmp	r0, #0
   1b994:	bne	1b9a8 <ftello64@plt+0x7c54>
   1b998:	ldr	r5, [sl, #4]
   1b99c:	mov	ip, #1
   1b9a0:	cmp	r5, #0
   1b9a4:	bne	1b8dc <ftello64@plt+0x7b88>
   1b9a8:	cmp	r8, #2
   1b9ac:	beq	1ba2c <ftello64@plt+0x7cd8>
   1b9b0:	cmp	r8, #0
   1b9b4:	beq	1ba3c <ftello64@plt+0x7ce8>
   1b9b8:	ldm	r4, {r1, r2}
   1b9bc:	ldr	r0, [pc, #156]	; 1ba60 <ftello64@plt+0x7d0c>
   1b9c0:	bl	54558 <ftello64@plt+0x40804>
   1b9c4:	mov	r4, r0
   1b9c8:	cmp	r6, #0
   1b9cc:	movne	r3, #1
   1b9d0:	strne	r3, [r6]
   1b9d4:	b	1b94c <ftello64@plt+0x7bf8>
   1b9d8:	ldr	r3, [r5, #8]
   1b9dc:	ldr	r0, [pc, #128]	; 1ba64 <ftello64@plt+0x7d10>
   1b9e0:	str	r6, [sp]
   1b9e4:	bl	54558 <ftello64@plt+0x40804>
   1b9e8:	mov	r4, r0
   1b9ec:	b	1b94c <ftello64@plt+0x7bf8>
   1b9f0:	ldr	r0, [r5, #8]
   1b9f4:	cmp	r0, #0
   1b9f8:	moveq	r0, #1
   1b9fc:	bl	131cc <gcry_xmalloc@plt>
   1ba00:	mov	r1, r6
   1ba04:	ldr	r2, [r5, #8]
   1ba08:	mov	r4, r0
   1ba0c:	bl	133e8 <memcpy@plt>
   1ba10:	cmp	r7, #0
   1ba14:	beq	1b960 <ftello64@plt+0x7c0c>
   1ba18:	ldr	r3, [r5, #8]
   1ba1c:	mov	r0, r4
   1ba20:	str	r3, [r7]
   1ba24:	add	sp, sp, #8
   1ba28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba2c:	bl	1874c <ftello64@plt+0x49f8>
   1ba30:	bl	139d0 <gcry_xstrdup@plt>
   1ba34:	mov	r4, r0
   1ba38:	b	1b9c8 <ftello64@plt+0x7c74>
   1ba3c:	mov	r0, r4
   1ba40:	bl	311f8 <ftello64@plt+0x1d4a4>
   1ba44:	mov	r1, r0
   1ba48:	ldr	r0, [pc, #24]	; 1ba68 <ftello64@plt+0x7d14>
   1ba4c:	bl	54558 <ftello64@plt+0x40804>
   1ba50:	mov	r4, r0
   1ba54:	b	1b9c8 <ftello64@plt+0x7c74>
   1ba58:	andeq	r7, r7, ip, lsl r2
   1ba5c:	andeq	ip, r5, r4, lsr sp
   1ba60:	andeq	ip, r5, ip, lsr sp
   1ba64:	andeq	ip, r5, r4, lsr #26
   1ba68:	andeq	ip, r5, ip, asr #26
   1ba6c:	push	{r4, r5, r6, r7, r8, lr}
   1ba70:	mov	r4, #0
   1ba74:	ldr	r5, [pc, #176]	; 1bb2c <ftello64@plt+0x7dd8>
   1ba78:	sub	sp, sp, #96	; 0x60
   1ba7c:	mov	r2, #80	; 0x50
   1ba80:	ldr	r3, [r5]
   1ba84:	mov	r7, r0
   1ba88:	mov	r8, r1
   1ba8c:	add	r0, sp, #12
   1ba90:	mov	r1, r4
   1ba94:	mov	r6, #1
   1ba98:	str	r3, [sp, #92]	; 0x5c
   1ba9c:	str	r4, [sp, #8]
   1baa0:	bl	13904 <memset@plt>
   1baa4:	str	r6, [sp, #28]
   1baa8:	bl	1f600 <ftello64@plt+0xb8ac>
   1baac:	cmp	r0, r4
   1bab0:	str	r0, [sp, #24]
   1bab4:	beq	1bb20 <ftello64@plt+0x7dcc>
   1bab8:	ldr	r1, [r8]
   1babc:	ldr	r0, [r8, #4]
   1bac0:	mov	ip, #8
   1bac4:	mov	r2, r4
   1bac8:	str	r4, [sp]
   1bacc:	add	r3, sp, ip
   1bad0:	str	r1, [sp, #64]	; 0x40
   1bad4:	str	r0, [sp, #68]	; 0x44
   1bad8:	add	r1, sp, #12
   1badc:	mov	r0, r7
   1bae0:	str	ip, [sp, #44]	; 0x2c
   1bae4:	str	r6, [sp, #40]	; 0x28
   1bae8:	bl	1aae8 <ftello64@plt+0x6d94>
   1baec:	add	r1, sp, #12
   1baf0:	mov	r4, r0
   1baf4:	mov	r0, r7
   1baf8:	bl	1b658 <ftello64@plt+0x7904>
   1bafc:	cmp	r4, #0
   1bb00:	bne	1bb20 <ftello64@plt+0x7dcc>
   1bb04:	ldr	r0, [sp, #8]
   1bb08:	ldr	r2, [sp, #92]	; 0x5c
   1bb0c:	ldr	r3, [r5]
   1bb10:	cmp	r2, r3
   1bb14:	bne	1bb28 <ftello64@plt+0x7dd4>
   1bb18:	add	sp, sp, #96	; 0x60
   1bb1c:	pop	{r4, r5, r6, r7, r8, pc}
   1bb20:	mov	r0, #0
   1bb24:	b	1bb08 <ftello64@plt+0x7db4>
   1bb28:	bl	134b4 <__stack_chk_fail@plt>
   1bb2c:	andeq	r6, r7, r8, ror #19
   1bb30:	push	{r4, r5, r6, r7, r8, lr}
   1bb34:	mov	r7, r2
   1bb38:	mov	r6, r0
   1bb3c:	mov	r4, r1
   1bb40:	bl	1ba6c <ftello64@plt+0x7d18>
   1bb44:	subs	r5, r0, #0
   1bb48:	beq	1bc0c <ftello64@plt+0x7eb8>
   1bb4c:	ldr	ip, [r5, #4]
   1bb50:	ldr	r1, [ip, #4]
   1bb54:	ldrb	r0, [r1, #60]	; 0x3c
   1bb58:	tst	r0, #48	; 0x30
   1bb5c:	beq	1bb74 <ftello64@plt+0x7e20>
   1bb60:	mov	r4, #1
   1bb64:	mov	r0, r5
   1bb68:	bl	24498 <ftello64@plt+0x10744>
   1bb6c:	mov	r0, r4
   1bb70:	pop	{r4, r5, r6, r7, r8, pc}
   1bb74:	ldr	r4, [r1, #36]	; 0x24
   1bb78:	cmp	r4, #0
   1bb7c:	bne	1bb60 <ftello64@plt+0x7e0c>
   1bb80:	cmp	r7, #0
   1bb84:	beq	1bbd0 <ftello64@plt+0x7e7c>
   1bb88:	ldr	lr, [ip]
   1bb8c:	mov	r3, r5
   1bb90:	cmp	lr, #13
   1bb94:	beq	1bbb4 <ftello64@plt+0x7e60>
   1bb98:	ldr	r3, [r3]
   1bb9c:	cmp	r3, #0
   1bba0:	beq	1bbf0 <ftello64@plt+0x7e9c>
   1bba4:	ldr	ip, [r3, #4]
   1bba8:	ldr	lr, [ip]
   1bbac:	cmp	lr, #13
   1bbb0:	bne	1bb98 <ftello64@plt+0x7e44>
   1bbb4:	add	r4, r4, #1
   1bbb8:	cmp	r7, r4
   1bbbc:	bne	1bb98 <ftello64@plt+0x7e44>
   1bbc0:	ldr	r3, [ip, #4]
   1bbc4:	ldrb	r3, [r3, #68]	; 0x44
   1bbc8:	tst	r3, #96	; 0x60
   1bbcc:	bne	1bb60 <ftello64@plt+0x7e0c>
   1bbd0:	tst	r0, #2
   1bbd4:	lsrne	r0, r0, #2
   1bbd8:	andne	r4, r0, #1
   1bbdc:	bne	1bb64 <ftello64@plt+0x7e10>
   1bbe0:	mov	r0, r6
   1bbe4:	bl	143c0 <ftello64@plt+0x66c>
   1bbe8:	mov	r4, r0
   1bbec:	b	1bb64 <ftello64@plt+0x7e10>
   1bbf0:	cmp	r4, r7
   1bbf4:	beq	1bbd0 <ftello64@plt+0x7e7c>
   1bbf8:	ldr	r3, [pc, #40]	; 1bc28 <ftello64@plt+0x7ed4>
   1bbfc:	ldr	r2, [pc, #40]	; 1bc2c <ftello64@plt+0x7ed8>
   1bc00:	ldr	r1, [pc, #40]	; 1bc30 <ftello64@plt+0x7edc>
   1bc04:	ldr	r0, [pc, #40]	; 1bc34 <ftello64@plt+0x7ee0>
   1bc08:	bl	4eeac <ftello64@plt+0x3b158>
   1bc0c:	mov	r0, r4
   1bc10:	bl	311f8 <ftello64@plt+0x1d4a4>
   1bc14:	mov	r4, r5
   1bc18:	mov	r1, r0
   1bc1c:	ldr	r0, [pc, #20]	; 1bc38 <ftello64@plt+0x7ee4>
   1bc20:	bl	4eb24 <ftello64@plt+0x3add0>
   1bc24:	b	1bb64 <ftello64@plt+0x7e10>
   1bc28:	ldrdeq	ip, [r5], -r0
   1bc2c:	andeq	r0, r0, pc, lsl #6
   1bc30:	andeq	ip, r5, ip, lsl #13
   1bc34:	andeq	ip, r5, ip, ror sp
   1bc38:	andeq	ip, r5, r4, asr sp
   1bc3c:	push	{r4, r5, r6, r7, r8, lr}
   1bc40:	mov	r7, r0
   1bc44:	ldr	r5, [pc, #284]	; 1bd68 <ftello64@plt+0x8014>
   1bc48:	sub	sp, sp, #104	; 0x68
   1bc4c:	mov	r3, #0
   1bc50:	ldr	r0, [r5]
   1bc54:	mov	r4, #1
   1bc58:	str	r0, [sp, #100]	; 0x64
   1bc5c:	mov	r8, r1
   1bc60:	mov	r6, r2
   1bc64:	mov	r1, r3
   1bc68:	mov	r2, #76	; 0x4c
   1bc6c:	add	r0, sp, #24
   1bc70:	str	r3, [sp, #12]
   1bc74:	str	r3, [sp, #16]
   1bc78:	bl	13904 <memset@plt>
   1bc7c:	str	r4, [sp, #20]
   1bc80:	str	r4, [sp, #36]	; 0x24
   1bc84:	bl	1f600 <ftello64@plt+0xb8ac>
   1bc88:	cmp	r0, #0
   1bc8c:	str	r0, [sp, #32]
   1bc90:	beq	1bd50 <ftello64@plt+0x7ffc>
   1bc94:	ldrb	r3, [r8, #33]	; 0x21
   1bc98:	ldr	r1, [r6]
   1bc9c:	ldr	r0, [r6, #4]
   1bca0:	add	r2, sp, #16
   1bca4:	str	r2, [sp]
   1bca8:	mov	ip, #8
   1bcac:	mov	r2, r4
   1bcb0:	str	r3, [sp, #28]
   1bcb4:	str	r1, [sp, #72]	; 0x48
   1bcb8:	str	r0, [sp, #76]	; 0x4c
   1bcbc:	add	r3, sp, #12
   1bcc0:	add	r1, sp, #20
   1bcc4:	mov	r0, r7
   1bcc8:	str	r4, [sp, #48]	; 0x30
   1bccc:	str	ip, [sp, #52]	; 0x34
   1bcd0:	bl	1aae8 <ftello64@plt+0x6d94>
   1bcd4:	subs	r4, r0, #0
   1bcd8:	beq	1bd0c <ftello64@plt+0x7fb8>
   1bcdc:	mov	r0, r7
   1bce0:	add	r1, sp, #20
   1bce4:	bl	1b658 <ftello64@plt+0x7904>
   1bce8:	ldr	r0, [sp, #12]
   1bcec:	bl	24498 <ftello64@plt+0x10744>
   1bcf0:	ldr	r2, [sp, #100]	; 0x64
   1bcf4:	ldr	r3, [r5]
   1bcf8:	mov	r0, r4
   1bcfc:	cmp	r2, r3
   1bd00:	bne	1bd64 <ftello64@plt+0x8010>
   1bd04:	add	sp, sp, #104	; 0x68
   1bd08:	pop	{r4, r5, r6, r7, r8, pc}
   1bd0c:	ldr	r2, [sp, #16]
   1bd10:	ldr	r1, [sp, #12]
   1bd14:	mov	r0, r8
   1bd18:	bl	191dc <ftello64@plt+0x5488>
   1bd1c:	add	r1, sp, #20
   1bd20:	mov	r0, r7
   1bd24:	bl	1b658 <ftello64@plt+0x7904>
   1bd28:	ldr	r0, [sp, #12]
   1bd2c:	bl	24498 <ftello64@plt+0x10744>
   1bd30:	mov	r0, r4
   1bd34:	mov	r1, r8
   1bd38:	bl	144e8 <ftello64@plt+0x794>
   1bd3c:	subs	r4, r0, #0
   1bd40:	beq	1bcf0 <ftello64@plt+0x7f9c>
   1bd44:	mov	r0, r8
   1bd48:	bl	18020 <ftello64@plt+0x42cc>
   1bd4c:	b	1bcf0 <ftello64@plt+0x7f9c>
   1bd50:	bl	1385c <gpg_err_code_from_syserror@plt>
   1bd54:	subs	r4, r0, #0
   1bd58:	uxthne	r4, r4
   1bd5c:	orrne	r4, r4, #33554432	; 0x2000000
   1bd60:	b	1bcf0 <ftello64@plt+0x7f9c>
   1bd64:	bl	134b4 <__stack_chk_fail@plt>
   1bd68:	andeq	r6, r7, r8, ror #19
   1bd6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd70:	sub	sp, sp, #44	; 0x2c
   1bd74:	ldr	sl, [pc, #616]	; 1bfe4 <ftello64@plt+0x8290>
   1bd78:	str	r3, [sp, #20]
   1bd7c:	ldr	r3, [sp, #88]	; 0x58
   1bd80:	ldr	ip, [sl]
   1bd84:	subs	r9, r1, #0
   1bd88:	mov	r1, #0
   1bd8c:	str	r0, [sp, #8]
   1bd90:	mov	r4, r2
   1bd94:	str	ip, [sp, #36]	; 0x24
   1bd98:	str	r1, [sp, #28]
   1bd9c:	str	r1, [sp, #32]
   1bda0:	ldr	r6, [sp, #84]	; 0x54
   1bda4:	str	r3, [sp, #12]
   1bda8:	ldr	r8, [sp, #92]	; 0x5c
   1bdac:	beq	1befc <ftello64@plt+0x81a8>
   1bdb0:	cmp	r8, r1
   1bdb4:	streq	r8, [r9]
   1bdb8:	bne	1bfd0 <ftello64@plt+0x827c>
   1bdbc:	cmp	r4, #0
   1bdc0:	movne	r3, r4
   1bdc4:	movne	r1, #0
   1bdc8:	bne	1bdd4 <ftello64@plt+0x8080>
   1bdcc:	b	1bf14 <ftello64@plt+0x81c0>
   1bdd0:	mov	r1, r2
   1bdd4:	ldr	r3, [r3]
   1bdd8:	add	r2, r1, #1
   1bddc:	cmp	r3, #0
   1bde0:	bne	1bdd0 <ftello64@plt+0x807c>
   1bde4:	add	r1, r1, r1, lsl #1
   1bde8:	mov	r0, #1
   1bdec:	lsl	r1, r1, #4
   1bdf0:	add	r1, r1, #80	; 0x50
   1bdf4:	str	r2, [sp, #16]
   1bdf8:	bl	13c10 <gcry_xcalloc@plt>
   1bdfc:	mov	r7, #1
   1be00:	ldr	r2, [sp, #16]
   1be04:	mov	r5, r0
   1be08:	add	fp, r0, #32
   1be0c:	str	r2, [r0, #28]
   1be10:	mov	r2, #1
   1be14:	mov	r1, fp
   1be18:	add	r0, r4, #8
   1be1c:	bl	58c44 <ftello64@plt+0x44ef0>
   1be20:	ldr	r3, [fp, #44]	; 0x2c
   1be24:	cmp	r3, #0
   1be28:	strne	r7, [r5]
   1be2c:	cmp	r0, #0
   1be30:	bne	1bf48 <ftello64@plt+0x81f4>
   1be34:	cmp	r6, #0
   1be38:	bne	1be58 <ftello64@plt+0x8104>
   1be3c:	ldr	r3, [fp]
   1be40:	sub	r3, r3, #7
   1be44:	cmp	r3, #4
   1be48:	ldrhi	r3, [pc, #408]	; 1bfe8 <ftello64@plt+0x8294>
   1be4c:	strhi	r3, [fp, #4]
   1be50:	ldrhi	r3, [sp, #8]
   1be54:	strhi	r3, [fp, #8]
   1be58:	ldr	r4, [r4]
   1be5c:	add	fp, fp, #48	; 0x30
   1be60:	cmp	r4, #0
   1be64:	bne	1be10 <ftello64@plt+0x80bc>
   1be68:	ldr	r3, [sp, #80]	; 0x50
   1be6c:	str	r3, [r5, #4]
   1be70:	bl	1f600 <ftello64@plt+0xb8ac>
   1be74:	cmp	r0, #0
   1be78:	str	r0, [r5, #12]
   1be7c:	beq	1bfb8 <ftello64@plt+0x8264>
   1be80:	ldr	r3, [sp, #12]
   1be84:	ldr	r6, [sp, #20]
   1be88:	cmp	r3, #0
   1be8c:	addeq	r3, sp, #28
   1be90:	streq	r3, [sp, #12]
   1be94:	cmp	r6, #0
   1be98:	beq	1bf74 <ftello64@plt+0x8220>
   1be9c:	ldrb	r2, [r6, #33]	; 0x21
   1bea0:	ldr	r7, [sp, #12]
   1bea4:	add	r1, sp, #32
   1bea8:	str	r2, [r5, #8]
   1beac:	mov	r3, r7
   1beb0:	str	r1, [sp]
   1beb4:	ldr	r2, [sp, #80]	; 0x50
   1beb8:	mov	r1, r5
   1bebc:	ldr	r0, [sp, #8]
   1bec0:	bl	1aae8 <ftello64@plt+0x6d94>
   1bec4:	subs	r4, r0, #0
   1bec8:	beq	1bf60 <ftello64@plt+0x820c>
   1becc:	ldr	r0, [sp, #28]
   1bed0:	bl	24498 <ftello64@plt+0x10744>
   1bed4:	cmp	r9, #0
   1bed8:	strne	r5, [r9]
   1bedc:	beq	1bf98 <ftello64@plt+0x8244>
   1bee0:	ldr	r2, [sp, #36]	; 0x24
   1bee4:	ldr	r3, [sl]
   1bee8:	mov	r0, r4
   1beec:	cmp	r2, r3
   1bef0:	bne	1bfcc <ftello64@plt+0x8278>
   1bef4:	add	sp, sp, #44	; 0x2c
   1bef8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1befc:	cmp	r8, #0
   1bf00:	strne	r9, [r8]
   1bf04:	cmp	r4, #0
   1bf08:	movne	r3, r4
   1bf0c:	movne	r1, #0
   1bf10:	bne	1bdd4 <ftello64@plt+0x8080>
   1bf14:	mov	r1, #80	; 0x50
   1bf18:	mov	r0, #1
   1bf1c:	bl	13c10 <gcry_xcalloc@plt>
   1bf20:	mov	r2, #1
   1bf24:	mov	r3, #17
   1bf28:	cmp	r6, #0
   1bf2c:	mov	r5, r0
   1bf30:	strd	r2, [r0, #28]
   1bf34:	ldreq	r3, [pc, #172]	; 1bfe8 <ftello64@plt+0x8294>
   1bf38:	ldreq	r2, [sp, #8]
   1bf3c:	streq	r3, [r0, #36]	; 0x24
   1bf40:	streq	r2, [r0, #40]	; 0x28
   1bf44:	b	1be68 <ftello64@plt+0x8114>
   1bf48:	str	r0, [sp, #8]
   1bf4c:	mov	r0, r5
   1bf50:	bl	13448 <gcry_free@plt>
   1bf54:	ldr	r2, [sp, #8]
   1bf58:	uxth	r4, r2
   1bf5c:	b	1bee0 <ftello64@plt+0x818c>
   1bf60:	ldr	r1, [r7]
   1bf64:	mov	r0, r6
   1bf68:	ldr	r2, [sp, #32]
   1bf6c:	bl	191dc <ftello64@plt+0x5488>
   1bf70:	b	1becc <ftello64@plt+0x8178>
   1bf74:	add	r2, sp, #32
   1bf78:	str	r2, [sp]
   1bf7c:	ldr	r3, [sp, #12]
   1bf80:	ldr	r2, [sp, #80]	; 0x50
   1bf84:	mov	r1, r5
   1bf88:	ldr	r0, [sp, #8]
   1bf8c:	bl	1aae8 <ftello64@plt+0x6d94>
   1bf90:	mov	r4, r0
   1bf94:	b	1becc <ftello64@plt+0x8178>
   1bf98:	cmp	r8, #0
   1bf9c:	ldrne	r3, [r5, #12]
   1bfa0:	strne	r9, [r5, #12]
   1bfa4:	strne	r3, [r8]
   1bfa8:	mov	r1, r5
   1bfac:	ldr	r0, [sp, #8]
   1bfb0:	bl	1b658 <ftello64@plt+0x7904>
   1bfb4:	b	1bee0 <ftello64@plt+0x818c>
   1bfb8:	bl	1385c <gpg_err_code_from_syserror@plt>
   1bfbc:	subs	r4, r0, #0
   1bfc0:	uxthne	r2, r4
   1bfc4:	orrne	r4, r2, #33554432	; 0x2000000
   1bfc8:	b	1bfa8 <ftello64@plt+0x8254>
   1bfcc:	bl	134b4 <__stack_chk_fail@plt>
   1bfd0:	ldr	r3, [pc, #20]	; 1bfec <ftello64@plt+0x8298>
   1bfd4:	ldr	r2, [pc, #20]	; 1bff0 <ftello64@plt+0x829c>
   1bfd8:	ldr	r1, [pc, #20]	; 1bff4 <ftello64@plt+0x82a0>
   1bfdc:	ldr	r0, [pc, #20]	; 1bff8 <ftello64@plt+0x82a4>
   1bfe0:	bl	4eeac <ftello64@plt+0x3b158>
   1bfe4:	andeq	r6, r7, r8, ror #19
   1bfe8:	andeq	fp, r1, r0, lsr fp
   1bfec:	andeq	ip, r5, r0, ror #11
   1bff0:	andeq	r0, r0, r5, asr r3
   1bff4:	andeq	ip, r5, ip, lsl #13
   1bff8:	muleq	r5, r0, sp
   1bffc:	push	{r4, r5, r6, lr}
   1c000:	sub	sp, sp, #24
   1c004:	ldr	r4, [pc, #132]	; 1c090 <ftello64@plt+0x833c>
   1c008:	mov	r2, #0
   1c00c:	mov	r6, r1
   1c010:	ldr	r3, [r4]
   1c014:	str	r2, [sp, #16]
   1c018:	str	r3, [sp, #20]
   1c01c:	mov	r5, r0
   1c020:	bl	1b0ec <ftello64@plt+0x7398>
   1c024:	subs	r1, r0, #0
   1c028:	moveq	r0, r1
   1c02c:	beq	1c03c <ftello64@plt+0x82e8>
   1c030:	add	r0, sp, #16
   1c034:	bl	4a410 <ftello64@plt+0x366bc>
   1c038:	mov	r0, #1
   1c03c:	mov	r1, #0
   1c040:	mov	r2, #1
   1c044:	mov	r3, r6
   1c048:	str	r0, [sp, #4]
   1c04c:	str	r1, [sp, #12]
   1c050:	mov	r0, r5
   1c054:	str	r1, [sp, #8]
   1c058:	str	r2, [sp]
   1c05c:	ldr	r2, [sp, #16]
   1c060:	bl	1bd6c <ftello64@plt+0x8018>
   1c064:	mov	r5, r0
   1c068:	ldr	r0, [sp, #16]
   1c06c:	bl	4a3b8 <ftello64@plt+0x36664>
   1c070:	ldr	r2, [sp, #20]
   1c074:	ldr	r3, [r4]
   1c078:	mov	r0, r5
   1c07c:	cmp	r2, r3
   1c080:	bne	1c08c <ftello64@plt+0x8338>
   1c084:	add	sp, sp, #24
   1c088:	pop	{r4, r5, r6, pc}
   1c08c:	bl	134b4 <__stack_chk_fail@plt>
   1c090:	andeq	r6, r7, r8, ror #19
   1c094:	push	{r4, lr}
   1c098:	sub	sp, sp, #16
   1c09c:	mov	r4, r3
   1c0a0:	ldr	lr, [sp, #24]
   1c0a4:	ldr	ip, [sp, #28]
   1c0a8:	str	lr, [sp]
   1c0ac:	str	ip, [sp, #8]
   1c0b0:	mov	lr, #0
   1c0b4:	mov	ip, #1
   1c0b8:	mov	r3, r2
   1c0bc:	str	lr, [sp, #12]
   1c0c0:	mov	r2, r4
   1c0c4:	str	ip, [sp, #4]
   1c0c8:	bl	1bd6c <ftello64@plt+0x8018>
   1c0cc:	add	sp, sp, #16
   1c0d0:	pop	{r4, pc}
   1c0d4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1c0d8:	sub	sp, sp, #28
   1c0dc:	ldr	r4, [pc, #192]	; 1c1a4 <ftello64@plt+0x8450>
   1c0e0:	ldr	r5, [sp, #56]	; 0x38
   1c0e4:	clz	ip, r3
   1c0e8:	cmp	r5, #0
   1c0ec:	lsr	ip, ip, #5
   1c0f0:	ldr	lr, [r4]
   1c0f4:	moveq	ip, #0
   1c0f8:	cmp	ip, #0
   1c0fc:	mov	ip, #0
   1c100:	mov	r7, r1
   1c104:	mov	r8, r2
   1c108:	str	lr, [sp, #20]
   1c10c:	str	ip, [sp, #16]
   1c110:	mov	r6, r0
   1c114:	ldr	r9, [sp, #60]	; 0x3c
   1c118:	bne	1c188 <ftello64@plt+0x8434>
   1c11c:	cmp	r3, ip
   1c120:	mov	r2, r3
   1c124:	moveq	r0, r3
   1c128:	beq	1c140 <ftello64@plt+0x83ec>
   1c12c:	mov	r1, r3
   1c130:	add	r0, sp, #16
   1c134:	bl	4a410 <ftello64@plt+0x366bc>
   1c138:	ldr	r2, [sp, #16]
   1c13c:	mov	r0, #1
   1c140:	mov	ip, #0
   1c144:	mov	r3, r8
   1c148:	stmib	sp, {r0, r9}
   1c14c:	str	r5, [sp]
   1c150:	mov	r1, r7
   1c154:	str	ip, [sp, #12]
   1c158:	mov	r0, r6
   1c15c:	bl	1bd6c <ftello64@plt+0x8018>
   1c160:	mov	r5, r0
   1c164:	ldr	r0, [sp, #16]
   1c168:	bl	4a3b8 <ftello64@plt+0x36664>
   1c16c:	ldr	r2, [sp, #20]
   1c170:	ldr	r3, [r4]
   1c174:	mov	r0, r5
   1c178:	cmp	r2, r3
   1c17c:	bne	1c1a0 <ftello64@plt+0x844c>
   1c180:	add	sp, sp, #28
   1c184:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1c188:	bl	1b0ec <ftello64@plt+0x7398>
   1c18c:	subs	r1, r0, #0
   1c190:	bne	1c130 <ftello64@plt+0x83dc>
   1c194:	mov	r0, r1
   1c198:	ldr	r2, [sp, #16]
   1c19c:	b	1c140 <ftello64@plt+0x83ec>
   1c1a0:	bl	134b4 <__stack_chk_fail@plt>
   1c1a4:	andeq	r6, r7, r8, ror #19
   1c1a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c1ac:	sub	sp, sp, #116	; 0x74
   1c1b0:	ldr	r4, [pc, #2008]	; 1c990 <ftello64@plt+0x8c3c>
   1c1b4:	ldr	lr, [sp, #156]	; 0x9c
   1c1b8:	adds	ip, r1, #0
   1c1bc:	movne	ip, #1
   1c1c0:	cmp	lr, #0
   1c1c4:	str	ip, [sp, #32]
   1c1c8:	ldr	r4, [r4]
   1c1cc:	moveq	ip, #0
   1c1d0:	mov	r7, r3
   1c1d4:	ldr	r3, [sp, #152]	; 0x98
   1c1d8:	str	lr, [sp, #28]
   1c1dc:	cmp	ip, #0
   1c1e0:	mov	lr, #0
   1c1e4:	str	r2, [sp, #20]
   1c1e8:	str	r4, [sp, #108]	; 0x6c
   1c1ec:	str	lr, [sp, #52]	; 0x34
   1c1f0:	str	r3, [sp, #24]
   1c1f4:	ldr	r8, [sp, #164]	; 0xa4
   1c1f8:	bne	1c900 <ftello64@plt+0x8bac>
   1c1fc:	cmp	r1, #0
   1c200:	strne	ip, [r1]
   1c204:	mov	r9, r0
   1c208:	mov	r0, r7
   1c20c:	mov	r6, r1
   1c210:	bl	5361c <ftello64@plt+0x3f8c8>
   1c214:	cmp	r8, #0
   1c218:	mov	sl, r0
   1c21c:	beq	1c2c4 <ftello64@plt+0x8570>
   1c220:	mov	r1, r7
   1c224:	add	r0, sp, #52	; 0x34
   1c228:	bl	4a410 <ftello64@plt+0x366bc>
   1c22c:	ldr	r3, [sp, #28]
   1c230:	mov	r8, #0
   1c234:	str	r3, [sp, #12]
   1c238:	ldr	r3, [sp, #24]
   1c23c:	str	r8, [sp]
   1c240:	str	r3, [sp, #8]
   1c244:	ldr	r3, [sp, #160]	; 0xa0
   1c248:	ldr	r2, [sp, #52]	; 0x34
   1c24c:	str	r3, [sp, #4]
   1c250:	mov	r1, r6
   1c254:	ldr	r3, [sp, #20]
   1c258:	mov	r0, r9
   1c25c:	bl	1bd6c <ftello64@plt+0x8018>
   1c260:	mov	r4, r0
   1c264:	ldr	r3, [sp, #32]
   1c268:	cmp	r4, #0
   1c26c:	moveq	r3, #0
   1c270:	cmp	r3, #0
   1c274:	bne	1c380 <ftello64@plt+0x862c>
   1c278:	cmp	r6, #0
   1c27c:	beq	1c394 <ftello64@plt+0x8640>
   1c280:	ldr	r3, [r6]
   1c284:	cmp	r3, #0
   1c288:	beq	1c394 <ftello64@plt+0x8640>
   1c28c:	ldr	r2, [r3, #20]
   1c290:	cmp	r2, #0
   1c294:	bne	1c970 <ftello64@plt+0x8c1c>
   1c298:	ldr	r2, [sp, #52]	; 0x34
   1c29c:	str	r8, [r3, #24]
   1c2a0:	str	r2, [r3, #20]
   1c2a4:	ldr	r3, [pc, #1764]	; 1c990 <ftello64@plt+0x8c3c>
   1c2a8:	ldr	r2, [sp, #108]	; 0x6c
   1c2ac:	mov	r0, r4
   1c2b0:	ldr	r3, [r3]
   1c2b4:	cmp	r2, r3
   1c2b8:	bne	1c8fc <ftello64@plt+0x8ba8>
   1c2bc:	add	sp, sp, #116	; 0x74
   1c2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2c4:	ldr	r3, [pc, #1736]	; 1c994 <ftello64@plt+0x8c40>
   1c2c8:	ldr	r5, [r3, #564]	; 0x234
   1c2cc:	cmp	r5, #0
   1c2d0:	beq	1c300 <ftello64@plt+0x85ac>
   1c2d4:	ldr	r3, [r5]
   1c2d8:	cmp	r3, #1
   1c2dc:	bls	1c8c0 <ftello64@plt+0x8b6c>
   1c2e0:	mov	r2, r5
   1c2e4:	b	1c2f4 <ftello64@plt+0x85a0>
   1c2e8:	ldr	r1, [r2]
   1c2ec:	cmp	r1, #1
   1c2f0:	bls	1c3a0 <ftello64@plt+0x864c>
   1c2f4:	ldr	r2, [r2, #8]
   1c2f8:	cmp	r2, #0
   1c2fc:	bne	1c2e8 <ftello64@plt+0x8594>
   1c300:	mov	r1, r7
   1c304:	add	r0, sp, #52	; 0x34
   1c308:	bl	4a410 <ftello64@plt+0x366bc>
   1c30c:	ldr	r2, [sp, #28]
   1c310:	mov	r3, #0
   1c314:	str	r2, [sp, #12]
   1c318:	ldr	r2, [sp, #24]
   1c31c:	str	r3, [sp]
   1c320:	str	r2, [sp, #8]
   1c324:	ldr	r2, [sp, #160]	; 0xa0
   1c328:	ldr	r3, [sp, #20]
   1c32c:	str	r2, [sp, #4]
   1c330:	mov	r1, r6
   1c334:	ldr	r2, [sp, #52]	; 0x34
   1c338:	mov	r0, r9
   1c33c:	bl	1bd6c <ftello64@plt+0x8018>
   1c340:	adds	sl, sl, #0
   1c344:	movne	sl, #1
   1c348:	uxth	r3, r0
   1c34c:	cmp	r3, #9
   1c350:	mov	r4, r0
   1c354:	bne	1c264 <ftello64@plt+0x8510>
   1c358:	cmp	r8, #0
   1c35c:	movne	sl, #0
   1c360:	cmp	sl, #0
   1c364:	beq	1c264 <ftello64@plt+0x8510>
   1c368:	ldr	r3, [pc, #1572]	; 1c994 <ftello64@plt+0x8c40>
   1c36c:	ldr	r5, [r3, #564]	; 0x234
   1c370:	cmp	r5, #0
   1c374:	movne	r3, #1
   1c378:	beq	1c264 <ftello64@plt+0x8510>
   1c37c:	b	1c3b8 <ftello64@plt+0x8664>
   1c380:	mov	r0, r9
   1c384:	ldr	r1, [r6]
   1c388:	bl	1b658 <ftello64@plt+0x7904>
   1c38c:	mov	r3, #0
   1c390:	str	r3, [r6]
   1c394:	ldr	r0, [sp, #52]	; 0x34
   1c398:	bl	4a3b8 <ftello64@plt+0x36664>
   1c39c:	b	1c2a4 <ftello64@plt+0x8550>
   1c3a0:	sub	r3, r3, #1
   1c3a4:	clz	r3, r3
   1c3a8:	lsr	r3, r3, #5
   1c3ac:	cmp	sl, #0
   1c3b0:	movne	r4, #9
   1c3b4:	beq	1c928 <ftello64@plt+0x8bd4>
   1c3b8:	ldr	r8, [pc, #1496]	; 1c998 <ftello64@plt+0x8c44>
   1c3bc:	cmp	r3, #0
   1c3c0:	movne	r3, r6
   1c3c4:	moveq	r3, #0
   1c3c8:	str	r3, [sp, #44]	; 0x2c
   1c3cc:	str	r6, [sp, #36]	; 0x24
   1c3d0:	ldr	sl, [r5]
   1c3d4:	mov	r3, #0
   1c3d8:	str	r3, [sp, #56]	; 0x38
   1c3dc:	cmp	sl, #8
   1c3e0:	ldrls	pc, [pc, sl, lsl #2]
   1c3e4:	b	1c984 <ftello64@plt+0x8c30>
   1c3e8:	andeq	ip, r1, ip, lsl #8
   1c3ec:	andeq	ip, r1, ip, lsr r7
   1c3f0:	strdeq	ip, [r1], -r4
   1c3f4:			; <UNDEFINED> instruction: 0x0001c7bc
   1c3f8:	andeq	ip, r1, r4, lsr #11
   1c3fc:	andeq	ip, r1, r0, lsl #13
   1c400:	andeq	ip, r1, r0, asr #12
   1c404:	andeq	ip, r1, r8, asr #13
   1c408:	andeq	ip, r1, r0, ror #8
   1c40c:	ldr	r6, [pc, #1416]	; 1c99c <ftello64@plt+0x8c48>
   1c410:	mov	fp, #0
   1c414:	mov	r4, #9
   1c418:	mov	r0, fp
   1c41c:	bl	13448 <gcry_free@plt>
   1c420:	uxth	r2, r4
   1c424:	mov	r3, #0
   1c428:	cmp	r2, #9
   1c42c:	str	r3, [sp, #56]	; 0x38
   1c430:	mov	r3, r4
   1c434:	bne	1c578 <ftello64@plt+0x8824>
   1c438:	ldr	r2, [pc, #1364]	; 1c994 <ftello64@plt+0x8c40>
   1c43c:	ldr	r2, [r2]
   1c440:	cmp	r2, #0
   1c444:	bne	1c578 <ftello64@plt+0x8824>
   1c448:	ldr	r5, [r5, #8]
   1c44c:	cmp	r5, #0
   1c450:	bne	1c3d0 <ftello64@plt+0x867c>
   1c454:	ldr	r6, [sp, #36]	; 0x24
   1c458:	mov	r8, sl
   1c45c:	b	1c264 <ftello64@plt+0x8510>
   1c460:	ldr	r3, [r5, #4]
   1c464:	mov	r0, r3
   1c468:	ldr	r6, [r3, #4]
   1c46c:	bl	14404 <ftello64@plt+0x6b0>
   1c470:	ldr	ip, [r8]
   1c474:	add	r3, sp, #60	; 0x3c
   1c478:	add	ip, ip, #1
   1c47c:	str	ip, [r8]
   1c480:	add	r2, sp, #56	; 0x38
   1c484:	mov	r1, r7
   1c488:	str	r0, [sp]
   1c48c:	mov	r0, r9
   1c490:	bl	1443c <ftello64@plt+0x6e8>
   1c494:	ldr	r3, [r8]
   1c498:	ldr	fp, [sp, #56]	; 0x38
   1c49c:	sub	r3, r3, #1
   1c4a0:	str	r3, [r8]
   1c4a4:	subs	r4, r0, #0
   1c4a8:	bne	1c418 <ftello64@plt+0x86c4>
   1c4ac:	cmp	fp, #0
   1c4b0:	beq	1c5f0 <ftello64@plt+0x889c>
   1c4b4:	ldr	r3, [sp, #60]	; 0x3c
   1c4b8:	cmp	r3, #20
   1c4bc:	bhi	1c914 <ftello64@plt+0x8bc0>
   1c4c0:	ldr	r0, [sp, #52]	; 0x34
   1c4c4:	bl	4a3b8 <ftello64@plt+0x36664>
   1c4c8:	mov	r3, #0
   1c4cc:	add	r2, sp, #64	; 0x40
   1c4d0:	ldrd	r0, [sp, #56]	; 0x38
   1c4d4:	str	r3, [sp, #52]	; 0x34
   1c4d8:	bl	531d8 <ftello64@plt+0x3f484>
   1c4dc:	ldr	r3, [pc, #1200]	; 1c994 <ftello64@plt+0x8c40>
   1c4e0:	ldr	r3, [r3]
   1c4e4:	cmp	r3, #0
   1c4e8:	bne	1c7fc <ftello64@plt+0x8aa8>
   1c4ec:	add	r1, sp, #64	; 0x40
   1c4f0:	add	r0, sp, #52	; 0x34
   1c4f4:	bl	4a410 <ftello64@plt+0x366bc>
   1c4f8:	ldr	r0, [sp, #56]	; 0x38
   1c4fc:	bl	13448 <gcry_free@plt>
   1c500:	mov	r3, #0
   1c504:	cmp	r4, #0
   1c508:	str	r3, [sp, #56]	; 0x38
   1c50c:	bne	1c860 <ftello64@plt+0x8b0c>
   1c510:	ldr	fp, [sp, #36]	; 0x24
   1c514:	cmp	fp, #0
   1c518:	beq	1c52c <ftello64@plt+0x87d8>
   1c51c:	ldr	r1, [fp]
   1c520:	mov	r0, r9
   1c524:	bl	1b658 <ftello64@plt+0x7904>
   1c528:	str	r4, [fp]
   1c52c:	ldr	r2, [sp, #28]
   1c530:	mov	r3, #0
   1c534:	str	r2, [sp, #12]
   1c538:	ldr	r2, [sp, #24]
   1c53c:	str	r3, [sp]
   1c540:	str	r2, [sp, #8]
   1c544:	ldr	r2, [sp, #160]	; 0xa0
   1c548:	ldr	r3, [sp, #20]
   1c54c:	str	r2, [sp, #4]
   1c550:	ldr	r1, [sp, #44]	; 0x2c
   1c554:	ldr	r2, [sp, #52]	; 0x34
   1c558:	mov	r0, r9
   1c55c:	bl	1bd6c <ftello64@plt+0x8018>
   1c560:	subs	r4, r0, #0
   1c564:	beq	1c860 <ftello64@plt+0x8b0c>
   1c568:	uxth	r2, r4
   1c56c:	cmp	r2, #9
   1c570:	mov	r3, r4
   1c574:	beq	1c438 <ftello64@plt+0x86e4>
   1c578:	mov	r2, #5
   1c57c:	ldr	r1, [pc, #1052]	; 1c9a0 <ftello64@plt+0x8c4c>
   1c580:	mov	r0, #0
   1c584:	str	r3, [sp, #40]	; 0x28
   1c588:	bl	13484 <dcgettext@plt>
   1c58c:	ldr	r3, [sp, #40]	; 0x28
   1c590:	mov	fp, r0
   1c594:	mov	r0, r3
   1c598:	bl	13b50 <gpg_strerror@plt>
   1c59c:	mov	r3, r0
   1c5a0:	b	1c62c <ftello64@plt+0x88d8>
   1c5a4:	ldr	ip, [r8]
   1c5a8:	add	r3, sp, #60	; 0x3c
   1c5ac:	add	ip, ip, #1
   1c5b0:	str	r3, [sp]
   1c5b4:	mov	r2, #1
   1c5b8:	add	r3, sp, #56	; 0x38
   1c5bc:	mov	r1, r7
   1c5c0:	mov	r0, r9
   1c5c4:	str	ip, [r8]
   1c5c8:	bl	14424 <ftello64@plt+0x6d0>
   1c5cc:	ldr	r3, [r8]
   1c5d0:	ldr	fp, [sp, #56]	; 0x38
   1c5d4:	sub	r3, r3, #1
   1c5d8:	str	r3, [r8]
   1c5dc:	ldr	r6, [pc, #960]	; 1c9a4 <ftello64@plt+0x8c50>
   1c5e0:	subs	r4, r0, #0
   1c5e4:	bne	1c418 <ftello64@plt+0x86c4>
   1c5e8:	cmp	fp, #0
   1c5ec:	bne	1c4b4 <ftello64@plt+0x8760>
   1c5f0:	mov	r0, #0
   1c5f4:	mov	r4, r0
   1c5f8:	bl	13448 <gcry_free@plt>
   1c5fc:	mov	r0, r4
   1c600:	mov	r2, #5
   1c604:	ldr	r1, [pc, #916]	; 1c9a0 <ftello64@plt+0x8c4c>
   1c608:	str	r4, [sp, #56]	; 0x38
   1c60c:	bl	13484 <dcgettext@plt>
   1c610:	mov	r2, #5
   1c614:	ldr	r1, [pc, #908]	; 1c9a8 <ftello64@plt+0x8c54>
   1c618:	mov	fp, r0
   1c61c:	mov	r0, r4
   1c620:	bl	13484 <dcgettext@plt>
   1c624:	mov	r4, #9
   1c628:	mov	r3, r0
   1c62c:	mov	r2, r6
   1c630:	mov	r0, fp
   1c634:	mov	r1, r7
   1c638:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1c63c:	b	1c448 <ftello64@plt+0x86f4>
   1c640:	ldr	ip, [r8]
   1c644:	add	r3, sp, #60	; 0x3c
   1c648:	add	ip, ip, #1
   1c64c:	add	r2, sp, #56	; 0x38
   1c650:	mov	r1, r7
   1c654:	mov	r0, r9
   1c658:	str	ip, [r8]
   1c65c:	bl	14444 <ftello64@plt+0x6f0>
   1c660:	ldr	r3, [r8]
   1c664:	ldr	fp, [sp, #56]	; 0x38
   1c668:	sub	r3, r3, #1
   1c66c:	str	r3, [r8]
   1c670:	ldr	r6, [pc, #820]	; 1c9ac <ftello64@plt+0x8c58>
   1c674:	subs	r4, r0, #0
   1c678:	beq	1c4ac <ftello64@plt+0x8758>
   1c67c:	b	1c418 <ftello64@plt+0x86c4>
   1c680:	ldr	ip, [r8]
   1c684:	add	r3, sp, #60	; 0x3c
   1c688:	add	ip, ip, #1
   1c68c:	str	r3, [sp]
   1c690:	mov	r2, #0
   1c694:	add	r3, sp, #56	; 0x38
   1c698:	mov	r1, r7
   1c69c:	mov	r0, r9
   1c6a0:	str	ip, [r8]
   1c6a4:	bl	14434 <ftello64@plt+0x6e0>
   1c6a8:	ldr	r3, [r8]
   1c6ac:	ldr	fp, [sp, #56]	; 0x38
   1c6b0:	sub	r3, r3, #1
   1c6b4:	str	r3, [r8]
   1c6b8:	ldr	r6, [pc, #752]	; 1c9b0 <ftello64@plt+0x8c5c>
   1c6bc:	subs	r4, r0, #0
   1c6c0:	beq	1c4ac <ftello64@plt+0x8758>
   1c6c4:	b	1c418 <ftello64@plt+0x86c4>
   1c6c8:	mov	r0, r9
   1c6cc:	bl	1440c <ftello64@plt+0x6b8>
   1c6d0:	subs	r6, r0, #0
   1c6d4:	bne	1c814 <ftello64@plt+0x8ac0>
   1c6d8:	ldr	r0, [sp, #56]	; 0x38
   1c6dc:	mov	r4, #9
   1c6e0:	bl	13448 <gcry_free@plt>
   1c6e4:	str	r6, [sp, #56]	; 0x38
   1c6e8:	mov	r3, r4
   1c6ec:	ldr	r6, [pc, #704]	; 1c9b4 <ftello64@plt+0x8c60>
   1c6f0:	b	1c438 <ftello64@plt+0x86e4>
   1c6f4:	ldr	ip, [r8]
   1c6f8:	add	r3, sp, #60	; 0x3c
   1c6fc:	add	ip, ip, #1
   1c700:	str	r3, [sp]
   1c704:	mov	r2, #0
   1c708:	add	r3, sp, #56	; 0x38
   1c70c:	mov	r1, r7
   1c710:	mov	r0, r9
   1c714:	str	ip, [r8]
   1c718:	bl	14424 <ftello64@plt+0x6d0>
   1c71c:	ldr	r3, [r8]
   1c720:	ldr	fp, [sp, #56]	; 0x38
   1c724:	sub	r3, r3, #1
   1c728:	str	r3, [r8]
   1c72c:	ldr	r6, [pc, #644]	; 1c9b8 <ftello64@plt+0x8c64>
   1c730:	subs	r4, r0, #0
   1c734:	beq	1c4ac <ftello64@plt+0x8758>
   1c738:	b	1c418 <ftello64@plt+0x86c4>
   1c73c:	ldr	r4, [sp, #36]	; 0x24
   1c740:	cmp	r4, #0
   1c744:	beq	1c75c <ftello64@plt+0x8a08>
   1c748:	ldr	r1, [r4]
   1c74c:	mov	r0, r9
   1c750:	bl	1b658 <ftello64@plt+0x7904>
   1c754:	mov	r3, #0
   1c758:	str	r3, [r4]
   1c75c:	mov	r1, r7
   1c760:	add	r0, sp, #52	; 0x34
   1c764:	bl	4a410 <ftello64@plt+0x366bc>
   1c768:	ldr	r2, [sp, #28]
   1c76c:	mov	r3, #0
   1c770:	str	r2, [sp, #12]
   1c774:	ldr	r2, [sp, #24]
   1c778:	str	r3, [sp]
   1c77c:	str	r2, [sp, #8]
   1c780:	ldr	r2, [sp, #160]	; 0xa0
   1c784:	ldr	r3, [sp, #20]
   1c788:	str	r2, [sp, #4]
   1c78c:	ldr	r1, [sp, #44]	; 0x2c
   1c790:	ldr	r2, [sp, #52]	; 0x34
   1c794:	mov	r0, r9
   1c798:	bl	1bd6c <ftello64@plt+0x8018>
   1c79c:	ldr	fp, [sp, #56]	; 0x38
   1c7a0:	subs	r4, r0, #0
   1c7a4:	bne	1c80c <ftello64@plt+0x8ab8>
   1c7a8:	cmp	fp, #0
   1c7ac:	beq	1c884 <ftello64@plt+0x8b30>
   1c7b0:	ldr	r6, [pc, #516]	; 1c9bc <ftello64@plt+0x8c68>
   1c7b4:	mov	r4, #1
   1c7b8:	b	1c4b4 <ftello64@plt+0x8760>
   1c7bc:	ldr	ip, [r8]
   1c7c0:	add	r3, sp, #60	; 0x3c
   1c7c4:	add	ip, ip, #1
   1c7c8:	add	r2, sp, #56	; 0x38
   1c7cc:	mov	r1, r7
   1c7d0:	mov	r0, r9
   1c7d4:	str	ip, [r8]
   1c7d8:	bl	1442c <ftello64@plt+0x6d8>
   1c7dc:	ldr	r3, [r8]
   1c7e0:	ldr	fp, [sp, #56]	; 0x38
   1c7e4:	sub	r3, r3, #1
   1c7e8:	str	r3, [r8]
   1c7ec:	ldr	r6, [pc, #460]	; 1c9c0 <ftello64@plt+0x8c6c>
   1c7f0:	subs	r4, r0, #0
   1c7f4:	beq	1c4ac <ftello64@plt+0x8758>
   1c7f8:	b	1c418 <ftello64@plt+0x86c4>
   1c7fc:	add	r1, sp, #64	; 0x40
   1c800:	ldr	r0, [pc, #444]	; 1c9c4 <ftello64@plt+0x8c70>
   1c804:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1c808:	b	1c4ec <ftello64@plt+0x8798>
   1c80c:	ldr	r6, [pc, #424]	; 1c9bc <ftello64@plt+0x8c68>
   1c810:	b	1c418 <ftello64@plt+0x86c4>
   1c814:	ldr	r3, [pc, #376]	; 1c994 <ftello64@plt+0x8c40>
   1c818:	ldr	ip, [r8]
   1c81c:	add	r2, sp, #56	; 0x38
   1c820:	ldr	r3, [r3, #328]	; 0x148
   1c824:	add	ip, ip, #1
   1c828:	str	r3, [sp]
   1c82c:	mov	r1, r7
   1c830:	add	r3, sp, #60	; 0x3c
   1c834:	mov	r0, r9
   1c838:	str	ip, [r8]
   1c83c:	bl	1443c <ftello64@plt+0x6e8>
   1c840:	ldr	r3, [r8]
   1c844:	ldr	fp, [sp, #56]	; 0x38
   1c848:	sub	r3, r3, #1
   1c84c:	str	r3, [r8]
   1c850:	ldr	r6, [pc, #368]	; 1c9c8 <ftello64@plt+0x8c74>
   1c854:	subs	r4, r0, #0
   1c858:	beq	1c4ac <ftello64@plt+0x8758>
   1c85c:	b	1c418 <ftello64@plt+0x86c4>
   1c860:	mov	r4, r6
   1c864:	ldr	r6, [sp, #36]	; 0x24
   1c868:	ldr	r3, [pc, #292]	; 1c994 <ftello64@plt+0x8c40>
   1c86c:	ldr	r3, [r3]
   1c870:	cmp	r3, #0
   1c874:	bne	1c8a0 <ftello64@plt+0x8b4c>
   1c878:	mov	r8, sl
   1c87c:	mov	r4, #0
   1c880:	b	1c278 <ftello64@plt+0x8524>
   1c884:	ldr	r6, [sp, #36]	; 0x24
   1c888:	bl	13448 <gcry_free@plt>
   1c88c:	ldr	r3, [pc, #296]	; 1c9bc <ftello64@plt+0x8c68>
   1c890:	mov	sl, #1
   1c894:	str	fp, [sp, #56]	; 0x38
   1c898:	mov	r4, r3
   1c89c:	b	1c868 <ftello64@plt+0x8b14>
   1c8a0:	mov	r2, #5
   1c8a4:	ldr	r1, [pc, #288]	; 1c9cc <ftello64@plt+0x8c78>
   1c8a8:	mov	r0, #0
   1c8ac:	bl	13484 <dcgettext@plt>
   1c8b0:	mov	r2, r4
   1c8b4:	mov	r1, r7
   1c8b8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1c8bc:	b	1c878 <ftello64@plt+0x8b24>
   1c8c0:	cmp	r3, #0
   1c8c4:	bne	1c8f4 <ftello64@plt+0x8ba0>
   1c8c8:	mov	r3, r5
   1c8cc:	ldr	r3, [r3, #8]
   1c8d0:	cmp	r3, #0
   1c8d4:	beq	1c3ac <ftello64@plt+0x8658>
   1c8d8:	ldr	r2, [r3]
   1c8dc:	cmp	r2, #0
   1c8e0:	beq	1c8cc <ftello64@plt+0x8b78>
   1c8e4:	sub	r3, r2, #1
   1c8e8:	clz	r3, r3
   1c8ec:	lsr	r3, r3, #5
   1c8f0:	b	1c3ac <ftello64@plt+0x8658>
   1c8f4:	mov	r3, #1
   1c8f8:	b	1c3ac <ftello64@plt+0x8658>
   1c8fc:	bl	134b4 <__stack_chk_fail@plt>
   1c900:	ldr	r3, [pc, #200]	; 1c9d0 <ftello64@plt+0x8c7c>
   1c904:	ldr	r2, [pc, #200]	; 1c9d4 <ftello64@plt+0x8c80>
   1c908:	ldr	r1, [pc, #200]	; 1c9d8 <ftello64@plt+0x8c84>
   1c90c:	ldr	r0, [pc, #200]	; 1c9dc <ftello64@plt+0x8c88>
   1c910:	bl	4eeac <ftello64@plt+0x3b158>
   1c914:	ldr	r3, [pc, #180]	; 1c9d0 <ftello64@plt+0x8c7c>
   1c918:	ldr	r2, [pc, #192]	; 1c9e0 <ftello64@plt+0x8c8c>
   1c91c:	ldr	r1, [pc, #180]	; 1c9d8 <ftello64@plt+0x8c84>
   1c920:	ldr	r0, [pc, #188]	; 1c9e4 <ftello64@plt+0x8c90>
   1c924:	bl	4eeac <ftello64@plt+0x3b158>
   1c928:	mov	r1, r7
   1c92c:	add	r0, sp, #52	; 0x34
   1c930:	bl	4a410 <ftello64@plt+0x366bc>
   1c934:	ldr	r3, [sp, #28]
   1c938:	str	sl, [sp]
   1c93c:	str	r3, [sp, #12]
   1c940:	ldr	r3, [sp, #24]
   1c944:	ldr	r2, [sp, #52]	; 0x34
   1c948:	str	r3, [sp, #8]
   1c94c:	ldr	r3, [sp, #160]	; 0xa0
   1c950:	mov	r1, r6
   1c954:	str	r3, [sp, #4]
   1c958:	mov	r0, r9
   1c95c:	ldr	r3, [sp, #20]
   1c960:	bl	1bd6c <ftello64@plt+0x8018>
   1c964:	mov	r8, sl
   1c968:	mov	r4, r0
   1c96c:	b	1c264 <ftello64@plt+0x8510>
   1c970:	ldr	r3, [pc, #88]	; 1c9d0 <ftello64@plt+0x8c7c>
   1c974:	ldr	r2, [pc, #108]	; 1c9e8 <ftello64@plt+0x8c94>
   1c978:	ldr	r1, [pc, #88]	; 1c9d8 <ftello64@plt+0x8c84>
   1c97c:	ldr	r0, [pc, #104]	; 1c9ec <ftello64@plt+0x8c98>
   1c980:	bl	4eeac <ftello64@plt+0x3b158>
   1c984:	mov	fp, #0
   1c988:	ldr	r6, [pc, #96]	; 1c9f0 <ftello64@plt+0x8c9c>
   1c98c:	b	1c418 <ftello64@plt+0x86c4>
   1c990:	andeq	r6, r7, r8, ror #19
   1c994:	andeq	r8, r7, r0, asr r2
   1c998:	andeq	r8, r7, ip, lsr r2
   1c99c:	ldrdeq	ip, [r5], -r8
   1c9a0:	andeq	ip, r5, r4, lsr #29
   1c9a4:			; <UNDEFINED> instruction: 0x0005cdb0
   1c9a8:	andeq	ip, r5, r8, asr #29
   1c9ac:	muleq	r5, ip, sp
   1c9b0:	ldrdeq	ip, [r5], -r4
   1c9b4:	andeq	ip, r5, r0, ror #27
   1c9b8:			; <UNDEFINED> instruction: 0x0005cdbc
   1c9bc:	andeq	ip, r5, r8, asr #27
   1c9c0:			; <UNDEFINED> instruction: 0x0005cdb8
   1c9c4:	andeq	ip, r5, ip, lsr lr
   1c9c8:	andeq	ip, r5, r4, lsr #27
   1c9cc:	andeq	ip, r5, r4, ror #28
   1c9d0:	andeq	ip, r5, ip, ror #11
   1c9d4:	strdeq	r0, [r0], -r7
   1c9d8:	andeq	ip, r5, ip, lsl #13
   1c9dc:	strdeq	ip, [r5], -r8
   1c9e0:			; <UNDEFINED> instruction: 0x000004b7
   1c9e4:	andeq	ip, r5, ip, lsl lr
   1c9e8:	strdeq	r0, [r0], -r4
   1c9ec:	andeq	ip, r5, ip, lsl #29
   1c9f0:	ldrdeq	ip, [r5], -r0
   1c9f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9f8:	mov	r8, r3
   1c9fc:	ldr	r3, [pc, #1736]	; 1d0cc <ftello64@plt+0x9378>
   1ca00:	sub	sp, sp, #348	; 0x15c
   1ca04:	mov	r6, #0
   1ca08:	ldr	r3, [r3]
   1ca0c:	mov	r7, r0
   1ca10:	mov	r0, r8
   1ca14:	mov	sl, r1
   1ca18:	str	r1, [sp, #28]
   1ca1c:	str	r2, [sp, #24]
   1ca20:	str	r3, [sp, #340]	; 0x154
   1ca24:	str	r6, [sp, #36]	; 0x24
   1ca28:	ldr	r9, [sp, #384]	; 0x180
   1ca2c:	ldr	r5, [sp, #388]	; 0x184
   1ca30:	bl	5361c <ftello64@plt+0x3f8c8>
   1ca34:	ldr	r1, [sp, #36]	; 0x24
   1ca38:	cmp	sl, r6
   1ca3c:	strne	r6, [sl]
   1ca40:	cmp	r1, #0
   1ca44:	mov	r4, r0
   1ca48:	beq	1ca78 <ftello64@plt+0x8d24>
   1ca4c:	cmp	r9, #0
   1ca50:	beq	1ca68 <ftello64@plt+0x8d14>
   1ca54:	ldr	r0, [r9]
   1ca58:	bl	24498 <ftello64@plt+0x10744>
   1ca5c:	ldr	r1, [sp, #36]	; 0x24
   1ca60:	mov	r3, #0
   1ca64:	str	r3, [r9]
   1ca68:	mov	r0, r7
   1ca6c:	bl	1b658 <ftello64@plt+0x7904>
   1ca70:	mov	r3, #0
   1ca74:	str	r3, [sp, #36]	; 0x24
   1ca78:	mov	r3, #0
   1ca7c:	str	r3, [sp, #12]
   1ca80:	str	r3, [sp, #4]
   1ca84:	str	r5, [sp, #8]
   1ca88:	mov	r3, r8
   1ca8c:	str	r9, [sp]
   1ca90:	add	r1, sp, #36	; 0x24
   1ca94:	ldr	r2, [sp, #24]
   1ca98:	mov	r0, r7
   1ca9c:	bl	1c1a8 <ftello64@plt+0x8454>
   1caa0:	subs	r3, r0, #0
   1caa4:	str	r3, [sp, #20]
   1caa8:	bne	1d068 <ftello64@plt+0x9314>
   1caac:	cmp	r4, #0
   1cab0:	ldr	r4, [sp, #36]	; 0x24
   1cab4:	beq	1ce40 <ftello64@plt+0x90ec>
   1cab8:	cmp	r4, #0
   1cabc:	beq	1d078 <ftello64@plt+0x9324>
   1cac0:	ldr	r2, [r4, #24]
   1cac4:	cmp	r9, #0
   1cac8:	sub	r3, r2, #1
   1cacc:	clz	r3, r3
   1cad0:	lsr	r3, r3, #5
   1cad4:	moveq	r3, #0
   1cad8:	cmp	r3, #0
   1cadc:	beq	1cb74 <ftello64@plt+0x8e20>
   1cae0:	bl	512dc <ftello64@plt+0x3d588>
   1cae4:	ldr	r1, [r9]
   1cae8:	ldr	r3, [r1, #4]
   1caec:	ldr	r2, [r3, #4]
   1caf0:	ldrb	r3, [r2, #82]	; 0x52
   1caf4:	cmp	r3, #4
   1caf8:	bne	1cb68 <ftello64@plt+0x8e14>
   1cafc:	ldr	r3, [r2, #84]	; 0x54
   1cb00:	add	r3, r3, #10752	; 0x2a00
   1cb04:	add	r3, r3, #48	; 0x30
   1cb08:	cmp	r0, r3
   1cb0c:	bls	1cb68 <ftello64@plt+0x8e14>
   1cb10:	ldr	r3, [r2, #36]	; 0x24
   1cb14:	cmp	r3, #0
   1cb18:	beq	1cf14 <ftello64@plt+0x91c0>
   1cb1c:	ldr	r3, [pc, #1452]	; 1d0d0 <ftello64@plt+0x937c>
   1cb20:	ldr	r3, [r3]
   1cb24:	cmp	r3, #0
   1cb28:	bne	1cf88 <ftello64@plt+0x9234>
   1cb2c:	ldr	r4, [pc, #1440]	; 1d0d4 <ftello64@plt+0x9380>
   1cb30:	mov	r3, #0
   1cb34:	str	r3, [sp]
   1cb38:	ldr	ip, [r4]
   1cb3c:	mov	r2, r3
   1cb40:	add	ip, ip, #1
   1cb44:	str	ip, [r4]
   1cb48:	mov	r1, r8
   1cb4c:	mov	r0, r7
   1cb50:	bl	14434 <ftello64@plt+0x6e0>
   1cb54:	ldr	r3, [r4]
   1cb58:	sub	r3, r3, #1
   1cb5c:	str	r3, [r4]
   1cb60:	subs	r4, r0, #0
   1cb64:	beq	1ce78 <ftello64@plt+0x9124>
   1cb68:	ldr	r4, [sp, #36]	; 0x24
   1cb6c:	cmp	r4, #0
   1cb70:	beq	1cef8 <ftello64@plt+0x91a4>
   1cb74:	mov	r2, #148	; 0x94
   1cb78:	mov	r1, #0
   1cb7c:	add	r0, sp, #44	; 0x2c
   1cb80:	bl	13904 <memset@plt>
   1cb84:	mov	r1, #0
   1cb88:	add	r0, sp, #192	; 0xc0
   1cb8c:	mov	r2, #148	; 0x94
   1cb90:	bl	13904 <memset@plt>
   1cb94:	mov	r1, r4
   1cb98:	add	r3, sp, #40	; 0x28
   1cb9c:	add	r2, sp, #196	; 0xc4
   1cba0:	mov	r0, r7
   1cba4:	bl	1b548 <ftello64@plt+0x77f4>
   1cba8:	subs	r3, r0, #0
   1cbac:	bne	1cdb8 <ftello64@plt+0x9064>
   1cbb0:	ldr	r6, [sp, #40]	; 0x28
   1cbb4:	mov	r1, #14
   1cbb8:	mov	r0, r6
   1cbbc:	str	r3, [sp, #336]	; 0x150
   1cbc0:	bl	2459c <ftello64@plt+0x10848>
   1cbc4:	cmp	r0, #0
   1cbc8:	beq	1cc10 <ftello64@plt+0x8ebc>
   1cbcc:	ldr	r3, [r0, #4]
   1cbd0:	ldr	r3, [r3, #4]
   1cbd4:	ldrb	r2, [r3, #32]
   1cbd8:	tst	r2, #2
   1cbdc:	beq	1cc00 <ftello64@plt+0x8eac>
   1cbe0:	ldrb	r2, [r3, #60]	; 0x3c
   1cbe4:	and	r2, r2, #180	; 0xb4
   1cbe8:	cmp	r2, #128	; 0x80
   1cbec:	bne	1cc00 <ftello64@plt+0x8eac>
   1cbf0:	ldr	r3, [r3]
   1cbf4:	ldr	r2, [sp, #336]	; 0x150
   1cbf8:	cmp	r3, r2
   1cbfc:	strhi	r3, [sp, #336]	; 0x150
   1cc00:	mov	r1, #14
   1cc04:	bl	2459c <ftello64@plt+0x10848>
   1cc08:	cmp	r0, #0
   1cc0c:	bne	1cbcc <ftello64@plt+0x8e78>
   1cc10:	mov	r1, #13
   1cc14:	mov	r0, r6
   1cc18:	bl	2459c <ftello64@plt+0x10848>
   1cc1c:	subs	r5, r0, #0
   1cc20:	bne	1ccd0 <ftello64@plt+0x8f7c>
   1cc24:	b	1cd9c <ftello64@plt+0x9048>
   1cc28:	mov	r0, sl
   1cc2c:	bl	13448 <gcry_free@plt>
   1cc30:	mov	r0, r4
   1cc34:	bl	17f44 <ftello64@plt+0x41f0>
   1cc38:	mov	r3, r4
   1cc3c:	add	r2, sp, #196	; 0xc4
   1cc40:	str	fp, [sp, #4]
   1cc44:	str	fp, [sp]
   1cc48:	mov	r1, r6
   1cc4c:	str	r0, [sp, #328]	; 0x148
   1cc50:	mov	r0, r7
   1cc54:	bl	143d4 <ftello64@plt+0x680>
   1cc58:	ldr	r3, [sp, #44]	; 0x2c
   1cc5c:	mov	r2, #1
   1cc60:	cmp	r3, #0
   1cc64:	str	r2, [sp, #192]	; 0xc0
   1cc68:	and	r0, r0, #15
   1cc6c:	str	r0, [sp, #332]	; 0x14c
   1cc70:	beq	1cd64 <ftello64@plt+0x9010>
   1cc74:	ldr	r3, [sp, #84]	; 0x54
   1cc78:	cmp	r3, #0
   1cc7c:	bne	1cc90 <ftello64@plt+0x8f3c>
   1cc80:	ldrb	r3, [sp, #108]	; 0x6c
   1cc84:	and	r3, r3, #180	; 0xb4
   1cc88:	cmp	r3, #128	; 0x80
   1cc8c:	beq	1cd44 <ftello64@plt+0x8ff0>
   1cc90:	ldr	r3, [sp, #232]	; 0xe8
   1cc94:	cmp	r3, #0
   1cc98:	bne	1ccac <ftello64@plt+0x8f58>
   1cc9c:	ldrb	r3, [sp, #256]	; 0x100
   1cca0:	and	r3, r3, #180	; 0xb4
   1cca4:	cmp	r3, #128	; 0x80
   1cca8:	beq	1cd58 <ftello64@plt+0x9004>
   1ccac:	ldr	r3, [sp, #184]	; 0xb8
   1ccb0:	cmp	r0, r3
   1ccb4:	bhi	1cd64 <ftello64@plt+0x9010>
   1ccb8:	beq	1cd08 <ftello64@plt+0x8fb4>
   1ccbc:	mov	r0, r5
   1ccc0:	mov	r1, #13
   1ccc4:	bl	2459c <ftello64@plt+0x10848>
   1ccc8:	subs	r5, r0, #0
   1cccc:	beq	1cd9c <ftello64@plt+0x9048>
   1ccd0:	ldr	r3, [r5, #4]
   1ccd4:	ldr	r4, [r3, #4]
   1ccd8:	add	r0, r4, #76	; 0x4c
   1ccdc:	bl	53640 <ftello64@plt+0x3f8ec>
   1cce0:	subs	sl, r0, #0
   1cce4:	beq	1ccfc <ftello64@plt+0x8fa8>
   1cce8:	mov	r1, sl
   1ccec:	mov	r0, r8
   1ccf0:	bl	13538 <strcasecmp@plt>
   1ccf4:	subs	fp, r0, #0
   1ccf8:	beq	1cc28 <ftello64@plt+0x8ed4>
   1ccfc:	mov	r0, sl
   1cd00:	bl	13448 <gcry_free@plt>
   1cd04:	b	1ccbc <ftello64@plt+0x8f68>
   1cd08:	ldr	r3, [sp, #232]	; 0xe8
   1cd0c:	cmp	r3, #0
   1cd10:	bne	1ccbc <ftello64@plt+0x8f68>
   1cd14:	ldrb	r3, [sp, #256]	; 0x100
   1cd18:	and	r3, r3, #180	; 0xb4
   1cd1c:	cmp	r3, #128	; 0x80
   1cd20:	bne	1ccbc <ftello64@plt+0x8f68>
   1cd24:	ldrb	r3, [r4, #68]	; 0x44
   1cd28:	tst	r3, #32
   1cd2c:	bne	1ccbc <ftello64@plt+0x8f68>
   1cd30:	ldr	r2, [sp, #188]	; 0xbc
   1cd34:	ldr	r3, [sp, #336]	; 0x150
   1cd38:	cmp	r2, r3
   1cd3c:	bcs	1ccbc <ftello64@plt+0x8f68>
   1cd40:	b	1cd64 <ftello64@plt+0x9010>
   1cd44:	ldr	r3, [sp, #180]	; 0xb4
   1cd48:	ldrb	r3, [r3, #68]	; 0x44
   1cd4c:	tst	r3, #32
   1cd50:	beq	1ccac <ftello64@plt+0x8f58>
   1cd54:	b	1cc90 <ftello64@plt+0x8f3c>
   1cd58:	ldrb	r3, [r4, #68]	; 0x44
   1cd5c:	tst	r3, #32
   1cd60:	bne	1ccac <ftello64@plt+0x8f58>
   1cd64:	ldr	r0, [sp, #40]	; 0x28
   1cd68:	bl	24498 <ftello64@plt+0x10744>
   1cd6c:	add	r0, sp, #48	; 0x30
   1cd70:	bl	18020 <ftello64@plt+0x42cc>
   1cd74:	ldr	r0, [sp, #180]	; 0xb4
   1cd78:	bl	17f8c <ftello64@plt+0x4238>
   1cd7c:	mov	r2, #148	; 0x94
   1cd80:	add	r1, sp, #192	; 0xc0
   1cd84:	add	r0, sp, #44	; 0x2c
   1cd88:	bl	133e8 <memcpy@plt>
   1cd8c:	mov	r3, #0
   1cd90:	ldr	r1, [sp, #36]	; 0x24
   1cd94:	str	r3, [sp, #328]	; 0x148
   1cd98:	b	1cb98 <ftello64@plt+0x8e44>
   1cd9c:	ldr	r0, [sp, #40]	; 0x28
   1cda0:	bl	24498 <ftello64@plt+0x10744>
   1cda4:	add	r0, sp, #196	; 0xc4
   1cda8:	bl	18020 <ftello64@plt+0x42cc>
   1cdac:	ldr	r0, [sp, #328]	; 0x148
   1cdb0:	bl	17f8c <ftello64@plt+0x4238>
   1cdb4:	b	1cd8c <ftello64@plt+0x9038>
   1cdb8:	ldr	r1, [sp, #36]	; 0x24
   1cdbc:	mov	r0, r7
   1cdc0:	bl	1b658 <ftello64@plt+0x7904>
   1cdc4:	mov	r5, #0
   1cdc8:	ldr	r0, [sp, #180]	; 0xb4
   1cdcc:	str	r5, [sp, #36]	; 0x24
   1cdd0:	bl	17f8c <ftello64@plt+0x4238>
   1cdd4:	ldr	r3, [sp, #44]	; 0x2c
   1cdd8:	str	r5, [sp, #180]	; 0xb4
   1cddc:	cmp	r3, r5
   1cde0:	beq	1ce3c <ftello64@plt+0x90e8>
   1cde4:	ldr	r3, [sp, #28]
   1cde8:	orrs	r3, r3, r9
   1cdec:	bne	1cfa4 <ftello64@plt+0x9250>
   1cdf0:	add	r4, sp, #48	; 0x30
   1cdf4:	mov	r5, #0
   1cdf8:	ldr	r0, [sp, #24]
   1cdfc:	cmp	r0, #0
   1ce00:	beq	1d058 <ftello64@plt+0x9304>
   1ce04:	mov	r1, r4
   1ce08:	mov	r2, #132	; 0x84
   1ce0c:	bl	133e8 <memcpy@plt>
   1ce10:	cmp	r5, #0
   1ce14:	ldr	r4, [sp, #36]	; 0x24
   1ce18:	beq	1ce40 <ftello64@plt+0x90ec>
   1ce1c:	cmp	r4, #0
   1ce20:	beq	1cefc <ftello64@plt+0x91a8>
   1ce24:	mov	r1, r4
   1ce28:	mov	r0, r7
   1ce2c:	bl	1b658 <ftello64@plt+0x7904>
   1ce30:	mov	r3, #0
   1ce34:	str	r3, [sp, #36]	; 0x24
   1ce38:	b	1cefc <ftello64@plt+0x91a8>
   1ce3c:	ldr	r4, [sp, #36]	; 0x24
   1ce40:	ldr	r3, [sp, #28]
   1ce44:	cmp	r3, #0
   1ce48:	beq	1d0bc <ftello64@plt+0x9368>
   1ce4c:	cmp	r4, #0
   1ce50:	beq	1d0c4 <ftello64@plt+0x9370>
   1ce54:	str	r4, [r3]
   1ce58:	ldr	r3, [pc, #620]	; 1d0cc <ftello64@plt+0x9378>
   1ce5c:	ldr	r2, [sp, #340]	; 0x154
   1ce60:	ldr	r0, [sp, #20]
   1ce64:	ldr	r3, [r3]
   1ce68:	cmp	r2, r3
   1ce6c:	bne	1d0b8 <ftello64@plt+0x9364>
   1ce70:	add	sp, sp, #348	; 0x15c
   1ce74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce78:	ldr	r3, [sp, #36]	; 0x24
   1ce7c:	cmp	r3, #0
   1ce80:	beq	1cea0 <ftello64@plt+0x914c>
   1ce84:	ldr	r0, [r9]
   1ce88:	bl	24498 <ftello64@plt+0x10744>
   1ce8c:	str	r4, [r9]
   1ce90:	ldr	r1, [sp, #36]	; 0x24
   1ce94:	mov	r0, r7
   1ce98:	bl	1b658 <ftello64@plt+0x7904>
   1ce9c:	str	r4, [sp, #36]	; 0x24
   1cea0:	mov	r3, #0
   1cea4:	str	r3, [sp, #12]
   1cea8:	str	r3, [sp, #4]
   1ceac:	str	r5, [sp, #8]
   1ceb0:	str	r9, [sp]
   1ceb4:	add	r1, sp, #36	; 0x24
   1ceb8:	mov	r3, r8
   1cebc:	ldr	r2, [sp, #24]
   1cec0:	mov	r0, r7
   1cec4:	bl	1c1a8 <ftello64@plt+0x8454>
   1cec8:	cmp	r0, #0
   1cecc:	bne	1d064 <ftello64@plt+0x9310>
   1ced0:	ldr	r4, [sp, #36]	; 0x24
   1ced4:	cmp	r4, #0
   1ced8:	beq	1d078 <ftello64@plt+0x9324>
   1cedc:	ldr	r3, [r4, #24]
   1cee0:	cmp	r3, #1
   1cee4:	bne	1cb74 <ftello64@plt+0x8e20>
   1cee8:	bl	512dc <ftello64@plt+0x3d588>
   1ceec:	ldr	r4, [sp, #36]	; 0x24
   1cef0:	cmp	r4, #0
   1cef4:	bne	1cb74 <ftello64@plt+0x8e20>
   1cef8:	mov	r5, r4
   1cefc:	mov	r4, #0
   1cf00:	mov	r1, r4
   1cf04:	mov	r0, r7
   1cf08:	bl	1b658 <ftello64@plt+0x7904>
   1cf0c:	str	r5, [sp, #20]
   1cf10:	b	1ce58 <ftello64@plt+0x9104>
   1cf14:	mov	r0, r1
   1cf18:	mov	r1, #14
   1cf1c:	bl	2459c <ftello64@plt+0x10848>
   1cf20:	cmp	r0, #0
   1cf24:	beq	1cb68 <ftello64@plt+0x8e14>
   1cf28:	ldr	r4, [sp, #20]
   1cf2c:	ldr	r3, [r0, #4]
   1cf30:	ldr	r2, [r3, #4]
   1cf34:	ldrb	r3, [r2, #32]
   1cf38:	tst	r3, #2
   1cf3c:	beq	1cf60 <ftello64@plt+0x920c>
   1cf40:	ldrb	r3, [r2, #60]	; 0x3c
   1cf44:	and	r3, r3, #180	; 0xb4
   1cf48:	cmp	r3, #128	; 0x80
   1cf4c:	bne	1cf60 <ftello64@plt+0x920c>
   1cf50:	ldr	r3, [r2, #36]	; 0x24
   1cf54:	cmp	r3, #0
   1cf58:	beq	1cb68 <ftello64@plt+0x8e14>
   1cf5c:	mov	r4, #1
   1cf60:	mov	r1, #14
   1cf64:	bl	2459c <ftello64@plt+0x10848>
   1cf68:	cmp	r0, #0
   1cf6c:	bne	1cf2c <ftello64@plt+0x91d8>
   1cf70:	cmp	r4, #0
   1cf74:	beq	1cb68 <ftello64@plt+0x8e14>
   1cf78:	ldr	r3, [pc, #336]	; 1d0d0 <ftello64@plt+0x937c>
   1cf7c:	ldr	r3, [r3]
   1cf80:	cmp	r3, #0
   1cf84:	beq	1cb2c <ftello64@plt+0x8dd8>
   1cf88:	mov	r2, #5
   1cf8c:	ldr	r1, [pc, #324]	; 1d0d8 <ftello64@plt+0x9384>
   1cf90:	mov	r0, #0
   1cf94:	bl	13484 <dcgettext@plt>
   1cf98:	ldr	r1, [pc, #316]	; 1d0dc <ftello64@plt+0x9388>
   1cf9c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1cfa0:	b	1cb2c <ftello64@plt+0x8dd8>
   1cfa4:	mov	r1, #80	; 0x50
   1cfa8:	mov	r0, #1
   1cfac:	bl	13910 <gcry_calloc@plt>
   1cfb0:	cmp	r0, #0
   1cfb4:	mov	r4, r0
   1cfb8:	str	r0, [sp, #36]	; 0x24
   1cfbc:	beq	1d03c <ftello64@plt+0x92e8>
   1cfc0:	bl	1f600 <ftello64@plt+0xb8ac>
   1cfc4:	ldr	r3, [sp, #36]	; 0x24
   1cfc8:	str	r0, [r4, #12]
   1cfcc:	ldr	r3, [r3, #12]
   1cfd0:	cmp	r3, #0
   1cfd4:	beq	1d080 <ftello64@plt+0x932c>
   1cfd8:	add	r4, sp, #48	; 0x30
   1cfdc:	mov	r0, r4
   1cfe0:	bl	31400 <ftello64@plt+0x1d6ac>
   1cfe4:	ldr	r3, [sp, #36]	; 0x24
   1cfe8:	mov	r2, #1
   1cfec:	mov	r1, #8
   1cff0:	str	r2, [r3]
   1cff4:	str	r2, [r3, #28]
   1cff8:	cmp	r9, #0
   1cffc:	ldr	r2, [r0]
   1d000:	str	r2, [r3, #52]	; 0x34
   1d004:	ldr	r2, [r0, #4]
   1d008:	str	r1, [r3, #32]
   1d00c:	str	r2, [r3, #56]	; 0x38
   1d010:	beq	1cdf4 <ftello64@plt+0x90a0>
   1d014:	ldr	r0, [r9]
   1d018:	bl	24498 <ftello64@plt+0x10744>
   1d01c:	str	r5, [r9]
   1d020:	mov	r2, r5
   1d024:	mov	r3, r9
   1d028:	ldr	r1, [sp, #36]	; 0x24
   1d02c:	mov	r0, r7
   1d030:	bl	1b548 <ftello64@plt+0x77f4>
   1d034:	mov	r5, r0
   1d038:	b	1cdf8 <ftello64@plt+0x90a4>
   1d03c:	bl	1385c <gpg_err_code_from_syserror@plt>
   1d040:	cmp	r0, #0
   1d044:	beq	1cdf0 <ftello64@plt+0x909c>
   1d048:	uxth	r0, r0
   1d04c:	orr	r5, r0, #33554432	; 0x2000000
   1d050:	add	r4, sp, #48	; 0x30
   1d054:	b	1cdf8 <ftello64@plt+0x90a4>
   1d058:	mov	r0, r4
   1d05c:	bl	18020 <ftello64@plt+0x42cc>
   1d060:	b	1ce10 <ftello64@plt+0x90bc>
   1d064:	str	r0, [sp, #20]
   1d068:	mov	r0, r7
   1d06c:	ldr	r1, [sp, #36]	; 0x24
   1d070:	bl	1b658 <ftello64@plt+0x7904>
   1d074:	b	1ce58 <ftello64@plt+0x9104>
   1d078:	mov	r5, #0
   1d07c:	b	1cefc <ftello64@plt+0x91a8>
   1d080:	bl	1385c <gpg_err_code_from_syserror@plt>
   1d084:	add	r4, sp, #48	; 0x30
   1d088:	subs	r5, r0, #0
   1d08c:	ldr	r0, [sp, #36]	; 0x24
   1d090:	uxthne	r5, r5
   1d094:	orrne	r5, r5, #33554432	; 0x2000000
   1d098:	bl	13448 <gcry_free@plt>
   1d09c:	ldr	r3, [sp, #28]
   1d0a0:	cmp	r3, #0
   1d0a4:	mov	r3, #0
   1d0a8:	ldrne	r2, [sp, #28]
   1d0ac:	str	r3, [sp, #36]	; 0x24
   1d0b0:	strne	r3, [r2]
   1d0b4:	b	1cdf8 <ftello64@plt+0x90a4>
   1d0b8:	bl	134b4 <__stack_chk_fail@plt>
   1d0bc:	ldr	r5, [sp, #28]
   1d0c0:	b	1cf00 <ftello64@plt+0x91ac>
   1d0c4:	mov	r5, r4
   1d0c8:	b	1cf00 <ftello64@plt+0x91ac>
   1d0cc:	andeq	r6, r7, r8, ror #19
   1d0d0:	andeq	r8, r7, r0, asr r2
   1d0d4:	andeq	r8, r7, ip, lsr r2
   1d0d8:	ldrdeq	ip, [r5], -r8
   1d0dc:	ldrdeq	ip, [r5], -r4
   1d0e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d0e4:	mov	r5, #0
   1d0e8:	ldr	r7, [pc, #340]	; 1d244 <ftello64@plt+0x94f0>
   1d0ec:	sub	sp, sp, #104	; 0x68
   1d0f0:	mov	r4, #1
   1d0f4:	ldr	ip, [r7]
   1d0f8:	mov	r8, r0
   1d0fc:	mov	r6, r1
   1d100:	mov	r9, r2
   1d104:	mov	r1, r5
   1d108:	mov	r2, #76	; 0x4c
   1d10c:	add	r0, sp, #24
   1d110:	mov	sl, r3
   1d114:	str	ip, [sp, #100]	; 0x64
   1d118:	str	r5, [sp, #12]
   1d11c:	str	r5, [sp, #16]
   1d120:	bl	13904 <memset@plt>
   1d124:	str	r4, [sp, #20]
   1d128:	str	r4, [sp, #36]	; 0x24
   1d12c:	bl	1f600 <ftello64@plt+0xb8ac>
   1d130:	cmp	r0, r5
   1d134:	str	r0, [sp, #32]
   1d138:	beq	1d22c <ftello64@plt+0x94d8>
   1d13c:	ldr	r3, [sp, #136]	; 0x88
   1d140:	mov	r1, sl
   1d144:	cmp	r3, #16
   1d148:	moveq	ip, #9
   1d14c:	movne	ip, #10
   1d150:	mov	r3, #28
   1d154:	ldr	r2, [sp, #136]	; 0x88
   1d158:	add	r0, sp, #72	; 0x48
   1d15c:	str	r4, [sp, #48]	; 0x30
   1d160:	str	ip, [sp, #52]	; 0x34
   1d164:	bl	13580 <__memcpy_chk@plt>
   1d168:	cmp	r6, #0
   1d16c:	beq	1d200 <ftello64@plt+0x94ac>
   1d170:	ldrb	ip, [r6, #33]	; 0x21
   1d174:	add	r3, sp, #16
   1d178:	mov	r2, r5
   1d17c:	str	r3, [sp]
   1d180:	add	r1, sp, #20
   1d184:	add	r3, sp, #12
   1d188:	mov	r0, r8
   1d18c:	str	ip, [sp, #28]
   1d190:	bl	1aae8 <ftello64@plt+0x6d94>
   1d194:	subs	r5, r0, #0
   1d198:	beq	1d1cc <ftello64@plt+0x9478>
   1d19c:	ldr	r0, [sp, #12]
   1d1a0:	bl	24498 <ftello64@plt+0x10744>
   1d1a4:	add	r1, sp, #20
   1d1a8:	mov	r0, r8
   1d1ac:	bl	1b658 <ftello64@plt+0x7904>
   1d1b0:	ldr	r2, [sp, #100]	; 0x64
   1d1b4:	ldr	r3, [r7]
   1d1b8:	mov	r0, r5
   1d1bc:	cmp	r2, r3
   1d1c0:	bne	1d240 <ftello64@plt+0x94ec>
   1d1c4:	add	sp, sp, #104	; 0x68
   1d1c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d1cc:	mov	r0, r6
   1d1d0:	ldr	r2, [sp, #16]
   1d1d4:	ldr	r1, [sp, #12]
   1d1d8:	bl	191dc <ftello64@plt+0x5488>
   1d1dc:	cmp	r9, #0
   1d1e0:	moveq	r4, #0
   1d1e4:	cmp	r4, #0
   1d1e8:	ldr	r0, [sp, #12]
   1d1ec:	movne	r3, #0
   1d1f0:	strne	r0, [r9]
   1d1f4:	strne	r3, [sp, #12]
   1d1f8:	movne	r0, r3
   1d1fc:	b	1d1a0 <ftello64@plt+0x944c>
   1d200:	add	r3, sp, #16
   1d204:	str	r3, [sp]
   1d208:	mov	r2, r6
   1d20c:	add	r3, sp, #12
   1d210:	add	r1, sp, #20
   1d214:	mov	r0, r8
   1d218:	bl	1aae8 <ftello64@plt+0x6d94>
   1d21c:	clz	r4, r0
   1d220:	mov	r5, r0
   1d224:	lsr	r4, r4, #5
   1d228:	b	1d1dc <ftello64@plt+0x9488>
   1d22c:	bl	1385c <gpg_err_code_from_syserror@plt>
   1d230:	subs	r5, r0, #0
   1d234:	uxthne	r5, r5
   1d238:	orrne	r5, r5, #33554432	; 0x2000000
   1d23c:	b	1d1b0 <ftello64@plt+0x945c>
   1d240:	bl	134b4 <__stack_chk_fail@plt>
   1d244:	andeq	r6, r7, r8, ror #19
   1d248:	push	{lr}		; (str lr, [sp, #-4]!)
   1d24c:	cmp	r2, #0
   1d250:	ldr	ip, [sp, #4]
   1d254:	movne	lr, #0
   1d258:	strne	lr, [r2]
   1d25c:	bic	lr, ip, #4
   1d260:	cmp	lr, #16
   1d264:	beq	1d270 <ftello64@plt+0x951c>
   1d268:	mov	r0, #1
   1d26c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d270:	str	ip, [sp, #4]
   1d274:	pop	{lr}		; (ldr lr, [sp], #4)
   1d278:	b	1d0e0 <ftello64@plt+0x938c>
   1d27c:	push	{r4, r5, r6, r7, lr}
   1d280:	sub	sp, sp, #20
   1d284:	ldr	r4, [pc, #128]	; 1d30c <ftello64@plt+0x95b8>
   1d288:	mov	r6, r0
   1d28c:	mov	r7, r1
   1d290:	ldr	r3, [r4]
   1d294:	mov	r0, r2
   1d298:	add	r1, sp, #8
   1d29c:	str	r3, [sp, #12]
   1d2a0:	mov	r5, r2
   1d2a4:	bl	26d10 <ftello64@plt+0x12fbc>
   1d2a8:	subs	r3, r0, #0
   1d2ac:	beq	1d2c0 <ftello64@plt+0x956c>
   1d2b0:	ldr	r2, [sp, #8]
   1d2b4:	bic	r1, r2, #4
   1d2b8:	cmp	r1, #16
   1d2bc:	beq	1d2e8 <ftello64@plt+0x9594>
   1d2c0:	add	r2, r5, #4
   1d2c4:	mov	r1, r7
   1d2c8:	mov	r0, r6
   1d2cc:	bl	1b6a8 <ftello64@plt+0x7954>
   1d2d0:	ldr	r2, [sp, #12]
   1d2d4:	ldr	r3, [r4]
   1d2d8:	cmp	r2, r3
   1d2dc:	bne	1d308 <ftello64@plt+0x95b4>
   1d2e0:	add	sp, sp, #20
   1d2e4:	pop	{r4, r5, r6, r7, pc}
   1d2e8:	str	r2, [sp]
   1d2ec:	mov	r1, r7
   1d2f0:	mov	r2, #0
   1d2f4:	mov	r0, r6
   1d2f8:	bl	1d0e0 <ftello64@plt+0x938c>
   1d2fc:	cmp	r0, #0
   1d300:	bne	1d2c0 <ftello64@plt+0x956c>
   1d304:	b	1d2d0 <ftello64@plt+0x957c>
   1d308:	bl	134b4 <__stack_chk_fail@plt>
   1d30c:	andeq	r6, r7, r8, ror #19
   1d310:	push	{r4, r5, r6, lr}
   1d314:	sub	sp, sp, #24
   1d318:	ldr	r4, [pc, #128]	; 1d3a0 <ftello64@plt+0x964c>
   1d31c:	mov	r5, r1
   1d320:	mov	r6, r0
   1d324:	ldr	r3, [r4]
   1d328:	mov	r0, r1
   1d32c:	add	r1, sp, #12
   1d330:	str	r3, [sp, #20]
   1d334:	bl	26d10 <ftello64@plt+0x12fbc>
   1d338:	subs	r3, r0, #0
   1d33c:	beq	1d358 <ftello64@plt+0x9604>
   1d340:	ldr	r2, [sp, #12]
   1d344:	mov	r1, #0
   1d348:	bic	ip, r2, #4
   1d34c:	cmp	ip, #16
   1d350:	str	r1, [sp, #16]
   1d354:	beq	1d37c <ftello64@plt+0x9628>
   1d358:	add	r1, r5, #4
   1d35c:	mov	r0, r6
   1d360:	bl	1ba6c <ftello64@plt+0x7d18>
   1d364:	ldr	r2, [sp, #20]
   1d368:	ldr	r3, [r4]
   1d36c:	cmp	r2, r3
   1d370:	bne	1d39c <ftello64@plt+0x9648>
   1d374:	add	sp, sp, #24
   1d378:	pop	{r4, r5, r6, pc}
   1d37c:	str	r2, [sp]
   1d380:	mov	r0, r6
   1d384:	add	r2, sp, #16
   1d388:	bl	1d0e0 <ftello64@plt+0x938c>
   1d38c:	cmp	r0, #0
   1d390:	ldreq	r0, [sp, #16]
   1d394:	bne	1d358 <ftello64@plt+0x9604>
   1d398:	b	1d364 <ftello64@plt+0x9610>
   1d39c:	bl	134b4 <__stack_chk_fail@plt>
   1d3a0:	andeq	r6, r7, r8, ror #19
   1d3a4:	ldr	r3, [r0, #4]
   1d3a8:	push	{r4, r5, r6, lr}
   1d3ac:	sub	sp, sp, #24
   1d3b0:	ldr	r6, [pc, #176]	; 1d468 <ftello64@plt+0x9714>
   1d3b4:	ldr	r2, [r3]
   1d3b8:	ldr	r1, [r6]
   1d3bc:	cmp	r2, #6
   1d3c0:	str	r1, [sp, #20]
   1d3c4:	bne	1d454 <ftello64@plt+0x9700>
   1d3c8:	mov	r5, r0
   1d3cc:	add	r1, sp, #12
   1d3d0:	ldr	r0, [r3, #4]
   1d3d4:	bl	31330 <ftello64@plt+0x1d5dc>
   1d3d8:	mov	r3, #0
   1d3dc:	str	r3, [sp]
   1d3e0:	mov	r2, #0
   1d3e4:	mov	r1, sp
   1d3e8:	mov	r0, r5
   1d3ec:	bl	24628 <ftello64@plt+0x108d4>
   1d3f0:	cmp	r0, #0
   1d3f4:	beq	1d43c <ftello64@plt+0x96e8>
   1d3f8:	ldr	r2, [r0, #4]
   1d3fc:	ldr	r3, [r2]
   1d400:	bic	r3, r3, #8
   1d404:	cmp	r3, #6
   1d408:	bne	1d3e0 <ftello64@plt+0x968c>
   1d40c:	ldr	r4, [r2, #4]
   1d410:	add	r1, sp, #4
   1d414:	mov	r0, r4
   1d418:	bl	31330 <ftello64@plt+0x1d5dc>
   1d41c:	ldr	r3, [r4, #40]	; 0x28
   1d420:	cmp	r3, #0
   1d424:	bne	1d3e0 <ftello64@plt+0x968c>
   1d428:	ldr	r3, [r4, #44]	; 0x2c
   1d42c:	cmp	r3, #0
   1d430:	ldrdeq	r2, [sp, #12]
   1d434:	strdeq	r2, [r4, #40]	; 0x28
   1d438:	b	1d3e0 <ftello64@plt+0x968c>
   1d43c:	ldr	r2, [sp, #20]
   1d440:	ldr	r3, [r6]
   1d444:	cmp	r2, r3
   1d448:	bne	1d464 <ftello64@plt+0x9710>
   1d44c:	add	sp, sp, #24
   1d450:	pop	{r4, r5, r6, pc}
   1d454:	ldr	r2, [pc, #16]	; 1d46c <ftello64@plt+0x9718>
   1d458:	ldr	r1, [pc, #16]	; 1d470 <ftello64@plt+0x971c>
   1d45c:	ldr	r0, [pc, #16]	; 1d474 <ftello64@plt+0x9720>
   1d460:	bl	4ee84 <ftello64@plt+0x3b130>
   1d464:	bl	134b4 <__stack_chk_fail@plt>
   1d468:	andeq	r6, r7, r8, ror #19
   1d46c:	andeq	ip, r5, r0, lsl #12
   1d470:	muleq	r0, r5, r8
   1d474:	andeq	ip, r5, ip, lsl #13
   1d478:	subs	r3, r1, #0
   1d47c:	bxeq	lr
   1d480:	ldr	r3, [r3, #4]
   1d484:	ldr	r3, [r3]
   1d488:	cmp	r3, #6
   1d48c:	beq	1d498 <ftello64@plt+0x9744>
   1d490:	ldr	r0, [pc, #4]	; 1d49c <ftello64@plt+0x9748>
   1d494:	b	4ec70 <ftello64@plt+0x3af1c>
   1d498:	b	19a5c <ftello64@plt+0x5d08>
   1d49c:	andeq	ip, r5, ip, lsl #30
   1d4a0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d4a4:	sub	sp, sp, #28
   1d4a8:	ldr	r6, [pc, #744]	; 1d798 <ftello64@plt+0x9a44>
   1d4ac:	ldr	r4, [r1]
   1d4b0:	mov	r8, r1
   1d4b4:	ldr	r3, [r6]
   1d4b8:	cmp	r4, #0
   1d4bc:	mov	r7, r0
   1d4c0:	mov	r5, r2
   1d4c4:	str	r3, [sp, #20]
   1d4c8:	beq	1d700 <ftello64@plt+0x99ac>
   1d4cc:	cmp	r5, #0
   1d4d0:	beq	1d72c <ftello64@plt+0x99d8>
   1d4d4:	ldr	r3, [r4]
   1d4d8:	cmp	r3, #0
   1d4dc:	bne	1d6f8 <ftello64@plt+0x99a4>
   1d4e0:	ldr	r0, [r4, #12]
   1d4e4:	ldr	r8, [pc, #688]	; 1d79c <ftello64@plt+0x9a48>
   1d4e8:	cmp	r0, #0
   1d4ec:	beq	1d544 <ftello64@plt+0x97f0>
   1d4f0:	ldr	r3, [r4, #16]
   1d4f4:	cmp	r3, #0
   1d4f8:	beq	1d538 <ftello64@plt+0x97e4>
   1d4fc:	ldr	r1, [r3, #4]
   1d500:	ldr	r2, [r1]
   1d504:	bic	r2, r2, #8
   1d508:	cmp	r2, #6
   1d50c:	bne	1d528 <ftello64@plt+0x97d4>
   1d510:	b	1d68c <ftello64@plt+0x9938>
   1d514:	ldr	r1, [r3, #4]
   1d518:	ldr	r2, [r1]
   1d51c:	bic	r2, r2, #8
   1d520:	cmp	r2, #6
   1d524:	beq	1d688 <ftello64@plt+0x9934>
   1d528:	ldr	r3, [r3]
   1d52c:	cmp	r3, #0
   1d530:	bne	1d514 <ftello64@plt+0x97c0>
   1d534:	str	r3, [r4, #16]
   1d538:	bl	24498 <ftello64@plt+0x10744>
   1d53c:	mov	r3, #0
   1d540:	str	r3, [r4, #12]
   1d544:	mov	r9, #0
   1d548:	ldr	r3, [r4, #4]
   1d54c:	str	r9, [sp, #16]
   1d550:	cmp	r3, #4
   1d554:	ldrls	pc, [pc, r3, lsl #2]
   1d558:	b	1d6c8 <ftello64@plt+0x9974>
   1d55c:	strdeq	sp, [r1], -r0
   1d560:			; <UNDEFINED> instruction: 0x0001d5b4
   1d564:	andeq	sp, r1, r8, asr #11
   1d568:	andeq	sp, r1, r8, lsr r6
   1d56c:	andeq	sp, r1, r0, ror r5
   1d570:	ldr	r1, [r4, #20]
   1d574:	cmp	r1, #0
   1d578:	beq	1d6c0 <ftello64@plt+0x996c>
   1d57c:	add	r3, sp, #16
   1d580:	mov	r2, #0
   1d584:	mov	r0, r7
   1d588:	bl	1b548 <ftello64@plt+0x77f4>
   1d58c:	cmp	r0, #0
   1d590:	beq	1d678 <ftello64@plt+0x9924>
   1d594:	ldr	r0, [sp, #16]
   1d598:	bl	24498 <ftello64@plt+0x10744>
   1d59c:	ldr	r1, [r4, #20]
   1d5a0:	mov	r0, r7
   1d5a4:	str	r9, [sp, #16]
   1d5a8:	bl	1b658 <ftello64@plt+0x7904>
   1d5ac:	str	r9, [r4, #20]
   1d5b0:	b	1d678 <ftello64@plt+0x9924>
   1d5b4:	ldr	r2, [r8, #192]	; 0xc0
   1d5b8:	mov	r3, #2
   1d5bc:	str	r9, [sp, #16]
   1d5c0:	str	r2, [r4, #8]
   1d5c4:	str	r3, [r4, #4]
   1d5c8:	ldr	r3, [r4, #8]
   1d5cc:	cmp	r3, #0
   1d5d0:	beq	1d62c <ftello64@plt+0x98d8>
   1d5d4:	ldr	r2, [r3]
   1d5d8:	str	r2, [r4, #8]
   1d5dc:	ldrb	r2, [r3, #8]
   1d5e0:	cmp	r2, #0
   1d5e4:	bne	1d754 <ftello64@plt+0x9a00>
   1d5e8:	str	r2, [sp, #16]
   1d5ec:	b	1d5c8 <ftello64@plt+0x9874>
   1d5f0:	mov	r0, r7
   1d5f4:	bl	1b0ec <ftello64@plt+0x7398>
   1d5f8:	mov	r3, #1
   1d5fc:	str	r3, [r4, #4]
   1d600:	subs	r3, r0, #0
   1d604:	beq	1d678 <ftello64@plt+0x9924>
   1d608:	ldrb	r2, [r3]
   1d60c:	cmp	r2, #0
   1d610:	beq	1d678 <ftello64@plt+0x9924>
   1d614:	ldr	r0, [sp, #16]
   1d618:	cmp	r0, #0
   1d61c:	beq	1d758 <ftello64@plt+0x9a04>
   1d620:	str	r0, [r4, #12]
   1d624:	str	r0, [r4, #16]
   1d628:	b	1d4e8 <ftello64@plt+0x9794>
   1d62c:	mov	r2, #3
   1d630:	str	r3, [sp, #16]
   1d634:	str	r2, [r4, #4]
   1d638:	mov	r2, #1
   1d63c:	mov	r3, #0
   1d640:	add	r1, sp, #16
   1d644:	str	r1, [sp, #8]
   1d648:	str	r2, [sp, #4]
   1d64c:	str	r2, [sp]
   1d650:	str	r9, [sp, #12]
   1d654:	mov	r2, r3
   1d658:	add	r1, r4, #20
   1d65c:	mov	r0, r7
   1d660:	bl	1bd6c <ftello64@plt+0x8018>
   1d664:	cmp	r0, #0
   1d668:	bne	1d6d8 <ftello64@plt+0x9984>
   1d66c:	ldr	r3, [r4, #4]
   1d670:	add	r3, r3, #1
   1d674:	str	r3, [r4, #4]
   1d678:	ldr	r0, [sp, #16]
   1d67c:	cmp	r0, #0
   1d680:	beq	1d548 <ftello64@plt+0x97f4>
   1d684:	b	1d620 <ftello64@plt+0x98cc>
   1d688:	str	r3, [r4, #16]
   1d68c:	ldr	r1, [r1, #4]
   1d690:	mov	r0, r5
   1d694:	bl	17c74 <ftello64@plt+0x3f20>
   1d698:	ldr	r3, [r4, #16]
   1d69c:	mov	r0, #0
   1d6a0:	ldr	r3, [r3]
   1d6a4:	str	r3, [r4, #16]
   1d6a8:	ldr	r2, [sp, #20]
   1d6ac:	ldr	r3, [r6]
   1d6b0:	cmp	r2, r3
   1d6b4:	bne	1d794 <ftello64@plt+0x9a40>
   1d6b8:	add	sp, sp, #28
   1d6bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d6c0:	mov	r3, #5
   1d6c4:	str	r3, [r4, #4]
   1d6c8:	mov	r3, #1
   1d6cc:	str	r3, [r4]
   1d6d0:	ldr	r0, [pc, #200]	; 1d7a0 <ftello64@plt+0x9a4c>
   1d6d4:	b	1d6a8 <ftello64@plt+0x9954>
   1d6d8:	ldr	r0, [sp, #16]
   1d6dc:	bl	24498 <ftello64@plt+0x10744>
   1d6e0:	ldr	r1, [r4, #20]
   1d6e4:	mov	r0, r7
   1d6e8:	str	r9, [sp, #16]
   1d6ec:	bl	1b658 <ftello64@plt+0x7904>
   1d6f0:	str	r9, [r4, #20]
   1d6f4:	b	1d66c <ftello64@plt+0x9918>
   1d6f8:	ldr	r0, [pc, #160]	; 1d7a0 <ftello64@plt+0x9a4c>
   1d6fc:	b	1d6a8 <ftello64@plt+0x9954>
   1d700:	mov	r1, #24
   1d704:	mov	r0, #1
   1d708:	bl	13910 <gcry_calloc@plt>
   1d70c:	subs	r4, r0, #0
   1d710:	strne	r4, [r8]
   1d714:	bne	1d4cc <ftello64@plt+0x9778>
   1d718:	bl	1385c <gpg_err_code_from_syserror@plt>
   1d71c:	cmp	r0, #0
   1d720:	uxthne	r0, r0
   1d724:	orrne	r0, r0, #33554432	; 0x2000000
   1d728:	b	1d6a8 <ftello64@plt+0x9954>
   1d72c:	ldr	r0, [r4, #12]
   1d730:	bl	24498 <ftello64@plt+0x10744>
   1d734:	mov	r0, r7
   1d738:	ldr	r1, [r4, #20]
   1d73c:	bl	1b658 <ftello64@plt+0x7904>
   1d740:	mov	r0, r4
   1d744:	bl	13448 <gcry_free@plt>
   1d748:	str	r5, [r8]
   1d74c:	mov	r0, r5
   1d750:	b	1d6a8 <ftello64@plt+0x9954>
   1d754:	add	r3, r3, #8
   1d758:	add	r0, r4, #12
   1d75c:	mov	r1, #1
   1d760:	mov	r2, #0
   1d764:	str	r0, [sp, #4]
   1d768:	str	r1, [sp]
   1d76c:	mov	r0, r7
   1d770:	mov	r1, r2
   1d774:	bl	1c0d4 <ftello64@plt+0x8380>
   1d778:	cmp	r0, #0
   1d77c:	ldr	r0, [r4, #12]
   1d780:	streq	r0, [r4, #16]
   1d784:	beq	1d4e8 <ftello64@plt+0x9794>
   1d788:	bl	24498 <ftello64@plt+0x10744>
   1d78c:	str	r9, [r4, #12]
   1d790:	b	1d548 <ftello64@plt+0x97f4>
   1d794:	bl	134b4 <__stack_chk_fail@plt>
   1d798:	andeq	r6, r7, r8, ror #19
   1d79c:	andeq	r8, r7, r0, asr r2
   1d7a0:	andeq	r3, r0, #1020	; 0x3fc
   1d7a4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d7a8:	mov	r5, r1
   1d7ac:	ldr	r6, [pc, #444]	; 1d970 <ftello64@plt+0x9c1c>
   1d7b0:	sub	sp, sp, #48	; 0x30
   1d7b4:	mov	r4, #0
   1d7b8:	ldr	r1, [r6]
   1d7bc:	mov	r7, r2
   1d7c0:	mov	r9, r3
   1d7c4:	str	r1, [sp, #44]	; 0x2c
   1d7c8:	str	r4, [sp, #16]
   1d7cc:	mov	sl, r0
   1d7d0:	bl	1b0ec <ftello64@plt+0x7398>
   1d7d4:	subs	r8, r0, #0
   1d7d8:	beq	1d918 <ftello64@plt+0x9bc4>
   1d7dc:	mov	r1, r8
   1d7e0:	add	r0, sp, #16
   1d7e4:	bl	4a410 <ftello64@plt+0x366bc>
   1d7e8:	cmp	r7, r4
   1d7ec:	beq	1d8c8 <ftello64@plt+0x9b74>
   1d7f0:	mov	r0, r8
   1d7f4:	bl	13814 <strlen@plt>
   1d7f8:	ldr	r2, [sp, #16]
   1d7fc:	add	r0, r8, r0
   1d800:	ldrb	r3, [r0, #-1]
   1d804:	cmp	r3, #33	; 0x21
   1d808:	beq	1d8cc <ftello64@plt+0x9b78>
   1d80c:	add	r1, sp, #20
   1d810:	mov	r3, #1
   1d814:	str	r4, [sp, #12]
   1d818:	str	r4, [sp, #4]
   1d81c:	str	r1, [sp, #8]
   1d820:	str	r3, [sp]
   1d824:	mov	r1, r4
   1d828:	mov	r0, sl
   1d82c:	mov	r3, r5
   1d830:	str	r4, [sp, #20]
   1d834:	bl	1bd6c <ftello64@plt+0x8018>
   1d838:	ldr	r4, [sp, #20]
   1d83c:	subs	r8, r0, #0
   1d840:	bne	1d8bc <ftello64@plt+0x9b68>
   1d844:	cmp	r4, #0
   1d848:	beq	1d8bc <ftello64@plt+0x9b68>
   1d84c:	ldr	r2, [r4, #4]
   1d850:	ldr	r3, [r2]
   1d854:	bic	r3, r3, #8
   1d858:	cmp	r3, #6
   1d85c:	bne	1d8ac <ftello64@plt+0x9b58>
   1d860:	ldr	sl, [r2, #4]
   1d864:	ldrsb	r3, [sl, #60]	; 0x3c
   1d868:	cmp	r3, #0
   1d86c:	bge	1d8ac <ftello64@plt+0x9b58>
   1d870:	ldrb	r3, [sl, #32]
   1d874:	ldrb	r2, [r5, #33]	; 0x21
   1d878:	and	r3, r3, r2
   1d87c:	tst	r3, #7
   1d880:	beq	1d8ac <ftello64@plt+0x9b58>
   1d884:	mov	r2, #0
   1d888:	add	r1, sp, #24
   1d88c:	mov	r0, sl
   1d890:	bl	31894 <ftello64@plt+0x1db40>
   1d894:	mov	r2, r9
   1d898:	add	r1, sp, #24
   1d89c:	mov	r0, r7
   1d8a0:	bl	13454 <memcmp@plt>
   1d8a4:	cmp	r0, #0
   1d8a8:	beq	1d950 <ftello64@plt+0x9bfc>
   1d8ac:	ldr	r4, [r4]
   1d8b0:	cmp	r4, #0
   1d8b4:	bne	1d84c <ftello64@plt+0x9af8>
   1d8b8:	ldr	r4, [sp, #20]
   1d8bc:	mov	r0, r4
   1d8c0:	bl	24498 <ftello64@plt+0x10744>
   1d8c4:	b	1d8f4 <ftello64@plt+0x9ba0>
   1d8c8:	ldr	r2, [sp, #16]
   1d8cc:	mov	r1, #0
   1d8d0:	mov	ip, #1
   1d8d4:	mov	r3, r5
   1d8d8:	mov	r0, sl
   1d8dc:	str	r1, [sp, #12]
   1d8e0:	str	r1, [sp, #8]
   1d8e4:	str	r1, [sp, #4]
   1d8e8:	str	ip, [sp]
   1d8ec:	bl	1bd6c <ftello64@plt+0x8018>
   1d8f0:	mov	r8, r0
   1d8f4:	ldr	r0, [sp, #16]
   1d8f8:	bl	4a3b8 <ftello64@plt+0x36664>
   1d8fc:	ldr	r2, [sp, #44]	; 0x2c
   1d900:	ldr	r3, [r6]
   1d904:	mov	r0, r8
   1d908:	cmp	r2, r3
   1d90c:	bne	1d96c <ftello64@plt+0x9c18>
   1d910:	add	sp, sp, #48	; 0x30
   1d914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d918:	cmp	r7, #0
   1d91c:	beq	1d8c8 <ftello64@plt+0x9b74>
   1d920:	bic	r3, r9, #4
   1d924:	cmp	r3, #16
   1d928:	movne	r8, #1
   1d92c:	bne	1d8fc <ftello64@plt+0x9ba8>
   1d930:	mov	r2, r8
   1d934:	str	r9, [sp]
   1d938:	mov	r3, r7
   1d93c:	mov	r1, r5
   1d940:	mov	r0, sl
   1d944:	bl	1d0e0 <ftello64@plt+0x938c>
   1d948:	mov	r8, r0
   1d94c:	b	1d8fc <ftello64@plt+0x9ba8>
   1d950:	mov	r0, r5
   1d954:	bl	18020 <ftello64@plt+0x42cc>
   1d958:	mov	r1, sl
   1d95c:	mov	r0, r5
   1d960:	bl	17c74 <ftello64@plt+0x3f20>
   1d964:	ldr	r4, [sp, #20]
   1d968:	b	1d8bc <ftello64@plt+0x9b68>
   1d96c:	bl	134b4 <__stack_chk_fail@plt>
   1d970:	andeq	r6, r7, r8, ror #19
   1d974:	push	{r4, r5, lr}
   1d978:	sub	sp, sp, #12
   1d97c:	mov	r4, #0
   1d980:	mov	r3, r4
   1d984:	mov	r2, r4
   1d988:	str	r4, [sp]
   1d98c:	bl	1b8a0 <ftello64@plt+0x7b4c>
   1d990:	mov	r5, r0
   1d994:	bl	13814 <strlen@plt>
   1d998:	mov	r2, r4
   1d99c:	mov	r1, r0
   1d9a0:	mov	r0, r5
   1d9a4:	bl	4b4c0 <ftello64@plt+0x3776c>
   1d9a8:	mov	r4, r0
   1d9ac:	mov	r0, r5
   1d9b0:	bl	13448 <gcry_free@plt>
   1d9b4:	mov	r0, r4
   1d9b8:	add	sp, sp, #12
   1d9bc:	pop	{r4, r5, pc}
   1d9c0:	push	{lr}		; (str lr, [sp, #-4]!)
   1d9c4:	sub	sp, sp, #12
   1d9c8:	mov	r3, #0
   1d9cc:	str	r3, [sp]
   1d9d0:	mov	r2, #1
   1d9d4:	bl	1b8a0 <ftello64@plt+0x7b4c>
   1d9d8:	add	sp, sp, #12
   1d9dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d9e0:	push	{lr}		; (str lr, [sp, #-4]!)
   1d9e4:	sub	sp, sp, #12
   1d9e8:	str	r3, [sp]
   1d9ec:	mov	r3, r2
   1d9f0:	mov	r2, #2
   1d9f4:	bl	1b8a0 <ftello64@plt+0x7b4c>
   1d9f8:	add	sp, sp, #12
   1d9fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1da00:	push	{r4, r5, r6, lr}
   1da04:	sub	sp, sp, #16
   1da08:	ldr	r4, [pc, #84]	; 1da64 <ftello64@plt+0x9d10>
   1da0c:	mov	r5, #0
   1da10:	add	r3, sp, #8
   1da14:	ldr	ip, [r4]
   1da18:	str	r5, [sp]
   1da1c:	mov	r2, #2
   1da20:	str	ip, [sp, #12]
   1da24:	bl	1b8a0 <ftello64@plt+0x7b4c>
   1da28:	mov	r2, r5
   1da2c:	ldr	r1, [sp, #8]
   1da30:	mov	r6, r0
   1da34:	bl	4b4c0 <ftello64@plt+0x3776c>
   1da38:	mov	r5, r0
   1da3c:	mov	r0, r6
   1da40:	bl	13448 <gcry_free@plt>
   1da44:	ldr	r2, [sp, #12]
   1da48:	ldr	r3, [r4]
   1da4c:	cmp	r2, r3
   1da50:	bne	1da60 <ftello64@plt+0x9d0c>
   1da54:	mov	r0, r5
   1da58:	add	sp, sp, #16
   1da5c:	pop	{r4, r5, r6, pc}
   1da60:	bl	134b4 <__stack_chk_fail@plt>
   1da64:	andeq	r6, r7, r8, ror #19
   1da68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1da6c:	mov	sl, r0
   1da70:	ldr	r7, [pc, #228]	; 1db5c <ftello64@plt+0x9e08>
   1da74:	sub	sp, sp, #8
   1da78:	mov	r5, r1
   1da7c:	ldr	r6, [r7, #4]
   1da80:	mov	r8, r2
   1da84:	cmp	r6, #0
   1da88:	beq	1db24 <ftello64@plt+0x9dd0>
   1da8c:	mov	r9, #0
   1da90:	ldr	r4, [r6, #4]
   1da94:	cmp	r4, #0
   1da98:	bne	1daac <ftello64@plt+0x9d58>
   1da9c:	b	1daf8 <ftello64@plt+0x9da4>
   1daa0:	ldr	r4, [r4]
   1daa4:	cmp	r4, #0
   1daa8:	beq	1daf8 <ftello64@plt+0x9da4>
   1daac:	mov	r2, #20
   1dab0:	mov	r1, r5
   1dab4:	add	r0, r4, #4
   1dab8:	bl	13454 <memcmp@plt>
   1dabc:	cmp	r0, #0
   1dac0:	bne	1daa0 <ftello64@plt+0x9d4c>
   1dac4:	ldr	r0, [r6, #8]
   1dac8:	cmp	r0, #0
   1dacc:	moveq	r0, #1
   1dad0:	bl	131cc <gcry_xmalloc@plt>
   1dad4:	ldr	r2, [r6, #8]
   1dad8:	add	r1, r6, #12
   1dadc:	mov	r4, r0
   1dae0:	bl	133e8 <memcpy@plt>
   1dae4:	ldr	r3, [r6, #8]
   1dae8:	str	r3, [r8]
   1daec:	mov	r0, r4
   1daf0:	add	sp, sp, #8
   1daf4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1daf8:	ldr	r6, [r6]
   1dafc:	cmp	r6, #0
   1db00:	bne	1da90 <ftello64@plt+0x9d3c>
   1db04:	cmp	r9, #0
   1db08:	beq	1db24 <ftello64@plt+0x9dd0>
   1db0c:	bl	1874c <ftello64@plt+0x49f8>
   1db10:	bl	139d0 <gcry_xstrdup@plt>
   1db14:	mov	r4, r0
   1db18:	bl	13814 <strlen@plt>
   1db1c:	str	r0, [r8]
   1db20:	b	1daec <ftello64@plt+0x9d98>
   1db24:	mov	r3, #20
   1db28:	mov	r2, #0
   1db2c:	str	r3, [sp]
   1db30:	mov	r1, r2
   1db34:	mov	r3, r5
   1db38:	mov	r0, sl
   1db3c:	bl	1d0e0 <ftello64@plt+0x938c>
   1db40:	cmp	r0, #0
   1db44:	bne	1db0c <ftello64@plt+0x9db8>
   1db48:	ldr	r6, [r7, #4]
   1db4c:	mov	r9, #1
   1db50:	cmp	r6, #0
   1db54:	bne	1da90 <ftello64@plt+0x9d3c>
   1db58:	b	1db0c <ftello64@plt+0x9db8>
   1db5c:	andeq	r7, r7, ip, lsl r2
   1db60:	push	{r4, r5, r6, lr}
   1db64:	sub	sp, sp, #8
   1db68:	ldr	r4, [pc, #72]	; 1dbb8 <ftello64@plt+0x9e64>
   1db6c:	mov	r2, sp
   1db70:	ldr	r3, [r4]
   1db74:	str	r3, [sp, #4]
   1db78:	bl	1da68 <ftello64@plt+0x9d14>
   1db7c:	mov	r2, #0
   1db80:	ldr	r1, [sp]
   1db84:	mov	r6, r0
   1db88:	bl	4b4c0 <ftello64@plt+0x3776c>
   1db8c:	mov	r5, r0
   1db90:	mov	r0, r6
   1db94:	bl	13448 <gcry_free@plt>
   1db98:	ldr	r2, [sp, #4]
   1db9c:	ldr	r3, [r4]
   1dba0:	cmp	r2, r3
   1dba4:	bne	1dbb4 <ftello64@plt+0x9e60>
   1dba8:	mov	r0, r5
   1dbac:	add	sp, sp, #8
   1dbb0:	pop	{r4, r5, r6, pc}
   1dbb4:	bl	134b4 <__stack_chk_fail@plt>
   1dbb8:	andeq	r6, r7, r8, ror #19
   1dbbc:	ldr	r0, [r0, #12]
   1dbc0:	bx	lr
   1dbc4:	push	{r4, lr}
   1dbc8:	ldr	r4, [pc, #36]	; 1dbf4 <ftello64@plt+0x9ea0>
   1dbcc:	ldr	r0, [r4, #564]	; 0x234
   1dbd0:	cmp	r0, #0
   1dbd4:	popeq	{r4, pc}
   1dbd8:	ldr	r3, [r0, #8]
   1dbdc:	str	r3, [r4, #564]	; 0x234
   1dbe0:	bl	191b4 <ftello64@plt+0x5460>
   1dbe4:	ldr	r0, [r4, #564]	; 0x234
   1dbe8:	cmp	r0, #0
   1dbec:	bne	1dbd8 <ftello64@plt+0x9e84>
   1dbf0:	pop	{r4, pc}
   1dbf4:	andeq	r8, r7, r0, asr r2
   1dbf8:	ldr	r3, [pc, #580]	; 1de44 <ftello64@plt+0xa0f0>
   1dbfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dc00:	sub	sp, sp, #12
   1dc04:	ldr	r3, [r3]
   1dc08:	ldr	r7, [pc, #568]	; 1de48 <ftello64@plt+0xa0f4>
   1dc0c:	str	r3, [sp, #4]
   1dc10:	bl	139d0 <gcry_xstrdup@plt>
   1dc14:	ldr	r8, [pc, #560]	; 1de4c <ftello64@plt+0xa0f8>
   1dc18:	ldr	r6, [pc, #560]	; 1de50 <ftello64@plt+0xa0fc>
   1dc1c:	ldr	r9, [pc, #560]	; 1de54 <ftello64@plt+0xa100>
   1dc20:	mov	sl, r0
   1dc24:	str	r0, [sp]
   1dc28:	mov	r0, sp
   1dc2c:	bl	2d8e0 <ftello64@plt+0x19b8c>
   1dc30:	subs	r5, r0, #0
   1dc34:	beq	1ddb0 <ftello64@plt+0xa05c>
   1dc38:	ldrb	r3, [r5]
   1dc3c:	cmp	r3, #0
   1dc40:	beq	1dc28 <ftello64@plt+0x9ed4>
   1dc44:	mov	r1, #12
   1dc48:	mov	r0, #1
   1dc4c:	bl	13c10 <gcry_xcalloc@plt>
   1dc50:	mov	r1, r7
   1dc54:	mov	r4, r0
   1dc58:	mov	r0, r5
   1dc5c:	bl	49928 <ftello64@plt+0x35bd4>
   1dc60:	subs	fp, r0, #0
   1dc64:	beq	1dde0 <ftello64@plt+0xa08c>
   1dc68:	mov	r1, r8
   1dc6c:	mov	r0, r5
   1dc70:	bl	49928 <ftello64@plt+0x35bd4>
   1dc74:	cmp	r0, #0
   1dc78:	streq	r0, [r4]
   1dc7c:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dc80:	mov	r1, r9
   1dc84:	mov	r0, r5
   1dc88:	bl	49928 <ftello64@plt+0x35bd4>
   1dc8c:	cmp	r0, #0
   1dc90:	moveq	r3, #1
   1dc94:	streq	r3, [r4]
   1dc98:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dc9c:	ldr	r1, [pc, #436]	; 1de58 <ftello64@plt+0xa104>
   1dca0:	mov	r0, r5
   1dca4:	bl	49928 <ftello64@plt+0x35bd4>
   1dca8:	cmp	r0, #0
   1dcac:	moveq	r3, #6
   1dcb0:	streq	r3, [r4]
   1dcb4:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dcb8:	ldr	r1, [pc, #412]	; 1de5c <ftello64@plt+0xa108>
   1dcbc:	mov	r0, r5
   1dcc0:	bl	49928 <ftello64@plt+0x35bd4>
   1dcc4:	cmp	r0, #0
   1dcc8:	moveq	r3, #7
   1dccc:	streq	r3, [r4]
   1dcd0:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dcd4:	ldr	r1, [pc, #388]	; 1de60 <ftello64@plt+0xa10c>
   1dcd8:	mov	r0, r5
   1dcdc:	bl	49928 <ftello64@plt+0x35bd4>
   1dce0:	cmp	r0, #0
   1dce4:	moveq	r3, #2
   1dce8:	streq	r3, [r4]
   1dcec:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dcf0:	ldr	r1, [pc, #364]	; 1de64 <ftello64@plt+0xa110>
   1dcf4:	mov	r0, r5
   1dcf8:	bl	49928 <ftello64@plt+0x35bd4>
   1dcfc:	cmp	r0, #0
   1dd00:	moveq	r3, #3
   1dd04:	streq	r3, [r4]
   1dd08:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dd0c:	ldr	r1, [pc, #340]	; 1de68 <ftello64@plt+0xa114>
   1dd10:	mov	r0, r5
   1dd14:	bl	49928 <ftello64@plt+0x35bd4>
   1dd18:	cmp	r0, #0
   1dd1c:	moveq	r3, #4
   1dd20:	streq	r3, [r4]
   1dd24:	beq	1dd44 <ftello64@plt+0x9ff0>
   1dd28:	ldr	r1, [pc, #316]	; 1de6c <ftello64@plt+0xa118>
   1dd2c:	mov	r0, r5
   1dd30:	bl	49928 <ftello64@plt+0x35bd4>
   1dd34:	cmp	r0, #0
   1dd38:	bne	1de00 <ftello64@plt+0xa0ac>
   1dd3c:	mov	r3, #5
   1dd40:	str	r3, [r4]
   1dd44:	ldr	r5, [r6, #564]	; 0x234
   1dd48:	cmp	r5, #0
   1dd4c:	beq	1ddf8 <ftello64@plt+0xa0a4>
   1dd50:	ldr	fp, [r4]
   1dd54:	b	1dd68 <ftello64@plt+0xa014>
   1dd58:	ldr	r3, [r5, #8]
   1dd5c:	cmp	r3, #0
   1dd60:	beq	1ddd8 <ftello64@plt+0xa084>
   1dd64:	mov	r5, r3
   1dd68:	ldr	r3, [r5]
   1dd6c:	cmp	r3, fp
   1dd70:	bne	1dd58 <ftello64@plt+0xa004>
   1dd74:	cmp	fp, #8
   1dd78:	bne	1dd98 <ftello64@plt+0xa044>
   1dd7c:	ldr	r2, [r4, #4]
   1dd80:	ldr	r3, [r5, #4]
   1dd84:	ldr	r1, [r2, #4]
   1dd88:	ldr	r0, [r3, #4]
   1dd8c:	bl	1328c <strcmp@plt>
   1dd90:	cmp	r0, #0
   1dd94:	bne	1dd58 <ftello64@plt+0xa004>
   1dd98:	mov	r0, r4
   1dd9c:	bl	191b4 <ftello64@plt+0x5460>
   1dda0:	mov	r0, sp
   1dda4:	bl	2d8e0 <ftello64@plt+0x19b8c>
   1dda8:	subs	r5, r0, #0
   1ddac:	bne	1dc38 <ftello64@plt+0x9ee4>
   1ddb0:	mov	r0, sl
   1ddb4:	bl	13448 <gcry_free@plt>
   1ddb8:	mov	r0, #1
   1ddbc:	ldr	r3, [pc, #128]	; 1de44 <ftello64@plt+0xa0f0>
   1ddc0:	ldr	r2, [sp, #4]
   1ddc4:	ldr	r3, [r3]
   1ddc8:	cmp	r2, r3
   1ddcc:	bne	1de24 <ftello64@plt+0xa0d0>
   1ddd0:	add	sp, sp, #12
   1ddd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ddd8:	str	r4, [r5, #8]
   1dddc:	b	1dc28 <ftello64@plt+0x9ed4>
   1dde0:	mov	r0, r4
   1dde4:	bl	13448 <gcry_free@plt>
   1dde8:	ldr	r0, [r6, #564]	; 0x234
   1ddec:	bl	191b4 <ftello64@plt+0x5460>
   1ddf0:	str	fp, [r6, #564]	; 0x234
   1ddf4:	b	1dc28 <ftello64@plt+0x9ed4>
   1ddf8:	str	r4, [r6, #564]	; 0x234
   1ddfc:	b	1dc28 <ftello64@plt+0x9ed4>
   1de00:	mov	r0, r5
   1de04:	mov	r1, #1
   1de08:	bl	1449c <ftello64@plt+0x748>
   1de0c:	cmp	r0, #0
   1de10:	str	r0, [r4, #4]
   1de14:	beq	1de28 <ftello64@plt+0xa0d4>
   1de18:	mov	r3, #8
   1de1c:	str	r3, [r4]
   1de20:	b	1dd44 <ftello64@plt+0x9ff0>
   1de24:	bl	134b4 <__stack_chk_fail@plt>
   1de28:	mov	r5, r0
   1de2c:	mov	r0, r4
   1de30:	bl	191b4 <ftello64@plt+0x5460>
   1de34:	mov	r0, sl
   1de38:	bl	13448 <gcry_free@plt>
   1de3c:	mov	r0, r5
   1de40:	b	1ddbc <ftello64@plt+0xa068>
   1de44:	andeq	r6, r7, r8, ror #19
   1de48:	andeq	ip, r5, r8, asr #30
   1de4c:	andeq	ip, r5, r0, asr pc
   1de50:	andeq	r8, r7, r0, asr r2
   1de54:	andeq	ip, r5, ip, asr pc
   1de58:	andeq	ip, r5, r4, ror #30
   1de5c:	andeq	ip, r5, r4, lsr #27
   1de60:	andeq	ip, r5, ip, ror #30
   1de64:	andeq	ip, r5, r4, ror pc
   1de68:	andeq	ip, r5, r8, ror pc
   1de6c:	andeq	ip, r5, r0, lsl #31
   1de70:	push	{r4, r5, r6, r7, r8, lr}
   1de74:	mov	r1, #44	; 0x2c
   1de78:	mov	r5, r0
   1de7c:	bl	13838 <strchr@plt>
   1de80:	ldr	r1, [pc, #236]	; 1df74 <ftello64@plt+0xa220>
   1de84:	subs	r8, r0, #0
   1de88:	movne	r3, #0
   1de8c:	strbne	r3, [r8]
   1de90:	mov	r0, r5
   1de94:	bl	49928 <ftello64@plt+0x35bd4>
   1de98:	subs	r4, r0, #0
   1de9c:	beq	1df38 <ftello64@plt+0xa1e4>
   1dea0:	ldr	r1, [pc, #208]	; 1df78 <ftello64@plt+0xa224>
   1dea4:	ldr	r7, [pc, #208]	; 1df7c <ftello64@plt+0xa228>
   1dea8:	mov	r4, #0
   1deac:	b	1deb4 <ftello64@plt+0xa160>
   1deb0:	ldr	r1, [r7, r4, lsl #3]
   1deb4:	mov	r0, r5
   1deb8:	bl	49928 <ftello64@plt+0x35bd4>
   1debc:	subs	r6, r0, #0
   1dec0:	beq	1dee4 <ftello64@plt+0xa190>
   1dec4:	add	r4, r4, #1
   1dec8:	cmp	r4, #8
   1decc:	bne	1deb0 <ftello64@plt+0xa15c>
   1ded0:	cmp	r8, #0
   1ded4:	movne	r3, #44	; 0x2c
   1ded8:	strbne	r3, [r8]
   1dedc:	mov	r0, #0
   1dee0:	pop	{r4, r5, r6, r7, r8, pc}
   1dee4:	ldr	r3, [pc, #148]	; 1df80 <ftello64@plt+0xa22c>
   1dee8:	ldr	r5, [pc, #148]	; 1df84 <ftello64@plt+0xa230>
   1deec:	add	r4, r3, r4, lsl #3
   1def0:	ldr	r3, [r4, #292]	; 0x124
   1def4:	ldr	r0, [r5, #572]	; 0x23c
   1def8:	str	r3, [r5, #568]	; 0x238
   1defc:	bl	13448 <gcry_free@plt>
   1df00:	cmp	r8, #0
   1df04:	str	r6, [r5, #572]	; 0x23c
   1df08:	beq	1df18 <ftello64@plt+0xa1c4>
   1df0c:	ldrb	r3, [r8, #1]
   1df10:	cmp	r3, #0
   1df14:	bne	1df20 <ftello64@plt+0xa1cc>
   1df18:	mov	r0, #1
   1df1c:	pop	{r4, r5, r6, r7, r8, pc}
   1df20:	add	r0, r8, #1
   1df24:	bl	139d0 <gcry_xstrdup@plt>
   1df28:	str	r0, [r5, #572]	; 0x23c
   1df2c:	bl	493b4 <ftello64@plt+0x35660>
   1df30:	mov	r0, #1
   1df34:	pop	{r4, r5, r6, r7, r8, pc}
   1df38:	mov	r2, #5
   1df3c:	ldr	r1, [pc, #68]	; 1df88 <ftello64@plt+0xa234>
   1df40:	bl	13484 <dcgettext@plt>
   1df44:	ldr	r1, [pc, #64]	; 1df8c <ftello64@plt+0xa238>
   1df48:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1df4c:	ldr	r6, [pc, #40]	; 1df7c <ftello64@plt+0xa228>
   1df50:	ldr	r5, [pc, #56]	; 1df90 <ftello64@plt+0xa23c>
   1df54:	ldr	r1, [r6, r4, lsl #3]
   1df58:	mov	r0, r5
   1df5c:	add	r4, r4, #1
   1df60:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1df64:	cmp	r4, #8
   1df68:	bne	1df54 <ftello64@plt+0xa200>
   1df6c:	mov	r0, #1
   1df70:	bl	14378 <ftello64@plt+0x624>
   1df74:	andeq	ip, r5, ip, lsl #31
   1df78:	andeq	ip, r5, r4, lsl #31
   1df7c:	andeq	ip, r5, r4, lsl r6
   1df80:	strdeq	ip, [r5], -r4
   1df84:	andeq	r8, r7, r0, asr r2
   1df88:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   1df8c:			; <UNDEFINED> instruction: 0x0005cfb4
   1df90:	andeq	ip, r5, r4, asr #31
   1df94:	cmp	r0, #7
   1df98:	beq	1dfe4 <ftello64@plt+0xa290>
   1df9c:	mov	r2, #6
   1dfa0:	cmp	r2, r0
   1dfa4:	ldr	r1, [pc, #64]	; 1dfec <ftello64@plt+0xa298>
   1dfa8:	mov	r3, #1
   1dfac:	beq	1dfcc <ftello64@plt+0xa278>
   1dfb0:	add	r3, r3, #1
   1dfb4:	cmp	r3, #8
   1dfb8:	add	r2, r1, r3, lsl #3
   1dfbc:	beq	1dfdc <ftello64@plt+0xa288>
   1dfc0:	ldr	r2, [r2, #4]
   1dfc4:	cmp	r2, r0
   1dfc8:	bne	1dfb0 <ftello64@plt+0xa25c>
   1dfcc:	ldr	r2, [pc, #28]	; 1dff0 <ftello64@plt+0xa29c>
   1dfd0:	add	r3, r2, r3, lsl #3
   1dfd4:	ldr	r0, [r3, #288]	; 0x120
   1dfd8:	bx	lr
   1dfdc:	ldr	r0, [pc, #16]	; 1dff4 <ftello64@plt+0xa2a0>
   1dfe0:	bx	lr
   1dfe4:	ldr	r0, [pc, #12]	; 1dff8 <ftello64@plt+0xa2a4>
   1dfe8:	bx	lr
   1dfec:	andeq	ip, r5, r4, lsl r6
   1dff0:	strdeq	ip, [r5], -r4
   1dff4:	ldrdeq	ip, [r5], -r0
   1dff8:	andeq	ip, r5, r4, lsl #31
   1dffc:	push	{r4, r5, r6, r7, r8, lr}
   1e000:	sub	sp, sp, #56	; 0x38
   1e004:	ldr	r5, [pc, #340]	; 1e160 <ftello64@plt+0xa40c>
   1e008:	mov	r6, r0
   1e00c:	ldr	r3, [r5]
   1e010:	str	r3, [sp, #52]	; 0x34
   1e014:	bl	1f600 <ftello64@plt+0xb8ac>
   1e018:	subs	r4, r0, #0
   1e01c:	beq	1e10c <ftello64@plt+0xa3b8>
   1e020:	mov	r2, #44	; 0x2c
   1e024:	mov	r1, #0
   1e028:	add	r0, sp, #8
   1e02c:	bl	13904 <memset@plt>
   1e030:	ldm	r6, {r1, r2}
   1e034:	mov	r3, #8
   1e038:	str	r3, [sp, #4]
   1e03c:	str	r1, [sp, #24]
   1e040:	str	r2, [sp, #28]
   1e044:	mov	r3, #0
   1e048:	mov	r2, #1
   1e04c:	add	r1, sp, #4
   1e050:	mov	r0, r4
   1e054:	bl	202dc <ftello64@plt+0xc588>
   1e058:	subs	r6, r0, #0
   1e05c:	bne	1e114 <ftello64@plt+0xa3c0>
   1e060:	mov	r1, sp
   1e064:	mov	r0, r4
   1e068:	bl	1f96c <ftello64@plt+0xbc18>
   1e06c:	subs	r7, r0, #0
   1e070:	bne	1e11c <ftello64@plt+0xa3c8>
   1e074:	ldr	r0, [sp]
   1e078:	cmp	r0, #0
   1e07c:	beq	1e0ac <ftello64@plt+0xa358>
   1e080:	ldr	r3, [r0, #8]
   1e084:	tst	r3, #1
   1e088:	mov	r3, r0
   1e08c:	beq	1e0a0 <ftello64@plt+0xa34c>
   1e090:	b	1e0b4 <ftello64@plt+0xa360>
   1e094:	ldr	r2, [r3, #8]
   1e098:	tst	r2, #1
   1e09c:	bne	1e0b4 <ftello64@plt+0xa360>
   1e0a0:	ldr	r3, [r3]
   1e0a4:	cmp	r3, #0
   1e0a8:	bne	1e094 <ftello64@plt+0xa340>
   1e0ac:	bl	24498 <ftello64@plt+0x10744>
   1e0b0:	b	1e044 <ftello64@plt+0xa2f0>
   1e0b4:	ldr	r2, [r3, #4]
   1e0b8:	ldr	r3, [r2]
   1e0bc:	bic	r3, r3, #8
   1e0c0:	cmp	r3, #6
   1e0c4:	bne	1e14c <ftello64@plt+0xa3f8>
   1e0c8:	ldr	r1, [r2, #4]
   1e0cc:	mov	r0, #0
   1e0d0:	bl	144e8 <ftello64@plt+0x794>
   1e0d4:	cmp	r0, #0
   1e0d8:	ldr	r0, [sp]
   1e0dc:	bne	1e0ac <ftello64@plt+0xa358>
   1e0e0:	bl	24498 <ftello64@plt+0x10744>
   1e0e4:	mov	r6, #1
   1e0e8:	mov	r0, r4
   1e0ec:	bl	1f508 <ftello64@plt+0xb7b4>
   1e0f0:	ldr	r2, [sp, #52]	; 0x34
   1e0f4:	ldr	r3, [r5]
   1e0f8:	mov	r0, r6
   1e0fc:	cmp	r2, r3
   1e100:	bne	1e148 <ftello64@plt+0xa3f4>
   1e104:	add	sp, sp, #56	; 0x38
   1e108:	pop	{r4, r5, r6, r7, r8, pc}
   1e10c:	mov	r6, r4
   1e110:	b	1e0f0 <ftello64@plt+0xa39c>
   1e114:	mov	r6, #0
   1e118:	b	1e0e8 <ftello64@plt+0xa394>
   1e11c:	mov	r2, #5
   1e120:	ldr	r1, [pc, #60]	; 1e164 <ftello64@plt+0xa410>
   1e124:	mov	r0, r6
   1e128:	bl	13484 <dcgettext@plt>
   1e12c:	mov	r8, r0
   1e130:	mov	r0, r7
   1e134:	bl	13b50 <gpg_strerror@plt>
   1e138:	mov	r1, r0
   1e13c:	mov	r0, r8
   1e140:	bl	4eb24 <ftello64@plt+0x3add0>
   1e144:	b	1e0e8 <ftello64@plt+0xa394>
   1e148:	bl	134b4 <__stack_chk_fail@plt>
   1e14c:	ldr	r3, [pc, #20]	; 1e168 <ftello64@plt+0xa414>
   1e150:	ldr	r2, [pc, #20]	; 1e16c <ftello64@plt+0xa418>
   1e154:	ldr	r1, [pc, #20]	; 1e170 <ftello64@plt+0xa41c>
   1e158:	ldr	r0, [pc, #20]	; 1e174 <ftello64@plt+0xa420>
   1e15c:	bl	4eeac <ftello64@plt+0x3b158>
   1e160:	andeq	r6, r7, r8, ror #19
   1e164:	andeq	ip, r5, r0, asr #24
   1e168:	andeq	ip, r5, r4, asr r6
   1e16c:	andeq	r1, r0, pc, lsl #2
   1e170:	andeq	ip, r5, ip, lsl #13
   1e174:	andeq	ip, r5, ip, asr #31
   1e178:	push	{r4, r5, r6, r7, r8, lr}
   1e17c:	mov	r4, #0
   1e180:	ldr	r5, [pc, #244]	; 1e27c <ftello64@plt+0xa528>
   1e184:	sub	sp, sp, #16
   1e188:	mov	r7, r1
   1e18c:	ldr	r3, [r5]
   1e190:	str	r4, [r2]
   1e194:	str	r4, [r1]
   1e198:	ldr	r1, [pc, #224]	; 1e280 <ftello64@plt+0xa52c>
   1e19c:	mov	r8, r2
   1e1a0:	str	r3, [sp, #12]
   1e1a4:	bl	13ba4 <fopen64@plt>
   1e1a8:	subs	r6, r0, #0
   1e1ac:	moveq	r4, r6
   1e1b0:	beq	1e1e0 <ftello64@plt+0xa48c>
   1e1b4:	mov	r2, #1
   1e1b8:	str	r2, [r7]
   1e1bc:	add	r0, sp, #4
   1e1c0:	mov	r3, r6
   1e1c4:	mov	r1, #4
   1e1c8:	bl	135ec <fread@plt>
   1e1cc:	cmp	r0, #1
   1e1d0:	beq	1e1fc <ftello64@plt+0xa4a8>
   1e1d4:	mov	r4, #1
   1e1d8:	mov	r0, r6
   1e1dc:	bl	13a00 <fclose@plt>
   1e1e0:	ldr	r2, [sp, #12]
   1e1e4:	ldr	r3, [r5]
   1e1e8:	mov	r0, r4
   1e1ec:	cmp	r2, r3
   1e1f0:	bne	1e278 <ftello64@plt+0xa524>
   1e1f4:	add	sp, sp, #16
   1e1f8:	pop	{r4, r5, r6, r7, r8, pc}
   1e1fc:	ldr	r3, [sp, #4]
   1e200:	ldr	r1, [pc, #124]	; 1e284 <ftello64@plt+0xa530>
   1e204:	ldr	r2, [pc, #124]	; 1e288 <ftello64@plt+0xa534>
   1e208:	cmp	r3, r2
   1e20c:	cmpne	r3, r1
   1e210:	beq	1e1d8 <ftello64@plt+0xa484>
   1e214:	mov	r2, r0
   1e218:	mov	r3, r6
   1e21c:	mov	r1, #4
   1e220:	add	r0, sp, #8
   1e224:	bl	135ec <fread@plt>
   1e228:	cmp	r0, #1
   1e22c:	bne	1e1d4 <ftello64@plt+0xa480>
   1e230:	ldrb	r2, [sp, #8]
   1e234:	cmp	r2, #1
   1e238:	bne	1e1d4 <ftello64@plt+0xa480>
   1e23c:	add	r0, sp, #4
   1e240:	mov	r3, r6
   1e244:	mov	r1, #4
   1e248:	bl	135ec <fread@plt>
   1e24c:	cmp	r0, #1
   1e250:	bne	1e1d4 <ftello64@plt+0xa480>
   1e254:	ldr	r3, [pc, #48]	; 1e28c <ftello64@plt+0xa538>
   1e258:	ldr	r2, [sp, #4]
   1e25c:	cmp	r2, r3
   1e260:	bne	1e1d4 <ftello64@plt+0xa480>
   1e264:	ldrb	r3, [sp, #11]
   1e268:	mov	r4, #2
   1e26c:	tst	r3, #2
   1e270:	strne	r0, [r8]
   1e274:	b	1e1d8 <ftello64@plt+0xa484>
   1e278:	bl	134b4 <__stack_chk_fail@plt>
   1e27c:	andeq	r6, r7, r8, ror #19
   1e280:	strheq	sp, [r5], -r0
   1e284:	cmpne	r7, #843776	; 0xce000
   1e288:	mrcgt	7, 4, r5, cr10, cr3, {0}
   1e28c:	ldrbvs	r4, [r8], -fp, asr #4
   1e290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e294:	mov	r4, #0
   1e298:	ldr	r6, [pc, #876]	; 1e60c <ftello64@plt+0xa8b8>
   1e29c:	sub	sp, sp, #20
   1e2a0:	mov	r8, r1
   1e2a4:	ldr	r3, [r6]
   1e2a8:	mov	r1, r4
   1e2ac:	mov	r7, r2
   1e2b0:	str	r3, [sp, #12]
   1e2b4:	str	r4, [sp, #4]
   1e2b8:	str	r4, [sp, #8]
   1e2bc:	mov	r5, r0
   1e2c0:	bl	139e8 <access@plt>
   1e2c4:	cmp	r0, r4
   1e2c8:	beq	1e3b0 <ftello64@plt+0xa65c>
   1e2cc:	cmp	r7, #0
   1e2d0:	beq	1e3a8 <ftello64@plt+0xa654>
   1e2d4:	mov	r1, #47	; 0x2f
   1e2d8:	mov	r0, r5
   1e2dc:	bl	13ae4 <strrchr@plt>
   1e2e0:	subs	r7, r0, #0
   1e2e4:	beq	1e3a8 <ftello64@plt+0xa654>
   1e2e8:	ldrb	r9, [r7]
   1e2ec:	mov	r1, r4
   1e2f0:	strb	r4, [r7]
   1e2f4:	mov	r0, r5
   1e2f8:	bl	139e8 <access@plt>
   1e2fc:	cmp	r0, #0
   1e300:	beq	1e328 <ftello64@plt+0xa5d4>
   1e304:	ldr	r3, [pc, #772]	; 1e610 <ftello64@plt+0xa8bc>
   1e308:	ldr	r2, [r3]
   1e30c:	cmp	r2, #0
   1e310:	beq	1e494 <ftello64@plt+0xa740>
   1e314:	mov	r1, #0
   1e318:	mov	r0, r5
   1e31c:	bl	139e8 <access@plt>
   1e320:	cmp	r0, #0
   1e324:	bne	1e4e4 <ftello64@plt+0xa790>
   1e328:	strb	r9, [r7]
   1e32c:	mov	r1, #0
   1e330:	mov	r0, r5
   1e334:	bl	144c8 <ftello64@plt+0x774>
   1e338:	subs	r7, r0, #0
   1e33c:	beq	1e4a8 <ftello64@plt+0xa754>
   1e340:	mvn	r1, #0
   1e344:	bl	144d4 <ftello64@plt+0x780>
   1e348:	cmp	r0, #0
   1e34c:	bne	1e468 <ftello64@plt+0xa714>
   1e350:	add	r3, sp, #8
   1e354:	add	r2, sp, #4
   1e358:	mov	r1, r8
   1e35c:	mov	r0, r5
   1e360:	bl	435d8 <ftello64@plt+0x2f884>
   1e364:	subs	r4, r0, #0
   1e368:	beq	1e3cc <ftello64@plt+0xa678>
   1e36c:	mov	r0, r7
   1e370:	bl	144dc <ftello64@plt+0x788>
   1e374:	mov	r0, r7
   1e378:	bl	144d0 <ftello64@plt+0x77c>
   1e37c:	ldr	r0, [sp, #4]
   1e380:	bl	13448 <gcry_free@plt>
   1e384:	ldr	r0, [sp, #8]
   1e388:	bl	13448 <gcry_free@plt>
   1e38c:	ldr	r2, [sp, #12]
   1e390:	ldr	r3, [r6]
   1e394:	mov	r0, r4
   1e398:	cmp	r2, r3
   1e39c:	bne	1e608 <ftello64@plt+0xa8b4>
   1e3a0:	add	sp, sp, #20
   1e3a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e3a8:	ldr	r4, [pc, #612]	; 1e614 <ftello64@plt+0xa8c0>
   1e3ac:	b	1e38c <ftello64@plt+0xa638>
   1e3b0:	mov	r0, r5
   1e3b4:	mov	r1, #4
   1e3b8:	bl	139e8 <access@plt>
   1e3bc:	ldr	r4, [pc, #596]	; 1e618 <ftello64@plt+0xa8c4>
   1e3c0:	cmp	r0, #0
   1e3c4:	moveq	r4, #0
   1e3c8:	b	1e38c <ftello64@plt+0xa638>
   1e3cc:	mov	r1, r4
   1e3d0:	mov	r0, r5
   1e3d4:	bl	139e8 <access@plt>
   1e3d8:	cmp	r0, #0
   1e3dc:	beq	1e36c <ftello64@plt+0xa618>
   1e3e0:	mov	r1, r4
   1e3e4:	ldr	r0, [sp, #4]
   1e3e8:	bl	139e8 <access@plt>
   1e3ec:	cmp	r0, #0
   1e3f0:	beq	1e4fc <ftello64@plt+0xa7a8>
   1e3f4:	mov	r0, #63	; 0x3f
   1e3f8:	bl	13c40 <umask@plt>
   1e3fc:	mov	sl, r0
   1e400:	mov	r0, r5
   1e404:	bl	2c4b8 <ftello64@plt+0x18764>
   1e408:	subs	r9, r0, #0
   1e40c:	beq	1e518 <ftello64@plt+0xa7c4>
   1e410:	mov	r0, #1
   1e414:	bl	13b2c <gpg_err_set_errno@plt>
   1e418:	mov	r0, sl
   1e41c:	bl	13c40 <umask@plt>
   1e420:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e424:	subs	r4, r0, #0
   1e428:	uxthne	r4, r4
   1e42c:	orrne	r4, r4, #33554432	; 0x2000000
   1e430:	cmp	r8, #0
   1e434:	bne	1e5f8 <ftello64@plt+0xa8a4>
   1e438:	ldr	r1, [pc, #476]	; 1e61c <ftello64@plt+0xa8c8>
   1e43c:	mov	r0, r8
   1e440:	mov	r2, #5
   1e444:	bl	13484 <dcgettext@plt>
   1e448:	mov	r8, r0
   1e44c:	mov	r0, r4
   1e450:	bl	13b50 <gpg_strerror@plt>
   1e454:	mov	r1, r5
   1e458:	mov	r2, r0
   1e45c:	mov	r0, r8
   1e460:	bl	4eb24 <ftello64@plt+0x3add0>
   1e464:	b	1e36c <ftello64@plt+0xa618>
   1e468:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e46c:	subs	r4, r0, #0
   1e470:	uxthne	r4, r4
   1e474:	orrne	r4, r4, #33554432	; 0x2000000
   1e478:	mov	r0, r4
   1e47c:	bl	13b50 <gpg_strerror@plt>
   1e480:	mov	r1, r5
   1e484:	mov	r2, r0
   1e488:	ldr	r0, [pc, #400]	; 1e620 <ftello64@plt+0xa8cc>
   1e48c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1e490:	b	1e36c <ftello64@plt+0xa618>
   1e494:	mov	r2, #1
   1e498:	mov	r0, r5
   1e49c:	str	r2, [r3]
   1e4a0:	bl	30684 <ftello64@plt+0x1c930>
   1e4a4:	b	1e314 <ftello64@plt+0xa5c0>
   1e4a8:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e4ac:	ldr	r3, [pc, #368]	; 1e624 <ftello64@plt+0xa8d0>
   1e4b0:	ldr	r3, [r3]
   1e4b4:	subs	r4, r0, #0
   1e4b8:	uxthne	r4, r4
   1e4bc:	orrne	r4, r4, #33554432	; 0x2000000
   1e4c0:	cmp	r3, #0
   1e4c4:	beq	1e38c <ftello64@plt+0xa638>
   1e4c8:	mov	r0, r4
   1e4cc:	bl	13b50 <gpg_strerror@plt>
   1e4d0:	mov	r1, r5
   1e4d4:	mov	r2, r0
   1e4d8:	ldr	r0, [pc, #328]	; 1e628 <ftello64@plt+0xa8d4>
   1e4dc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1e4e0:	b	1e38c <ftello64@plt+0xa638>
   1e4e4:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e4e8:	strb	r9, [r7]
   1e4ec:	subs	r4, r0, #0
   1e4f0:	uxthne	r4, r4
   1e4f4:	orrne	r4, r4, #33554432	; 0x2000000
   1e4f8:	b	1e37c <ftello64@plt+0xa628>
   1e4fc:	mov	r1, r4
   1e500:	ldr	r0, [sp, #8]
   1e504:	bl	139e8 <access@plt>
   1e508:	cmp	r0, #0
   1e50c:	bne	1e3f4 <ftello64@plt+0xa6a0>
   1e510:	ldr	r4, [pc, #252]	; 1e614 <ftello64@plt+0xa8c0>
   1e514:	b	1e36c <ftello64@plt+0xa618>
   1e518:	mov	r1, r9
   1e51c:	mov	r0, r5
   1e520:	bl	55eec <ftello64@plt+0x42198>
   1e524:	mov	fp, r0
   1e528:	mov	r0, sl
   1e52c:	bl	13c40 <umask@plt>
   1e530:	cmp	fp, #0
   1e534:	beq	1e420 <ftello64@plt+0xa6cc>
   1e538:	mov	r0, fp
   1e53c:	bl	55bd8 <ftello64@plt+0x41e84>
   1e540:	mov	r3, r5
   1e544:	mov	r2, r9
   1e548:	mov	r0, r9
   1e54c:	mov	r1, #2
   1e550:	bl	56030 <ftello64@plt+0x422dc>
   1e554:	cmp	r8, #0
   1e558:	bne	1e588 <ftello64@plt+0xa834>
   1e55c:	ldr	r3, [pc, #192]	; 1e624 <ftello64@plt+0xa8d0>
   1e560:	ldr	r3, [r3, #4]
   1e564:	cmp	r3, #0
   1e568:	bne	1e36c <ftello64@plt+0xa618>
   1e56c:	mov	r0, r8
   1e570:	mov	r2, #5
   1e574:	ldr	r1, [pc, #176]	; 1e62c <ftello64@plt+0xa8d8>
   1e578:	bl	13484 <dcgettext@plt>
   1e57c:	mov	r1, r5
   1e580:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1e584:	b	1e36c <ftello64@plt+0xa618>
   1e588:	ldr	r1, [pc, #160]	; 1e630 <ftello64@plt+0xa8dc>
   1e58c:	mov	r0, r5
   1e590:	bl	13ba4 <fopen64@plt>
   1e594:	subs	r9, r0, #0
   1e598:	beq	1e5e0 <ftello64@plt+0xa88c>
   1e59c:	mov	r1, #1
   1e5a0:	bl	44cd4 <ftello64@plt+0x30f80>
   1e5a4:	mov	r8, r0
   1e5a8:	mov	r0, r9
   1e5ac:	bl	13a00 <fclose@plt>
   1e5b0:	cmp	r8, #0
   1e5b4:	bne	1e5f4 <ftello64@plt+0xa8a0>
   1e5b8:	ldr	r3, [pc, #100]	; 1e624 <ftello64@plt+0xa8d0>
   1e5bc:	ldr	r0, [r3, #4]
   1e5c0:	cmp	r0, #0
   1e5c4:	bne	1e36c <ftello64@plt+0xa618>
   1e5c8:	mov	r2, #5
   1e5cc:	ldr	r1, [pc, #96]	; 1e634 <ftello64@plt+0xa8e0>
   1e5d0:	bl	13484 <dcgettext@plt>
   1e5d4:	mov	r1, r5
   1e5d8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1e5dc:	b	1e36c <ftello64@plt+0xa618>
   1e5e0:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e5e4:	cmp	r0, #0
   1e5e8:	uxthne	r0, r0
   1e5ec:	orrne	r8, r0, #33554432	; 0x2000000
   1e5f0:	beq	1e5b8 <ftello64@plt+0xa864>
   1e5f4:	mov	r4, r8
   1e5f8:	mov	r2, #5
   1e5fc:	ldr	r1, [pc, #52]	; 1e638 <ftello64@plt+0xa8e4>
   1e600:	mov	r0, #0
   1e604:	b	1e444 <ftello64@plt+0xa6f0>
   1e608:	bl	134b4 <__stack_chk_fail@plt>
   1e60c:	andeq	r6, r7, r8, ror #19
   1e610:	andeq	r7, r7, r8, lsr r2
   1e614:	andeq	r8, r0, #81	; 0x51
   1e618:	andeq	r8, r0, #1
   1e61c:	andeq	sp, r5, r0, lsl r1
   1e620:	ldrdeq	sp, [r5], -r8
   1e624:	andeq	r8, r7, r0, asr r2
   1e628:	strheq	sp, [r5], -r4
   1e62c:	andeq	sp, r5, r0, asr r1
   1e630:	andeq	sp, r5, r4, lsr r1
   1e634:	andeq	sp, r5, r8, lsr r1
   1e638:	strdeq	sp, [r5], -r0
   1e63c:	push	{r4, r5, r6, r7, r8, lr}
   1e640:	mov	r7, r0
   1e644:	mov	r4, #0
   1e648:	ldr	r2, [r7, #32]
   1e64c:	cmp	r2, r4
   1e650:	ble	1e688 <ftello64@plt+0xa934>
   1e654:	add	r3, r4, r4, lsl #1
   1e658:	mov	r5, r4
   1e65c:	add	r3, r7, r3, lsl #2
   1e660:	ldr	r1, [r3, #88]	; 0x58
   1e664:	add	r4, r4, #1
   1e668:	cmp	r1, #1
   1e66c:	beq	1e6ac <ftello64@plt+0xa958>
   1e670:	cmp	r1, #2
   1e674:	beq	1e714 <ftello64@plt+0xa9c0>
   1e678:	cmp	r4, r2
   1e67c:	add	r3, r3, #12
   1e680:	mov	r5, r4
   1e684:	bne	1e660 <ftello64@plt+0xa90c>
   1e688:	ldr	r2, [pc, #164]	; 1e734 <ftello64@plt+0xa9e0>
   1e68c:	mov	r1, #1
   1e690:	mov	r8, #0
   1e694:	ldr	r3, [r2, #4]
   1e698:	str	r1, [r7]
   1e69c:	add	r3, r3, r1
   1e6a0:	str	r3, [r2, #4]
   1e6a4:	mov	r0, r8
   1e6a8:	pop	{r4, r5, r6, r7, r8, pc}
   1e6ac:	lsl	r6, r5, #1
   1e6b0:	add	r3, r6, r5
   1e6b4:	add	r3, r7, r3, lsl #2
   1e6b8:	ldr	r0, [r3, #92]	; 0x5c
   1e6bc:	bl	21a44 <ftello64@plt+0xdcf0>
   1e6c0:	mov	r8, r0
   1e6c4:	cmp	r8, #0
   1e6c8:	beq	1e648 <ftello64@plt+0xa8f4>
   1e6cc:	add	r4, r6, r5
   1e6d0:	add	r4, r7, r4, lsl #2
   1e6d4:	b	1e6f8 <ftello64@plt+0xa9a4>
   1e6d8:	cmp	r3, #2
   1e6dc:	bne	1e6e8 <ftello64@plt+0xa994>
   1e6e0:	ldr	r0, [r4, #92]	; 0x5c
   1e6e4:	bl	43b10 <ftello64@plt+0x2fdbc>
   1e6e8:	sub	r5, r5, #1
   1e6ec:	cmn	r5, #1
   1e6f0:	sub	r4, r4, #12
   1e6f4:	beq	1e6a4 <ftello64@plt+0xa950>
   1e6f8:	ldr	r3, [r4, #88]	; 0x58
   1e6fc:	mov	r1, #0
   1e700:	cmp	r3, #1
   1e704:	bne	1e6d8 <ftello64@plt+0xa984>
   1e708:	ldr	r0, [r4, #92]	; 0x5c
   1e70c:	bl	21a44 <ftello64@plt+0xdcf0>
   1e710:	b	1e6e8 <ftello64@plt+0xa994>
   1e714:	lsl	r6, r5, #1
   1e718:	add	r3, r6, r5
   1e71c:	mov	r1, #1
   1e720:	add	r3, r7, r3, lsl #2
   1e724:	ldr	r0, [r3, #92]	; 0x5c
   1e728:	bl	43b10 <ftello64@plt+0x2fdbc>
   1e72c:	mov	r8, r0
   1e730:	b	1e6c4 <ftello64@plt+0xa970>
   1e734:			; <UNDEFINED> instruction: 0x000784b4
   1e738:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e73c:	sub	sp, sp, #60	; 0x3c
   1e740:	ldr	r9, [pc, #788]	; 1ea5c <ftello64@plt+0xad08>
   1e744:	mov	ip, r3
   1e748:	str	r3, [sp]
   1e74c:	mov	r6, #0
   1e750:	ldr	r3, [r9]
   1e754:	mov	r7, r0
   1e758:	str	r6, [ip]
   1e75c:	mov	r0, #8
   1e760:	str	r1, [sp, #12]
   1e764:	str	r2, [sp, #16]
   1e768:	str	r3, [sp, #52]	; 0x34
   1e76c:	bl	13214 <gcry_malloc@plt>
   1e770:	subs	r4, r0, #0
   1e774:	beq	1e9e4 <ftello64@plt+0xac90>
   1e778:	str	r6, [r4]
   1e77c:	str	r6, [r4, #4]
   1e780:	mov	r0, r6
   1e784:	str	r7, [sp, #28]
   1e788:	str	r6, [sp, #32]
   1e78c:	str	r6, [sp, #36]	; 0x24
   1e790:	str	r6, [sp, #40]	; 0x28
   1e794:	str	r6, [sp, #44]	; 0x2c
   1e798:	str	r6, [sp, #48]	; 0x30
   1e79c:	str	r6, [sp, #4]
   1e7a0:	bl	3389c <ftello64@plt+0x1fb48>
   1e7a4:	mov	r5, r6
   1e7a8:	mov	r7, r6
   1e7ac:	mov	sl, r6
   1e7b0:	mov	r8, r6
   1e7b4:	ldr	r6, [pc, #676]	; 1ea60 <ftello64@plt+0xad0c>
   1e7b8:	str	r0, [sp, #20]
   1e7bc:	ldr	r3, [pc, #672]	; 1ea64 <ftello64@plt+0xad10>
   1e7c0:	mov	r2, r6
   1e7c4:	mov	r1, r4
   1e7c8:	add	r0, sp, #28
   1e7cc:	bl	38688 <ftello64@plt+0x24934>
   1e7d0:	cmn	r0, #1
   1e7d4:	mov	fp, r0
   1e7d8:	beq	1e9f8 <ftello64@plt+0xaca4>
   1e7dc:	uxth	r2, fp
   1e7e0:	cmp	r2, #2
   1e7e4:	beq	1e99c <ftello64@plt+0xac48>
   1e7e8:	cmp	fp, #0
   1e7ec:	bne	1e90c <ftello64@plt+0xabb8>
   1e7f0:	ldr	r1, [r4]
   1e7f4:	sub	r3, r1, #2
   1e7f8:	cmp	r3, #15
   1e7fc:	ldrls	pc, [pc, r3, lsl #2]
   1e800:	b	1e994 <ftello64@plt+0xac40>
   1e804:	andeq	lr, r1, r4, asr #16
   1e808:	muleq	r1, r4, r9
   1e80c:	muleq	r1, r4, r9
   1e810:	andeq	lr, r1, r4, asr #16
   1e814:	andeq	lr, r1, r4, asr #16
   1e818:	andeq	lr, r1, r4, asr #16
   1e81c:	muleq	r1, r4, r9
   1e820:	muleq	r1, r4, r9
   1e824:	muleq	r1, r4, r9
   1e828:	muleq	r1, r4, r9
   1e82c:	andeq	lr, r1, r4, asr #16
   1e830:	andeq	lr, r1, r4, asr #16
   1e834:	andeq	lr, r1, r4, asr #16
   1e838:	muleq	r1, r4, r9
   1e83c:	muleq	r1, r4, r9
   1e840:	andeq	lr, r1, r4, asr #16
   1e844:	cmp	r7, #0
   1e848:	bne	1e8f0 <ftello64@plt+0xab9c>
   1e84c:	cmp	r1, #6
   1e850:	bne	1ea48 <ftello64@plt+0xacf4>
   1e854:	mov	r0, r4
   1e858:	bl	24460 <ftello64@plt+0x1070c>
   1e85c:	ldr	r3, [r4]
   1e860:	sub	r3, r3, #5
   1e864:	mov	r2, r0
   1e868:	cmp	r3, #9
   1e86c:	ldrls	pc, [pc, r3, lsl #2]
   1e870:	b	1e8bc <ftello64@plt+0xab68>
   1e874:	muleq	r1, ip, r8
   1e878:	muleq	r1, ip, r8
   1e87c:	muleq	r1, ip, r8
   1e880:			; <UNDEFINED> instruction: 0x0001e8bc
   1e884:			; <UNDEFINED> instruction: 0x0001e8bc
   1e888:			; <UNDEFINED> instruction: 0x0001e8bc
   1e88c:			; <UNDEFINED> instruction: 0x0001e8bc
   1e890:			; <UNDEFINED> instruction: 0x0001e8bc
   1e894:			; <UNDEFINED> instruction: 0x0001e9b8
   1e898:	muleq	r1, ip, r8
   1e89c:	ldr	r3, [sp, #4]
   1e8a0:	ldr	r1, [sp, #12]
   1e8a4:	add	r3, r3, #1
   1e8a8:	cmp	r3, r1
   1e8ac:	str	r3, [sp, #4]
   1e8b0:	ldreq	r3, [r0, #8]
   1e8b4:	orreq	r3, r3, #1
   1e8b8:	streq	r3, [r0, #8]
   1e8bc:	cmp	r8, #0
   1e8c0:	strne	r2, [sl]
   1e8c4:	mov	r0, #8
   1e8c8:	moveq	r8, r2
   1e8cc:	mov	sl, r2
   1e8d0:	bl	13214 <gcry_malloc@plt>
   1e8d4:	subs	r4, r0, #0
   1e8d8:	beq	1ea28 <ftello64@plt+0xacd4>
   1e8dc:	mov	r3, #0
   1e8e0:	mov	r7, #1
   1e8e4:	str	r3, [r4]
   1e8e8:	str	r3, [r4, #4]
   1e8ec:	b	1e7bc <ftello64@plt+0xaa68>
   1e8f0:	sub	r1, r1, #5
   1e8f4:	cmp	r1, #1
   1e8f8:	bhi	1e854 <ftello64@plt+0xab00>
   1e8fc:	ldr	r0, [pc, #356]	; 1ea68 <ftello64@plt+0xad14>
   1e900:	bl	4eb24 <ftello64@plt+0x3add0>
   1e904:	ldr	fp, [pc, #352]	; 1ea6c <ftello64@plt+0xad18>
   1e908:	b	1e948 <ftello64@plt+0xabf4>
   1e90c:	mov	r0, #1
   1e910:	str	r2, [sp, #8]
   1e914:	bl	13790 <_gpgrt_get_std_stream@plt>
   1e918:	bl	134f0 <gpgrt_fflush@plt>
   1e91c:	mov	r0, fp
   1e920:	bl	13b50 <gpg_strerror@plt>
   1e924:	mov	r1, r0
   1e928:	ldr	r0, [pc, #320]	; 1ea70 <ftello64@plt+0xad1c>
   1e92c:	bl	4eb24 <ftello64@plt+0x3add0>
   1e930:	ldr	r2, [sp, #8]
   1e934:	cmp	r2, #14
   1e938:	beq	1e99c <ftello64@plt+0xac48>
   1e93c:	ldr	r1, [pc, #296]	; 1ea6c <ftello64@plt+0xad18>
   1e940:	cmp	r2, #3
   1e944:	movne	fp, r1
   1e948:	ldr	r0, [sp, #20]
   1e94c:	bl	3389c <ftello64@plt+0x1fb48>
   1e950:	mov	r0, r8
   1e954:	bl	24498 <ftello64@plt+0x10744>
   1e958:	add	r1, sp, #28
   1e95c:	mov	r0, r4
   1e960:	bl	182a0 <ftello64@plt+0x454c>
   1e964:	ldr	r2, [sp, #40]	; 0x28
   1e968:	cmp	r2, #0
   1e96c:	bne	1e9d4 <ftello64@plt+0xac80>
   1e970:	mov	r0, r4
   1e974:	bl	13448 <gcry_free@plt>
   1e978:	ldr	r1, [sp, #52]	; 0x34
   1e97c:	ldr	r2, [r9]
   1e980:	mov	r0, fp
   1e984:	cmp	r1, r2
   1e988:	bne	1ea58 <ftello64@plt+0xad04>
   1e98c:	add	sp, sp, #60	; 0x3c
   1e990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e994:	ldr	r0, [pc, #216]	; 1ea74 <ftello64@plt+0xad20>
   1e998:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1e99c:	add	r1, sp, #28
   1e9a0:	mov	r0, r4
   1e9a4:	bl	182a0 <ftello64@plt+0x454c>
   1e9a8:	mov	r3, #0
   1e9ac:	str	r3, [r4]
   1e9b0:	str	r3, [r4, #4]
   1e9b4:	b	1e7bc <ftello64@plt+0xaa68>
   1e9b8:	ldr	r3, [sp, #16]
   1e9bc:	add	r5, r5, #1
   1e9c0:	cmp	r5, r3
   1e9c4:	ldreq	r3, [r0, #8]
   1e9c8:	orreq	r3, r3, #2
   1e9cc:	streq	r3, [r0, #8]
   1e9d0:	b	1e8bc <ftello64@plt+0xab68>
   1e9d4:	add	r1, sp, #28
   1e9d8:	mov	r0, #0
   1e9dc:	bl	182a0 <ftello64@plt+0x454c>
   1e9e0:	b	1e970 <ftello64@plt+0xac1c>
   1e9e4:	bl	1385c <gpg_err_code_from_syserror@plt>
   1e9e8:	subs	fp, r0, #0
   1e9ec:	uxthne	r3, fp
   1e9f0:	orrne	fp, r3, #33554432	; 0x2000000
   1e9f4:	b	1e978 <ftello64@plt+0xac24>
   1e9f8:	ldr	r0, [sp, #20]
   1e9fc:	bl	3389c <ftello64@plt+0x1fb48>
   1ea00:	cmp	r8, #0
   1ea04:	beq	1e950 <ftello64@plt+0xabfc>
   1ea08:	ldr	r1, [pc, #104]	; 1ea78 <ftello64@plt+0xad24>
   1ea0c:	ldr	r3, [sp]
   1ea10:	mov	fp, #0
   1ea14:	ldr	r2, [r1, #8]
   1ea18:	str	r8, [r3]
   1ea1c:	add	r2, r2, #1
   1ea20:	str	r2, [r1, #8]
   1ea24:	b	1e958 <ftello64@plt+0xac04>
   1ea28:	bl	1385c <gpg_err_code_from_syserror@plt>
   1ea2c:	cmp	r0, #0
   1ea30:	uxthne	r3, r0
   1ea34:	orrne	fp, r3, #33554432	; 0x2000000
   1ea38:	bne	1e948 <ftello64@plt+0xabf4>
   1ea3c:	ldr	r0, [sp, #20]
   1ea40:	bl	3389c <ftello64@plt+0x1fb48>
   1ea44:	b	1ea08 <ftello64@plt+0xacb4>
   1ea48:	ldr	r0, [pc, #44]	; 1ea7c <ftello64@plt+0xad28>
   1ea4c:	bl	4eb24 <ftello64@plt+0x3add0>
   1ea50:	ldr	fp, [pc, #20]	; 1ea6c <ftello64@plt+0xad18>
   1ea54:	b	1e948 <ftello64@plt+0xabf4>
   1ea58:	bl	134b4 <__stack_chk_fail@plt>
   1ea5c:	andeq	r6, r7, r8, ror #19
   1ea60:	andeq	sp, r5, r4, asr #4
   1ea64:	ldrdeq	r0, [r0], -sl
   1ea68:	andeq	sp, r5, r8, lsl #4
   1ea6c:	andeq	r0, r0, #34	; 0x22
   1ea70:	andeq	sp, r5, r8, ror #2
   1ea74:	muleq	r5, r0, r1
   1ea78:			; <UNDEFINED> instruction: 0x000784b4
   1ea7c:			; <UNDEFINED> instruction: 0x0005d1b8
   1ea80:	push	{r4, r5, r6, r7, r8, lr}
   1ea84:	mov	r4, #0
   1ea88:	ldr	r7, [pc, #228]	; 1eb74 <ftello64@plt+0xae20>
   1ea8c:	sub	sp, sp, #8
   1ea90:	mov	r8, r1
   1ea94:	ldr	r3, [r7]
   1ea98:	str	r4, [r1]
   1ea9c:	mov	r5, r0
   1eaa0:	str	r3, [sp, #4]
   1eaa4:	bl	55df8 <ftello64@plt+0x420a4>
   1eaa8:	str	r4, [sp]
   1eaac:	mov	r6, r0
   1eab0:	mov	r2, #0
   1eab4:	mov	r1, sp
   1eab8:	mov	r0, r5
   1eabc:	bl	24628 <ftello64@plt+0x108d4>
   1eac0:	cmp	r0, #0
   1eac4:	beq	1eb3c <ftello64@plt+0xade8>
   1eac8:	ldr	r1, [r0, #4]
   1eacc:	ldr	r3, [r1]
   1ead0:	sub	r3, r3, #2
   1ead4:	cmp	r3, #15
   1ead8:	ldrls	pc, [pc, r3, lsl #2]
   1eadc:	b	1eab0 <ftello64@plt+0xad5c>
   1eae0:	andeq	lr, r1, r0, lsr #22
   1eae4:			; <UNDEFINED> instruction: 0x0001eab0
   1eae8:			; <UNDEFINED> instruction: 0x0001eab0
   1eaec:			; <UNDEFINED> instruction: 0x0001eab0
   1eaf0:	andeq	lr, r1, r0, lsr #22
   1eaf4:			; <UNDEFINED> instruction: 0x0001eab0
   1eaf8:			; <UNDEFINED> instruction: 0x0001eab0
   1eafc:			; <UNDEFINED> instruction: 0x0001eab0
   1eb00:			; <UNDEFINED> instruction: 0x0001eab0
   1eb04:			; <UNDEFINED> instruction: 0x0001eab0
   1eb08:	andeq	lr, r1, r0, lsr #22
   1eb0c:	andeq	lr, r1, r0, lsr #22
   1eb10:	andeq	lr, r1, r0, lsr #22
   1eb14:			; <UNDEFINED> instruction: 0x0001eab0
   1eb18:			; <UNDEFINED> instruction: 0x0001eab0
   1eb1c:	andeq	lr, r1, r0, lsr #22
   1eb20:	mov	r0, r6
   1eb24:	bl	15d40 <ftello64@plt+0x1fec>
   1eb28:	subs	r4, r0, #0
   1eb2c:	beq	1eab0 <ftello64@plt+0xad5c>
   1eb30:	mov	r0, r6
   1eb34:	bl	55bd8 <ftello64@plt+0x41e84>
   1eb38:	b	1eb54 <ftello64@plt+0xae00>
   1eb3c:	ldr	r2, [pc, #52]	; 1eb78 <ftello64@plt+0xae24>
   1eb40:	mov	r4, r0
   1eb44:	ldr	r3, [r2, #16]
   1eb48:	add	r3, r3, #1
   1eb4c:	str	r3, [r2, #16]
   1eb50:	str	r6, [r8]
   1eb54:	ldr	r2, [sp, #4]
   1eb58:	ldr	r3, [r7]
   1eb5c:	mov	r0, r4
   1eb60:	cmp	r2, r3
   1eb64:	bne	1eb70 <ftello64@plt+0xae1c>
   1eb68:	add	sp, sp, #8
   1eb6c:	pop	{r4, r5, r6, r7, r8, pc}
   1eb70:	bl	134b4 <__stack_chk_fail@plt>
   1eb74:	andeq	r6, r7, r8, ror #19
   1eb78:			; <UNDEFINED> instruction: 0x000784b4
   1eb7c:	push	{r4, r5, r6, lr}
   1eb80:	mov	r6, r0
   1eb84:	ldr	r4, [r0, #32]
   1eb88:	subs	r5, r4, #1
   1eb8c:	bmi	1ebe4 <ftello64@plt+0xae90>
   1eb90:	add	r4, r4, r4, lsl #1
   1eb94:	add	r4, r0, r4, lsl #2
   1eb98:	b	1ebbc <ftello64@plt+0xae68>
   1eb9c:	cmp	r3, #2
   1eba0:	bne	1ebac <ftello64@plt+0xae58>
   1eba4:	ldr	r0, [r4, #80]	; 0x50
   1eba8:	bl	43b10 <ftello64@plt+0x2fdbc>
   1ebac:	sub	r5, r5, #1
   1ebb0:	cmn	r5, #1
   1ebb4:	sub	r4, r4, #12
   1ebb8:	beq	1ebe4 <ftello64@plt+0xae90>
   1ebbc:	ldr	r3, [r4, #76]	; 0x4c
   1ebc0:	mov	r1, #0
   1ebc4:	cmp	r3, #1
   1ebc8:	bne	1eb9c <ftello64@plt+0xae48>
   1ebcc:	ldr	r0, [r4, #80]	; 0x50
   1ebd0:	sub	r5, r5, #1
   1ebd4:	bl	21a44 <ftello64@plt+0xdcf0>
   1ebd8:	cmn	r5, #1
   1ebdc:	sub	r4, r4, #12
   1ebe0:	bne	1ebbc <ftello64@plt+0xae68>
   1ebe4:	mov	r3, #0
   1ebe8:	str	r3, [r6]
   1ebec:	pop	{r4, r5, r6, pc}
   1ebf0:	ldr	r3, [pc, #132]	; 1ec7c <ftello64@plt+0xaf28>
   1ebf4:	push	{r4, r5, r6, r7, r8, lr}
   1ebf8:	ldr	r3, [r3, #8]
   1ebfc:	tst	r3, #64	; 0x40
   1ec00:	bne	1ec70 <ftello64@plt+0xaf1c>
   1ec04:	ldr	r8, [pc, #116]	; 1ec80 <ftello64@plt+0xaf2c>
   1ec08:	ldr	r3, [r8]
   1ec0c:	cmp	r3, #0
   1ec10:	popeq	{r4, r5, r6, r7, r8, pc}
   1ec14:	ldr	r5, [pc, #104]	; 1ec84 <ftello64@plt+0xaf30>
   1ec18:	mov	r7, #0
   1ec1c:	add	r6, r5, #1024	; 0x400
   1ec20:	ldr	r0, [r5, #4]!
   1ec24:	cmp	r0, #0
   1ec28:	beq	1ec3c <ftello64@plt+0xaee8>
   1ec2c:	ldr	r4, [r0]
   1ec30:	bl	13448 <gcry_free@plt>
   1ec34:	subs	r0, r4, #0
   1ec38:	bne	1ec2c <ftello64@plt+0xaed8>
   1ec3c:	cmp	r5, r6
   1ec40:	str	r7, [r5]
   1ec44:	bne	1ec20 <ftello64@plt+0xaecc>
   1ec48:	ldr	r3, [r8]
   1ec4c:	ldr	r2, [r8, #4]
   1ec50:	cmp	r3, r2
   1ec54:	strhi	r3, [r8, #4]
   1ec58:	ldr	r3, [r8, #8]
   1ec5c:	mov	r2, #0
   1ec60:	add	r3, r3, #1
   1ec64:	str	r3, [r8, #8]
   1ec68:	str	r2, [r8]
   1ec6c:	pop	{r4, r5, r6, r7, r8, pc}
   1ec70:	ldr	r0, [pc, #16]	; 1ec88 <ftello64@plt+0xaf34>
   1ec74:	bl	4ec70 <ftello64@plt+0x3af1c>
   1ec78:	b	1ec04 <ftello64@plt+0xaeb0>
   1ec7c:	andeq	r8, r7, r0, asr r2
   1ec80:	andeq	r8, r7, r8, lsr #9
   1ec84:	andeq	r7, r7, r8, lsr r2
   1ec88:	andeq	sp, r5, r8, asr r2
   1ec8c:	push	{r4, r5, lr}
   1ec90:	sub	sp, sp, #108	; 0x6c
   1ec94:	ldr	r4, [pc, #612]	; 1ef00 <ftello64@plt+0xb1ac>
   1ec98:	ldr	r1, [r0]
   1ec9c:	ldr	r2, [r4]
   1eca0:	sub	r3, r1, #1
   1eca4:	str	r2, [sp, #100]	; 0x64
   1eca8:	cmp	r3, #17
   1ecac:	ldrls	pc, [pc, r3, lsl #2]
   1ecb0:	b	1eef4 <ftello64@plt+0xb1a0>
   1ecb4:	andeq	lr, r1, ip, lsl sp
   1ecb8:	andeq	lr, r1, ip, lsr #26
   1ecbc:	andeq	lr, r1, ip, lsr sp
   1ecc0:	andeq	lr, r1, ip, asr #26
   1ecc4:	andeq	lr, r1, ip, asr sp
   1ecc8:	andeq	lr, r1, ip, ror #26
   1eccc:	andeq	lr, r1, ip, ror sp
   1ecd0:	andeq	lr, r1, r0, lsr #27
   1ecd4:	andeq	lr, r1, r4, asr #27
   1ecd8:	strdeq	lr, [r1], -r4
   1ecdc:	andeq	lr, r1, r4, lsr #28
   1ece0:	andeq	lr, r1, r4, asr lr
   1ece4:	andeq	lr, r1, r4, ror #28
   1ece8:	andeq	lr, r1, r4, lsl #29
   1ecec:			; <UNDEFINED> instruction: 0x0001eeb4
   1ecf0:	andeq	lr, r1, r4, lsr #29
   1ecf4:	andeq	lr, r1, r4, asr #29
   1ecf8:	strdeq	lr, [r1], -ip
   1ecfc:	ldr	r0, [pc, #512]	; 1ef04 <ftello64@plt+0xb1b0>
   1ed00:	bl	54558 <ftello64@plt+0x40804>
   1ed04:	ldr	r2, [sp, #100]	; 0x64
   1ed08:	ldr	r3, [r4]
   1ed0c:	cmp	r2, r3
   1ed10:	bne	1eef0 <ftello64@plt+0xb19c>
   1ed14:	add	sp, sp, #108	; 0x6c
   1ed18:	pop	{r4, r5, pc}
   1ed1c:	ldr	r1, [r0, #20]
   1ed20:	ldr	r0, [pc, #480]	; 1ef08 <ftello64@plt+0xb1b4>
   1ed24:	bl	54558 <ftello64@plt+0x40804>
   1ed28:	b	1ed04 <ftello64@plt+0xafb0>
   1ed2c:	ldr	r1, [r0, #20]
   1ed30:	ldr	r0, [pc, #468]	; 1ef0c <ftello64@plt+0xb1b8>
   1ed34:	bl	54558 <ftello64@plt+0x40804>
   1ed38:	b	1ed04 <ftello64@plt+0xafb0>
   1ed3c:	ldr	r1, [r0, #20]
   1ed40:	ldr	r0, [pc, #456]	; 1ef10 <ftello64@plt+0xb1bc>
   1ed44:	bl	54558 <ftello64@plt+0x40804>
   1ed48:	b	1ed04 <ftello64@plt+0xafb0>
   1ed4c:	ldr	r1, [r0, #20]
   1ed50:	ldr	r0, [pc, #444]	; 1ef14 <ftello64@plt+0xb1c0>
   1ed54:	bl	54558 <ftello64@plt+0x40804>
   1ed58:	b	1ed04 <ftello64@plt+0xafb0>
   1ed5c:	ldr	r1, [r0, #20]
   1ed60:	ldr	r0, [pc, #432]	; 1ef18 <ftello64@plt+0xb1c4>
   1ed64:	bl	54558 <ftello64@plt+0x40804>
   1ed68:	b	1ed04 <ftello64@plt+0xafb0>
   1ed6c:	ldr	r1, [r0, #20]
   1ed70:	ldr	r0, [pc, #420]	; 1ef1c <ftello64@plt+0xb1c8>
   1ed74:	bl	54558 <ftello64@plt+0x40804>
   1ed78:	b	1ed04 <ftello64@plt+0xafb0>
   1ed7c:	mov	r3, #51	; 0x33
   1ed80:	add	r2, sp, #48	; 0x30
   1ed84:	mov	r1, #2
   1ed88:	add	r0, r0, #20
   1ed8c:	bl	31058 <ftello64@plt+0x1d304>
   1ed90:	mov	r1, r0
   1ed94:	ldr	r0, [pc, #388]	; 1ef20 <ftello64@plt+0xb1cc>
   1ed98:	bl	54558 <ftello64@plt+0x40804>
   1ed9c:	b	1ed04 <ftello64@plt+0xafb0>
   1eda0:	mov	r3, #51	; 0x33
   1eda4:	add	r2, sp, #48	; 0x30
   1eda8:	mov	r1, #3
   1edac:	add	r0, r0, #20
   1edb0:	bl	31058 <ftello64@plt+0x1d304>
   1edb4:	mov	r1, r0
   1edb8:	ldr	r0, [pc, #356]	; 1ef24 <ftello64@plt+0xb1d0>
   1edbc:	bl	54558 <ftello64@plt+0x40804>
   1edc0:	b	1ed04 <ftello64@plt+0xafb0>
   1edc4:	add	r2, sp, #4
   1edc8:	mov	r1, #16
   1edcc:	add	r0, r0, #20
   1edd0:	bl	531d8 <ftello64@plt+0x3f484>
   1edd4:	add	r1, sp, #48	; 0x30
   1edd8:	add	r0, sp, #4
   1eddc:	mov	r2, #51	; 0x33
   1ede0:	bl	319f4 <ftello64@plt+0x1dca0>
   1ede4:	mov	r1, r0
   1ede8:	ldr	r0, [pc, #312]	; 1ef28 <ftello64@plt+0xb1d4>
   1edec:	bl	54558 <ftello64@plt+0x40804>
   1edf0:	b	1ed04 <ftello64@plt+0xafb0>
   1edf4:	add	r2, sp, #4
   1edf8:	mov	r1, #20
   1edfc:	add	r0, r0, #20
   1ee00:	bl	531d8 <ftello64@plt+0x3f484>
   1ee04:	add	r1, sp, #48	; 0x30
   1ee08:	add	r0, sp, #4
   1ee0c:	mov	r2, #51	; 0x33
   1ee10:	bl	319f4 <ftello64@plt+0x1dca0>
   1ee14:	mov	r1, r0
   1ee18:	ldr	r0, [pc, #268]	; 1ef2c <ftello64@plt+0xb1d8>
   1ee1c:	bl	54558 <ftello64@plt+0x40804>
   1ee20:	b	1ed04 <ftello64@plt+0xafb0>
   1ee24:	add	r2, sp, #4
   1ee28:	mov	r1, #20
   1ee2c:	add	r0, r0, #20
   1ee30:	bl	531d8 <ftello64@plt+0x3f484>
   1ee34:	add	r1, sp, #48	; 0x30
   1ee38:	add	r0, sp, #4
   1ee3c:	mov	r2, #51	; 0x33
   1ee40:	bl	319f4 <ftello64@plt+0x1dca0>
   1ee44:	mov	r1, r0
   1ee48:	ldr	r0, [pc, #224]	; 1ef30 <ftello64@plt+0xb1dc>
   1ee4c:	bl	54558 <ftello64@plt+0x40804>
   1ee50:	b	1ed04 <ftello64@plt+0xafb0>
   1ee54:	ldr	r1, [r0, #20]
   1ee58:	ldr	r0, [pc, #212]	; 1ef34 <ftello64@plt+0xb1e0>
   1ee5c:	bl	54558 <ftello64@plt+0x40804>
   1ee60:	b	1ed04 <ftello64@plt+0xafb0>
   1ee64:	ldr	r1, [r0, #16]
   1ee68:	ldr	r5, [r0, #12]
   1ee6c:	cmn	r1, #1
   1ee70:	beq	1eee0 <ftello64@plt+0xb18c>
   1ee74:	mov	r2, r5
   1ee78:	ldr	r0, [pc, #184]	; 1ef38 <ftello64@plt+0xb1e4>
   1ee7c:	bl	54558 <ftello64@plt+0x40804>
   1ee80:	b	1ed04 <ftello64@plt+0xafb0>
   1ee84:	ldr	r1, [r0, #16]
   1ee88:	ldr	r5, [r0, #12]
   1ee8c:	cmn	r1, #1
   1ee90:	beq	1eed0 <ftello64@plt+0xb17c>
   1ee94:	mov	r2, r5
   1ee98:	ldr	r0, [pc, #156]	; 1ef3c <ftello64@plt+0xb1e8>
   1ee9c:	bl	54558 <ftello64@plt+0x40804>
   1eea0:	b	1ed04 <ftello64@plt+0xafb0>
   1eea4:	add	r1, r0, #20
   1eea8:	ldr	r0, [pc, #144]	; 1ef40 <ftello64@plt+0xb1ec>
   1eeac:	bl	54558 <ftello64@plt+0x40804>
   1eeb0:	b	1ed04 <ftello64@plt+0xafb0>
   1eeb4:	ldr	r1, [r0, #20]
   1eeb8:	ldr	r0, [pc, #132]	; 1ef44 <ftello64@plt+0xb1f0>
   1eebc:	bl	54558 <ftello64@plt+0x40804>
   1eec0:	b	1ed04 <ftello64@plt+0xafb0>
   1eec4:	ldr	r0, [pc, #124]	; 1ef48 <ftello64@plt+0xb1f4>
   1eec8:	bl	54558 <ftello64@plt+0x40804>
   1eecc:	b	1ed04 <ftello64@plt+0xafb0>
   1eed0:	mov	r0, r5
   1eed4:	bl	13814 <strlen@plt>
   1eed8:	mov	r1, r0
   1eedc:	b	1ee94 <ftello64@plt+0xb140>
   1eee0:	mov	r0, r5
   1eee4:	bl	13814 <strlen@plt>
   1eee8:	mov	r1, r0
   1eeec:	b	1ee74 <ftello64@plt+0xb120>
   1eef0:	bl	134b4 <__stack_chk_fail@plt>
   1eef4:	ldr	r0, [pc, #80]	; 1ef4c <ftello64@plt+0xb1f8>
   1eef8:	bl	54558 <ftello64@plt+0x40804>
   1eefc:	b	1ed04 <ftello64@plt+0xafb0>
   1ef00:	andeq	r6, r7, r8, ror #19
   1ef04:	andeq	sp, r5, r0, ror #6
   1ef08:	andeq	sp, r5, r4, ror r2
   1ef0c:	andeq	sp, r5, r0, lsl #5
   1ef10:	muleq	r5, r0, r2
   1ef14:	muleq	r5, ip, r2
   1ef18:	andeq	sp, r5, ip, lsr #5
   1ef1c:			; <UNDEFINED> instruction: 0x0005d2bc
   1ef20:	andeq	sp, r5, r8, asr #5
   1ef24:	ldrdeq	sp, [r5], -r8
   1ef28:	andeq	sp, r5, r8, ror #5
   1ef2c:	strdeq	sp, [r5], -r4
   1ef30:	andeq	sp, r5, r0, lsl #6
   1ef34:	andeq	sp, r5, ip, lsl #6
   1ef38:	andeq	sp, r5, ip, lsl r3
   1ef3c:	andeq	sp, r5, r0, lsr r3
   1ef40:	andeq	sp, r5, ip, asr #6
   1ef44:	andeq	sp, r5, ip, lsr r3
   1ef48:	andeq	sp, r5, r8, asr r3
   1ef4c:	andeq	sp, r5, r8, ror #6
   1ef50:	ldr	r3, [pc, #1248]	; 1f438 <ftello64@plt+0xb6e4>
   1ef54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ef58:	sub	sp, sp, #44	; 0x2c
   1ef5c:	ldr	r2, [r3, #1028]	; 0x404
   1ef60:	ldr	r3, [pc, #1236]	; 1f43c <ftello64@plt+0xb6e8>
   1ef64:	str	r1, [sp, #12]
   1ef68:	and	r1, r1, #8
   1ef6c:	ldr	r3, [r3]
   1ef70:	orrs	r2, r1, r2
   1ef74:	moveq	r8, #1
   1ef78:	movne	r8, #0
   1ef7c:	str	r1, [sp, #16]
   1ef80:	str	r3, [sp, #36]	; 0x24
   1ef84:	mov	r4, r0
   1ef88:	str	r0, [sp, #4]
   1ef8c:	bl	13814 <strlen@plt>
   1ef90:	cmp	r0, #11
   1ef94:	bls	1f0dc <ftello64@plt+0xb388>
   1ef98:	mov	r0, r4
   1ef9c:	mov	r2, #11
   1efa0:	ldr	r1, [pc, #1176]	; 1f440 <ftello64@plt+0xb6ec>
   1efa4:	bl	13cac <strncmp@plt>
   1efa8:	cmp	r0, #0
   1efac:	addeq	r4, r4, #11
   1efb0:	moveq	fp, #1
   1efb4:	bne	1f0e0 <ftello64@plt+0xb38c>
   1efb8:	ldrb	r2, [r4]
   1efbc:	cmp	r2, #47	; 0x2f
   1efc0:	beq	1f3cc <ftello64@plt+0xb678>
   1efc4:	mov	r1, #47	; 0x2f
   1efc8:	mov	r0, r4
   1efcc:	bl	13838 <strchr@plt>
   1efd0:	subs	r5, r0, #0
   1efd4:	beq	1f290 <ftello64@plt+0xb53c>
   1efd8:	mov	r0, r4
   1efdc:	mov	r1, #0
   1efe0:	bl	4961c <ftello64@plt+0x358c8>
   1efe4:	mov	r5, r0
   1efe8:	cmp	fp, #0
   1efec:	bne	1f264 <ftello64@plt+0xb510>
   1eff0:	ldr	r1, [sp, #12]
   1eff4:	ldr	r7, [pc, #1096]	; 1f444 <ftello64@plt+0xb6f0>
   1eff8:	ldr	sl, [pc, #1096]	; 1f448 <ftello64@plt+0xb6f4>
   1effc:	lsr	r2, r1, #2
   1f000:	lsr	r9, r1, #4
   1f004:	mov	r6, fp
   1f008:	and	fp, r2, #1
   1f00c:	str	fp, [sp, #20]
   1f010:	mov	r0, r5
   1f014:	bl	13814 <strlen@plt>
   1f018:	add	r2, sp, #32
   1f01c:	add	r1, sp, #28
   1f020:	eor	r6, r6, #1
   1f024:	mov	r4, r0
   1f028:	mov	r0, r5
   1f02c:	bl	1e178 <ftello64@plt+0xa424>
   1f030:	ldr	r2, [sp, #28]
   1f034:	cmp	r2, #0
   1f038:	bne	1f2a8 <ftello64@plt+0xb554>
   1f03c:	tst	r9, r6
   1f040:	str	r0, [sp]
   1f044:	beq	1f1b8 <ftello64@plt+0xb464>
   1f048:	cmp	r4, #4
   1f04c:	bhi	1f190 <ftello64@plt+0xb43c>
   1f050:	mov	r2, r8
   1f054:	mov	r1, #1
   1f058:	mov	r0, r5
   1f05c:	bl	1e290 <ftello64@plt+0xa53c>
   1f060:	subs	r4, r0, #0
   1f064:	bne	1f130 <ftello64@plt+0xb3dc>
   1f068:	mov	r1, r4
   1f06c:	add	r2, sp, #32
   1f070:	mov	r0, r5
   1f074:	bl	4383c <ftello64@plt+0x2fae8>
   1f078:	subs	r4, r0, #0
   1f07c:	bne	1f3dc <ftello64@plt+0xb688>
   1f080:	ldr	r2, [pc, #944]	; 1f438 <ftello64@plt+0xb6e4>
   1f084:	ldr	r3, [r2, #1032]	; 0x408
   1f088:	cmp	r3, #39	; 0x27
   1f08c:	bgt	1f41c <ftello64@plt+0xb6c8>
   1f090:	ldr	r1, [sp, #12]
   1f094:	ldr	ip, [pc, #924]	; 1f438 <ftello64@plt+0xb6e4>
   1f098:	tst	r1, #2
   1f09c:	ldr	r1, [sp, #32]
   1f0a0:	mov	r0, #2
   1f0a4:	strne	r1, [r2, #1036]	; 0x40c
   1f0a8:	add	r2, r3, r3, lsl #1
   1f0ac:	add	r3, r3, #1
   1f0b0:	add	r2, ip, r2, lsl #2
   1f0b4:	str	r1, [r2, #1048]	; 0x418
   1f0b8:	mov	r1, #0
   1f0bc:	str	r3, [ip, #1032]	; 0x408
   1f0c0:	str	r0, [r2, #1040]	; 0x410
   1f0c4:	str	r1, [r2, #1044]	; 0x414
   1f0c8:	ldr	r2, [pc, #872]	; 1f438 <ftello64@plt+0xb6e4>
   1f0cc:	mov	r3, #1
   1f0d0:	mov	r4, #0
   1f0d4:	str	r3, [r2, #1028]	; 0x404
   1f0d8:	b	1f168 <ftello64@plt+0xb414>
   1f0dc:	bne	1f104 <ftello64@plt+0xb3b0>
   1f0e0:	ldr	r4, [sp, #4]
   1f0e4:	mov	r2, #10
   1f0e8:	mov	r0, r4
   1f0ec:	ldr	r1, [pc, #856]	; 1f44c <ftello64@plt+0xb6f8>
   1f0f0:	bl	13cac <strncmp@plt>
   1f0f4:	cmp	r0, #0
   1f0f8:	addeq	r4, r4, #10
   1f0fc:	moveq	fp, #2
   1f100:	beq	1efb8 <ftello64@plt+0xb264>
   1f104:	mov	r1, #58	; 0x3a
   1f108:	ldr	r0, [sp, #4]
   1f10c:	bl	13838 <strchr@plt>
   1f110:	subs	fp, r0, #0
   1f114:	ldreq	r4, [sp, #4]
   1f118:	beq	1efb8 <ftello64@plt+0xb264>
   1f11c:	ldr	r1, [sp, #4]
   1f120:	ldr	r0, [pc, #808]	; 1f450 <ftello64@plt+0xb6fc>
   1f124:	bl	4eb24 <ftello64@plt+0x3add0>
   1f128:	ldr	r4, [pc, #804]	; 1f454 <ftello64@plt+0xb700>
   1f12c:	mov	r5, #0
   1f130:	mov	r2, #5
   1f134:	ldr	r1, [pc, #796]	; 1f458 <ftello64@plt+0xb704>
   1f138:	mov	r0, #0
   1f13c:	bl	13484 <dcgettext@plt>
   1f140:	mov	r6, r0
   1f144:	mov	r0, r4
   1f148:	bl	13b50 <gpg_strerror@plt>
   1f14c:	mov	r1, r5
   1f150:	mov	r2, r0
   1f154:	mov	r0, r6
   1f158:	bl	4eb24 <ftello64@plt+0x3add0>
   1f15c:	mov	r1, r4
   1f160:	ldr	r0, [pc, #756]	; 1f45c <ftello64@plt+0xb708>
   1f164:	bl	391bc <ftello64@plt+0x25468>
   1f168:	mov	r0, r5
   1f16c:	bl	13448 <gcry_free@plt>
   1f170:	ldr	r3, [pc, #708]	; 1f43c <ftello64@plt+0xb6e8>
   1f174:	ldr	r2, [sp, #36]	; 0x24
   1f178:	mov	r0, r4
   1f17c:	ldr	r3, [r3]
   1f180:	cmp	r2, r3
   1f184:	bne	1f434 <ftello64@plt+0xb6e0>
   1f188:	add	sp, sp, #44	; 0x2c
   1f18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f190:	sub	r2, r4, #4
   1f194:	add	r2, r5, r2
   1f198:	mov	r0, r2
   1f19c:	mov	r1, r7
   1f1a0:	str	r2, [sp, #8]
   1f1a4:	bl	1328c <strcmp@plt>
   1f1a8:	ldr	r2, [sp, #8]
   1f1ac:	ldr	r3, [sp]
   1f1b0:	cmp	r0, #0
   1f1b4:	beq	1f208 <ftello64@plt+0xb4b4>
   1f1b8:	tst	fp, r6
   1f1bc:	beq	1f050 <ftello64@plt+0xb2fc>
   1f1c0:	cmp	r4, #4
   1f1c4:	movls	r3, #0
   1f1c8:	andhi	r3, r8, #1
   1f1cc:	cmp	r3, #0
   1f1d0:	beq	1f050 <ftello64@plt+0xb2fc>
   1f1d4:	sub	r6, r4, #4
   1f1d8:	add	r4, r5, r6
   1f1dc:	mov	r0, r4
   1f1e0:	mov	r1, sl
   1f1e4:	bl	1328c <strcmp@plt>
   1f1e8:	cmp	r0, #0
   1f1ec:	bne	1f050 <ftello64@plt+0xb2fc>
   1f1f0:	ldrb	r3, [r7, #4]
   1f1f4:	ldr	r0, [r7]
   1f1f8:	str	r0, [r5, r6]
   1f1fc:	mov	r6, #1
   1f200:	strb	r3, [r4, #4]
   1f204:	b	1f010 <ftello64@plt+0xb2bc>
   1f208:	ldr	r0, [pc, #568]	; 1f448 <ftello64@plt+0xb6f4>
   1f20c:	mov	r6, r2
   1f210:	add	r1, sp, #28
   1f214:	ldrb	ip, [r0, #4]
   1f218:	ldr	r0, [r0]
   1f21c:	add	r2, sp, #32
   1f220:	str	r0, [r6]
   1f224:	strb	ip, [r6, #4]
   1f228:	mov	r0, r5
   1f22c:	mov	fp, r3
   1f230:	bl	1e178 <ftello64@plt+0xa424>
   1f234:	ldr	r2, [sp, #28]
   1f238:	cmp	r2, #0
   1f23c:	beq	1f250 <ftello64@plt+0xb4fc>
   1f240:	cmp	r0, #2
   1f244:	beq	1f424 <ftello64@plt+0xb6d0>
   1f248:	cmp	r0, #1
   1f24c:	beq	1f348 <ftello64@plt+0xb5f4>
   1f250:	ldr	r2, [pc, #492]	; 1f444 <ftello64@plt+0xb6f0>
   1f254:	ldrb	r1, [r2, #4]
   1f258:	ldr	r0, [r2]
   1f25c:	strb	r1, [r6, #4]
   1f260:	str	r0, [r6]
   1f264:	cmp	fp, #1
   1f268:	beq	1f348 <ftello64@plt+0xb5f4>
   1f26c:	cmp	fp, #0
   1f270:	beq	1f3b8 <ftello64@plt+0xb664>
   1f274:	cmp	fp, #2
   1f278:	beq	1f050 <ftello64@plt+0xb2fc>
   1f27c:	ldr	r1, [sp, #4]
   1f280:	ldr	r0, [pc, #472]	; 1f460 <ftello64@plt+0xb70c>
   1f284:	bl	4eb24 <ftello64@plt+0x3add0>
   1f288:	ldr	r4, [pc, #452]	; 1f454 <ftello64@plt+0xb700>
   1f28c:	b	1f130 <ftello64@plt+0xb3dc>
   1f290:	bl	5026c <ftello64@plt+0x3c518>
   1f294:	mov	r2, r5
   1f298:	mov	r1, r4
   1f29c:	bl	4961c <ftello64@plt+0x358c8>
   1f2a0:	mov	r5, r0
   1f2a4:	b	1efe8 <ftello64@plt+0xb294>
   1f2a8:	ldr	r3, [sp, #20]
   1f2ac:	mov	fp, r0
   1f2b0:	tst	r3, r6
   1f2b4:	beq	1f264 <ftello64@plt+0xb510>
   1f2b8:	cmp	r4, #4
   1f2bc:	sub	r2, r0, #1
   1f2c0:	clz	r2, r2
   1f2c4:	lsr	r2, r2, #5
   1f2c8:	movls	r2, #0
   1f2cc:	cmp	r2, #0
   1f2d0:	beq	1f264 <ftello64@plt+0xb510>
   1f2d4:	sub	r4, r4, #4
   1f2d8:	add	r6, r5, r4
   1f2dc:	mov	r0, r6
   1f2e0:	ldr	r1, [pc, #352]	; 1f448 <ftello64@plt+0xb6f4>
   1f2e4:	bl	1328c <strcmp@plt>
   1f2e8:	cmp	r0, #0
   1f2ec:	bne	1f348 <ftello64@plt+0xb5f4>
   1f2f0:	ldr	r3, [pc, #332]	; 1f444 <ftello64@plt+0xb6f0>
   1f2f4:	add	r2, sp, #32
   1f2f8:	add	r1, sp, #28
   1f2fc:	ldrb	ip, [r3, #4]
   1f300:	ldr	r0, [r3]
   1f304:	str	r0, [r5, r4]
   1f308:	strb	ip, [r6, #4]
   1f30c:	mov	r0, r5
   1f310:	bl	1e178 <ftello64@plt+0xa424>
   1f314:	cmp	r0, #2
   1f318:	bne	1f334 <ftello64@plt+0xb5e0>
   1f31c:	ldr	r3, [sp, #28]
   1f320:	cmp	r3, #0
   1f324:	beq	1f334 <ftello64@plt+0xb5e0>
   1f328:	ldr	r3, [sp, #32]
   1f32c:	cmp	r3, #0
   1f330:	bne	1f050 <ftello64@plt+0xb2fc>
   1f334:	ldr	r3, [pc, #268]	; 1f448 <ftello64@plt+0xb6f4>
   1f338:	ldrb	r2, [r3, #4]
   1f33c:	ldr	r0, [r3]
   1f340:	strb	r2, [r6, #4]
   1f344:	str	r0, [r6]
   1f348:	mov	r2, r8
   1f34c:	mov	r1, #0
   1f350:	mov	r0, r5
   1f354:	bl	1e290 <ftello64@plt+0xa53c>
   1f358:	subs	r4, r0, #0
   1f35c:	bne	1f130 <ftello64@plt+0xb3dc>
   1f360:	ldr	r3, [sp, #16]
   1f364:	add	r2, sp, #32
   1f368:	adds	r1, r3, #0
   1f36c:	movne	r1, #1
   1f370:	mov	r0, r5
   1f374:	bl	21804 <ftello64@plt+0xdab0>
   1f378:	cmp	r0, #0
   1f37c:	beq	1f404 <ftello64@plt+0xb6b0>
   1f380:	ldr	r2, [pc, #176]	; 1f438 <ftello64@plt+0xb6e4>
   1f384:	ldr	r3, [r2, #1032]	; 0x408
   1f388:	cmp	r3, #39	; 0x27
   1f38c:	bgt	1f41c <ftello64@plt+0xb6c8>
   1f390:	ldr	r1, [sp, #12]
   1f394:	ldr	ip, [pc, #156]	; 1f438 <ftello64@plt+0xb6e4>
   1f398:	tst	r1, #2
   1f39c:	ldr	r1, [sp, #32]
   1f3a0:	mov	r0, #1
   1f3a4:	strne	r1, [r2, #1036]	; 0x40c
   1f3a8:	add	r2, r3, r3, lsl #1
   1f3ac:	add	r3, r3, #1
   1f3b0:	add	r2, ip, r2, lsl #2
   1f3b4:	b	1f0b4 <ftello64@plt+0xb360>
   1f3b8:	ldr	r1, [sp, #4]
   1f3bc:	ldr	r0, [pc, #160]	; 1f464 <ftello64@plt+0xb710>
   1f3c0:	bl	4eb24 <ftello64@plt+0x3add0>
   1f3c4:	ldr	r4, [pc, #136]	; 1f454 <ftello64@plt+0xb700>
   1f3c8:	b	1f130 <ftello64@plt+0xb3dc>
   1f3cc:	mov	r0, r4
   1f3d0:	bl	139d0 <gcry_xstrdup@plt>
   1f3d4:	mov	r5, r0
   1f3d8:	b	1efe8 <ftello64@plt+0xb294>
   1f3dc:	ldr	r3, [pc, #132]	; 1f468 <ftello64@plt+0xb714>
   1f3e0:	uxth	r2, r4
   1f3e4:	cmp	r2, r3
   1f3e8:	bne	1f130 <ftello64@plt+0xb3dc>
   1f3ec:	ldr	r3, [sp, #12]
   1f3f0:	tst	r3, #2
   1f3f4:	ldrne	r2, [pc, #60]	; 1f438 <ftello64@plt+0xb6e4>
   1f3f8:	ldrne	r3, [sp, #32]
   1f3fc:	strne	r3, [r2, #1036]	; 0x40c
   1f400:	b	1f130 <ftello64@plt+0xb3dc>
   1f404:	ldr	r3, [sp, #12]
   1f408:	tst	r3, #2
   1f40c:	ldrne	r2, [pc, #36]	; 1f438 <ftello64@plt+0xb6e4>
   1f410:	ldrne	r3, [sp, #32]
   1f414:	strne	r3, [r2, #1036]	; 0x40c
   1f418:	b	1f0c8 <ftello64@plt+0xb374>
   1f41c:	ldr	r4, [pc, #72]	; 1f46c <ftello64@plt+0xb718>
   1f420:	b	1f130 <ftello64@plt+0xb3dc>
   1f424:	ldr	r2, [sp, #32]
   1f428:	cmp	r2, #0
   1f42c:	bne	1f050 <ftello64@plt+0xb2fc>
   1f430:	b	1f250 <ftello64@plt+0xb4fc>
   1f434:	bl	134b4 <__stack_chk_fail@plt>
   1f438:	andeq	r7, r7, r8, lsr r2
   1f43c:	andeq	r6, r7, r8, ror #19
   1f440:	andeq	sp, r5, r0, lsl #7
   1f444:	andeq	sp, r5, r0, asr #7
   1f448:			; <UNDEFINED> instruction: 0x0005d3b8
   1f44c:	andeq	sp, r5, ip, lsl #7
   1f450:	muleq	r5, r8, r3
   1f454:	andeq	r0, r0, #1
   1f458:	andeq	sp, r5, r4, lsl r4
   1f45c:	andeq	sp, r5, r0, lsr r4
   1f460:	andeq	sp, r5, ip, ror #7
   1f464:	andeq	sp, r5, r8, asr #7
   1f468:	andeq	r8, r0, r3, lsr #32
   1f46c:	andeq	r0, r0, #33	; 0x21
   1f470:	push	{r4, lr}
   1f474:	sub	sp, sp, #8
   1f478:	ldr	r4, [pc, #112]	; 1f4f0 <ftello64@plt+0xb79c>
   1f47c:	ldr	r0, [pc, #112]	; 1f4f4 <ftello64@plt+0xb7a0>
   1f480:	ldr	r2, [r4, #12]
   1f484:	ldr	r3, [r4, #8]
   1f488:	str	r2, [sp]
   1f48c:	ldm	r4, {r1, r2}
   1f490:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1f494:	ldr	r2, [r4, #28]
   1f498:	ldr	r3, [r4, #24]
   1f49c:	str	r2, [sp]
   1f4a0:	ldr	r1, [r4, #16]
   1f4a4:	ldr	r2, [r4, #20]
   1f4a8:	ldr	r0, [pc, #72]	; 1f4f8 <ftello64@plt+0xb7a4>
   1f4ac:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1f4b0:	ldr	r2, [r4, #48]	; 0x30
   1f4b4:	ldr	r3, [r4, #40]	; 0x28
   1f4b8:	str	r2, [sp, #4]
   1f4bc:	str	r3, [sp]
   1f4c0:	ldr	r2, [r4, #36]	; 0x24
   1f4c4:	ldr	r3, [r4, #44]	; 0x2c
   1f4c8:	ldr	r1, [r4, #32]
   1f4cc:	ldr	r0, [pc, #40]	; 1f4fc <ftello64@plt+0xb7a8>
   1f4d0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   1f4d4:	ldr	r1, [pc, #36]	; 1f500 <ftello64@plt+0xb7ac>
   1f4d8:	ldr	r0, [pc, #36]	; 1f504 <ftello64@plt+0xb7b0>
   1f4dc:	ldrd	r2, [r1, #4]
   1f4e0:	ldr	r1, [r1]
   1f4e4:	add	sp, sp, #8
   1f4e8:	pop	{r4, lr}
   1f4ec:	b	4eac0 <ftello64@plt+0x3ad6c>
   1f4f0:			; <UNDEFINED> instruction: 0x000784b4
   1f4f4:	andeq	sp, r5, r8, asr #8
   1f4f8:	andeq	sp, r5, r4, ror r4
   1f4fc:	andeq	sp, r5, r4, lsr #9
   1f500:	andeq	r8, r7, r8, lsr #9
   1f504:	ldrdeq	sp, [r5], -r8
   1f508:	push	{r4, r5, r6, lr}
   1f50c:	subs	r6, r0, #0
   1f510:	popeq	{r4, r5, r6, pc}
   1f514:	ldr	r2, [pc, #212]	; 1f5f0 <ftello64@plt+0xb89c>
   1f518:	ldr	r3, [r2, #1520]	; 0x5f0
   1f51c:	cmp	r3, #0
   1f520:	ble	1f5dc <ftello64@plt+0xb888>
   1f524:	ldr	r1, [r6]
   1f528:	sub	r3, r3, #1
   1f52c:	cmp	r1, #0
   1f530:	mov	r1, #0
   1f534:	str	r3, [r2, #1520]	; 0x5f0
   1f538:	str	r1, [r6, #4]
   1f53c:	beq	1f544 <ftello64@plt+0xb7f0>
   1f540:	bl	1eb7c <ftello64@plt+0xae28>
   1f544:	ldr	r2, [r6, #32]
   1f548:	cmp	r2, #0
   1f54c:	ble	1f5a8 <ftello64@plt+0xb854>
   1f550:	mov	r4, r6
   1f554:	mov	r5, #0
   1f558:	b	1f580 <ftello64@plt+0xb82c>
   1f55c:	cmp	r3, #2
   1f560:	bne	1f570 <ftello64@plt+0xb81c>
   1f564:	ldr	r0, [r4, #92]	; 0x5c
   1f568:	bl	43944 <ftello64@plt+0x2fbf0>
   1f56c:	ldr	r2, [r6, #32]
   1f570:	add	r5, r5, #1
   1f574:	cmp	r2, r5
   1f578:	add	r4, r4, #12
   1f57c:	ble	1f5a8 <ftello64@plt+0xb854>
   1f580:	ldr	r3, [r4, #88]	; 0x58
   1f584:	cmp	r3, #1
   1f588:	bne	1f55c <ftello64@plt+0xb808>
   1f58c:	ldr	r0, [r4, #92]	; 0x5c
   1f590:	bl	21968 <ftello64@plt+0xdc14>
   1f594:	ldr	r2, [r6, #32]
   1f598:	add	r5, r5, #1
   1f59c:	cmp	r2, r5
   1f5a0:	add	r4, r4, #12
   1f5a4:	bgt	1f580 <ftello64@plt+0xb82c>
   1f5a8:	mov	r4, #0
   1f5ac:	str	r4, [r6, #40]	; 0x28
   1f5b0:	ldr	r0, [r6, #64]	; 0x40
   1f5b4:	bl	55bd8 <ftello64@plt+0x41e84>
   1f5b8:	mvn	r0, #0
   1f5bc:	mvn	r1, #0
   1f5c0:	mvn	r3, #0
   1f5c4:	strd	r0, [r6, #80]	; 0x50
   1f5c8:	str	r4, [r6, #64]	; 0x40
   1f5cc:	str	r3, [r6, #76]	; 0x4c
   1f5d0:	mov	r0, r6
   1f5d4:	pop	{r4, r5, r6, lr}
   1f5d8:	b	13448 <gcry_free@plt>
   1f5dc:	ldr	r3, [pc, #16]	; 1f5f4 <ftello64@plt+0xb8a0>
   1f5e0:	mov	r2, #968	; 0x3c8
   1f5e4:	ldr	r1, [pc, #12]	; 1f5f8 <ftello64@plt+0xb8a4>
   1f5e8:	ldr	r0, [pc, #12]	; 1f5fc <ftello64@plt+0xb8a8>
   1f5ec:	bl	4eeac <ftello64@plt+0x3b158>
   1f5f0:	andeq	r7, r7, r8, lsr r2
   1f5f4:	andeq	sp, r5, ip, lsr #32
   1f5f8:	andeq	sp, r5, r4, asr #4
   1f5fc:	andeq	sp, r5, ip, lsl #10
   1f600:	ldr	r3, [pc, #416]	; 1f7a8 <ftello64@plt+0xba54>
   1f604:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f608:	ldr	r3, [r3, #8]
   1f60c:	tst	r3, #4096	; 0x1000
   1f610:	bne	1f788 <ftello64@plt+0xba34>
   1f614:	mov	r1, #568	; 0x238
   1f618:	mov	r0, #1
   1f61c:	bl	13910 <gcry_calloc@plt>
   1f620:	subs	r8, r0, #0
   1f624:	beq	1f748 <ftello64@plt+0xb9f4>
   1f628:	ldr	r9, [pc, #380]	; 1f7ac <ftello64@plt+0xba58>
   1f62c:	mvn	r3, #0
   1f630:	mov	r1, #1
   1f634:	ldr	r2, [r9, #1032]	; 0x408
   1f638:	str	r3, [r8, #8]
   1f63c:	cmp	r2, #40	; 0x28
   1f640:	str	r3, [r8, #12]
   1f644:	str	r1, [r8, #24]
   1f648:	bgt	1f794 <ftello64@plt+0xba40>
   1f64c:	mov	r5, #0
   1f650:	add	r4, r9, #1040	; 0x410
   1f654:	cmp	r2, r5
   1f658:	add	r4, r4, #8
   1f65c:	mov	r6, r5
   1f660:	ble	1f6bc <ftello64@plt+0xb968>
   1f664:	ldr	r3, [r4, #-8]
   1f668:	cmp	r3, #1
   1f66c:	beq	1f6e4 <ftello64@plt+0xb990>
   1f670:	cmp	r3, #2
   1f674:	bne	1f6ac <ftello64@plt+0xb958>
   1f678:	add	r7, r6, r6, lsl #1
   1f67c:	ldr	r2, [r4]
   1f680:	add	r7, r8, r7, lsl #2
   1f684:	mov	r0, r2
   1f688:	str	r3, [r7, #88]	; 0x58
   1f68c:	str	r2, [r7, #96]	; 0x60
   1f690:	mov	r1, #0
   1f694:	bl	43934 <ftello64@plt+0x2fbe0>
   1f698:	add	r6, r6, #1
   1f69c:	cmp	r0, #0
   1f6a0:	str	r0, [r7, #92]	; 0x5c
   1f6a4:	beq	1f710 <ftello64@plt+0xb9bc>
   1f6a8:	ldr	r2, [r9, #1032]	; 0x408
   1f6ac:	add	r5, r5, #1
   1f6b0:	cmp	r2, r5
   1f6b4:	add	r4, r4, #12
   1f6b8:	bgt	1f664 <ftello64@plt+0xb910>
   1f6bc:	ldr	r1, [pc, #236]	; 1f7b0 <ftello64@plt+0xba5c>
   1f6c0:	ldr	r3, [r9, #1520]	; 0x5f0
   1f6c4:	str	r6, [r8, #32]
   1f6c8:	ldr	r2, [r1]
   1f6cc:	add	r3, r3, #1
   1f6d0:	add	r2, r2, #1
   1f6d4:	str	r2, [r1]
   1f6d8:	str	r3, [r9, #1520]	; 0x5f0
   1f6dc:	mov	r0, r8
   1f6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f6e4:	add	r7, r6, r6, lsl #1
   1f6e8:	ldr	r2, [r4]
   1f6ec:	add	r7, r8, r7, lsl #2
   1f6f0:	mov	r0, r2
   1f6f4:	str	r3, [r7, #88]	; 0x58
   1f6f8:	str	r2, [r7, #96]	; 0x60
   1f6fc:	bl	21910 <ftello64@plt+0xdbbc>
   1f700:	add	r6, r6, #1
   1f704:	cmp	r0, #0
   1f708:	str	r0, [r7, #92]	; 0x5c
   1f70c:	bne	1f6a8 <ftello64@plt+0xb954>
   1f710:	bl	138b0 <__errno_location@plt>
   1f714:	ldr	r1, [pc, #148]	; 1f7b0 <ftello64@plt+0xba5c>
   1f718:	ldr	r3, [r9, #1520]	; 0x5f0
   1f71c:	ldr	r2, [r1]
   1f720:	add	r3, r3, #1
   1f724:	add	r2, r2, #1
   1f728:	ldr	r4, [r0]
   1f72c:	mov	r0, r8
   1f730:	str	r6, [r8, #32]
   1f734:	str	r2, [r1]
   1f738:	str	r3, [r9, #1520]	; 0x5f0
   1f73c:	bl	1f508 <ftello64@plt+0xb7b4>
   1f740:	mov	r0, r4
   1f744:	bl	13b2c <gpg_err_set_errno@plt>
   1f748:	mov	r2, #5
   1f74c:	ldr	r1, [pc, #96]	; 1f7b4 <ftello64@plt+0xba60>
   1f750:	mov	r0, #0
   1f754:	bl	13484 <dcgettext@plt>
   1f758:	mov	r8, #0
   1f75c:	mov	r4, r0
   1f760:	bl	1385c <gpg_err_code_from_syserror@plt>
   1f764:	cmp	r0, #0
   1f768:	uxthne	r0, r0
   1f76c:	orrne	r0, r0, #33554432	; 0x2000000
   1f770:	bl	13b50 <gpg_strerror@plt>
   1f774:	mov	r1, r0
   1f778:	mov	r0, r4
   1f77c:	bl	4eb24 <ftello64@plt+0x3add0>
   1f780:	mov	r0, r8
   1f784:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f788:	ldr	r0, [pc, #40]	; 1f7b8 <ftello64@plt+0xba64>
   1f78c:	bl	4ee74 <ftello64@plt+0x3b120>
   1f790:	b	1f614 <ftello64@plt+0xb8c0>
   1f794:	ldr	r3, [pc, #32]	; 1f7bc <ftello64@plt+0xba68>
   1f798:	ldr	r2, [pc, #32]	; 1f7c0 <ftello64@plt+0xba6c>
   1f79c:	ldr	r1, [pc, #32]	; 1f7c4 <ftello64@plt+0xba70>
   1f7a0:	ldr	r0, [pc, #32]	; 1f7c8 <ftello64@plt+0xba74>
   1f7a4:	bl	4eeac <ftello64@plt+0x3b158>
   1f7a8:	andeq	r8, r7, r0, asr r2
   1f7ac:	andeq	r7, r7, r8, lsr r2
   1f7b0:			; <UNDEFINED> instruction: 0x000784b4
   1f7b4:	andeq	sp, r5, r4, asr r5
   1f7b8:	andeq	sp, r5, r0, lsr #10
   1f7bc:	andeq	sp, r5, ip, lsr r0
   1f7c0:	andeq	r0, r0, sp, lsl #7
   1f7c4:	andeq	sp, r5, r4, asr #4
   1f7c8:	andeq	sp, r5, ip, lsr #10
   1f7cc:	subs	r3, r0, #0
   1f7d0:	beq	1f7f0 <ftello64@plt+0xba9c>
   1f7d4:	push	{r4, lr}
   1f7d8:	mov	r4, r3
   1f7dc:	bl	1e63c <ftello64@plt+0xa8e8>
   1f7e0:	cmp	r0, #0
   1f7e4:	moveq	r3, #1
   1f7e8:	streq	r3, [r4, #4]
   1f7ec:	pop	{r4, pc}
   1f7f0:	ldr	r0, [pc]	; 1f7f8 <ftello64@plt+0xbaa4>
   1f7f4:	bx	lr
   1f7f8:	andeq	r0, r0, #45	; 0x2d
   1f7fc:	cmp	r0, #0
   1f800:	movne	r3, #1
   1f804:	strne	r3, [r0, #20]
   1f808:	bx	lr
   1f80c:	cmp	r0, #0
   1f810:	bxeq	lr
   1f814:	ldr	r3, [r0, #8]
   1f818:	push	{r4, lr}
   1f81c:	cmp	r3, #0
   1f820:	blt	1f864 <ftello64@plt+0xbb10>
   1f824:	ldr	r2, [r0, #32]
   1f828:	cmp	r3, r2
   1f82c:	bge	1f864 <ftello64@plt+0xbb10>
   1f830:	add	r3, r3, r3, lsl #1
   1f834:	add	r0, r0, r3, lsl #2
   1f838:	ldr	r3, [r0, #88]	; 0x58
   1f83c:	cmp	r3, #1
   1f840:	beq	1f88c <ftello64@plt+0xbb38>
   1f844:	cmp	r3, #2
   1f848:	bne	1f884 <ftello64@plt+0xbb30>
   1f84c:	ldr	r0, [r0, #92]	; 0x5c
   1f850:	bl	43a3c <ftello64@plt+0x2fce8>
   1f854:	ldr	r3, [pc, #60]	; 1f898 <ftello64@plt+0xbb44>
   1f858:	cmp	r0, #0
   1f85c:	moveq	r0, r3
   1f860:	pop	{r4, pc}
   1f864:	ldr	r3, [r0, #28]
   1f868:	cmp	r3, #0
   1f86c:	movlt	r3, #0
   1f870:	blt	1f830 <ftello64@plt+0xbadc>
   1f874:	ldr	r2, [r0, #32]
   1f878:	cmp	r3, r2
   1f87c:	movge	r3, #0
   1f880:	b	1f830 <ftello64@plt+0xbadc>
   1f884:	ldr	r0, [pc, #12]	; 1f898 <ftello64@plt+0xbb44>
   1f888:	pop	{r4, pc}
   1f88c:	ldr	r0, [r0, #92]	; 0x5c
   1f890:	bl	21a2c <ftello64@plt+0xdcd8>
   1f894:	b	1f854 <ftello64@plt+0xbb00>
   1f898:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   1f89c:	push	{r4, lr}
   1f8a0:	subs	r4, r0, #0
   1f8a4:	popeq	{r4, pc}
   1f8a8:	ldr	r3, [r4, #8]
   1f8ac:	cmp	r3, #0
   1f8b0:	blt	1f8e8 <ftello64@plt+0xbb94>
   1f8b4:	ldr	r2, [r4, #32]
   1f8b8:	cmp	r3, r2
   1f8bc:	bge	1f8e8 <ftello64@plt+0xbb94>
   1f8c0:	add	r2, r3, r3, lsl #1
   1f8c4:	add	r2, r4, r2, lsl #2
   1f8c8:	ldr	r1, [r2, #88]	; 0x58
   1f8cc:	cmp	r1, #1
   1f8d0:	beq	1f904 <ftello64@plt+0xbbb0>
   1f8d4:	cmp	r1, #2
   1f8d8:	beq	1f8f4 <ftello64@plt+0xbba0>
   1f8dc:	mvn	r2, #0
   1f8e0:	strd	r2, [r4, #8]
   1f8e4:	pop	{r4, pc}
   1f8e8:	mvn	r3, #0
   1f8ec:	str	r3, [r4, #12]
   1f8f0:	pop	{r4, pc}
   1f8f4:	ldr	r0, [r2, #92]	; 0x5c
   1f8f8:	bl	439d4 <ftello64@plt+0x2fc80>
   1f8fc:	ldr	r3, [r4, #8]
   1f900:	b	1f8dc <ftello64@plt+0xbb88>
   1f904:	ldr	r0, [r2, #92]	; 0x5c
   1f908:	bl	219d4 <ftello64@plt+0xdc80>
   1f90c:	ldr	r3, [r4, #8]
   1f910:	b	1f8dc <ftello64@plt+0xbb88>
   1f914:	cmp	r0, #0
   1f918:	bxeq	lr
   1f91c:	ldr	r3, [r0, #12]
   1f920:	mvn	r2, #0
   1f924:	cmp	r3, #0
   1f928:	str	r3, [r0, #8]
   1f92c:	str	r2, [r0, #12]
   1f930:	bxlt	lr
   1f934:	ldr	r2, [r0, #32]
   1f938:	cmp	r3, r2
   1f93c:	bxge	lr
   1f940:	add	r3, r3, r3, lsl #1
   1f944:	add	r0, r0, r3, lsl #2
   1f948:	ldr	r3, [r0, #88]	; 0x58
   1f94c:	cmp	r3, #1
   1f950:	beq	1f964 <ftello64@plt+0xbc10>
   1f954:	cmp	r3, #2
   1f958:	bxne	lr
   1f95c:	ldr	r0, [r0, #92]	; 0x5c
   1f960:	b	43a08 <ftello64@plt+0x2fcb4>
   1f964:	ldr	r0, [r0, #92]	; 0x5c
   1f968:	b	21a00 <ftello64@plt+0xdcac>
   1f96c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f970:	sub	sp, sp, #20
   1f974:	ldr	r6, [pc, #652]	; 1fc08 <ftello64@plt+0xbeb4>
   1f978:	mov	r3, #0
   1f97c:	subs	r4, r0, #0
   1f980:	ldr	r2, [r6]
   1f984:	str	r3, [r1]
   1f988:	str	r2, [sp, #12]
   1f98c:	beq	1fb78 <ftello64@plt+0xbe24>
   1f990:	ldr	r7, [pc, #628]	; 1fc0c <ftello64@plt+0xbeb8>
   1f994:	mov	r8, r1
   1f998:	ldr	r3, [r7, #8]
   1f99c:	tst	r3, #4096	; 0x1000
   1f9a0:	bne	1fa2c <ftello64@plt+0xbcd8>
   1f9a4:	ldr	r3, [r4, #40]	; 0x28
   1f9a8:	cmp	r3, #2
   1f9ac:	movne	r5, #0
   1f9b0:	beq	1fa44 <ftello64@plt+0xbcf0>
   1f9b4:	ldr	r3, [r4, #8]
   1f9b8:	cmp	r3, #0
   1f9bc:	blt	1faa0 <ftello64@plt+0xbd4c>
   1f9c0:	ldr	r2, [r4, #32]
   1f9c4:	cmp	r3, r2
   1f9c8:	bge	1faa0 <ftello64@plt+0xbd4c>
   1f9cc:	add	r3, r3, r3, lsl #1
   1f9d0:	add	r3, r4, r3, lsl #2
   1f9d4:	ldr	r9, [r3, #88]	; 0x58
   1f9d8:	cmp	r9, #1
   1f9dc:	beq	1fb64 <ftello64@plt+0xbe10>
   1f9e0:	cmp	r9, #0
   1f9e4:	beq	1fac0 <ftello64@plt+0xbd6c>
   1f9e8:	cmp	r9, #2
   1f9ec:	beq	1fb14 <ftello64@plt+0xbdc0>
   1f9f0:	ldr	r3, [r4, #40]	; 0x28
   1f9f4:	cmp	r3, #2
   1f9f8:	bne	1fae8 <ftello64@plt+0xbd94>
   1f9fc:	cmp	r5, #0
   1fa00:	bne	1fad0 <ftello64@plt+0xbd7c>
   1fa04:	ldr	r2, [pc, #516]	; 1fc10 <ftello64@plt+0xbebc>
   1fa08:	ldr	r1, [r7, #8]
   1fa0c:	ldr	r3, [r2, #12]
   1fa10:	tst	r1, #4096	; 0x1000
   1fa14:	add	r3, r3, #1
   1fa18:	str	r3, [r2, #12]
   1fa1c:	beq	1fb5c <ftello64@plt+0xbe08>
   1fa20:	ldr	r0, [pc, #492]	; 1fc14 <ftello64@plt+0xbec0>
   1fa24:	mov	r5, #0
   1fa28:	b	1fae0 <ftello64@plt+0xbd8c>
   1fa2c:	ldr	r0, [pc, #484]	; 1fc18 <ftello64@plt+0xbec4>
   1fa30:	bl	4ee74 <ftello64@plt+0x3b120>
   1fa34:	ldr	r3, [r4, #40]	; 0x28
   1fa38:	cmp	r3, #2
   1fa3c:	movne	r5, #0
   1fa40:	bne	1f9b4 <ftello64@plt+0xbc60>
   1fa44:	mov	r2, #0
   1fa48:	mov	r3, #0
   1fa4c:	ldr	r0, [r4, #64]	; 0x40
   1fa50:	bl	577d8 <ftello64@plt+0x43a84>
   1fa54:	cmp	r0, #0
   1fa58:	mov	r5, r0
   1fa5c:	mov	r9, r0
   1fa60:	beq	1fb80 <ftello64@plt+0xbe2c>
   1fa64:	ldr	r0, [pc, #432]	; 1fc1c <ftello64@plt+0xbec8>
   1fa68:	mov	r9, #0
   1fa6c:	bl	4eb24 <ftello64@plt+0x3add0>
   1fa70:	str	r9, [r4, #40]	; 0x28
   1fa74:	ldr	r0, [r4, #64]	; 0x40
   1fa78:	bl	55bd8 <ftello64@plt+0x41e84>
   1fa7c:	mvn	r3, #0
   1fa80:	mvn	r2, #0
   1fa84:	mvn	r1, #0
   1fa88:	strd	r2, [r4, #80]	; 0x50
   1fa8c:	ldr	r3, [r4, #8]
   1fa90:	str	r9, [r4, #64]	; 0x40
   1fa94:	cmp	r3, #0
   1fa98:	str	r1, [r4, #76]	; 0x4c
   1fa9c:	bge	1f9c0 <ftello64@plt+0xbc6c>
   1faa0:	ldr	r5, [pc, #376]	; 1fc20 <ftello64@plt+0xbecc>
   1faa4:	ldr	r2, [sp, #12]
   1faa8:	ldr	r3, [r6]
   1faac:	mov	r0, r5
   1fab0:	cmp	r2, r3
   1fab4:	bne	1fc04 <ftello64@plt+0xbeb0>
   1fab8:	add	sp, sp, #20
   1fabc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fac0:	ldr	r3, [r4, #40]	; 0x28
   1fac4:	ldr	r5, [pc, #344]	; 1fc24 <ftello64@plt+0xbed0>
   1fac8:	cmp	r3, #2
   1facc:	bne	1fae8 <ftello64@plt+0xbd94>
   1fad0:	ldr	r3, [r7, #8]
   1fad4:	tst	r3, #4096	; 0x1000
   1fad8:	beq	1faa4 <ftello64@plt+0xbd50>
   1fadc:	ldr	r0, [pc, #324]	; 1fc28 <ftello64@plt+0xbed4>
   1fae0:	bl	4ee74 <ftello64@plt+0x3b120>
   1fae4:	b	1faa4 <ftello64@plt+0xbd50>
   1fae8:	mov	r8, #0
   1faec:	str	r8, [r4, #40]	; 0x28
   1faf0:	ldr	r0, [r4, #64]	; 0x40
   1faf4:	bl	55bd8 <ftello64@plt+0x41e84>
   1faf8:	mvn	r2, #0
   1fafc:	mvn	r3, #0
   1fb00:	mvn	r1, #0
   1fb04:	str	r8, [r4, #64]	; 0x40
   1fb08:	strd	r2, [r4, #80]	; 0x50
   1fb0c:	str	r1, [r4, #76]	; 0x4c
   1fb10:	b	1f9fc <ftello64@plt+0xbca8>
   1fb14:	ldr	r0, [r3, #92]	; 0x5c
   1fb18:	add	r2, sp, #4
   1fb1c:	add	r3, sp, #8
   1fb20:	mov	r1, sp
   1fb24:	bl	465c8 <ftello64@plt+0x32874>
   1fb28:	subs	r5, r0, #0
   1fb2c:	bne	1f9f0 <ftello64@plt+0xbc9c>
   1fb30:	mov	r3, r8
   1fb34:	ldm	sp, {r0, r1, r2}
   1fb38:	bl	1e738 <ftello64@plt+0xa9e4>
   1fb3c:	subs	r5, r0, #0
   1fb40:	bne	1fbe4 <ftello64@plt+0xbe90>
   1fb44:	ldr	r3, [r4, #40]	; 0x28
   1fb48:	ldr	r0, [sp]
   1fb4c:	cmp	r3, #1
   1fb50:	beq	1fbec <ftello64@plt+0xbe98>
   1fb54:	bl	55bd8 <ftello64@plt+0x41e84>
   1fb58:	b	1f9f0 <ftello64@plt+0xbc9c>
   1fb5c:	mov	r5, #0
   1fb60:	b	1faa4 <ftello64@plt+0xbd50>
   1fb64:	mov	r1, r8
   1fb68:	ldr	r0, [r3, #92]	; 0x5c
   1fb6c:	bl	21c14 <ftello64@plt+0xdec0>
   1fb70:	mov	r5, r0
   1fb74:	b	1f9f0 <ftello64@plt+0xbc9c>
   1fb78:	ldr	r5, [pc, #172]	; 1fc2c <ftello64@plt+0xbed8>
   1fb7c:	b	1faa4 <ftello64@plt+0xbd50>
   1fb80:	add	r0, r4, #64	; 0x40
   1fb84:	mov	r3, r8
   1fb88:	ldm	r0, {r0, r1, r2}
   1fb8c:	bl	1e738 <ftello64@plt+0xa9e4>
   1fb90:	subs	r5, r0, #0
   1fb94:	bne	1fbac <ftello64@plt+0xbe58>
   1fb98:	ldr	r3, [r7, #8]
   1fb9c:	tst	r3, #4096	; 0x1000
   1fba0:	beq	1fb5c <ftello64@plt+0xbe08>
   1fba4:	ldr	r0, [pc, #132]	; 1fc30 <ftello64@plt+0xbedc>
   1fba8:	b	1fae0 <ftello64@plt+0xbd8c>
   1fbac:	str	r9, [r4, #40]	; 0x28
   1fbb0:	ldr	r0, [r4, #64]	; 0x40
   1fbb4:	bl	55bd8 <ftello64@plt+0x41e84>
   1fbb8:	ldr	r3, [r7, #8]
   1fbbc:	mvn	r0, #0
   1fbc0:	mvn	r1, #0
   1fbc4:	tst	r3, #4096	; 0x1000
   1fbc8:	mvn	r3, #0
   1fbcc:	str	r9, [r4, #64]	; 0x40
   1fbd0:	strd	r0, [r4, #80]	; 0x50
   1fbd4:	str	r3, [r4, #76]	; 0x4c
   1fbd8:	beq	1faa4 <ftello64@plt+0xbd50>
   1fbdc:	ldr	r0, [pc, #80]	; 1fc34 <ftello64@plt+0xbee0>
   1fbe0:	b	1fae0 <ftello64@plt+0xbd8c>
   1fbe4:	ldr	r0, [sp]
   1fbe8:	b	1fb54 <ftello64@plt+0xbe00>
   1fbec:	ldr	r2, [sp, #4]
   1fbf0:	ldr	r3, [sp, #8]
   1fbf4:	str	r9, [r4, #40]	; 0x28
   1fbf8:	str	r0, [r4, #64]	; 0x40
   1fbfc:	strd	r2, [r4, #68]	; 0x44
   1fc00:	b	1fa04 <ftello64@plt+0xbcb0>
   1fc04:	bl	134b4 <__stack_chk_fail@plt>
   1fc08:	andeq	r6, r7, r8, ror #19
   1fc0c:	andeq	r8, r7, r0, asr r2
   1fc10:			; <UNDEFINED> instruction: 0x000784b4
   1fc14:	andeq	sp, r5, r4, ror #11
   1fc18:	andeq	sp, r5, r0, lsl #12
   1fc1c:	andeq	sp, r5, r8, lsl r6
   1fc20:	andeq	r0, r0, #28
   1fc24:	andeq	r0, r0, #1
   1fc28:	andeq	sp, r5, r0, asr #11
   1fc2c:	andeq	r0, r0, #45	; 0x2d
   1fc30:	muleq	r5, ip, r5
   1fc34:	andeq	sp, r5, r0, ror r5
   1fc38:	push	{r4, r5, r6, r7, r8, lr}
   1fc3c:	sub	sp, sp, #8
   1fc40:	ldr	r7, [pc, #424]	; 1fdf0 <ftello64@plt+0xc09c>
   1fc44:	subs	r4, r0, #0
   1fc48:	ldr	r3, [r7]
   1fc4c:	str	r3, [sp, #4]
   1fc50:	beq	1fde4 <ftello64@plt+0xc090>
   1fc54:	mov	r5, #0
   1fc58:	mov	r8, r1
   1fc5c:	bl	1ebf0 <ftello64@plt+0xae9c>
   1fc60:	str	r5, [r4, #40]	; 0x28
   1fc64:	ldr	r0, [r4, #64]	; 0x40
   1fc68:	bl	55bd8 <ftello64@plt+0x41e84>
   1fc6c:	ldr	r3, [pc, #384]	; 1fdf4 <ftello64@plt+0xc0a0>
   1fc70:	mvn	r0, #0
   1fc74:	mvn	r1, #0
   1fc78:	ldr	r3, [r3, #40]	; 0x28
   1fc7c:	str	r5, [r4, #64]	; 0x40
   1fc80:	cmp	r3, r5
   1fc84:	mvn	r3, #0
   1fc88:	strd	r0, [r4, #80]	; 0x50
   1fc8c:	str	r3, [r4, #76]	; 0x4c
   1fc90:	bne	1fd68 <ftello64@plt+0xc014>
   1fc94:	ldr	r6, [r4, #8]
   1fc98:	cmp	r6, r5
   1fc9c:	blt	1fcac <ftello64@plt+0xbf58>
   1fca0:	ldr	r3, [r4, #32]
   1fca4:	cmp	r6, r3
   1fca8:	blt	1fcc4 <ftello64@plt+0xbf70>
   1fcac:	ldr	r6, [r4, #28]
   1fcb0:	cmp	r6, #0
   1fcb4:	blt	1fddc <ftello64@plt+0xc088>
   1fcb8:	ldr	r3, [r4, #32]
   1fcbc:	cmp	r6, r3
   1fcc0:	bge	1fddc <ftello64@plt+0xc088>
   1fcc4:	mov	r0, r4
   1fcc8:	bl	1e63c <ftello64@plt+0xa8e8>
   1fccc:	subs	r5, r0, #0
   1fcd0:	bne	1fd68 <ftello64@plt+0xc014>
   1fcd4:	add	r6, r6, r6, lsl #1
   1fcd8:	add	r6, r4, r6, lsl #2
   1fcdc:	ldr	r3, [r6, #88]	; 0x58
   1fce0:	cmp	r3, #1
   1fce4:	beq	1fd1c <ftello64@plt+0xbfc8>
   1fce8:	cmp	r3, #0
   1fcec:	beq	1fdbc <ftello64@plt+0xc068>
   1fcf0:	cmp	r3, #2
   1fcf4:	beq	1fd84 <ftello64@plt+0xc030>
   1fcf8:	ldr	r3, [r4]
   1fcfc:	cmp	r3, #0
   1fd00:	beq	1fd58 <ftello64@plt+0xc004>
   1fd04:	ldr	r3, [r4, #4]
   1fd08:	cmp	r3, #0
   1fd0c:	bne	1fd58 <ftello64@plt+0xc004>
   1fd10:	mov	r0, r4
   1fd14:	bl	1eb7c <ftello64@plt+0xae28>
   1fd18:	b	1fd58 <ftello64@plt+0xc004>
   1fd1c:	mov	r1, r8
   1fd20:	ldr	r0, [r6, #92]	; 0x5c
   1fd24:	bl	2225c <ftello64@plt+0xe508>
   1fd28:	mov	r8, r0
   1fd2c:	ldr	r3, [r4]
   1fd30:	cmp	r3, #0
   1fd34:	beq	1fd4c <ftello64@plt+0xbff8>
   1fd38:	ldr	r3, [r4, #4]
   1fd3c:	cmp	r3, #0
   1fd40:	bne	1fd4c <ftello64@plt+0xbff8>
   1fd44:	mov	r0, r4
   1fd48:	bl	1eb7c <ftello64@plt+0xae28>
   1fd4c:	cmp	r8, #0
   1fd50:	movne	r5, r8
   1fd54:	bne	1fd68 <ftello64@plt+0xc014>
   1fd58:	ldr	r2, [pc, #152]	; 1fdf8 <ftello64@plt+0xc0a4>
   1fd5c:	ldr	r3, [r2, #24]
   1fd60:	add	r3, r3, #1
   1fd64:	str	r3, [r2, #24]
   1fd68:	ldr	r2, [sp, #4]
   1fd6c:	ldr	r3, [r7]
   1fd70:	mov	r0, r5
   1fd74:	cmp	r2, r3
   1fd78:	bne	1fdec <ftello64@plt+0xc098>
   1fd7c:	add	sp, sp, #8
   1fd80:	pop	{r4, r5, r6, r7, r8, pc}
   1fd84:	mov	r0, r8
   1fd88:	mov	r1, sp
   1fd8c:	bl	1ea80 <ftello64@plt+0xad2c>
   1fd90:	subs	r8, r0, #0
   1fd94:	bne	1fd2c <ftello64@plt+0xbfd8>
   1fd98:	ldr	r3, [sp]
   1fd9c:	ldr	r0, [r6, #92]	; 0x5c
   1fda0:	ldr	r2, [r3, #44]	; 0x2c
   1fda4:	ldr	r1, [r3, #48]	; 0x30
   1fda8:	bl	46e58 <ftello64@plt+0x33104>
   1fdac:	mov	r8, r0
   1fdb0:	ldr	r0, [sp]
   1fdb4:	bl	55bd8 <ftello64@plt+0x41e84>
   1fdb8:	b	1fd2c <ftello64@plt+0xbfd8>
   1fdbc:	ldr	r3, [r4]
   1fdc0:	cmp	r3, #0
   1fdc4:	beq	1fddc <ftello64@plt+0xc088>
   1fdc8:	ldr	r3, [r4, #4]
   1fdcc:	cmp	r3, #0
   1fdd0:	bne	1fddc <ftello64@plt+0xc088>
   1fdd4:	mov	r0, r4
   1fdd8:	bl	1eb7c <ftello64@plt+0xae28>
   1fddc:	ldr	r5, [pc, #24]	; 1fdfc <ftello64@plt+0xc0a8>
   1fde0:	b	1fd68 <ftello64@plt+0xc014>
   1fde4:	ldr	r5, [pc, #20]	; 1fe00 <ftello64@plt+0xc0ac>
   1fde8:	b	1fd68 <ftello64@plt+0xc014>
   1fdec:	bl	134b4 <__stack_chk_fail@plt>
   1fdf0:	andeq	r6, r7, r8, ror #19
   1fdf4:	andeq	r8, r7, r0, asr r2
   1fdf8:			; <UNDEFINED> instruction: 0x000784b4
   1fdfc:	andeq	r0, r0, #1
   1fe00:	andeq	r0, r0, #45	; 0x2d
   1fe04:	push	{r4, r5, r6, lr}
   1fe08:	subs	r4, r0, #0
   1fe0c:	beq	1fee4 <ftello64@plt+0xc190>
   1fe10:	mov	r5, #0
   1fe14:	bl	1ebf0 <ftello64@plt+0xae9c>
   1fe18:	str	r5, [r4, #40]	; 0x28
   1fe1c:	ldr	r0, [r4, #64]	; 0x40
   1fe20:	bl	55bd8 <ftello64@plt+0x41e84>
   1fe24:	ldr	r3, [r4, #8]
   1fe28:	mvn	r0, #0
   1fe2c:	mvn	r1, #0
   1fe30:	mvn	r2, #0
   1fe34:	cmp	r3, r5
   1fe38:	str	r5, [r4, #64]	; 0x40
   1fe3c:	strd	r0, [r4, #80]	; 0x50
   1fe40:	str	r2, [r4, #76]	; 0x4c
   1fe44:	blt	1fed8 <ftello64@plt+0xc184>
   1fe48:	ldr	r2, [r4, #32]
   1fe4c:	cmp	r3, r2
   1fe50:	bge	1fed8 <ftello64@plt+0xc184>
   1fe54:	ldr	r3, [pc, #264]	; 1ff64 <ftello64@plt+0xc210>
   1fe58:	ldr	r3, [r3, #40]	; 0x28
   1fe5c:	cmp	r3, r5
   1fe60:	beq	1fe6c <ftello64@plt+0xc118>
   1fe64:	mov	r0, r5
   1fe68:	pop	{r4, r5, r6, pc}
   1fe6c:	mov	r0, r4
   1fe70:	bl	1e63c <ftello64@plt+0xa8e8>
   1fe74:	subs	r5, r0, #0
   1fe78:	bne	1fe64 <ftello64@plt+0xc110>
   1fe7c:	ldr	r3, [r4, #8]
   1fe80:	add	r3, r3, r3, lsl #1
   1fe84:	add	r3, r4, r3, lsl #2
   1fe88:	ldr	r2, [r3, #88]	; 0x58
   1fe8c:	cmp	r2, #1
   1fe90:	beq	1fef0 <ftello64@plt+0xc19c>
   1fe94:	cmp	r2, #0
   1fe98:	beq	1ff2c <ftello64@plt+0xc1d8>
   1fe9c:	cmp	r2, #2
   1fea0:	beq	1ff54 <ftello64@plt+0xc200>
   1fea4:	ldr	r3, [r4]
   1fea8:	cmp	r3, #0
   1feac:	beq	1fec4 <ftello64@plt+0xc170>
   1feb0:	ldr	r3, [r4, #4]
   1feb4:	cmp	r3, #0
   1feb8:	bne	1fec4 <ftello64@plt+0xc170>
   1febc:	mov	r0, r4
   1fec0:	bl	1eb7c <ftello64@plt+0xae28>
   1fec4:	ldr	r2, [pc, #156]	; 1ff68 <ftello64@plt+0xc214>
   1fec8:	ldr	r3, [r2, #28]
   1fecc:	add	r3, r3, #1
   1fed0:	str	r3, [r2, #28]
   1fed4:	b	1fe64 <ftello64@plt+0xc110>
   1fed8:	ldr	r5, [pc, #140]	; 1ff6c <ftello64@plt+0xc218>
   1fedc:	mov	r0, r5
   1fee0:	pop	{r4, r5, r6, pc}
   1fee4:	ldr	r5, [pc, #132]	; 1ff70 <ftello64@plt+0xc21c>
   1fee8:	mov	r0, r5
   1feec:	pop	{r4, r5, r6, pc}
   1fef0:	ldr	r0, [r3, #92]	; 0x5c
   1fef4:	bl	2232c <ftello64@plt+0xe5d8>
   1fef8:	mov	r6, r0
   1fefc:	ldr	r3, [r4]
   1ff00:	cmp	r3, #0
   1ff04:	beq	1ff1c <ftello64@plt+0xc1c8>
   1ff08:	ldr	r3, [r4, #4]
   1ff0c:	cmp	r3, #0
   1ff10:	bne	1ff1c <ftello64@plt+0xc1c8>
   1ff14:	mov	r0, r4
   1ff18:	bl	1eb7c <ftello64@plt+0xae28>
   1ff1c:	cmp	r6, #0
   1ff20:	movne	r5, r6
   1ff24:	bne	1fe64 <ftello64@plt+0xc110>
   1ff28:	b	1fec4 <ftello64@plt+0xc170>
   1ff2c:	ldr	r3, [r4]
   1ff30:	cmp	r3, #0
   1ff34:	beq	1ff4c <ftello64@plt+0xc1f8>
   1ff38:	ldr	r3, [r4, #4]
   1ff3c:	cmp	r3, #0
   1ff40:	bne	1ff4c <ftello64@plt+0xc1f8>
   1ff44:	mov	r0, r4
   1ff48:	bl	1eb7c <ftello64@plt+0xae28>
   1ff4c:	ldr	r5, [pc, #32]	; 1ff74 <ftello64@plt+0xc220>
   1ff50:	b	1fe64 <ftello64@plt+0xc110>
   1ff54:	ldr	r0, [r3, #92]	; 0x5c
   1ff58:	bl	472e0 <ftello64@plt+0x3358c>
   1ff5c:	mov	r6, r0
   1ff60:	b	1fefc <ftello64@plt+0xc1a8>
   1ff64:	andeq	r8, r7, r0, asr r2
   1ff68:			; <UNDEFINED> instruction: 0x000784b4
   1ff6c:	andeq	r0, r0, #28
   1ff70:	andeq	r0, r0, #45	; 0x2d
   1ff74:	andeq	r0, r0, #1
   1ff78:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ff7c:	ldr	r6, [pc, #148]	; 20018 <ftello64@plt+0xc2c4>
   1ff80:	ldr	r3, [r6, #1032]	; 0x408
   1ff84:	cmp	r3, #0
   1ff88:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ff8c:	mov	r8, r1
   1ff90:	mov	r7, r0
   1ff94:	ldr	r9, [pc, #128]	; 2001c <ftello64@plt+0xc2c8>
   1ff98:	add	r4, r6, #1040	; 0x410
   1ff9c:	mov	r5, #0
   1ffa0:	b	1ffb4 <ftello64@plt+0xc260>
   1ffa4:	ldr	r3, [r6, #1032]	; 0x408
   1ffa8:	add	r4, r4, #12
   1ffac:	cmp	r3, r5
   1ffb0:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffb4:	ldr	r0, [r4, #8]
   1ffb8:	bl	218e8 <ftello64@plt+0xdb94>
   1ffbc:	add	r5, r5, #1
   1ffc0:	cmp	r0, #0
   1ffc4:	beq	1ffa4 <ftello64@plt+0xc250>
   1ffc8:	ldr	r3, [r4]
   1ffcc:	cmp	r3, #1
   1ffd0:	bne	1ffa4 <ftello64@plt+0xc250>
   1ffd4:	mov	r2, r8
   1ffd8:	ldr	r1, [r4, #8]
   1ffdc:	mov	r0, r7
   1ffe0:	bl	23548 <ftello64@plt+0xf7f4>
   1ffe4:	subs	sl, r0, #0
   1ffe8:	beq	1ffa4 <ftello64@plt+0xc250>
   1ffec:	mov	r1, r9
   1fff0:	mov	r2, #5
   1fff4:	mov	r0, #0
   1fff8:	bl	13484 <dcgettext@plt>
   1fffc:	mov	fp, r0
   20000:	mov	r0, sl
   20004:	bl	13b50 <gpg_strerror@plt>
   20008:	mov	r1, r0
   2000c:	mov	r0, fp
   20010:	bl	4eb24 <ftello64@plt+0x3add0>
   20014:	b	1ffa4 <ftello64@plt+0xc250>
   20018:	andeq	r7, r7, r8, lsr r2
   2001c:	andeq	sp, r5, r0, asr r6
   20020:	cmp	r0, #0
   20024:	ldrne	r0, [r0, #16]
   20028:	bx	lr
   2002c:	push	{r4, r5, r6, lr}
   20030:	subs	r4, r0, #0
   20034:	beq	20144 <ftello64@plt+0xc3f0>
   20038:	ldr	r6, [pc, #268]	; 2014c <ftello64@plt+0xc3f8>
   2003c:	mov	r5, #0
   20040:	str	r5, [r4, #40]	; 0x28
   20044:	ldr	r0, [r4, #64]	; 0x40
   20048:	bl	55bd8 <ftello64@plt+0x41e84>
   2004c:	ldr	r3, [r6, #8]
   20050:	mvn	r0, #0
   20054:	mvn	r1, #0
   20058:	mvn	r2, #0
   2005c:	tst	r3, #4096	; 0x1000
   20060:	str	r5, [r4, #64]	; 0x40
   20064:	strd	r0, [r4, #80]	; 0x50
   20068:	str	r2, [r4, #76]	; 0x4c
   2006c:	bne	20134 <ftello64@plt+0xc3e0>
   20070:	tst	r3, #64	; 0x40
   20074:	bne	20124 <ftello64@plt+0xc3d0>
   20078:	mov	r3, #0
   2007c:	mvn	r2, #0
   20080:	str	r3, [r4, #16]
   20084:	str	r3, [r4, #28]
   20088:	str	r2, [r4, #8]
   2008c:	ldr	r0, [r4, #32]
   20090:	cmp	r0, r3
   20094:	ble	200c8 <ftello64@plt+0xc374>
   20098:	add	r2, r3, r3, lsl #1
   2009c:	add	r2, r4, r2, lsl #2
   200a0:	ldr	r1, [r2, #88]	; 0x58
   200a4:	add	r5, r3, #1
   200a8:	cmp	r1, #1
   200ac:	beq	200e8 <ftello64@plt+0xc394>
   200b0:	cmp	r1, #2
   200b4:	beq	20110 <ftello64@plt+0xc3bc>
   200b8:	cmp	r0, r5
   200bc:	mov	r3, r5
   200c0:	add	r2, r2, #12
   200c4:	bne	200a0 <ftello64@plt+0xc34c>
   200c8:	ldr	r2, [pc, #128]	; 20150 <ftello64@plt+0xc3fc>
   200cc:	mov	r3, #1
   200d0:	str	r3, [r4, #24]
   200d4:	ldr	r3, [r2, #32]
   200d8:	mov	r0, #0
   200dc:	add	r3, r3, #1
   200e0:	str	r3, [r2, #32]
   200e4:	pop	{r4, r5, r6, pc}
   200e8:	add	r3, r3, r3, lsl #1
   200ec:	add	r3, r4, r3, lsl #2
   200f0:	ldr	r0, [r3, #92]	; 0x5c
   200f4:	bl	22410 <ftello64@plt+0xe6bc>
   200f8:	cmp	r0, #0
   200fc:	mov	r3, r5
   20100:	beq	2008c <ftello64@plt+0xc338>
   20104:	mov	r3, #1
   20108:	str	r3, [r4, #24]
   2010c:	pop	{r4, r5, r6, pc}
   20110:	add	r3, r3, r3, lsl #1
   20114:	add	r3, r4, r3, lsl #2
   20118:	ldr	r0, [r3, #92]	; 0x5c
   2011c:	bl	453a4 <ftello64@plt+0x31650>
   20120:	b	200f8 <ftello64@plt+0xc3a4>
   20124:	mov	r1, r4
   20128:	ldr	r0, [pc, #36]	; 20154 <ftello64@plt+0xc400>
   2012c:	bl	4ec70 <ftello64@plt+0x3af1c>
   20130:	b	20078 <ftello64@plt+0xc324>
   20134:	ldr	r0, [pc, #28]	; 20158 <ftello64@plt+0xc404>
   20138:	bl	4ee74 <ftello64@plt+0x3b120>
   2013c:	ldr	r3, [r6, #8]
   20140:	b	20070 <ftello64@plt+0xc31c>
   20144:	ldr	r0, [pc, #16]	; 2015c <ftello64@plt+0xc408>
   20148:	pop	{r4, r5, r6, pc}
   2014c:	andeq	r8, r7, r0, asr r2
   20150:			; <UNDEFINED> instruction: 0x000784b4
   20154:	andeq	sp, r5, ip, lsl #13
   20158:	andeq	sp, r5, r8, ror r6
   2015c:	andeq	r0, r0, #45	; 0x2d
   20160:	push	{r4, r5, r6, lr}
   20164:	subs	r4, r0, #0
   20168:	beq	2028c <ftello64@plt+0xc538>
   2016c:	bl	2002c <ftello64@plt+0xc2d8>
   20170:	subs	r5, r0, #0
   20174:	bne	20278 <ftello64@plt+0xc524>
   20178:	ldr	r2, [pc, #328]	; 202c8 <ftello64@plt+0xc574>
   2017c:	ldr	r3, [r4, #28]
   20180:	ldr	r1, [r2, #1036]	; 0x40c
   20184:	cmp	r1, #0
   20188:	beq	201fc <ftello64@plt+0xc4a8>
   2018c:	cmp	r3, #0
   20190:	blt	201e8 <ftello64@plt+0xc494>
   20194:	ldr	ip, [r4, #32]
   20198:	cmp	ip, r3
   2019c:	ble	201e8 <ftello64@plt+0xc494>
   201a0:	add	r2, r3, r3, lsl #1
   201a4:	add	r2, r4, r2, lsl #2
   201a8:	ldr	r0, [r2, #96]	; 0x60
   201ac:	cmp	r1, r0
   201b0:	addne	r3, r3, #1
   201b4:	bne	201d8 <ftello64@plt+0xc484>
   201b8:	b	2029c <ftello64@plt+0xc548>
   201bc:	cmp	r3, ip
   201c0:	beq	201e4 <ftello64@plt+0xc490>
   201c4:	ldr	r0, [r2, #108]	; 0x6c
   201c8:	add	r3, r3, #1
   201cc:	cmp	r1, r0
   201d0:	add	r2, r2, #12
   201d4:	beq	20298 <ftello64@plt+0xc544>
   201d8:	cmp	r3, #0
   201dc:	mov	lr, r3
   201e0:	bge	201bc <ftello64@plt+0xc468>
   201e4:	str	r3, [r4, #28]
   201e8:	mov	r0, r4
   201ec:	bl	2002c <ftello64@plt+0xc2d8>
   201f0:	cmp	r0, #0
   201f4:	bne	202ac <ftello64@plt+0xc558>
   201f8:	ldr	r3, [r4, #28]
   201fc:	cmp	r3, #0
   20200:	blt	20280 <ftello64@plt+0xc52c>
   20204:	ldr	r2, [r4, #32]
   20208:	cmp	r2, r3
   2020c:	bgt	20254 <ftello64@plt+0xc500>
   20210:	b	20280 <ftello64@plt+0xc52c>
   20214:	cmp	r1, #0
   20218:	beq	202b8 <ftello64@plt+0xc564>
   2021c:	cmp	r1, #2
   20220:	bne	20238 <ftello64@plt+0xc4e4>
   20224:	ldr	r0, [r2, #96]	; 0x60
   20228:	bl	43910 <ftello64@plt+0x2fbbc>
   2022c:	cmp	r0, #0
   20230:	bne	20278 <ftello64@plt+0xc524>
   20234:	ldr	r3, [r4, #28]
   20238:	add	r3, r3, #1
   2023c:	cmp	r3, #0
   20240:	str	r3, [r4, #28]
   20244:	blt	20280 <ftello64@plt+0xc52c>
   20248:	ldr	r2, [r4, #32]
   2024c:	cmp	r3, r2
   20250:	bge	20280 <ftello64@plt+0xc52c>
   20254:	add	r2, r3, r3, lsl #1
   20258:	add	r2, r4, r2, lsl #2
   2025c:	ldr	r1, [r2, #88]	; 0x58
   20260:	cmp	r1, #1
   20264:	bne	20214 <ftello64@plt+0xc4c0>
   20268:	ldr	r0, [r2, #96]	; 0x60
   2026c:	bl	218e8 <ftello64@plt+0xdb94>
   20270:	cmp	r0, #0
   20274:	beq	20234 <ftello64@plt+0xc4e0>
   20278:	mov	r0, r5
   2027c:	pop	{r4, r5, r6, pc}
   20280:	ldr	r5, [pc, #68]	; 202cc <ftello64@plt+0xc578>
   20284:	mov	r0, r5
   20288:	pop	{r4, r5, r6, pc}
   2028c:	mov	r5, #45	; 0x2d
   20290:	mov	r0, r5
   20294:	pop	{r4, r5, r6, pc}
   20298:	str	lr, [r4, #28]
   2029c:	bl	218e8 <ftello64@plt+0xdb94>
   202a0:	cmp	r0, #0
   202a4:	beq	201e8 <ftello64@plt+0xc494>
   202a8:	b	20278 <ftello64@plt+0xc524>
   202ac:	mov	r5, r0
   202b0:	mov	r0, r5
   202b4:	pop	{r4, r5, r6, pc}
   202b8:	ldr	r2, [pc, #16]	; 202d0 <ftello64@plt+0xc57c>
   202bc:	ldr	r1, [pc, #16]	; 202d4 <ftello64@plt+0xc580>
   202c0:	ldr	r0, [pc, #16]	; 202d8 <ftello64@plt+0xc584>
   202c4:	bl	4ee84 <ftello64@plt+0x3b130>
   202c8:	andeq	r7, r7, r8, lsr r2
   202cc:	andeq	r0, r0, #27
   202d0:	andeq	sp, r5, r8, asr #32
   202d4:	ldrdeq	r0, [r0], -r2
   202d8:	andeq	sp, r5, r4, asr #4
   202dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   202e0:	subs	fp, r3, #0
   202e4:	sub	sp, sp, #20
   202e8:	ldr	r3, [r0, #24]
   202ec:	mov	r4, r0
   202f0:	str	r3, [sp, #12]
   202f4:	movne	r3, #0
   202f8:	strne	r3, [fp]
   202fc:	ldr	r3, [pc, #1720]	; 209bc <ftello64@plt+0xcc68>
   20300:	mov	r6, r1
   20304:	mov	r5, r2
   20308:	ldr	r3, [r3, #1028]	; 0x404
   2030c:	cmp	r3, #0
   20310:	beq	2083c <ftello64@plt+0xcae8>
   20314:	ldr	r9, [pc, #1700]	; 209c0 <ftello64@plt+0xcc6c>
   20318:	ldr	r3, [r9, #8]
   2031c:	tst	r3, #4096	; 0x1000
   20320:	bne	207bc <ftello64@plt+0xca68>
   20324:	tst	r3, #8192	; 0x2000
   20328:	bne	20760 <ftello64@plt+0xca0c>
   2032c:	cmp	r5, #1
   20330:	beq	2068c <ftello64@plt+0xc938>
   20334:	ldr	r3, [r4, #28]
   20338:	mov	sl, r3
   2033c:	cmp	r3, #0
   20340:	mvn	r7, #0
   20344:	blt	20574 <ftello64@plt+0xc820>
   20348:	ldr	r0, [r4, #32]
   2034c:	cmp	r0, r3
   20350:	ble	20574 <ftello64@plt+0xc820>
   20354:	lsl	r1, r3, #1
   20358:	add	r2, r1, r3
   2035c:	ldr	ip, [r9, #8]
   20360:	add	r2, r4, r2, lsl #2
   20364:	tst	ip, #8192	; 0x2000
   20368:	ldr	r2, [r2, #88]	; 0x58
   2036c:	beq	20618 <ftello64@plt+0xc8c4>
   20370:	cmp	r2, #1
   20374:	beq	20684 <ftello64@plt+0xc930>
   20378:	ldr	ip, [pc, #1604]	; 209c4 <ftello64@plt+0xcc70>
   2037c:	ldr	r1, [pc, #1604]	; 209c8 <ftello64@plt+0xcc74>
   20380:	cmp	r2, #2
   20384:	movne	r1, ip
   20388:	mov	r2, r1
   2038c:	str	r0, [sp]
   20390:	ldr	r1, [pc, #1588]	; 209cc <ftello64@plt+0xcc78>
   20394:	ldr	r0, [pc, #1588]	; 209d0 <ftello64@plt+0xcc7c>
   20398:	bl	4ec70 <ftello64@plt+0x3af1c>
   2039c:	ldr	sl, [r4, #28]
   203a0:	mov	r3, sl
   203a4:	lsl	r1, sl, #1
   203a8:	add	r2, r1, sl
   203ac:	add	r2, r4, r2, lsl #2
   203b0:	ldr	r2, [r2, #88]	; 0x58
   203b4:	cmp	r2, #1
   203b8:	beq	20648 <ftello64@plt+0xc8f4>
   203bc:	cmp	r2, #0
   203c0:	beq	20974 <ftello64@plt+0xcc20>
   203c4:	cmp	r2, #2
   203c8:	bne	20414 <ftello64@plt+0xc6c0>
   203cc:	add	r8, r4, #16
   203d0:	b	203dc <ftello64@plt+0xc688>
   203d4:	ldr	sl, [r4, #28]
   203d8:	lsl	r1, sl, #1
   203dc:	mov	r3, #2
   203e0:	add	r1, r1, sl
   203e4:	mov	r2, r5
   203e8:	add	r1, r4, r1, lsl r3
   203ec:	ldr	r0, [r1, #92]	; 0x5c
   203f0:	mov	r1, r6
   203f4:	str	r8, [sp, #4]
   203f8:	str	fp, [sp]
   203fc:	bl	45428 <ftello64@plt+0x316d4>
   20400:	uxth	r3, r0
   20404:	cmp	r3, #222	; 0xde
   20408:	cmpne	r3, #3
   2040c:	beq	203d4 <ftello64@plt+0xc680>
   20410:	mov	r7, r0
   20414:	ldr	r3, [r9, #8]
   20418:	tst	r3, #8192	; 0x2000
   2041c:	beq	20480 <ftello64@plt+0xc72c>
   20420:	ldr	sl, [r4, #28]
   20424:	add	r3, sl, sl, lsl #1
   20428:	add	r3, r4, r3, lsl #2
   2042c:	ldr	r2, [r3, #88]	; 0x58
   20430:	cmp	r2, #1
   20434:	beq	2067c <ftello64@plt+0xc928>
   20438:	ldr	r3, [pc, #1412]	; 209c4 <ftello64@plt+0xcc70>
   2043c:	cmp	r2, #2
   20440:	ldr	r8, [pc, #1408]	; 209c8 <ftello64@plt+0xcc74>
   20444:	movne	r8, r3
   20448:	cmn	r7, #1
   2044c:	ldr	r3, [r4, #32]
   20450:	beq	20674 <ftello64@plt+0xc920>
   20454:	mov	r0, r7
   20458:	str	r3, [sp, #8]
   2045c:	bl	13b50 <gpg_strerror@plt>
   20460:	ldr	r3, [sp, #8]
   20464:	str	r0, [sp, #4]
   20468:	str	r3, [sp]
   2046c:	mov	r2, r8
   20470:	mov	r3, sl
   20474:	ldr	r1, [pc, #1360]	; 209cc <ftello64@plt+0xcc78>
   20478:	ldr	r0, [pc, #1364]	; 209d4 <ftello64@plt+0xcc80>
   2047c:	bl	4ec70 <ftello64@plt+0x3af1c>
   20480:	cmn	r7, #1
   20484:	beq	20638 <ftello64@plt+0xc8e4>
   20488:	ldr	r3, [pc, #1352]	; 209d8 <ftello64@plt+0xcc84>
   2048c:	uxth	r2, r7
   20490:	cmp	r2, r3
   20494:	beq	2054c <ftello64@plt+0xc7f8>
   20498:	cmp	r7, #0
   2049c:	bne	20558 <ftello64@plt+0xc804>
   204a0:	ldr	r0, [r4, #64]	; 0x40
   204a4:	ldr	r3, [r4, #28]
   204a8:	sub	fp, r5, #1
   204ac:	mov	r8, r7
   204b0:	clz	fp, fp
   204b4:	lsr	fp, fp, #5
   204b8:	str	r7, [r4, #24]
   204bc:	str	r3, [r4, #8]
   204c0:	mov	sl, #0
   204c4:	str	sl, [r4, #40]	; 0x28
   204c8:	bl	55bd8 <ftello64@plt+0x41e84>
   204cc:	ldr	r1, [r4, #20]
   204d0:	mvn	r2, #0
   204d4:	mvn	r3, #0
   204d8:	mvn	r0, #0
   204dc:	orrs	r1, r7, r1
   204e0:	str	sl, [r4, #64]	; 0x40
   204e4:	strd	r2, [r4, #80]	; 0x50
   204e8:	str	r0, [r4, #76]	; 0x4c
   204ec:	bne	207cc <ftello64@plt+0xca78>
   204f0:	cmp	r8, #27
   204f4:	movne	fp, #0
   204f8:	andeq	fp, fp, #1
   204fc:	cmp	r5, #1
   20500:	mov	r7, r1
   20504:	bne	205cc <ftello64@plt+0xc878>
   20508:	ldr	r3, [r6]
   2050c:	sub	r3, r3, #10
   20510:	cmp	r3, #1
   20514:	bls	207dc <ftello64@plt+0xca88>
   20518:	ldr	r3, [r9, #8]
   2051c:	tst	r3, #4096	; 0x1000
   20520:	beq	2052c <ftello64@plt+0xc7d8>
   20524:	ldr	r0, [pc, #1200]	; 209dc <ftello64@plt+0xcc88>
   20528:	bl	4ee74 <ftello64@plt+0x3b120>
   2052c:	ldr	r2, [pc, #1196]	; 209e0 <ftello64@plt+0xcc8c>
   20530:	mov	r7, #0
   20534:	mov	r0, r7
   20538:	ldr	r3, [r2, #36]	; 0x24
   2053c:	add	r3, r3, #1
   20540:	str	r3, [r2, #36]	; 0x24
   20544:	add	sp, sp, #20
   20548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2054c:	ldr	r3, [r4, #28]
   20550:	add	r3, r3, #1
   20554:	str	r3, [r4, #28]
   20558:	ldr	r3, [pc, #1144]	; 209d8 <ftello64@plt+0xcc84>
   2055c:	cmp	r2, r3
   20560:	bne	20984 <ftello64@plt+0xcc30>
   20564:	ldr	r3, [r4, #28]
   20568:	cmp	r3, #0
   2056c:	mov	sl, r3
   20570:	bge	20348 <ftello64@plt+0xc5f4>
   20574:	mov	r3, #0
   20578:	cmn	r7, #1
   2057c:	sub	fp, r5, #1
   20580:	str	r3, [r4, #24]
   20584:	clz	fp, fp
   20588:	ldr	r0, [r4, #64]	; 0x40
   2058c:	lsr	fp, fp, #5
   20590:	beq	205a4 <ftello64@plt+0xc850>
   20594:	ldr	r3, [pc, #1084]	; 209d8 <ftello64@plt+0xcc84>
   20598:	uxth	r8, r7
   2059c:	cmp	r8, r3
   205a0:	bne	204c0 <ftello64@plt+0xc76c>
   205a4:	mov	r5, #0
   205a8:	str	r5, [r4, #40]	; 0x28
   205ac:	ldr	r7, [pc, #1072]	; 209e4 <ftello64@plt+0xcc90>
   205b0:	bl	55bd8 <ftello64@plt+0x41e84>
   205b4:	mvn	r2, #0
   205b8:	mvn	r3, #0
   205bc:	mvn	r1, #0
   205c0:	str	r5, [r4, #64]	; 0x40
   205c4:	strd	r2, [r4, #80]	; 0x50
   205c8:	str	r1, [r4, #76]	; 0x4c
   205cc:	cmp	fp, #0
   205d0:	ldr	r3, [r9, #8]
   205d4:	bne	20858 <ftello64@plt+0xcb04>
   205d8:	tst	r3, #4096	; 0x1000
   205dc:	beq	205f4 <ftello64@plt+0xc8a0>
   205e0:	ldr	r3, [pc, #1024]	; 209e8 <ftello64@plt+0xcc94>
   205e4:	cmp	r7, #0
   205e8:	ldr	r0, [pc, #1004]	; 209dc <ftello64@plt+0xcc88>
   205ec:	movne	r0, r3
   205f0:	bl	4ee74 <ftello64@plt+0x3b120>
   205f4:	cmp	r7, #0
   205f8:	beq	2052c <ftello64@plt+0xc7d8>
   205fc:	ldr	r2, [pc, #988]	; 209e0 <ftello64@plt+0xcc8c>
   20600:	ldr	r3, [r2, #44]	; 0x2c
   20604:	add	r3, r3, #1
   20608:	str	r3, [r2, #44]	; 0x2c
   2060c:	mov	r0, r7
   20610:	add	sp, sp, #20
   20614:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20618:	cmp	r2, #1
   2061c:	beq	20648 <ftello64@plt+0xc8f4>
   20620:	cmp	r2, #0
   20624:	beq	20974 <ftello64@plt+0xcc20>
   20628:	cmp	r2, #2
   2062c:	beq	203cc <ftello64@plt+0xc678>
   20630:	cmn	r7, #1
   20634:	bne	20488 <ftello64@plt+0xc734>
   20638:	ldr	r3, [r4, #28]
   2063c:	add	r3, r3, #1
   20640:	str	r3, [r4, #28]
   20644:	b	20568 <ftello64@plt+0xc814>
   20648:	add	sl, r1, r3
   2064c:	mov	r1, #1
   20650:	add	sl, r4, sl, lsl #2
   20654:	mov	r3, fp
   20658:	ldr	r0, [sl, #92]	; 0x5c
   2065c:	mov	r2, r5
   20660:	str	r1, [sp]
   20664:	mov	r1, r6
   20668:	bl	22490 <ftello64@plt+0xe73c>
   2066c:	mov	r7, r0
   20670:	b	20414 <ftello64@plt+0xc6c0>
   20674:	ldr	r0, [pc, #880]	; 209ec <ftello64@plt+0xcc98>
   20678:	b	20464 <ftello64@plt+0xc710>
   2067c:	ldr	r8, [pc, #876]	; 209f0 <ftello64@plt+0xcc9c>
   20680:	b	20448 <ftello64@plt+0xc6f4>
   20684:	ldr	r2, [pc, #868]	; 209f0 <ftello64@plt+0xcc9c>
   20688:	b	2038c <ftello64@plt+0xc638>
   2068c:	ldr	r3, [r6]
   20690:	cmp	r3, #8
   20694:	beq	208c0 <ftello64@plt+0xcb6c>
   20698:	ldr	r2, [r4, #20]
   2069c:	ldr	r3, [r4, #28]
   206a0:	cmp	r2, #0
   206a4:	mov	sl, r3
   206a8:	bne	2033c <ftello64@plt+0xc5e8>
   206ac:	ldr	r2, [r6]
   206b0:	sub	r2, r2, #10
   206b4:	cmp	r2, #1
   206b8:	bhi	2033c <ftello64@plt+0xc5e8>
   206bc:	ldr	r2, [r4, #40]	; 0x28
   206c0:	cmp	r2, #2
   206c4:	bne	2033c <ftello64@plt+0xc5e8>
   206c8:	mov	r2, #20
   206cc:	add	r1, r6, r2
   206d0:	add	r0, r4, #44	; 0x2c
   206d4:	str	r3, [sp, #8]
   206d8:	bl	13454 <memcmp@plt>
   206dc:	ldr	r3, [sp, #8]
   206e0:	cmp	r0, #0
   206e4:	bne	2033c <ftello64@plt+0xc5e8>
   206e8:	ldr	r2, [r4, #76]	; 0x4c
   206ec:	cmp	r2, r3
   206f0:	bgt	20718 <ftello64@plt+0xc9c4>
   206f4:	bne	2033c <ftello64@plt+0xc5e8>
   206f8:	add	r3, r3, r3, lsl #1
   206fc:	add	r3, r4, r3, lsl #2
   20700:	ldr	r0, [r3, #92]	; 0x5c
   20704:	bl	46808 <ftello64@plt+0x32ab4>
   20708:	ldrd	r2, [r4, #80]	; 0x50
   2070c:	cmp	r2, r0
   20710:	sbcs	r3, r3, r1
   20714:	blt	20334 <ftello64@plt+0xc5e0>
   20718:	ldr	r3, [r9, #8]
   2071c:	tst	r3, #4096	; 0x1000
   20720:	bne	209b0 <ftello64@plt+0xcc5c>
   20724:	add	r0, r4, #76	; 0x4c
   20728:	mov	r7, #0
   2072c:	ldm	r0, {r0, r2, r3}
   20730:	add	r1, r0, r0, lsl #1
   20734:	adds	r2, r2, #1
   20738:	add	r1, r4, r1, lsl #2
   2073c:	str	r0, [r4, #28]
   20740:	adc	r3, r3, #0
   20744:	ldr	r0, [r1, #92]	; 0x5c
   20748:	bl	46824 <ftello64@plt+0x32ad0>
   2074c:	ldr	r2, [pc, #652]	; 209e0 <ftello64@plt+0xcc8c>
   20750:	ldr	r3, [r2, #40]	; 0x28
   20754:	add	r3, r3, #1
   20758:	str	r3, [r2, #40]	; 0x28
   2075c:	b	2060c <ftello64@plt+0xc8b8>
   20760:	mov	r2, r5
   20764:	ldr	r1, [pc, #608]	; 209cc <ftello64@plt+0xcc78>
   20768:	ldr	r0, [pc, #644]	; 209f4 <ftello64@plt+0xcca0>
   2076c:	bl	4ec70 <ftello64@plt+0x3af1c>
   20770:	cmp	r5, #0
   20774:	movne	r8, r6
   20778:	movne	r7, #0
   2077c:	beq	20334 <ftello64@plt+0xc5e0>
   20780:	mov	r0, r8
   20784:	bl	1ec8c <ftello64@plt+0xaf38>
   20788:	mov	r2, r7
   2078c:	ldr	r1, [pc, #568]	; 209cc <ftello64@plt+0xcc78>
   20790:	add	r7, r7, #1
   20794:	add	r8, r8, #48	; 0x30
   20798:	mov	r3, r0
   2079c:	mov	sl, r0
   207a0:	ldr	r0, [pc, #592]	; 209f8 <ftello64@plt+0xcca4>
   207a4:	bl	4ec70 <ftello64@plt+0x3af1c>
   207a8:	mov	r0, sl
   207ac:	bl	13448 <gcry_free@plt>
   207b0:	cmp	r7, r5
   207b4:	bne	20780 <ftello64@plt+0xca2c>
   207b8:	b	2032c <ftello64@plt+0xc5d8>
   207bc:	ldr	r0, [pc, #568]	; 209fc <ftello64@plt+0xcca8>
   207c0:	bl	4ee74 <ftello64@plt+0x3b120>
   207c4:	ldr	r3, [r9, #8]
   207c8:	b	20324 <ftello64@plt+0xc5d0>
   207cc:	cmp	r8, #27
   207d0:	movne	fp, #0
   207d4:	andeq	fp, fp, #1
   207d8:	b	205cc <ftello64@plt+0xc878>
   207dc:	ldr	r2, [r4, #28]
   207e0:	add	r3, r2, r2, lsl #1
   207e4:	add	r3, r4, r3, lsl #2
   207e8:	ldr	r1, [r3, #88]	; 0x58
   207ec:	cmp	r1, #2
   207f0:	bne	20518 <ftello64@plt+0xc7c4>
   207f4:	str	r2, [r4, #76]	; 0x4c
   207f8:	str	r5, [r4, #40]	; 0x28
   207fc:	ldr	r0, [r3, #92]	; 0x5c
   20800:	bl	46808 <ftello64@plt+0x32ab4>
   20804:	subs	r0, r0, #1
   20808:	sbc	r1, r1, #0
   2080c:	strd	r0, [r4, #80]	; 0x50
   20810:	ldr	r2, [r6, #20]!
   20814:	ldr	ip, [r6, #4]
   20818:	ldr	r0, [r6, #8]
   2081c:	ldr	r1, [r6, #12]
   20820:	str	r2, [r4, #44]	; 0x2c
   20824:	str	ip, [r4, #48]	; 0x30
   20828:	str	r0, [r4, #52]	; 0x34
   2082c:	str	r1, [r4, #56]	; 0x38
   20830:	ldr	r2, [r6, #16]
   20834:	str	r2, [r4, #60]	; 0x3c
   20838:	b	20518 <ftello64@plt+0xc7c4>
   2083c:	ldr	r1, [pc, #444]	; 20a00 <ftello64@plt+0xccac>
   20840:	ldr	r0, [pc, #444]	; 20a04 <ftello64@plt+0xccb0>
   20844:	bl	391bc <ftello64@plt+0x25468>
   20848:	ldr	r7, [pc, #404]	; 209e4 <ftello64@plt+0xcc90>
   2084c:	mov	r0, r7
   20850:	add	sp, sp, #20
   20854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20858:	ldr	r2, [r6]
   2085c:	cmp	r2, #8
   20860:	bne	205d8 <ftello64@plt+0xc884>
   20864:	ldr	r2, [sp, #12]
   20868:	cmp	r2, #0
   2086c:	beq	205d8 <ftello64@plt+0xc884>
   20870:	tst	r3, #64	; 0x40
   20874:	bne	20960 <ftello64@plt+0xcc0c>
   20878:	mov	r0, #12
   2087c:	bl	131cc <gcry_xmalloc@plt>
   20880:	ldr	lr, [r6, #20]
   20884:	ldr	ip, [pc, #380]	; 20a08 <ftello64@plt+0xccb4>
   20888:	ldr	r1, [pc, #300]	; 209bc <ftello64@plt+0xcc68>
   2088c:	uxtb	r2, lr
   20890:	ldr	r4, [r6, #24]
   20894:	add	r2, r1, r2, lsl #2
   20898:	ldr	r1, [ip]
   2089c:	ldr	r3, [r9, #8]
   208a0:	add	r1, r1, #1
   208a4:	str	r1, [ip]
   208a8:	str	lr, [r0, #4]
   208ac:	ldr	lr, [r2, #4]
   208b0:	str	r4, [r0, #8]
   208b4:	str	lr, [r0]
   208b8:	str	r0, [r2, #4]
   208bc:	b	205d8 <ftello64@plt+0xc884>
   208c0:	ldr	r1, [r6, #20]
   208c4:	ldr	r2, [pc, #240]	; 209bc <ftello64@plt+0xcc68>
   208c8:	uxtb	r3, r1
   208cc:	add	r3, r2, r3, lsl #2
   208d0:	ldr	r3, [r3, #4]
   208d4:	cmp	r3, #0
   208d8:	bne	208ec <ftello64@plt+0xcb98>
   208dc:	b	20934 <ftello64@plt+0xcbe0>
   208e0:	ldr	r3, [r3]
   208e4:	cmp	r3, #0
   208e8:	beq	20934 <ftello64@plt+0xcbe0>
   208ec:	ldr	r2, [r3, #4]
   208f0:	cmp	r1, r2
   208f4:	bne	208e0 <ftello64@plt+0xcb8c>
   208f8:	ldr	r0, [r6, #24]
   208fc:	ldr	r2, [r3, #8]
   20900:	cmp	r2, r0
   20904:	bne	208e0 <ftello64@plt+0xcb8c>
   20908:	ldr	r3, [r9, #8]
   2090c:	tst	r3, #64	; 0x40
   20910:	bne	20950 <ftello64@plt+0xcbfc>
   20914:	tst	r3, #4096	; 0x1000
   20918:	bne	209a4 <ftello64@plt+0xcc50>
   2091c:	ldr	r2, [pc, #188]	; 209e0 <ftello64@plt+0xcc8c>
   20920:	ldr	r7, [pc, #188]	; 209e4 <ftello64@plt+0xcc90>
   20924:	ldr	r3, [r2, #48]	; 0x30
   20928:	add	r3, r3, #1
   2092c:	str	r3, [r2, #48]	; 0x30
   20930:	b	2060c <ftello64@plt+0xc8b8>
   20934:	ldr	r3, [r9, #8]
   20938:	tst	r3, #64	; 0x40
   2093c:	beq	20334 <ftello64@plt+0xc5e0>
   20940:	ldr	r2, [r6, #24]
   20944:	ldr	r0, [pc, #192]	; 20a0c <ftello64@plt+0xccb8>
   20948:	bl	4ec70 <ftello64@plt+0x3af1c>
   2094c:	b	20698 <ftello64@plt+0xc944>
   20950:	ldr	r0, [pc, #184]	; 20a10 <ftello64@plt+0xccbc>
   20954:	bl	4ec70 <ftello64@plt+0x3af1c>
   20958:	ldr	r3, [r9, #8]
   2095c:	b	20914 <ftello64@plt+0xcbc0>
   20960:	ldr	r2, [r6, #24]
   20964:	ldr	r1, [r6, #20]
   20968:	ldr	r0, [pc, #164]	; 20a14 <ftello64@plt+0xccc0>
   2096c:	bl	4ec70 <ftello64@plt+0x3af1c>
   20970:	b	20878 <ftello64@plt+0xcb24>
   20974:	ldr	r2, [pc, #156]	; 20a18 <ftello64@plt+0xccc4>
   20978:	ldr	r1, [pc, #156]	; 20a1c <ftello64@plt+0xccc8>
   2097c:	ldr	r0, [pc, #156]	; 20a20 <ftello64@plt+0xcccc>
   20980:	bl	4ee84 <ftello64@plt+0x3b130>
   20984:	mov	r3, #0
   20988:	sub	fp, r5, #1
   2098c:	mov	r8, r2
   20990:	clz	fp, fp
   20994:	str	r3, [r4, #24]
   20998:	ldr	r0, [r4, #64]	; 0x40
   2099c:	lsr	fp, fp, #5
   209a0:	b	204c0 <ftello64@plt+0xc76c>
   209a4:	ldr	r0, [pc, #120]	; 20a24 <ftello64@plt+0xccd0>
   209a8:	bl	4ee74 <ftello64@plt+0x3b120>
   209ac:	b	2091c <ftello64@plt+0xcbc8>
   209b0:	ldr	r0, [pc, #112]	; 20a28 <ftello64@plt+0xccd4>
   209b4:	bl	4ee74 <ftello64@plt+0x3b120>
   209b8:	b	20724 <ftello64@plt+0xc9d0>
   209bc:	andeq	r7, r7, r8, lsr r2
   209c0:	andeq	r8, r7, r0, asr r2
   209c4:			; <UNDEFINED> instruction: 0x0005d6b4
   209c8:	andeq	sp, r5, ip, lsr #13
   209cc:	andeq	sp, r5, r0, rrx
   209d0:	andeq	sp, r5, r8, lsl #16
   209d4:	andeq	sp, r5, r0, lsr r8
   209d8:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   209dc:	andeq	sp, r5, r8, asr #13
   209e0:			; <UNDEFINED> instruction: 0x000784b4
   209e4:	andeq	r0, r0, #27
   209e8:	andeq	sp, r5, r4, ror #13
   209ec:	andeq	sp, r5, r4, asr #13
   209f0:			; <UNDEFINED> instruction: 0x0005b6b0
   209f4:	andeq	sp, r5, r8, lsr #14
   209f8:	andeq	sp, r5, r8, asr #14
   209fc:	andeq	sp, r5, r4, lsl r7
   20a00:	andeq	r0, r0, #13
   20a04:	andeq	sp, r5, r4, lsl #14
   20a08:	andeq	r8, r7, r8, lsr #9
   20a0c:	andeq	sp, r5, ip, lsl #15
   20a10:	andeq	sp, r5, r8, asr r7
   20a14:	andeq	sp, r5, ip, asr r8
   20a18:	andeq	sp, r5, r0, ror r0
   20a1c:	andeq	r0, r0, r5, lsr #15
   20a20:	andeq	sp, r5, r4, asr #4
   20a24:	andeq	sp, r5, r4, asr #15
   20a28:	andeq	sp, r5, ip, ror #15
   20a2c:	push	{r4, r5, r6, r7, r8, r9, lr}
   20a30:	sub	sp, sp, #68	; 0x44
   20a34:	ldr	r6, [pc, #640]	; 20cbc <ftello64@plt+0xcf68>
   20a38:	subs	r7, r2, #0
   20a3c:	ldr	r3, [r6]
   20a40:	str	r3, [sp, #60]	; 0x3c
   20a44:	beq	20c70 <ftello64@plt+0xcf1c>
   20a48:	ldr	r3, [r7, #4]
   20a4c:	ldr	r2, [r3]
   20a50:	cmp	r2, #6
   20a54:	bne	20c88 <ftello64@plt+0xcf34>
   20a58:	cmp	r1, #0
   20a5c:	mov	r4, r1
   20a60:	beq	20bb0 <ftello64@plt+0xce5c>
   20a64:	mov	r5, #0
   20a68:	ldr	r9, [r3, #4]
   20a6c:	mov	r8, r0
   20a70:	bl	1ebf0 <ftello64@plt+0xae9c>
   20a74:	str	r5, [r4, #40]	; 0x28
   20a78:	ldr	r0, [r4, #64]	; 0x40
   20a7c:	bl	55bd8 <ftello64@plt+0x41e84>
   20a80:	ldr	r3, [pc, #568]	; 20cc0 <ftello64@plt+0xcf6c>
   20a84:	mvn	r0, #0
   20a88:	mvn	r1, #0
   20a8c:	ldr	r3, [r3, #40]	; 0x28
   20a90:	str	r5, [r4, #64]	; 0x40
   20a94:	cmp	r3, r5
   20a98:	mvn	r3, #0
   20a9c:	strd	r0, [r4, #80]	; 0x50
   20aa0:	str	r3, [r4, #76]	; 0x4c
   20aa4:	beq	20ac4 <ftello64@plt+0xcd70>
   20aa8:	ldr	r2, [sp, #60]	; 0x3c
   20aac:	ldr	r3, [r6]
   20ab0:	mov	r0, r5
   20ab4:	cmp	r2, r3
   20ab8:	bne	20c84 <ftello64@plt+0xcf30>
   20abc:	add	sp, sp, #68	; 0x44
   20ac0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20ac4:	mov	r0, r4
   20ac8:	bl	1e63c <ftello64@plt+0xa8e8>
   20acc:	subs	r5, r0, #0
   20ad0:	bne	20aa8 <ftello64@plt+0xcd54>
   20ad4:	mov	r1, r7
   20ad8:	mov	r0, r8
   20adc:	bl	14598 <ftello64@plt+0x844>
   20ae0:	mov	r2, #48	; 0x30
   20ae4:	mov	r1, r5
   20ae8:	add	r0, sp, #12
   20aec:	bl	13904 <memset@plt>
   20af0:	add	r2, sp, #4
   20af4:	mov	r0, r9
   20af8:	add	r1, sp, #32
   20afc:	bl	31894 <ftello64@plt+0x1db40>
   20b00:	ldr	r2, [sp, #4]
   20b04:	cmp	r2, #20
   20b08:	bne	20cb0 <ftello64@plt+0xcf5c>
   20b0c:	mov	r3, #10
   20b10:	mov	r0, r4
   20b14:	str	r3, [sp, #12]
   20b18:	bl	2002c <ftello64@plt+0xc2d8>
   20b1c:	mov	r3, r5
   20b20:	add	r1, sp, #12
   20b24:	mov	r2, #1
   20b28:	mov	r0, r4
   20b2c:	bl	202dc <ftello64@plt+0xc588>
   20b30:	cmp	r0, #0
   20b34:	bne	20bb8 <ftello64@plt+0xce64>
   20b38:	ldr	r3, [r4, #8]
   20b3c:	cmp	r3, #0
   20b40:	blt	20c9c <ftello64@plt+0xcf48>
   20b44:	ldr	r2, [r4, #32]
   20b48:	cmp	r3, r2
   20b4c:	bge	20c9c <ftello64@plt+0xcf48>
   20b50:	lsl	r1, r3, #1
   20b54:	add	r2, r1, r3
   20b58:	add	r2, r4, r2, lsl #2
   20b5c:	ldr	r2, [r2, #88]	; 0x58
   20b60:	cmp	r2, #1
   20b64:	beq	20bc0 <ftello64@plt+0xce6c>
   20b68:	cmp	r2, #0
   20b6c:	beq	20c04 <ftello64@plt+0xceb0>
   20b70:	cmp	r2, #2
   20b74:	beq	20c2c <ftello64@plt+0xced8>
   20b78:	ldr	r3, [r4]
   20b7c:	cmp	r3, #0
   20b80:	beq	20b98 <ftello64@plt+0xce44>
   20b84:	ldr	r3, [r4, #4]
   20b88:	cmp	r3, #0
   20b8c:	bne	20b98 <ftello64@plt+0xce44>
   20b90:	mov	r0, r4
   20b94:	bl	1eb7c <ftello64@plt+0xae28>
   20b98:	ldr	r2, [pc, #292]	; 20cc4 <ftello64@plt+0xcf70>
   20b9c:	mov	r5, #0
   20ba0:	ldr	r3, [r2, #20]
   20ba4:	add	r3, r3, #1
   20ba8:	str	r3, [r2, #20]
   20bac:	b	20aa8 <ftello64@plt+0xcd54>
   20bb0:	ldr	r5, [pc, #272]	; 20cc8 <ftello64@plt+0xcf74>
   20bb4:	b	20aa8 <ftello64@plt+0xcd54>
   20bb8:	ldr	r5, [pc, #268]	; 20ccc <ftello64@plt+0xcf78>
   20bbc:	b	20aa8 <ftello64@plt+0xcd54>
   20bc0:	add	r3, r1, r3
   20bc4:	mov	r1, r7
   20bc8:	add	r3, r4, r3, lsl #2
   20bcc:	ldr	r0, [r3, #92]	; 0x5c
   20bd0:	bl	22148 <ftello64@plt+0xe3f4>
   20bd4:	mov	r5, r0
   20bd8:	ldr	r3, [r4]
   20bdc:	cmp	r3, #0
   20be0:	beq	20bf8 <ftello64@plt+0xcea4>
   20be4:	ldr	r3, [r4, #4]
   20be8:	cmp	r3, #0
   20bec:	bne	20bf8 <ftello64@plt+0xcea4>
   20bf0:	mov	r0, r4
   20bf4:	bl	1eb7c <ftello64@plt+0xae28>
   20bf8:	cmp	r5, #0
   20bfc:	bne	20aa8 <ftello64@plt+0xcd54>
   20c00:	b	20b98 <ftello64@plt+0xce44>
   20c04:	ldr	r3, [r4]
   20c08:	cmp	r3, #0
   20c0c:	beq	20c24 <ftello64@plt+0xced0>
   20c10:	ldr	r3, [r4, #4]
   20c14:	cmp	r3, #0
   20c18:	bne	20c24 <ftello64@plt+0xced0>
   20c1c:	mov	r0, r4
   20c20:	bl	1eb7c <ftello64@plt+0xae28>
   20c24:	ldr	r5, [pc, #164]	; 20cd0 <ftello64@plt+0xcf7c>
   20c28:	b	20aa8 <ftello64@plt+0xcd54>
   20c2c:	mov	r0, r7
   20c30:	add	r1, sp, #8
   20c34:	bl	1ea80 <ftello64@plt+0xad2c>
   20c38:	subs	r5, r0, #0
   20c3c:	bne	20bd8 <ftello64@plt+0xce84>
   20c40:	ldr	r3, [r4, #8]
   20c44:	ldr	r1, [sp, #8]
   20c48:	add	r3, r3, r3, lsl #1
   20c4c:	ldr	r2, [r1, #44]	; 0x2c
   20c50:	add	r3, r4, r3, lsl #2
   20c54:	ldr	r1, [r1, #48]	; 0x30
   20c58:	ldr	r0, [r3, #92]	; 0x5c
   20c5c:	bl	46f68 <ftello64@plt+0x33214>
   20c60:	mov	r5, r0
   20c64:	ldr	r0, [sp, #8]
   20c68:	bl	55bd8 <ftello64@plt+0x41e84>
   20c6c:	b	20bd8 <ftello64@plt+0xce84>
   20c70:	ldr	r3, [pc, #92]	; 20cd4 <ftello64@plt+0xcf80>
   20c74:	ldr	r2, [pc, #92]	; 20cd8 <ftello64@plt+0xcf84>
   20c78:	ldr	r1, [pc, #92]	; 20cdc <ftello64@plt+0xcf88>
   20c7c:	ldr	r0, [pc, #92]	; 20ce0 <ftello64@plt+0xcf8c>
   20c80:	bl	4eeac <ftello64@plt+0x3b158>
   20c84:	bl	134b4 <__stack_chk_fail@plt>
   20c88:	ldr	r3, [pc, #68]	; 20cd4 <ftello64@plt+0xcf80>
   20c8c:	mov	r2, #1520	; 0x5f0
   20c90:	ldr	r1, [pc, #68]	; 20cdc <ftello64@plt+0xcf88>
   20c94:	ldr	r0, [pc, #72]	; 20ce4 <ftello64@plt+0xcf90>
   20c98:	bl	4eeac <ftello64@plt+0x3b158>
   20c9c:	ldr	r3, [pc, #48]	; 20cd4 <ftello64@plt+0xcf80>
   20ca0:	ldr	r2, [pc, #64]	; 20ce8 <ftello64@plt+0xcf94>
   20ca4:	ldr	r1, [pc, #48]	; 20cdc <ftello64@plt+0xcf88>
   20ca8:	ldr	r0, [pc, #60]	; 20cec <ftello64@plt+0xcf98>
   20cac:	bl	4eeac <ftello64@plt+0x3b158>
   20cb0:	ldr	r1, [pc, #56]	; 20cf0 <ftello64@plt+0xcf9c>
   20cb4:	ldr	r0, [pc, #56]	; 20cf4 <ftello64@plt+0xcfa0>
   20cb8:	bl	4ec2c <ftello64@plt+0x3aed8>
   20cbc:	andeq	r6, r7, r8, ror #19
   20cc0:	andeq	r8, r7, r0, asr r2
   20cc4:			; <UNDEFINED> instruction: 0x000784b4
   20cc8:	andeq	r0, r0, #45	; 0x2d
   20ccc:	andeq	r0, r0, #28
   20cd0:	andeq	r0, r0, #1
   20cd4:	andeq	sp, r5, r0, lsl #1
   20cd8:	andeq	r0, r0, pc, ror #11
   20cdc:	andeq	sp, r5, r4, asr #4
   20ce0:	andeq	sp, r5, r8, lsl #17
   20ce4:	andeq	sp, r5, ip, lsl #17
   20ce8:	andeq	r0, r0, pc, lsl #12
   20cec:	ldrdeq	sp, [r5], -r4
   20cf0:	muleq	r5, r8, r0
   20cf4:			; <UNDEFINED> instruction: 0x0005d8b0
   20cf8:	push	{r4, r5, r6, lr}
   20cfc:	sub	sp, sp, #56	; 0x38
   20d00:	ldr	r5, [pc, #100]	; 20d6c <ftello64@plt+0xd018>
   20d04:	mov	r6, r0
   20d08:	ldr	r3, [r5]
   20d0c:	str	r3, [sp, #52]	; 0x34
   20d10:	bl	2002c <ftello64@plt+0xc2d8>
   20d14:	subs	r4, r0, #0
   20d18:	bne	20d4c <ftello64@plt+0xcff8>
   20d1c:	mov	r1, r4
   20d20:	mov	r2, #44	; 0x2c
   20d24:	add	r0, sp, #8
   20d28:	bl	13904 <memset@plt>
   20d2c:	mov	r3, r4
   20d30:	mov	ip, #17
   20d34:	mov	r0, r6
   20d38:	add	r1, sp, #4
   20d3c:	mov	r2, #1
   20d40:	str	ip, [sp, #4]
   20d44:	bl	202dc <ftello64@plt+0xc588>
   20d48:	mov	r4, r0
   20d4c:	ldr	r2, [sp, #52]	; 0x34
   20d50:	ldr	r3, [r5]
   20d54:	mov	r0, r4
   20d58:	cmp	r2, r3
   20d5c:	bne	20d68 <ftello64@plt+0xd014>
   20d60:	add	sp, sp, #56	; 0x38
   20d64:	pop	{r4, r5, r6, pc}
   20d68:	bl	134b4 <__stack_chk_fail@plt>
   20d6c:	andeq	r6, r7, r8, ror #19
   20d70:	push	{r4, r5, lr}
   20d74:	sub	sp, sp, #60	; 0x3c
   20d78:	ldr	r4, [pc, #80]	; 20dd0 <ftello64@plt+0xd07c>
   20d7c:	mov	r5, r0
   20d80:	mov	r2, #44	; 0x2c
   20d84:	ldr	r3, [r4]
   20d88:	mov	r1, #0
   20d8c:	add	r0, sp, #8
   20d90:	str	r3, [sp, #52]	; 0x34
   20d94:	bl	13904 <memset@plt>
   20d98:	mov	ip, #18
   20d9c:	mov	r3, #0
   20da0:	mov	r2, #1
   20da4:	mov	r0, r5
   20da8:	add	r1, sp, #4
   20dac:	str	ip, [sp, #4]
   20db0:	bl	202dc <ftello64@plt+0xc588>
   20db4:	ldr	r2, [sp, #52]	; 0x34
   20db8:	ldr	r3, [r4]
   20dbc:	cmp	r2, r3
   20dc0:	bne	20dcc <ftello64@plt+0xd078>
   20dc4:	add	sp, sp, #60	; 0x3c
   20dc8:	pop	{r4, r5, pc}
   20dcc:	bl	134b4 <__stack_chk_fail@plt>
   20dd0:	andeq	r6, r7, r8, ror #19
   20dd4:	push	{r4, r5, r6, lr}
   20dd8:	mov	r5, r1
   20ddc:	ldr	r4, [pc, #96]	; 20e44 <ftello64@plt+0xd0f0>
   20de0:	sub	sp, sp, #56	; 0x38
   20de4:	mov	r6, r0
   20de8:	ldr	r3, [r4]
   20dec:	mov	r2, #44	; 0x2c
   20df0:	mov	r1, #0
   20df4:	add	r0, sp, #8
   20df8:	str	r3, [sp, #52]	; 0x34
   20dfc:	bl	13904 <memset@plt>
   20e00:	ldm	r5, {r2, lr}
   20e04:	mov	ip, #8
   20e08:	mov	r3, #0
   20e0c:	str	r2, [sp, #24]
   20e10:	mov	r0, r6
   20e14:	mov	r2, #1
   20e18:	add	r1, sp, #4
   20e1c:	str	lr, [sp, #28]
   20e20:	str	ip, [sp, #4]
   20e24:	bl	202dc <ftello64@plt+0xc588>
   20e28:	ldr	r2, [sp, #52]	; 0x34
   20e2c:	ldr	r3, [r4]
   20e30:	cmp	r2, r3
   20e34:	bne	20e40 <ftello64@plt+0xd0ec>
   20e38:	add	sp, sp, #56	; 0x38
   20e3c:	pop	{r4, r5, r6, pc}
   20e40:	bl	134b4 <__stack_chk_fail@plt>
   20e44:	andeq	r6, r7, r8, ror #19
   20e48:	push	{r4, r5, r6, lr}
   20e4c:	mov	r4, r1
   20e50:	ldr	r5, [pc, #116]	; 20ecc <ftello64@plt+0xd178>
   20e54:	sub	sp, sp, #56	; 0x38
   20e58:	mov	r6, r0
   20e5c:	ldr	r3, [r5]
   20e60:	mov	r2, #44	; 0x2c
   20e64:	mov	r1, #0
   20e68:	add	r0, sp, #8
   20e6c:	str	r3, [sp, #52]	; 0x34
   20e70:	bl	13904 <memset@plt>
   20e74:	ldr	r0, [r4]
   20e78:	ldr	r1, [r4, #4]
   20e7c:	ldr	r2, [r4, #8]
   20e80:	ldr	r3, [r4, #12]
   20e84:	add	ip, sp, #24
   20e88:	mov	lr, #11
   20e8c:	stmia	ip!, {r0, r1, r2, r3}
   20e90:	mov	r3, #0
   20e94:	ldr	r0, [r4, #16]
   20e98:	mov	r2, #1
   20e9c:	str	r0, [ip]
   20ea0:	add	r1, sp, #4
   20ea4:	mov	r0, r6
   20ea8:	str	lr, [sp, #4]
   20eac:	bl	202dc <ftello64@plt+0xc588>
   20eb0:	ldr	r2, [sp, #52]	; 0x34
   20eb4:	ldr	r3, [r5]
   20eb8:	cmp	r2, r3
   20ebc:	bne	20ec8 <ftello64@plt+0xd174>
   20ec0:	add	sp, sp, #56	; 0x38
   20ec4:	pop	{r4, r5, r6, pc}
   20ec8:	bl	134b4 <__stack_chk_fail@plt>
   20ecc:	andeq	r6, r7, r8, ror #19
   20ed0:	push	{r4, r5, r6, lr}
   20ed4:	ldr	r3, [pc, #172]	; 20f88 <ftello64@plt+0xd234>
   20ed8:	ldr	lr, [r1, #4]
   20edc:	umull	r2, r3, r3, lr
   20ee0:	sub	r2, lr, r3
   20ee4:	add	r3, r3, r2, lsr #1
   20ee8:	lsr	r3, r3, #10
   20eec:	rsb	r3, r3, r3, lsl #11
   20ef0:	sub	r3, lr, r3
   20ef4:	ldr	r3, [r0, r3, lsl #2]
   20ef8:	cmp	r3, #0
   20efc:	beq	20f38 <ftello64@plt+0xd1e4>
   20f00:	ldr	ip, [r1]
   20f04:	b	20f14 <ftello64@plt+0xd1c0>
   20f08:	ldr	r3, [r3]
   20f0c:	cmp	r3, #0
   20f10:	beq	20f38 <ftello64@plt+0xd1e4>
   20f14:	ldr	r2, [r3, #4]
   20f18:	cmp	r2, ip
   20f1c:	bne	20f08 <ftello64@plt+0xd1b4>
   20f20:	ldr	r2, [r3, #8]
   20f24:	cmp	lr, r2
   20f28:	popeq	{r4, r5, r6, pc}
   20f2c:	ldr	r3, [r3]
   20f30:	cmp	r3, #0
   20f34:	bne	20f14 <ftello64@plt+0xd1c0>
   20f38:	mov	r5, r0
   20f3c:	mov	r4, r1
   20f40:	mov	r0, #1
   20f44:	mov	r1, #12
   20f48:	bl	13c10 <gcry_xcalloc@plt>
   20f4c:	ldr	r2, [r4, #4]
   20f50:	ldr	r3, [pc, #48]	; 20f88 <ftello64@plt+0xd234>
   20f54:	ldr	r1, [r4]
   20f58:	umull	ip, r3, r3, r2
   20f5c:	str	r1, [r0, #4]
   20f60:	sub	r1, r2, r3
   20f64:	str	r2, [r0, #8]
   20f68:	add	r3, r3, r1, lsr #1
   20f6c:	lsr	r3, r3, #10
   20f70:	rsb	r3, r3, r3, lsl #11
   20f74:	sub	r3, r2, r3
   20f78:	ldr	r2, [r5, r3, lsl #2]
   20f7c:	str	r0, [r5, r3, lsl #2]
   20f80:	str	r2, [r0]
   20f84:	pop	{r4, r5, r6, pc}
   20f88:	eoreq	r0, r0, r1, lsl #8
   20f8c:	push	{r4, r5, r6, r7, r8, lr}
   20f90:	sub	sp, sp, #8
   20f94:	ldr	r8, [pc, #136]	; 21024 <ftello64@plt+0xd2d0>
   20f98:	mov	r3, #0
   20f9c:	mov	r7, r0
   20fa0:	ldr	r2, [r8]
   20fa4:	mov	r6, r1
   20fa8:	str	r2, [sp, #4]
   20fac:	str	r3, [sp]
   20fb0:	b	20fc8 <ftello64@plt+0xd274>
   20fb4:	ldr	r1, [r4, #4]
   20fb8:	mov	r0, r7
   20fbc:	bl	15d40 <ftello64@plt+0x1fec>
   20fc0:	subs	r5, r0, #0
   20fc4:	bne	21000 <ftello64@plt+0xd2ac>
   20fc8:	mov	r2, #0
   20fcc:	mov	r1, sp
   20fd0:	mov	r0, r6
   20fd4:	bl	24628 <ftello64@plt+0x108d4>
   20fd8:	subs	r4, r0, #0
   20fdc:	bne	20fb4 <ftello64@plt+0xd260>
   20fe0:	mov	r5, r4
   20fe4:	ldr	r2, [sp, #4]
   20fe8:	ldr	r3, [r8]
   20fec:	mov	r0, r5
   20ff0:	cmp	r2, r3
   20ff4:	bne	21020 <ftello64@plt+0xd2cc>
   20ff8:	add	sp, sp, #8
   20ffc:	pop	{r4, r5, r6, r7, r8, pc}
   21000:	ldr	r3, [r4, #4]
   21004:	ldr	r4, [r3]
   21008:	bl	13b50 <gpg_strerror@plt>
   2100c:	mov	r1, r4
   21010:	mov	r2, r0
   21014:	ldr	r0, [pc, #12]	; 21028 <ftello64@plt+0xd2d4>
   21018:	bl	4eb24 <ftello64@plt+0x3add0>
   2101c:	b	20fe4 <ftello64@plt+0xd290>
   21020:	bl	134b4 <__stack_chk_fail@plt>
   21024:	andeq	r6, r7, r8, ror #19
   21028:	ldrdeq	sp, [r5], -r4
   2102c:	push	{r4, r5, r6, r7, r8, r9, lr}
   21030:	mov	r8, r1
   21034:	ldr	r6, [pc, #356]	; 211a0 <ftello64@plt+0xd44c>
   21038:	sub	sp, sp, #124	; 0x7c
   2103c:	mov	ip, #0
   21040:	ldr	r1, [r6]
   21044:	mov	r7, r0
   21048:	str	r1, [sp, #116]	; 0x74
   2104c:	mov	r5, r2
   21050:	mov	r3, r8
   21054:	mov	r2, ip
   21058:	mov	r0, ip
   2105c:	mov	r1, #2
   21060:	str	ip, [sp, #4]
   21064:	bl	56030 <ftello64@plt+0x422dc>
   21068:	subs	r4, r0, #0
   2106c:	bne	21160 <ftello64@plt+0xd40c>
   21070:	mov	r2, r4
   21074:	mov	r3, r7
   21078:	mov	r1, #2
   2107c:	bl	56030 <ftello64@plt+0x422dc>
   21080:	mov	r2, r4
   21084:	mov	r3, r5
   21088:	mov	r0, r4
   2108c:	mov	r1, #2
   21090:	bl	56030 <ftello64@plt+0x422dc>
   21094:	mov	r3, #1
   21098:	add	r2, sp, #4
   2109c:	mov	r1, r7
   210a0:	mov	r0, r5
   210a4:	str	r3, [sp, #4]
   210a8:	bl	4f898 <ftello64@plt+0x3bb44>
   210ac:	cmp	r0, #0
   210b0:	mov	r4, r0
   210b4:	mov	r9, r0
   210b8:	beq	210e4 <ftello64@plt+0xd390>
   210bc:	ldr	r3, [sp, #4]
   210c0:	cmp	r3, #0
   210c4:	bne	2117c <ftello64@plt+0xd428>
   210c8:	ldr	r2, [sp, #116]	; 0x74
   210cc:	ldr	r3, [r6]
   210d0:	mov	r0, r4
   210d4:	cmp	r2, r3
   210d8:	bne	2119c <ftello64@plt+0xd448>
   210dc:	add	sp, sp, #124	; 0x7c
   210e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   210e4:	mov	r2, r0
   210e8:	mov	r1, r5
   210ec:	mov	r0, r8
   210f0:	bl	4f898 <ftello64@plt+0x3bb44>
   210f4:	ldr	r3, [sp, #4]
   210f8:	cmp	r3, #0
   210fc:	mov	r4, r0
   21100:	bne	21190 <ftello64@plt+0xd43c>
   21104:	cmp	r4, #0
   21108:	bne	21184 <ftello64@plt+0xd430>
   2110c:	mov	r3, #384	; 0x180
   21110:	mov	r1, r7
   21114:	add	r2, sp, #8
   21118:	mov	r0, #3
   2111c:	str	r3, [sp, #24]
   21120:	bl	13c70 <__xstat64@plt>
   21124:	cmp	r0, #0
   21128:	bne	21140 <ftello64@plt+0xd3ec>
   2112c:	ldr	r1, [sp, #24]
   21130:	mov	r0, r5
   21134:	bl	13c58 <chmod@plt>
   21138:	cmp	r0, #0
   2113c:	beq	210c8 <ftello64@plt+0xd374>
   21140:	bl	138b0 <__errno_location@plt>
   21144:	ldr	r0, [r0]
   21148:	bl	136e8 <strerror@plt>
   2114c:	mov	r1, r5
   21150:	mov	r2, r0
   21154:	ldr	r0, [pc, #72]	; 211a4 <ftello64@plt+0xd450>
   21158:	bl	4eb24 <ftello64@plt+0x3add0>
   2115c:	b	210c8 <ftello64@plt+0xd374>
   21160:	bl	1385c <gpg_err_code_from_syserror@plt>
   21164:	ldr	r3, [sp, #4]
   21168:	subs	r4, r0, #0
   2116c:	uxthne	r4, r4
   21170:	orrne	r4, r4, #33554432	; 0x2000000
   21174:	cmp	r3, #0
   21178:	beq	210c8 <ftello64@plt+0xd374>
   2117c:	bl	58c04 <ftello64@plt+0x44eb0>
   21180:	b	210c8 <ftello64@plt+0xd374>
   21184:	mov	r0, r5
   21188:	bl	2c4a8 <ftello64@plt+0x18754>
   2118c:	b	210bc <ftello64@plt+0xd368>
   21190:	bl	58c04 <ftello64@plt+0x44eb0>
   21194:	str	r9, [sp, #4]
   21198:	b	21104 <ftello64@plt+0xd3b0>
   2119c:	bl	134b4 <__stack_chk_fail@plt>
   211a0:	andeq	r6, r7, r8, ror #19
   211a4:	strdeq	sp, [r5], -r4
   211a8:	push	{r4, r5, r6, lr}
   211ac:	sub	sp, sp, #16
   211b0:	ldr	r6, [pc, #116]	; 2122c <ftello64@plt+0xd4d8>
   211b4:	subs	r4, r1, #0
   211b8:	ldr	r3, [r6]
   211bc:	str	r3, [sp, #12]
   211c0:	beq	21210 <ftello64@plt+0xd4bc>
   211c4:	mov	r5, r0
   211c8:	b	211d8 <ftello64@plt+0xd484>
   211cc:	ldr	r4, [r4]
   211d0:	cmp	r4, #0
   211d4:	beq	21210 <ftello64@plt+0xd4bc>
   211d8:	ldr	r2, [r4, #4]
   211dc:	ldr	r3, [r2]
   211e0:	bic	r3, r3, #8
   211e4:	cmp	r3, #6
   211e8:	bne	211cc <ftello64@plt+0xd478>
   211ec:	ldr	r0, [r2, #4]
   211f0:	add	r1, sp, #4
   211f4:	bl	31330 <ftello64@plt+0x1d5dc>
   211f8:	add	r1, sp, #4
   211fc:	mov	r0, r5
   21200:	bl	20ed0 <ftello64@plt+0xd17c>
   21204:	ldr	r4, [r4]
   21208:	cmp	r4, #0
   2120c:	bne	211d8 <ftello64@plt+0xd484>
   21210:	ldr	r2, [sp, #12]
   21214:	ldr	r3, [r6]
   21218:	cmp	r2, r3
   2121c:	bne	21228 <ftello64@plt+0xd4d4>
   21220:	add	sp, sp, #16
   21224:	pop	{r4, r5, r6, pc}
   21228:	bl	134b4 <__stack_chk_fail@plt>
   2122c:	andeq	r6, r7, r8, ror #19
   21230:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21234:	mov	r7, r0
   21238:	mov	r0, #63	; 0x3f
   2123c:	mov	r4, r1
   21240:	mov	r5, r2
   21244:	bl	13c40 <umask@plt>
   21248:	mov	r6, r0
   2124c:	ldr	r0, [r4]
   21250:	bl	2c4b8 <ftello64@plt+0x18764>
   21254:	cmp	r0, #0
   21258:	beq	2128c <ftello64@plt+0xd538>
   2125c:	mov	r3, #0
   21260:	str	r3, [r5]
   21264:	mov	r0, #1
   21268:	bl	13b2c <gpg_err_set_errno@plt>
   2126c:	mov	r0, r6
   21270:	bl	13c40 <umask@plt>
   21274:	ldr	r3, [r5]
   21278:	cmp	r3, #0
   2127c:	movne	r5, #0
   21280:	beq	212a0 <ftello64@plt+0xd54c>
   21284:	mov	r0, r5
   21288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2128c:	mov	r1, #1
   21290:	ldr	r0, [r4]
   21294:	bl	55eec <ftello64@plt+0x42198>
   21298:	str	r0, [r5]
   2129c:	b	2126c <ftello64@plt+0xd518>
   212a0:	bl	1385c <gpg_err_code_from_syserror@plt>
   212a4:	mov	r2, #5
   212a8:	ldr	r1, [pc, #88]	; 21308 <ftello64@plt+0xd5b4>
   212ac:	subs	r6, r0, #0
   212b0:	mov	r0, #0
   212b4:	uxthne	r6, r6
   212b8:	orrne	r6, r6, #33554432	; 0x2000000
   212bc:	bl	13484 <dcgettext@plt>
   212c0:	ldr	r9, [r4]
   212c4:	mov	r5, r6
   212c8:	mov	r8, r0
   212cc:	mov	r0, r6
   212d0:	bl	13b50 <gpg_strerror@plt>
   212d4:	mov	r1, r9
   212d8:	mov	r6, #0
   212dc:	mov	r2, r0
   212e0:	mov	r0, r8
   212e4:	bl	4eb24 <ftello64@plt+0x3add0>
   212e8:	ldr	r0, [r4]
   212ec:	bl	13448 <gcry_free@plt>
   212f0:	str	r6, [r4]
   212f4:	ldr	r0, [r7]
   212f8:	bl	13448 <gcry_free@plt>
   212fc:	str	r6, [r7]
   21300:	mov	r0, r5
   21304:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21308:	andeq	sp, r5, r8, lsr #22
   2130c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21310:	mov	r5, r1
   21314:	ldr	r6, [pc, #1164]	; 217a8 <ftello64@plt+0xda54>
   21318:	sub	sp, sp, #36	; 0x24
   2131c:	mov	r3, #0
   21320:	ldr	r1, [r6]
   21324:	mov	r8, r0
   21328:	str	r1, [sp, #28]
   2132c:	mov	r0, r5
   21330:	mov	r1, #2
   21334:	mov	r9, r2
   21338:	str	r3, [sp, #16]
   2133c:	str	r3, [sp, #20]
   21340:	bl	139e8 <access@plt>
   21344:	subs	r4, r0, #0
   21348:	bne	214e4 <ftello64@plt+0xd790>
   2134c:	mov	r0, r5
   21350:	bl	55ec4 <ftello64@plt+0x42170>
   21354:	cmp	r8, #1
   21358:	cmpeq	r0, #0
   2135c:	mov	r7, r0
   21360:	beq	213bc <ftello64@plt+0xd668>
   21364:	cmp	r0, #0
   21368:	beq	21788 <ftello64@plt+0xda34>
   2136c:	add	r3, sp, #20
   21370:	add	r2, sp, #16
   21374:	mov	r1, #1
   21378:	mov	r0, r5
   2137c:	bl	435d8 <ftello64@plt+0x2f884>
   21380:	subs	r4, r0, #0
   21384:	beq	21410 <ftello64@plt+0xd6bc>
   21388:	mov	r0, r7
   2138c:	bl	55bd8 <ftello64@plt+0x41e84>
   21390:	ldr	r0, [sp, #16]
   21394:	bl	13448 <gcry_free@plt>
   21398:	ldr	r0, [sp, #20]
   2139c:	bl	13448 <gcry_free@plt>
   213a0:	ldr	r2, [sp, #28]
   213a4:	ldr	r3, [r6]
   213a8:	mov	r0, r4
   213ac:	cmp	r2, r3
   213b0:	bne	2176c <ftello64@plt+0xda18>
   213b4:	add	sp, sp, #36	; 0x24
   213b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   213bc:	bl	138b0 <__errno_location@plt>
   213c0:	ldr	r3, [r0]
   213c4:	mov	r8, r0
   213c8:	cmp	r3, #2
   213cc:	beq	21590 <ftello64@plt+0xd83c>
   213d0:	bl	1385c <gpg_err_code_from_syserror@plt>
   213d4:	mov	r2, #5
   213d8:	ldr	r1, [pc, #972]	; 217ac <ftello64@plt+0xda58>
   213dc:	cmp	r0, #0
   213e0:	uxthne	r0, r0
   213e4:	orrne	r4, r0, #33554432	; 0x2000000
   213e8:	mov	r0, #0
   213ec:	bl	13484 <dcgettext@plt>
   213f0:	mov	r7, r0
   213f4:	ldr	r0, [r8]
   213f8:	bl	136e8 <strerror@plt>
   213fc:	mov	r1, r5
   21400:	mov	r2, r0
   21404:	mov	r0, r7
   21408:	bl	4eb24 <ftello64@plt+0x3add0>
   2140c:	b	21390 <ftello64@plt+0xd63c>
   21410:	add	r1, sp, #20
   21414:	add	r0, sp, #16
   21418:	add	r2, sp, #12
   2141c:	bl	21230 <ftello64@plt+0xd4dc>
   21420:	subs	r4, r0, #0
   21424:	bne	21388 <ftello64@plt+0xd634>
   21428:	cmp	r8, #1
   2142c:	ldr	r1, [sp, #12]
   21430:	beq	21528 <ftello64@plt+0xd7d4>
   21434:	ldr	r3, [pc, #884]	; 217b0 <ftello64@plt+0xda5c>
   21438:	ldr	sl, [pc, #884]	; 217b4 <ftello64@plt+0xda60>
   2143c:	str	r3, [sp, #4]
   21440:	str	sl, [sp]
   21444:	ldrd	r2, [sp, #72]	; 0x48
   21448:	mov	r0, r7
   2144c:	bl	388a4 <ftello64@plt+0x24b50>
   21450:	subs	fp, r0, #0
   21454:	bne	216c8 <ftello64@plt+0xd974>
   21458:	ldr	r3, [sp, #80]	; 0x50
   2145c:	cmp	r3, #0
   21460:	beq	21794 <ftello64@plt+0xda40>
   21464:	mov	r2, sl
   21468:	ldr	r3, [pc, #840]	; 217b8 <ftello64@plt+0xda64>
   2146c:	ldr	r1, [sp, #80]	; 0x50
   21470:	mov	r0, r7
   21474:	bl	389c0 <ftello64@plt+0x24c6c>
   21478:	subs	sl, r0, #0
   2147c:	bne	216fc <ftello64@plt+0xd9a8>
   21480:	bic	r8, r8, #2
   21484:	cmp	r8, #1
   21488:	ldr	r0, [sp, #12]
   2148c:	beq	21770 <ftello64@plt+0xda1c>
   21490:	mov	r1, r0
   21494:	ldr	r3, [pc, #800]	; 217bc <ftello64@plt+0xda68>
   21498:	ldr	r2, [pc, #788]	; 217b4 <ftello64@plt+0xda60>
   2149c:	mov	r0, r7
   214a0:	bl	387d0 <ftello64@plt+0x24a7c>
   214a4:	cmn	r0, #1
   214a8:	mov	r8, r0
   214ac:	bne	21570 <ftello64@plt+0xd81c>
   214b0:	mov	r0, r7
   214b4:	bl	55bd8 <ftello64@plt+0x41e84>
   214b8:	cmp	r0, #0
   214bc:	bne	214f8 <ftello64@plt+0xd7a4>
   214c0:	ldr	r0, [sp, #12]
   214c4:	bl	55bd8 <ftello64@plt+0x41e84>
   214c8:	cmp	r0, #0
   214cc:	bne	21658 <ftello64@plt+0xd904>
   214d0:	mov	r2, r5
   214d4:	ldrd	r0, [sp, #16]
   214d8:	bl	2102c <ftello64@plt+0xd2d8>
   214dc:	mov	r4, r0
   214e0:	b	21390 <ftello64@plt+0xd63c>
   214e4:	bl	1385c <gpg_err_code_from_syserror@plt>
   214e8:	subs	r4, r0, #0
   214ec:	uxthne	r4, r4
   214f0:	orrne	r4, r4, #33554432	; 0x2000000
   214f4:	b	213a0 <ftello64@plt+0xd64c>
   214f8:	bl	1385c <gpg_err_code_from_syserror@plt>
   214fc:	cmp	r0, #0
   21500:	uxthne	r0, r0
   21504:	orrne	r4, r0, #33554432	; 0x2000000
   21508:	bl	138b0 <__errno_location@plt>
   2150c:	ldr	r0, [r0]
   21510:	bl	136e8 <strerror@plt>
   21514:	mov	r1, r5
   21518:	mov	r2, r0
   2151c:	ldr	r0, [pc, #668]	; 217c0 <ftello64@plt+0xda6c>
   21520:	bl	4eb24 <ftello64@plt+0x3add0>
   21524:	b	21390 <ftello64@plt+0xd63c>
   21528:	ldr	r3, [pc, #660]	; 217c4 <ftello64@plt+0xda70>
   2152c:	ldr	r2, [pc, #640]	; 217b4 <ftello64@plt+0xda60>
   21530:	mov	r0, r7
   21534:	bl	387d0 <ftello64@plt+0x24a7c>
   21538:	cmn	r0, #1
   2153c:	mov	r8, r0
   21540:	bne	21570 <ftello64@plt+0xd81c>
   21544:	mov	r1, r9
   21548:	ldr	r0, [sp, #12]
   2154c:	bl	20f8c <ftello64@plt+0xd238>
   21550:	subs	r8, r0, #0
   21554:	beq	214b0 <ftello64@plt+0xd75c>
   21558:	mov	r0, r7
   2155c:	bl	55bd8 <ftello64@plt+0x41e84>
   21560:	ldr	r0, [sp, #12]
   21564:	mov	r4, r8
   21568:	bl	55d38 <ftello64@plt+0x41fe4>
   2156c:	b	21390 <ftello64@plt+0xd63c>
   21570:	ldr	r4, [sp, #20]
   21574:	bl	13b50 <gpg_strerror@plt>
   21578:	mov	r2, r4
   2157c:	mov	r1, r5
   21580:	mov	r3, r0
   21584:	ldr	r0, [pc, #572]	; 217c8 <ftello64@plt+0xda74>
   21588:	bl	4eb24 <ftello64@plt+0x3add0>
   2158c:	b	21558 <ftello64@plt+0xd804>
   21590:	mov	r0, #63	; 0x3f
   21594:	bl	13c40 <umask@plt>
   21598:	mov	r7, r0
   2159c:	mov	r0, r5
   215a0:	bl	2c4b8 <ftello64@plt+0x18764>
   215a4:	cmp	r0, #0
   215a8:	bne	21674 <ftello64@plt+0xd920>
   215ac:	mov	r1, #1
   215b0:	mov	r0, r5
   215b4:	bl	55eec <ftello64@plt+0x42198>
   215b8:	str	r0, [sp, #12]
   215bc:	mov	r0, r7
   215c0:	bl	13c40 <umask@plt>
   215c4:	ldr	r3, [sp, #12]
   215c8:	cmp	r3, #0
   215cc:	beq	2172c <ftello64@plt+0xd9d8>
   215d0:	ldr	r3, [pc, #500]	; 217cc <ftello64@plt+0xda78>
   215d4:	ldr	r0, [r3, #4]
   215d8:	cmp	r0, #0
   215dc:	beq	216b0 <ftello64@plt+0xd95c>
   215e0:	mov	r3, #0
   215e4:	str	r3, [sp, #24]
   215e8:	b	21600 <ftello64@plt+0xd8ac>
   215ec:	ldr	r1, [r7, #4]
   215f0:	ldr	r0, [sp, #12]
   215f4:	bl	14d94 <ftello64@plt+0x1040>
   215f8:	subs	r3, r0, #0
   215fc:	bne	21684 <ftello64@plt+0xd930>
   21600:	mov	r2, #0
   21604:	add	r1, sp, #24
   21608:	mov	r0, r9
   2160c:	bl	24628 <ftello64@plt+0x108d4>
   21610:	subs	r7, r0, #0
   21614:	bne	215ec <ftello64@plt+0xd898>
   21618:	ldr	r0, [sp, #12]
   2161c:	bl	55bd8 <ftello64@plt+0x41e84>
   21620:	cmp	r0, #0
   21624:	moveq	r4, r0
   21628:	beq	213a0 <ftello64@plt+0xd64c>
   2162c:	bl	1385c <gpg_err_code_from_syserror@plt>
   21630:	cmp	r0, #0
   21634:	uxthne	r0, r0
   21638:	orrne	r4, r0, #33554432	; 0x2000000
   2163c:	ldr	r0, [r8]
   21640:	bl	136e8 <strerror@plt>
   21644:	mov	r1, r5
   21648:	mov	r2, r0
   2164c:	ldr	r0, [pc, #364]	; 217c0 <ftello64@plt+0xda6c>
   21650:	bl	4eb24 <ftello64@plt+0x3add0>
   21654:	b	213a0 <ftello64@plt+0xd64c>
   21658:	bl	1385c <gpg_err_code_from_syserror@plt>
   2165c:	subs	r4, r0, #0
   21660:	uxthne	r4, r4
   21664:	orrne	r4, r4, #33554432	; 0x2000000
   21668:	bl	138b0 <__errno_location@plt>
   2166c:	ldr	r5, [sp, #20]
   21670:	b	2150c <ftello64@plt+0xd7b8>
   21674:	mov	r0, #1
   21678:	str	r4, [sp, #12]
   2167c:	bl	13b2c <gpg_err_set_errno@plt>
   21680:	b	215bc <ftello64@plt+0xd868>
   21684:	ldr	r2, [r7, #4]
   21688:	mov	r4, r3
   2168c:	ldr	r5, [r2]
   21690:	bl	13b50 <gpg_strerror@plt>
   21694:	mov	r1, r5
   21698:	mov	r2, r0
   2169c:	ldr	r0, [pc, #300]	; 217d0 <ftello64@plt+0xda7c>
   216a0:	bl	4eb24 <ftello64@plt+0x3add0>
   216a4:	ldr	r0, [sp, #12]
   216a8:	bl	55d38 <ftello64@plt+0x41fe4>
   216ac:	b	213a0 <ftello64@plt+0xd64c>
   216b0:	mov	r2, #5
   216b4:	ldr	r1, [pc, #280]	; 217d4 <ftello64@plt+0xda80>
   216b8:	bl	13484 <dcgettext@plt>
   216bc:	mov	r1, r5
   216c0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   216c4:	b	215e0 <ftello64@plt+0xd88c>
   216c8:	ldr	r4, [sp, #20]
   216cc:	bl	13b50 <gpg_strerror@plt>
   216d0:	mov	r2, r4
   216d4:	mov	r1, r5
   216d8:	mov	r4, fp
   216dc:	mov	r3, r0
   216e0:	ldr	r0, [pc, #224]	; 217c8 <ftello64@plt+0xda74>
   216e4:	bl	4eb24 <ftello64@plt+0x3add0>
   216e8:	mov	r0, r7
   216ec:	bl	55bd8 <ftello64@plt+0x41e84>
   216f0:	ldr	r0, [sp, #12]
   216f4:	bl	55d38 <ftello64@plt+0x41fe4>
   216f8:	b	21390 <ftello64@plt+0xd63c>
   216fc:	bl	13b50 <gpg_strerror@plt>
   21700:	ldr	r2, [sp, #80]	; 0x50
   21704:	mov	r1, r5
   21708:	mov	r4, sl
   2170c:	mov	r3, r0
   21710:	ldr	r0, [pc, #192]	; 217d8 <ftello64@plt+0xda84>
   21714:	bl	4eb24 <ftello64@plt+0x3add0>
   21718:	mov	r0, r7
   2171c:	bl	55bd8 <ftello64@plt+0x41e84>
   21720:	ldr	r0, [sp, #12]
   21724:	bl	55d38 <ftello64@plt+0x41fe4>
   21728:	b	21390 <ftello64@plt+0xd63c>
   2172c:	bl	1385c <gpg_err_code_from_syserror@plt>
   21730:	mov	r2, #5
   21734:	ldr	r1, [pc, #160]	; 217dc <ftello64@plt+0xda88>
   21738:	cmp	r0, #0
   2173c:	uxthne	r0, r0
   21740:	orrne	r4, r0, #33554432	; 0x2000000
   21744:	mov	r0, #0
   21748:	bl	13484 <dcgettext@plt>
   2174c:	mov	r7, r0
   21750:	ldr	r0, [r8]
   21754:	bl	136e8 <strerror@plt>
   21758:	mov	r1, r5
   2175c:	mov	r2, r0
   21760:	mov	r0, r7
   21764:	bl	4eb24 <ftello64@plt+0x3add0>
   21768:	b	213a0 <ftello64@plt+0xd64c>
   2176c:	bl	134b4 <__stack_chk_fail@plt>
   21770:	mov	r1, r9
   21774:	bl	20f8c <ftello64@plt+0xd238>
   21778:	subs	r8, r0, #0
   2177c:	ldreq	r0, [sp, #12]
   21780:	beq	21490 <ftello64@plt+0xd73c>
   21784:	b	21558 <ftello64@plt+0xd804>
   21788:	bl	138b0 <__errno_location@plt>
   2178c:	mov	r8, r0
   21790:	b	213d0 <ftello64@plt+0xd67c>
   21794:	mov	r1, sl
   21798:	ldr	r3, [pc, #64]	; 217e0 <ftello64@plt+0xda8c>
   2179c:	mov	r2, #1696	; 0x6a0
   217a0:	ldr	r0, [pc, #60]	; 217e4 <ftello64@plt+0xda90>
   217a4:	bl	4eeac <ftello64@plt+0x3b158>
   217a8:	andeq	r6, r7, r8, ror #19
   217ac:	andeq	sp, r5, r0, ror fp
   217b0:	muleq	r0, r7, r6
   217b4:	andeq	sp, r5, r8, lsl #23
   217b8:	andeq	r0, r0, r1, lsr #13
   217bc:			; <UNDEFINED> instruction: 0x000006b6
   217c0:	andeq	sp, r5, r8, asr fp
   217c4:	andeq	r0, r0, fp, lsl #13
   217c8:	muleq	r5, ip, fp
   217cc:	andeq	r8, r7, r0, asr r2
   217d0:	ldrdeq	sp, [r5], -r4
   217d4:	andeq	sp, r5, r0, asr #22
   217d8:	andeq	sp, r5, r8, asr #23
   217dc:	andeq	sp, r5, r8, lsr #22
   217e0:	strdeq	sp, [r5], -ip
   217e4:			; <UNDEFINED> instruction: 0x0005dbbc
   217e8:	push	{r4, lr}
   217ec:	mov	r1, #2
   217f0:	add	r0, r0, #20
   217f4:	bl	139e8 <access@plt>
   217f8:	clz	r0, r0
   217fc:	lsr	r0, r0, #5
   21800:	pop	{r4, pc}
   21804:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21808:	ldr	r6, [pc, #204]	; 218dc <ftello64@plt+0xdb88>
   2180c:	ldr	r7, [r6]
   21810:	cmp	r7, #0
   21814:	bne	218cc <ftello64@plt+0xdb78>
   21818:	ldr	r4, [r6, #4]
   2181c:	mov	r5, r0
   21820:	cmp	r4, #0
   21824:	mov	r9, r1
   21828:	mov	r8, r2
   2182c:	bne	21840 <ftello64@plt+0xdaec>
   21830:	b	21864 <ftello64@plt+0xdb10>
   21834:	ldr	r4, [r4]
   21838:	cmp	r4, #0
   2183c:	beq	21864 <ftello64@plt+0xdb10>
   21840:	mov	r1, r5
   21844:	add	r0, r4, #20
   21848:	bl	4eed8 <ftello64@plt+0x3b184>
   2184c:	cmp	r0, #0
   21850:	beq	21834 <ftello64@plt+0xdae0>
   21854:	cmp	r9, #0
   21858:	movne	r3, #1
   2185c:	strne	r3, [r4, #4]
   21860:	b	218ac <ftello64@plt+0xdb58>
   21864:	mov	r0, r5
   21868:	bl	13814 <strlen@plt>
   2186c:	add	r0, r0, #24
   21870:	bl	131cc <gcry_xmalloc@plt>
   21874:	mov	r1, r5
   21878:	mov	r4, r0
   2187c:	add	r0, r0, #20
   21880:	bl	135e0 <strcpy@plt>
   21884:	ldrd	r2, [r6, #4]
   21888:	str	r4, [r6, #4]
   2188c:	cmp	r3, #0
   21890:	mov	r3, #0
   21894:	stm	r4, {r2, r9}
   21898:	str	r3, [r4, #8]
   2189c:	str	r3, [r4, #12]
   218a0:	str	r3, [r4, #16]
   218a4:	beq	218b8 <ftello64@plt+0xdb64>
   218a8:	mov	r7, #1
   218ac:	str	r4, [r8]
   218b0:	mov	r0, r7
   218b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   218b8:	mov	r1, #8192	; 0x2000
   218bc:	mov	r0, #1
   218c0:	bl	13c10 <gcry_xcalloc@plt>
   218c4:	str	r0, [r6, #8]
   218c8:	b	218a8 <ftello64@plt+0xdb54>
   218cc:	ldr	r2, [pc, #12]	; 218e0 <ftello64@plt+0xdb8c>
   218d0:	mov	r1, #193	; 0xc1
   218d4:	ldr	r0, [pc, #8]	; 218e4 <ftello64@plt+0xdb90>
   218d8:	bl	4ee84 <ftello64@plt+0x3b130>
   218dc:	andeq	r7, r7, ip, lsr #16
   218e0:	andeq	sp, r5, r4, lsl #18
   218e4:	andeq	sp, r5, r8, lsl #23
   218e8:	subs	r3, r0, #0
   218ec:	beq	21908 <ftello64@plt+0xdbb4>
   218f0:	ldr	r3, [r3, #4]
   218f4:	cmp	r3, #0
   218f8:	beq	21904 <ftello64@plt+0xdbb0>
   218fc:	mov	r0, #1
   21900:	bx	lr
   21904:	b	217e8 <ftello64@plt+0xda94>
   21908:	mov	r0, r3
   2190c:	bx	lr
   21910:	push	{r4, lr}
   21914:	subs	r4, r0, #0
   21918:	beq	21944 <ftello64@plt+0xdbf0>
   2191c:	mov	r1, #96	; 0x60
   21920:	mov	r0, #1
   21924:	bl	13910 <gcry_calloc@plt>
   21928:	cmp	r0, #0
   2192c:	ldrne	r2, [pc, #36]	; 21958 <ftello64@plt+0xdc04>
   21930:	strne	r4, [r0]
   21934:	ldrne	r3, [r2]
   21938:	addne	r3, r3, #1
   2193c:	strne	r3, [r2]
   21940:	pop	{r4, pc}
   21944:	ldr	r3, [pc, #16]	; 2195c <ftello64@plt+0xdc08>
   21948:	mov	r2, #245	; 0xf5
   2194c:	ldr	r1, [pc, #12]	; 21960 <ftello64@plt+0xdc0c>
   21950:	ldr	r0, [pc, #12]	; 21964 <ftello64@plt+0xdc10>
   21954:	bl	4eeac <ftello64@plt+0x3b158>
   21958:	andeq	r7, r7, ip, lsr #16
   2195c:	andeq	sp, r5, r0, lsr #18
   21960:	andeq	sp, r5, r8, lsl #23
   21964:	andeq	sp, r5, ip, ror #23
   21968:	push	{r4, lr}
   2196c:	subs	r4, r0, #0
   21970:	popeq	{r4, pc}
   21974:	ldr	r2, [pc, #72]	; 219c4 <ftello64@plt+0xdc70>
   21978:	ldr	r3, [r2]
   2197c:	cmp	r3, #0
   21980:	ble	219b0 <ftello64@plt+0xdc5c>
   21984:	sub	r3, r3, #1
   21988:	ldr	r0, [r4, #88]	; 0x58
   2198c:	str	r3, [r2]
   21990:	bl	13448 <gcry_free@plt>
   21994:	ldr	r0, [r4, #92]	; 0x5c
   21998:	bl	13448 <gcry_free@plt>
   2199c:	ldr	r0, [r4, #8]
   219a0:	bl	55bd8 <ftello64@plt+0x41e84>
   219a4:	mov	r0, r4
   219a8:	pop	{r4, lr}
   219ac:	b	13448 <gcry_free@plt>
   219b0:	ldr	r3, [pc, #16]	; 219c8 <ftello64@plt+0xdc74>
   219b4:	mov	r2, #260	; 0x104
   219b8:	ldr	r1, [pc, #12]	; 219cc <ftello64@plt+0xdc78>
   219bc:	ldr	r0, [pc, #12]	; 219d0 <ftello64@plt+0xdc7c>
   219c0:	bl	4eeac <ftello64@plt+0x3b158>
   219c4:	andeq	r7, r7, ip, lsr #16
   219c8:	andeq	sp, r5, ip, lsr #18
   219cc:	andeq	sp, r5, r8, lsl #23
   219d0:	andeq	sp, r5, ip, lsl #10
   219d4:	push	{r4, r5, lr}
   219d8:	add	lr, r0, #24
   219dc:	mov	r4, r0
   219e0:	add	ip, r0, #56	; 0x38
   219e4:	ldm	lr!, {r0, r1, r2, r3}
   219e8:	mov	r5, #0
   219ec:	stmia	ip!, {r0, r1, r2, r3}
   219f0:	ldm	lr, {r0, r1, r2, r3}
   219f4:	stm	ip, {r0, r1, r2, r3}
   219f8:	str	r5, [r4, #24]
   219fc:	pop	{r4, r5, pc}
   21a00:	push	{r4, r5, lr}
   21a04:	add	lr, r0, #56	; 0x38
   21a08:	mov	r4, r0
   21a0c:	add	ip, r0, #24
   21a10:	ldm	lr!, {r0, r1, r2, r3}
   21a14:	mov	r5, #0
   21a18:	stmia	ip!, {r0, r1, r2, r3}
   21a1c:	ldm	lr, {r0, r1, r2, r3}
   21a20:	stm	ip, {r0, r1, r2, r3}
   21a24:	str	r5, [r4, #56]	; 0x38
   21a28:	pop	{r4, r5, pc}
   21a2c:	cmp	r0, #0
   21a30:	bxeq	lr
   21a34:	ldr	r0, [r0]
   21a38:	cmp	r0, #0
   21a3c:	addne	r0, r0, #20
   21a40:	bx	lr
   21a44:	push	{r4, r5, r6, r7, r8, lr}
   21a48:	subs	r5, r1, #0
   21a4c:	ldr	r6, [pc, #432]	; 21c04 <ftello64@plt+0xdeb0>
   21a50:	ldr	r4, [r6, #4]
   21a54:	bne	21ac4 <ftello64@plt+0xdd70>
   21a58:	cmp	r4, #0
   21a5c:	beq	21abc <ftello64@plt+0xdd68>
   21a60:	ldr	r6, [pc, #416]	; 21c08 <ftello64@plt+0xdeb4>
   21a64:	b	21a94 <ftello64@plt+0xdd40>
   21a68:	ldr	r3, [r4, #12]
   21a6c:	cmp	r3, #0
   21a70:	beq	21a88 <ftello64@plt+0xdd34>
   21a74:	ldr	r0, [r4, #8]
   21a78:	bl	144dc <ftello64@plt+0x788>
   21a7c:	cmp	r0, #0
   21a80:	streq	r0, [r4, #12]
   21a84:	bne	21bd8 <ftello64@plt+0xde84>
   21a88:	ldr	r4, [r4]
   21a8c:	cmp	r4, #0
   21a90:	beq	21abc <ftello64@plt+0xdd68>
   21a94:	ldr	r3, [r4, #4]
   21a98:	cmp	r3, #0
   21a9c:	bne	21a68 <ftello64@plt+0xdd14>
   21aa0:	mov	r0, r4
   21aa4:	bl	217e8 <ftello64@plt+0xda94>
   21aa8:	cmp	r0, #0
   21aac:	bne	21a68 <ftello64@plt+0xdd14>
   21ab0:	ldr	r4, [r4]
   21ab4:	cmp	r4, #0
   21ab8:	bne	21a94 <ftello64@plt+0xdd40>
   21abc:	mov	r0, r5
   21ac0:	pop	{r4, r5, r6, r7, r8, pc}
   21ac4:	cmp	r4, #0
   21ac8:	beq	21bcc <ftello64@plt+0xde78>
   21acc:	ldr	r8, [pc, #312]	; 21c0c <ftello64@plt+0xdeb8>
   21ad0:	mov	r5, #0
   21ad4:	b	21af0 <ftello64@plt+0xdd9c>
   21ad8:	ldr	r1, [r4, #8]
   21adc:	cmp	r1, #0
   21ae0:	beq	21b18 <ftello64@plt+0xddc4>
   21ae4:	ldr	r4, [r4]
   21ae8:	cmp	r4, #0
   21aec:	beq	21b4c <ftello64@plt+0xddf8>
   21af0:	ldr	r3, [r4, #4]
   21af4:	cmp	r3, #0
   21af8:	bne	21ad8 <ftello64@plt+0xdd84>
   21afc:	mov	r0, r4
   21b00:	bl	217e8 <ftello64@plt+0xda94>
   21b04:	cmp	r0, #0
   21b08:	beq	21ae4 <ftello64@plt+0xdd90>
   21b0c:	ldr	r1, [r4, #8]
   21b10:	cmp	r1, #0
   21b14:	bne	21ae4 <ftello64@plt+0xdd90>
   21b18:	add	r7, r4, #20
   21b1c:	mov	r0, r7
   21b20:	bl	144c8 <ftello64@plt+0x774>
   21b24:	cmp	r0, #0
   21b28:	str	r0, [r4, #8]
   21b2c:	bne	21ae4 <ftello64@plt+0xdd90>
   21b30:	mov	r1, r7
   21b34:	mov	r0, r8
   21b38:	bl	4eac0 <ftello64@plt+0x3ad6c>
   21b3c:	ldr	r4, [r4]
   21b40:	mov	r5, #1
   21b44:	cmp	r4, #0
   21b48:	bne	21af0 <ftello64@plt+0xdd9c>
   21b4c:	cmp	r5, #0
   21b50:	bne	21abc <ftello64@plt+0xdd68>
   21b54:	ldr	r4, [r6, #4]
   21b58:	cmp	r4, #0
   21b5c:	beq	21bcc <ftello64@plt+0xde78>
   21b60:	ldr	r8, [pc, #168]	; 21c10 <ftello64@plt+0xdebc>
   21b64:	mov	r7, #1
   21b68:	b	21b9c <ftello64@plt+0xde48>
   21b6c:	ldr	r3, [r4, #12]
   21b70:	cmp	r3, #0
   21b74:	bne	21b90 <ftello64@plt+0xde3c>
   21b78:	mvn	r1, #0
   21b7c:	ldr	r0, [r4, #8]
   21b80:	bl	144d4 <ftello64@plt+0x780>
   21b84:	cmp	r0, #0
   21b88:	streq	r7, [r4, #12]
   21b8c:	bne	21be8 <ftello64@plt+0xde94>
   21b90:	ldr	r4, [r4]
   21b94:	cmp	r4, #0
   21b98:	beq	21bc4 <ftello64@plt+0xde70>
   21b9c:	ldr	r3, [r4, #4]
   21ba0:	cmp	r3, #0
   21ba4:	bne	21b6c <ftello64@plt+0xde18>
   21ba8:	mov	r0, r4
   21bac:	bl	217e8 <ftello64@plt+0xda94>
   21bb0:	cmp	r0, #0
   21bb4:	bne	21b6c <ftello64@plt+0xde18>
   21bb8:	ldr	r4, [r4]
   21bbc:	cmp	r4, #0
   21bc0:	bne	21b9c <ftello64@plt+0xde48>
   21bc4:	cmp	r5, #0
   21bc8:	bne	21bfc <ftello64@plt+0xdea8>
   21bcc:	mov	r5, #0
   21bd0:	mov	r0, r5
   21bd4:	pop	{r4, r5, r6, r7, r8, pc}
   21bd8:	add	r1, r4, #20
   21bdc:	mov	r0, r6
   21be0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   21be4:	b	21a88 <ftello64@plt+0xdd34>
   21be8:	add	r1, r4, #20
   21bec:	mov	r0, r8
   21bf0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   21bf4:	mov	r5, #1
   21bf8:	b	21b90 <ftello64@plt+0xde3c>
   21bfc:	ldr	r4, [r6, #4]
   21c00:	b	21a58 <ftello64@plt+0xdd04>
   21c04:	andeq	r7, r7, ip, lsr #16
   21c08:	andeq	sp, r5, ip, lsr #24
   21c0c:	strdeq	sp, [r5], -r8
   21c10:	andeq	sp, r5, r8, lsl ip
   21c14:	ldr	r3, [pc, #1292]	; 22128 <ftello64@plt+0xe3d4>
   21c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21c1c:	sub	sp, sp, #60	; 0x3c
   21c20:	ldr	r3, [r3]
   21c24:	subs	r2, r1, #0
   21c28:	mov	r5, r0
   21c2c:	ldr	r0, [r0, #24]
   21c30:	str	r3, [sp, #52]	; 0x34
   21c34:	movne	r3, #0
   21c38:	strne	r3, [r2]
   21c3c:	cmp	r0, #0
   21c40:	str	r2, [sp, #16]
   21c44:	beq	220ec <ftello64@plt+0xe398>
   21c48:	add	r0, r0, #20
   21c4c:	bl	55ec4 <ftello64@plt+0x42170>
   21c50:	subs	r3, r0, #0
   21c54:	str	r3, [sp, #12]
   21c58:	beq	220a0 <ftello64@plt+0xe34c>
   21c5c:	ldrd	r2, [r5, #32]
   21c60:	bl	577d8 <ftello64@plt+0x43a84>
   21c64:	subs	r7, r0, #0
   21c68:	bne	21ff8 <ftello64@plt+0xe2a4>
   21c6c:	mov	r0, #8
   21c70:	bl	131cc <gcry_xmalloc@plt>
   21c74:	ldr	r3, [sp, #12]
   21c78:	str	r7, [r5, #48]	; 0x30
   21c7c:	str	r3, [sp, #28]
   21c80:	str	r7, [sp, #32]
   21c84:	str	r7, [sp, #36]	; 0x24
   21c88:	str	r7, [sp, #40]	; 0x28
   21c8c:	str	r7, [sp, #44]	; 0x2c
   21c90:	str	r7, [sp, #48]	; 0x30
   21c94:	str	r7, [sp, #8]
   21c98:	ldr	sl, [pc, #1164]	; 2212c <ftello64@plt+0xe3d8>
   21c9c:	ldr	r9, [pc, #1164]	; 22130 <ftello64@plt+0xe3dc>
   21ca0:	mov	r6, r7
   21ca4:	mov	r8, r7
   21ca8:	mov	fp, r7
   21cac:	str	r7, [r0]
   21cb0:	str	r7, [r0, #4]
   21cb4:	mov	r4, r0
   21cb8:	mov	r0, r7
   21cbc:	bl	3389c <ftello64@plt+0x1fb48>
   21cc0:	str	r7, [sp, #4]
   21cc4:	str	r0, [sp, #20]
   21cc8:	mov	r3, sl
   21ccc:	mov	r2, r9
   21cd0:	mov	r1, r4
   21cd4:	add	r0, sp, #28
   21cd8:	bl	38688 <ftello64@plt+0x24934>
   21cdc:	cmn	r0, #1
   21ce0:	mov	r3, r0
   21ce4:	beq	21f0c <ftello64@plt+0xe1b8>
   21ce8:	ldr	r2, [sp, #48]	; 0x30
   21cec:	uxth	r1, r3
   21cf0:	cmp	r1, #2
   21cf4:	str	r2, [r5, #48]	; 0x30
   21cf8:	beq	21ef0 <ftello64@plt+0xe19c>
   21cfc:	cmp	r1, #222	; 0xde
   21d00:	beq	22018 <ftello64@plt+0xe2c4>
   21d04:	cmp	r3, #0
   21d08:	bne	2204c <ftello64@plt+0xe2f8>
   21d0c:	ldr	r1, [r4]
   21d10:	sub	r0, r1, #2
   21d14:	cmp	r0, #61	; 0x3d
   21d18:	ldrls	pc, [pc, r0, lsl #2]
   21d1c:	b	21ee8 <ftello64@plt+0xe194>
   21d20:	andeq	r1, r2, r8, lsl lr
   21d24:	andeq	r1, r2, r8, ror #29
   21d28:	andeq	r1, r2, r8, ror #29
   21d2c:	andeq	r1, r2, r8, lsl lr
   21d30:	andeq	r1, r2, r8, lsl lr
   21d34:	andeq	r1, r2, r8, lsl lr
   21d38:	andeq	r1, r2, r8, ror #29
   21d3c:	andeq	r1, r2, r8, ror #29
   21d40:	andeq	r1, r2, r8, ror #29
   21d44:	andeq	r1, r2, r8, ror #29
   21d48:	andeq	r1, r2, r8, lsl lr
   21d4c:	andeq	r1, r2, r8, lsl lr
   21d50:	andeq	r1, r2, r8, lsl lr
   21d54:	andeq	r1, r2, r8, ror #29
   21d58:	andeq	r1, r2, r8, lsl lr
   21d5c:	andeq	r1, r2, r8, lsl lr
   21d60:	andeq	r1, r2, r8, ror #29
   21d64:	andeq	r1, r2, r8, ror #29
   21d68:	andeq	r1, r2, r8, ror #29
   21d6c:	andeq	r1, r2, r8, ror #29
   21d70:	andeq	r1, r2, r8, ror #29
   21d74:	andeq	r1, r2, r8, ror #29
   21d78:	andeq	r1, r2, r8, ror #29
   21d7c:	andeq	r1, r2, r8, ror #29
   21d80:	andeq	r1, r2, r8, ror #29
   21d84:	andeq	r1, r2, r8, ror #29
   21d88:	andeq	r1, r2, r8, ror #29
   21d8c:	andeq	r1, r2, r8, ror #29
   21d90:	andeq	r1, r2, r8, ror #29
   21d94:	andeq	r1, r2, r8, ror #29
   21d98:	andeq	r1, r2, r8, ror #29
   21d9c:	andeq	r1, r2, r8, ror #29
   21da0:	andeq	r1, r2, r8, ror #29
   21da4:	andeq	r1, r2, r8, ror #29
   21da8:	andeq	r1, r2, r8, ror #29
   21dac:	andeq	r1, r2, r8, ror #29
   21db0:	andeq	r1, r2, r8, ror #29
   21db4:	andeq	r1, r2, r8, ror #29
   21db8:	andeq	r1, r2, r8, ror #29
   21dbc:	andeq	r1, r2, r8, ror #29
   21dc0:	andeq	r1, r2, r8, ror #29
   21dc4:	andeq	r1, r2, r8, ror #29
   21dc8:	andeq	r1, r2, r8, ror #29
   21dcc:	andeq	r1, r2, r8, ror #29
   21dd0:	andeq	r1, r2, r8, ror #29
   21dd4:	andeq	r1, r2, r8, ror #29
   21dd8:	andeq	r1, r2, r8, ror #29
   21ddc:	andeq	r1, r2, r8, ror #29
   21de0:	andeq	r1, r2, r8, ror #29
   21de4:	andeq	r1, r2, r8, ror #29
   21de8:	andeq	r1, r2, r8, ror #29
   21dec:	andeq	r1, r2, r8, ror #29
   21df0:	andeq	r1, r2, r8, ror #29
   21df4:	andeq	r1, r2, r8, ror #29
   21df8:	andeq	r1, r2, r8, ror #29
   21dfc:	andeq	r1, r2, r8, ror #29
   21e00:	andeq	r1, r2, r8, ror #29
   21e04:	andeq	r1, r2, r8, ror #29
   21e08:	andeq	r1, r2, r8, ror #29
   21e0c:	andeq	r1, r2, r8, lsl lr
   21e10:	andeq	r1, r2, r8, ror #29
   21e14:	andeq	r1, r2, r8, lsl lr
   21e18:	cmp	r6, #0
   21e1c:	beq	21e2c <ftello64@plt+0xe0d8>
   21e20:	sub	r1, r1, #5
   21e24:	cmp	r1, #1
   21e28:	bls	220c8 <ftello64@plt+0xe374>
   21e2c:	mov	r0, r4
   21e30:	bl	24460 <ftello64@plt+0x1070c>
   21e34:	ldr	r3, [r4]
   21e38:	cmp	fp, #0
   21e3c:	sub	r3, r3, #5
   21e40:	mov	r2, r0
   21e44:	strne	r0, [r8]
   21e48:	moveq	fp, r0
   21e4c:	cmp	r3, #9
   21e50:	ldrls	pc, [pc, r3, lsl #2]
   21e54:	b	21ea0 <ftello64@plt+0xe14c>
   21e58:	andeq	r1, r2, r4, asr #29
   21e5c:	andeq	r1, r2, r4, asr #29
   21e60:	andeq	r1, r2, r4, asr #29
   21e64:	andeq	r1, r2, r0, lsr #29
   21e68:	andeq	r1, r2, r0, lsr #29
   21e6c:	andeq	r1, r2, r0, lsr #29
   21e70:	andeq	r1, r2, r0, lsr #29
   21e74:	andeq	r1, r2, r0, lsr #29
   21e78:	andeq	r1, r2, r0, lsl #29
   21e7c:	andeq	r1, r2, r4, asr #29
   21e80:	ldr	r1, [sp, #8]
   21e84:	ldr	r3, [r5, #44]	; 0x2c
   21e88:	add	r1, r1, #1
   21e8c:	cmp	r1, r3
   21e90:	str	r1, [sp, #8]
   21e94:	ldreq	r3, [r0, #8]
   21e98:	orreq	r3, r3, #2
   21e9c:	streq	r3, [r0, #8]
   21ea0:	mov	r0, #8
   21ea4:	mov	r8, r2
   21ea8:	bl	131cc <gcry_xmalloc@plt>
   21eac:	mov	r3, #0
   21eb0:	mov	r6, #1
   21eb4:	mov	r4, r0
   21eb8:	str	r3, [r0]
   21ebc:	str	r3, [r0, #4]
   21ec0:	b	21cc8 <ftello64@plt+0xdf74>
   21ec4:	ldr	r1, [sp, #4]
   21ec8:	ldr	r3, [r5, #40]	; 0x28
   21ecc:	add	r1, r1, #1
   21ed0:	cmp	r1, r3
   21ed4:	str	r1, [sp, #4]
   21ed8:	ldreq	r3, [r0, #8]
   21edc:	orreq	r3, r3, #1
   21ee0:	streq	r3, [r0, #8]
   21ee4:	b	21ea0 <ftello64@plt+0xe14c>
   21ee8:	ldr	r0, [pc, #580]	; 22134 <ftello64@plt+0xe3e0>
   21eec:	bl	4eac0 <ftello64@plt+0x3ad6c>
   21ef0:	add	r1, sp, #28
   21ef4:	mov	r0, r4
   21ef8:	bl	182a0 <ftello64@plt+0x454c>
   21efc:	mov	r3, #0
   21f00:	str	r3, [r4]
   21f04:	str	r3, [r4, #4]
   21f08:	b	21cc8 <ftello64@plt+0xdf74>
   21f0c:	str	r0, [sp, #4]
   21f10:	ldr	r0, [sp, #20]
   21f14:	bl	3389c <ftello64@plt+0x1fb48>
   21f18:	cmp	fp, #0
   21f1c:	ldr	r3, [sp, #4]
   21f20:	beq	220f4 <ftello64@plt+0xe3a0>
   21f24:	ldr	r3, [sp, #16]
   21f28:	clz	r6, r3
   21f2c:	mov	r3, #0
   21f30:	lsr	r6, r6, #5
   21f34:	cmp	r6, #0
   21f38:	bne	21f94 <ftello64@plt+0xe240>
   21f3c:	ldr	r3, [sp, #16]
   21f40:	add	r1, sp, #28
   21f44:	mov	r0, r4
   21f48:	str	fp, [r3]
   21f4c:	bl	182a0 <ftello64@plt+0x454c>
   21f50:	ldr	r3, [sp, #40]	; 0x28
   21f54:	cmp	r3, #0
   21f58:	bne	21fc4 <ftello64@plt+0xe270>
   21f5c:	mov	r0, r4
   21f60:	str	r3, [sp, #4]
   21f64:	bl	13448 <gcry_free@plt>
   21f68:	ldr	r0, [sp, #12]
   21f6c:	bl	55bd8 <ftello64@plt+0x41e84>
   21f70:	ldr	r3, [sp, #4]
   21f74:	ldr	r2, [pc, #428]	; 22128 <ftello64@plt+0xe3d4>
   21f78:	ldr	r1, [sp, #52]	; 0x34
   21f7c:	mov	r0, r3
   21f80:	ldr	r2, [r2]
   21f84:	cmp	r1, r2
   21f88:	bne	22124 <ftello64@plt+0xe3d0>
   21f8c:	add	sp, sp, #60	; 0x3c
   21f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f94:	mov	r0, fp
   21f98:	str	r3, [sp, #4]
   21f9c:	bl	24498 <ftello64@plt+0x10744>
   21fa0:	add	r1, sp, #28
   21fa4:	mov	r0, r4
   21fa8:	bl	182a0 <ftello64@plt+0x454c>
   21fac:	ldr	r2, [sp, #40]	; 0x28
   21fb0:	ldr	r3, [sp, #4]
   21fb4:	cmp	r2, #0
   21fb8:	uxth	r6, r3
   21fbc:	beq	21fd4 <ftello64@plt+0xe280>
   21fc0:	mov	r7, r3
   21fc4:	add	r1, sp, #28
   21fc8:	mov	r0, #0
   21fcc:	bl	182a0 <ftello64@plt+0x454c>
   21fd0:	mov	r3, r7
   21fd4:	mov	r0, r4
   21fd8:	str	r3, [sp, #4]
   21fdc:	bl	13448 <gcry_free@plt>
   21fe0:	ldr	r0, [sp, #12]
   21fe4:	bl	55bd8 <ftello64@plt+0x41e84>
   21fe8:	cmp	r6, #34	; 0x22
   21fec:	ldr	r3, [sp, #4]
   21ff0:	streq	r3, [r5, #16]
   21ff4:	b	21f74 <ftello64@plt+0xe220>
   21ff8:	ldr	r1, [r5, #24]
   21ffc:	ldr	r0, [pc, #308]	; 22138 <ftello64@plt+0xe3e4>
   22000:	add	r1, r1, #20
   22004:	bl	4eb24 <ftello64@plt+0x3add0>
   22008:	ldr	r0, [sp, #12]
   2200c:	bl	55bd8 <ftello64@plt+0x41e84>
   22010:	mov	r3, #13
   22014:	b	21f74 <ftello64@plt+0xe220>
   22018:	cmp	r6, #0
   2201c:	ldr	r1, [sp, #16]
   22020:	clz	r6, r1
   22024:	lsr	r6, r6, #5
   22028:	moveq	r6, #1
   2202c:	movne	r3, #0
   22030:	subne	r2, r2, #1
   22034:	strne	r2, [r5, #48]	; 0x30
   22038:	ldr	r0, [sp, #20]
   2203c:	str	r3, [sp, #4]
   22040:	bl	3389c <ftello64@plt+0x1fb48>
   22044:	ldr	r3, [sp, #4]
   22048:	b	21f34 <ftello64@plt+0xe1e0>
   2204c:	bl	13b50 <gpg_strerror@plt>
   22050:	mov	r1, r0
   22054:	ldr	r0, [pc, #224]	; 2213c <ftello64@plt+0xe3e8>
   22058:	bl	4eb24 <ftello64@plt+0x3add0>
   2205c:	ldr	r0, [sp, #20]
   22060:	bl	3389c <ftello64@plt+0x1fb48>
   22064:	mov	r0, fp
   22068:	bl	24498 <ftello64@plt+0x10744>
   2206c:	add	r1, sp, #28
   22070:	mov	r0, r4
   22074:	bl	182a0 <ftello64@plt+0x454c>
   22078:	ldr	r3, [sp, #40]	; 0x28
   2207c:	cmp	r3, #0
   22080:	bne	220e0 <ftello64@plt+0xe38c>
   22084:	mov	r0, r4
   22088:	bl	13448 <gcry_free@plt>
   2208c:	ldr	r0, [sp, #12]
   22090:	bl	55bd8 <ftello64@plt+0x41e84>
   22094:	mov	r3, #34	; 0x22
   22098:	str	r3, [r5, #16]
   2209c:	b	21f74 <ftello64@plt+0xe220>
   220a0:	mov	r2, #5
   220a4:	ldr	r1, [pc, #148]	; 22140 <ftello64@plt+0xe3ec>
   220a8:	bl	13484 <dcgettext@plt>
   220ac:	ldr	r1, [r5, #24]
   220b0:	mov	r3, #13
   220b4:	add	r1, r1, #20
   220b8:	str	r3, [sp, #4]
   220bc:	bl	4eb24 <ftello64@plt+0x3add0>
   220c0:	ldr	r3, [sp, #4]
   220c4:	b	21f74 <ftello64@plt+0xe220>
   220c8:	sub	r2, r2, #1
   220cc:	str	r2, [r5, #48]	; 0x30
   220d0:	ldr	r2, [sp, #16]
   220d4:	clz	r6, r2
   220d8:	lsr	r6, r6, #5
   220dc:	b	22038 <ftello64@plt+0xe2e4>
   220e0:	mov	r7, #34	; 0x22
   220e4:	mov	r6, r7
   220e8:	b	21fc4 <ftello64@plt+0xe270>
   220ec:	mvn	r3, #0
   220f0:	b	21f74 <ftello64@plt+0xe220>
   220f4:	mov	r0, fp
   220f8:	str	r3, [sp, #4]
   220fc:	bl	24498 <ftello64@plt+0x10744>
   22100:	add	r1, sp, #28
   22104:	mov	r0, r4
   22108:	bl	182a0 <ftello64@plt+0x454c>
   2210c:	ldr	r2, [sp, #40]	; 0x28
   22110:	ldr	r3, [sp, #4]
   22114:	cmp	r2, #0
   22118:	beq	21f5c <ftello64@plt+0xe208>
   2211c:	ldr	r6, [pc, #32]	; 22144 <ftello64@plt+0xe3f0>
   22120:	b	21fc0 <ftello64@plt+0xe26c>
   22124:	bl	134b4 <__stack_chk_fail@plt>
   22128:	andeq	r6, r7, r8, ror #19
   2212c:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   22130:	andeq	sp, r5, r8, lsl #23
   22134:	muleq	r5, r0, ip
   22138:	andeq	sp, r5, r4, asr ip
   2213c:	andeq	sp, r5, r8, ror #24
   22140:	andeq	sp, r5, r0, asr #24
   22144:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   22148:	ldr	r3, [r0, #24]
   2214c:	push	{r4, r5, r6, lr}
   22150:	cmp	r3, #0
   22154:	sub	sp, sp, #16
   22158:	beq	2223c <ftello64@plt+0xe4e8>
   2215c:	ldr	r3, [r3, #4]
   22160:	cmp	r3, #0
   22164:	bne	22208 <ftello64@plt+0xe4b4>
   22168:	mov	r6, r1
   2216c:	ldr	r1, [r0, #48]	; 0x30
   22170:	mov	r4, r0
   22174:	cmp	r1, #0
   22178:	bne	22194 <ftello64@plt+0xe440>
   2217c:	bl	21c14 <ftello64@plt+0xdec0>
   22180:	subs	r5, r0, #0
   22184:	bne	22218 <ftello64@plt+0xe4c4>
   22188:	ldr	r3, [r4, #48]	; 0x30
   2218c:	cmp	r3, #0
   22190:	beq	2222c <ftello64@plt+0xe4d8>
   22194:	ldr	r0, [r4, #8]
   22198:	bl	55bd8 <ftello64@plt+0x41e84>
   2219c:	ldrd	r2, [r4, #32]
   221a0:	ldr	r1, [r4, #24]
   221a4:	ldr	r0, [r4, #48]	; 0x30
   221a8:	strd	r2, [sp]
   221ac:	mov	r3, #0
   221b0:	str	r0, [sp, #8]
   221b4:	add	r1, r1, #20
   221b8:	str	r3, [r4, #8]
   221bc:	mov	r2, r6
   221c0:	mov	r0, #3
   221c4:	bl	2130c <ftello64@plt+0xd5b8>
   221c8:	subs	r5, r0, #0
   221cc:	bne	221fc <ftello64@plt+0xe4a8>
   221d0:	ldr	r3, [pc, #108]	; 22244 <ftello64@plt+0xe4f0>
   221d4:	ldr	r0, [r3, #8]
   221d8:	cmp	r0, #0
   221dc:	beq	221e8 <ftello64@plt+0xe494>
   221e0:	mov	r1, r6
   221e4:	bl	211a8 <ftello64@plt+0xd454>
   221e8:	mov	r0, #0
   221ec:	mov	r1, #0
   221f0:	mov	r3, #0
   221f4:	strd	r0, [r4, #32]
   221f8:	str	r3, [r4, #24]
   221fc:	mov	r0, r5
   22200:	add	sp, sp, #16
   22204:	pop	{r4, r5, r6, pc}
   22208:	ldr	r5, [pc, #56]	; 22248 <ftello64@plt+0xe4f4>
   2220c:	mov	r0, r5
   22210:	add	sp, sp, #16
   22214:	pop	{r4, r5, r6, pc}
   22218:	bl	13b50 <gpg_strerror@plt>
   2221c:	mov	r1, r0
   22220:	ldr	r0, [pc, #36]	; 2224c <ftello64@plt+0xe4f8>
   22224:	bl	4eb24 <ftello64@plt+0x3add0>
   22228:	b	221fc <ftello64@plt+0xe4a8>
   2222c:	ldr	r2, [pc, #28]	; 22250 <ftello64@plt+0xe4fc>
   22230:	ldr	r1, [pc, #28]	; 22254 <ftello64@plt+0xe500>
   22234:	ldr	r0, [pc, #28]	; 22258 <ftello64@plt+0xe504>
   22238:	bl	4ee84 <ftello64@plt+0x3b130>
   2223c:	mvn	r5, #0
   22240:	b	221fc <ftello64@plt+0xe4a8>
   22244:	andeq	r7, r7, ip, lsr #16
   22248:	andeq	r8, r0, #1
   2224c:			; <UNDEFINED> instruction: 0x0005dcb8
   22250:	andeq	sp, r5, ip, lsr r9
   22254:	andeq	r0, r0, r5, lsr #4
   22258:	andeq	sp, r5, r8, lsl #23
   2225c:	push	{r4, r5, r6, r8, r9, lr}
   22260:	subs	r5, r0, #0
   22264:	sub	sp, sp, #16
   22268:	beq	22304 <ftello64@plt+0xe5b0>
   2226c:	ldr	r3, [r5, #24]
   22270:	cmp	r3, #0
   22274:	beq	222e8 <ftello64@plt+0xe594>
   22278:	ldr	r2, [r3, #4]
   2227c:	add	r4, r3, #20
   22280:	cmp	r2, #0
   22284:	bne	22314 <ftello64@plt+0xe5c0>
   22288:	ldr	r0, [r5, #8]
   2228c:	mov	r8, #0
   22290:	mov	r9, #0
   22294:	mov	r6, r1
   22298:	bl	55bd8 <ftello64@plt+0x41e84>
   2229c:	mov	r3, #0
   222a0:	str	r3, [r5, #8]
   222a4:	mov	r1, r4
   222a8:	str	r3, [sp, #8]
   222ac:	strd	r8, [sp]
   222b0:	mov	r2, r6
   222b4:	mov	r0, #1
   222b8:	bl	2130c <ftello64@plt+0xd5b8>
   222bc:	subs	r4, r0, #0
   222c0:	bne	222dc <ftello64@plt+0xe588>
   222c4:	ldr	r3, [pc, #88]	; 22324 <ftello64@plt+0xe5d0>
   222c8:	ldr	r0, [r3, #8]
   222cc:	cmp	r0, #0
   222d0:	beq	222dc <ftello64@plt+0xe588>
   222d4:	mov	r1, r6
   222d8:	bl	211a8 <ftello64@plt+0xd454>
   222dc:	mov	r0, r4
   222e0:	add	sp, sp, #16
   222e4:	pop	{r4, r5, r6, r8, r9, pc}
   222e8:	ldr	r3, [r5, #4]
   222ec:	cmp	r3, #0
   222f0:	bne	22278 <ftello64@plt+0xe524>
   222f4:	ldr	r3, [r5]
   222f8:	cmp	r3, #0
   222fc:	addne	r4, r3, #20
   22300:	bne	22288 <ftello64@plt+0xe534>
   22304:	mov	r4, #1
   22308:	mov	r0, r4
   2230c:	add	sp, sp, #16
   22310:	pop	{r4, r5, r6, r8, r9, pc}
   22314:	ldr	r4, [pc, #12]	; 22328 <ftello64@plt+0xe5d4>
   22318:	mov	r0, r4
   2231c:	add	sp, sp, #16
   22320:	pop	{r4, r5, r6, r8, r9, pc}
   22324:	andeq	r7, r7, ip, lsr #16
   22328:	andeq	r8, r0, #1
   2232c:	ldr	r3, [r0, #24]
   22330:	push	{r4, r5, r6, r7, lr}
   22334:	cmp	r3, #0
   22338:	sub	sp, sp, #20
   2233c:	beq	223f8 <ftello64@plt+0xe6a4>
   22340:	ldr	r3, [r3, #4]
   22344:	cmp	r3, #0
   22348:	bne	223c4 <ftello64@plt+0xe670>
   2234c:	ldr	r1, [r0, #48]	; 0x30
   22350:	mov	r4, r0
   22354:	cmp	r1, #0
   22358:	bne	22374 <ftello64@plt+0xe620>
   2235c:	bl	21c14 <ftello64@plt+0xdec0>
   22360:	subs	r5, r0, #0
   22364:	bne	223d4 <ftello64@plt+0xe680>
   22368:	ldr	r3, [r4, #48]	; 0x30
   2236c:	cmp	r3, #0
   22370:	beq	223e8 <ftello64@plt+0xe694>
   22374:	ldr	r0, [r4, #8]
   22378:	bl	55bd8 <ftello64@plt+0x41e84>
   2237c:	ldrd	r6, [r4, #32]
   22380:	ldr	r1, [r4, #24]
   22384:	ldr	r3, [r4, #48]	; 0x30
   22388:	mov	r2, #0
   2238c:	strd	r6, [sp]
   22390:	str	r3, [sp, #8]
   22394:	add	r1, r1, #20
   22398:	str	r2, [r4, #8]
   2239c:	mov	r0, #2
   223a0:	bl	2130c <ftello64@plt+0xd5b8>
   223a4:	subs	r5, r0, #0
   223a8:	moveq	r2, #0
   223ac:	moveq	r3, #0
   223b0:	streq	r5, [r4, #24]
   223b4:	strdeq	r2, [r4, #32]
   223b8:	mov	r0, r5
   223bc:	add	sp, sp, #20
   223c0:	pop	{r4, r5, r6, r7, pc}
   223c4:	ldr	r5, [pc, #52]	; 22400 <ftello64@plt+0xe6ac>
   223c8:	mov	r0, r5
   223cc:	add	sp, sp, #20
   223d0:	pop	{r4, r5, r6, r7, pc}
   223d4:	bl	13b50 <gpg_strerror@plt>
   223d8:	mov	r1, r0
   223dc:	ldr	r0, [pc, #32]	; 22404 <ftello64@plt+0xe6b0>
   223e0:	bl	4eb24 <ftello64@plt+0x3add0>
   223e4:	b	223b8 <ftello64@plt+0xe664>
   223e8:	ldr	r2, [pc, #24]	; 22408 <ftello64@plt+0xe6b4>
   223ec:	mov	r1, #636	; 0x27c
   223f0:	ldr	r0, [pc, #20]	; 2240c <ftello64@plt+0xe6b8>
   223f4:	bl	4ee84 <ftello64@plt+0x3b130>
   223f8:	mvn	r5, #0
   223fc:	b	223b8 <ftello64@plt+0xe664>
   22400:	andeq	r8, r0, #1
   22404:			; <UNDEFINED> instruction: 0x0005dcb8
   22408:	andeq	sp, r5, r4, asr r9
   2240c:	andeq	sp, r5, r8, lsl #23
   22410:	push	{r4, lr}
   22414:	subs	r4, r0, #0
   22418:	beq	2246c <ftello64@plt+0xe718>
   2241c:	ldr	r0, [r4, #8]
   22420:	bl	55bd8 <ftello64@plt+0x41e84>
   22424:	ldr	r3, [r4, #4]
   22428:	mov	r0, #0
   2242c:	mov	r1, #0
   22430:	mov	r2, #0
   22434:	cmp	r3, #0
   22438:	strd	r0, [r4, #32]
   2243c:	str	r2, [r4, #8]
   22440:	str	r2, [r4, #12]
   22444:	str	r2, [r4, #16]
   22448:	str	r2, [r4, #24]
   2244c:	beq	22460 <ftello64@plt+0xe70c>
   22450:	add	r3, r3, #20
   22454:	mov	r0, r2
   22458:	mov	r1, #2
   2245c:	bl	56030 <ftello64@plt+0x422dc>
   22460:	mov	r0, #0
   22464:	str	r0, [r4, #4]
   22468:	pop	{r4, pc}
   2246c:	ldr	r3, [pc, #12]	; 22480 <ftello64@plt+0xe72c>
   22470:	ldr	r2, [pc, #12]	; 22484 <ftello64@plt+0xe730>
   22474:	ldr	r1, [pc, #12]	; 22488 <ftello64@plt+0xe734>
   22478:	ldr	r0, [pc, #12]	; 2248c <ftello64@plt+0xe738>
   2247c:	bl	4eeac <ftello64@plt+0x3b158>
   22480:	andeq	sp, r5, ip, ror #18
   22484:	muleq	r0, fp, r2
   22488:	andeq	sp, r5, r8, lsl #23
   2248c:	muleq	r5, r8, sp
   22490:	subs	ip, r2, #0
   22494:	ldr	r2, [pc, #4068]	; 23480 <ftello64@plt+0xf72c>
   22498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2249c:	sub	sp, sp, #180	; 0xb4
   224a0:	ldr	r2, [r2]
   224a4:	str	ip, [sp, #28]
   224a8:	str	r0, [sp, #24]
   224ac:	str	r1, [sp, #56]	; 0x38
   224b0:	str	r3, [sp, #92]	; 0x5c
   224b4:	str	r2, [sp, #172]	; 0xac
   224b8:	beq	22ffc <ftello64@plt+0xf2a8>
   224bc:	add	r6, ip, ip, lsl #1
   224c0:	mov	r7, #0
   224c4:	mov	r5, r1
   224c8:	add	r6, r1, r6, lsl #4
   224cc:	mov	r8, r7
   224d0:	mov	r4, r7
   224d4:	mov	r9, r7
   224d8:	str	r7, [sp, #40]	; 0x28
   224dc:	ldr	r3, [r5]
   224e0:	sub	r3, r3, #1
   224e4:	cmp	r3, #16
   224e8:	ldrls	pc, [pc, r3, lsl #2]
   224ec:	b	2253c <ftello64@plt+0xe7e8>
   224f0:	andeq	r2, r2, r8, lsr r6
   224f4:	andeq	r2, r2, r8, lsr r6
   224f8:	andeq	r2, r2, r8, lsr r6
   224fc:	andeq	r2, r2, r8, lsr r6
   22500:	andeq	r2, r2, r8, lsr r6
   22504:	andeq	r2, r2, ip, lsr #12
   22508:	andeq	r2, r2, r4, lsr #12
   2250c:	andeq	r2, r2, r4, lsr #12
   22510:	andeq	r2, r2, r8, lsl r6
   22514:	andeq	r2, r2, r8, lsl r6
   22518:	andeq	r2, r2, r8, lsl r6
   2251c:	andeq	r2, r2, ip, lsr r5
   22520:	andeq	r2, r2, ip, lsr r5
   22524:	andeq	r2, r2, ip, lsr r5
   22528:	andeq	r2, r2, ip, lsr r5
   2252c:	andeq	r2, r2, ip, lsr r5
   22530:	andeq	r2, r2, r4, lsr r5
   22534:	ldr	r0, [sp, #24]
   22538:	bl	22410 <ftello64@plt+0xe6bc>
   2253c:	ldr	r3, [r5, #4]
   22540:	add	r5, r5, #48	; 0x30
   22544:	cmp	r3, #0
   22548:	movne	r7, #1
   2254c:	movne	r8, r7
   22550:	cmp	r5, r6
   22554:	bne	224dc <ftello64@plt+0xe788>
   22558:	str	r9, [sp, #36]	; 0x24
   2255c:	str	r8, [sp, #48]	; 0x30
   22560:	str	r7, [sp, #84]	; 0x54
   22564:	ldr	r3, [pc, #3864]	; 23484 <ftello64@plt+0xf730>
   22568:	ldr	r3, [r3, #8]
   2256c:	tst	r3, #8192	; 0x2000
   22570:	bne	22c14 <ftello64@plt+0xeec0>
   22574:	ldr	r3, [sp, #24]
   22578:	ldr	r2, [r3, #16]
   2257c:	cmp	r2, #0
   22580:	str	r2, [sp, #20]
   22584:	beq	225b4 <ftello64@plt+0xe860>
   22588:	ldr	r3, [pc, #3828]	; 23484 <ftello64@plt+0xf730>
   2258c:	uxth	r2, r2
   22590:	cmp	r2, #222	; 0xde
   22594:	ldr	r3, [r3, #8]
   22598:	and	r3, r3, #8192	; 0x2000
   2259c:	bne	22820 <ftello64@plt+0xeacc>
   225a0:	cmp	r3, #0
   225a4:	bne	22d48 <ftello64@plt+0xeff4>
   225a8:	ldr	r2, [sp, #24]
   225ac:	mov	r3, #0
   225b0:	str	r3, [r2, #16]
   225b4:	ldr	r2, [sp, #24]
   225b8:	ldr	r3, [r2, #4]
   225bc:	ldr	r5, [r2, #12]
   225c0:	cmp	r3, #0
   225c4:	beq	22e88 <ftello64@plt+0xf134>
   225c8:	cmp	r5, #0
   225cc:	beq	22640 <ftello64@plt+0xe8ec>
   225d0:	ldr	r3, [pc, #3756]	; 23484 <ftello64@plt+0xf730>
   225d4:	ldr	r3, [r3, #8]
   225d8:	tst	r3, #8192	; 0x2000
   225dc:	bne	233d0 <ftello64@plt+0xf67c>
   225e0:	ldr	r4, [sp, #24]
   225e4:	ldr	r0, [r4, #8]
   225e8:	bl	55bd8 <ftello64@plt+0x41e84>
   225ec:	ldr	r3, [pc, #3728]	; 23484 <ftello64@plt+0xf730>
   225f0:	mov	r2, #0
   225f4:	mov	r1, #1
   225f8:	ldr	r3, [r3, #8]
   225fc:	str	r2, [r4, #8]
   22600:	str	r2, [r4, #4]
   22604:	mvn	r2, #0
   22608:	and	r3, r3, #8192	; 0x2000
   2260c:	str	r1, [r4, #12]
   22610:	str	r2, [sp, #20]
   22614:	b	22834 <ftello64@plt+0xeae0>
   22618:	mov	r3, #1
   2261c:	str	r3, [sp, #40]	; 0x28
   22620:	b	2253c <ftello64@plt+0xe7e8>
   22624:	mov	r8, #1
   22628:	b	2253c <ftello64@plt+0xe7e8>
   2262c:	mov	r4, #1
   22630:	mov	r9, r4
   22634:	b	2253c <ftello64@plt+0xe7e8>
   22638:	mov	r9, #1
   2263c:	b	2253c <ftello64@plt+0xe7e8>
   22640:	ldr	r3, [r2, #8]
   22644:	cmp	r3, #0
   22648:	beq	22d8c <ftello64@plt+0xf038>
   2264c:	ldr	r3, [pc, #3636]	; 23488 <ftello64@plt+0xf734>
   22650:	ldr	r3, [r3, #8]
   22654:	cmp	r3, #0
   22658:	str	r3, [sp, #60]	; 0x3c
   2265c:	beq	22e4c <ftello64@plt+0xf0f8>
   22660:	ldr	r3, [pc, #3616]	; 23488 <ftello64@plt+0xf734>
   22664:	ldr	r3, [r3, #12]
   22668:	cmp	r3, #0
   2266c:	bne	22c44 <ftello64@plt+0xeef0>
   22670:	ldr	r3, [pc, #3596]	; 23484 <ftello64@plt+0xf730>
   22674:	ldr	r3, [r3, #8]
   22678:	tst	r3, #8192	; 0x2000
   2267c:	moveq	r3, #1
   22680:	streq	r3, [sp, #48]	; 0x30
   22684:	bne	22dc8 <ftello64@plt+0xf074>
   22688:	cmp	r4, #0
   2268c:	beq	22718 <ftello64@plt+0xe9c4>
   22690:	ldr	r0, [pc, #3572]	; 2348c <ftello64@plt+0xf738>
   22694:	bl	4ec70 <ftello64@plt+0x3af1c>
   22698:	ldr	r3, [sp, #28]
   2269c:	cmp	r3, #0
   226a0:	beq	2320c <ftello64@plt+0xf4b8>
   226a4:	ldr	r3, [sp, #56]	; 0x38
   226a8:	ldr	r0, [sp, #28]
   226ac:	add	r2, r3, #20
   226b0:	mov	r1, #0
   226b4:	ldr	r3, [r2, #-20]	; 0xffffffec
   226b8:	add	r1, r1, #1
   226bc:	cmp	r3, #6
   226c0:	movne	r3, #1
   226c4:	ldreq	r4, [r2]
   226c8:	clzeq	r3, r4
   226cc:	lsreq	r3, r3, #5
   226d0:	movne	r4, #0
   226d4:	cmp	r0, r1
   226d8:	movls	r3, #0
   226dc:	andhi	r3, r3, #1
   226e0:	cmp	r3, #0
   226e4:	add	r2, r2, #48	; 0x30
   226e8:	bne	226b4 <ftello64@plt+0xe960>
   226ec:	cmp	r4, #0
   226f0:	beq	2320c <ftello64@plt+0xf4b8>
   226f4:	ldr	r3, [sp, #24]
   226f8:	ldr	r5, [r3, #88]	; 0x58
   226fc:	cmp	r5, #0
   22700:	beq	22cc8 <ftello64@plt+0xef74>
   22704:	mov	r1, r4
   22708:	mov	r0, r5
   2270c:	bl	1328c <strcmp@plt>
   22710:	cmp	r0, #0
   22714:	bne	22cc8 <ftello64@plt+0xef74>
   22718:	mov	r4, #0
   2271c:	mov	r0, r4
   22720:	str	r4, [sp, #112]	; 0x70
   22724:	str	r4, [sp, #116]	; 0x74
   22728:	bl	3389c <ftello64@plt+0x1fb48>
   2272c:	ldr	r3, [sp, #24]
   22730:	str	r4, [r3, #24]
   22734:	str	r0, [sp, #88]	; 0x58
   22738:	ldr	r0, [r3, #8]
   2273c:	bl	577bc <ftello64@plt+0x43a68>
   22740:	ldr	r3, [pc, #3388]	; 23484 <ftello64@plt+0xf730>
   22744:	ldr	r3, [r3, #8]
   22748:	tst	r3, #8192	; 0x2000
   2274c:	strd	r0, [sp, #72]	; 0x48
   22750:	beq	22770 <ftello64@plt+0xea1c>
   22754:	ldr	r3, [pc, #3380]	; 23490 <ftello64@plt+0xf73c>
   22758:	orrs	r1, r0, r1
   2275c:	ldr	r2, [pc, #3376]	; 23494 <ftello64@plt+0xf740>
   22760:	ldr	r1, [pc, #3376]	; 23498 <ftello64@plt+0xf744>
   22764:	movne	r2, r3
   22768:	ldr	r0, [pc, #3372]	; 2349c <ftello64@plt+0xf748>
   2276c:	bl	4ec70 <ftello64@plt+0x3af1c>
   22770:	ldr	r2, [sp, #24]
   22774:	ldr	r6, [pc, #3364]	; 234a0 <ftello64@plt+0xf74c>
   22778:	mov	r0, #0
   2277c:	ldr	r2, [r2, #8]
   22780:	mov	r1, #0
   22784:	mov	r4, #1
   22788:	mov	r3, #0
   2278c:	str	r3, [sp, #80]	; 0x50
   22790:	str	r3, [sp, #44]	; 0x2c
   22794:	strd	r0, [sp, #64]	; 0x40
   22798:	str	r3, [sp, #124]	; 0x7c
   2279c:	str	r3, [sp, #128]	; 0x80
   227a0:	str	r3, [sp, #132]	; 0x84
   227a4:	str	r3, [sp, #136]	; 0x88
   227a8:	str	r3, [sp, #140]	; 0x8c
   227ac:	str	r2, [sp, #120]	; 0x78
   227b0:	ldr	r3, [pc, #3308]	; 234a4 <ftello64@plt+0xf750>
   227b4:	ldr	r2, [pc, #3424]	; 2351c <ftello64@plt+0xf7c8>
   227b8:	add	r1, sp, #112	; 0x70
   227bc:	add	r0, sp, #120	; 0x78
   227c0:	strd	r2, [sp]
   227c4:	ldr	r3, [sp, #36]	; 0x24
   227c8:	add	r2, sp, #104	; 0x68
   227cc:	bl	38724 <ftello64@plt+0x249d0>
   227d0:	ldr	r3, [sp, #216]	; 0xd8
   227d4:	cmp	r3, #0
   227d8:	str	r0, [sp, #20]
   227dc:	beq	227ec <ftello64@plt+0xea98>
   227e0:	uxth	r3, r0
   227e4:	cmp	r3, #222	; 0xde
   227e8:	beq	22810 <ftello64@plt+0xeabc>
   227ec:	ldr	r1, [sp, #20]
   227f0:	cmp	r1, #0
   227f4:	bne	22f34 <ftello64@plt+0xf1e0>
   227f8:	ldr	r3, [sp, #112]	; 0x70
   227fc:	sub	r2, r3, #5
   22800:	cmp	r2, #1
   22804:	bls	2285c <ftello64@plt+0xeb08>
   22808:	cmp	r4, #0
   2280c:	beq	22bd4 <ftello64@plt+0xee80>
   22810:	add	r1, sp, #120	; 0x78
   22814:	add	r0, sp, #112	; 0x70
   22818:	bl	182a0 <ftello64@plt+0x454c>
   2281c:	b	227b0 <ftello64@plt+0xea5c>
   22820:	cmp	r3, #0
   22824:	bne	22d58 <ftello64@plt+0xf004>
   22828:	ldr	r3, [pc, #3156]	; 23484 <ftello64@plt+0xf730>
   2282c:	ldr	r3, [r3, #8]
   22830:	and	r3, r3, #8192	; 0x2000
   22834:	cmp	r3, #0
   22838:	bne	22d24 <ftello64@plt+0xefd0>
   2283c:	ldr	r3, [pc, #3132]	; 23480 <ftello64@plt+0xf72c>
   22840:	ldr	r2, [sp, #172]	; 0xac
   22844:	ldr	r0, [sp, #20]
   22848:	ldr	r3, [r3]
   2284c:	cmp	r2, r3
   22850:	bne	23530 <ftello64@plt+0xf7dc>
   22854:	add	sp, sp, #180	; 0xb4
   22858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2285c:	ldrd	r2, [sp, #104]	; 0x68
   22860:	str	r1, [sp, #80]	; 0x50
   22864:	strd	r2, [sp, #64]	; 0x40
   22868:	mov	r3, #1
   2286c:	str	r3, [sp, #44]	; 0x2c
   22870:	ldr	r3, [sp, #40]	; 0x28
   22874:	cmp	r3, #0
   22878:	ldr	r3, [sp, #116]	; 0x74
   2287c:	str	r3, [sp, #32]
   22880:	bne	22c84 <ftello64@plt+0xef30>
   22884:	ldr	r3, [sp, #48]	; 0x30
   22888:	cmp	r3, #0
   2288c:	bne	22bf0 <ftello64@plt+0xee9c>
   22890:	ldr	r3, [sp, #60]	; 0x3c
   22894:	cmp	r3, #0
   22898:	beq	22c08 <ftello64@plt+0xeeb4>
   2289c:	ldrd	r2, [sp, #72]	; 0x48
   228a0:	mov	r1, r2
   228a4:	orrs	r3, r1, r3
   228a8:	ldr	r3, [pc, #3032]	; 23488 <ftello64@plt+0xf734>
   228ac:	ldr	r2, [r3, #12]
   228b0:	moveq	r3, #1
   228b4:	movne	r3, #0
   228b8:	cmp	r2, #0
   228bc:	movne	r3, #0
   228c0:	cmp	r3, #0
   228c4:	bne	22e6c <ftello64@plt+0xf118>
   228c8:	str	r3, [sp, #52]	; 0x34
   228cc:	ldr	r3, [sp, #28]
   228d0:	cmp	r3, #0
   228d4:	beq	2296c <ftello64@plt+0xec18>
   228d8:	ldr	r3, [sp, #56]	; 0x38
   228dc:	add	r7, r3, #20
   228e0:	mov	r3, #0
   228e4:	str	r3, [sp, #16]
   228e8:	ldr	r3, [r7, #-20]	; 0xffffffec
   228ec:	cmp	r3, #18
   228f0:	ldrls	pc, [pc, r3, lsl #2]
   228f4:	b	22b90 <ftello64@plt+0xee3c>
   228f8:	andeq	r3, r2, ip, ror #3
   228fc:	muleq	r2, r8, sl
   22900:	muleq	r2, r8, sl
   22904:	muleq	r2, r8, sl
   22908:	muleq	r2, r8, sl
   2290c:	muleq	r2, r8, sl
   22910:	muleq	r2, r8, sl
   22914:	andeq	r2, r2, r0, ror fp
   22918:	andeq	r2, r2, r0, asr fp
   2291c:	andeq	r2, r2, r4, lsl #21
   22920:	andeq	r2, r2, r0, lsl #19
   22924:	andeq	r2, r2, r0, lsl #19
   22928:	muleq	r2, r0, fp
   2292c:	muleq	r2, r0, fp
   22930:	muleq	r2, r0, fp
   22934:	muleq	r2, r0, fp
   22938:	muleq	r2, r0, fp
   2293c:	andeq	r2, r2, r4, asr #18
   22940:	andeq	r2, r2, r4, asr #18
   22944:	ldr	r3, [sp, #32]
   22948:	cmp	r3, #0
   2294c:	bne	229a4 <ftello64@plt+0xec50>
   22950:	ldr	r3, [sp, #16]
   22954:	ldr	r2, [sp, #28]
   22958:	add	r3, r3, #1
   2295c:	cmp	r2, r3
   22960:	str	r3, [sp, #16]
   22964:	add	r7, r7, #48	; 0x30
   22968:	bne	228e8 <ftello64@plt+0xeb94>
   2296c:	add	r1, sp, #120	; 0x78
   22970:	add	r0, sp, #112	; 0x70
   22974:	bl	182a0 <ftello64@plt+0x454c>
   22978:	mov	r4, #0
   2297c:	b	227b0 <ftello64@plt+0xea5c>
   22980:	ldr	r3, [sp, #32]
   22984:	cmp	r3, #0
   22988:	beq	22950 <ftello64@plt+0xebfc>
   2298c:	mov	r2, #20
   22990:	add	r1, sp, #152	; 0x98
   22994:	mov	r0, r7
   22998:	bl	13454 <memcmp@plt>
   2299c:	cmp	r0, #0
   229a0:	bne	22950 <ftello64@plt+0xebfc>
   229a4:	ldr	r3, [pc, #2776]	; 23484 <ftello64@plt+0xf730>
   229a8:	ldr	r3, [r3, #8]
   229ac:	tst	r3, #8192	; 0x2000
   229b0:	bne	231b4 <ftello64@plt+0xf460>
   229b4:	ldr	r3, [sp, #92]	; 0x5c
   229b8:	cmp	r3, #0
   229bc:	ldrne	r2, [sp, #16]
   229c0:	strne	r2, [r3]
   229c4:	ldr	r3, [sp, #84]	; 0x54
   229c8:	cmp	r3, #0
   229cc:	beq	22a34 <ftello64@plt+0xece0>
   229d0:	ldr	r4, [sp, #56]	; 0x38
   229d4:	mov	r5, #0
   229d8:	ldr	r8, [sp, #80]	; 0x50
   229dc:	ldr	r7, [sp, #28]
   229e0:	b	229f4 <ftello64@plt+0xeca0>
   229e4:	add	r5, r5, #1
   229e8:	cmp	r7, r5
   229ec:	add	r4, r4, #48	; 0x30
   229f0:	beq	22a34 <ftello64@plt+0xece0>
   229f4:	ldr	r3, [r4, #4]
   229f8:	cmp	r3, #0
   229fc:	beq	229e4 <ftello64@plt+0xec90>
   22a00:	mov	r2, r8
   22a04:	add	r1, sp, #144	; 0x90
   22a08:	ldr	r0, [r4, #8]
   22a0c:	blx	r3
   22a10:	cmp	r0, #0
   22a14:	beq	229e4 <ftello64@plt+0xec90>
   22a18:	ldr	r3, [pc, #2660]	; 23484 <ftello64@plt+0xf730>
   22a1c:	ldr	r3, [r3, #8]
   22a20:	tst	r3, #8192	; 0x2000
   22a24:	bne	233ac <ftello64@plt+0xf658>
   22a28:	ldr	r3, [sp, #28]
   22a2c:	cmp	r3, r5
   22a30:	bne	2296c <ftello64@plt+0xec18>
   22a34:	ldr	r3, [pc, #2632]	; 23484 <ftello64@plt+0xf730>
   22a38:	ldr	r3, [r3, #8]
   22a3c:	tst	r3, #8192	; 0x2000
   22a40:	bne	23018 <ftello64@plt+0xf2c4>
   22a44:	ldr	r3, [sp, #32]
   22a48:	ldr	r0, [sp, #52]	; 0x34
   22a4c:	ldr	r2, [sp, #24]
   22a50:	cmp	r3, #0
   22a54:	ldr	r1, [sp, #44]	; 0x2c
   22a58:	moveq	r1, #0
   22a5c:	cmp	r0, #0
   22a60:	ldr	r0, [sp, #80]	; 0x50
   22a64:	moveq	r0, #0
   22a68:	str	r1, [r2, #40]	; 0x28
   22a6c:	str	r0, [r2, #44]	; 0x2c
   22a70:	ldrd	r0, [sp, #64]	; 0x40
   22a74:	ldr	r3, [r2, #4]
   22a78:	strd	r0, [r2, #32]
   22a7c:	str	r3, [r2, #24]
   22a80:	b	22bb0 <ftello64@plt+0xee5c>
   22a84:	ldr	r3, [sp, #32]
   22a88:	cmp	r3, #0
   22a8c:	movne	r2, #16
   22a90:	bne	22990 <ftello64@plt+0xec3c>
   22a94:	b	22950 <ftello64@plt+0xebfc>
   22a98:	ldr	r2, [sp, #52]	; 0x34
   22a9c:	cmp	r2, #0
   22aa0:	beq	22950 <ftello64@plt+0xebfc>
   22aa4:	ldr	r2, [sp, #52]	; 0x34
   22aa8:	cmp	r3, #1
   22aac:	ldr	r8, [r7]
   22ab0:	ldr	r0, [r2, #4]
   22ab4:	add	r4, r2, #76	; 0x4c
   22ab8:	mov	r5, r0
   22abc:	beq	23028 <ftello64@plt+0xf2d4>
   22ac0:	cmp	r3, #2
   22ac4:	beq	231d0 <ftello64@plt+0xf47c>
   22ac8:	sub	r2, r3, #3
   22acc:	cmp	r2, #2
   22ad0:	bhi	23088 <ftello64@plt+0xf334>
   22ad4:	cmp	r0, #0
   22ad8:	beq	22950 <ftello64@plt+0xebfc>
   22adc:	ldr	r1, [sp, #52]	; 0x34
   22ae0:	ldrb	r2, [r1, #76]	; 0x4c
   22ae4:	cmp	r2, #60	; 0x3c
   22ae8:	beq	233c0 <ftello64@plt+0xf66c>
   22aec:	add	ip, r1, #77	; 0x4d
   22af0:	add	sl, r4, r0
   22af4:	mov	r1, #0
   22af8:	b	22b0c <ftello64@plt+0xedb8>
   22afc:	ldrb	r9, [ip], #1
   22b00:	cmp	r9, #60	; 0x3c
   22b04:	beq	23220 <ftello64@plt+0xf4cc>
   22b08:	mov	r1, lr
   22b0c:	cmp	sl, ip
   22b10:	mov	r2, ip
   22b14:	add	lr, r1, #1
   22b18:	bne	22afc <ftello64@plt+0xeda8>
   22b1c:	cmp	r0, lr
   22b20:	bne	22950 <ftello64@plt+0xebfc>
   22b24:	cmp	r3, #3
   22b28:	beq	232f0 <ftello64@plt+0xf59c>
   22b2c:	cmp	r3, #4
   22b30:	bne	22950 <ftello64@plt+0xebfc>
   22b34:	mov	r2, r8
   22b38:	mov	r1, r5
   22b3c:	mov	r0, r4
   22b40:	bl	49260 <ftello64@plt+0x3550c>
   22b44:	cmp	r0, #0
   22b48:	bne	229a4 <ftello64@plt+0xec50>
   22b4c:	b	22950 <ftello64@plt+0xebfc>
   22b50:	ldr	r3, [sp, #32]
   22b54:	cmp	r3, #0
   22b58:	beq	22950 <ftello64@plt+0xebfc>
   22b5c:	ldr	r2, [r7]
   22b60:	ldr	r3, [sp, #144]	; 0x90
   22b64:	cmp	r2, r3
   22b68:	bne	22950 <ftello64@plt+0xebfc>
   22b6c:	b	22b7c <ftello64@plt+0xee28>
   22b70:	ldr	r3, [sp, #32]
   22b74:	cmp	r3, #0
   22b78:	beq	22950 <ftello64@plt+0xebfc>
   22b7c:	ldr	r2, [r7, #4]
   22b80:	ldr	r3, [sp, #148]	; 0x94
   22b84:	cmp	r2, r3
   22b88:	bne	22950 <ftello64@plt+0xebfc>
   22b8c:	b	229a4 <ftello64@plt+0xec50>
   22b90:	mov	r3, #45	; 0x2d
   22b94:	str	r3, [sp, #20]
   22b98:	ldr	r3, [pc, #2276]	; 23484 <ftello64@plt+0xf730>
   22b9c:	ldr	r3, [r3, #8]
   22ba0:	tst	r3, #8192	; 0x2000
   22ba4:	bne	22de4 <ftello64@plt+0xf090>
   22ba8:	ldrd	r2, [sp, #20]
   22bac:	str	r2, [r3, #16]
   22bb0:	add	r0, sp, #112	; 0x70
   22bb4:	add	r1, sp, #120	; 0x78
   22bb8:	bl	182a0 <ftello64@plt+0x454c>
   22bbc:	ldr	r3, [sp, #132]	; 0x84
   22bc0:	cmp	r3, #0
   22bc4:	bne	22c74 <ftello64@plt+0xef20>
   22bc8:	ldr	r0, [sp, #88]	; 0x58
   22bcc:	bl	3389c <ftello64@plt+0x1fb48>
   22bd0:	b	2283c <ftello64@plt+0xeae8>
   22bd4:	cmp	r3, #14
   22bd8:	cmpne	r2, #2
   22bdc:	bhi	22f0c <ftello64@plt+0xf1b8>
   22be0:	ldr	r3, [sp, #44]	; 0x2c
   22be4:	add	r3, r3, #1
   22be8:	str	r3, [sp, #44]	; 0x2c
   22bec:	b	22870 <ftello64@plt+0xeb1c>
   22bf0:	add	r1, sp, #144	; 0x90
   22bf4:	ldr	r0, [sp, #32]
   22bf8:	bl	31330 <ftello64@plt+0x1d5dc>
   22bfc:	ldr	r3, [sp, #60]	; 0x3c
   22c00:	cmp	r3, #0
   22c04:	bne	2289c <ftello64@plt+0xeb48>
   22c08:	ldr	r3, [sp, #60]	; 0x3c
   22c0c:	str	r3, [sp, #52]	; 0x34
   22c10:	b	228cc <ftello64@plt+0xeb78>
   22c14:	ldr	r3, [sp, #84]	; 0x54
   22c18:	ldr	r2, [sp, #36]	; 0x24
   22c1c:	str	r3, [sp, #8]
   22c20:	ldr	r3, [sp, #40]	; 0x28
   22c24:	ldr	r1, [pc, #2156]	; 23498 <ftello64@plt+0xf744>
   22c28:	str	r3, [sp, #4]
   22c2c:	ldr	r3, [sp, #48]	; 0x30
   22c30:	ldr	r0, [pc, #2160]	; 234a8 <ftello64@plt+0xf754>
   22c34:	str	r3, [sp]
   22c38:	mov	r3, r4
   22c3c:	bl	4ec70 <ftello64@plt+0x3af1c>
   22c40:	b	22574 <ftello64@plt+0xe820>
   22c44:	ldr	r3, [sp, #28]
   22c48:	cmp	r3, #1
   22c4c:	bne	22688 <ftello64@plt+0xe934>
   22c50:	ldr	r3, [sp, #56]	; 0x38
   22c54:	ldr	r3, [r3]
   22c58:	cmp	r3, #8
   22c5c:	beq	23278 <ftello64@plt+0xf524>
   22c60:	cmp	r4, #0
   22c64:	beq	22718 <ftello64@plt+0xe9c4>
   22c68:	ldr	r0, [pc, #2076]	; 2348c <ftello64@plt+0xf738>
   22c6c:	bl	4ec70 <ftello64@plt+0x3af1c>
   22c70:	b	226a4 <ftello64@plt+0xe950>
   22c74:	add	r1, sp, #120	; 0x78
   22c78:	mov	r0, #0
   22c7c:	bl	182a0 <ftello64@plt+0x454c>
   22c80:	b	22bc8 <ftello64@plt+0xee74>
   22c84:	mov	r0, r3
   22c88:	add	r1, sp, #152	; 0x98
   22c8c:	add	r2, sp, #100	; 0x64
   22c90:	bl	31894 <ftello64@plt+0x1db40>
   22c94:	ldr	r3, [sp, #100]	; 0x64
   22c98:	cmp	r3, #19
   22c9c:	bhi	22884 <ftello64@plt+0xeb30>
   22ca0:	add	r2, sp, #152	; 0x98
   22ca4:	add	r3, r2, r3
   22ca8:	add	r1, sp, #172	; 0xac
   22cac:	mov	r2, #0
   22cb0:	strb	r2, [r3], #1
   22cb4:	cmp	r3, r1
   22cb8:	bne	22cb0 <ftello64@plt+0xef5c>
   22cbc:	mov	r3, #20
   22cc0:	str	r3, [sp, #100]	; 0x64
   22cc4:	b	22884 <ftello64@plt+0xeb30>
   22cc8:	mov	r0, r5
   22ccc:	bl	13448 <gcry_free@plt>
   22cd0:	ldr	r5, [sp, #24]
   22cd4:	ldr	r0, [r5, #92]	; 0x5c
   22cd8:	bl	13448 <gcry_free@plt>
   22cdc:	mov	r0, r4
   22ce0:	bl	139d0 <gcry_xstrdup@plt>
   22ce4:	str	r0, [r5, #88]	; 0x58
   22ce8:	mov	r0, r4
   22cec:	bl	13814 <strlen@plt>
   22cf0:	add	r0, r0, #1
   22cf4:	bl	131cc <gcry_xmalloc@plt>
   22cf8:	ldr	ip, [pc, #1952]	; 234a0 <ftello64@plt+0xf74c>
   22cfc:	mov	lr, #32
   22d00:	mov	r2, r0
   22d04:	ldrb	r3, [r4]
   22d08:	cmp	r3, #0
   22d0c:	bne	22e08 <ftello64@plt+0xf0b4>
   22d10:	ldr	r1, [sp, #24]
   22d14:	mov	r3, #0
   22d18:	strb	r3, [r2]
   22d1c:	str	r0, [r1, #92]	; 0x5c
   22d20:	b	22718 <ftello64@plt+0xe9c4>
   22d24:	ldr	r4, [sp, #20]
   22d28:	mov	r0, r4
   22d2c:	bl	13b50 <gpg_strerror@plt>
   22d30:	uxth	r3, r4
   22d34:	ldr	r1, [pc, #1884]	; 23498 <ftello64@plt+0xf744>
   22d38:	mov	r2, r0
   22d3c:	ldr	r0, [pc, #1896]	; 234ac <ftello64@plt+0xf758>
   22d40:	bl	4ec70 <ftello64@plt+0x3af1c>
   22d44:	b	2283c <ftello64@plt+0xeae8>
   22d48:	ldr	r1, [pc, #1888]	; 234b0 <ftello64@plt+0xf75c>
   22d4c:	ldr	r0, [pc, #1888]	; 234b4 <ftello64@plt+0xf760>
   22d50:	bl	4ec70 <ftello64@plt+0x3af1c>
   22d54:	b	225a8 <ftello64@plt+0xe854>
   22d58:	ldr	r0, [sp, #20]
   22d5c:	bl	13b50 <gpg_strerror@plt>
   22d60:	ldr	r1, [pc, #1864]	; 234b0 <ftello64@plt+0xf75c>
   22d64:	mov	r2, r0
   22d68:	ldr	r0, [pc, #1864]	; 234b8 <ftello64@plt+0xf764>
   22d6c:	bl	4ec70 <ftello64@plt+0x3af1c>
   22d70:	ldr	r3, [sp, #24]
   22d74:	ldr	r3, [r3, #16]
   22d78:	str	r3, [sp, #20]
   22d7c:	ldr	r3, [sp, #20]
   22d80:	cmp	r3, #0
   22d84:	beq	2264c <ftello64@plt+0xe8f8>
   22d88:	b	22828 <ftello64@plt+0xead4>
   22d8c:	ldr	r3, [pc, #1776]	; 23484 <ftello64@plt+0xf730>
   22d90:	ldr	r3, [r3, #8]
   22d94:	tst	r3, #8192	; 0x2000
   22d98:	moveq	r3, #1
   22d9c:	streq	r3, [sp, #20]
   22da0:	beq	2283c <ftello64@plt+0xeae8>
   22da4:	ldr	r1, [pc, #1796]	; 234b0 <ftello64@plt+0xf75c>
   22da8:	ldr	r0, [pc, #1804]	; 234bc <ftello64@plt+0xf768>
   22dac:	bl	4ec70 <ftello64@plt+0x3af1c>
   22db0:	ldr	r3, [pc, #1740]	; 23484 <ftello64@plt+0xf730>
   22db4:	mov	r2, #1
   22db8:	str	r2, [sp, #20]
   22dbc:	ldr	r3, [r3, #8]
   22dc0:	and	r3, r3, #8192	; 0x2000
   22dc4:	b	22834 <ftello64@plt+0xeae0>
   22dc8:	ldr	r2, [sp, #48]	; 0x30
   22dcc:	ldr	r1, [pc, #1732]	; 23498 <ftello64@plt+0xf744>
   22dd0:	ldr	r0, [pc, #1768]	; 234c0 <ftello64@plt+0xf76c>
   22dd4:	bl	4ec70 <ftello64@plt+0x3af1c>
   22dd8:	mov	r3, #1
   22ddc:	str	r3, [sp, #48]	; 0x30
   22de0:	b	22688 <ftello64@plt+0xe934>
   22de4:	ldr	r4, [sp, #20]
   22de8:	mov	r0, r4
   22dec:	bl	13b50 <gpg_strerror@plt>
   22df0:	mov	r3, r4
   22df4:	ldr	r1, [pc, #1692]	; 23498 <ftello64@plt+0xf744>
   22df8:	mov	r2, r0
   22dfc:	ldr	r0, [pc, #1728]	; 234c4 <ftello64@plt+0xf770>
   22e00:	bl	4ec70 <ftello64@plt+0x3af1c>
   22e04:	b	22ba8 <ftello64@plt+0xee54>
   22e08:	add	r3, ip, r3
   22e0c:	ldrb	r3, [r3, #200]	; 0xc8
   22e10:	cmp	r3, #0
   22e14:	addeq	r4, r4, #1
   22e18:	beq	22d04 <ftello64@plt+0xefb0>
   22e1c:	mov	r1, r2
   22e20:	strb	r3, [r2], #1
   22e24:	ldrb	r3, [r4, #1]!
   22e28:	cmp	r3, #0
   22e2c:	beq	22d10 <ftello64@plt+0xefbc>
   22e30:	add	r3, ip, r3
   22e34:	ldrb	r3, [r3, #200]	; 0xc8
   22e38:	cmp	r3, #0
   22e3c:	bne	22e1c <ftello64@plt+0xf0c8>
   22e40:	strb	lr, [r2]
   22e44:	add	r2, r1, #2
   22e48:	b	22d04 <ftello64@plt+0xefb0>
   22e4c:	ldr	r3, [pc, #1584]	; 23484 <ftello64@plt+0xf730>
   22e50:	ldr	r3, [r3, #8]
   22e54:	tst	r3, #8192	; 0x2000
   22e58:	beq	22688 <ftello64@plt+0xe934>
   22e5c:	ldr	r1, [pc, #1588]	; 23498 <ftello64@plt+0xf744>
   22e60:	ldr	r0, [pc, #1632]	; 234c8 <ftello64@plt+0xf774>
   22e64:	bl	4ec70 <ftello64@plt+0x3af1c>
   22e68:	b	22688 <ftello64@plt+0xe934>
   22e6c:	ldr	r3, [pc, #1556]	; 23488 <ftello64@plt+0xf734>
   22e70:	add	r1, sp, #144	; 0x90
   22e74:	ldr	r0, [r3, #8]
   22e78:	bl	20ed0 <ftello64@plt+0xd17c>
   22e7c:	mov	r3, #0
   22e80:	str	r3, [sp, #52]	; 0x34
   22e84:	b	228cc <ftello64@plt+0xeb78>
   22e88:	cmp	r5, #0
   22e8c:	bne	23408 <ftello64@plt+0xf6b4>
   22e90:	ldr	r3, [sp, #24]
   22e94:	ldr	r0, [r3]
   22e98:	cmp	r0, #0
   22e9c:	str	r0, [r3, #4]
   22ea0:	beq	233e0 <ftello64@plt+0xf68c>
   22ea4:	ldr	r3, [sp, #24]
   22ea8:	ldr	r3, [r3, #8]
   22eac:	cmp	r3, #0
   22eb0:	bne	23534 <ftello64@plt+0xf7e0>
   22eb4:	add	r0, r0, #20
   22eb8:	bl	55ec4 <ftello64@plt+0x42170>
   22ebc:	ldr	r3, [sp, #24]
   22ec0:	cmp	r0, #0
   22ec4:	str	r0, [r3, #8]
   22ec8:	bne	2264c <ftello64@plt+0xe8f8>
   22ecc:	bl	1385c <gpg_err_code_from_syserror@plt>
   22ed0:	ldr	r6, [sp, #24]
   22ed4:	mov	r2, #5
   22ed8:	ldr	r1, [pc, #1516]	; 234cc <ftello64@plt+0xf778>
   22edc:	cmp	r0, #0
   22ee0:	uxthne	r0, r0
   22ee4:	orrne	r5, r0, #33554432	; 0x2000000
   22ee8:	str	r5, [r6, #16]
   22eec:	mov	r0, #0
   22ef0:	bl	13484 <dcgettext@plt>
   22ef4:	ldr	r1, [r6, #4]
   22ef8:	add	r1, r1, #20
   22efc:	bl	4eb24 <ftello64@plt+0x3add0>
   22f00:	ldr	r3, [r6, #16]
   22f04:	str	r3, [sp, #20]
   22f08:	b	22d7c <ftello64@plt+0xf028>
   22f0c:	cmp	r3, #13
   22f10:	bne	23474 <ftello64@plt+0xf720>
   22f14:	ldr	r3, [sp, #80]	; 0x50
   22f18:	add	r3, r3, #1
   22f1c:	str	r3, [sp, #80]	; 0x50
   22f20:	ldr	r3, [sp, #116]	; 0x74
   22f24:	str	r3, [sp, #52]	; 0x34
   22f28:	ldr	r3, [sp, #20]
   22f2c:	str	r3, [sp, #32]
   22f30:	b	228cc <ftello64@plt+0xeb78>
   22f34:	ldr	r3, [pc, #1352]	; 23484 <ftello64@plt+0xf730>
   22f38:	ldr	r2, [sp, #20]
   22f3c:	ldr	r3, [r3, #8]
   22f40:	cmn	r2, #1
   22f44:	and	r3, r3, #8192	; 0x2000
   22f48:	bne	22b98 <ftello64@plt+0xee44>
   22f4c:	cmp	r3, #0
   22f50:	bne	231fc <ftello64@plt+0xf4a8>
   22f54:	ldr	r3, [sp, #60]	; 0x3c
   22f58:	ldr	r2, [sp, #24]
   22f5c:	cmp	r3, #0
   22f60:	mov	r3, #1
   22f64:	str	r3, [r2, #12]
   22f68:	beq	22bb0 <ftello64@plt+0xee5c>
   22f6c:	ldrd	r2, [sp, #72]	; 0x48
   22f70:	mov	r1, r2
   22f74:	orrs	r3, r1, r3
   22f78:	ldr	r3, [pc, #1288]	; 23488 <ftello64@plt+0xf734>
   22f7c:	ldr	r2, [r3, #12]
   22f80:	moveq	r3, #1
   22f84:	movne	r3, #0
   22f88:	cmp	r2, #0
   22f8c:	movne	r3, #0
   22f90:	cmp	r3, #0
   22f94:	beq	22bb0 <ftello64@plt+0xee5c>
   22f98:	ldr	r3, [pc, #1256]	; 23488 <ftello64@plt+0xf734>
   22f9c:	ldr	r3, [r3, #4]
   22fa0:	cmp	r3, #0
   22fa4:	beq	22fec <ftello64@plt+0xf298>
   22fa8:	ldr	r2, [sp, #24]
   22fac:	ldr	r1, [r2]
   22fb0:	cmp	r3, r1
   22fb4:	beq	233a0 <ftello64@plt+0xf64c>
   22fb8:	mov	r2, r3
   22fbc:	b	22fc8 <ftello64@plt+0xf274>
   22fc0:	cmp	r2, r1
   22fc4:	beq	233a0 <ftello64@plt+0xf64c>
   22fc8:	ldr	r2, [r2]
   22fcc:	cmp	r2, #0
   22fd0:	bne	22fc0 <ftello64@plt+0xf26c>
   22fd4:	ldr	r2, [r3, #16]
   22fd8:	cmp	r2, #0
   22fdc:	beq	22bb0 <ftello64@plt+0xee5c>
   22fe0:	ldr	r3, [r3]
   22fe4:	cmp	r3, #0
   22fe8:	bne	22fd4 <ftello64@plt+0xf280>
   22fec:	ldr	r2, [pc, #1172]	; 23488 <ftello64@plt+0xf734>
   22ff0:	mov	r3, #1
   22ff4:	str	r3, [r2, #12]
   22ff8:	b	22bb0 <ftello64@plt+0xee5c>
   22ffc:	ldr	r3, [sp, #28]
   23000:	str	r3, [sp, #84]	; 0x54
   23004:	str	r3, [sp, #40]	; 0x28
   23008:	str	r3, [sp, #48]	; 0x30
   2300c:	mov	r4, r3
   23010:	str	r3, [sp, #36]	; 0x24
   23014:	b	22564 <ftello64@plt+0xe810>
   23018:	ldr	r1, [pc, #1144]	; 23498 <ftello64@plt+0xf744>
   2301c:	ldr	r0, [pc, #1196]	; 234d0 <ftello64@plt+0xf77c>
   23020:	bl	4ec70 <ftello64@plt+0x3af1c>
   23024:	b	22a44 <ftello64@plt+0xecf0>
   23028:	ldrb	r3, [r8]
   2302c:	cmp	r3, #0
   23030:	beq	2307c <ftello64@plt+0xf328>
   23034:	cmp	r0, #0
   23038:	beq	22950 <ftello64@plt+0xebfc>
   2303c:	mov	r1, r2
   23040:	ldrb	r2, [r2, #76]	; 0x4c
   23044:	cmp	r2, r3
   23048:	bne	22950 <ftello64@plt+0xebfc>
   2304c:	add	r2, r1, #75	; 0x4b
   23050:	add	r2, r2, r0
   23054:	b	2306c <ftello64@plt+0xf318>
   23058:	cmp	r2, r4
   2305c:	beq	22950 <ftello64@plt+0xebfc>
   23060:	ldrb	r1, [r4, #1]!
   23064:	cmp	r1, r3
   23068:	bne	22950 <ftello64@plt+0xebfc>
   2306c:	ldrb	r3, [r8, #1]!
   23070:	sub	r0, r2, r4
   23074:	cmp	r3, #0
   23078:	bne	23058 <ftello64@plt+0xf304>
   2307c:	cmp	r0, #0
   23080:	beq	229a4 <ftello64@plt+0xec50>
   23084:	b	22950 <ftello64@plt+0xebfc>
   23088:	cmp	r3, #6
   2308c:	bne	23520 <ftello64@plt+0xf7cc>
   23090:	ldrb	r1, [r8]
   23094:	cmp	r1, #0
   23098:	beq	229a4 <ftello64@plt+0xec50>
   2309c:	cmp	r0, #0
   230a0:	beq	23154 <ftello64@plt+0xf400>
   230a4:	ldrb	r3, [r4]
   230a8:	add	r3, r6, r3
   230ac:	ldrb	lr, [r3, #200]	; 0xc8
   230b0:	cmp	lr, #0
   230b4:	beq	23198 <ftello64@plt+0xf444>
   230b8:	add	r2, r4, #1
   230bc:	add	r5, r0, r4
   230c0:	cmp	r5, r2
   230c4:	mov	r3, r2
   230c8:	beq	230e4 <ftello64@plt+0xf390>
   230cc:	ldrb	ip, [r2]
   230d0:	add	r2, r2, #1
   230d4:	add	ip, r6, ip
   230d8:	ldrb	ip, [ip, #200]	; 0xc8
   230dc:	cmp	ip, #0
   230e0:	bne	230c0 <ftello64@plt+0xf36c>
   230e4:	subs	ip, r3, r4
   230e8:	beq	23158 <ftello64@plt+0xf404>
   230ec:	cmp	r1, #32
   230f0:	beq	23140 <ftello64@plt+0xf3ec>
   230f4:	cmp	lr, r1
   230f8:	bne	23140 <ftello64@plt+0xf3ec>
   230fc:	sub	r5, r4, #1
   23100:	add	r5, r5, ip
   23104:	mov	sl, r8
   23108:	mov	r2, r4
   2310c:	rsb	fp, r4, #1
   23110:	b	23128 <ftello64@plt+0xf3d4>
   23114:	ldrb	lr, [r2, #1]!
   23118:	add	lr, r6, lr
   2311c:	ldrb	lr, [lr, #200]	; 0xc8
   23120:	cmp	lr, r9
   23124:	bne	23140 <ftello64@plt+0xf3ec>
   23128:	cmp	r2, r5
   2312c:	add	lr, fp, r2
   23130:	beq	231a4 <ftello64@plt+0xf450>
   23134:	ldrb	r9, [sl, #1]!
   23138:	tst	r9, #223	; 0xdf
   2313c:	bne	23114 <ftello64@plt+0xf3c0>
   23140:	subs	r0, r0, ip
   23144:	beq	22950 <ftello64@plt+0xebfc>
   23148:	cmp	r0, #0
   2314c:	mov	r4, r3
   23150:	bne	230a4 <ftello64@plt+0xf350>
   23154:	mov	r3, r4
   23158:	mov	r2, r1
   2315c:	mov	ip, #0
   23160:	tst	r2, #223	; 0xdf
   23164:	bne	23140 <ftello64@plt+0xf3ec>
   23168:	cmp	r0, #0
   2316c:	beq	22950 <ftello64@plt+0xebfc>
   23170:	cmp	r1, #32
   23174:	beq	2318c <ftello64@plt+0xf438>
   23178:	ldrb	r1, [r8, #1]!
   2317c:	tst	r1, #223	; 0xdf
   23180:	bne	23178 <ftello64@plt+0xf424>
   23184:	cmp	r1, #0
   23188:	beq	229a4 <ftello64@plt+0xec50>
   2318c:	ldrb	r1, [r8, #1]
   23190:	add	r8, r8, #1
   23194:	b	23094 <ftello64@plt+0xf340>
   23198:	add	r3, r4, #1
   2319c:	sub	r0, r0, #1
   231a0:	b	23148 <ftello64@plt+0xf3f4>
   231a4:	cmp	ip, lr
   231a8:	bne	23140 <ftello64@plt+0xf3ec>
   231ac:	ldrb	r2, [r8, ip]
   231b0:	b	23160 <ftello64@plt+0xf40c>
   231b4:	ldr	r3, [sp, #16]
   231b8:	ldr	r1, [pc, #728]	; 23498 <ftello64@plt+0xf744>
   231bc:	str	r3, [sp]
   231c0:	ldr	r0, [pc, #780]	; 234d4 <ftello64@plt+0xf780>
   231c4:	ldrd	r2, [sp, #104]	; 0x68
   231c8:	bl	4ec70 <ftello64@plt+0x3af1c>
   231cc:	b	229b4 <ftello64@plt+0xec60>
   231d0:	mov	r1, r0
   231d4:	mov	r2, r8
   231d8:	mov	r0, r4
   231dc:	bl	49260 <ftello64@plt+0x3550c>
   231e0:	cmp	r0, #0
   231e4:	bne	229a4 <ftello64@plt+0xec50>
   231e8:	b	22950 <ftello64@plt+0xebfc>
   231ec:	ldr	r2, [pc, #740]	; 234d8 <ftello64@plt+0xf784>
   231f0:	ldr	r1, [pc, #740]	; 234dc <ftello64@plt+0xf788>
   231f4:	ldr	r0, [pc, #800]	; 2351c <ftello64@plt+0xf7c8>
   231f8:	bl	4ee84 <ftello64@plt+0x3b130>
   231fc:	ldr	r1, [pc, #660]	; 23498 <ftello64@plt+0xf744>
   23200:	ldr	r0, [pc, #728]	; 234e0 <ftello64@plt+0xf78c>
   23204:	bl	4ec70 <ftello64@plt+0x3af1c>
   23208:	b	22f54 <ftello64@plt+0xf200>
   2320c:	ldr	r3, [pc, #708]	; 234d8 <ftello64@plt+0xf784>
   23210:	ldr	r2, [pc, #716]	; 234e4 <ftello64@plt+0xf790>
   23214:	ldr	r1, [pc, #768]	; 2351c <ftello64@plt+0xf7c8>
   23218:	ldr	r0, [pc, #712]	; 234e8 <ftello64@plt+0xf794>
   2321c:	bl	4eeac <ftello64@plt+0x3b158>
   23220:	add	r1, r1, #3
   23224:	mov	ip, r1
   23228:	cmp	r0, ip
   2322c:	add	r4, r2, #1
   23230:	add	r5, r2, #2
   23234:	bls	22950 <ftello64@plt+0xebfc>
   23238:	ldrb	ip, [r2, #2]
   2323c:	cmp	ip, #62	; 0x3e
   23240:	beq	23270 <ftello64@plt+0xf51c>
   23244:	sub	r1, r1, #2
   23248:	sub	r1, r1, r2
   2324c:	add	r2, r2, #3
   23250:	add	ip, r1, r2
   23254:	cmp	r0, ip
   23258:	mov	r5, r2
   2325c:	bls	22950 <ftello64@plt+0xebfc>
   23260:	ldrb	ip, [r2]
   23264:	add	r2, r2, #1
   23268:	cmp	ip, #62	; 0x3e
   2326c:	bne	23250 <ftello64@plt+0xf4fc>
   23270:	sub	r5, r5, r4
   23274:	b	22b24 <ftello64@plt+0xedd0>
   23278:	ldr	r3, [pc, #516]	; 23484 <ftello64@plt+0xf730>
   2327c:	ldr	r3, [r3, #8]
   23280:	tst	r3, #8192	; 0x2000
   23284:	bne	23320 <ftello64@plt+0xf5cc>
   23288:	ldr	r3, [sp, #56]	; 0x38
   2328c:	ldr	r0, [r3, #24]
   23290:	ldr	r3, [pc, #596]	; 234ec <ftello64@plt+0xf798>
   23294:	umull	r2, r3, r3, r0
   23298:	sub	r2, r0, r3
   2329c:	add	r3, r3, r2, lsr #1
   232a0:	ldr	r2, [sp, #60]	; 0x3c
   232a4:	lsr	r3, r3, #10
   232a8:	rsb	r3, r3, r3, lsl #11
   232ac:	sub	r3, r0, r3
   232b0:	ldr	r3, [r2, r3, lsl #2]
   232b4:	cmp	r3, #0
   232b8:	beq	23380 <ftello64@plt+0xf62c>
   232bc:	ldr	r2, [sp, #56]	; 0x38
   232c0:	ldr	r1, [r2, #20]
   232c4:	b	232d4 <ftello64@plt+0xf580>
   232c8:	ldr	r3, [r3]
   232cc:	cmp	r3, #0
   232d0:	beq	23364 <ftello64@plt+0xf610>
   232d4:	ldr	r2, [r3, #4]
   232d8:	cmp	r2, r1
   232dc:	bne	232c8 <ftello64@plt+0xf574>
   232e0:	ldr	r2, [r3, #8]
   232e4:	cmp	r2, r0
   232e8:	bne	232c8 <ftello64@plt+0xf574>
   232ec:	b	22c60 <ftello64@plt+0xef0c>
   232f0:	mov	r0, r8
   232f4:	bl	13814 <strlen@plt>
   232f8:	sub	r0, r0, #2
   232fc:	cmp	r0, r5
   23300:	bne	22950 <ftello64@plt+0xebfc>
   23304:	mov	r2, r5
   23308:	add	r1, r8, #1
   2330c:	mov	r0, r4
   23310:	bl	49a68 <ftello64@plt+0x35d14>
   23314:	cmp	r0, #0
   23318:	beq	229a4 <ftello64@plt+0xec50>
   2331c:	b	22950 <ftello64@plt+0xebfc>
   23320:	ldr	r1, [pc, #368]	; 23498 <ftello64@plt+0xf744>
   23324:	ldr	r0, [pc, #452]	; 234f0 <ftello64@plt+0xf79c>
   23328:	bl	4ec70 <ftello64@plt+0x3af1c>
   2332c:	ldr	r3, [sp, #56]	; 0x38
   23330:	ldr	r2, [pc, #336]	; 23488 <ftello64@plt+0xf734>
   23334:	ldr	r0, [r3, #24]
   23338:	ldr	r3, [pc, #428]	; 234ec <ftello64@plt+0xf798>
   2333c:	ldr	r2, [r2, #8]
   23340:	umull	r1, r3, r3, r0
   23344:	sub	r1, r0, r3
   23348:	add	r3, r3, r1, lsr #1
   2334c:	lsr	r3, r3, #10
   23350:	rsb	r3, r3, r3, lsl #11
   23354:	sub	r3, r0, r3
   23358:	ldr	r3, [r2, r3, lsl #2]
   2335c:	cmp	r3, #0
   23360:	bne	232bc <ftello64@plt+0xf568>
   23364:	ldr	r3, [pc, #280]	; 23484 <ftello64@plt+0xf730>
   23368:	ldr	r3, [r3, #8]
   2336c:	tst	r3, #8192	; 0x2000
   23370:	beq	23380 <ftello64@plt+0xf62c>
   23374:	ldr	r1, [pc, #284]	; 23498 <ftello64@plt+0xf744>
   23378:	ldr	r0, [pc, #372]	; 234f4 <ftello64@plt+0xf7a0>
   2337c:	bl	4ec70 <ftello64@plt+0x3af1c>
   23380:	ldr	r1, [sp, #24]
   23384:	mov	r3, #1
   23388:	mov	r2, #0
   2338c:	str	r3, [r1, #12]
   23390:	mvn	r3, #0
   23394:	str	r2, [r1, #24]
   23398:	str	r3, [sp, #20]
   2339c:	b	2283c <ftello64@plt+0xeae8>
   233a0:	mov	r2, #1
   233a4:	str	r2, [r1, #16]
   233a8:	b	22fd4 <ftello64@plt+0xf280>
   233ac:	mov	r2, r5
   233b0:	ldr	r1, [pc, #224]	; 23498 <ftello64@plt+0xf744>
   233b4:	ldr	r0, [pc, #316]	; 234f8 <ftello64@plt+0xf7a4>
   233b8:	bl	4ec70 <ftello64@plt+0x3af1c>
   233bc:	b	22a28 <ftello64@plt+0xecd4>
   233c0:	mov	r1, #2
   233c4:	mov	r2, r4
   233c8:	mov	ip, r1
   233cc:	b	23228 <ftello64@plt+0xf4d4>
   233d0:	ldr	r1, [pc, #216]	; 234b0 <ftello64@plt+0xf75c>
   233d4:	ldr	r0, [pc, #288]	; 234fc <ftello64@plt+0xf7a8>
   233d8:	bl	4ec70 <ftello64@plt+0x3af1c>
   233dc:	b	225e0 <ftello64@plt+0xe88c>
   233e0:	ldr	r3, [pc, #156]	; 23484 <ftello64@plt+0xf730>
   233e4:	ldr	r3, [r3, #8]
   233e8:	tst	r3, #8192	; 0x2000
   233ec:	bne	23444 <ftello64@plt+0xf6f0>
   233f0:	ldr	r2, [sp, #24]
   233f4:	mov	r3, #1
   233f8:	str	r3, [r2, #12]
   233fc:	mvn	r3, #0
   23400:	str	r3, [sp, #20]
   23404:	b	2283c <ftello64@plt+0xeae8>
   23408:	ldr	r3, [pc, #116]	; 23484 <ftello64@plt+0xf730>
   2340c:	ldr	r3, [r3, #8]
   23410:	tst	r3, #8192	; 0x2000
   23414:	mvneq	r3, #0
   23418:	streq	r3, [sp, #20]
   2341c:	beq	2283c <ftello64@plt+0xeae8>
   23420:	ldr	r1, [pc, #136]	; 234b0 <ftello64@plt+0xf75c>
   23424:	ldr	r0, [pc, #212]	; 23500 <ftello64@plt+0xf7ac>
   23428:	bl	4ec70 <ftello64@plt+0x3af1c>
   2342c:	ldr	r3, [pc, #80]	; 23484 <ftello64@plt+0xf730>
   23430:	mvn	r2, #0
   23434:	str	r2, [sp, #20]
   23438:	ldr	r3, [r3, #8]
   2343c:	and	r3, r3, #8192	; 0x2000
   23440:	b	22834 <ftello64@plt+0xeae0>
   23444:	ldr	r1, [pc, #100]	; 234b0 <ftello64@plt+0xf75c>
   23448:	ldr	r0, [pc, #180]	; 23504 <ftello64@plt+0xf7b0>
   2344c:	bl	4ec70 <ftello64@plt+0x3af1c>
   23450:	ldr	r3, [pc, #44]	; 23484 <ftello64@plt+0xf730>
   23454:	ldr	r1, [sp, #24]
   23458:	mov	r2, #1
   2345c:	ldr	r3, [r3, #8]
   23460:	str	r2, [r1, #12]
   23464:	mvn	r2, #0
   23468:	and	r3, r3, #8192	; 0x2000
   2346c:	str	r2, [sp, #20]
   23470:	b	22834 <ftello64@plt+0xeae0>
   23474:	ldr	r3, [sp, #20]
   23478:	str	r3, [sp, #32]
   2347c:	b	228c8 <ftello64@plt+0xeb74>
   23480:	andeq	r6, r7, r8, ror #19
   23484:	andeq	r8, r7, r0, asr r2
   23488:	andeq	r7, r7, ip, lsr #16
   2348c:	andeq	sp, r5, r0, lsr #29
   23490:	ldrdeq	sp, [r5], -r8
   23494:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   23498:	andeq	sp, r5, r4, lsl #19
   2349c:	andeq	sp, r5, ip, asr #29
   234a0:	strdeq	sp, [r5], -ip
   234a4:	andeq	r0, r0, r5, asr r4
   234a8:	andeq	sp, r5, r0, ror #25
   234ac:	andeq	sp, r5, r4, ror #27
   234b0:	muleq	r5, r4, r9
   234b4:	andeq	sp, r5, r4, lsr sp
   234b8:	andeq	sp, r5, r8, ror #26
   234bc:	andeq	sp, r5, r8, lsl #27
   234c0:	andeq	sp, r5, r0, lsr #28
   234c4:	andeq	sp, r5, r0, lsr #31
   234c8:	andeq	sp, r5, r8, lsl #28
   234cc:	andeq	sp, r5, r0, asr #24
   234d0:	andeq	sp, r5, r0, ror pc
   234d4:	strdeq	sp, [r5], -r8
   234d8:			; <UNDEFINED> instruction: 0x0005d9b4
   234dc:	andeq	r0, r0, fp, lsl #9
   234e0:	andeq	sp, r5, r8, lsl #31
   234e4:	andeq	r0, r0, r8, lsr r4
   234e8:	andeq	sp, r5, r4, asr #29
   234ec:	eoreq	r0, r0, r1, lsl #8
   234f0:	andeq	sp, r5, r8, asr lr
   234f4:	andeq	sp, r5, r4, lsl #29
   234f8:	andeq	sp, r5, r4, lsr pc
   234fc:	ldrdeq	sp, [r5], -r8
   23500:	muleq	r5, ip, sp
   23504:	andeq	sp, r5, r8, lsr #27
   23508:	andeq	sp, r5, r4, asr #21
   2350c:			; <UNDEFINED> instruction: 0x000003b7
   23510:	andeq	sp, r5, r4, lsr #19
   23514:	ldrdeq	r0, [r0], -sp
   23518:	andeq	sp, r5, r4, asr #27
   2351c:	andeq	sp, r5, r8, lsl #23
   23520:	ldr	r2, [pc, #-32]	; 23508 <ftello64@plt+0xf7b4>
   23524:	ldr	r1, [pc, #-32]	; 2350c <ftello64@plt+0xf7b8>
   23528:	ldr	r0, [pc, #-20]	; 2351c <ftello64@plt+0xf7c8>
   2352c:	bl	4ee84 <ftello64@plt+0x3b130>
   23530:	bl	134b4 <__stack_chk_fail@plt>
   23534:	ldr	r3, [pc, #-44]	; 23510 <ftello64@plt+0xf7bc>
   23538:	ldr	r2, [pc, #-44]	; 23514 <ftello64@plt+0xf7c0>
   2353c:	ldr	r1, [pc, #-40]	; 2351c <ftello64@plt+0xf7c8>
   23540:	ldr	r0, [pc, #-48]	; 23518 <ftello64@plt+0xf7c4>
   23544:	bl	4eeac <ftello64@plt+0x3b158>
   23548:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2354c:	sub	sp, sp, #100	; 0x64
   23550:	ldr	r8, [pc, #1248]	; 23a38 <ftello64@plt+0xfce4>
   23554:	mov	r4, #0
   23558:	str	r0, [sp, #12]
   2355c:	ldr	r3, [r8]
   23560:	mov	r0, r1
   23564:	mov	r9, r2
   23568:	str	r3, [sp, #92]	; 0x5c
   2356c:	str	r4, [sp, #28]
   23570:	str	r4, [sp, #32]
   23574:	str	r4, [sp, #36]	; 0x24
   23578:	str	r4, [sp, #40]	; 0x28
   2357c:	bl	21910 <ftello64@plt+0xdbbc>
   23580:	subs	r5, r0, #0
   23584:	beq	23840 <ftello64@plt+0xfaec>
   23588:	mov	r1, r4
   2358c:	mov	r2, #44	; 0x2c
   23590:	add	r0, sp, #48	; 0x30
   23594:	bl	13904 <memset@plt>
   23598:	mov	r3, #17
   2359c:	mov	r1, #1
   235a0:	mov	r0, r5
   235a4:	str	r3, [sp, #44]	; 0x2c
   235a8:	bl	21a44 <ftello64@plt+0xdcf0>
   235ac:	subs	r7, r0, #0
   235b0:	bne	23690 <ftello64@plt+0xf93c>
   235b4:	ldr	sl, [pc, #1152]	; 23a3c <ftello64@plt+0xfce8>
   235b8:	mov	r6, r7
   235bc:	str	r7, [sp, #16]
   235c0:	str	r7, [sp, #20]
   235c4:	mov	r2, #1
   235c8:	str	r2, [sp]
   235cc:	mov	r3, #0
   235d0:	add	r1, sp, #44	; 0x2c
   235d4:	mov	r0, r5
   235d8:	bl	22490 <ftello64@plt+0xe73c>
   235dc:	subs	r4, r0, #0
   235e0:	bne	238d0 <ftello64@plt+0xfb7c>
   235e4:	ldr	r4, [r5]
   235e8:	mov	r3, #18
   235ec:	cmp	r4, #0
   235f0:	addne	r4, r4, #20
   235f4:	cmp	r6, r4
   235f8:	str	r3, [sp, #44]	; 0x2c
   235fc:	beq	23700 <ftello64@plt+0xf9ac>
   23600:	ldr	r0, [sp, #32]
   23604:	cmp	r0, #0
   23608:	beq	2361c <ftello64@plt+0xf8c8>
   2360c:	bl	55bd8 <ftello64@plt+0x41e84>
   23610:	cmp	r0, #0
   23614:	bne	239b8 <ftello64@plt+0xfc64>
   23618:	str	r0, [sp, #32]
   2361c:	cmp	r6, #0
   23620:	ldr	r1, [sp, #36]	; 0x24
   23624:	beq	23770 <ftello64@plt+0xfa1c>
   23628:	mov	r2, r6
   2362c:	ldr	r0, [sp, #40]	; 0x28
   23630:	bl	2102c <ftello64@plt+0xd2d8>
   23634:	mov	r6, #0
   23638:	mov	fp, r0
   2363c:	ldr	r0, [sp, #36]	; 0x24
   23640:	bl	13448 <gcry_free@plt>
   23644:	ldr	r0, [sp, #40]	; 0x28
   23648:	str	r6, [sp, #36]	; 0x24
   2364c:	bl	13448 <gcry_free@plt>
   23650:	cmp	fp, r6
   23654:	str	r6, [sp, #40]	; 0x28
   23658:	bne	239b0 <ftello64@plt+0xfc5c>
   2365c:	cmp	r9, #0
   23660:	beq	23670 <ftello64@plt+0xf91c>
   23664:	ldr	r0, [sl, #4]
   23668:	cmp	r0, #0
   2366c:	beq	23828 <ftello64@plt+0xfad4>
   23670:	add	r3, sp, #36	; 0x24
   23674:	add	r2, sp, #40	; 0x28
   23678:	mov	r1, #1
   2367c:	mov	r0, r4
   23680:	bl	435d8 <ftello64@plt+0x2f884>
   23684:	cmp	r0, #0
   23688:	beq	236e8 <ftello64@plt+0xf994>
   2368c:	mov	r7, r0
   23690:	ldr	r0, [sp, #32]
   23694:	cmp	r0, #0
   23698:	beq	236a0 <ftello64@plt+0xf94c>
   2369c:	bl	55d38 <ftello64@plt+0x41fe4>
   236a0:	ldr	r0, [sp, #36]	; 0x24
   236a4:	bl	13448 <gcry_free@plt>
   236a8:	ldr	r0, [sp, #40]	; 0x28
   236ac:	bl	13448 <gcry_free@plt>
   236b0:	ldr	r0, [sp, #28]
   236b4:	bl	24498 <ftello64@plt+0x10744>
   236b8:	mov	r1, #0
   236bc:	mov	r0, r5
   236c0:	bl	21a44 <ftello64@plt+0xdcf0>
   236c4:	mov	r0, r5
   236c8:	bl	21968 <ftello64@plt+0xdc14>
   236cc:	ldr	r2, [sp, #92]	; 0x5c
   236d0:	ldr	r3, [r8]
   236d4:	mov	r0, r7
   236d8:	cmp	r2, r3
   236dc:	bne	23a34 <ftello64@plt+0xfce0>
   236e0:	add	sp, sp, #100	; 0x64
   236e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   236e8:	add	r1, sp, #36	; 0x24
   236ec:	add	r0, sp, #40	; 0x28
   236f0:	add	r2, sp, #32
   236f4:	bl	21230 <ftello64@plt+0xd4dc>
   236f8:	cmp	r0, #0
   236fc:	bne	2368c <ftello64@plt+0xf938>
   23700:	ldr	r0, [sp, #28]
   23704:	bl	24498 <ftello64@plt+0x10744>
   23708:	add	r1, sp, #28
   2370c:	mov	r0, r5
   23710:	bl	21c14 <ftello64@plt+0xdec0>
   23714:	subs	r6, r0, #0
   23718:	beq	23734 <ftello64@plt+0xf9e0>
   2371c:	uxth	r3, r6
   23720:	cmp	r3, #222	; 0xde
   23724:	cmpne	r3, #3
   23728:	bne	2378c <ftello64@plt+0xfa38>
   2372c:	mov	r6, r4
   23730:	b	235c4 <ftello64@plt+0xf870>
   23734:	ldr	r6, [sp, #28]
   23738:	ldr	r3, [r6, #4]
   2373c:	ldr	r1, [r3]
   23740:	cmp	r1, #6
   23744:	beq	237a4 <ftello64@plt+0xfa50>
   23748:	cmp	r9, #0
   2374c:	bne	23814 <ftello64@plt+0xfac0>
   23750:	ldr	r2, [pc, #744]	; 23a40 <ftello64@plt+0xfcec>
   23754:	ldr	r0, [pc, #744]	; 23a44 <ftello64@plt+0xfcf0>
   23758:	bl	4eb24 <ftello64@plt+0x3add0>
   2375c:	ldr	r1, [pc, #740]	; 23a48 <ftello64@plt+0xfcf4>
   23760:	ldr	r0, [pc, #740]	; 23a4c <ftello64@plt+0xfcf8>
   23764:	bl	4eac0 <ftello64@plt+0x3ad6c>
   23768:	ldr	r7, [pc, #736]	; 23a50 <ftello64@plt+0xfcfc>
   2376c:	b	23690 <ftello64@plt+0xf93c>
   23770:	mov	r0, r1
   23774:	bl	13448 <gcry_free@plt>
   23778:	ldr	r0, [sp, #40]	; 0x28
   2377c:	str	r6, [sp, #36]	; 0x24
   23780:	bl	13448 <gcry_free@plt>
   23784:	str	r6, [sp, #40]	; 0x28
   23788:	b	2365c <ftello64@plt+0xf908>
   2378c:	bl	13b50 <gpg_strerror@plt>
   23790:	mov	r7, r6
   23794:	mov	r1, r0
   23798:	ldr	r0, [pc, #692]	; 23a54 <ftello64@plt+0xfd00>
   2379c:	bl	4eb24 <ftello64@plt+0x3add0>
   237a0:	b	23690 <ftello64@plt+0xf93c>
   237a4:	ldr	r3, [r3, #4]
   237a8:	ldrb	r3, [r3, #29]
   237ac:	cmp	r3, #3
   237b0:	bls	2372c <ftello64@plt+0xf9d8>
   237b4:	ldr	r6, [r6]
   237b8:	cmp	r6, #0
   237bc:	beq	23854 <ftello64@plt+0xfb00>
   237c0:	ldr	r3, [r6, #4]
   237c4:	ldr	r2, [r3]
   237c8:	cmp	r2, #2
   237cc:	bne	237b4 <ftello64@plt+0xfa60>
   237d0:	ldr	r2, [sl, #508]	; 0x1fc
   237d4:	cmp	r2, #0
   237d8:	bne	237f0 <ftello64@plt+0xfa9c>
   237dc:	ldr	fp, [r3, #4]
   237e0:	ldrb	r3, [fp]
   237e4:	and	r3, r3, #3
   237e8:	cmp	r3, #3
   237ec:	beq	23990 <ftello64@plt+0xfc3c>
   237f0:	mov	r3, #0
   237f4:	mov	r2, r6
   237f8:	ldr	r1, [sp, #28]
   237fc:	ldr	r0, [sp, #12]
   23800:	bl	3cdec <ftello64@plt+0x29098>
   23804:	ldr	r3, [sp, #16]
   23808:	add	r3, r3, #1
   2380c:	str	r3, [sp, #16]
   23810:	b	237b4 <ftello64@plt+0xfa60>
   23814:	ldr	r2, [pc, #572]	; 23a58 <ftello64@plt+0xfd04>
   23818:	ldr	r0, [pc, #548]	; 23a44 <ftello64@plt+0xfcf0>
   2381c:	bl	4eb24 <ftello64@plt+0x3add0>
   23820:	mov	r6, r4
   23824:	b	235c4 <ftello64@plt+0xf870>
   23828:	mov	r2, #5
   2382c:	ldr	r1, [pc, #552]	; 23a5c <ftello64@plt+0xfd08>
   23830:	bl	13484 <dcgettext@plt>
   23834:	mov	r1, r4
   23838:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2383c:	b	23670 <ftello64@plt+0xf91c>
   23840:	bl	1385c <gpg_err_code_from_syserror@plt>
   23844:	subs	r7, r0, #0
   23848:	uxthne	r7, r7
   2384c:	orrne	r7, r7, #33554432	; 0x2000000
   23850:	b	236cc <ftello64@plt+0xf978>
   23854:	ldr	r1, [sp, #28]
   23858:	ldr	r0, [sp, #32]
   2385c:	bl	20f8c <ftello64@plt+0xd238>
   23860:	subs	r3, r0, #0
   23864:	bne	23a2c <ftello64@plt+0xfcd8>
   23868:	ldr	r3, [sp, #20]
   2386c:	cmp	r9, #0
   23870:	add	r3, r3, #1
   23874:	str	r3, [sp, #20]
   23878:	beq	2372c <ftello64@plt+0xf9d8>
   2387c:	mov	r1, r3
   23880:	ldr	r3, [pc, #472]	; 23a60 <ftello64@plt+0xfd0c>
   23884:	umull	r2, r3, r3, r1
   23888:	ldr	r2, [sl, #4]
   2388c:	lsr	r3, r3, #4
   23890:	add	r3, r3, r3, lsl #2
   23894:	add	r3, r3, r3, lsl #2
   23898:	sub	r3, r1, r3, lsl #1
   2389c:	orrs	r3, r3, r2
   238a0:	bne	2372c <ftello64@plt+0xf9d8>
   238a4:	ldr	r6, [sp, #16]
   238a8:	mov	r3, #5
   238ac:	str	r3, [sp]
   238b0:	ldr	r2, [pc, #428]	; 23a64 <ftello64@plt+0xfd10>
   238b4:	mov	r3, r6
   238b8:	ldr	r1, [pc, #424]	; 23a68 <ftello64@plt+0xfd14>
   238bc:	bl	13cf4 <dcngettext@plt>
   238c0:	mov	r2, r6
   238c4:	ldr	r1, [sp, #20]
   238c8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   238cc:	b	2372c <ftello64@plt+0xf9d8>
   238d0:	cmn	r4, #1
   238d4:	bne	239ec <ftello64@plt+0xfc98>
   238d8:	ldr	r3, [pc, #348]	; 23a3c <ftello64@plt+0xfce8>
   238dc:	ldr	r3, [r3]
   238e0:	orrs	r3, r9, r3
   238e4:	beq	23934 <ftello64@plt+0xfbe0>
   238e8:	ldr	r9, [sp, #20]
   238ec:	mov	r4, #5
   238f0:	mov	r3, r9
   238f4:	ldr	r2, [pc, #368]	; 23a6c <ftello64@plt+0xfd18>
   238f8:	str	r4, [sp]
   238fc:	ldr	r1, [pc, #364]	; 23a70 <ftello64@plt+0xfd1c>
   23900:	mov	r0, #0
   23904:	bl	13cf4 <dcngettext@plt>
   23908:	mov	r1, r9
   2390c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   23910:	str	r4, [sp]
   23914:	ldr	r4, [sp, #16]
   23918:	ldr	r1, [pc, #340]	; 23a74 <ftello64@plt+0xfd20>
   2391c:	mov	r3, r4
   23920:	ldr	r2, [pc, #336]	; 23a78 <ftello64@plt+0xfd24>
   23924:	mov	r0, #0
   23928:	bl	13cf4 <dcngettext@plt>
   2392c:	mov	r1, r4
   23930:	bl	4ed38 <ftello64@plt+0x3afe4>
   23934:	ldr	r0, [sp, #32]
   23938:	cmp	r0, #0
   2393c:	beq	23950 <ftello64@plt+0xfbfc>
   23940:	bl	55bd8 <ftello64@plt+0x41e84>
   23944:	cmp	r0, #0
   23948:	streq	r0, [sp, #32]
   2394c:	bne	23a18 <ftello64@plt+0xfcc4>
   23950:	cmp	r6, #0
   23954:	ldr	r0, [sp, #36]	; 0x24
   23958:	beq	23974 <ftello64@plt+0xfc20>
   2395c:	mov	r1, r0
   23960:	mov	r2, r6
   23964:	ldr	r0, [sp, #40]	; 0x28
   23968:	bl	2102c <ftello64@plt+0xd2d8>
   2396c:	mov	r7, r0
   23970:	ldr	r0, [sp, #36]	; 0x24
   23974:	bl	13448 <gcry_free@plt>
   23978:	mov	r4, #0
   2397c:	ldr	r0, [sp, #40]	; 0x28
   23980:	str	r4, [sp, #36]	; 0x24
   23984:	bl	13448 <gcry_free@plt>
   23988:	str	r4, [sp, #40]	; 0x28
   2398c:	b	23690 <ftello64@plt+0xf93c>
   23990:	ldrb	r0, [fp, #23]
   23994:	bl	2cc98 <ftello64@plt+0x18f44>
   23998:	cmp	r0, #0
   2399c:	beq	23a04 <ftello64@plt+0xfcb0>
   239a0:	ldrb	r3, [fp]
   239a4:	bic	r3, r3, #3
   239a8:	strb	r3, [fp]
   239ac:	b	23804 <ftello64@plt+0xfab0>
   239b0:	mov	r7, fp
   239b4:	b	23690 <ftello64@plt+0xf93c>
   239b8:	bl	1385c <gpg_err_code_from_syserror@plt>
   239bc:	subs	r7, r0, #0
   239c0:	uxthne	r7, r7
   239c4:	orrne	r7, r7, #33554432	; 0x2000000
   239c8:	bl	138b0 <__errno_location@plt>
   239cc:	ldr	r4, [sp, #36]	; 0x24
   239d0:	ldr	r0, [r0]
   239d4:	bl	136e8 <strerror@plt>
   239d8:	mov	r1, r4
   239dc:	mov	r2, r0
   239e0:	ldr	r0, [pc, #148]	; 23a7c <ftello64@plt+0xfd28>
   239e4:	bl	4eb24 <ftello64@plt+0x3add0>
   239e8:	b	23690 <ftello64@plt+0xf93c>
   239ec:	bl	13b50 <gpg_strerror@plt>
   239f0:	mov	r7, r4
   239f4:	mov	r1, r0
   239f8:	ldr	r0, [pc, #128]	; 23a80 <ftello64@plt+0xfd2c>
   239fc:	bl	4eb24 <ftello64@plt+0x3add0>
   23a00:	b	23690 <ftello64@plt+0xf93c>
   23a04:	ldrb	r0, [fp, #22]
   23a08:	bl	2cba0 <ftello64@plt+0x18e4c>
   23a0c:	cmp	r0, #0
   23a10:	bne	239a0 <ftello64@plt+0xfc4c>
   23a14:	b	237f0 <ftello64@plt+0xfa9c>
   23a18:	bl	1385c <gpg_err_code_from_syserror@plt>
   23a1c:	cmp	r0, #0
   23a20:	uxthne	r7, r0
   23a24:	orrne	r7, r7, #33554432	; 0x2000000
   23a28:	b	239c8 <ftello64@plt+0xfc74>
   23a2c:	mov	r7, r3
   23a30:	b	23690 <ftello64@plt+0xf93c>
   23a34:	bl	134b4 <__stack_chk_fail@plt>
   23a38:	andeq	r6, r7, r8, ror #19
   23a3c:	andeq	r8, r7, r0, asr r2
   23a40:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   23a44:	ldrdeq	lr, [r5], -ip
   23a48:	andeq	lr, r5, r8, lsl #2
   23a4c:	andeq	lr, r5, r4, lsr #2
   23a50:	andeq	r0, r0, #34	; 0x22
   23a54:	andeq	lr, r5, r0
   23a58:	andeq	lr, r5, r4, asr r1
   23a5c:	andeq	sp, r5, r8, ror #31
   23a60:	mvnpl	r8, pc, lsl r5
   23a64:	andeq	lr, r5, r4, lsr #32
   23a68:	andeq	lr, r5, r0, asr r0
   23a6c:	muleq	r5, r4, r0
   23a70:	andeq	lr, r5, r4, lsr #1
   23a74:	andeq	lr, r5, r8, asr #1
   23a78:	strheq	lr, [r5], -r4
   23a7c:	ldrdeq	sp, [r5], -r0
   23a80:	andeq	lr, r5, r8, ror r0
   23a84:	push	{r4, r5, r6, r7, r8, lr}
   23a88:	sub	sp, sp, #8
   23a8c:	ldr	r8, [pc, #272]	; 23ba4 <ftello64@plt+0xfe50>
   23a90:	mov	r5, r0
   23a94:	ldr	r0, [r0]
   23a98:	ldr	r3, [r8]
   23a9c:	str	r3, [sp, #4]
   23aa0:	bl	2c9cc <ftello64@plt+0x18c78>
   23aa4:	bl	13a54 <gcry_cipher_get_algo_keylen@plt>
   23aa8:	str	r0, [r5, #4]
   23aac:	ldr	r0, [r5]
   23ab0:	bl	2c9cc <ftello64@plt+0x18c78>
   23ab4:	ldr	r3, [r5]
   23ab8:	mov	r2, #2
   23abc:	cmp	r3, #99	; 0x63
   23ac0:	movgt	r3, #1
   23ac4:	movle	r3, #3
   23ac8:	mov	r1, r0
   23acc:	mov	r0, sp
   23ad0:	bl	1370c <gcry_cipher_open@plt>
   23ad4:	cmp	r0, #0
   23ad8:	bne	23b90 <ftello64@plt+0xfe3c>
   23adc:	add	r6, r5, #20
   23ae0:	mov	r0, r6
   23ae4:	mov	r2, #1
   23ae8:	ldr	r1, [r5, #4]
   23aec:	bl	13d24 <gcry_randomize@plt>
   23af0:	ldr	r7, [pc, #176]	; 23ba8 <ftello64@plt+0xfe54>
   23af4:	mov	r4, #16
   23af8:	ldr	r2, [r5, #4]
   23afc:	mov	r1, r6
   23b00:	ldr	r0, [sp]
   23b04:	bl	13394 <gcry_cipher_setkey@plt>
   23b08:	cmp	r0, #0
   23b0c:	beq	23b60 <ftello64@plt+0xfe0c>
   23b10:	uxth	r0, r0
   23b14:	cmp	r0, #43	; 0x2b
   23b18:	bne	23b80 <ftello64@plt+0xfe2c>
   23b1c:	mov	r2, #5
   23b20:	mov	r1, r7
   23b24:	mov	r0, #0
   23b28:	bl	13484 <dcgettext@plt>
   23b2c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   23b30:	mov	r2, #1
   23b34:	ldr	r1, [r5, #4]
   23b38:	mov	r0, r6
   23b3c:	bl	13d24 <gcry_randomize@plt>
   23b40:	subs	r4, r4, #1
   23b44:	bne	23af8 <ftello64@plt+0xfda4>
   23b48:	ldr	r1, [pc, #92]	; 23bac <ftello64@plt+0xfe58>
   23b4c:	mov	r0, r4
   23b50:	mov	r2, #5
   23b54:	bl	13484 <dcgettext@plt>
   23b58:	mov	r1, #16
   23b5c:	bl	4eba8 <ftello64@plt+0x3ae54>
   23b60:	ldr	r0, [sp]
   23b64:	bl	13c28 <gcry_cipher_close@plt>
   23b68:	ldr	r2, [sp, #4]
   23b6c:	ldr	r3, [r8]
   23b70:	cmp	r2, r3
   23b74:	bne	23ba0 <ftello64@plt+0xfe4c>
   23b78:	add	sp, sp, #8
   23b7c:	pop	{r4, r5, r6, r7, r8, pc}
   23b80:	ldr	r2, [pc, #40]	; 23bb0 <ftello64@plt+0xfe5c>
   23b84:	mov	r1, #61	; 0x3d
   23b88:	ldr	r0, [pc, #36]	; 23bb4 <ftello64@plt+0xfe60>
   23b8c:	bl	4ee84 <ftello64@plt+0x3b130>
   23b90:	ldr	r2, [pc, #24]	; 23bb0 <ftello64@plt+0xfe5c>
   23b94:	mov	r1, #50	; 0x32
   23b98:	ldr	r0, [pc, #20]	; 23bb4 <ftello64@plt+0xfe60>
   23b9c:	bl	4ee84 <ftello64@plt+0x3b130>
   23ba0:	bl	134b4 <__stack_chk_fail@plt>
   23ba4:	andeq	r6, r7, r8, ror #19
   23ba8:			; <UNDEFINED> instruction: 0x0005e1bc
   23bac:	ldrdeq	lr, [r5], -ip
   23bb0:	andeq	lr, r5, r0, ror #2
   23bb4:	andeq	lr, r5, r8, lsr #3
   23bb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23bbc:	add	r3, r2, #7
   23bc0:	ldr	r4, [pc, #924]	; 23f64 <ftello64@plt+0x10210>
   23bc4:	mov	r5, r2
   23bc8:	sub	sp, sp, #44	; 0x2c
   23bcc:	ldr	r2, [r4, #8]
   23bd0:	lsr	r3, r3, #3
   23bd4:	tst	r2, #4
   23bd8:	ldr	r2, [pc, #904]	; 23f68 <ftello64@plt+0x10214>
   23bdc:	mov	r7, r1
   23be0:	mov	r8, r0
   23be4:	ldr	r2, [r2]
   23be8:	str	r3, [sp, #28]
   23bec:	str	r2, [sp, #36]	; 0x24
   23bf0:	ldr	r1, [r1, #4]
   23bf4:	bne	23e84 <ftello64@plt+0x10130>
   23bf8:	add	r0, r7, #20
   23bfc:	cmp	r1, #0
   23c00:	str	r0, [sp, #20]
   23c04:	ble	23ea0 <ftello64@plt+0x1014c>
   23c08:	add	r2, r1, #20
   23c0c:	add	r2, r7, r2
   23c10:	mov	r6, #0
   23c14:	ldrb	r3, [r0], #1
   23c18:	add	r6, r6, r3
   23c1c:	cmp	r2, r0
   23c20:	uxth	r6, r6
   23c24:	bne	23c14 <ftello64@plt+0xfec0>
   23c28:	cmp	r8, #18
   23c2c:	beq	23dd8 <ftello64@plt+0x10084>
   23c30:	ldr	r0, [sp, #28]
   23c34:	add	r4, r1, #7
   23c38:	clz	r3, r0
   23c3c:	lsr	r3, r3, #5
   23c40:	cmp	r4, r0
   23c44:	movls	r4, r3
   23c48:	orrhi	r4, r3, #1
   23c4c:	cmp	r4, #0
   23c50:	bne	23f1c <ftello64@plt+0x101c8>
   23c54:	bl	131d8 <gcry_xmalloc_secure@plt>
   23c58:	ldr	r9, [sp, #28]
   23c5c:	ldr	r3, [r7, #4]
   23c60:	sub	r3, r9, r3
   23c64:	sub	fp, r3, #6
   23c68:	str	r3, [sp, #16]
   23c6c:	cmp	fp, #0
   23c70:	mov	r3, #2
   23c74:	mov	sl, r0
   23c78:	strb	r4, [r0]
   23c7c:	strb	r3, [r0, #1]
   23c80:	ble	23f08 <ftello64@plt+0x101b4>
   23c84:	mov	r1, #1
   23c88:	mov	r0, fp
   23c8c:	bl	13364 <gcry_random_bytes_secure@plt>
   23c90:	ldr	r3, [sp, #16]
   23c94:	sub	r3, r3, #7
   23c98:	mov	r5, r0
   23c9c:	sub	r8, r0, #1
   23ca0:	add	r9, r0, r3
   23ca4:	mov	r3, r8
   23ca8:	mov	r4, #0
   23cac:	ldrb	r2, [r3, #1]!
   23cb0:	cmp	r2, #0
   23cb4:	addeq	r4, r4, #1
   23cb8:	cmp	r9, r3
   23cbc:	bne	23cac <ftello64@plt+0xff58>
   23cc0:	cmp	r4, #0
   23cc4:	beq	23d28 <ftello64@plt+0xffd4>
   23cc8:	add	r4, r4, r4, asr #7
   23ccc:	add	r4, r4, #3
   23cd0:	mov	r0, r4
   23cd4:	mov	r1, #1
   23cd8:	bl	13364 <gcry_random_bytes_secure@plt>
   23cdc:	mov	r3, #0
   23ce0:	b	23d04 <ftello64@plt+0xffb0>
   23ce4:	sub	r4, r4, #1
   23ce8:	ldrb	r2, [r0, r4]
   23cec:	cmp	r2, #0
   23cf0:	strb	r2, [r5, r3]
   23cf4:	bne	23d10 <ftello64@plt+0xffbc>
   23cf8:	cmp	r4, #0
   23cfc:	cmpne	r3, fp
   23d00:	bge	23d20 <ftello64@plt+0xffcc>
   23d04:	ldrb	r2, [r5, r3]
   23d08:	cmp	r2, #0
   23d0c:	beq	23ce4 <ftello64@plt+0xff90>
   23d10:	add	r3, r3, #1
   23d14:	cmp	r4, #0
   23d18:	cmpne	r3, fp
   23d1c:	blt	23d04 <ftello64@plt+0xffb0>
   23d20:	bl	13448 <gcry_free@plt>
   23d24:	b	23ca4 <ftello64@plt+0xff50>
   23d28:	mov	r1, r5
   23d2c:	mov	r2, fp
   23d30:	add	r0, sl, #2
   23d34:	bl	133e8 <memcpy@plt>
   23d38:	mov	r0, r5
   23d3c:	bl	13448 <gcry_free@plt>
   23d40:	ldr	r3, [sp, #16]
   23d44:	ldr	r2, [r7, #4]
   23d48:	sub	r5, r3, #2
   23d4c:	add	r9, sl, r3
   23d50:	ldr	r3, [r7]
   23d54:	ldr	r1, [sp, #20]
   23d58:	add	r0, sl, r5
   23d5c:	strb	r3, [r9, #-3]
   23d60:	strb	r4, [r9, #-4]
   23d64:	bl	133e8 <memcpy@plt>
   23d68:	ldr	r3, [r7, #4]
   23d6c:	ldr	r0, [sp, #28]
   23d70:	add	r5, r5, r3
   23d74:	mov	r2, sl
   23d78:	add	r3, r5, #2
   23d7c:	lsr	r1, r6, #8
   23d80:	cmp	r3, r0
   23d84:	strb	r1, [r2, r5]!
   23d88:	strb	r6, [r2, #1]
   23d8c:	bne	23ef4 <ftello64@plt+0x101a0>
   23d90:	add	r2, sp, #28
   23d94:	str	r2, [sp]
   23d98:	mov	r1, #5
   23d9c:	mov	r2, sl
   23da0:	add	r0, sp, #32
   23da4:	bl	13a48 <gcry_mpi_scan@plt>
   23da8:	cmp	r0, #0
   23dac:	bne	23f44 <ftello64@plt+0x101f0>
   23db0:	mov	r0, sl
   23db4:	bl	13448 <gcry_free@plt>
   23db8:	ldr	r0, [sp, #32]
   23dbc:	ldr	r3, [pc, #420]	; 23f68 <ftello64@plt+0x10214>
   23dc0:	ldr	r2, [sp, #36]	; 0x24
   23dc4:	ldr	r3, [r3]
   23dc8:	cmp	r2, r3
   23dcc:	bne	23f40 <ftello64@plt+0x101ec>
   23dd0:	add	sp, sp, #44	; 0x2c
   23dd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23dd8:	add	r0, r1, #10
   23ddc:	bic	r0, r0, #7
   23de0:	add	r1, r1, #3
   23de4:	cmp	r0, r1
   23de8:	str	r0, [sp, #28]
   23dec:	bls	23f2c <ftello64@plt+0x101d8>
   23df0:	bl	131d8 <gcry_xmalloc_secure@plt>
   23df4:	ldm	r7, {r3, r7}
   23df8:	ldr	r1, [sp, #20]
   23dfc:	mov	r2, r7
   23e00:	add	r8, r7, #3
   23e04:	mov	r5, r0
   23e08:	strb	r3, [r0], #1
   23e0c:	bl	133e8 <memcpy@plt>
   23e10:	ldr	r9, [sp, #28]
   23e14:	add	r7, r5, r7
   23e18:	sub	r9, r9, r8
   23e1c:	lsr	r3, r6, #8
   23e20:	strb	r3, [r7, #1]
   23e24:	add	r0, r5, r8
   23e28:	mov	r2, r9
   23e2c:	strb	r6, [r7, #2]
   23e30:	mov	r1, r9
   23e34:	bl	13904 <memset@plt>
   23e38:	ldr	r3, [sp, #28]
   23e3c:	add	r8, r8, r9
   23e40:	cmp	r8, r3
   23e44:	bne	23ee0 <ftello64@plt+0x1018c>
   23e48:	ldr	r2, [r4, #8]
   23e4c:	tst	r2, #4
   23e50:	bne	23ea8 <ftello64@plt+0x10154>
   23e54:	add	r2, sp, #28
   23e58:	str	r2, [sp]
   23e5c:	mov	r1, #5
   23e60:	mov	r2, r5
   23e64:	add	r0, sp, #32
   23e68:	bl	13a48 <gcry_mpi_scan@plt>
   23e6c:	cmp	r0, #0
   23e70:	bne	23f54 <ftello64@plt+0x10200>
   23e74:	mov	r0, r5
   23e78:	bl	13448 <gcry_free@plt>
   23e7c:	ldr	r0, [sp, #32]
   23e80:	b	23dbc <ftello64@plt+0x10068>
   23e84:	ldr	r0, [pc, #224]	; 23f6c <ftello64@plt+0x10218>
   23e88:	bl	4ec70 <ftello64@plt+0x3af1c>
   23e8c:	ldr	r1, [r7, #4]
   23e90:	add	r0, r7, #20
   23e94:	cmp	r1, #0
   23e98:	str	r0, [sp, #20]
   23e9c:	bgt	23c08 <ftello64@plt+0xfeb4>
   23ea0:	mov	r6, #0
   23ea4:	b	23c28 <ftello64@plt+0xfed4>
   23ea8:	mov	r0, r5
   23eac:	mov	r1, r3
   23eb0:	ldrb	r2, [r0], r3
   23eb4:	ldrb	r3, [r5, #2]
   23eb8:	ldrb	lr, [r0, #-1]
   23ebc:	ldrb	ip, [r0, #-2]
   23ec0:	ldrb	r0, [r0, #-3]
   23ec4:	str	r3, [sp]
   23ec8:	stmib	sp, {r0, ip, lr}
   23ecc:	ldr	r0, [pc, #156]	; 23f70 <ftello64@plt+0x1021c>
   23ed0:	ldrb	r3, [r5, #1]
   23ed4:	bl	4ec70 <ftello64@plt+0x3af1c>
   23ed8:	ldr	r3, [sp, #28]
   23edc:	b	23e54 <ftello64@plt+0x10100>
   23ee0:	ldr	r3, [pc, #140]	; 23f74 <ftello64@plt+0x10220>
   23ee4:	mov	r2, #119	; 0x77
   23ee8:	ldr	r1, [pc, #136]	; 23f78 <ftello64@plt+0x10224>
   23eec:	ldr	r0, [pc, #136]	; 23f7c <ftello64@plt+0x10228>
   23ef0:	bl	4eeac <ftello64@plt+0x3b158>
   23ef4:	ldr	r3, [pc, #120]	; 23f74 <ftello64@plt+0x10220>
   23ef8:	mov	r2, #197	; 0xc5
   23efc:	ldr	r1, [pc, #116]	; 23f78 <ftello64@plt+0x10224>
   23f00:	ldr	r0, [pc, #120]	; 23f80 <ftello64@plt+0x1022c>
   23f04:	bl	4eeac <ftello64@plt+0x3b158>
   23f08:	ldr	r3, [pc, #100]	; 23f74 <ftello64@plt+0x10220>
   23f0c:	mov	r2, #163	; 0xa3
   23f10:	ldr	r1, [pc, #96]	; 23f78 <ftello64@plt+0x10224>
   23f14:	ldr	r0, [pc, #104]	; 23f84 <ftello64@plt+0x10230>
   23f18:	bl	4eeac <ftello64@plt+0x3b158>
   23f1c:	mov	r2, r5
   23f20:	lsl	r1, r1, #3
   23f24:	ldr	r0, [pc, #92]	; 23f88 <ftello64@plt+0x10234>
   23f28:	bl	4ec2c <ftello64@plt+0x3aed8>
   23f2c:	ldr	r3, [pc, #64]	; 23f74 <ftello64@plt+0x10220>
   23f30:	mov	r2, #108	; 0x6c
   23f34:	ldr	r1, [pc, #60]	; 23f78 <ftello64@plt+0x10224>
   23f38:	ldr	r0, [pc, #76]	; 23f8c <ftello64@plt+0x10238>
   23f3c:	bl	4eeac <ftello64@plt+0x3b158>
   23f40:	bl	134b4 <__stack_chk_fail@plt>
   23f44:	ldr	r2, [pc, #40]	; 23f74 <ftello64@plt+0x10220>
   23f48:	mov	r1, #199	; 0xc7
   23f4c:	ldr	r0, [pc, #36]	; 23f78 <ftello64@plt+0x10224>
   23f50:	bl	4ee84 <ftello64@plt+0x3b130>
   23f54:	ldr	r2, [pc, #24]	; 23f74 <ftello64@plt+0x10220>
   23f58:	mov	r1, #128	; 0x80
   23f5c:	ldr	r0, [pc, #20]	; 23f78 <ftello64@plt+0x10224>
   23f60:	bl	4ee84 <ftello64@plt+0x3b130>
   23f64:	andeq	r8, r7, r0, asr r2
   23f68:	andeq	r6, r7, r8, ror #19
   23f6c:	andeq	lr, r5, ip, lsl r2
   23f70:	andeq	lr, r5, r4, lsl #5
   23f74:	andeq	lr, r5, r4, ror r1
   23f78:	andeq	lr, r5, r8, lsr #3
   23f7c:	andeq	lr, r5, r4, ror r2
   23f80:	strdeq	lr, [r5], -ip
   23f84:	strdeq	lr, [r5], -r4
   23f88:	andeq	lr, r5, r4, asr #5
   23f8c:	andeq	lr, r5, r8, asr #4
   23f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23f94:	sub	sp, sp, #36	; 0x24
   23f98:	ldr	r6, [pc, #1004]	; 2438c <ftello64@plt+0x10638>
   23f9c:	subs	r5, r2, #0
   23fa0:	ldr	r3, [r6]
   23fa4:	str	r3, [sp, #28]
   23fa8:	beq	242f4 <ftello64@plt+0x105a0>
   23fac:	cmp	r0, #0
   23fb0:	mov	r7, r0
   23fb4:	beq	2430c <ftello64@plt+0x105b8>
   23fb8:	ldrb	r3, [r0, #31]
   23fbc:	mov	r8, r1
   23fc0:	cmp	r3, #22
   23fc4:	beq	241e4 <ftello64@plt+0x10490>
   23fc8:	and	r3, r3, #253	; 0xfd
   23fcc:	cmp	r3, #17
   23fd0:	bne	24084 <ftello64@plt+0x10330>
   23fd4:	ldr	r0, [r0, #108]	; 0x6c
   23fd8:	bl	131c0 <gcry_mpi_get_nbits@plt>
   23fdc:	ldrb	r3, [r7, #31]
   23fe0:	cmp	r3, #19
   23fe4:	mov	r9, r0
   23fe8:	beq	24220 <ftello64@plt+0x104cc>
   23fec:	ands	r4, r9, #7
   23ff0:	bne	24298 <ftello64@plt+0x10544>
   23ff4:	cmp	r9, #159	; 0x9f
   23ff8:	bls	242b4 <ftello64@plt+0x10560>
   23ffc:	ldrb	r2, [r7, #31]
   24000:	cmp	r9, #512	; 0x200
   24004:	mov	r0, r5
   24008:	sub	r3, r2, #19
   2400c:	clz	r3, r3
   24010:	lsr	r3, r3, #5
   24014:	movls	r3, #0
   24018:	cmp	r3, #0
   2401c:	lsreq	r4, r9, #3
   24020:	movne	r4, #64	; 0x40
   24024:	movne	r9, #512	; 0x200
   24028:	bl	13280 <gcry_md_get_algo_dlen@plt>
   2402c:	cmp	r0, r4
   24030:	bcc	24244 <ftello64@plt+0x104f0>
   24034:	mov	r1, r5
   24038:	mov	r0, r8
   2403c:	bl	1334c <gcry_md_read@plt>
   24040:	mov	r2, #0
   24044:	str	r2, [sp]
   24048:	mov	r3, r4
   2404c:	mov	r1, #5
   24050:	mov	r2, r0
   24054:	add	r0, sp, #24
   24058:	bl	13a48 <gcry_mpi_scan@plt>
   2405c:	cmp	r0, #0
   24060:	bne	24334 <ftello64@plt+0x105e0>
   24064:	ldr	r4, [sp, #24]
   24068:	ldr	r2, [sp, #28]
   2406c:	ldr	r3, [r6]
   24070:	mov	r0, r4
   24074:	cmp	r2, r3
   24078:	bne	24308 <ftello64@plt+0x105b4>
   2407c:	add	sp, sp, #36	; 0x24
   24080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24084:	add	r3, sp, #16
   24088:	mov	r2, #0
   2408c:	mov	r1, #10
   24090:	mov	r0, r5
   24094:	bl	13874 <gcry_md_algo_info@plt>
   24098:	cmp	r0, #0
   2409c:	bne	24320 <ftello64@plt+0x105cc>
   240a0:	ldr	r0, [sp, #16]
   240a4:	bl	13214 <gcry_malloc@plt>
   240a8:	subs	r4, r0, #0
   240ac:	beq	24068 <ftello64@plt+0x10314>
   240b0:	add	r3, sp, #16
   240b4:	mov	r2, r4
   240b8:	mov	r1, #10
   240bc:	mov	r0, r5
   240c0:	bl	13874 <gcry_md_algo_info@plt>
   240c4:	subs	r9, r0, #0
   240c8:	bne	2437c <ftello64@plt+0x10628>
   240cc:	mov	r0, r5
   240d0:	bl	13280 <gcry_md_get_algo_dlen@plt>
   240d4:	mov	sl, r0
   240d8:	ldr	r0, [r7, #104]	; 0x68
   240dc:	bl	131c0 <gcry_mpi_get_nbits@plt>
   240e0:	ldr	fp, [sp, #16]
   240e4:	add	r1, fp, #4
   240e8:	add	r1, r1, sl
   240ec:	add	r3, r0, #7
   240f0:	lsr	r3, r3, #3
   240f4:	cmp	r3, r1
   240f8:	str	r3, [sp, #20]
   240fc:	bcc	2422c <ftello64@plt+0x104d8>
   24100:	mov	r0, r8
   24104:	bl	13a90 <gcry_md_is_secure@plt>
   24108:	cmp	r0, #0
   2410c:	ldr	r0, [sp, #20]
   24110:	bne	24214 <ftello64@plt+0x104c0>
   24114:	bl	131cc <gcry_xmalloc@plt>
   24118:	mov	r7, r0
   2411c:	ldr	r3, [sp, #20]
   24120:	mov	r1, #1
   24124:	sub	r2, r3, sl
   24128:	sub	r9, r2, fp
   2412c:	str	r2, [sp, #8]
   24130:	sub	r2, r9, #3
   24134:	mov	r0, #0
   24138:	cmp	r2, #1
   2413c:	strb	r0, [r7]
   24140:	strb	r1, [r7, #1]
   24144:	ble	24368 <ftello64@plt+0x10614>
   24148:	add	r9, r7, r9
   2414c:	mov	r1, #255	; 0xff
   24150:	add	r0, r7, #2
   24154:	str	r3, [sp, #12]
   24158:	bl	13904 <memset@plt>
   2415c:	mov	r3, #0
   24160:	strb	r3, [r9, #-1]
   24164:	ldr	r3, [sp, #8]
   24168:	mov	r2, fp
   2416c:	mov	r0, r9
   24170:	mov	r1, r4
   24174:	add	r9, r7, r3
   24178:	bl	133e8 <memcpy@plt>
   2417c:	mov	r1, r5
   24180:	mov	r0, r8
   24184:	bl	1334c <gcry_md_read@plt>
   24188:	mov	r2, sl
   2418c:	mov	r1, r0
   24190:	mov	r0, r9
   24194:	bl	133e8 <memcpy@plt>
   24198:	ldr	r2, [sp, #20]
   2419c:	ldr	r3, [sp, #12]
   241a0:	cmp	r3, r2
   241a4:	bne	24354 <ftello64@plt+0x10600>
   241a8:	add	r2, sp, #20
   241ac:	str	r2, [sp]
   241b0:	mov	r1, #5
   241b4:	mov	r2, r7
   241b8:	add	r0, sp, #24
   241bc:	bl	13a48 <gcry_mpi_scan@plt>
   241c0:	cmp	r0, #0
   241c4:	bne	24344 <ftello64@plt+0x105f0>
   241c8:	mov	r0, r7
   241cc:	bl	13448 <gcry_free@plt>
   241d0:	ldr	r9, [sp, #24]
   241d4:	mov	r0, r4
   241d8:	str	r9, [sp, #24]
   241dc:	bl	13448 <gcry_free@plt>
   241e0:	b	24064 <ftello64@plt+0x10310>
   241e4:	mov	r0, r1
   241e8:	mov	r1, r5
   241ec:	bl	1334c <gcry_md_read@plt>
   241f0:	mov	r4, r0
   241f4:	mov	r0, r5
   241f8:	bl	13280 <gcry_md_get_algo_dlen@plt>
   241fc:	mov	r1, r4
   24200:	lsl	r2, r0, #3
   24204:	mov	r0, #0
   24208:	bl	13cdc <gcry_mpi_set_opaque_copy@plt>
   2420c:	mov	r4, r0
   24210:	b	24068 <ftello64@plt+0x10314>
   24214:	bl	131d8 <gcry_xmalloc_secure@plt>
   24218:	mov	r7, r0
   2421c:	b	2411c <ftello64@plt+0x103c8>
   24220:	bl	2e1f8 <ftello64@plt+0x1a4a4>
   24224:	mov	r9, r0
   24228:	b	23fec <ftello64@plt+0x10298>
   2422c:	mov	r2, r0
   24230:	mov	r3, r5
   24234:	lsl	r1, sl, #3
   24238:	ldr	r0, [pc, #336]	; 24390 <ftello64@plt+0x1063c>
   2423c:	bl	4eb24 <ftello64@plt+0x3add0>
   24240:	b	241d4 <ftello64@plt+0x10480>
   24244:	mov	r2, #5
   24248:	ldr	r1, [pc, #324]	; 24394 <ftello64@plt+0x10640>
   2424c:	mov	r0, #0
   24250:	bl	13484 <dcgettext@plt>
   24254:	mov	r8, r0
   24258:	ldrb	r0, [r7, #31]
   2425c:	bl	2cc54 <ftello64@plt+0x18f00>
   24260:	mov	r4, r0
   24264:	mov	r0, r7
   24268:	bl	31418 <ftello64@plt+0x1d6c4>
   2426c:	mov	r7, r0
   24270:	mov	r0, r5
   24274:	bl	13880 <gcry_md_algo_name@plt>
   24278:	mov	r1, r4
   2427c:	mov	r2, r7
   24280:	mov	r3, r9
   24284:	mov	r4, #0
   24288:	str	r0, [sp]
   2428c:	mov	r0, r8
   24290:	bl	4eb24 <ftello64@plt+0x3add0>
   24294:	b	24068 <ftello64@plt+0x10314>
   24298:	mov	r2, #5
   2429c:	ldr	r1, [pc, #244]	; 24398 <ftello64@plt+0x10644>
   242a0:	mov	r0, #0
   242a4:	bl	13484 <dcgettext@plt>
   242a8:	bl	4eb24 <ftello64@plt+0x3add0>
   242ac:	mov	r4, #0
   242b0:	b	24068 <ftello64@plt+0x10314>
   242b4:	mov	r2, #5
   242b8:	ldr	r1, [pc, #220]	; 2439c <ftello64@plt+0x10648>
   242bc:	mov	r0, r4
   242c0:	bl	13484 <dcgettext@plt>
   242c4:	mov	r5, r0
   242c8:	ldrb	r0, [r7, #31]
   242cc:	bl	2cc54 <ftello64@plt+0x18f00>
   242d0:	mov	r8, r0
   242d4:	mov	r0, r7
   242d8:	bl	31418 <ftello64@plt+0x1d6c4>
   242dc:	mov	r3, r9
   242e0:	mov	r1, r8
   242e4:	mov	r2, r0
   242e8:	mov	r0, r5
   242ec:	bl	4eb24 <ftello64@plt+0x3add0>
   242f0:	b	24068 <ftello64@plt+0x10314>
   242f4:	ldr	r3, [pc, #164]	; 243a0 <ftello64@plt+0x1064c>
   242f8:	mov	r2, #268	; 0x10c
   242fc:	ldr	r1, [pc, #160]	; 243a4 <ftello64@plt+0x10650>
   24300:	ldr	r0, [pc, #160]	; 243a8 <ftello64@plt+0x10654>
   24304:	bl	4eeac <ftello64@plt+0x3b158>
   24308:	bl	134b4 <__stack_chk_fail@plt>
   2430c:	ldr	r3, [pc, #140]	; 243a0 <ftello64@plt+0x1064c>
   24310:	ldr	r2, [pc, #148]	; 243ac <ftello64@plt+0x10658>
   24314:	ldr	r1, [pc, #136]	; 243a4 <ftello64@plt+0x10650>
   24318:	ldr	r0, [pc, #144]	; 243b0 <ftello64@plt+0x1065c>
   2431c:	bl	4eeac <ftello64@plt+0x3b158>
   24320:	bl	13b50 <gpg_strerror@plt>
   24324:	mov	r1, r5
   24328:	mov	r2, r0
   2432c:	ldr	r0, [pc, #128]	; 243b4 <ftello64@plt+0x10660>
   24330:	bl	4eba8 <ftello64@plt+0x3ae54>
   24334:	ldr	r2, [pc, #100]	; 243a0 <ftello64@plt+0x1064c>
   24338:	mov	r1, #336	; 0x150
   2433c:	ldr	r0, [pc, #96]	; 243a4 <ftello64@plt+0x10650>
   24340:	bl	4ee84 <ftello64@plt+0x3b130>
   24344:	ldr	r2, [pc, #108]	; 243b8 <ftello64@plt+0x10664>
   24348:	mov	r1, #240	; 0xf0
   2434c:	ldr	r0, [pc, #80]	; 243a4 <ftello64@plt+0x10650>
   24350:	bl	4ee84 <ftello64@plt+0x3b130>
   24354:	ldr	r3, [pc, #92]	; 243b8 <ftello64@plt+0x10664>
   24358:	mov	r2, #237	; 0xed
   2435c:	ldr	r1, [pc, #64]	; 243a4 <ftello64@plt+0x10650>
   24360:	ldr	r0, [pc, #84]	; 243bc <ftello64@plt+0x10668>
   24364:	bl	4eeac <ftello64@plt+0x3b158>
   24368:	ldr	r3, [pc, #72]	; 243b8 <ftello64@plt+0x10664>
   2436c:	mov	r2, #232	; 0xe8
   24370:	ldr	r1, [pc, #44]	; 243a4 <ftello64@plt+0x10650>
   24374:	ldr	r0, [pc, #68]	; 243c0 <ftello64@plt+0x1066c>
   24378:	bl	4eeac <ftello64@plt+0x3b158>
   2437c:	ldr	r2, [pc, #28]	; 243a0 <ftello64@plt+0x1064c>
   24380:	mov	r1, #352	; 0x160
   24384:	ldr	r0, [pc, #24]	; 243a4 <ftello64@plt+0x10650>
   24388:	bl	4ee84 <ftello64@plt+0x3b130>
   2438c:	andeq	r6, r7, r8, ror #19
   24390:	andeq	lr, r5, r4, ror #7
   24394:	andeq	lr, r5, ip, ror r3
   24398:	andeq	lr, r5, r4, lsl r3
   2439c:	andeq	lr, r5, r0, asr r3
   243a0:	andeq	lr, r5, r8, lsl #3
   243a4:	andeq	lr, r5, r8, lsr #3
   243a8:	andeq	lr, r5, r8, lsl #6
   243ac:	andeq	r0, r0, sp, lsl #2
   243b0:	andeq	pc, r5, ip, lsr r0	; <UNPREDICTABLE>
   243b4:			; <UNDEFINED> instruction: 0x0005e3b8
   243b8:	muleq	r5, r8, r1
   243bc:	strdeq	lr, [r5], -ip
   243c0:	andeq	lr, r5, ip, lsl r4
   243c4:	ldr	r3, [pc, #92]	; 24428 <ftello64@plt+0x106d4>
   243c8:	push	{r4, lr}
   243cc:	ldr	r0, [r3]
   243d0:	cmp	r0, #0
   243d4:	beq	243fc <ftello64@plt+0x106a8>
   243d8:	ldr	r2, [r0]
   243dc:	str	r2, [r3]
   243e0:	mov	r3, #0
   243e4:	str	r3, [r0]
   243e8:	str	r3, [r0, #4]
   243ec:	str	r3, [r0, #8]
   243f0:	str	r3, [r0, #12]
   243f4:	str	r3, [r0, #16]
   243f8:	pop	{r4, pc}
   243fc:	ldr	r2, [r3, #4]
   24400:	cmp	r2, #0
   24404:	beq	24414 <ftello64@plt+0x106c0>
   24408:	mov	r0, #20
   2440c:	bl	131cc <gcry_xmalloc@plt>
   24410:	b	243e0 <ftello64@plt+0x1068c>
   24414:	mov	r2, #1
   24418:	ldr	r0, [pc, #12]	; 2442c <ftello64@plt+0x106d8>
   2441c:	str	r2, [r3, #4]
   24420:	bl	4f170 <ftello64@plt+0x3b41c>
   24424:	b	24408 <ftello64@plt+0x106b4>
   24428:	andeq	r7, r7, ip, lsr r8
   2442c:	andeq	r4, r2, r0, lsr r4
   24430:	push	{r4, r5, r6, lr}
   24434:	ldr	r5, [pc, #32]	; 2445c <ftello64@plt+0x10708>
   24438:	ldr	r0, [r5]
   2443c:	cmp	r0, #0
   24440:	popeq	{r4, r5, r6, pc}
   24444:	ldr	r4, [r0]
   24448:	bl	13448 <gcry_free@plt>
   2444c:	subs	r0, r4, #0
   24450:	str	r4, [r5]
   24454:	bne	24444 <ftello64@plt+0x106f0>
   24458:	pop	{r4, r5, r6, pc}
   2445c:	andeq	r7, r7, ip, lsr r8
   24460:	push	{r4, lr}
   24464:	mov	r4, r0
   24468:	bl	243c4 <ftello64@plt+0x10670>
   2446c:	str	r4, [r0, #4]
   24470:	pop	{r4, pc}
   24474:	push	{r4, lr}
   24478:	mov	r4, r0
   2447c:	bl	243c4 <ftello64@plt+0x10670>
   24480:	ldr	r3, [r4, #16]
   24484:	ldr	r1, [r4, #4]
   24488:	orr	r3, r3, #2
   2448c:	str	r3, [r0, #16]
   24490:	str	r1, [r0, #4]
   24494:	pop	{r4, pc}
   24498:	push	{r4, r5, r6, lr}
   2449c:	subs	r4, r0, #0
   244a0:	popeq	{r4, r5, r6, pc}
   244a4:	ldr	r6, [pc, #56]	; 244e4 <ftello64@plt+0x10790>
   244a8:	b	244c0 <ftello64@plt+0x1076c>
   244ac:	ldr	r3, [r6]
   244b0:	str	r4, [r6]
   244b4:	str	r3, [r4]
   244b8:	subs	r4, r5, #0
   244bc:	popeq	{r4, r5, r6, pc}
   244c0:	ldr	r1, [r4, #16]
   244c4:	ldr	r5, [r4]
   244c8:	ands	r1, r1, #2
   244cc:	bne	244ac <ftello64@plt+0x10758>
   244d0:	ldr	r0, [r4, #4]
   244d4:	bl	182a0 <ftello64@plt+0x454c>
   244d8:	ldr	r0, [r4, #4]
   244dc:	bl	13448 <gcry_free@plt>
   244e0:	b	244ac <ftello64@plt+0x10758>
   244e4:	andeq	r7, r7, ip, lsr r8
   244e8:	ldr	r3, [r0, #16]
   244ec:	orr	r3, r3, #1
   244f0:	str	r3, [r0, #16]
   244f4:	bx	lr
   244f8:	b	24500 <ftello64@plt+0x107ac>
   244fc:	mov	r0, r3
   24500:	ldr	r3, [r0]
   24504:	cmp	r3, #0
   24508:	bne	244fc <ftello64@plt+0x107a8>
   2450c:	str	r1, [r0]
   24510:	bx	lr
   24514:	cmp	r2, #0
   24518:	ldr	r3, [r0]
   2451c:	bne	24544 <ftello64@plt+0x107f0>
   24520:	str	r3, [r1]
   24524:	str	r1, [r0]
   24528:	bx	lr
   2452c:	ldr	ip, [r3, #4]
   24530:	ldr	ip, [ip]
   24534:	cmp	ip, r2
   24538:	bne	24520 <ftello64@plt+0x107cc>
   2453c:	mov	r0, r3
   24540:	ldr	r3, [r3]
   24544:	cmp	r3, #0
   24548:	bne	2452c <ftello64@plt+0x107d8>
   2454c:	b	24520 <ftello64@plt+0x107cc>
   24550:	cmp	r0, r1
   24554:	cmpne	r0, #0
   24558:	mov	r3, r0
   2455c:	movne	r0, #1
   24560:	moveq	r0, #0
   24564:	bxeq	lr
   24568:	mov	r0, #0
   2456c:	cmp	r2, #0
   24570:	moveq	r0, r3
   24574:	beq	24588 <ftello64@plt+0x10834>
   24578:	ldr	ip, [r3, #4]
   2457c:	ldr	ip, [ip]
   24580:	cmp	ip, r2
   24584:	moveq	r0, r3
   24588:	ldr	r3, [r3]
   2458c:	cmp	r3, #0
   24590:	cmpne	r1, r3
   24594:	bne	2456c <ftello64@plt+0x10818>
   24598:	bx	lr
   2459c:	ldr	r0, [r0]
   245a0:	cmp	r0, #0
   245a4:	bxeq	lr
   245a8:	cmp	r1, #0
   245ac:	bne	245dc <ftello64@plt+0x10888>
   245b0:	bx	lr
   245b4:	cmp	r1, #2
   245b8:	bne	245c8 <ftello64@plt+0x10874>
   245bc:	cmp	r3, #13
   245c0:	cmpne	r2, #1
   245c4:	bls	245f8 <ftello64@plt+0x108a4>
   245c8:	cmp	r1, r3
   245cc:	bxeq	lr
   245d0:	ldr	r0, [r0]
   245d4:	cmp	r0, #0
   245d8:	bxeq	lr
   245dc:	ldr	r3, [r0, #4]
   245e0:	cmp	r1, #13
   245e4:	ldr	r3, [r3]
   245e8:	sub	r2, r3, #5
   245ec:	bne	245b4 <ftello64@plt+0x10860>
   245f0:	cmp	r2, #1
   245f4:	bhi	245c8 <ftello64@plt+0x10874>
   245f8:	mov	r0, #0
   245fc:	bx	lr
   24600:	cmp	r0, #0
   24604:	bxeq	lr
   24608:	ldr	r3, [r0, #4]
   2460c:	ldr	r3, [r3]
   24610:	cmp	r3, r1
   24614:	bxeq	lr
   24618:	ldr	r0, [r0]
   2461c:	cmp	r0, #0
   24620:	bne	24608 <ftello64@plt+0x108b4>
   24624:	bx	lr
   24628:	clz	r2, r2
   2462c:	ldr	r3, [r1]
   24630:	lsr	r2, r2, #5
   24634:	b	24644 <ftello64@plt+0x108f0>
   24638:	ldr	ip, [r3, #16]
   2463c:	tst	ip, #1
   24640:	beq	24668 <ftello64@plt+0x10914>
   24644:	cmp	r3, #0
   24648:	moveq	r3, r0
   2464c:	ldrne	r3, [r3]
   24650:	cmp	r3, #0
   24654:	movne	ip, r2
   24658:	moveq	ip, #0
   2465c:	cmp	ip, #0
   24660:	str	r3, [r1]
   24664:	bne	24638 <ftello64@plt+0x108e4>
   24668:	mov	r0, r3
   2466c:	bx	lr
   24670:	cmp	r0, #0
   24674:	bxeq	lr
   24678:	mov	r3, #0
   2467c:	str	r3, [r0, #8]
   24680:	ldr	r0, [r0]
   24684:	cmp	r0, #0
   24688:	bne	2467c <ftello64@plt+0x10928>
   2468c:	bx	lr
   24690:	push	{r4, r5, r6, r7, r8, lr}
   24694:	ldr	r4, [r0]
   24698:	cmp	r4, #0
   2469c:	beq	24718 <ftello64@plt+0x109c4>
   246a0:	mov	r7, r0
   246a4:	mov	r0, #0
   246a8:	ldr	r8, [pc, #112]	; 24720 <ftello64@plt+0x109cc>
   246ac:	mov	r5, r0
   246b0:	b	246d0 <ftello64@plt+0x1097c>
   246b4:	ldr	r3, [r8]
   246b8:	str	r4, [r8]
   246bc:	str	r3, [r4]
   246c0:	ldr	r4, [r5]
   246c4:	mov	r0, r6
   246c8:	cmp	r4, #0
   246cc:	popeq	{r4, r5, r6, r7, r8, pc}
   246d0:	ldr	r1, [r4, #16]
   246d4:	ldr	r3, [r4]
   246d8:	ands	r6, r1, #1
   246dc:	moveq	r5, r4
   246e0:	moveq	r4, r3
   246e4:	beq	246c8 <ftello64@plt+0x10974>
   246e8:	ldr	r2, [r7]
   246ec:	cmp	r2, r4
   246f0:	streq	r3, [r7]
   246f4:	moveq	r5, r3
   246f8:	strne	r3, [r5]
   246fc:	ands	r1, r1, #2
   24700:	bne	246b4 <ftello64@plt+0x10960>
   24704:	ldr	r0, [r4, #4]
   24708:	bl	182a0 <ftello64@plt+0x454c>
   2470c:	ldr	r0, [r4, #4]
   24710:	bl	13448 <gcry_free@plt>
   24714:	b	246b4 <ftello64@plt+0x10960>
   24718:	mov	r0, r4
   2471c:	pop	{r4, r5, r6, r7, r8, pc}
   24720:	andeq	r7, r7, ip, lsr r8
   24724:	push	{r4, r5, r6, r7, r8, lr}
   24728:	ldr	r4, [r0]
   2472c:	cmp	r4, #0
   24730:	popeq	{r4, r5, r6, r7, r8, pc}
   24734:	mov	r5, r1
   24738:	mov	r7, r0
   2473c:	ldr	r8, [pc, #108]	; 247b0 <ftello64@plt+0x10a5c>
   24740:	mov	r6, #0
   24744:	b	24750 <ftello64@plt+0x109fc>
   24748:	subs	r4, r3, #0
   2474c:	popeq	{r4, r5, r6, r7, r8, pc}
   24750:	cmp	r5, r4
   24754:	ldr	r3, [r4]
   24758:	movne	r6, r4
   2475c:	bne	24748 <ftello64@plt+0x109f4>
   24760:	ldr	r2, [r7]
   24764:	ldr	r1, [r4, #16]
   24768:	cmp	r2, r5
   2476c:	streq	r3, [r7]
   24770:	moveq	r6, r3
   24774:	strne	r3, [r6]
   24778:	ands	r1, r1, #2
   2477c:	beq	2479c <ftello64@plt+0x10a48>
   24780:	ldr	r3, [r8]
   24784:	str	r4, [r8]
   24788:	str	r3, [r4]
   2478c:	ldr	r3, [r6]
   24790:	subs	r4, r3, #0
   24794:	bne	24750 <ftello64@plt+0x109fc>
   24798:	pop	{r4, r5, r6, r7, r8, pc}
   2479c:	ldr	r0, [r4, #4]
   247a0:	bl	182a0 <ftello64@plt+0x454c>
   247a4:	ldr	r0, [r4, #4]
   247a8:	bl	13448 <gcry_free@plt>
   247ac:	b	24780 <ftello64@plt+0x10a2c>
   247b0:	andeq	r7, r7, ip, lsr r8
   247b4:	cmp	r0, #0
   247b8:	bxeq	lr
   247bc:	push	{lr}		; (str lr, [sp, #-4]!)
   247c0:	ldr	lr, [r0]
   247c4:	cmp	r1, #0
   247c8:	cmpne	lr, #0
   247cc:	movne	ip, lr
   247d0:	bne	247e0 <ftello64@plt+0x10a8c>
   247d4:	pop	{pc}		; (ldr pc, [sp], #4)
   247d8:	subs	ip, r3, #0
   247dc:	popeq	{pc}		; (ldreq pc, [sp], #4)
   247e0:	ldr	r3, [ip]
   247e4:	cmp	r3, r1
   247e8:	bne	247d8 <ftello64@plt+0x10a84>
   247ec:	cmp	r2, #0
   247f0:	beq	24810 <ftello64@plt+0x10abc>
   247f4:	cmp	r1, r2
   247f8:	ldrne	r3, [r1]
   247fc:	ldrne	r0, [r2]
   24800:	strne	r0, [r1]
   24804:	strne	r1, [r2]
   24808:	strne	r3, [ip]
   2480c:	pop	{pc}		; (ldr pc, [sp], #4)
   24810:	cmp	lr, r1
   24814:	ldrne	r3, [r1]
   24818:	strne	r3, [ip]
   2481c:	ldrne	r3, [r0]
   24820:	strne	r3, [r1]
   24824:	strne	r1, [r0]
   24828:	pop	{pc}		; (ldr pc, [sp], #4)
   2482c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24830:	subs	r4, r0, #0
   24834:	sub	sp, sp, #20
   24838:	beq	24944 <ftello64@plt+0x10bf0>
   2483c:	ldr	r7, [pc, #416]	; 249e4 <ftello64@plt+0x10c90>
   24840:	ldr	r6, [pc, #416]	; 249e8 <ftello64@plt+0x10c94>
   24844:	ldr	r5, [pc, #416]	; 249ec <ftello64@plt+0x10c98>
   24848:	ldr	r9, [pc, #416]	; 249f0 <ftello64@plt+0x10c9c>
   2484c:	ldr	r8, [pc, #416]	; 249f4 <ftello64@plt+0x10ca0>
   24850:	ldr	sl, [pc, #416]	; 249f8 <ftello64@plt+0x10ca4>
   24854:	b	248d4 <ftello64@plt+0x10b80>
   24858:	ldr	fp, [r2, #4]
   2485c:	mov	r1, #0
   24860:	mov	r0, fp
   24864:	bl	31330 <ftello64@plt+0x1d5dc>
   24868:	ldrb	r1, [fp, #60]	; 0x3c
   2486c:	ldr	r3, [fp, #36]	; 0x24
   24870:	ldrb	r2, [fp, #31]
   24874:	cmp	r3, #0
   24878:	movne	ip, #101	; 0x65
   2487c:	moveq	ip, #46	; 0x2e
   24880:	tst	r1, #48	; 0x30
   24884:	movne	lr, #114	; 0x72
   24888:	moveq	lr, #46	; 0x2e
   2488c:	tst	r1, #128	; 0x80
   24890:	ldrb	r3, [fp, #32]
   24894:	str	ip, [sp]
   24898:	movne	ip, #118	; 0x76
   2489c:	moveq	ip, #46	; 0x2e
   248a0:	tst	r1, #1
   248a4:	movne	r1, #109	; 0x6d
   248a8:	moveq	r1, #46	; 0x2e
   248ac:	str	r1, [sp, #12]
   248b0:	str	lr, [sp, #4]
   248b4:	mov	r1, r0
   248b8:	str	ip, [sp, #8]
   248bc:	mov	r0, r8
   248c0:	bl	4ed38 <ftello64@plt+0x3afe4>
   248c4:	bl	4eda4 <ftello64@plt+0x3b050>
   248c8:	ldr	r4, [r4]
   248cc:	cmp	r4, #0
   248d0:	beq	24944 <ftello64@plt+0x10bf0>
   248d4:	ldr	r3, [r4, #4]
   248d8:	ldr	r2, [r4, #8]
   248dc:	mov	r0, r5
   248e0:	ldr	r3, [r3]
   248e4:	cmp	r3, #63	; 0x3f
   248e8:	movhi	r1, r7
   248ec:	ldrls	r1, [r6, r3, lsl #2]
   248f0:	ldr	r3, [r4, #16]
   248f4:	str	r1, [sp]
   248f8:	mov	r1, r4
   248fc:	bl	4ec70 <ftello64@plt+0x3af1c>
   24900:	ldr	r2, [r4, #4]
   24904:	ldr	r3, [r2]
   24908:	cmp	r3, #13
   2490c:	beq	2494c <ftello64@plt+0x10bf8>
   24910:	cmp	r3, #2
   24914:	beq	249b8 <ftello64@plt+0x10c64>
   24918:	cmp	r3, #63	; 0x3f
   2491c:	beq	249d0 <ftello64@plt+0x10c7c>
   24920:	bic	r3, r3, #8
   24924:	cmp	r3, #6
   24928:	beq	24858 <ftello64@plt+0x10b04>
   2492c:	mov	r0, r9
   24930:	bl	4ed38 <ftello64@plt+0x3afe4>
   24934:	bl	4eda4 <ftello64@plt+0x3b050>
   24938:	ldr	r4, [r4]
   2493c:	cmp	r4, #0
   24940:	bne	248d4 <ftello64@plt+0x10b80>
   24944:	add	sp, sp, #20
   24948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2494c:	ldr	fp, [r2, #4]
   24950:	ldr	r0, [pc, #164]	; 249fc <ftello64@plt+0x10ca8>
   24954:	bl	4ed38 <ftello64@plt+0x3afe4>
   24958:	bl	4e9bc <ftello64@plt+0x3ac68>
   2495c:	mov	r3, #0
   24960:	ldr	r2, [fp, #4]
   24964:	add	r1, fp, #76	; 0x4c
   24968:	str	r3, [sp]
   2496c:	bl	13958 <gpgrt_write_sanitized@plt>
   24970:	ldrb	ip, [fp, #68]	; 0x44
   24974:	ldr	r3, [fp, #52]	; 0x34
   24978:	ldr	r0, [pc, #128]	; 24a00 <ftello64@plt+0x10cac>
   2497c:	tst	ip, #64	; 0x40
   24980:	movne	r1, #101	; 0x65
   24984:	moveq	r1, #46	; 0x2e
   24988:	tst	ip, #32
   2498c:	movne	r2, #114	; 0x72
   24990:	moveq	r2, #46	; 0x2e
   24994:	cmp	r3, #0
   24998:	movne	r3, #118	; 0x76
   2499c:	moveq	r3, #46	; 0x2e
   249a0:	tst	ip, #24
   249a4:	movne	ip, #112	; 0x70
   249a8:	moveq	ip, #46	; 0x2e
   249ac:	str	ip, [sp]
   249b0:	bl	4ed38 <ftello64@plt+0x3afe4>
   249b4:	b	248c4 <ftello64@plt+0x10b70>
   249b8:	ldr	r1, [r2, #4]
   249bc:	ldr	r0, [pc, #64]	; 24a04 <ftello64@plt+0x10cb0>
   249c0:	ldrd	r2, [r1, #8]
   249c4:	ldrb	r1, [r1, #21]
   249c8:	bl	4ed38 <ftello64@plt+0x3afe4>
   249cc:	b	248c4 <ftello64@plt+0x10b70>
   249d0:	ldr	r3, [r2, #4]
   249d4:	mov	r0, sl
   249d8:	ldm	r3, {r1, r2}
   249dc:	bl	4ed38 <ftello64@plt+0x3afe4>
   249e0:	b	248c4 <ftello64@plt+0x10b70>
   249e4:	andeq	fp, r5, r0, lsl r6
   249e8:	andeq	lr, r5, r4, lsr #8
   249ec:	andeq	lr, r5, r4, lsr #10
   249f0:	andeq	r5, r6, r8, asr #18
   249f4:	andeq	lr, r5, r8, lsl #11
   249f8:	andeq	lr, r5, r4, ror r5
   249fc:	andeq	lr, r5, r0, asr #10
   24a00:	andeq	lr, r5, r4, asr #10
   24a04:	andeq	lr, r5, r0, asr r5
   24a08:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24a0c:	mov	r7, r2
   24a10:	ldr	r6, [pc, #564]	; 24c4c <ftello64@plt+0x10ef8>
   24a14:	ldr	r8, [pc, #564]	; 24c50 <ftello64@plt+0x10efc>
   24a18:	sub	sp, sp, #64	; 0x40
   24a1c:	ldr	r3, [r6]
   24a20:	mov	r2, #1
   24a24:	cmp	r3, #0
   24a28:	ldr	r3, [r8]
   24a2c:	mov	r5, r1
   24a30:	mov	r9, r0
   24a34:	str	r2, [r1, #56]	; 0x38
   24a38:	str	r3, [sp, #60]	; 0x3c
   24a3c:	ldr	r4, [r7, #4]
   24a40:	bne	24b94 <ftello64@plt+0x10e40>
   24a44:	bl	38cd8 <ftello64@plt+0x24f84>
   24a48:	cmp	r0, #0
   24a4c:	bne	24b60 <ftello64@plt+0x10e0c>
   24a50:	ldr	sl, [r6, #48]	; 0x30
   24a54:	cmp	sl, #0
   24a58:	bne	24ad8 <ftello64@plt+0x10d84>
   24a5c:	ldr	r3, [r6, #488]	; 0x1e8
   24a60:	cmp	r3, #0
   24a64:	beq	24ad8 <ftello64@plt+0x10d84>
   24a68:	mov	r1, #72	; 0x48
   24a6c:	mov	r0, #1
   24a70:	bl	13c10 <gcry_xcalloc@plt>
   24a74:	ldr	r1, [r6, #488]	; 0x1e8
   24a78:	str	r0, [r5, #52]	; 0x34
   24a7c:	bl	1445c <ftello64@plt+0x708>
   24a80:	subs	r9, r0, #0
   24a84:	bne	24c0c <ftello64@plt+0x10eb8>
   24a88:	mov	r0, #20
   24a8c:	bl	131cc <gcry_xmalloc@plt>
   24a90:	ldm	r4, {r1, r2}
   24a94:	ldr	r3, [r6]
   24a98:	cmp	r3, #1
   24a9c:	mov	r3, #0
   24aa0:	stmib	r0, {r1, r2}
   24aa4:	ldrb	r1, [r4, #9]
   24aa8:	ldr	r2, [r5, #76]	; 0x4c
   24aac:	str	r3, [r0, #16]
   24ab0:	str	r1, [r0, #12]
   24ab4:	str	r2, [r0]
   24ab8:	str	r0, [r5, #76]	; 0x4c
   24abc:	ble	24b3c <ftello64@plt+0x10de8>
   24ac0:	mov	r0, r3
   24ac4:	mov	r2, #5
   24ac8:	ldr	r1, [pc, #388]	; 24c54 <ftello64@plt+0x10f00>
   24acc:	bl	13484 <dcgettext@plt>
   24ad0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   24ad4:	b	24b3c <ftello64@plt+0x10de8>
   24ad8:	ldrb	r2, [r4, #9]
   24adc:	and	r3, r2, #253	; 0xfd
   24ae0:	sub	r1, r2, #1
   24ae4:	cmp	r3, #16
   24ae8:	cmpne	r1, #1
   24aec:	movls	r3, #1
   24af0:	movhi	r3, #0
   24af4:	cmp	r2, #20
   24af8:	orreq	r3, r3, #1
   24afc:	cmp	r3, #0
   24b00:	beq	24c40 <ftello64@plt+0x10eec>
   24b04:	ldr	r3, [r5, #52]	; 0x34
   24b08:	cmp	r3, #0
   24b0c:	beq	24bc0 <ftello64@plt+0x10e6c>
   24b10:	mov	r9, #17
   24b14:	mov	r0, #20
   24b18:	bl	131cc <gcry_xmalloc@plt>
   24b1c:	ldrd	r2, [r4]
   24b20:	strd	r2, [r0, #4]
   24b24:	ldrb	r2, [r4, #9]
   24b28:	ldr	r3, [r5, #76]	; 0x4c
   24b2c:	str	r9, [r0, #16]
   24b30:	str	r2, [r0, #12]
   24b34:	str	r3, [r0]
   24b38:	str	r0, [r5, #76]	; 0x4c
   24b3c:	mov	r0, r7
   24b40:	mov	r1, #0
   24b44:	bl	182a0 <ftello64@plt+0x454c>
   24b48:	ldr	r2, [sp, #60]	; 0x3c
   24b4c:	ldr	r3, [r8]
   24b50:	cmp	r2, r3
   24b54:	bne	24c48 <ftello64@plt+0x10ef4>
   24b58:	add	sp, sp, #64	; 0x40
   24b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24b60:	ldrb	r2, [r4, #9]
   24b64:	ldr	r3, [r4]
   24b68:	add	r0, sp, #8
   24b6c:	str	r2, [sp, #4]
   24b70:	ldr	r2, [r4, #4]
   24b74:	mov	r1, #50	; 0x32
   24b78:	str	r2, [sp]
   24b7c:	ldr	r2, [pc, #212]	; 24c58 <ftello64@plt+0x10f04>
   24b80:	bl	13a30 <gpgrt_snprintf@plt>
   24b84:	add	r1, sp, #8
   24b88:	mov	r0, #15
   24b8c:	bl	390b8 <ftello64@plt+0x25364>
   24b90:	b	24a50 <ftello64@plt+0x10cfc>
   24b94:	mov	r2, #5
   24b98:	ldr	r1, [pc, #188]	; 24c5c <ftello64@plt+0x10f08>
   24b9c:	mov	r0, #0
   24ba0:	bl	13484 <dcgettext@plt>
   24ba4:	mov	sl, r0
   24ba8:	mov	r0, r4
   24bac:	bl	311f8 <ftello64@plt+0x1d4a4>
   24bb0:	mov	r1, r0
   24bb4:	mov	r0, sl
   24bb8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   24bbc:	b	24a44 <ftello64@plt+0x10cf0>
   24bc0:	ldr	r3, [r4]
   24bc4:	cmp	r3, #0
   24bc8:	bne	24c1c <ftello64@plt+0x10ec8>
   24bcc:	ldr	r3, [r4, #4]
   24bd0:	cmp	r3, #0
   24bd4:	bne	24c1c <ftello64@plt+0x10ec8>
   24bd8:	cmp	sl, #0
   24bdc:	movne	r9, #158	; 0x9e
   24be0:	bne	24b14 <ftello64@plt+0x10dc0>
   24be4:	mov	r1, #72	; 0x48
   24be8:	mov	r0, #1
   24bec:	bl	13844 <gcry_xcalloc_secure@plt>
   24bf0:	mov	r1, r4
   24bf4:	mov	r2, r0
   24bf8:	str	r0, [r5, #52]	; 0x34
   24bfc:	mov	r0, r9
   24c00:	bl	14454 <ftello64@plt+0x700>
   24c04:	subs	r9, r0, #0
   24c08:	beq	24a88 <ftello64@plt+0x10d34>
   24c0c:	ldr	r0, [r5, #52]	; 0x34
   24c10:	bl	13448 <gcry_free@plt>
   24c14:	str	sl, [r5, #52]	; 0x34
   24c18:	b	24b14 <ftello64@plt+0x10dc0>
   24c1c:	ldr	r3, [r6, #500]	; 0x1f4
   24c20:	cmp	r3, #0
   24c24:	bne	24bd8 <ftello64@plt+0x10e84>
   24c28:	mov	r0, r4
   24c2c:	bl	1dffc <ftello64@plt+0xa2a8>
   24c30:	cmp	r0, #0
   24c34:	beq	24b10 <ftello64@plt+0x10dbc>
   24c38:	ldr	sl, [r6, #48]	; 0x30
   24c3c:	b	24bd8 <ftello64@plt+0x10e84>
   24c40:	mov	r9, #4
   24c44:	b	24b14 <ftello64@plt+0x10dc0>
   24c48:	bl	134b4 <__stack_chk_fail@plt>
   24c4c:	andeq	r8, r7, r0, asr r2
   24c50:	andeq	r6, r7, r8, ror #19
   24c54:	andeq	lr, r5, r4, lsl #14
   24c58:	strdeq	lr, [r5], -r4
   24c5c:	andeq	lr, r5, r0, ror #13
   24c60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24c64:	sub	sp, sp, #28
   24c68:	ldr	r5, [pc, #756]	; 24f64 <ftello64@plt+0x11210>
   24c6c:	ldr	r7, [r1, #4]
   24c70:	mov	r6, r1
   24c74:	ldr	r3, [r5]
   24c78:	cmp	r7, #0
   24c7c:	mov	r4, r0
   24c80:	str	r3, [sp, #20]
   24c84:	beq	24cc4 <ftello64@plt+0x10f70>
   24c88:	ldr	r8, [r0, #52]	; 0x34
   24c8c:	cmp	r8, #0
   24c90:	beq	24cd0 <ftello64@plt+0x10f7c>
   24c94:	ldr	r3, [r4, #72]	; 0x48
   24c98:	mov	r0, r6
   24c9c:	add	r3, r3, #1
   24ca0:	str	r3, [r4, #72]	; 0x48
   24ca4:	mov	r1, #0
   24ca8:	bl	182a0 <ftello64@plt+0x454c>
   24cac:	ldr	r2, [sp, #20]
   24cb0:	ldr	r3, [r5]
   24cb4:	cmp	r2, r3
   24cb8:	bne	24f40 <ftello64@plt+0x111ec>
   24cbc:	add	sp, sp, #28
   24cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24cc4:	ldr	r0, [pc, #668]	; 24f68 <ftello64@plt+0x11214>
   24cc8:	bl	4eb24 <ftello64@plt+0x3add0>
   24ccc:	b	24c94 <ftello64@plt+0x10f40>
   24cd0:	ldrb	fp, [r7, #1]
   24cd4:	mov	r0, fp
   24cd8:	bl	2ca70 <ftello64@plt+0x18d1c>
   24cdc:	mov	r9, r0
   24ce0:	mov	r0, fp
   24ce4:	bl	2ca30 <ftello64@plt+0x18cdc>
   24ce8:	cmp	r0, #0
   24cec:	bne	24e98 <ftello64@plt+0x11144>
   24cf0:	ldr	r3, [pc, #628]	; 24f6c <ftello64@plt+0x11218>
   24cf4:	ldr	r3, [r3, #4]
   24cf8:	cmp	r3, #0
   24cfc:	beq	24d74 <ftello64@plt+0x11020>
   24d00:	ldrb	r0, [r7, #8]
   24d04:	bl	2cc98 <ftello64@plt+0x18f44>
   24d08:	cmp	r0, #0
   24d0c:	bne	24eb4 <ftello64@plt+0x11160>
   24d10:	cmp	r9, #0
   24d14:	mov	r9, #2
   24d18:	str	r9, [r4, #56]	; 0x38
   24d1c:	beq	24c94 <ftello64@plt+0x10f40>
   24d20:	ldr	r8, [pc, #580]	; 24f6c <ftello64@plt+0x11218>
   24d24:	ldr	r3, [r8, #48]	; 0x30
   24d28:	cmp	r3, #0
   24d2c:	str	r3, [sp, #8]
   24d30:	bne	24c94 <ftello64@plt+0x10f40>
   24d34:	ldr	sl, [r8, #488]	; 0x1e8
   24d38:	cmp	sl, #0
   24d3c:	beq	24d98 <ftello64@plt+0x11044>
   24d40:	mov	r1, #72	; 0x48
   24d44:	mov	r0, #1
   24d48:	bl	13c10 <gcry_xcalloc@plt>
   24d4c:	ldr	r1, [r8, #488]	; 0x1e8
   24d50:	str	r0, [r4, #52]	; 0x34
   24d54:	bl	1445c <ftello64@plt+0x708>
   24d58:	cmp	r0, #0
   24d5c:	beq	24c94 <ftello64@plt+0x10f40>
   24d60:	ldr	r0, [r4, #52]	; 0x34
   24d64:	bl	13448 <gcry_free@plt>
   24d68:	ldr	r3, [sp, #8]
   24d6c:	str	r3, [r4, #52]	; 0x34
   24d70:	b	24c94 <ftello64@plt+0x10f40>
   24d74:	ldrb	r3, [r7, #24]
   24d78:	mov	r2, #5
   24d7c:	cmp	r3, #0
   24d80:	ldrne	r1, [pc, #488]	; 24f70 <ftello64@plt+0x1121c>
   24d84:	ldreq	r1, [pc, #488]	; 24f74 <ftello64@plt+0x11220>
   24d88:	bl	13484 <dcgettext@plt>
   24d8c:	mov	r1, r9
   24d90:	bl	4eac0 <ftello64@plt+0x3ad6c>
   24d94:	b	24d00 <ftello64@plt+0x10fac>
   24d98:	mov	r0, fp
   24d9c:	str	sl, [sp, #4]
   24da0:	str	sl, [sp]
   24da4:	mov	r3, sl
   24da8:	mov	r2, sl
   24dac:	add	r1, r7, #4
   24db0:	bl	14478 <ftello64@plt+0x724>
   24db4:	cmp	r0, #0
   24db8:	mov	fp, r0
   24dbc:	str	r0, [r4, #52]	; 0x34
   24dc0:	beq	24c94 <ftello64@plt+0x10f40>
   24dc4:	mov	r3, #1
   24dc8:	str	r3, [r0, #16]
   24dcc:	ldrb	r2, [r7, #24]
   24dd0:	cmp	r2, #0
   24dd4:	str	r2, [sp, #8]
   24dd8:	streq	r3, [r0, #8]
   24ddc:	beq	24c94 <ftello64@plt+0x10f40>
   24de0:	sub	r2, r2, #17
   24de4:	cmp	r2, #16
   24de8:	add	r2, r7, #25
   24dec:	str	r2, [sp, #12]
   24df0:	bhi	24ed8 <ftello64@plt+0x11184>
   24df4:	ldr	r0, [r0]
   24df8:	bl	2c9cc <ftello64@plt+0x18c78>
   24dfc:	mov	r3, #1
   24e00:	mov	r2, r9
   24e04:	mov	r1, r0
   24e08:	add	r0, sp, #16
   24e0c:	bl	1370c <gcry_cipher_open@plt>
   24e10:	cmp	r0, #0
   24e14:	bne	24f44 <ftello64@plt+0x111f0>
   24e18:	add	r9, fp, #20
   24e1c:	mov	r1, r9
   24e20:	ldr	r2, [fp, #4]
   24e24:	ldr	r0, [sp, #16]
   24e28:	bl	13394 <gcry_cipher_setkey@plt>
   24e2c:	subs	sl, r0, #0
   24e30:	bne	24f54 <ftello64@plt+0x11200>
   24e34:	mov	r2, sl
   24e38:	mov	r1, sl
   24e3c:	ldr	r0, [sp, #16]
   24e40:	bl	138f8 <gcry_cipher_setiv@plt>
   24e44:	mov	r3, sl
   24e48:	str	sl, [sp]
   24e4c:	ldr	sl, [sp, #8]
   24e50:	add	r1, r7, #25
   24e54:	mov	r2, sl
   24e58:	ldr	r0, [sp, #16]
   24e5c:	bl	13ab4 <gcry_cipher_decrypt@plt>
   24e60:	ldr	r0, [sp, #16]
   24e64:	bl	13c28 <gcry_cipher_close@plt>
   24e68:	ldrb	r0, [r7, #25]
   24e6c:	bl	2ca30 <ftello64@plt+0x18cdc>
   24e70:	cmp	r0, #0
   24e74:	bne	24ef0 <ftello64@plt+0x1119c>
   24e78:	sub	r2, sl, #1
   24e7c:	str	r2, [fp, #4]
   24e80:	ldrb	r3, [r7, #25]
   24e84:	mov	r0, r9
   24e88:	add	r1, r7, #26
   24e8c:	str	r3, [fp]
   24e90:	bl	133e8 <memcpy@plt>
   24e94:	b	24c94 <ftello64@plt+0x10f40>
   24e98:	mov	r0, r8
   24e9c:	mov	r2, #5
   24ea0:	ldr	r1, [pc, #208]	; 24f78 <ftello64@plt+0x11224>
   24ea4:	bl	13484 <dcgettext@plt>
   24ea8:	mov	r1, fp
   24eac:	bl	4eb24 <ftello64@plt+0x3add0>
   24eb0:	b	24d00 <ftello64@plt+0x10fac>
   24eb4:	mov	r2, #5
   24eb8:	ldr	r1, [pc, #188]	; 24f7c <ftello64@plt+0x11228>
   24ebc:	mov	r0, #0
   24ec0:	bl	13484 <dcgettext@plt>
   24ec4:	ldrb	r1, [r7, #8]
   24ec8:	bl	4eb24 <ftello64@plt+0x3add0>
   24ecc:	mov	r3, #2
   24ed0:	str	r3, [r4, #56]	; 0x38
   24ed4:	b	24c94 <ftello64@plt+0x10f40>
   24ed8:	ldr	r1, [pc, #160]	; 24f80 <ftello64@plt+0x1122c>
   24edc:	mov	r0, sl
   24ee0:	mov	r2, #5
   24ee4:	bl	13484 <dcgettext@plt>
   24ee8:	ldr	r1, [sp, #8]
   24eec:	bl	4eb24 <ftello64@plt+0x3add0>
   24ef0:	ldr	r1, [r4, #52]	; 0x34
   24ef4:	mov	r0, r1
   24ef8:	ldrb	r3, [r1, #52]	; 0x34
   24efc:	cmp	r3, #0
   24f00:	beq	24f1c <ftello64@plt+0x111c8>
   24f04:	ldr	r3, [r8, #8]
   24f08:	cmp	r3, #0
   24f0c:	bne	24f2c <ftello64@plt+0x111d8>
   24f10:	add	r0, r1, #52	; 0x34
   24f14:	bl	14490 <ftello64@plt+0x73c>
   24f18:	ldr	r0, [r4, #52]	; 0x34
   24f1c:	bl	13448 <gcry_free@plt>
   24f20:	mov	r3, #0
   24f24:	str	r3, [r4, #52]	; 0x34
   24f28:	b	24c94 <ftello64@plt+0x10f40>
   24f2c:	add	r1, r1, #52	; 0x34
   24f30:	ldr	r0, [pc, #76]	; 24f84 <ftello64@plt+0x11230>
   24f34:	bl	4ec70 <ftello64@plt+0x3af1c>
   24f38:	ldr	r1, [r4, #52]	; 0x34
   24f3c:	b	24f10 <ftello64@plt+0x111bc>
   24f40:	bl	134b4 <__stack_chk_fail@plt>
   24f44:	ldr	r2, [pc, #60]	; 24f88 <ftello64@plt+0x11234>
   24f48:	ldr	r1, [pc, #60]	; 24f8c <ftello64@plt+0x11238>
   24f4c:	ldr	r0, [pc, #60]	; 24f90 <ftello64@plt+0x1123c>
   24f50:	bl	4ee84 <ftello64@plt+0x3b130>
   24f54:	ldr	r2, [pc, #44]	; 24f88 <ftello64@plt+0x11234>
   24f58:	ldr	r1, [pc, #52]	; 24f94 <ftello64@plt+0x11240>
   24f5c:	ldr	r0, [pc, #44]	; 24f90 <ftello64@plt+0x1123c>
   24f60:	bl	4ee84 <ftello64@plt+0x3b130>
   24f64:	andeq	r6, r7, r8, ror #19
   24f68:	andeq	lr, r5, ip, lsr #14
   24f6c:	andeq	r8, r7, r0, asr r2
   24f70:	andeq	lr, r5, r0, asr r7
   24f74:	andeq	lr, r5, ip, ror #14
   24f78:	andeq	lr, r5, r0, lsl #15
   24f7c:	andeq	lr, r5, r8, lsr #15
   24f80:	andeq	lr, r5, r0, ror #15
   24f84:	andeq	lr, r5, r8, lsr #16
   24f88:	andeq	lr, r5, r0, asr r6
   24f8c:	andeq	r0, r0, fp, lsl #2
   24f90:	andeq	lr, r5, r0, lsl r8
   24f94:	andeq	r0, r0, sp, lsl #2
   24f98:	ldr	r3, [pc, #504]	; 25198 <ftello64@plt+0x11444>
   24f9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24fa0:	sub	sp, sp, #52	; 0x34
   24fa4:	ldr	r3, [r3]
   24fa8:	subs	r4, r1, #0
   24fac:	str	r3, [sp, #44]	; 0x2c
   24fb0:	beq	25140 <ftello64@plt+0x113ec>
   24fb4:	mov	r8, r2
   24fb8:	ldr	fp, [pc, #476]	; 2519c <ftello64@plt+0x11448>
   24fbc:	mov	sl, r0
   24fc0:	b	250bc <ftello64@plt+0x11368>
   24fc4:	cmp	r3, #0
   24fc8:	beq	250b0 <ftello64@plt+0x1135c>
   24fcc:	ldr	r0, [r4, #12]
   24fd0:	bl	2cc54 <ftello64@plt+0x18f00>
   24fd4:	mov	r1, #132	; 0x84
   24fd8:	add	r7, r4, #4
   24fdc:	mov	r6, r0
   24fe0:	mov	r0, #1
   24fe4:	bl	13c10 <gcry_xcalloc@plt>
   24fe8:	ldr	r3, [r4, #12]
   24fec:	mov	r2, r7
   24ff0:	mov	r5, r0
   24ff4:	mov	r1, r0
   24ff8:	strb	r3, [r5, #31]
   24ffc:	mov	r0, sl
   25000:	bl	1b6a8 <ftello64@plt+0x7954>
   25004:	cmp	r6, #0
   25008:	moveq	r6, fp
   2500c:	mov	r2, #5
   25010:	subs	r9, r0, #0
   25014:	bne	250d4 <ftello64@plt+0x11380>
   25018:	ldr	r1, [pc, #384]	; 251a0 <ftello64@plt+0x1144c>
   2501c:	bl	13484 <dcgettext@plt>
   25020:	str	r0, [sp, #12]
   25024:	mov	r0, r5
   25028:	bl	315a8 <ftello64@plt+0x1d854>
   2502c:	str	r0, [sp, #20]
   25030:	mov	r0, r5
   25034:	bl	31418 <ftello64@plt+0x1d6c4>
   25038:	str	r0, [sp, #16]
   2503c:	ldr	r0, [r5]
   25040:	bl	51d74 <ftello64@plt+0x3e020>
   25044:	ldr	r3, [sp, #16]
   25048:	mov	r2, r6
   2504c:	ldr	r1, [sp, #20]
   25050:	str	r0, [sp]
   25054:	ldr	r0, [sp, #12]
   25058:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2505c:	mov	r1, r7
   25060:	mov	r0, sl
   25064:	bl	1da00 <ftello64@plt+0x9cac>
   25068:	mov	r2, #5
   2506c:	ldr	r1, [pc, #304]	; 251a4 <ftello64@plt+0x11450>
   25070:	mov	r6, r0
   25074:	mov	r0, r9
   25078:	bl	13484 <dcgettext@plt>
   2507c:	mov	r1, r6
   25080:	bl	4ed38 <ftello64@plt+0x3afe4>
   25084:	mov	r0, r6
   25088:	bl	13448 <gcry_free@plt>
   2508c:	mov	r0, r5
   25090:	bl	18118 <ftello64@plt+0x43c4>
   25094:	ldr	r2, [r4, #16]
   25098:	uxth	r3, r2
   2509c:	cmp	r3, #17
   250a0:	beq	25100 <ftello64@plt+0x113ac>
   250a4:	cmp	r2, #0
   250a8:	cmpne	r3, #158	; 0x9e
   250ac:	bne	2515c <ftello64@plt+0x11408>
   250b0:	ldr	r4, [r4]
   250b4:	cmp	r4, #0
   250b8:	beq	25140 <ftello64@plt+0x113ec>
   250bc:	cmp	r8, #0
   250c0:	ldr	r3, [r4, #16]
   250c4:	bne	24fc4 <ftello64@plt+0x11270>
   250c8:	cmp	r3, #0
   250cc:	beq	24fcc <ftello64@plt+0x11278>
   250d0:	b	250b0 <ftello64@plt+0x1135c>
   250d4:	ldr	r1, [pc, #204]	; 251a8 <ftello64@plt+0x11454>
   250d8:	mov	r0, #0
   250dc:	bl	13484 <dcgettext@plt>
   250e0:	mov	r9, r0
   250e4:	mov	r0, r7
   250e8:	bl	311f8 <ftello64@plt+0x1d4a4>
   250ec:	mov	r1, r6
   250f0:	mov	r2, r0
   250f4:	mov	r0, r9
   250f8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   250fc:	b	2508c <ftello64@plt+0x11338>
   25100:	bl	38cd8 <ftello64@plt+0x24f84>
   25104:	cmp	r0, #0
   25108:	beq	250b0 <ftello64@plt+0x1135c>
   2510c:	ldr	r2, [r4, #8]
   25110:	ldr	r3, [r4, #4]
   25114:	mov	r1, #20
   25118:	str	r2, [sp]
   2511c:	add	r0, sp, #24
   25120:	ldr	r2, [pc, #132]	; 251ac <ftello64@plt+0x11458>
   25124:	bl	13a30 <gpgrt_snprintf@plt>
   25128:	add	r1, sp, #24
   2512c:	mov	r0, #19
   25130:	bl	390b8 <ftello64@plt+0x25364>
   25134:	ldr	r4, [r4]
   25138:	cmp	r4, #0
   2513c:	bne	250bc <ftello64@plt+0x11368>
   25140:	ldr	r3, [pc, #80]	; 25198 <ftello64@plt+0x11444>
   25144:	ldr	r2, [sp, #44]	; 0x2c
   25148:	ldr	r3, [r3]
   2514c:	cmp	r2, r3
   25150:	bne	25194 <ftello64@plt+0x11440>
   25154:	add	sp, sp, #52	; 0x34
   25158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2515c:	mov	r2, #5
   25160:	ldr	r1, [pc, #72]	; 251b0 <ftello64@plt+0x1145c>
   25164:	mov	r0, #0
   25168:	bl	13484 <dcgettext@plt>
   2516c:	mov	r5, r0
   25170:	ldr	r0, [r4, #16]
   25174:	bl	13b50 <gpg_strerror@plt>
   25178:	mov	r1, r0
   2517c:	mov	r0, r5
   25180:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25184:	ldr	r1, [r4, #16]
   25188:	ldr	r0, [pc, #36]	; 251b4 <ftello64@plt+0x11460>
   2518c:	bl	391bc <ftello64@plt+0x25468>
   25190:	b	250b0 <ftello64@plt+0x1135c>
   25194:	bl	134b4 <__stack_chk_fail@plt>
   25198:	andeq	r6, r7, r8, ror #19
   2519c:	andeq	lr, r5, r0, asr r8
   251a0:	andeq	lr, r5, r4, asr r8
   251a4:	andeq	lr, r5, r8, lsl #17
   251a8:	muleq	r5, r4, r8
   251ac:			; <UNDEFINED> instruction: 0x0005e8b4
   251b0:	andeq	lr, r5, r0, asr #17
   251b4:	andeq	lr, r5, r4, ror #17
   251b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   251bc:	sub	sp, sp, #60	; 0x3c
   251c0:	ldr	r6, [pc, #1632]	; 25828 <ftello64@plt+0x11ad4>
   251c4:	ldr	r8, [pc, #1632]	; 2582c <ftello64@plt+0x11ad8>
   251c8:	mov	r4, r0
   251cc:	ldr	r7, [r6]
   251d0:	ldr	r3, [r8]
   251d4:	cmp	r7, #0
   251d8:	mov	r9, r1
   251dc:	str	r3, [sp, #52]	; 0x34
   251e0:	bne	25324 <ftello64@plt+0x115d0>
   251e4:	ldr	r5, [pc, #1604]	; 25830 <ftello64@plt+0x11adc>
   251e8:	ldr	r0, [r5, #4]
   251ec:	cmp	r0, #0
   251f0:	bne	25224 <ftello64@plt+0x114d0>
   251f4:	ldr	r3, [r4, #72]	; 0x48
   251f8:	cmp	r3, #1
   251fc:	bhi	2530c <ftello64@plt+0x115b8>
   25200:	beq	25630 <ftello64@plt+0x118dc>
   25204:	mov	r2, #1
   25208:	ldr	r1, [r4, #76]	; 0x4c
   2520c:	ldr	r0, [r4]
   25210:	bl	24f98 <ftello64@plt+0x11244>
   25214:	mov	r2, #0
   25218:	ldr	r1, [r4, #76]	; 0x4c
   2521c:	ldr	r0, [r4]
   25220:	bl	24f98 <ftello64@plt+0x11244>
   25224:	mov	r0, #40	; 0x28
   25228:	bl	38efc <ftello64@plt+0x251a8>
   2522c:	ldr	r3, [r5, #48]	; 0x30
   25230:	cmp	r3, #0
   25234:	bne	252bc <ftello64@plt+0x11568>
   25238:	ldr	sl, [r4, #52]	; 0x34
   2523c:	cmp	sl, #0
   25240:	beq	25348 <ftello64@plt+0x115f4>
   25244:	bl	38cd8 <ftello64@plt+0x24f84>
   25248:	cmp	r0, #0
   2524c:	bne	253dc <ftello64@plt+0x11688>
   25250:	ldr	r3, [r4, #52]	; 0x34
   25254:	mov	r1, r4
   25258:	ldr	r2, [r9, #4]
   2525c:	ldr	r0, [r4]
   25260:	bl	14464 <ftello64@plt+0x710>
   25264:	adds	r7, r7, #0
   25268:	movne	r7, #1
   2526c:	cmp	r0, #0
   25270:	movne	r7, #0
   25274:	cmp	r7, #0
   25278:	mov	r1, r0
   2527c:	ldrne	fp, [pc, #1456]	; 25834 <ftello64@plt+0x11ae0>
   25280:	beq	2548c <ftello64@plt+0x11738>
   25284:	ldr	r2, [pc, #1452]	; 25838 <ftello64@plt+0x11ae4>
   25288:	mov	r0, #23
   2528c:	str	fp, [r2, #4]
   25290:	bl	38efc <ftello64@plt+0x251a8>
   25294:	ldr	r1, [pc, #1440]	; 2583c <ftello64@plt+0x11ae8>
   25298:	mov	r2, #5
   2529c:	mov	r0, #0
   252a0:	bl	13484 <dcgettext@plt>
   252a4:	mov	r5, r0
   252a8:	mov	r0, fp
   252ac:	bl	13b50 <gpg_strerror@plt>
   252b0:	mov	r1, r0
   252b4:	mov	r0, r5
   252b8:	bl	4eb24 <ftello64@plt+0x3add0>
   252bc:	ldr	sl, [r4, #52]	; 0x34
   252c0:	mov	r5, #0
   252c4:	mov	r0, sl
   252c8:	bl	13448 <gcry_free@plt>
   252cc:	mov	r1, r5
   252d0:	mov	r0, r9
   252d4:	str	r5, [r4, #52]	; 0x34
   252d8:	bl	182a0 <ftello64@plt+0x454c>
   252dc:	str	r5, [r4, #56]	; 0x38
   252e0:	mov	r0, #41	; 0x29
   252e4:	bl	38efc <ftello64@plt+0x251a8>
   252e8:	ldr	r3, [r6]
   252ec:	ldr	r1, [sp, #52]	; 0x34
   252f0:	ldr	r2, [r8]
   252f4:	add	r3, r3, #1
   252f8:	cmp	r1, r2
   252fc:	str	r3, [r6]
   25300:	bne	25824 <ftello64@plt+0x11ad0>
   25304:	add	sp, sp, #60	; 0x3c
   25308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2530c:	mov	r2, #5
   25310:	ldr	r1, [pc, #1320]	; 25840 <ftello64@plt+0x11aec>
   25314:	bl	13484 <dcgettext@plt>
   25318:	ldr	r1, [r4, #72]	; 0x48
   2531c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25320:	b	25204 <ftello64@plt+0x114b0>
   25324:	mov	r2, #5
   25328:	ldr	r1, [pc, #1300]	; 25844 <ftello64@plt+0x11af0>
   2532c:	mov	r0, #0
   25330:	bl	13484 <dcgettext@plt>
   25334:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25338:	mov	r1, #89	; 0x59
   2533c:	ldr	r0, [pc, #1284]	; 25848 <ftello64@plt+0x11af4>
   25340:	bl	3924c <ftello64@plt+0x254f8>
   25344:	b	251e4 <ftello64@plt+0x11490>
   25348:	ldr	r2, [r4, #56]	; 0x38
   2534c:	cmp	r2, #0
   25350:	str	r2, [sp, #12]
   25354:	bne	255d4 <ftello64@plt+0x11880>
   25358:	ldr	fp, [r5, #488]	; 0x1e8
   2535c:	cmp	fp, #0
   25360:	bne	2550c <ftello64@plt+0x117b8>
   25364:	ldr	sl, [r5, #152]	; 0x98
   25368:	cmp	sl, #0
   2536c:	beq	25710 <ftello64@plt+0x119bc>
   25370:	ldr	r1, [pc, #1236]	; 2584c <ftello64@plt+0x11af8>
   25374:	mov	r2, #5
   25378:	mov	r0, #0
   2537c:	bl	13484 <dcgettext@plt>
   25380:	str	r0, [sp, #12]
   25384:	mov	r0, sl
   25388:	bl	2ca70 <ftello64@plt+0x18d1c>
   2538c:	ldr	r3, [sp, #12]
   25390:	mov	r1, r0
   25394:	mov	r0, r3
   25398:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2539c:	mov	r3, #0
   253a0:	add	r2, sp, #28
   253a4:	str	r2, [sp, #4]
   253a8:	mov	r1, fp
   253ac:	mov	r0, sl
   253b0:	str	r3, [sp]
   253b4:	mov	r2, r3
   253b8:	bl	14478 <ftello64@plt+0x724>
   253bc:	cmp	r0, #0
   253c0:	str	r0, [r4, #52]	; 0x34
   253c4:	beq	25784 <ftello64@plt+0x11a30>
   253c8:	mov	r3, #1
   253cc:	str	r3, [r0, #8]
   253d0:	bl	38cd8 <ftello64@plt+0x24f84>
   253d4:	cmp	r0, #0
   253d8:	beq	25250 <ftello64@plt+0x114fc>
   253dc:	ldrd	r2, [r4, #72]	; 0x48
   253e0:	adds	r3, r3, #0
   253e4:	movne	r3, #1
   253e8:	cmp	r2, r3
   253ec:	ldr	r3, [r4, #52]	; 0x34
   253f0:	beq	25254 <ftello64@plt+0x11500>
   253f4:	ldr	r2, [r5, #488]	; 0x1e8
   253f8:	cmp	r2, #0
   253fc:	bne	25254 <ftello64@plt+0x11500>
   25400:	ldr	r1, [r3]
   25404:	mov	r2, #2
   25408:	mov	r0, #6
   2540c:	bl	5a388 <ftello64@plt+0x46634>
   25410:	cmp	r0, #0
   25414:	beq	25250 <ftello64@plt+0x114fc>
   25418:	mov	r0, #132	; 0x84
   2541c:	bl	131cc <gcry_xmalloc@plt>
   25420:	ldr	fp, [r4, #76]	; 0x4c
   25424:	cmp	fp, #0
   25428:	mov	sl, r0
   2542c:	beq	257d8 <ftello64@plt+0x11a84>
   25430:	add	r3, sl, #104	; 0x68
   25434:	str	r3, [sp, #12]
   25438:	str	r7, [sp, #16]
   2543c:	str	r9, [sp, #20]
   25440:	mov	r2, #132	; 0x84
   25444:	mov	r1, #0
   25448:	mov	r0, sl
   2544c:	bl	13904 <memset@plt>
   25450:	ldr	r3, [fp, #12]
   25454:	add	r2, fp, #4
   25458:	mov	r1, sl
   2545c:	ldr	r0, [r4]
   25460:	strb	r3, [sl, #31]
   25464:	bl	1b6a8 <ftello64@plt+0x7954>
   25468:	subs	r7, r0, #0
   2546c:	beq	256b0 <ftello64@plt+0x1195c>
   25470:	mov	r0, sl
   25474:	ldr	r7, [sp, #16]
   25478:	ldr	r9, [sp, #20]
   2547c:	bl	18020 <ftello64@plt+0x42cc>
   25480:	mov	r0, sl
   25484:	bl	13448 <gcry_free@plt>
   25488:	b	25250 <ftello64@plt+0x114fc>
   2548c:	cmn	r0, #1
   25490:	beq	252bc <ftello64@plt+0x11568>
   25494:	cmp	r0, #0
   25498:	movne	fp, r0
   2549c:	uxthne	r2, r0
   254a0:	bne	25554 <ftello64@plt+0x11800>
   254a4:	ldr	r3, [r5, #480]	; 0x1e0
   254a8:	cmp	r3, #0
   254ac:	bne	254c0 <ftello64@plt+0x1176c>
   254b0:	ldr	r3, [r9, #4]
   254b4:	ldrb	r3, [r3, #10]
   254b8:	cmp	r3, #0
   254bc:	beq	255ec <ftello64@plt+0x11898>
   254c0:	mov	r0, #24
   254c4:	bl	38efc <ftello64@plt+0x251a8>
   254c8:	ldr	r3, [r5]
   254cc:	mov	fp, #1
   254d0:	cmp	r3, #1
   254d4:	bgt	2558c <ftello64@plt+0x11838>
   254d8:	ldr	r3, [r9, #4]
   254dc:	ldrb	r3, [r3, #10]
   254e0:	cmp	r3, #0
   254e4:	moveq	fp, #0
   254e8:	cmp	fp, #0
   254ec:	bne	255dc <ftello64@plt+0x11888>
   254f0:	mov	r2, #5
   254f4:	ldr	r1, [pc, #852]	; 25850 <ftello64@plt+0x11afc>
   254f8:	mov	r0, #0
   254fc:	bl	13484 <dcgettext@plt>
   25500:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25504:	ldr	sl, [r4, #52]	; 0x34
   25508:	b	252c0 <ftello64@plt+0x1156c>
   2550c:	mov	r1, #72	; 0x48
   25510:	mov	r0, #1
   25514:	bl	13c10 <gcry_xcalloc@plt>
   25518:	ldr	r1, [r5, #488]	; 0x1e8
   2551c:	str	r0, [r4, #52]	; 0x34
   25520:	bl	1445c <ftello64@plt+0x708>
   25524:	cmp	r0, #0
   25528:	mov	fp, r0
   2552c:	beq	25244 <ftello64@plt+0x114f0>
   25530:	str	r0, [sp, #16]
   25534:	ldr	r0, [r4, #52]	; 0x34
   25538:	bl	13448 <gcry_free@plt>
   2553c:	ldr	r2, [sp, #12]
   25540:	cmn	fp, #1
   25544:	str	r2, [r4, #52]	; 0x34
   25548:	beq	252c0 <ftello64@plt+0x1156c>
   2554c:	ldr	r1, [sp, #16]
   25550:	uxth	r2, fp
   25554:	cmp	r2, #8
   25558:	bne	25738 <ftello64@plt+0x119e4>
   2555c:	ldr	r0, [r5, #480]	; 0x1e0
   25560:	cmp	r0, #0
   25564:	beq	255a4 <ftello64@plt+0x11850>
   25568:	mov	r0, #24
   2556c:	str	r1, [sp, #12]
   25570:	bl	38efc <ftello64@plt+0x251a8>
   25574:	ldr	r3, [r5]
   25578:	cmp	r3, #1
   2557c:	ble	254f0 <ftello64@plt+0x1179c>
   25580:	ldr	r1, [sp, #12]
   25584:	clz	fp, r1
   25588:	lsr	fp, fp, #5
   2558c:	mov	r2, #5
   25590:	ldr	r1, [pc, #700]	; 25854 <ftello64@plt+0x11b00>
   25594:	mov	r0, #0
   25598:	bl	13484 <dcgettext@plt>
   2559c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   255a0:	b	254d8 <ftello64@plt+0x11784>
   255a4:	ldr	r1, [pc, #652]	; 25838 <ftello64@plt+0x11ae4>
   255a8:	mov	r2, #5
   255ac:	str	fp, [r1, #4]
   255b0:	ldr	r1, [pc, #672]	; 25858 <ftello64@plt+0x11b04>
   255b4:	bl	13484 <dcgettext@plt>
   255b8:	bl	4eb24 <ftello64@plt+0x3add0>
   255bc:	mov	r0, #28
   255c0:	bl	38efc <ftello64@plt+0x251a8>
   255c4:	mov	r0, #23
   255c8:	bl	38efc <ftello64@plt+0x251a8>
   255cc:	ldr	sl, [r4, #52]	; 0x34
   255d0:	b	252c0 <ftello64@plt+0x1156c>
   255d4:	mov	fp, #17
   255d8:	b	25284 <ftello64@plt+0x11530>
   255dc:	mov	r0, #27
   255e0:	bl	38efc <ftello64@plt+0x251a8>
   255e4:	ldr	sl, [r4, #52]	; 0x34
   255e8:	b	252c0 <ftello64@plt+0x1156c>
   255ec:	mov	r2, #5
   255f0:	ldr	r1, [pc, #600]	; 25850 <ftello64@plt+0x11afc>
   255f4:	bl	13484 <dcgettext@plt>
   255f8:	bl	4eb24 <ftello64@plt+0x3add0>
   255fc:	ldr	r3, [r9, #4]
   25600:	ldrb	r3, [r3, #10]
   25604:	cmp	r3, #0
   25608:	beq	25644 <ftello64@plt+0x118f0>
   2560c:	mov	r2, #5
   25610:	ldr	r1, [pc, #580]	; 2585c <ftello64@plt+0x11b08>
   25614:	mov	r0, #0
   25618:	bl	13484 <dcgettext@plt>
   2561c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25620:	mov	r0, #23
   25624:	bl	38efc <ftello64@plt+0x251a8>
   25628:	ldr	sl, [r4, #52]	; 0x34
   2562c:	b	252c0 <ftello64@plt+0x1156c>
   25630:	mov	r2, #5
   25634:	ldr	r1, [pc, #548]	; 25860 <ftello64@plt+0x11b0c>
   25638:	bl	13484 <dcgettext@plt>
   2563c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25640:	b	25204 <ftello64@plt+0x114b0>
   25644:	ldr	r3, [r4, #52]	; 0x34
   25648:	ldr	r0, [r3]
   2564c:	bl	2c9cc <ftello64@plt+0x18c78>
   25650:	bl	1382c <gcry_cipher_get_algo_blklen@plt>
   25654:	cmp	r0, #8
   25658:	beq	2566c <ftello64@plt+0x11918>
   2565c:	ldr	r3, [r4, #52]	; 0x34
   25660:	ldr	r3, [r3]
   25664:	cmp	r3, #10
   25668:	bne	2560c <ftello64@plt+0x118b8>
   2566c:	mov	r2, #5
   25670:	ldr	r1, [pc, #492]	; 25864 <ftello64@plt+0x11b10>
   25674:	mov	r0, #0
   25678:	bl	13484 <dcgettext@plt>
   2567c:	mov	r1, r0
   25680:	mov	r0, #2
   25684:	bl	4eabc <ftello64@plt+0x3ad68>
   25688:	mov	r2, #5
   2568c:	ldr	r1, [pc, #468]	; 25868 <ftello64@plt+0x11b14>
   25690:	mov	r0, #0
   25694:	bl	13484 <dcgettext@plt>
   25698:	ldr	r1, [pc, #460]	; 2586c <ftello64@plt+0x11b18>
   2569c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   256a0:	mov	r1, #152	; 0x98
   256a4:	ldr	r0, [pc, #452]	; 25870 <ftello64@plt+0x11b1c>
   256a8:	bl	3924c <ftello64@plt+0x254f8>
   256ac:	b	2560c <ftello64@plt+0x118b8>
   256b0:	mov	r0, sl
   256b4:	ldrb	r9, [sl, #31]
   256b8:	bl	315a8 <ftello64@plt+0x1d854>
   256bc:	str	r7, [sp]
   256c0:	mov	r1, r9
   256c4:	ldr	r2, [sp, #12]
   256c8:	mov	r3, r0
   256cc:	mov	r0, #6
   256d0:	bl	59ee4 <ftello64@plt+0x46190>
   256d4:	mov	r7, r0
   256d8:	mov	r0, sl
   256dc:	bl	18020 <ftello64@plt+0x42cc>
   256e0:	ldr	fp, [fp]
   256e4:	cmp	fp, #0
   256e8:	cmpne	r7, #0
   256ec:	bne	25440 <ftello64@plt+0x116ec>
   256f0:	mov	fp, r7
   256f4:	mov	r0, sl
   256f8:	ldr	r7, [sp, #16]
   256fc:	ldr	r9, [sp, #20]
   25700:	bl	13448 <gcry_free@plt>
   25704:	cmp	fp, #0
   25708:	beq	25250 <ftello64@plt+0x114fc>
   2570c:	b	257ec <ftello64@plt+0x11a98>
   25710:	mov	r0, #1
   25714:	bl	2ca30 <ftello64@plt+0x18cdc>
   25718:	cmp	r0, #0
   2571c:	beq	257a0 <ftello64@plt+0x11a4c>
   25720:	ldr	sl, [r5, #152]	; 0x98
   25724:	mov	r2, #5
   25728:	cmp	sl, #0
   2572c:	ldr	r1, [pc, #320]	; 25874 <ftello64@plt+0x11b20>
   25730:	ldreq	sl, [r5, #308]	; 0x134
   25734:	b	25378 <ftello64@plt+0x11624>
   25738:	cmp	r2, #19
   2573c:	cmpne	r2, #12
   25740:	bne	25284 <ftello64@plt+0x11530>
   25744:	ldr	r0, [r4, #52]	; 0x34
   25748:	ldrb	r2, [r0, #52]	; 0x34
   2574c:	cmp	r2, #0
   25750:	beq	25284 <ftello64@plt+0x11530>
   25754:	ldr	r2, [r5, #8]
   25758:	add	r0, r0, #52	; 0x34
   2575c:	cmp	r2, #0
   25760:	bne	2576c <ftello64@plt+0x11a18>
   25764:	bl	14490 <ftello64@plt+0x73c>
   25768:	b	25284 <ftello64@plt+0x11530>
   2576c:	mov	r1, r0
   25770:	ldr	r0, [pc, #256]	; 25878 <ftello64@plt+0x11b24>
   25774:	bl	4ec70 <ftello64@plt+0x3af1c>
   25778:	ldr	r0, [r4, #52]	; 0x34
   2577c:	add	r0, r0, #52	; 0x34
   25780:	b	25764 <ftello64@plt+0x11a10>
   25784:	ldr	r1, [sp, #28]
   25788:	ldr	r2, [pc, #236]	; 2587c <ftello64@plt+0x11b28>
   2578c:	ldr	r3, [pc, #236]	; 25880 <ftello64@plt+0x11b2c>
   25790:	cmp	r1, #0
   25794:	movne	fp, r2
   25798:	moveq	fp, r3
   2579c:	b	25284 <ftello64@plt+0x11530>
   257a0:	ldr	r3, [r5, #304]	; 0x130
   257a4:	mov	r2, #5
   257a8:	cmp	r3, #0
   257ac:	moveq	r3, #2
   257b0:	ldr	r1, [pc, #148]	; 2584c <ftello64@plt+0x11af8>
   257b4:	mov	r0, #0
   257b8:	streq	fp, [sp, #32]
   257bc:	strbeq	r3, [sp, #36]	; 0x24
   257c0:	addeq	fp, sp, #32
   257c4:	bl	13484 <dcgettext@plt>
   257c8:	ldr	r1, [pc, #180]	; 25884 <ftello64@plt+0x11b30>
   257cc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   257d0:	mov	sl, #1
   257d4:	b	2539c <ftello64@plt+0x11648>
   257d8:	ldr	r3, [r4, #72]	; 0x48
   257dc:	cmp	r3, #0
   257e0:	beq	25808 <ftello64@plt+0x11ab4>
   257e4:	mov	r0, sl
   257e8:	bl	13448 <gcry_free@plt>
   257ec:	mov	r0, #6
   257f0:	bl	5a620 <ftello64@plt+0x468cc>
   257f4:	mov	r2, #0
   257f8:	mov	r1, r0
   257fc:	mov	r0, #89	; 0x59
   25800:	bl	38cf0 <ftello64@plt+0x24f9c>
   25804:	b	25250 <ftello64@plt+0x114fc>
   25808:	ldr	r1, [pc, #120]	; 25888 <ftello64@plt+0x11b34>
   2580c:	ldr	r0, [pc, #120]	; 2588c <ftello64@plt+0x11b38>
   25810:	bl	4ec70 <ftello64@plt+0x3af1c>
   25814:	ldr	fp, [r4, #76]	; 0x4c
   25818:	cmp	fp, #0
   2581c:	bne	25430 <ftello64@plt+0x116dc>
   25820:	b	257e4 <ftello64@plt+0x11a90>
   25824:	bl	134b4 <__stack_chk_fail@plt>
   25828:	andeq	r7, r7, r4, asr #16
   2582c:	andeq	r6, r7, r8, ror #19
   25830:	andeq	r8, r7, r0, asr r2
   25834:	andeq	r0, r0, #89	; 0x59
   25838:	andeq	r8, r7, ip, lsr r2
   2583c:	andeq	lr, r5, ip, lsr #23
   25840:	andeq	lr, r5, r8, lsr r9
   25844:	strdeq	lr, [r5], -r8
   25848:	andeq	lr, r5, ip, lsl r9
   2584c:	andeq	lr, r5, r8, ror r9
   25850:	andeq	lr, r5, r4, lsl sl
   25854:	andeq	lr, r5, r4, ror #22
   25858:	andeq	lr, r5, r8, ror fp
   2585c:	andeq	lr, r5, r8, asr #22
   25860:	andeq	lr, r5, r8, asr r9
   25864:	andeq	lr, r5, r4, asr #20
   25868:	strdeq	lr, [r5], -r0
   2586c:	andeq	lr, r5, r8, lsl fp
   25870:	andeq	lr, r5, ip, lsr #22
   25874:	muleq	r5, r4, r9
   25878:	andeq	lr, r5, r8, lsr #16
   2587c:	andeq	r0, r0, #99	; 0x63
   25880:	andeq	r0, r0, #31
   25884:	ldrdeq	lr, [r5], -ip
   25888:	andeq	lr, r5, r8, ror #12
   2588c:	andeq	lr, r5, r4, ror #19
   25890:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25894:	mov	r9, r1
   25898:	ldr	r6, [pc, #896]	; 25c20 <ftello64@plt+0x11ecc>
   2589c:	ldr	r8, [r1, #4]
   258a0:	sub	sp, sp, #12
   258a4:	ldr	r3, [r6]
   258a8:	ldr	r4, [r8, #20]
   258ac:	add	r3, r3, #1
   258b0:	cmp	r4, #8
   258b4:	mov	r5, r0
   258b8:	str	r3, [r6]
   258bc:	beq	25b14 <ftello64@plt+0x11dc0>
   258c0:	ldr	fp, [pc, #860]	; 25c24 <ftello64@plt+0x11ed0>
   258c4:	ldr	r3, [fp]
   258c8:	cmp	r3, #0
   258cc:	bne	25b88 <ftello64@plt+0x11e34>
   258d0:	add	r7, r5, #16
   258d4:	mov	r0, r7
   258d8:	bl	2bafc <ftello64@plt+0x17da8>
   258dc:	mov	r2, #0
   258e0:	mov	r0, r7
   258e4:	mov	r1, r2
   258e8:	bl	1340c <gcry_md_open@plt>
   258ec:	cmp	r0, #0
   258f0:	bne	25c10 <ftello64@plt+0x11ebc>
   258f4:	ldr	r4, [r5, #60]	; 0x3c
   258f8:	cmp	r4, #0
   258fc:	ldrne	sl, [pc, #800]	; 25c24 <ftello64@plt+0x11ed0>
   25900:	bne	25934 <ftello64@plt+0x11be0>
   25904:	b	25980 <ftello64@plt+0x11c2c>
   25908:	cmp	r3, #63	; 0x3f
   2590c:	beq	25a2c <ftello64@plt+0x11cd8>
   25910:	cmp	r3, #2
   25914:	bne	25928 <ftello64@plt+0x11bd4>
   25918:	ldr	r3, [sl, #256]	; 0x100
   2591c:	cmp	r3, #0
   25920:	beq	25a9c <ftello64@plt+0x11d48>
   25924:	mov	r0, #1
   25928:	ldr	r4, [r4]
   2592c:	cmp	r4, #0
   25930:	beq	25978 <ftello64@plt+0x11c24>
   25934:	ldr	r2, [r4, #4]
   25938:	ldr	r3, [r2]
   2593c:	cmp	r3, #4
   25940:	bne	25908 <ftello64@plt+0x11bb4>
   25944:	ldr	r3, [r2, #4]
   25948:	ldrb	r1, [r3, #9]
   2594c:	cmp	r1, #0
   25950:	beq	25928 <ftello64@plt+0x11bd4>
   25954:	ldr	r3, [sl, #256]	; 0x100
   25958:	cmp	r3, #0
   2595c:	bne	25924 <ftello64@plt+0x11bd0>
   25960:	ldr	r0, [r5, #16]
   25964:	bl	13be0 <gcry_md_enable@plt>
   25968:	ldr	r4, [r4]
   2596c:	mov	r0, #1
   25970:	cmp	r4, #0
   25974:	bne	25934 <ftello64@plt+0x11be0>
   25978:	cmp	r0, #0
   2597c:	bne	25ab4 <ftello64@plt+0x11d60>
   25980:	ldr	fp, [pc, #668]	; 25c24 <ftello64@plt+0x11ed0>
   25984:	ldr	sl, [fp, #256]	; 0x100
   25988:	cmp	sl, #0
   2598c:	beq	25be4 <ftello64@plt+0x11e90>
   25990:	mov	sl, #0
   25994:	ldr	r3, [fp, #8]
   25998:	tst	r3, #512	; 0x200
   2599c:	bne	25b40 <ftello64@plt+0x11dec>
   259a0:	ldr	r3, [r6]
   259a4:	cmp	r3, #1
   259a8:	bgt	25ac8 <ftello64@plt+0x11d74>
   259ac:	ldr	r2, [fp, #20]
   259b0:	cmp	r2, #0
   259b4:	movne	r2, #0
   259b8:	beq	25bd4 <ftello64@plt+0x11e80>
   259bc:	mov	r3, sl
   259c0:	mov	r1, r7
   259c4:	mov	r0, r8
   259c8:	bl	3a2ac <ftello64@plt+0x26558>
   259cc:	ldr	r3, [pc, #596]	; 25c28 <ftello64@plt+0x11ed4>
   259d0:	uxth	r2, r0
   259d4:	cmp	r2, r3
   259d8:	mov	r3, r0
   259dc:	beq	25b64 <ftello64@plt+0x11e10>
   259e0:	cmp	r0, #0
   259e4:	bne	25c08 <ftello64@plt+0x11eb4>
   259e8:	mov	r0, r9
   259ec:	mov	r1, #0
   259f0:	bl	182a0 <ftello64@plt+0x454c>
   259f4:	mov	r2, #0
   259f8:	str	r2, [r5, #56]	; 0x38
   259fc:	mov	r1, r2
   25a00:	mov	r0, #3
   25a04:	bl	38aa4 <ftello64@plt+0x24d50>
   25a08:	bl	24460 <ftello64@plt+0x1070c>
   25a0c:	ldr	r3, [r5, #60]	; 0x3c
   25a10:	cmp	r3, #0
   25a14:	beq	25abc <ftello64@plt+0x11d68>
   25a18:	mov	r1, r0
   25a1c:	mov	r0, r3
   25a20:	add	sp, sp, #12
   25a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25a28:	b	244f8 <ftello64@plt+0x107a4>
   25a2c:	ldr	r3, [r2, #4]
   25a30:	ldr	r2, [r3]
   25a34:	cmp	r2, #1
   25a38:	bne	25928 <ftello64@plt+0x11bd4>
   25a3c:	ldr	r2, [r3, #4]
   25a40:	cmp	r2, #1
   25a44:	bls	25c00 <ftello64@plt+0x11eac>
   25a48:	ldrb	sl, [r3, #8]
   25a4c:	add	r2, r2, #8
   25a50:	ldr	fp, [pc, #460]	; 25c24 <ftello64@plt+0x11ed0>
   25a54:	sub	sl, sl, #1
   25a58:	add	r2, r3, r2
   25a5c:	clz	sl, sl
   25a60:	add	r4, r3, #9
   25a64:	lsr	sl, sl, #5
   25a68:	b	25a78 <ftello64@plt+0x11d24>
   25a6c:	add	r4, r4, #1
   25a70:	cmp	r2, r4
   25a74:	beq	25994 <ftello64@plt+0x11c40>
   25a78:	ldr	r3, [fp, #256]	; 0x100
   25a7c:	cmp	r3, #0
   25a80:	bne	25a6c <ftello64@plt+0x11d18>
   25a84:	ldrb	r1, [r4]
   25a88:	ldr	r0, [r5, #16]
   25a8c:	str	r2, [sp, #4]
   25a90:	bl	13be0 <gcry_md_enable@plt>
   25a94:	ldr	r2, [sp, #4]
   25a98:	b	25a6c <ftello64@plt+0x11d18>
   25a9c:	ldr	r3, [r2, #4]
   25aa0:	ldr	r0, [r5, #16]
   25aa4:	ldrb	r1, [r3, #23]
   25aa8:	bl	13be0 <gcry_md_enable@plt>
   25aac:	mov	r0, #1
   25ab0:	b	25928 <ftello64@plt+0x11bd4>
   25ab4:	ldr	fp, [pc, #360]	; 25c24 <ftello64@plt+0x11ed0>
   25ab8:	b	25990 <ftello64@plt+0x11c3c>
   25abc:	str	r0, [r5, #60]	; 0x3c
   25ac0:	add	sp, sp, #12
   25ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25ac8:	mov	r2, #5
   25acc:	ldr	r1, [pc, #344]	; 25c2c <ftello64@plt+0x11ed8>
   25ad0:	mov	r0, #0
   25ad4:	bl	13484 <dcgettext@plt>
   25ad8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25adc:	ldrb	r3, [fp, #560]	; 0x230
   25ae0:	tst	r3, #16
   25ae4:	bne	259ac <ftello64@plt+0x11c58>
   25ae8:	ldr	r1, [pc, #320]	; 25c30 <ftello64@plt+0x11edc>
   25aec:	mov	r0, #96	; 0x60
   25af0:	bl	390b8 <ftello64@plt+0x25364>
   25af4:	bl	4e82c <ftello64@plt+0x3aad8>
   25af8:	ldr	r3, [pc, #308]	; 25c34 <ftello64@plt+0x11ee0>
   25afc:	mov	r0, r3
   25b00:	bl	13b50 <gpg_strerror@plt>
   25b04:	mov	r1, r0
   25b08:	ldr	r0, [pc, #296]	; 25c38 <ftello64@plt+0x11ee4>
   25b0c:	bl	4eb24 <ftello64@plt+0x3add0>
   25b10:	b	259e8 <ftello64@plt+0x11c94>
   25b14:	mov	r2, r4
   25b18:	ldr	r1, [pc, #284]	; 25c3c <ftello64@plt+0x11ee8>
   25b1c:	add	r0, r8, #24
   25b20:	bl	13454 <memcmp@plt>
   25b24:	cmp	r0, #0
   25b28:	bne	258c0 <ftello64@plt+0x11b6c>
   25b2c:	mov	r2, #5
   25b30:	ldr	r1, [pc, #264]	; 25c40 <ftello64@plt+0x11eec>
   25b34:	bl	13484 <dcgettext@plt>
   25b38:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25b3c:	b	258d0 <ftello64@plt+0x11b7c>
   25b40:	ldr	r0, [r5, #16]
   25b44:	ldr	r1, [pc, #248]	; 25c44 <ftello64@plt+0x11ef0>
   25b48:	bl	137c0 <gcry_md_debug@plt>
   25b4c:	ldr	r0, [r5, #20]
   25b50:	cmp	r0, #0
   25b54:	beq	259a0 <ftello64@plt+0x11c4c>
   25b58:	ldr	r1, [pc, #232]	; 25c48 <ftello64@plt+0x11ef4>
   25b5c:	bl	137c0 <gcry_md_debug@plt>
   25b60:	b	259a0 <ftello64@plt+0x11c4c>
   25b64:	ldr	r2, [r5, #28]
   25b68:	cmp	r2, #0
   25b6c:	bne	25afc <ftello64@plt+0x11da8>
   25b70:	mov	r3, sl
   25b74:	mov	r1, r7
   25b78:	mov	r0, r8
   25b7c:	mov	r2, #1
   25b80:	bl	3a2ac <ftello64@plt+0x26558>
   25b84:	b	259e0 <ftello64@plt+0x11c8c>
   25b88:	mov	r1, r4
   25b8c:	mov	r2, #0
   25b90:	add	r0, r8, #24
   25b94:	bl	53fb4 <ftello64@plt+0x40260>
   25b98:	mov	r2, #5
   25b9c:	ldr	r1, [pc, #168]	; 25c4c <ftello64@plt+0x11ef8>
   25ba0:	mov	r4, r0
   25ba4:	mov	r0, #0
   25ba8:	bl	13484 <dcgettext@plt>
   25bac:	mov	r7, r0
   25bb0:	mov	r0, r4
   25bb4:	bl	13814 <strlen@plt>
   25bb8:	mov	r2, r4
   25bbc:	mov	r1, r0
   25bc0:	mov	r0, r7
   25bc4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   25bc8:	mov	r0, r4
   25bcc:	bl	13448 <gcry_free@plt>
   25bd0:	b	258d0 <ftello64@plt+0x11b7c>
   25bd4:	ldr	r3, [fp, #16]
   25bd8:	cmp	r3, #0
   25bdc:	ldreq	r2, [r5, #28]
   25be0:	b	259bc <ftello64@plt+0x11c68>
   25be4:	mov	r1, #3
   25be8:	ldr	r0, [r5, #16]
   25bec:	bl	13be0 <gcry_md_enable@plt>
   25bf0:	mov	r1, #2
   25bf4:	ldr	r0, [r5, #16]
   25bf8:	bl	13be0 <gcry_md_enable@plt>
   25bfc:	b	25994 <ftello64@plt+0x11c40>
   25c00:	ldr	r0, [pc, #72]	; 25c50 <ftello64@plt+0x11efc>
   25c04:	bl	4eba8 <ftello64@plt+0x3ae54>
   25c08:	mov	r3, r0
   25c0c:	b	25afc <ftello64@plt+0x11da8>
   25c10:	ldr	r2, [pc, #60]	; 25c54 <ftello64@plt+0x11f00>
   25c14:	ldr	r1, [pc, #60]	; 25c58 <ftello64@plt+0x11f04>
   25c18:	ldr	r0, [pc, #60]	; 25c5c <ftello64@plt+0x11f08>
   25c1c:	bl	4ee84 <ftello64@plt+0x3b130>
   25c20:	andeq	r7, r7, r4, asr #16
   25c24:	andeq	r8, r7, r0, asr r2
   25c28:	andeq	r8, r0, r1
   25c2c:	strdeq	lr, [r5], -r8
   25c30:	andeq	lr, r5, ip, asr ip
   25c34:	andeq	r0, r0, #38	; 0x26
   25c38:	andeq	lr, r5, ip, ror ip
   25c3c:	andeq	lr, r5, r4, asr #23
   25c40:	ldrdeq	lr, [r5], -r0
   25c44:	andeq	lr, r5, ip, asr #24
   25c48:	andeq	lr, r5, r4, asr ip
   25c4c:	andeq	lr, r5, r0, lsl #24
   25c50:	andeq	lr, r5, ip, lsl ip
   25c54:	andeq	lr, r5, r8, ror r6
   25c58:	andeq	r0, r0, r3, lsl r3
   25c5c:	andeq	lr, r5, r0, lsl r8
   25c60:	ldr	r3, [r0, #28]
   25c64:	push	{r4, r5, r6, lr}
   25c68:	cmp	r3, #0
   25c6c:	mov	r4, r0
   25c70:	sub	sp, sp, #8
   25c74:	mov	r6, r1
   25c78:	ldr	r2, [r1, #4]
   25c7c:	ldr	r0, [r0]
   25c80:	bne	25d18 <ftello64@plt+0x11fc4>
   25c84:	ldr	r3, [r4, #32]
   25c88:	mov	r1, r4
   25c8c:	cmp	r3, #0
   25c90:	strne	r4, [sp]
   25c94:	ldrne	r3, [pc, #148]	; 25d30 <ftello64@plt+0x11fdc>
   25c98:	streq	r3, [sp]
   25c9c:	bl	173ac <ftello64@plt+0x3658>
   25ca0:	mov	r5, r0
   25ca4:	uxth	r3, r5
   25ca8:	cmp	r3, #89	; 0x59
   25cac:	beq	25cd8 <ftello64@plt+0x11f84>
   25cb0:	cmp	r5, #0
   25cb4:	bne	25d00 <ftello64@plt+0x11fac>
   25cb8:	mov	r0, r6
   25cbc:	mov	r1, #0
   25cc0:	bl	182a0 <ftello64@plt+0x454c>
   25cc4:	mov	r3, #0
   25cc8:	mov	r0, r5
   25ccc:	str	r3, [r4, #56]	; 0x38
   25cd0:	add	sp, sp, #8
   25cd4:	pop	{r4, r5, r6, pc}
   25cd8:	ldrb	r3, [r4, #80]	; 0x50
   25cdc:	tst	r3, #4
   25ce0:	bne	25cb8 <ftello64@plt+0x11f64>
   25ce4:	mov	r3, r4
   25ce8:	ldrb	r2, [r3, #80]	; 0x50
   25cec:	orr	r2, r2, #4
   25cf0:	strb	r2, [r3, #80]	; 0x50
   25cf4:	ldr	r3, [r3, #4]
   25cf8:	cmp	r3, #0
   25cfc:	bne	25ce8 <ftello64@plt+0x11f94>
   25d00:	mov	r0, r5
   25d04:	bl	13b50 <gpg_strerror@plt>
   25d08:	mov	r1, r0
   25d0c:	ldr	r0, [pc, #32]	; 25d34 <ftello64@plt+0x11fe0>
   25d10:	bl	4eb24 <ftello64@plt+0x3add0>
   25d14:	b	25cb8 <ftello64@plt+0x11f64>
   25d18:	str	r4, [sp]
   25d1c:	ldr	r3, [pc, #20]	; 25d38 <ftello64@plt+0x11fe4>
   25d20:	mov	r1, r4
   25d24:	bl	173ac <ftello64@plt+0x3658>
   25d28:	mov	r5, r0
   25d2c:	b	25ca4 <ftello64@plt+0x11f50>
   25d30:	andeq	r9, r2, r4, rrx
   25d34:	muleq	r5, ip, ip
   25d38:	andeq	r8, r2, r4, asr #31
   25d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25d40:	sub	sp, sp, #44	; 0x2c
   25d44:	ldr	r6, [pc, #896]	; 260cc <ftello64@plt+0x12378>
   25d48:	str	r3, [sp, #16]
   25d4c:	ldr	r3, [sp, #80]	; 0x50
   25d50:	ldr	r5, [sp, #84]	; 0x54
   25d54:	str	r3, [sp, #20]
   25d58:	ldr	r3, [r1, #4]
   25d5c:	mov	ip, #0
   25d60:	mov	r8, r0
   25d64:	ldr	r0, [r3]
   25d68:	ldr	lr, [r6]
   25d6c:	cmp	r5, ip
   25d70:	strne	ip, [r5]
   25d74:	cmp	r0, #2
   25d78:	mov	r9, r1
   25d7c:	mov	sl, r2
   25d80:	str	lr, [sp, #36]	; 0x24
   25d84:	str	ip, [sp, #24]
   25d88:	str	ip, [sp, #28]
   25d8c:	bne	26084 <ftello64@plt+0x12330>
   25d90:	ldr	r4, [r3, #4]
   25d94:	cmp	r2, #0
   25d98:	movne	r0, #0
   25d9c:	strne	r0, [r2]
   25da0:	ldrb	fp, [r4, #23]
   25da4:	mov	r0, fp
   25da8:	bl	2cc98 <ftello64@plt+0x18f44>
   25dac:	subs	r7, r0, #0
   25db0:	bne	25e58 <ftello64@plt+0x12104>
   25db4:	ldrb	r3, [r4, #21]
   25db8:	cmp	r3, #0
   25dbc:	bne	25e74 <ftello64@plt+0x12120>
   25dc0:	ldr	r1, [r8, #16]
   25dc4:	cmp	r1, #0
   25dc8:	beq	25fb0 <ftello64@plt+0x1225c>
   25dcc:	add	r0, sp, #24
   25dd0:	bl	13b14 <gcry_md_copy@plt>
   25dd4:	cmp	r0, #0
   25dd8:	bne	2609c <ftello64@plt+0x12348>
   25ddc:	ldr	r3, [sp, #20]
   25de0:	str	r5, [sp, #8]
   25de4:	str	r3, [sp, #4]
   25de8:	ldr	r3, [sp, #16]
   25dec:	ldr	r2, [sp, #24]
   25df0:	str	r3, [sp]
   25df4:	mov	r1, r4
   25df8:	mov	r3, #0
   25dfc:	ldr	r0, [r8]
   25e00:	bl	3bb48 <ftello64@plt+0x27df4>
   25e04:	cmp	r0, #0
   25e08:	bne	25ee4 <ftello64@plt+0x12190>
   25e0c:	ldr	r8, [sp, #24]
   25e10:	cmp	r8, #0
   25e14:	beq	25e48 <ftello64@plt+0x120f4>
   25e18:	ldrb	r1, [r4, #23]
   25e1c:	mov	r0, r8
   25e20:	bl	1334c <gcry_md_read@plt>
   25e24:	mov	r5, r0
   25e28:	mov	r0, fp
   25e2c:	bl	2cc78 <ftello64@plt+0x18f24>
   25e30:	bl	13280 <gcry_md_get_algo_dlen@plt>
   25e34:	mov	r1, r5
   25e38:	mov	r2, r0
   25e3c:	str	r0, [r4, #136]	; 0x88
   25e40:	add	r0, r4, #72	; 0x48
   25e44:	bl	133e8 <memcpy@plt>
   25e48:	ldr	r0, [sp, #24]
   25e4c:	bl	132d4 <gcry_md_close@plt>
   25e50:	ldr	r0, [sp, #28]
   25e54:	bl	132d4 <gcry_md_close@plt>
   25e58:	ldr	r2, [sp, #36]	; 0x24
   25e5c:	ldr	r3, [r6]
   25e60:	mov	r0, r7
   25e64:	cmp	r2, r3
   25e68:	bne	26098 <ftello64@plt+0x12344>
   25e6c:	add	sp, sp, #44	; 0x2c
   25e70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25e74:	cmp	r3, #1
   25e78:	beq	25f64 <ftello64@plt+0x12210>
   25e7c:	sub	ip, r3, #31
   25e80:	cmp	r3, #48	; 0x30
   25e84:	cmpne	ip, #1
   25e88:	sub	lr, r3, #24
   25e8c:	movls	ip, #1
   25e90:	movhi	ip, #0
   25e94:	tst	lr, #239	; 0xef
   25e98:	moveq	ip, #1
   25e9c:	bic	lr, r3, #3
   25ea0:	cmp	lr, #16
   25ea4:	orreq	ip, ip, #1
   25ea8:	cmp	ip, #0
   25eac:	beq	2607c <ftello64@plt+0x12328>
   25eb0:	ldr	lr, [r8, #60]	; 0x3c
   25eb4:	ldr	ip, [lr, #4]
   25eb8:	ldr	ip, [ip]
   25ebc:	bic	ip, ip, #8
   25ec0:	cmp	ip, #6
   25ec4:	beq	25fec <ftello64@plt+0x12298>
   25ec8:	cmp	r3, #32
   25ecc:	beq	25fd4 <ftello64@plt+0x12280>
   25ed0:	mov	r1, r3
   25ed4:	ldr	r0, [pc, #500]	; 260d0 <ftello64@plt+0x1237c>
   25ed8:	bl	4eb24 <ftello64@plt+0x3add0>
   25edc:	mov	r7, #32
   25ee0:	b	25e58 <ftello64@plt+0x12104>
   25ee4:	uxth	r3, r0
   25ee8:	cmp	r3, #8
   25eec:	beq	25f08 <ftello64@plt+0x121b4>
   25ef0:	mov	r7, r0
   25ef4:	ldr	r0, [sp, #24]
   25ef8:	bl	132d4 <gcry_md_close@plt>
   25efc:	ldr	r0, [sp, #28]
   25f00:	bl	132d4 <gcry_md_close@plt>
   25f04:	b	25e58 <ftello64@plt+0x12104>
   25f08:	ldr	r2, [sp, #28]
   25f0c:	cmp	r2, #0
   25f10:	beq	25ef0 <ftello64@plt+0x1219c>
   25f14:	cmp	r5, #0
   25f18:	ldr	r0, [r8]
   25f1c:	beq	26008 <ftello64@plt+0x122b4>
   25f20:	ldr	r1, [sp, #20]
   25f24:	add	r3, sp, #32
   25f28:	str	r1, [sp, #4]
   25f2c:	ldr	r1, [sp, #16]
   25f30:	str	r3, [sp, #8]
   25f34:	str	r1, [sp]
   25f38:	mov	r3, #0
   25f3c:	mov	r1, r4
   25f40:	bl	3bb48 <ftello64@plt+0x27df4>
   25f44:	cmp	r0, #0
   25f48:	bne	25ef0 <ftello64@plt+0x1219c>
   25f4c:	ldr	r0, [r5]
   25f50:	ldr	r8, [sp, #28]
   25f54:	bl	18118 <ftello64@plt+0x43c4>
   25f58:	ldr	r3, [sp, #32]
   25f5c:	str	r3, [r5]
   25f60:	b	25e10 <ftello64@plt+0x120bc>
   25f64:	ldr	r9, [r8, #16]
   25f68:	cmp	r9, #0
   25f6c:	beq	26038 <ftello64@plt+0x122e4>
   25f70:	mov	r1, r9
   25f74:	add	r0, sp, #24
   25f78:	bl	13b14 <gcry_md_copy@plt>
   25f7c:	cmp	r0, #0
   25f80:	bne	260bc <ftello64@plt+0x12368>
   25f84:	ldr	r1, [r8, #20]
   25f88:	cmp	r1, #0
   25f8c:	beq	25ddc <ftello64@plt+0x12088>
   25f90:	add	r0, sp, #28
   25f94:	bl	13b14 <gcry_md_copy@plt>
   25f98:	cmp	r0, #0
   25f9c:	beq	25ddc <ftello64@plt+0x12088>
   25fa0:	ldr	r2, [pc, #300]	; 260d4 <ftello64@plt+0x12380>
   25fa4:	ldr	r1, [pc, #300]	; 260d8 <ftello64@plt+0x12384>
   25fa8:	ldr	r0, [pc, #300]	; 260dc <ftello64@plt+0x12388>
   25fac:	bl	4ee84 <ftello64@plt+0x3b130>
   25fb0:	mov	r2, r1
   25fb4:	add	r0, sp, #24
   25fb8:	bl	1340c <gcry_md_open@plt>
   25fbc:	cmp	r0, #0
   25fc0:	beq	25ddc <ftello64@plt+0x12088>
   25fc4:	ldr	r2, [pc, #264]	; 260d4 <ftello64@plt+0x12380>
   25fc8:	ldr	r1, [pc, #272]	; 260e0 <ftello64@plt+0x1238c>
   25fcc:	ldr	r0, [pc, #264]	; 260dc <ftello64@plt+0x12388>
   25fd0:	bl	4ee84 <ftello64@plt+0x3b130>
   25fd4:	mov	r2, #5
   25fd8:	ldr	r1, [pc, #260]	; 260e4 <ftello64@plt+0x12390>
   25fdc:	bl	13484 <dcgettext@plt>
   25fe0:	bl	4eb24 <ftello64@plt+0x3add0>
   25fe4:	mov	r7, #52	; 0x34
   25fe8:	b	25e58 <ftello64@plt+0x12104>
   25fec:	mov	r3, sl
   25ff0:	mov	r2, r9
   25ff4:	mov	r1, lr
   25ff8:	ldr	r0, [r8]
   25ffc:	bl	3cdec <ftello64@plt+0x29098>
   26000:	mov	r7, r0
   26004:	b	25e58 <ftello64@plt+0x12104>
   26008:	ldr	r3, [sp, #20]
   2600c:	str	r5, [sp, #8]
   26010:	str	r3, [sp, #4]
   26014:	ldr	r3, [sp, #16]
   26018:	mov	r1, r4
   2601c:	str	r3, [sp]
   26020:	mov	r3, r5
   26024:	bl	3bb48 <ftello64@plt+0x27df4>
   26028:	cmp	r0, #0
   2602c:	ldreq	r8, [sp, #28]
   26030:	beq	25e10 <ftello64@plt+0x120bc>
   26034:	b	25ef0 <ftello64@plt+0x1219c>
   26038:	ldr	r0, [pc, #168]	; 260e8 <ftello64@plt+0x12394>
   2603c:	bl	4ec70 <ftello64@plt+0x3af1c>
   26040:	mov	r2, r9
   26044:	mov	r1, r9
   26048:	add	r0, sp, #24
   2604c:	bl	1340c <gcry_md_open@plt>
   26050:	subs	r2, r0, #0
   26054:	bne	260ac <ftello64@plt+0x12358>
   26058:	mov	r1, r2
   2605c:	add	r0, sp, #28
   26060:	bl	1340c <gcry_md_open@plt>
   26064:	cmp	r0, #0
   26068:	beq	25ddc <ftello64@plt+0x12088>
   2606c:	ldr	r2, [pc, #96]	; 260d4 <ftello64@plt+0x12380>
   26070:	mov	r1, #1016	; 0x3f8
   26074:	ldr	r0, [pc, #96]	; 260dc <ftello64@plt+0x12388>
   26078:	bl	4ee84 <ftello64@plt+0x3b130>
   2607c:	mov	r7, #32
   26080:	b	25e58 <ftello64@plt+0x12104>
   26084:	ldr	r3, [pc, #72]	; 260d4 <ftello64@plt+0x12380>
   26088:	ldr	r2, [pc, #92]	; 260ec <ftello64@plt+0x12398>
   2608c:	ldr	r1, [pc, #72]	; 260dc <ftello64@plt+0x12388>
   26090:	ldr	r0, [pc, #88]	; 260f0 <ftello64@plt+0x1239c>
   26094:	bl	4eeac <ftello64@plt+0x3b158>
   26098:	bl	134b4 <__stack_chk_fail@plt>
   2609c:	ldr	r2, [pc, #48]	; 260d4 <ftello64@plt+0x12380>
   260a0:	ldr	r1, [pc, #76]	; 260f4 <ftello64@plt+0x123a0>
   260a4:	ldr	r0, [pc, #48]	; 260dc <ftello64@plt+0x12388>
   260a8:	bl	4ee84 <ftello64@plt+0x3b130>
   260ac:	ldr	r2, [pc, #32]	; 260d4 <ftello64@plt+0x12380>
   260b0:	ldr	r1, [pc, #64]	; 260f8 <ftello64@plt+0x123a4>
   260b4:	ldr	r0, [pc, #32]	; 260dc <ftello64@plt+0x12388>
   260b8:	bl	4ee84 <ftello64@plt+0x3b130>
   260bc:	ldr	r2, [pc, #16]	; 260d4 <ftello64@plt+0x12380>
   260c0:	ldr	r1, [pc, #52]	; 260fc <ftello64@plt+0x123a8>
   260c4:	ldr	r0, [pc, #16]	; 260dc <ftello64@plt+0x12388>
   260c8:	bl	4ee84 <ftello64@plt+0x3b130>
   260cc:	andeq	r6, r7, r8, ror #19
   260d0:	andeq	lr, r5, r4, lsr sp
   260d4:	andeq	lr, r5, r8, lsl #13
   260d8:	andeq	r0, r0, pc, ror #7
   260dc:	andeq	lr, r5, r0, lsl r8
   260e0:	andeq	r0, r0, r3, ror #7
   260e4:	strdeq	lr, [r5], -ip
   260e8:	ldrdeq	lr, [r5], -ip
   260ec:	andeq	r0, r0, lr, asr #7
   260f0:			; <UNDEFINED> instruction: 0x0005ecb8
   260f4:	ldrdeq	r0, [r0], -sp
   260f8:	strdeq	r0, [r0], -r6
   260fc:	andeq	r0, r0, sp, ror #7
   26100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26104:	sub	sp, sp, #52	; 0x34
   26108:	ldr	r5, [pc, #2008]	; 268e8 <ftello64@plt+0x12b94>
   2610c:	subs	r9, r1, #0
   26110:	ldr	r3, [r5]
   26114:	str	r3, [sp, #44]	; 0x2c
   26118:	beq	26254 <ftello64@plt+0x12500>
   2611c:	ldr	r3, [r9, #4]
   26120:	mov	r7, r0
   26124:	ldr	r1, [r3]
   26128:	bic	r2, r1, #8
   2612c:	cmp	r2, #6
   26130:	beq	2626c <ftello64@plt+0x12518>
   26134:	bic	r2, r1, #2
   26138:	cmp	r2, #5
   2613c:	beq	264f8 <ftello64@plt+0x127a4>
   26140:	cmp	r1, #2
   26144:	bne	2640c <ftello64@plt+0x126b8>
   26148:	ldr	r6, [pc, #1948]	; 268ec <ftello64@plt+0x12b98>
   2614c:	ldr	r4, [r3, #4]
   26150:	mov	r2, #0
   26154:	ldr	r3, [r6]
   26158:	str	r2, [sp, #28]
   2615c:	cmp	r3, r2
   26160:	beq	26254 <ftello64@plt+0x12500>
   26164:	ldrb	r3, [r4, #21]
   26168:	mov	r0, #1
   2616c:	and	r3, r3, #239	; 0xef
   26170:	cmp	r3, #32
   26174:	beq	265b8 <ftello64@plt+0x12864>
   26178:	bl	13790 <_gpgrt_get_std_stream@plt>
   2617c:	mov	r1, r0
   26180:	ldr	r0, [pc, #1896]	; 268f0 <ftello64@plt+0x12b9c>
   26184:	bl	13a0c <gpgrt_fputs@plt>
   26188:	ldr	r3, [r6, #92]	; 0x5c
   2618c:	cmp	r3, #0
   26190:	bne	2669c <ftello64@plt+0x12948>
   26194:	ldr	r3, [r7, #60]	; 0x3c
   26198:	ldr	r2, [r3, #4]
   2619c:	ldr	r3, [r2]
   261a0:	sub	r3, r3, #5
   261a4:	cmp	r3, #1
   261a8:	bls	2685c <ftello64@plt+0x12b08>
   261ac:	ldr	r9, [r6, #96]	; 0x60
   261b0:	cmp	r9, #0
   261b4:	moveq	r8, #32
   261b8:	bne	26824 <ftello64@plt+0x12ad0>
   261bc:	add	r0, r4, #4
   261c0:	bl	311f8 <ftello64@plt+0x1d4a4>
   261c4:	mov	sl, r0
   261c8:	mov	r0, r4
   261cc:	bl	31678 <ftello64@plt+0x1d924>
   261d0:	mov	r2, sl
   261d4:	mov	r1, r8
   261d8:	mov	r3, r0
   261dc:	ldr	r0, [pc, #1808]	; 268f4 <ftello64@plt+0x12ba0>
   261e0:	bl	13664 <gpgrt_printf@plt>
   261e4:	cmp	r8, #37	; 0x25
   261e8:	beq	26844 <ftello64@plt+0x12af0>
   261ec:	cmp	r8, #63	; 0x3f
   261f0:	beq	26620 <ftello64@plt+0x128cc>
   261f4:	ldr	r3, [sp, #28]
   261f8:	cmp	r3, #0
   261fc:	beq	265cc <ftello64@plt+0x12878>
   26200:	ldr	r3, [r6, #96]	; 0x60
   26204:	cmp	r3, #0
   26208:	bne	268bc <ftello64@plt+0x12b68>
   2620c:	ldrb	r2, [r4, #21]
   26210:	ldr	r3, [pc, #1760]	; 268f8 <ftello64@plt+0x12ba4>
   26214:	mov	r0, #1
   26218:	cmp	r2, #24
   2621c:	ldr	r7, [pc, #1752]	; 268fc <ftello64@plt+0x12ba8>
   26220:	movne	r7, r3
   26224:	bl	13790 <_gpgrt_get_std_stream@plt>
   26228:	mov	r1, r0
   2622c:	mov	r0, r7
   26230:	bl	13a0c <gpgrt_fputs@plt>
   26234:	ldr	r3, [r6, #96]	; 0x60
   26238:	cmp	r3, #0
   2623c:	bne	268a4 <ftello64@plt+0x12b50>
   26240:	mov	r0, #1
   26244:	bl	13790 <_gpgrt_get_std_stream@plt>
   26248:	mov	r1, r0
   2624c:	mov	r0, #10
   26250:	bl	13634 <gpgrt_fputc@plt>
   26254:	ldr	r2, [sp, #44]	; 0x2c
   26258:	ldr	r3, [r5]
   2625c:	cmp	r2, r3
   26260:	bne	268d4 <ftello64@plt+0x12b80>
   26264:	add	sp, sp, #52	; 0x34
   26268:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2626c:	ldr	r6, [pc, #1656]	; 268ec <ftello64@plt+0x12b98>
   26270:	ldr	r4, [r3, #4]
   26274:	ldr	r8, [r6, #96]	; 0x60
   26278:	cmp	r8, #0
   2627c:	bne	26340 <ftello64@plt+0x125ec>
   26280:	ldr	sl, [r0]
   26284:	mov	r0, #1
   26288:	bl	13790 <_gpgrt_get_std_stream@plt>
   2628c:	mov	r3, r8
   26290:	mov	r2, r4
   26294:	mov	r1, r0
   26298:	mov	r0, sl
   2629c:	bl	3e8c4 <ftello64@plt+0x2ab70>
   262a0:	ldrb	r3, [r4, #60]	; 0x3c
   262a4:	ldr	r2, [r6, #280]	; 0x118
   262a8:	cmp	r2, #1
   262ac:	and	r3, r3, #8
   262b0:	beq	264dc <ftello64@plt+0x12788>
   262b4:	cmp	r3, #0
   262b8:	ldr	r3, [r6, #136]	; 0x88
   262bc:	beq	26418 <ftello64@plt+0x126c4>
   262c0:	cmp	r3, #0
   262c4:	bne	26420 <ftello64@plt+0x126cc>
   262c8:	ldr	r3, [r6, #280]	; 0x118
   262cc:	cmp	r3, #1
   262d0:	beq	264f0 <ftello64@plt+0x1279c>
   262d4:	bl	311a4 <ftello64@plt+0x1d450>
   262d8:	mov	r8, r0
   262dc:	ldr	r4, [r9]
   262e0:	cmp	r4, #0
   262e4:	beq	26254 <ftello64@plt+0x12500>
   262e8:	ldr	r2, [r4, #4]
   262ec:	ldr	sl, [pc, #1548]	; 26900 <ftello64@plt+0x12bac>
   262f0:	ldr	r9, [pc, #1548]	; 26904 <ftello64@plt+0x12bb0>
   262f4:	ldr	r3, [r2]
   262f8:	ldr	fp, [pc, #1544]	; 26908 <ftello64@plt+0x12bb4>
   262fc:	cmp	r3, #2
   26300:	beq	26330 <ftello64@plt+0x125dc>
   26304:	cmp	r3, #13
   26308:	beq	26444 <ftello64@plt+0x126f0>
   2630c:	cmp	r3, #14
   26310:	beq	26330 <ftello64@plt+0x125dc>
   26314:	ldr	r4, [r4]
   26318:	cmp	r4, #0
   2631c:	beq	26254 <ftello64@plt+0x12500>
   26320:	ldr	r2, [r4, #4]
   26324:	ldr	r3, [r2]
   26328:	cmp	r3, #2
   2632c:	bne	26304 <ftello64@plt+0x125b0>
   26330:	mov	r1, r4
   26334:	mov	r0, r7
   26338:	bl	26100 <ftello64@plt+0x123ac>
   2633c:	b	26314 <ftello64@plt+0x125c0>
   26340:	add	r1, sp, #36	; 0x24
   26344:	mov	r0, r4
   26348:	bl	31330 <ftello64@plt+0x1d5dc>
   2634c:	ldrb	r3, [r4, #60]	; 0x3c
   26350:	tst	r3, #8
   26354:	bne	26504 <ftello64@plt+0x127b0>
   26358:	ldr	r1, [pc, #1452]	; 2690c <ftello64@plt+0x12bb8>
   2635c:	ldr	r0, [pc, #1452]	; 26910 <ftello64@plt+0x12bbc>
   26360:	bl	13664 <gpgrt_printf@plt>
   26364:	ldr	r8, [r7, #68]	; 0x44
   26368:	cmp	r8, #0
   2636c:	bne	2656c <ftello64@plt+0x12818>
   26370:	mov	r0, r4
   26374:	bl	315a8 <ftello64@plt+0x1d854>
   26378:	ldr	r3, [sp, #40]	; 0x28
   2637c:	ldrb	sl, [r4, #31]
   26380:	str	r3, [sp, #20]
   26384:	ldr	fp, [sp, #36]	; 0x24
   26388:	mov	r8, r0
   2638c:	mov	r0, r4
   26390:	bl	31800 <ftello64@plt+0x1daac>
   26394:	str	r0, [sp, #16]
   26398:	ldr	r0, [r4, #4]
   2639c:	bl	317c8 <ftello64@plt+0x1da74>
   263a0:	ldr	r2, [sp, #16]
   263a4:	ldr	r3, [sp, #20]
   263a8:	str	r2, [sp, #4]
   263ac:	str	r3, [sp]
   263b0:	mov	r2, sl
   263b4:	mov	r3, fp
   263b8:	mov	r1, r8
   263bc:	str	r0, [sp, #8]
   263c0:	ldr	r0, [pc, #1356]	; 26914 <ftello64@plt+0x12bc0>
   263c4:	bl	13664 <gpgrt_printf@plt>
   263c8:	ldrb	r3, [r4, #60]	; 0x3c
   263cc:	tst	r3, #8
   263d0:	beq	263e0 <ftello64@plt+0x1268c>
   263d4:	ldr	r3, [r6, #460]	; 0x1cc
   263d8:	cmp	r3, #0
   263dc:	beq	26670 <ftello64@plt+0x1291c>
   263e0:	mov	r0, #1
   263e4:	bl	13790 <_gpgrt_get_std_stream@plt>
   263e8:	mov	r1, r0
   263ec:	mov	r0, #58	; 0x3a
   263f0:	bl	13634 <gpgrt_fputc@plt>
   263f4:	mov	r0, #1
   263f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   263fc:	mov	r1, r0
   26400:	mov	r0, #10
   26404:	bl	13634 <gpgrt_fputc@plt>
   26408:	b	262a0 <ftello64@plt+0x1254c>
   2640c:	ldr	r0, [pc, #1284]	; 26918 <ftello64@plt+0x12bc4>
   26410:	bl	4eb24 <ftello64@plt+0x3add0>
   26414:	b	26254 <ftello64@plt+0x12500>
   26418:	cmp	r3, #1
   2641c:	ble	26254 <ftello64@plt+0x12500>
   26420:	mov	r3, #0
   26424:	mov	r1, r3
   26428:	mov	r2, r4
   2642c:	ldr	r0, [r7]
   26430:	bl	3e454 <ftello64@plt+0x2a700>
   26434:	ldrb	r3, [r4, #60]	; 0x3c
   26438:	tst	r3, #8
   2643c:	beq	26254 <ftello64@plt+0x12500>
   26440:	b	262c8 <ftello64@plt+0x12574>
   26444:	ldr	r3, [r6, #96]	; 0x60
   26448:	cmp	r3, #0
   2644c:	beq	26548 <ftello64@plt+0x127f4>
   26450:	ldr	r2, [r2, #4]
   26454:	ldr	r3, [pc, #1216]	; 2691c <ftello64@plt+0x12bc8>
   26458:	ldr	r0, [pc, #1216]	; 26920 <ftello64@plt+0x12bcc>
   2645c:	ldr	r1, [r2, #16]
   26460:	cmp	r1, #0
   26464:	movne	r1, fp
   26468:	moveq	r1, r3
   2646c:	bl	13664 <gpgrt_printf@plt>
   26470:	ldr	r3, [r4, #4]
   26474:	cmp	r3, #0
   26478:	beq	268d8 <ftello64@plt+0x12b84>
   2647c:	ldr	r1, [r3]
   26480:	cmp	r1, #13
   26484:	bne	26584 <ftello64@plt+0x12830>
   26488:	ldr	r2, [r6, #96]	; 0x60
   2648c:	cmp	r2, #0
   26490:	beq	2664c <ftello64@plt+0x128f8>
   26494:	ldr	r1, [r3, #4]
   26498:	ldr	r2, [r1, #16]
   2649c:	cmp	r2, #0
   264a0:	str	r2, [sp, #16]
   264a4:	beq	267f4 <ftello64@plt+0x12aa0>
   264a8:	ldr	r2, [r1, #20]
   264ac:	ldr	r0, [pc, #1136]	; 26924 <ftello64@plt+0x12bd0>
   264b0:	ldr	r1, [r1, #12]
   264b4:	bl	13664 <gpgrt_printf@plt>
   264b8:	ldr	r3, [r6, #96]	; 0x60
   264bc:	cmp	r3, #0
   264c0:	bne	26590 <ftello64@plt+0x1283c>
   264c4:	mov	r0, #1
   264c8:	bl	13790 <_gpgrt_get_std_stream@plt>
   264cc:	mov	r1, r0
   264d0:	mov	r0, #10
   264d4:	bl	13634 <gpgrt_fputc@plt>
   264d8:	b	26314 <ftello64@plt+0x125c0>
   264dc:	ldr	r2, [r6, #96]	; 0x60
   264e0:	cmp	r2, #0
   264e4:	bne	262b4 <ftello64@plt+0x12560>
   264e8:	cmp	r3, #0
   264ec:	beq	26254 <ftello64@plt+0x12500>
   264f0:	mov	r8, #0
   264f4:	b	262dc <ftello64@plt+0x12588>
   264f8:	ldr	r0, [pc, #1064]	; 26928 <ftello64@plt+0x12bd4>
   264fc:	bl	4ec70 <ftello64@plt+0x3af1c>
   26500:	b	26254 <ftello64@plt+0x12500>
   26504:	ldr	r3, [r6, #460]	; 0x1cc
   26508:	cmp	r3, #0
   2650c:	bne	265a8 <ftello64@plt+0x12854>
   26510:	ldr	r1, [r9, #4]
   26514:	mov	r2, r4
   26518:	ldr	r0, [r7]
   2651c:	ldr	r1, [r1]
   26520:	cmp	r1, #6
   26524:	moveq	r1, r9
   26528:	movne	r1, #0
   2652c:	bl	143cc <ftello64@plt+0x678>
   26530:	ldrb	r3, [r4, #60]	; 0x3c
   26534:	tst	r3, #8
   26538:	str	r0, [r7, #68]	; 0x44
   2653c:	beq	26358 <ftello64@plt+0x12604>
   26540:	ldr	r1, [pc, #996]	; 2692c <ftello64@plt+0x12bd8>
   26544:	b	2635c <ftello64@plt+0x12608>
   26548:	ldr	r3, [r6, #464]	; 0x1d0
   2654c:	mov	r2, sl
   26550:	cmp	r3, #0
   26554:	movne	r1, #9
   26558:	moveq	r1, #11
   2655c:	add	r1, r8, r1
   26560:	mov	r0, r9
   26564:	bl	13664 <gpgrt_printf@plt>
   26568:	b	26470 <ftello64@plt+0x1271c>
   2656c:	mov	r0, #1
   26570:	bl	13790 <_gpgrt_get_std_stream@plt>
   26574:	mov	r1, r0
   26578:	mov	r0, r8
   2657c:	bl	13634 <gpgrt_fputc@plt>
   26580:	b	26370 <ftello64@plt+0x1261c>
   26584:	ldr	r0, [pc, #932]	; 26930 <ftello64@plt+0x12bdc>
   26588:	bl	13664 <gpgrt_printf@plt>
   2658c:	b	264b8 <ftello64@plt+0x12764>
   26590:	mov	r0, #1
   26594:	bl	13790 <_gpgrt_get_std_stream@plt>
   26598:	mov	r1, r0
   2659c:	mov	r0, #58	; 0x3a
   265a0:	bl	13634 <gpgrt_fputc@plt>
   265a4:	b	264c4 <ftello64@plt+0x12770>
   265a8:	mov	r3, #0
   265ac:	str	r3, [r7, #68]	; 0x44
   265b0:	ldr	r1, [pc, #884]	; 2692c <ftello64@plt+0x12bd8>
   265b4:	b	2635c <ftello64@plt+0x12608>
   265b8:	bl	13790 <_gpgrt_get_std_stream@plt>
   265bc:	mov	r1, r0
   265c0:	ldr	r0, [pc, #876]	; 26934 <ftello64@plt+0x12be0>
   265c4:	bl	13a0c <gpgrt_fputs@plt>
   265c8:	b	26188 <ftello64@plt+0x12434>
   265cc:	ldr	r8, [r6, #460]	; 0x1cc
   265d0:	cmp	r8, #0
   265d4:	bne	26620 <ftello64@plt+0x128cc>
   265d8:	mov	r3, r8
   265dc:	add	r2, sp, #32
   265e0:	add	r1, r4, #4
   265e4:	ldr	r0, [r7]
   265e8:	bl	1d9e0 <ftello64@plt+0x9c8c>
   265ec:	mov	r7, r0
   265f0:	mov	r0, #1
   265f4:	bl	13790 <_gpgrt_get_std_stream@plt>
   265f8:	ldr	r2, [r6, #96]	; 0x60
   265fc:	ldr	r3, [pc, #820]	; 26938 <ftello64@plt+0x12be4>
   26600:	cmp	r2, #0
   26604:	str	r8, [sp]
   26608:	moveq	r3, #0
   2660c:	mov	r1, r7
   26610:	ldr	r2, [sp, #32]
   26614:	bl	13958 <gpgrt_write_sanitized@plt>
   26618:	mov	r0, r7
   2661c:	bl	13448 <gcry_free@plt>
   26620:	ldr	r3, [r6, #96]	; 0x60
   26624:	cmp	r3, #0
   26628:	beq	26240 <ftello64@plt+0x124ec>
   2662c:	ldrb	r3, [r4]
   26630:	ldrb	r1, [r4, #21]
   26634:	ldr	r0, [pc, #768]	; 2693c <ftello64@plt+0x12be8>
   26638:	tst	r3, #16
   2663c:	movne	r2, #120	; 0x78
   26640:	moveq	r2, #108	; 0x6c
   26644:	bl	13664 <gpgrt_printf@plt>
   26648:	b	26240 <ftello64@plt+0x124ec>
   2664c:	mov	r0, #1
   26650:	str	r3, [sp, #16]
   26654:	bl	13790 <_gpgrt_get_std_stream@plt>
   26658:	ldr	r3, [sp, #16]
   2665c:	ldr	r3, [r3, #4]
   26660:	add	r1, r3, #76	; 0x4c
   26664:	ldr	r2, [r3, #4]
   26668:	bl	53d28 <ftello64@plt+0x3ffd4>
   2666c:	b	264b8 <ftello64@plt+0x12764>
   26670:	mov	r1, r4
   26674:	mov	r2, #1
   26678:	ldr	r0, [r7]
   2667c:	bl	143f4 <ftello64@plt+0x6a0>
   26680:	mov	r8, r0
   26684:	mov	r0, #1
   26688:	bl	13790 <_gpgrt_get_std_stream@plt>
   2668c:	mov	r1, r0
   26690:	mov	r0, r8
   26694:	bl	13634 <gpgrt_fputc@plt>
   26698:	b	263e0 <ftello64@plt+0x1268c>
   2669c:	ldr	r3, [pc, #668]	; 26940 <ftello64@plt+0x12bec>
   266a0:	ldr	r0, [r3]
   266a4:	bl	1331c <fflush@plt>
   266a8:	mov	r3, #0
   266ac:	mov	r1, r9
   266b0:	str	r3, [sp, #4]
   266b4:	str	r3, [sp]
   266b8:	add	r2, sp, #28
   266bc:	mov	r0, r7
   266c0:	bl	25d3c <ftello64@plt+0x11fe8>
   266c4:	uxth	r3, r0
   266c8:	cmp	r3, #8
   266cc:	mov	r9, r0
   266d0:	moveq	r8, #45	; 0x2d
   266d4:	beq	266e8 <ftello64@plt+0x12994>
   266d8:	bhi	267d8 <ftello64@plt+0x12a84>
   266dc:	cmp	r3, #0
   266e0:	moveq	r8, #33	; 0x21
   266e4:	movne	r8, #37	; 0x25
   266e8:	ldr	r3, [r6, #96]	; 0x60
   266ec:	cmp	r3, #0
   266f0:	beq	261bc <ftello64@plt+0x12468>
   266f4:	mov	r0, #1
   266f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   266fc:	mov	r1, r0
   26700:	mov	r0, #58	; 0x3a
   26704:	bl	13634 <gpgrt_fputc@plt>
   26708:	mov	r0, #1
   2670c:	bl	13790 <_gpgrt_get_std_stream@plt>
   26710:	mov	r1, r0
   26714:	mov	r0, r8
   26718:	bl	13634 <gpgrt_fputc@plt>
   2671c:	ldr	r3, [r4, #8]
   26720:	mov	r0, r4
   26724:	str	r3, [sp, #20]
   26728:	ldrb	sl, [r4, #22]
   2672c:	ldr	fp, [r4, #4]
   26730:	bl	3182c <ftello64@plt+0x1dad8>
   26734:	str	r0, [sp, #16]
   26738:	mov	r0, r4
   2673c:	bl	31858 <ftello64@plt+0x1db04>
   26740:	ldr	r2, [sp, #16]
   26744:	ldr	r3, [sp, #20]
   26748:	str	r2, [sp]
   2674c:	mov	r1, sl
   26750:	mov	r2, fp
   26754:	str	r0, [sp, #4]
   26758:	ldr	r0, [pc, #484]	; 26944 <ftello64@plt+0x12bf0>
   2675c:	bl	13664 <gpgrt_printf@plt>
   26760:	ldrh	r3, [r4, #24]
   26764:	cmp	r3, #0
   26768:	bne	26890 <ftello64@plt+0x12b3c>
   2676c:	mov	r0, #1
   26770:	bl	13790 <_gpgrt_get_std_stream@plt>
   26774:	mov	r1, r0
   26778:	mov	r0, #58	; 0x3a
   2677c:	bl	13634 <gpgrt_fputc@plt>
   26780:	ldr	r3, [r4, #28]
   26784:	cmp	r3, #0
   26788:	beq	267c0 <ftello64@plt+0x12a6c>
   2678c:	mov	r0, #1
   26790:	bl	13790 <_gpgrt_get_std_stream@plt>
   26794:	ldr	sl, [r4, #28]
   26798:	mov	fp, r0
   2679c:	mov	r0, sl
   267a0:	bl	13814 <strlen@plt>
   267a4:	mov	r3, #0
   267a8:	str	r3, [sp]
   267ac:	mov	r1, sl
   267b0:	ldr	r3, [pc, #384]	; 26938 <ftello64@plt+0x12be4>
   267b4:	mov	r2, r0
   267b8:	mov	r0, fp
   267bc:	bl	13958 <gpgrt_write_sanitized@plt>
   267c0:	mov	r0, #1
   267c4:	bl	13790 <_gpgrt_get_std_stream@plt>
   267c8:	mov	r1, r0
   267cc:	mov	r0, #58	; 0x3a
   267d0:	bl	13634 <gpgrt_fputc@plt>
   267d4:	b	261e4 <ftello64@plt+0x12490>
   267d8:	cmp	r3, #9
   267dc:	moveq	r8, #63	; 0x3f
   267e0:	beq	266e8 <ftello64@plt+0x12994>
   267e4:	cmp	r3, #53	; 0x35
   267e8:	moveq	r8, #63	; 0x3f
   267ec:	movne	r8, #37	; 0x25
   267f0:	b	266e8 <ftello64@plt+0x12994>
   267f4:	mov	r0, #1
   267f8:	str	r3, [sp, #20]
   267fc:	bl	13790 <_gpgrt_get_std_stream@plt>
   26800:	ldr	r3, [sp, #20]
   26804:	ldr	ip, [sp, #16]
   26808:	ldr	r1, [r3, #4]
   2680c:	ldr	r3, [pc, #292]	; 26938 <ftello64@plt+0x12be4>
   26810:	add	r1, r1, #76	; 0x4c
   26814:	ldr	r2, [r1, #-72]	; 0xffffffb8
   26818:	str	ip, [sp]
   2681c:	bl	13958 <gpgrt_write_sanitized@plt>
   26820:	b	264b8 <ftello64@plt+0x12764>
   26824:	mov	r0, #1
   26828:	bl	13790 <_gpgrt_get_std_stream@plt>
   2682c:	mov	r9, #0
   26830:	mov	r8, #32
   26834:	mov	r1, r0
   26838:	mov	r0, #58	; 0x3a
   2683c:	bl	13634 <gpgrt_fputc@plt>
   26840:	b	2671c <ftello64@plt+0x129c8>
   26844:	mov	r0, r9
   26848:	bl	13b50 <gpg_strerror@plt>
   2684c:	mov	r1, r0
   26850:	ldr	r0, [pc, #240]	; 26948 <ftello64@plt+0x12bf4>
   26854:	bl	13664 <gpgrt_printf@plt>
   26858:	b	26620 <ftello64@plt+0x128cc>
   2685c:	ldr	r0, [r2, #4]
   26860:	add	r1, sp, #36	; 0x24
   26864:	bl	31330 <ftello64@plt+0x1d5dc>
   26868:	ldr	r2, [sp, #36]	; 0x24
   2686c:	ldr	r3, [r4, #4]
   26870:	cmp	r2, r3
   26874:	bne	261ac <ftello64@plt+0x12458>
   26878:	ldr	r3, [r4, #8]
   2687c:	ldr	r2, [sp, #40]	; 0x28
   26880:	cmp	r2, r3
   26884:	moveq	r3, #1
   26888:	streq	r3, [sp, #28]
   2688c:	b	261ac <ftello64@plt+0x12458>
   26890:	ldrb	r2, [r4, #25]
   26894:	ldrb	r1, [r4, #24]
   26898:	ldr	r0, [pc, #172]	; 2694c <ftello64@plt+0x12bf8>
   2689c:	bl	13664 <gpgrt_printf@plt>
   268a0:	b	2676c <ftello64@plt+0x12a18>
   268a4:	mov	r0, #1
   268a8:	bl	13790 <_gpgrt_get_std_stream@plt>
   268ac:	mov	r1, r0
   268b0:	mov	r0, #58	; 0x3a
   268b4:	bl	13634 <gpgrt_fputc@plt>
   268b8:	b	26620 <ftello64@plt+0x128cc>
   268bc:	mov	r0, #1
   268c0:	bl	13790 <_gpgrt_get_std_stream@plt>
   268c4:	mov	r1, r0
   268c8:	mov	r0, #58	; 0x3a
   268cc:	bl	13634 <gpgrt_fputc@plt>
   268d0:	b	2620c <ftello64@plt+0x124b8>
   268d4:	bl	134b4 <__stack_chk_fail@plt>
   268d8:	ldr	r2, [pc, #112]	; 26950 <ftello64@plt+0x12bfc>
   268dc:	ldr	r1, [pc, #112]	; 26954 <ftello64@plt+0x12c00>
   268e0:	ldr	r0, [pc, #112]	; 26958 <ftello64@plt+0x12c04>
   268e4:	bl	4ee84 <ftello64@plt+0x3b130>
   268e8:	andeq	r6, r7, r8, ror #19
   268ec:	andeq	r8, r7, r0, asr r2
   268f0:	ldrdeq	lr, [r5], -r4
   268f4:	andeq	lr, r5, r4, lsr lr
   268f8:	andeq	lr, r5, r8, ror sp
   268fc:	andeq	lr, r5, ip, ror #26
   26900:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   26904:	andeq	lr, r5, ip, lsr #27
   26908:	andeq	lr, r5, r4, ror #26
   2690c:	andeq	lr, r5, ip, asr sp
   26910:	andeq	r2, r6, r0, lsr #22
   26914:	andeq	lr, r5, r4, lsl #27
   26918:	andeq	lr, r5, ip, asr lr
   2691c:	andeq	lr, r5, r8, ror #26
   26920:	andeq	lr, r5, r0, lsr #27
   26924:	ldrdeq	lr, [r5], -r8
   26928:	andeq	lr, r5, r0, ror #27
   2692c:	andeq	lr, r5, r0, ror #26
   26930:			; <UNDEFINED> instruction: 0x0005edb4
   26934:	andeq	lr, r5, r0, lsl lr
   26938:			; <UNDEFINED> instruction: 0x000635b4
   2693c:	andeq	lr, r5, r0, asr lr
   26940:	andeq	r7, r7, ip, lsl #4
   26944:	andeq	lr, r5, r4, lsl lr
   26948:	andeq	lr, r5, r8, asr #28
   2694c:	andeq	lr, r5, ip, lsr #28
   26950:	muleq	r5, r8, r6
   26954:	andeq	r0, r0, lr, lsr r4
   26958:	andeq	lr, r5, r0, lsl r8
   2695c:	push	{r4, r5, r6, lr}
   26960:	ldr	r4, [r0]
   26964:	cmp	r4, #0
   26968:	beq	26988 <ftello64@plt+0x12c34>
   2696c:	mov	r0, r1
   26970:	bl	24460 <ftello64@plt+0x1070c>
   26974:	mov	r1, r0
   26978:	mov	r0, r4
   2697c:	bl	244f8 <ftello64@plt+0x107a4>
   26980:	mov	r0, #1
   26984:	pop	{r4, r5, r6, pc}
   26988:	mov	r5, r0
   2698c:	mov	r0, r1
   26990:	bl	24460 <ftello64@plt+0x1070c>
   26994:	str	r0, [r5]
   26998:	mov	r0, #1
   2699c:	pop	{r4, r5, r6, pc}
   269a0:	ldrb	r2, [r0, #80]	; 0x50
   269a4:	push	{r4, lr}
   269a8:	mov	r4, r0
   269ac:	ldr	r0, [r1]
   269b0:	orr	r2, r2, #1
   269b4:	cmp	r0, #2
   269b8:	ldr	r3, [r4, #60]	; 0x3c
   269bc:	strb	r2, [r4, #80]	; 0x50
   269c0:	beq	269f8 <ftello64@plt+0x12ca4>
   269c4:	cmp	r3, #0
   269c8:	beq	269f0 <ftello64@plt+0x12c9c>
   269cc:	ldr	r3, [r3, #4]
   269d0:	cmp	r3, #0
   269d4:	beq	26a14 <ftello64@plt+0x12cc0>
   269d8:	mov	r0, r1
   269dc:	bl	24460 <ftello64@plt+0x1070c>
   269e0:	mov	r1, r0
   269e4:	ldr	r0, [r4, #60]	; 0x3c
   269e8:	bl	244f8 <ftello64@plt+0x107a4>
   269ec:	mov	r3, #1
   269f0:	mov	r0, r3
   269f4:	pop	{r4, pc}
   269f8:	cmp	r3, #0
   269fc:	bne	269cc <ftello64@plt+0x12c78>
   26a00:	mov	r0, r1
   26a04:	bl	24460 <ftello64@plt+0x1070c>
   26a08:	mov	r3, #1
   26a0c:	str	r0, [r4, #60]	; 0x3c
   26a10:	b	269f0 <ftello64@plt+0x12c9c>
   26a14:	ldr	r2, [pc, #8]	; 26a24 <ftello64@plt+0x12cd0>
   26a18:	mov	r1, #245	; 0xf5
   26a1c:	ldr	r0, [pc, #4]	; 26a28 <ftello64@plt+0x12cd4>
   26a20:	bl	4ee84 <ftello64@plt+0x3b130>
   26a24:	andeq	lr, r5, r8, lsr #13
   26a28:	andeq	lr, r5, r0, lsl r8
   26a2c:	push	{r4, r5, r6, lr}
   26a30:	sub	sp, sp, #8
   26a34:	subs	r4, r2, #0
   26a38:	mov	r6, r3
   26a3c:	ldr	r5, [sp, #24]
   26a40:	beq	26ae0 <ftello64@plt+0x12d8c>
   26a44:	ldr	r3, [r4, #4]
   26a48:	mvn	ip, #0
   26a4c:	ldr	r3, [r3, #4]
   26a50:	add	r2, r3, #76	; 0x4c
   26a54:	ldr	r3, [r3, #4]
   26a58:	str	ip, [sp]
   26a5c:	bl	3937c <ftello64@plt+0x25628>
   26a60:	ldr	r3, [r4, #4]
   26a64:	mov	r2, #0
   26a68:	ldr	r3, [r3, #4]
   26a6c:	add	r0, r3, #76	; 0x4c
   26a70:	ldr	r1, [r3, #4]
   26a74:	bl	4b4c0 <ftello64@plt+0x3776c>
   26a78:	mov	r4, r0
   26a7c:	cmp	r5, #0
   26a80:	bne	26ab8 <ftello64@plt+0x12d64>
   26a84:	ldrb	r3, [r6, #1]
   26a88:	mov	r2, #5
   26a8c:	mov	r0, r5
   26a90:	tst	r3, #2
   26a94:	ldrne	r1, [pc, #104]	; 26b04 <ftello64@plt+0x12db0>
   26a98:	ldreq	r1, [pc, #104]	; 26b08 <ftello64@plt+0x12db4>
   26a9c:	bl	13484 <dcgettext@plt>
   26aa0:	mov	r1, r4
   26aa4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   26aa8:	mov	r0, r4
   26aac:	add	sp, sp, #8
   26ab0:	pop	{r4, r5, r6, lr}
   26ab4:	b	13448 <gcry_free@plt>
   26ab8:	mov	r2, #5
   26abc:	ldr	r1, [pc, #72]	; 26b0c <ftello64@plt+0x12db8>
   26ac0:	mov	r0, #0
   26ac4:	bl	13484 <dcgettext@plt>
   26ac8:	mov	r1, r4
   26acc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   26ad0:	mov	r0, r4
   26ad4:	add	sp, sp, #8
   26ad8:	pop	{r4, r5, r6, lr}
   26adc:	b	13448 <gcry_free@plt>
   26ae0:	mvn	r3, #0
   26ae4:	str	r3, [sp]
   26ae8:	ldr	r2, [pc, #32]	; 26b10 <ftello64@plt+0x12dbc>
   26aec:	mov	r3, #3
   26af0:	bl	3937c <ftello64@plt+0x25628>
   26af4:	ldr	r0, [pc, #20]	; 26b10 <ftello64@plt+0x12dbc>
   26af8:	bl	139d0 <gcry_xstrdup@plt>
   26afc:	mov	r4, r0
   26b00:	b	26a7c <ftello64@plt+0x12d28>
   26b04:	muleq	r5, ip, lr
   26b08:			; <UNDEFINED> instruction: 0x0005eeb8
   26b0c:	andeq	lr, r5, r4, lsl #29
   26b10:	andeq	lr, r5, r0, asr r8
   26b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26b18:	sub	sp, sp, #28
   26b1c:	ldr	r7, [pc, #448]	; 26ce4 <ftello64@plt+0x12f90>
   26b20:	ldrb	r3, [r1, #1]
   26b24:	ldr	r5, [r1, #44]	; 0x2c
   26b28:	ldr	r2, [r7]
   26b2c:	tst	r3, #4
   26b30:	str	r2, [sp, #20]
   26b34:	bne	26c34 <ftello64@plt+0x12ee0>
   26b38:	cmp	r5, #0
   26b3c:	bne	26c58 <ftello64@plt+0x12f04>
   26b40:	orr	r3, r3, #4
   26b44:	mov	r8, r0
   26b48:	strb	r3, [r1, #1]
   26b4c:	mov	r0, r1
   26b50:	mov	r6, r1
   26b54:	bl	166c8 <ftello64@plt+0x2974>
   26b58:	subs	sl, r0, #0
   26b5c:	beq	26b98 <ftello64@plt+0x12e44>
   26b60:	ldr	fp, [pc, #384]	; 26ce8 <ftello64@plt+0x12f94>
   26b64:	mov	r4, sl
   26b68:	mov	r1, fp
   26b6c:	ldr	r0, [r4]
   26b70:	bl	1328c <strcmp@plt>
   26b74:	subs	r9, r0, #0
   26b78:	bne	26b8c <ftello64@plt+0x12e38>
   26b7c:	ldr	r0, [r4, #4]
   26b80:	bl	5361c <ftello64@plt+0x3f8c8>
   26b84:	cmp	r0, #0
   26b88:	bne	26bac <ftello64@plt+0x12e58>
   26b8c:	ldr	r4, [r4, #24]
   26b90:	cmp	r4, #0
   26b94:	bne	26b68 <ftello64@plt+0x12e14>
   26b98:	mov	r0, sl
   26b9c:	bl	16848 <ftello64@plt+0x2af4>
   26ba0:	mov	r3, #0
   26ba4:	str	r3, [r6, #44]	; 0x2c
   26ba8:	b	26c3c <ftello64@plt+0x12ee8>
   26bac:	ldr	r0, [r4, #4]
   26bb0:	bl	13814 <strlen@plt>
   26bb4:	add	r0, r0, #36	; 0x24
   26bb8:	bl	131cc <gcry_xmalloc@plt>
   26bbc:	ldr	r1, [r4, #4]
   26bc0:	mov	r5, r0
   26bc4:	add	fp, r0, #32
   26bc8:	mov	r0, fp
   26bcc:	str	r9, [r5]
   26bd0:	str	r9, [r5, #4]
   26bd4:	str	r9, [r5, #8]
   26bd8:	bl	135e0 <strcpy@plt>
   26bdc:	mov	r0, sl
   26be0:	bl	16848 <ftello64@plt+0x2af4>
   26be4:	add	r3, sp, #8
   26be8:	str	r5, [r6, #44]	; 0x2c
   26bec:	ldr	r0, [r8]
   26bf0:	mov	r1, fp
   26bf4:	str	r3, [sp]
   26bf8:	add	r2, sp, #12
   26bfc:	add	r3, sp, #16
   26c00:	bl	14514 <ftello64@plt+0x7c0>
   26c04:	cmp	r0, #0
   26c08:	bne	26c30 <ftello64@plt+0x12edc>
   26c0c:	ldr	r0, [sp, #12]
   26c10:	cmp	r0, #0
   26c14:	beq	26c24 <ftello64@plt+0x12ed0>
   26c18:	ldr	r3, [sp, #16]
   26c1c:	cmp	r3, #20
   26c20:	beq	26c6c <ftello64@plt+0x12f18>
   26c24:	bl	13448 <gcry_free@plt>
   26c28:	ldr	r0, [sp, #8]
   26c2c:	bl	13448 <gcry_free@plt>
   26c30:	ldr	r5, [r6, #44]	; 0x2c
   26c34:	cmp	r5, #0
   26c38:	ldrne	r5, [r5, #8]
   26c3c:	ldr	r2, [sp, #20]
   26c40:	ldr	r3, [r7]
   26c44:	mov	r0, r5
   26c48:	cmp	r2, r3
   26c4c:	bne	26ce0 <ftello64@plt+0x12f8c>
   26c50:	add	sp, sp, #28
   26c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c58:	ldr	r3, [pc, #140]	; 26cec <ftello64@plt+0x12f98>
   26c5c:	ldr	r2, [pc, #140]	; 26cf0 <ftello64@plt+0x12f9c>
   26c60:	ldr	r1, [pc, #140]	; 26cf4 <ftello64@plt+0x12fa0>
   26c64:	ldr	r0, [pc, #140]	; 26cf8 <ftello64@plt+0x12fa4>
   26c68:	bl	4eeac <ftello64@plt+0x3b158>
   26c6c:	ldr	r1, [r6, #44]	; 0x2c
   26c70:	ldr	r2, [r0]
   26c74:	ldr	r4, [r0, #4]
   26c78:	ldr	lr, [r0, #8]
   26c7c:	ldr	ip, [r0, #12]
   26c80:	add	r3, r1, #12
   26c84:	str	r2, [r1, #12]
   26c88:	ldr	r1, [sp, #8]
   26c8c:	str	r4, [r3, #4]
   26c90:	str	lr, [r3, #8]
   26c94:	str	ip, [r3, #12]
   26c98:	ldr	r2, [r0, #16]
   26c9c:	cmp	r1, #0
   26ca0:	str	r2, [r3, #16]
   26ca4:	beq	26c24 <ftello64@plt+0x12ed0>
   26ca8:	ldr	r3, [r6, #44]	; 0x2c
   26cac:	mov	r2, #1
   26cb0:	str	r2, [r3]
   26cb4:	ldrb	r2, [r1]
   26cb8:	cmp	r2, #0
   26cbc:	strne	r1, [r3, #8]
   26cc0:	beq	26cd0 <ftello64@plt+0x12f7c>
   26cc4:	mov	r3, #0
   26cc8:	str	r3, [sp, #8]
   26ccc:	b	26c24 <ftello64@plt+0x12ed0>
   26cd0:	mov	r0, r1
   26cd4:	bl	13448 <gcry_free@plt>
   26cd8:	ldr	r0, [sp, #12]
   26cdc:	b	26cc4 <ftello64@plt+0x12f70>
   26ce0:	bl	134b4 <__stack_chk_fail@plt>
   26ce4:	andeq	r6, r7, r8, ror #19
   26ce8:	andeq	lr, r5, r4, ror #29
   26cec:			; <UNDEFINED> instruction: 0x0005e6b8
   26cf0:	andeq	r0, r0, lr, asr r6
   26cf4:	andeq	lr, r5, r0, lsl r8
   26cf8:	ldrdeq	lr, [r5], -r4
   26cfc:	ldr	r3, [pc, #8]	; 26d0c <ftello64@plt+0x12fb8>
   26d00:	mov	r2, #0
   26d04:	str	r2, [r3]
   26d08:	bx	lr
   26d0c:	andeq	r7, r7, r4, asr #16
   26d10:	push	{r4, r5, lr}
   26d14:	sub	sp, sp, #12
   26d18:	ldr	r4, [pc, #108]	; 26d8c <ftello64@plt+0x13038>
   26d1c:	mov	r5, r1
   26d20:	ldr	r0, [r0, #52]	; 0x34
   26d24:	ldr	r3, [r4]
   26d28:	mov	r2, sp
   26d2c:	mov	r1, #33	; 0x21
   26d30:	str	r3, [sp, #4]
   26d34:	bl	347a8 <ftello64@plt+0x20a54>
   26d38:	cmp	r0, #0
   26d3c:	moveq	r3, r0
   26d40:	beq	26d6c <ftello64@plt+0x13018>
   26d44:	ldr	r3, [sp]
   26d48:	cmp	r3, #21
   26d4c:	bne	26d64 <ftello64@plt+0x13010>
   26d50:	ldrb	r3, [r0]
   26d54:	cmp	r3, #4
   26d58:	addeq	r0, r0, #1
   26d5c:	moveq	r3, #20
   26d60:	beq	26d6c <ftello64@plt+0x13018>
   26d64:	mov	r3, #0
   26d68:	mov	r0, r3
   26d6c:	ldr	r1, [sp, #4]
   26d70:	ldr	r2, [r4]
   26d74:	str	r3, [r5]
   26d78:	cmp	r1, r2
   26d7c:	bne	26d88 <ftello64@plt+0x13034>
   26d80:	add	sp, sp, #12
   26d84:	pop	{r4, r5, pc}
   26d88:	bl	134b4 <__stack_chk_fail@plt>
   26d8c:	andeq	r6, r7, r8, ror #19
   26d90:	push	{r4, lr}
   26d94:	sub	sp, sp, #8
   26d98:	ldr	r4, [pc, #68]	; 26de4 <ftello64@plt+0x13090>
   26d9c:	mov	r1, sp
   26da0:	ldr	r3, [r4]
   26da4:	str	r3, [sp, #4]
   26da8:	bl	26d10 <ftello64@plt+0x12fbc>
   26dac:	subs	r3, r0, #0
   26db0:	beq	26dc4 <ftello64@plt+0x13070>
   26db4:	mov	r2, #0
   26db8:	ldr	r1, [sp]
   26dbc:	bl	531d8 <ftello64@plt+0x3f484>
   26dc0:	mov	r3, r0
   26dc4:	ldr	r1, [sp, #4]
   26dc8:	ldr	r2, [r4]
   26dcc:	mov	r0, r3
   26dd0:	cmp	r1, r2
   26dd4:	bne	26de0 <ftello64@plt+0x1308c>
   26dd8:	add	sp, sp, #8
   26ddc:	pop	{r4, pc}
   26de0:	bl	134b4 <__stack_chk_fail@plt>
   26de4:	andeq	r6, r7, r8, ror #19
   26de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26dec:	sub	sp, sp, #228	; 0xe4
   26df0:	ldr	r5, [pc, #4040]	; 27dc0 <ftello64@plt+0x1406c>
   26df4:	ldr	r6, [pc, #4040]	; 27dc4 <ftello64@plt+0x14070>
   26df8:	ldr	r2, [r1, #4]
   26dfc:	ldr	r8, [r5, #256]	; 0x100
   26e00:	ldr	r3, [r6]
   26e04:	mov	r9, #0
   26e08:	cmp	r8, #0
   26e0c:	ldr	r4, [r2, #4]
   26e10:	str	r3, [sp, #220]	; 0xdc
   26e14:	str	r9, [sp, #60]	; 0x3c
   26e18:	str	r9, [sp, #64]	; 0x40
   26e1c:	str	r9, [sp, #68]	; 0x44
   26e20:	bne	2712c <ftello64@plt+0x133d8>
   26e24:	ldr	r3, [r0, #60]	; 0x3c
   26e28:	mov	sl, r0
   26e2c:	cmp	r3, #0
   26e30:	beq	28000 <ftello64@plt+0x142ac>
   26e34:	mov	r7, r1
   26e38:	ldr	r1, [r3, #4]
   26e3c:	ldr	r2, [r1]
   26e40:	cmp	r2, #2
   26e44:	beq	26f00 <ftello64@plt+0x131ac>
   26e48:	cmp	r2, #4
   26e4c:	beq	27148 <ftello64@plt+0x133f4>
   26e50:	cmp	r2, #63	; 0x3f
   26e54:	bne	26ec0 <ftello64@plt+0x1316c>
   26e58:	ldr	r2, [r1, #4]
   26e5c:	ldr	r2, [r2]
   26e60:	cmp	r2, #1
   26e64:	bne	26ec0 <ftello64@plt+0x1316c>
   26e68:	ldr	r3, [r3]
   26e6c:	cmp	r3, #0
   26e70:	beq	26ec0 <ftello64@plt+0x1316c>
   26e74:	ldr	r2, [r3, #4]
   26e78:	ldr	r1, [r2]
   26e7c:	cmp	r1, #63	; 0x3f
   26e80:	bne	26ec0 <ftello64@plt+0x1316c>
   26e84:	ldr	r2, [r2, #4]
   26e88:	ldr	r2, [r2]
   26e8c:	cmp	r2, #3
   26e90:	bne	26ec0 <ftello64@plt+0x1316c>
   26e94:	ldr	r3, [r3]
   26e98:	cmp	r3, #0
   26e9c:	bne	26eb0 <ftello64@plt+0x1315c>
   26ea0:	b	26ec0 <ftello64@plt+0x1316c>
   26ea4:	ldr	r3, [r3]
   26ea8:	cmp	r3, #0
   26eac:	beq	26f0c <ftello64@plt+0x131b8>
   26eb0:	ldr	r2, [r3, #4]
   26eb4:	ldr	r2, [r2]
   26eb8:	cmp	r2, #2
   26ebc:	beq	26ea4 <ftello64@plt+0x13150>
   26ec0:	mov	r2, #5
   26ec4:	ldr	r1, [pc, #3836]	; 27dc8 <ftello64@plt+0x14074>
   26ec8:	mov	r0, #0
   26ecc:	bl	13484 <dcgettext@plt>
   26ed0:	bl	4eb24 <ftello64@plt+0x3add0>
   26ed4:	ldr	r2, [sp, #220]	; 0xdc
   26ed8:	ldr	r3, [r6]
   26edc:	mov	r0, r8
   26ee0:	cmp	r2, r3
   26ee4:	bne	27ffc <ftello64@plt+0x142a8>
   26ee8:	add	sp, sp, #228	; 0xe4
   26eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26ef0:	ldr	r1, [r3, #4]
   26ef4:	ldr	r2, [r1]
   26ef8:	cmp	r2, #2
   26efc:	bne	271a0 <ftello64@plt+0x1344c>
   26f00:	ldr	r3, [r3]
   26f04:	cmp	r3, #0
   26f08:	bne	26ef0 <ftello64@plt+0x1319c>
   26f0c:	ldr	r8, [r4, #48]	; 0x30
   26f10:	cmp	r8, #0
   26f14:	beq	27190 <ftello64@plt+0x1343c>
   26f18:	mov	r0, r8
   26f1c:	bl	13814 <strlen@plt>
   26f20:	mov	r1, r8
   26f24:	mov	r3, #0
   26f28:	mov	r2, r0
   26f2c:	mov	r0, #72	; 0x48
   26f30:	bl	39648 <ftello64@plt+0x258f4>
   26f34:	ldrb	r0, [r4, #22]
   26f38:	bl	2cc54 <ftello64@plt+0x18f00>
   26f3c:	mov	r8, r0
   26f40:	mov	r0, r4
   26f44:	bl	26d90 <ftello64@plt+0x1303c>
   26f48:	subs	fp, r0, #0
   26f4c:	str	fp, [sp, #36]	; 0x24
   26f50:	beq	27340 <ftello64@plt+0x135ec>
   26f54:	mov	r2, #5
   26f58:	ldr	r1, [pc, #3692]	; 27dcc <ftello64@plt+0x14078>
   26f5c:	mov	r0, #0
   26f60:	bl	13484 <dcgettext@plt>
   26f64:	mov	r9, r0
   26f68:	ldr	r0, [r4, #12]
   26f6c:	bl	51ed8 <ftello64@plt+0x3e184>
   26f70:	mov	r1, r0
   26f74:	mov	r0, r9
   26f78:	bl	4eac0 <ftello64@plt+0x3ad6c>
   26f7c:	mov	r2, #5
   26f80:	ldr	r1, [pc, #3656]	; 27dd0 <ftello64@plt+0x1407c>
   26f84:	mov	r0, #0
   26f88:	bl	13484 <dcgettext@plt>
   26f8c:	cmp	r8, #0
   26f90:	ldr	r1, [pc, #3644]	; 27dd4 <ftello64@plt+0x14080>
   26f94:	mov	r2, fp
   26f98:	movne	r1, r8
   26f9c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   26fa0:	ldr	r3, [r4, #48]	; 0x30
   26fa4:	cmp	r3, #0
   26fa8:	beq	26fc4 <ftello64@plt+0x13270>
   26fac:	ldr	r1, [pc, #3620]	; 27dd8 <ftello64@plt+0x14084>
   26fb0:	mov	r2, #5
   26fb4:	mov	r0, #0
   26fb8:	bl	13484 <dcgettext@plt>
   26fbc:	ldr	r1, [r4, #48]	; 0x30
   26fc0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   26fc4:	add	r2, sp, #68	; 0x44
   26fc8:	str	r2, [sp, #4]
   26fcc:	add	r2, sp, #64	; 0x40
   26fd0:	add	r3, sp, #60	; 0x3c
   26fd4:	str	r2, [sp]
   26fd8:	mov	r1, r7
   26fdc:	mov	r2, #0
   26fe0:	mov	r0, sl
   26fe4:	bl	25d3c <ftello64@plt+0x11fe8>
   26fe8:	uxth	r3, r0
   26fec:	cmp	r3, #9
   26ff0:	mov	r9, r0
   26ff4:	beq	27238 <ftello64@plt+0x134e4>
   26ff8:	cmp	r9, #0
   26ffc:	bne	27a3c <ftello64@plt+0x13ce8>
   27000:	ldrb	r3, [r4, #1]
   27004:	ands	r3, r3, #2
   27008:	bne	27ae4 <ftello64@plt+0x13d90>
   2700c:	ldr	r9, [sp, #60]	; 0x3c
   27010:	cmp	r9, #0
   27014:	bne	27558 <ftello64@plt+0x13804>
   27018:	ldr	r3, [sp, #64]	; 0x40
   2701c:	cmp	r3, #0
   27020:	movne	r3, #71	; 0x47
   27024:	moveq	r3, #3
   27028:	str	r3, [sp, #48]	; 0x30
   2702c:	mov	r1, r4
   27030:	ldr	r0, [sl]
   27034:	bl	1d310 <ftello64@plt+0x95bc>
   27038:	ldr	r2, [r4, #8]
   2703c:	ldr	r3, [r4, #4]
   27040:	mov	r1, #50	; 0x32
   27044:	str	r2, [sp]
   27048:	ldr	r2, [pc, #3468]	; 27ddc <ftello64@plt+0x14088>
   2704c:	mov	fp, r0
   27050:	add	r0, sp, #168	; 0xa8
   27054:	bl	13a30 <gpgrt_snprintf@plt>
   27058:	cmp	fp, #0
   2705c:	beq	27ea0 <ftello64@plt+0x1414c>
   27060:	mov	r8, #0
   27064:	str	sl, [sp, #44]	; 0x2c
   27068:	mov	r7, fp
   2706c:	str	fp, [sp, #40]	; 0x28
   27070:	mov	sl, r8
   27074:	b	27084 <ftello64@plt+0x13330>
   27078:	ldr	r7, [r7]
   2707c:	cmp	r7, #0
   27080:	beq	275a4 <ftello64@plt+0x13850>
   27084:	ldr	r2, [r7, #4]
   27088:	ldr	r3, [r2]
   2708c:	cmp	r3, #6
   27090:	ldreq	sl, [r2, #4]
   27094:	beq	27078 <ftello64@plt+0x13324>
   27098:	cmp	r3, #13
   2709c:	bne	27078 <ftello64@plt+0x13324>
   270a0:	ldr	r3, [r2, #4]
   270a4:	ldr	r2, [r3, #52]	; 0x34
   270a8:	cmp	r2, #0
   270ac:	beq	27078 <ftello64@plt+0x13324>
   270b0:	ldrb	r2, [r3, #68]	; 0x44
   270b4:	tst	r2, #96	; 0x60
   270b8:	bne	27078 <ftello64@plt+0x13324>
   270bc:	tst	r2, #24
   270c0:	beq	27078 <ftello64@plt+0x13324>
   270c4:	ldr	r2, [r3, #16]
   270c8:	cmp	r2, #0
   270cc:	bne	27078 <ftello64@plt+0x13324>
   270d0:	cmp	sl, #0
   270d4:	beq	28014 <ftello64@plt+0x142c0>
   270d8:	ldr	fp, [r5, #368]	; 0x170
   270dc:	ands	fp, fp, #32
   270e0:	bne	27b1c <ftello64@plt+0x13dc8>
   270e4:	mov	r3, r4
   270e8:	mov	ip, #0
   270ec:	str	r9, [sp]
   270f0:	mov	r2, r7
   270f4:	add	r1, sp, #168	; 0xa8
   270f8:	ldr	r0, [sp, #48]	; 0x30
   270fc:	strb	ip, [sp, #185]	; 0xb9
   27100:	bl	26a2c <ftello64@plt+0x12cd8>
   27104:	ldr	r3, [r5, #368]	; 0x170
   27108:	tst	r3, #32
   2710c:	beq	27a24 <ftello64@plt+0x13cd0>
   27110:	mov	r0, fp
   27114:	bl	143dc <ftello64@plt+0x688>
   27118:	mov	r1, r0
   2711c:	ldr	r0, [pc, #3260]	; 27de0 <ftello64@plt+0x1408c>
   27120:	bl	4ed38 <ftello64@plt+0x3afe4>
   27124:	add	r8, r8, #1
   27128:	b	27078 <ftello64@plt+0x13324>
   2712c:	mov	r2, #5
   27130:	ldr	r1, [pc, #3244]	; 27de4 <ftello64@plt+0x14090>
   27134:	mov	r0, r9
   27138:	bl	13484 <dcgettext@plt>
   2713c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27140:	mov	r8, r9
   27144:	b	26ed4 <ftello64@plt+0x13180>
   27148:	ldr	r3, [r3]
   2714c:	cmp	r3, #0
   27150:	beq	26ec0 <ftello64@plt+0x1316c>
   27154:	ldr	r1, [r3, #4]
   27158:	mov	r0, #1
   2715c:	ldr	r2, [r1]
   27160:	cmp	r2, #4
   27164:	beq	2717c <ftello64@plt+0x13428>
   27168:	b	271c8 <ftello64@plt+0x13474>
   2716c:	ldr	r1, [r3, #4]
   27170:	ldr	r2, [r1]
   27174:	cmp	r2, #4
   27178:	bne	271c8 <ftello64@plt+0x13474>
   2717c:	ldr	r3, [r3]
   27180:	add	r0, r0, #1
   27184:	cmp	r3, #0
   27188:	bne	2716c <ftello64@plt+0x13418>
   2718c:	b	26ec0 <ftello64@plt+0x1316c>
   27190:	mov	r1, r8
   27194:	mov	r0, #72	; 0x48
   27198:	bl	390b8 <ftello64@plt+0x25364>
   2719c:	b	26f34 <ftello64@plt+0x131e0>
   271a0:	cmp	r2, #63	; 0x3f
   271a4:	bne	26ec0 <ftello64@plt+0x1316c>
   271a8:	ldr	r2, [r1, #4]
   271ac:	ldr	r2, [r2]
   271b0:	cmp	r2, #3
   271b4:	bne	26ec0 <ftello64@plt+0x1316c>
   271b8:	ldr	r3, [r3]
   271bc:	cmp	r3, #0
   271c0:	beq	26f0c <ftello64@plt+0x131b8>
   271c4:	b	26ec0 <ftello64@plt+0x1316c>
   271c8:	cmp	r2, #63	; 0x3f
   271cc:	bne	26ec0 <ftello64@plt+0x1316c>
   271d0:	ldr	r2, [r1, #4]
   271d4:	ldr	r2, [r2]
   271d8:	cmp	r2, #3
   271dc:	bne	26ec0 <ftello64@plt+0x1316c>
   271e0:	ldr	r3, [r3]
   271e4:	cmp	r3, #0
   271e8:	beq	26ec0 <ftello64@plt+0x1316c>
   271ec:	ldr	r2, [r3, #4]
   271f0:	ldr	r2, [r2]
   271f4:	cmp	r2, #2
   271f8:	bne	26ec0 <ftello64@plt+0x1316c>
   271fc:	mov	r2, #0
   27200:	b	27214 <ftello64@plt+0x134c0>
   27204:	ldr	r1, [r3, #4]
   27208:	ldr	r1, [r1]
   2720c:	cmp	r1, #2
   27210:	bne	27224 <ftello64@plt+0x134d0>
   27214:	ldr	r3, [r3]
   27218:	add	r2, r2, #1
   2721c:	cmp	r3, #0
   27220:	bne	27204 <ftello64@plt+0x134b0>
   27224:	cmp	r2, r0
   27228:	beq	26f0c <ftello64@plt+0x131b8>
   2722c:	ldr	r0, [pc, #2996]	; 27de8 <ftello64@plt+0x14094>
   27230:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27234:	b	26ec0 <ftello64@plt+0x1316c>
   27238:	ldrb	r3, [r4, #1]
   2723c:	tst	r3, #1
   27240:	movne	r3, #0
   27244:	strne	r3, [sp, #72]	; 0x48
   27248:	beq	272bc <ftello64@plt+0x13568>
   2724c:	mov	r8, #0
   27250:	b	27290 <ftello64@plt+0x1353c>
   27254:	mov	r2, #5
   27258:	ldr	r1, [pc, #2956]	; 27dec <ftello64@plt+0x14098>
   2725c:	mov	r0, #0
   27260:	bl	13484 <dcgettext@plt>
   27264:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27268:	bl	4e9bc <ftello64@plt+0x3ac68>
   2726c:	mov	r1, fp
   27270:	ldr	r2, [sp, #76]	; 0x4c
   27274:	bl	53d28 <ftello64@plt+0x3ffd4>
   27278:	ldr	r0, [pc, #2928]	; 27df0 <ftello64@plt+0x1409c>
   2727c:	bl	4ed38 <ftello64@plt+0x3afe4>
   27280:	ldr	r3, [r5, #332]	; 0x14c
   27284:	and	r3, r3, #24
   27288:	cmp	r3, #24
   2728c:	beq	27a58 <ftello64@plt+0x13d04>
   27290:	ldr	r0, [r4, #52]	; 0x34
   27294:	add	r3, sp, #72	; 0x48
   27298:	str	r8, [sp]
   2729c:	add	r2, sp, #76	; 0x4c
   272a0:	mov	r1, #24
   272a4:	bl	33a60 <ftello64@plt+0x1fd0c>
   272a8:	subs	fp, r0, #0
   272ac:	bne	27254 <ftello64@plt+0x13500>
   272b0:	uxth	r3, r9
   272b4:	cmp	r3, #9
   272b8:	bne	26ff8 <ftello64@plt+0x132a4>
   272bc:	ldr	r3, [r5, #332]	; 0x14c
   272c0:	and	r2, r3, #40	; 0x28
   272c4:	cmp	r2, #40	; 0x28
   272c8:	beq	27d1c <ftello64@plt+0x13fc8>
   272cc:	tst	r3, #8
   272d0:	bne	27408 <ftello64@plt+0x136b4>
   272d4:	mov	r8, r9
   272d8:	mov	r7, #9
   272dc:	ldrb	r0, [r4, #22]
   272e0:	ldrb	ip, [r4, #23]
   272e4:	ldrb	lr, [r4, #21]
   272e8:	ldr	sl, [sp, #36]	; 0x24
   272ec:	ldr	r5, [r4, #12]
   272f0:	ldr	r1, [pc, #2812]	; 27df4 <ftello64@plt+0x140a0>
   272f4:	cmp	sl, #0
   272f8:	movne	r1, sl
   272fc:	ldrd	r2, [r4, #4]
   27300:	str	r1, [sp, #20]
   27304:	stm	sp, {r0, ip, lr}
   27308:	mov	r0, #5
   2730c:	str	r5, [sp, #12]
   27310:	str	r7, [sp, #16]
   27314:	ldr	r1, [pc, #2780]	; 27df8 <ftello64@plt+0x140a4>
   27318:	bl	390c0 <ftello64@plt+0x2536c>
   2731c:	cmp	r7, #9
   27320:	beq	27568 <ftello64@plt+0x13814>
   27324:	cmp	r7, #52	; 0x34
   27328:	bne	27578 <ftello64@plt+0x13824>
   2732c:	ldr	r0, [sp, #68]	; 0x44
   27330:	bl	18118 <ftello64@plt+0x43c4>
   27334:	ldr	r0, [sp, #36]	; 0x24
   27338:	bl	13448 <gcry_free@plt>
   2733c:	b	26ed4 <ftello64@plt+0x13180>
   27340:	bl	311a4 <ftello64@plt+0x1d450>
   27344:	cmp	r0, #0
   27348:	beq	273a4 <ftello64@plt+0x13650>
   2734c:	bl	311a4 <ftello64@plt+0x1d450>
   27350:	cmp	r0, #8
   27354:	bhi	273a4 <ftello64@plt+0x13650>
   27358:	mov	r2, #5
   2735c:	ldr	r1, [pc, #2712]	; 27dfc <ftello64@plt+0x140a8>
   27360:	ldr	r0, [sp, #36]	; 0x24
   27364:	bl	13484 <dcgettext@plt>
   27368:	mov	r9, r0
   2736c:	ldr	r0, [r4, #12]
   27370:	bl	51ed8 <ftello64@plt+0x3e184>
   27374:	ldr	r3, [pc, #2648]	; 27dd4 <ftello64@plt+0x14080>
   27378:	cmp	r8, #0
   2737c:	moveq	r8, r3
   27380:	mov	fp, r0
   27384:	add	r0, r4, #4
   27388:	bl	311f8 <ftello64@plt+0x1d4a4>
   2738c:	mov	r2, r8
   27390:	mov	r1, fp
   27394:	mov	r3, r0
   27398:	mov	r0, r9
   2739c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   273a0:	b	26fa0 <ftello64@plt+0x1324c>
   273a4:	mov	r2, #5
   273a8:	ldr	r1, [pc, #2588]	; 27dcc <ftello64@plt+0x14078>
   273ac:	mov	r0, #0
   273b0:	bl	13484 <dcgettext@plt>
   273b4:	mov	r9, r0
   273b8:	ldr	r0, [r4, #12]
   273bc:	bl	51ed8 <ftello64@plt+0x3e184>
   273c0:	mov	r1, r0
   273c4:	mov	r0, r9
   273c8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   273cc:	mov	r2, #5
   273d0:	ldr	r1, [pc, #2552]	; 27dd0 <ftello64@plt+0x1407c>
   273d4:	mov	r0, #0
   273d8:	bl	13484 <dcgettext@plt>
   273dc:	ldr	r3, [pc, #2544]	; 27dd4 <ftello64@plt+0x14080>
   273e0:	cmp	r8, #0
   273e4:	moveq	r8, r3
   273e8:	mov	r9, r0
   273ec:	add	r0, r4, #4
   273f0:	bl	311f8 <ftello64@plt+0x1d4a4>
   273f4:	mov	r1, r8
   273f8:	mov	r2, r0
   273fc:	mov	r0, r9
   27400:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27404:	b	26fa0 <ftello64@plt+0x1324c>
   27408:	ldr	r0, [sl]
   2740c:	bl	1440c <ftello64@plt+0x6b8>
   27410:	subs	r8, r0, #0
   27414:	bne	27eb4 <ftello64@plt+0x14160>
   27418:	ldr	r1, [r5, #332]	; 0x14c
   2741c:	and	r1, r1, #8
   27420:	cmp	r1, #0
   27424:	beq	272d4 <ftello64@plt+0x13580>
   27428:	ldr	r3, [pc, #2512]	; 27e00 <ftello64@plt+0x140ac>
   2742c:	ldrsb	r3, [r3]
   27430:	cmp	r3, #0
   27434:	blt	274c0 <ftello64@plt+0x1376c>
   27438:	ldr	r3, [r5, #564]	; 0x234
   2743c:	cmp	r3, #0
   27440:	bne	27454 <ftello64@plt+0x13700>
   27444:	b	274c0 <ftello64@plt+0x1376c>
   27448:	ldr	r3, [r3, #8]
   2744c:	cmp	r3, #0
   27450:	beq	274c0 <ftello64@plt+0x1376c>
   27454:	ldr	r2, [r3]
   27458:	cmp	r2, #5
   2745c:	bne	27448 <ftello64@plt+0x136f4>
   27460:	ldr	r3, [r4, #48]	; 0x30
   27464:	cmp	r3, #0
   27468:	beq	274c0 <ftello64@plt+0x1376c>
   2746c:	ldr	fp, [pc, #2528]	; 27e54 <ftello64@plt+0x14100>
   27470:	ldr	r0, [sp, #68]	; 0x44
   27474:	bl	18118 <ftello64@plt+0x43c4>
   27478:	ldr	r0, [fp]
   2747c:	mov	ip, #0
   27480:	add	r0, r0, #1
   27484:	ldr	r1, [r4, #48]	; 0x30
   27488:	mov	r3, ip
   2748c:	str	ip, [sp]
   27490:	mov	r2, #1
   27494:	str	r0, [fp]
   27498:	ldr	r0, [sl]
   2749c:	str	ip, [sp, #68]	; 0x44
   274a0:	bl	14434 <ftello64@plt+0x6e0>
   274a4:	ldr	r3, [fp]
   274a8:	sub	r3, r3, #1
   274ac:	str	r3, [fp]
   274b0:	subs	r2, r0, #0
   274b4:	beq	27f5c <ftello64@plt+0x14208>
   274b8:	ldr	r1, [r5, #332]	; 0x14c
   274bc:	and	r1, r1, #8
   274c0:	cmp	r1, #0
   274c4:	eor	r8, r8, #1
   274c8:	andne	r1, r8, #1
   274cc:	moveq	r1, #0
   274d0:	cmp	r1, #0
   274d4:	beq	272d4 <ftello64@plt+0x13580>
   274d8:	ldr	r0, [sl]
   274dc:	bl	1440c <ftello64@plt+0x6b8>
   274e0:	cmp	r0, #0
   274e4:	beq	272d4 <ftello64@plt+0x13580>
   274e8:	ldr	r8, [pc, #2404]	; 27e54 <ftello64@plt+0x14100>
   274ec:	ldr	r0, [sp, #68]	; 0x44
   274f0:	bl	18118 <ftello64@plt+0x43c4>
   274f4:	ldr	r0, [r8]
   274f8:	mov	ip, #0
   274fc:	add	r0, r0, #1
   27500:	mov	r3, #1
   27504:	ldr	r2, [r5, #328]	; 0x148
   27508:	str	r0, [r8]
   2750c:	add	r1, r4, #4
   27510:	ldr	r0, [sl]
   27514:	str	ip, [sp, #68]	; 0x44
   27518:	bl	14414 <ftello64@plt+0x6c0>
   2751c:	ldr	r3, [r8]
   27520:	sub	r3, r3, #1
   27524:	str	r3, [r8]
   27528:	subs	r2, r0, #0
   2752c:	bne	272d4 <ftello64@plt+0x13580>
   27530:	add	r3, sp, #68	; 0x44
   27534:	str	r3, [sp, #4]
   27538:	add	r3, sp, #64	; 0x40
   2753c:	str	r3, [sp]
   27540:	mov	r1, r7
   27544:	add	r3, sp, #60	; 0x3c
   27548:	mov	r0, sl
   2754c:	bl	25d3c <ftello64@plt+0x11fe8>
   27550:	mov	r9, r0
   27554:	b	26ff8 <ftello64@plt+0x132a4>
   27558:	mov	r9, r3
   2755c:	mov	r3, #69	; 0x45
   27560:	str	r3, [sp, #48]	; 0x30
   27564:	b	2702c <ftello64@plt+0x132d8>
   27568:	ldrd	r2, [r4, #4]
   2756c:	ldr	r1, [pc, #2192]	; 27e04 <ftello64@plt+0x140b0>
   27570:	mov	r0, #18
   27574:	bl	390c0 <ftello64@plt+0x2536c>
   27578:	mov	r2, #5
   2757c:	ldr	r1, [pc, #2180]	; 27e08 <ftello64@plt+0x140b4>
   27580:	mov	r0, #0
   27584:	bl	13484 <dcgettext@plt>
   27588:	mov	r4, r0
   2758c:	mov	r0, r9
   27590:	bl	13b50 <gpg_strerror@plt>
   27594:	mov	r1, r0
   27598:	mov	r0, r4
   2759c:	bl	4eb24 <ftello64@plt+0x3add0>
   275a0:	b	2732c <ftello64@plt+0x135d8>
   275a4:	mov	r3, sl
   275a8:	cmp	r3, #0
   275ac:	str	sl, [sp, #52]	; 0x34
   275b0:	ldr	fp, [sp, #40]	; 0x28
   275b4:	ldr	sl, [sp, #44]	; 0x2c
   275b8:	beq	27ea0 <ftello64@plt+0x1414c>
   275bc:	cmp	r8, #0
   275c0:	beq	276cc <ftello64@plt+0x13978>
   275c4:	cmp	r9, #0
   275c8:	bne	27878 <ftello64@plt+0x13b24>
   275cc:	ldr	r1, [r5, #368]	; 0x170
   275d0:	tst	r1, #512	; 0x200
   275d4:	bne	27760 <ftello64@plt+0x13a0c>
   275d8:	ldr	r9, [pc, #2092]	; 27e0c <ftello64@plt+0x140b8>
   275dc:	mov	r7, fp
   275e0:	b	27688 <ftello64@plt+0x13934>
   275e4:	cmp	r3, #0
   275e8:	beq	2767c <ftello64@plt+0x13928>
   275ec:	ldr	r1, [sp, #52]	; 0x34
   275f0:	bl	3e334 <ftello64@plt+0x2a5e0>
   275f4:	ldr	r3, [r5, #368]	; 0x170
   275f8:	tst	r3, #1
   275fc:	bne	27c9c <ftello64@plt+0x13f48>
   27600:	ldr	r3, [r7, #4]
   27604:	ldr	r0, [r3, #4]
   27608:	ldr	r1, [r0, #4]
   2760c:	mov	r2, #0
   27610:	add	r0, r0, #76	; 0x4c
   27614:	bl	4b4c0 <ftello64@plt+0x3776c>
   27618:	mov	r2, #5
   2761c:	mov	r1, r9
   27620:	mov	r8, r0
   27624:	mov	r0, #0
   27628:	bl	13484 <dcgettext@plt>
   2762c:	mov	r1, r8
   27630:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27634:	mov	r0, r8
   27638:	bl	13448 <gcry_free@plt>
   2763c:	ldr	r3, [r5, #368]	; 0x170
   27640:	tst	r3, #32
   27644:	beq	27a30 <ftello64@plt+0x13cdc>
   27648:	ldr	r3, [r7, #4]
   2764c:	ldr	r3, [r3, #4]
   27650:	ldrb	r2, [r3, #68]	; 0x44
   27654:	ands	r0, r2, #32
   27658:	bne	27bec <ftello64@plt+0x13e98>
   2765c:	ands	r2, r2, #64	; 0x40
   27660:	beq	27bc8 <ftello64@plt+0x13e74>
   27664:	ldr	r1, [pc, #1956]	; 27e10 <ftello64@plt+0x140bc>
   27668:	mov	r2, #5
   2766c:	bl	13484 <dcgettext@plt>
   27670:	mov	r1, r0
   27674:	ldr	r0, [pc, #1892]	; 27de0 <ftello64@plt+0x1408c>
   27678:	bl	4ed38 <ftello64@plt+0x3afe4>
   2767c:	ldr	r7, [r7]
   27680:	cmp	r7, #0
   27684:	beq	2775c <ftello64@plt+0x13a08>
   27688:	ldr	r3, [r7, #4]
   2768c:	ldr	r2, [r3]
   27690:	cmp	r2, #13
   27694:	bne	2767c <ftello64@plt+0x13928>
   27698:	ldr	r0, [r3, #4]
   2769c:	ldrb	r3, [r0, #68]	; 0x44
   276a0:	tst	r3, #96	; 0x60
   276a4:	beq	276b4 <ftello64@plt+0x13960>
   276a8:	ldr	r2, [r5, #368]	; 0x170
   276ac:	tst	r2, #64	; 0x40
   276b0:	beq	2767c <ftello64@plt+0x13928>
   276b4:	tst	r3, #24
   276b8:	ldr	r3, [r0, #16]
   276bc:	bne	275e4 <ftello64@plt+0x13890>
   276c0:	cmp	r3, #0
   276c4:	beq	27608 <ftello64@plt+0x138b4>
   276c8:	b	275ec <ftello64@plt+0x13898>
   276cc:	mov	ip, fp
   276d0:	b	276e0 <ftello64@plt+0x1398c>
   276d4:	ldr	ip, [ip]
   276d8:	cmp	ip, #0
   276dc:	beq	279f0 <ftello64@plt+0x13c9c>
   276e0:	ldr	r3, [ip, #4]
   276e4:	ldr	r2, [r3]
   276e8:	cmp	r2, #13
   276ec:	bne	276d4 <ftello64@plt+0x13980>
   276f0:	ldr	r3, [r3, #4]
   276f4:	ldr	r3, [r3, #16]
   276f8:	cmp	r3, #0
   276fc:	bne	276d4 <ftello64@plt+0x13980>
   27700:	ldr	r3, [r5, #264]	; 0x108
   27704:	cmp	r3, #3
   27708:	beq	27b40 <ftello64@plt+0x13dec>
   2770c:	mov	r3, r4
   27710:	str	r9, [sp]
   27714:	mov	r2, ip
   27718:	add	r1, sp, #168	; 0xa8
   2771c:	ldr	r0, [sp, #48]	; 0x30
   27720:	bl	26a2c <ftello64@plt+0x12cd8>
   27724:	ldr	r3, [r5, #264]	; 0x108
   27728:	cmp	r3, #3
   2772c:	beq	2774c <ftello64@plt+0x139f8>
   27730:	ldr	r1, [pc, #1756]	; 27e14 <ftello64@plt+0x140c0>
   27734:	mov	r2, #5
   27738:	mov	r0, #0
   2773c:	bl	13484 <dcgettext@plt>
   27740:	mov	r1, r0
   27744:	ldr	r0, [pc, #1740]	; 27e18 <ftello64@plt+0x140c4>
   27748:	bl	4ed38 <ftello64@plt+0x3afe4>
   2774c:	ldr	r0, [pc, #1692]	; 27df0 <ftello64@plt+0x1409c>
   27750:	bl	4ed38 <ftello64@plt+0x3afe4>
   27754:	cmp	r9, #0
   27758:	bne	27878 <ftello64@plt+0x13b24>
   2775c:	ldr	r1, [r5, #368]	; 0x170
   27760:	ands	r1, r1, #2
   27764:	movne	r2, #1
   27768:	moveq	r2, #2
   2776c:	movne	r1, #0
   27770:	mov	r0, r4
   27774:	bl	3dc84 <ftello64@plt+0x29f30>
   27778:	ldr	r1, [r5, #368]	; 0x170
   2777c:	mov	r0, r4
   27780:	ands	r1, r1, #16
   27784:	movne	r1, #0
   27788:	movne	r2, #1
   2778c:	moveq	r2, #2
   27790:	bl	3ddf0 <ftello64@plt+0x2a09c>
   27794:	ldr	r2, [r5, #368]	; 0x170
   27798:	mov	r0, r4
   2779c:	ands	r3, r2, #12
   277a0:	lsrne	r3, r2, #2
   277a4:	andne	r3, r3, #3
   277a8:	movne	r2, #1
   277ac:	movne	r1, #0
   277b0:	moveq	r1, r3
   277b4:	moveq	r2, #2
   277b8:	bl	3dfa4 <ftello64@plt+0x2a250>
   277bc:	bl	38cd8 <ftello64@plt+0x24f84>
   277c0:	cmp	r0, #0
   277c4:	beq	27844 <ftello64@plt+0x13af0>
   277c8:	ldr	r0, [sp, #68]	; 0x44
   277cc:	cmp	r0, #0
   277d0:	beq	2785c <ftello64@plt+0x13b08>
   277d4:	add	r1, sp, #80	; 0x50
   277d8:	mov	r2, #41	; 0x29
   277dc:	add	r7, sp, #124	; 0x7c
   277e0:	bl	31948 <ftello64@plt+0x1dbf4>
   277e4:	mov	r1, r7
   277e8:	mov	r2, #41	; 0x29
   277ec:	ldr	r0, [sp, #52]	; 0x34
   277f0:	bl	31948 <ftello64@plt+0x1dbf4>
   277f4:	ldr	r0, [r4, #12]
   277f8:	bl	51d74 <ftello64@plt+0x3e020>
   277fc:	str	r7, [sp, #24]
   27800:	ldrb	r3, [r4, #21]
   27804:	add	r2, sp, #80	; 0x50
   27808:	ldr	r1, [pc, #1548]	; 27e1c <ftello64@plt+0x140c8>
   2780c:	str	r3, [sp, #20]
   27810:	ldrb	r3, [r4, #23]
   27814:	str	r3, [sp, #16]
   27818:	ldrb	r3, [r4, #22]
   2781c:	str	r3, [sp, #12]
   27820:	ldrb	r3, [r4, #20]
   27824:	str	r3, [sp, #8]
   27828:	ldr	r3, [r4, #16]
   2782c:	str	r3, [sp, #4]
   27830:	ldr	r3, [r4, #12]
   27834:	str	r3, [sp]
   27838:	mov	r3, r0
   2783c:	mov	r0, #13
   27840:	bl	390c0 <ftello64@plt+0x2536c>
   27844:	ldr	r7, [sp, #68]	; 0x44
   27848:	cmp	r7, #0
   2784c:	beq	2785c <ftello64@plt+0x13b08>
   27850:	ldr	r9, [r5, #4]
   27854:	cmp	r9, #0
   27858:	beq	27cc0 <ftello64@plt+0x13f6c>
   2785c:	ldr	r3, [r5, #368]	; 0x170
   27860:	tst	r3, #128	; 0x80
   27864:	bne	27c64 <ftello64@plt+0x13f10>
   27868:	mov	r1, r4
   2786c:	ldr	r0, [sl]
   27870:	bl	143b4 <ftello64@plt+0x660>
   27874:	mov	r9, r0
   27878:	ldrb	r0, [r4, #1]
   2787c:	ands	r0, r0, #2
   27880:	bne	2796c <ftello64@plt+0x13c18>
   27884:	ldr	r3, [r4, #16]
   27888:	cmp	r3, #0
   2788c:	bne	27af4 <ftello64@plt+0x13da0>
   27890:	ldr	r3, [r5]
   27894:	cmp	r3, #0
   27898:	beq	27928 <ftello64@plt+0x13bd4>
   2789c:	ldr	r0, [sp, #68]	; 0x44
   278a0:	add	r7, sp, #124	; 0x7c
   278a4:	cmp	r0, #0
   278a8:	strbeq	r0, [sp, #124]	; 0x7c
   278ac:	beq	278bc <ftello64@plt+0x13b68>
   278b0:	mov	r1, r7
   278b4:	mov	r2, #32
   278b8:	bl	30888 <ftello64@plt+0x1cb34>
   278bc:	mov	r2, #5
   278c0:	ldr	r1, [pc, #1368]	; 27e20 <ftello64@plt+0x140cc>
   278c4:	mov	r0, #0
   278c8:	bl	13484 <dcgettext@plt>
   278cc:	mov	r2, #5
   278d0:	mov	r8, r0
   278d4:	ldrb	r0, [r4, #21]
   278d8:	cmp	r0, #0
   278dc:	beq	27c8c <ftello64@plt+0x13f38>
   278e0:	cmp	r0, #1
   278e4:	mov	r0, #0
   278e8:	ldreq	r1, [pc, #1332]	; 27e24 <ftello64@plt+0x140d0>
   278ec:	ldrne	r1, [pc, #1332]	; 27e28 <ftello64@plt+0x140d4>
   278f0:	bl	13484 <dcgettext@plt>
   278f4:	str	r0, [sp, #44]	; 0x2c
   278f8:	ldrb	r0, [r4, #23]
   278fc:	bl	13880 <gcry_md_algo_name@plt>
   27900:	ldrb	r3, [sp, #124]	; 0x7c
   27904:	cmp	r3, #0
   27908:	ldreq	r3, [pc, #1308]	; 27e2c <ftello64@plt+0x140d8>
   2790c:	str	r0, [sp, #40]	; 0x28
   27910:	bne	27c74 <ftello64@plt+0x13f20>
   27914:	str	r7, [sp]
   27918:	ldr	r2, [sp, #40]	; 0x28
   2791c:	ldr	r1, [sp, #44]	; 0x2c
   27920:	mov	r0, r8
   27924:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27928:	cmp	r9, #0
   2792c:	bne	279a4 <ftello64@plt+0x13c50>
   27930:	ldr	r3, [sl, #48]	; 0x30
   27934:	cmp	r3, #0
   27938:	beq	27c04 <ftello64@plt+0x13eb0>
   2793c:	ldr	r8, [sp, #68]	; 0x44
   27940:	cmp	r8, #0
   27944:	beq	27acc <ftello64@plt+0x13d78>
   27948:	bl	38cd8 <ftello64@plt+0x24f84>
   2794c:	subs	r8, r0, #0
   27950:	bne	27b70 <ftello64@plt+0x13e1c>
   27954:	ldr	r0, [sp, #68]	; 0x44
   27958:	bl	18118 <ftello64@plt+0x43c4>
   2795c:	mov	r0, fp
   27960:	str	r8, [sp, #68]	; 0x44
   27964:	bl	24498 <ftello64@plt+0x10744>
   27968:	b	2732c <ftello64@plt+0x135d8>
   2796c:	mov	r2, #5
   27970:	ldr	r1, [pc, #1208]	; 27e30 <ftello64@plt+0x140dc>
   27974:	mov	r0, #0
   27978:	bl	13484 <dcgettext@plt>
   2797c:	mov	r9, #1
   27980:	mov	r7, r0
   27984:	ldr	r0, [r4, #16]
   27988:	bl	51ed8 <ftello64@plt+0x3e184>
   2798c:	mov	r1, r0
   27990:	mov	r0, r7
   27994:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27998:	ldr	r3, [r5]
   2799c:	cmp	r3, #0
   279a0:	bne	2789c <ftello64@plt+0x13b48>
   279a4:	ldr	r7, [sp, #68]	; 0x44
   279a8:	cmp	r7, #0
   279ac:	beq	27ac4 <ftello64@plt+0x13d70>
   279b0:	bl	38cd8 <ftello64@plt+0x24f84>
   279b4:	subs	r7, r0, #0
   279b8:	ldreq	r0, [sp, #68]	; 0x44
   279bc:	bne	27b70 <ftello64@plt+0x13e1c>
   279c0:	bl	18118 <ftello64@plt+0x43c4>
   279c4:	mov	r0, fp
   279c8:	mov	r8, r9
   279cc:	str	r7, [sp, #68]	; 0x44
   279d0:	bl	24498 <ftello64@plt+0x10744>
   279d4:	ldr	r2, [r5, #80]	; 0x50
   279d8:	ldr	r3, [pc, #1108]	; 27e34 <ftello64@plt+0x140e0>
   279dc:	mov	r0, #1
   279e0:	cmp	r2, #0
   279e4:	str	r0, [r3]
   279e8:	beq	2732c <ftello64@plt+0x135d8>
   279ec:	bl	14378 <ftello64@plt+0x624>
   279f0:	ldr	r3, [fp, #4]
   279f4:	mov	ip, fp
   279f8:	ldr	r3, [r3]
   279fc:	cmp	r3, #13
   27a00:	beq	27700 <ftello64@plt+0x139ac>
   27a04:	ldr	ip, [ip]
   27a08:	cmp	ip, #0
   27a0c:	beq	27da0 <ftello64@plt+0x1404c>
   27a10:	ldr	r3, [ip, #4]
   27a14:	ldr	r3, [r3]
   27a18:	cmp	r3, #13
   27a1c:	bne	27a04 <ftello64@plt+0x13cb0>
   27a20:	b	27700 <ftello64@plt+0x139ac>
   27a24:	ldr	r0, [pc, #964]	; 27df0 <ftello64@plt+0x1409c>
   27a28:	bl	4ed38 <ftello64@plt+0x3afe4>
   27a2c:	b	27124 <ftello64@plt+0x133d0>
   27a30:	ldr	r0, [pc, #952]	; 27df0 <ftello64@plt+0x1409c>
   27a34:	bl	4ed38 <ftello64@plt+0x3afe4>
   27a38:	b	2767c <ftello64@plt+0x13928>
   27a3c:	uxth	r7, r9
   27a40:	cmp	r7, #8
   27a44:	movne	r8, r9
   27a48:	bne	272dc <ftello64@plt+0x13588>
   27a4c:	mov	r3, #4
   27a50:	str	r3, [sp, #48]	; 0x30
   27a54:	b	2702c <ftello64@plt+0x132d8>
   27a58:	mov	r0, r4
   27a5c:	bl	14494 <ftello64@plt+0x740>
   27a60:	cmp	r0, #0
   27a64:	beq	27290 <ftello64@plt+0x1353c>
   27a68:	mov	fp, r0
   27a6c:	ldr	r0, [sp, #68]	; 0x44
   27a70:	bl	18118 <ftello64@plt+0x43c4>
   27a74:	ldr	r2, [pc, #984]	; 27e54 <ftello64@plt+0x14100>
   27a78:	mov	r3, #1
   27a7c:	mov	lr, r2
   27a80:	ldr	ip, [r2]
   27a84:	ldr	r0, [sl]
   27a88:	add	ip, ip, r3
   27a8c:	mov	r2, fp
   27a90:	add	r1, r4, #4
   27a94:	str	r8, [sp, #68]	; 0x44
   27a98:	str	ip, [lr]
   27a9c:	mov	r8, lr
   27aa0:	bl	14414 <ftello64@plt+0x6c0>
   27aa4:	ldr	r3, [r8]
   27aa8:	sub	r3, r3, #1
   27aac:	str	r3, [r8]
   27ab0:	subs	r2, r0, #0
   27ab4:	beq	27fc4 <ftello64@plt+0x14270>
   27ab8:	mov	r0, fp
   27abc:	bl	144a4 <ftello64@plt+0x750>
   27ac0:	b	2724c <ftello64@plt+0x134f8>
   27ac4:	mov	r0, r7
   27ac8:	b	279c0 <ftello64@plt+0x13c6c>
   27acc:	mov	r0, r8
   27ad0:	bl	18118 <ftello64@plt+0x43c4>
   27ad4:	mov	r0, fp
   27ad8:	str	r8, [sp, #68]	; 0x44
   27adc:	bl	24498 <ftello64@plt+0x10744>
   27ae0:	b	2732c <ftello64@plt+0x135d8>
   27ae4:	mov	r3, #68	; 0x44
   27ae8:	mov	r9, #0
   27aec:	str	r3, [sp, #48]	; 0x30
   27af0:	b	2702c <ftello64@plt+0x132d8>
   27af4:	mov	r2, #5
   27af8:	ldr	r1, [pc, #824]	; 27e38 <ftello64@plt+0x140e4>
   27afc:	bl	13484 <dcgettext@plt>
   27b00:	mov	r7, r0
   27b04:	ldr	r0, [r4, #16]
   27b08:	bl	51ed8 <ftello64@plt+0x3e184>
   27b0c:	mov	r1, r0
   27b10:	mov	r0, r7
   27b14:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27b18:	b	27890 <ftello64@plt+0x13b3c>
   27b1c:	ldr	r0, [sp, #44]	; 0x2c
   27b20:	str	r2, [sp, #4]
   27b24:	str	r2, [sp]
   27b28:	ldr	r1, [sp, #40]	; 0x28
   27b2c:	mov	r2, sl
   27b30:	ldr	r0, [r0]
   27b34:	bl	143d4 <ftello64@plt+0x680>
   27b38:	mov	fp, r0
   27b3c:	b	270e4 <ftello64@plt+0x13390>
   27b40:	mov	r2, ip
   27b44:	mov	r3, r4
   27b48:	mov	ip, #0
   27b4c:	str	r9, [sp]
   27b50:	add	r1, sp, #168	; 0xa8
   27b54:	ldr	r0, [sp, #48]	; 0x30
   27b58:	strb	ip, [sp, #185]	; 0xb9
   27b5c:	bl	26a2c <ftello64@plt+0x12cd8>
   27b60:	ldr	r3, [r5, #264]	; 0x108
   27b64:	cmp	r3, #3
   27b68:	beq	2774c <ftello64@plt+0x139f8>
   27b6c:	b	27730 <ftello64@plt+0x139dc>
   27b70:	ldr	r7, [sp, #68]	; 0x44
   27b74:	mov	r8, #0
   27b78:	mov	r0, r7
   27b7c:	ldrb	sl, [r7, #31]
   27b80:	bl	315a8 <ftello64@plt+0x1d854>
   27b84:	add	r2, r7, #104	; 0x68
   27b88:	mov	r1, sl
   27b8c:	str	r8, [sp]
   27b90:	mov	r3, r0
   27b94:	mov	r0, #6
   27b98:	bl	59ee4 <ftello64@plt+0x46190>
   27b9c:	cmp	r0, r8
   27ba0:	bne	27e70 <ftello64@plt+0x1411c>
   27ba4:	ldr	r0, [sp, #68]	; 0x44
   27ba8:	bl	18118 <ftello64@plt+0x43c4>
   27bac:	mov	r3, #0
   27bb0:	mov	r0, fp
   27bb4:	str	r3, [sp, #68]	; 0x44
   27bb8:	bl	24498 <ftello64@plt+0x10744>
   27bbc:	subs	r8, r9, #0
   27bc0:	bne	279d4 <ftello64@plt+0x13c80>
   27bc4:	b	2732c <ftello64@plt+0x135d8>
   27bc8:	str	r2, [sp, #4]
   27bcc:	str	r2, [sp]
   27bd0:	mov	r1, fp
   27bd4:	ldr	r2, [sp, #52]	; 0x34
   27bd8:	ldr	r0, [sl]
   27bdc:	bl	143d4 <ftello64@plt+0x680>
   27be0:	bl	143dc <ftello64@plt+0x688>
   27be4:	mov	r1, r0
   27be8:	b	27674 <ftello64@plt+0x13920>
   27bec:	ldr	r1, [pc, #584]	; 27e3c <ftello64@plt+0x140e8>
   27bf0:	mov	r2, #5
   27bf4:	mov	r0, #0
   27bf8:	bl	13484 <dcgettext@plt>
   27bfc:	mov	r1, r0
   27c00:	b	27674 <ftello64@plt+0x13920>
   27c04:	ldr	r0, [sl, #36]	; 0x24
   27c08:	bl	3051c <ftello64@plt+0x1c7c8>
   27c0c:	subs	r7, r0, #0
   27c10:	beq	2793c <ftello64@plt+0x13be8>
   27c14:	ldr	r3, [sl, #60]	; 0x3c
   27c18:	cmp	r3, #0
   27c1c:	bne	27c30 <ftello64@plt+0x13edc>
   27c20:	b	27c58 <ftello64@plt+0x13f04>
   27c24:	ldr	r3, [r3]
   27c28:	cmp	r3, #0
   27c2c:	beq	27c58 <ftello64@plt+0x13f04>
   27c30:	ldr	r2, [r3, #4]
   27c34:	ldr	r2, [r2]
   27c38:	cmp	r2, #2
   27c3c:	beq	27c24 <ftello64@plt+0x13ed0>
   27c40:	ldr	r1, [pc, #504]	; 27e40 <ftello64@plt+0x140ec>
   27c44:	mov	r2, #5
   27c48:	mov	r0, #0
   27c4c:	bl	13484 <dcgettext@plt>
   27c50:	mov	r1, r7
   27c54:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27c58:	mov	r0, r7
   27c5c:	bl	13448 <gcry_free@plt>
   27c60:	b	2793c <ftello64@plt+0x13be8>
   27c64:	mov	r1, r4
   27c68:	mov	r0, sl
   27c6c:	bl	26b14 <ftello64@plt+0x12dc0>
   27c70:	b	27868 <ftello64@plt+0x13b14>
   27c74:	mov	r2, #5
   27c78:	ldr	r1, [pc, #452]	; 27e44 <ftello64@plt+0x140f0>
   27c7c:	mov	r0, #0
   27c80:	bl	13484 <dcgettext@plt>
   27c84:	mov	r3, r0
   27c88:	b	27914 <ftello64@plt+0x13bc0>
   27c8c:	ldr	r1, [pc, #436]	; 27e48 <ftello64@plt+0x140f4>
   27c90:	bl	13484 <dcgettext@plt>
   27c94:	str	r0, [sp, #44]	; 0x2c
   27c98:	b	278f8 <ftello64@plt+0x13ba4>
   27c9c:	ldr	r2, [r7, #4]
   27ca0:	ldr	r0, [sl]
   27ca4:	ldr	r3, [sp, #52]	; 0x34
   27ca8:	ldr	ip, [r2, #4]
   27cac:	ldr	r2, [ip, #12]
   27cb0:	ldr	r1, [ip, #8]
   27cb4:	str	ip, [sp]
   27cb8:	bl	144a8 <ftello64@plt+0x754>
   27cbc:	b	27600 <ftello64@plt+0x138ac>
   27cc0:	ldrb	r1, [r7, #31]
   27cc4:	mov	r0, r7
   27cc8:	ldr	r8, [r5, #276]	; 0x114
   27ccc:	str	r1, [sp, #40]	; 0x28
   27cd0:	bl	315a8 <ftello64@plt+0x1d854>
   27cd4:	str	r9, [sp]
   27cd8:	ldr	r1, [sp, #40]	; 0x28
   27cdc:	add	r2, r7, #104	; 0x68
   27ce0:	mov	r3, r0
   27ce4:	mov	r0, r8
   27ce8:	bl	59ee4 <ftello64@plt+0x46190>
   27cec:	cmp	r0, #0
   27cf0:	bne	2785c <ftello64@plt+0x13b08>
   27cf4:	mov	r2, #5
   27cf8:	ldr	r1, [pc, #332]	; 27e4c <ftello64@plt+0x140f8>
   27cfc:	bl	13484 <dcgettext@plt>
   27d00:	mov	r7, r0
   27d04:	ldr	r0, [r5, #276]	; 0x114
   27d08:	bl	5a79c <ftello64@plt+0x46a48>
   27d0c:	mov	r1, r0
   27d10:	mov	r0, r7
   27d14:	bl	4eac0 <ftello64@plt+0x3ad6c>
   27d18:	b	2785c <ftello64@plt+0x13b08>
   27d1c:	mov	r1, r4
   27d20:	mov	r0, sl
   27d24:	bl	26b14 <ftello64@plt+0x12dc0>
   27d28:	cmp	r0, #0
   27d2c:	beq	27d98 <ftello64@plt+0x14044>
   27d30:	mov	r1, #1
   27d34:	bl	1449c <ftello64@plt+0x748>
   27d38:	subs	fp, r0, #0
   27d3c:	beq	27d98 <ftello64@plt+0x14044>
   27d40:	ldr	r8, [pc, #268]	; 27e54 <ftello64@plt+0x14100>
   27d44:	ldr	r0, [sp, #68]	; 0x44
   27d48:	bl	18118 <ftello64@plt+0x43c4>
   27d4c:	ldr	r0, [r8]
   27d50:	mov	ip, #0
   27d54:	add	r0, r0, #1
   27d58:	mov	r2, fp
   27d5c:	mov	r3, #1
   27d60:	add	r1, r4, #4
   27d64:	str	r0, [r8]
   27d68:	ldr	r0, [sl]
   27d6c:	str	ip, [sp, #68]	; 0x44
   27d70:	bl	14414 <ftello64@plt+0x6c0>
   27d74:	ldr	r3, [r8]
   27d78:	sub	r3, r3, #1
   27d7c:	str	r3, [r8]
   27d80:	str	r0, [sp, #40]	; 0x28
   27d84:	mov	r0, fp
   27d88:	bl	144a4 <ftello64@plt+0x750>
   27d8c:	ldr	r2, [sp, #40]	; 0x28
   27d90:	cmp	r2, #0
   27d94:	beq	27f90 <ftello64@plt+0x1423c>
   27d98:	ldr	r3, [r5, #332]	; 0x14c
   27d9c:	b	272cc <ftello64@plt+0x13578>
   27da0:	str	r9, [sp]
   27da4:	add	r1, sp, #168	; 0xa8
   27da8:	ldr	r0, [sp, #48]	; 0x30
   27dac:	mov	r2, ip
   27db0:	mov	r3, r4
   27db4:	strb	ip, [sp, #185]	; 0xb9
   27db8:	bl	26a2c <ftello64@plt+0x12cd8>
   27dbc:	b	2774c <ftello64@plt+0x139f8>
   27dc0:	andeq	r8, r7, r0, asr r2
   27dc4:	andeq	r6, r7, r8, ror #19
   27dc8:	andeq	lr, r5, r8, ror #30
   27dcc:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   27dd0:	andeq	lr, r5, r8, lsr #31
   27dd4:	ldrdeq	ip, [r5], -r0
   27dd8:	strdeq	lr, [r5], -r0
   27ddc:	andeq	pc, r5, r0, lsr #32
   27de0:	andeq	pc, r5, r0, asr #32
   27de4:	strdeq	lr, [r5], -ip
   27de8:	andeq	lr, r5, r0, lsr #30
   27dec:	andeq	pc, r5, ip
   27df0:	andeq	r5, r6, r8, asr #18
   27df4:	ldrdeq	pc, [r5], -r4
   27df8:	andeq	pc, r5, r0, asr r1	; <UNPREDICTABLE>
   27dfc:	andeq	lr, r5, r8, asr #31
   27e00:	andeq	r8, r7, r0, lsl #9
   27e04:			; <UNDEFINED> instruction: 0x0005e8b4
   27e08:	andeq	pc, r5, r0, ror r1	; <UNPREDICTABLE>
   27e0c:	andeq	pc, r5, r4, asr r0	; <UNPREDICTABLE>
   27e10:	andeq	ip, r5, r4, lsl #25
   27e14:	andeq	pc, r5, r8, asr #32
   27e18:	andeq	r2, r6, r0, ror #27
   27e1c:	andeq	pc, r5, r0, ror r0	; <UNPREDICTABLE>
   27e20:	andeq	pc, r5, r0, lsl #2
   27e24:	andeq	pc, r5, r0, lsr r1	; <UNPREDICTABLE>
   27e28:	andeq	fp, r5, r0, lsl r6
   27e2c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   27e30:	ldrdeq	pc, [r5], -r0
   27e34:	andeq	r7, r7, r8, lsl r2
   27e38:	andeq	pc, r5, r8, ror #1
   27e3c:	andeq	ip, r5, ip, asr ip
   27e40:	andeq	pc, r5, ip, lsl #3
   27e44:	andeq	pc, r5, ip, lsr r1	; <UNPREDICTABLE>
   27e48:	andeq	pc, r5, r8, lsr #2
   27e4c:	muleq	r5, r4, r0
   27e50:	andeq	r0, r0, r8, asr #16
   27e54:	andeq	r8, r7, ip, lsr r2
   27e58:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   27e5c:	andeq	r2, r6, ip, asr pc
   27e60:	andeq	r0, r0, pc, lsr #16
   27e64:	andeq	lr, r5, r0, lsl r8
   27e68:	andeq	pc, r5, r8, lsr r0	; <UNPREDICTABLE>
   27e6c:	andeq	lr, r5, ip, asr #13
   27e70:	ldrb	r1, [r4, #23]
   27e74:	mov	r0, #6
   27e78:	bl	5a528 <ftello64@plt+0x467d4>
   27e7c:	cmp	r0, r8
   27e80:	beq	27ba4 <ftello64@plt+0x13e50>
   27e84:	mov	r0, #6
   27e88:	bl	5a620 <ftello64@plt+0x468cc>
   27e8c:	mov	r2, r8
   27e90:	mov	r1, r0
   27e94:	mov	r0, #90	; 0x5a
   27e98:	bl	38cf0 <ftello64@plt+0x24f9c>
   27e9c:	b	27ba4 <ftello64@plt+0x13e50>
   27ea0:	ldr	r3, [pc, #-60]	; 27e6c <ftello64@plt+0x14118>
   27ea4:	ldr	r2, [pc, #-92]	; 27e50 <ftello64@plt+0x140fc>
   27ea8:	ldr	r1, [pc, #-76]	; 27e64 <ftello64@plt+0x14110>
   27eac:	ldr	r0, [pc, #-76]	; 27e68 <ftello64@plt+0x14114>
   27eb0:	bl	4eeac <ftello64@plt+0x3b158>
   27eb4:	add	r1, sp, #76	; 0x4c
   27eb8:	mov	r0, r4
   27ebc:	bl	26d10 <ftello64@plt+0x12fbc>
   27ec0:	subs	fp, r0, #0
   27ec4:	beq	27f54 <ftello64@plt+0x14200>
   27ec8:	ldr	r8, [pc, #-124]	; 27e54 <ftello64@plt+0x14100>
   27ecc:	ldr	r0, [sp, #68]	; 0x44
   27ed0:	bl	18118 <ftello64@plt+0x43c4>
   27ed4:	ldr	r0, [r8]
   27ed8:	mov	r3, #1
   27edc:	add	r0, r0, #1
   27ee0:	str	r3, [sp]
   27ee4:	mov	ip, #0
   27ee8:	str	r0, [r8]
   27eec:	ldr	r3, [r5, #328]	; 0x148
   27ef0:	ldr	r2, [sp, #76]	; 0x4c
   27ef4:	mov	r1, fp
   27ef8:	ldr	r0, [sl]
   27efc:	str	ip, [sp, #68]	; 0x44
   27f00:	bl	1441c <ftello64@plt+0x6c8>
   27f04:	ldr	r3, [r8]
   27f08:	sub	r3, r3, #1
   27f0c:	str	r3, [r8]
   27f10:	subs	r2, r0, #0
   27f14:	movne	r8, #1
   27f18:	bne	27418 <ftello64@plt+0x136c4>
   27f1c:	add	r3, sp, #68	; 0x44
   27f20:	str	r3, [sp, #4]
   27f24:	add	r3, sp, #64	; 0x40
   27f28:	str	r3, [sp]
   27f2c:	mov	r1, r7
   27f30:	add	r3, sp, #60	; 0x3c
   27f34:	mov	r0, sl
   27f38:	bl	25d3c <ftello64@plt+0x11fe8>
   27f3c:	mov	r8, #1
   27f40:	uxth	r3, r0
   27f44:	cmp	r3, #9
   27f48:	mov	r9, r0
   27f4c:	beq	27418 <ftello64@plt+0x136c4>
   27f50:	b	26ff8 <ftello64@plt+0x132a4>
   27f54:	mov	r8, fp
   27f58:	b	27418 <ftello64@plt+0x136c4>
   27f5c:	add	r3, sp, #68	; 0x44
   27f60:	str	r3, [sp, #4]
   27f64:	add	r3, sp, #64	; 0x40
   27f68:	str	r3, [sp]
   27f6c:	mov	r1, r7
   27f70:	add	r3, sp, #60	; 0x3c
   27f74:	mov	r0, sl
   27f78:	bl	25d3c <ftello64@plt+0x11fe8>
   27f7c:	uxth	r3, r0
   27f80:	cmp	r3, #9
   27f84:	mov	r9, r0
   27f88:	beq	274b8 <ftello64@plt+0x13764>
   27f8c:	b	26ff8 <ftello64@plt+0x132a4>
   27f90:	add	r3, sp, #68	; 0x44
   27f94:	str	r3, [sp, #4]
   27f98:	add	r3, sp, #64	; 0x40
   27f9c:	str	r3, [sp]
   27fa0:	mov	r1, r7
   27fa4:	add	r3, sp, #60	; 0x3c
   27fa8:	mov	r0, sl
   27fac:	bl	25d3c <ftello64@plt+0x11fe8>
   27fb0:	uxth	r3, r0
   27fb4:	cmp	r3, #9
   27fb8:	mov	r9, r0
   27fbc:	beq	27d98 <ftello64@plt+0x14044>
   27fc0:	b	26ff8 <ftello64@plt+0x132a4>
   27fc4:	add	r3, sp, #68	; 0x44
   27fc8:	str	r3, [sp, #4]
   27fcc:	add	r3, sp, #64	; 0x40
   27fd0:	str	r3, [sp]
   27fd4:	mov	r1, r7
   27fd8:	add	r3, sp, #60	; 0x3c
   27fdc:	mov	r0, sl
   27fe0:	bl	25d3c <ftello64@plt+0x11fe8>
   27fe4:	mov	r9, r0
   27fe8:	mov	r0, fp
   27fec:	bl	144a4 <ftello64@plt+0x750>
   27ff0:	cmp	r9, #0
   27ff4:	bne	2724c <ftello64@plt+0x134f8>
   27ff8:	b	27000 <ftello64@plt+0x132ac>
   27ffc:	bl	134b4 <__stack_chk_fail@plt>
   28000:	ldr	r3, [pc, #-412]	; 27e6c <ftello64@plt+0x14118>
   28004:	ldr	r2, [pc, #-436]	; 27e58 <ftello64@plt+0x14104>
   28008:	ldr	r1, [pc, #-428]	; 27e64 <ftello64@plt+0x14110>
   2800c:	ldr	r0, [pc, #-440]	; 27e5c <ftello64@plt+0x14108>
   28010:	bl	4eeac <ftello64@plt+0x3b158>
   28014:	ldr	r3, [pc, #-432]	; 27e6c <ftello64@plt+0x14118>
   28018:	ldr	r2, [pc, #-448]	; 27e60 <ftello64@plt+0x1410c>
   2801c:	ldr	r1, [pc, #-448]	; 27e64 <ftello64@plt+0x14110>
   28020:	ldr	r0, [pc, #-448]	; 27e68 <ftello64@plt+0x14114>
   28024:	bl	4eeac <ftello64@plt+0x3b158>
   28028:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2802c:	mov	r5, r0
   28030:	ldr	r7, [pc, #1424]	; 285c8 <ftello64@plt+0x14874>
   28034:	sub	sp, sp, #8
   28038:	ldr	r0, [r0, #60]	; 0x3c
   2803c:	ldr	r6, [r7, #148]	; 0x94
   28040:	ldr	r3, [r7, #48]	; 0x30
   28044:	orrs	r6, r6, r3
   28048:	bne	280a8 <ftello64@plt+0x14354>
   2804c:	cmp	r0, #0
   28050:	beq	280a8 <ftello64@plt+0x14354>
   28054:	ldr	r3, [r0, #4]
   28058:	ldr	r1, [r3]
   2805c:	cmp	r1, #63	; 0x3f
   28060:	bne	280fc <ftello64@plt+0x143a8>
   28064:	ldr	r3, [r3, #4]
   28068:	mov	r4, r0
   2806c:	ldr	r3, [r3]
   28070:	cmp	r3, #3
   28074:	beq	2809c <ftello64@plt+0x14348>
   28078:	b	28310 <ftello64@plt+0x145bc>
   2807c:	ldr	r3, [r4, #4]
   28080:	ldr	r1, [r3]
   28084:	cmp	r1, #63	; 0x3f
   28088:	bne	28100 <ftello64@plt+0x143ac>
   2808c:	ldr	r3, [r3, #4]
   28090:	ldr	r3, [r3]
   28094:	cmp	r3, #3
   28098:	bne	28310 <ftello64@plt+0x145bc>
   2809c:	ldr	r4, [r4]
   280a0:	cmp	r4, #0
   280a4:	bne	2807c <ftello64@plt+0x14328>
   280a8:	bl	24498 <ftello64@plt+0x10744>
   280ac:	ldr	r0, [r5, #76]	; 0x4c
   280b0:	cmp	r0, #0
   280b4:	beq	280cc <ftello64@plt+0x14378>
   280b8:	ldr	r4, [r0]
   280bc:	bl	13448 <gcry_free@plt>
   280c0:	subs	r0, r4, #0
   280c4:	str	r4, [r5, #76]	; 0x4c
   280c8:	bne	280b8 <ftello64@plt+0x14364>
   280cc:	ldrb	r3, [r5, #80]	; 0x50
   280d0:	mov	r4, #0
   280d4:	str	r4, [r5, #60]	; 0x3c
   280d8:	bic	r3, r3, #6
   280dc:	strb	r3, [r5, #80]	; 0x50
   280e0:	str	r4, [r5, #76]	; 0x4c
   280e4:	str	r4, [r5, #56]	; 0x38
   280e8:	ldr	r0, [r5, #52]	; 0x34
   280ec:	bl	13448 <gcry_free@plt>
   280f0:	str	r4, [r5, #52]	; 0x34
   280f4:	add	sp, sp, #8
   280f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   280fc:	mov	r4, r0
   28100:	bic	r2, r1, #8
   28104:	cmp	r2, #6
   28108:	mov	r2, #32
   2810c:	str	r2, [r5, #68]	; 0x44
   28110:	beq	28148 <ftello64@plt+0x143f4>
   28114:	cmp	r1, #5
   28118:	beq	28148 <ftello64@plt+0x143f4>
   2811c:	cmp	r1, #4
   28120:	beq	28168 <ftello64@plt+0x14414>
   28124:	cmp	r1, #2
   28128:	beq	281a8 <ftello64@plt+0x14454>
   2812c:	bl	2482c <ftello64@plt+0x10ad8>
   28130:	ldr	r0, [pc, #1172]	; 285cc <ftello64@plt+0x14878>
   28134:	bl	4eb24 <ftello64@plt+0x3add0>
   28138:	mov	r0, r4
   2813c:	bl	2482c <ftello64@plt+0x10ad8>
   28140:	ldr	r0, [r5, #60]	; 0x3c
   28144:	b	280a8 <ftello64@plt+0x14354>
   28148:	mov	r1, r4
   2814c:	ldr	r0, [r5]
   28150:	bl	1d478 <ftello64@plt+0x9724>
   28154:	mov	r0, r5
   28158:	mov	r1, r4
   2815c:	bl	26100 <ftello64@plt+0x123ac>
   28160:	ldr	r0, [r5, #60]	; 0x3c
   28164:	b	280a8 <ftello64@plt+0x14354>
   28168:	ldrb	r3, [r5, #80]	; 0x50
   2816c:	ands	r6, r3, #2
   28170:	beq	28264 <ftello64@plt+0x14510>
   28174:	ldr	r3, [r5, #48]	; 0x30
   28178:	cmp	r3, #0
   2817c:	beq	28188 <ftello64@plt+0x14434>
   28180:	b	28394 <ftello64@plt+0x14640>
   28184:	bl	26de8 <ftello64@plt+0x13094>
   28188:	mov	r0, r4
   2818c:	mov	r1, #2
   28190:	bl	2459c <ftello64@plt+0x10848>
   28194:	subs	r4, r0, #0
   28198:	mov	r1, r4
   2819c:	mov	r0, r5
   281a0:	bne	28184 <ftello64@plt+0x14430>
   281a4:	b	28140 <ftello64@plt+0x143ec>
   281a8:	mov	r0, r4
   281ac:	ldr	sl, [r3, #4]
   281b0:	bl	2459c <ftello64@plt+0x10848>
   281b4:	subs	r3, r0, #0
   281b8:	beq	28204 <ftello64@plt+0x144b0>
   281bc:	ldrb	r8, [sl, #21]
   281c0:	ldrb	r9, [sl, #23]
   281c4:	mov	r0, r3
   281c8:	ldr	r3, [r3, #4]
   281cc:	mov	r1, #2
   281d0:	ldr	r3, [r3, #4]
   281d4:	ldrb	r2, [r3, #21]
   281d8:	cmp	r2, r8
   281dc:	bne	28360 <ftello64@plt+0x1460c>
   281e0:	ldrb	r2, [r5, #80]	; 0x50
   281e4:	tst	r2, #2
   281e8:	beq	281f8 <ftello64@plt+0x144a4>
   281ec:	ldrb	r3, [r3, #23]
   281f0:	cmp	r3, r9
   281f4:	bne	28360 <ftello64@plt+0x1460c>
   281f8:	bl	2459c <ftello64@plt+0x10848>
   281fc:	subs	r3, r0, #0
   28200:	bne	281c4 <ftello64@plt+0x14470>
   28204:	mov	r6, #1
   28208:	ldrb	r3, [sl, #21]
   2820c:	cmp	r3, #1
   28210:	bhi	28378 <ftello64@plt+0x14624>
   28214:	ldrb	r3, [r5, #80]	; 0x50
   28218:	ands	r8, r3, #2
   2821c:	beq	283c4 <ftello64@plt+0x14670>
   28220:	ldr	r3, [r5, #48]	; 0x30
   28224:	cmp	r3, #0
   28228:	bne	28394 <ftello64@plt+0x14640>
   2822c:	ldr	r0, [r7, #4]
   28230:	cmp	r0, #0
   28234:	beq	28504 <ftello64@plt+0x147b0>
   28238:	cmp	r6, #0
   2823c:	beq	283b0 <ftello64@plt+0x1465c>
   28240:	mov	r1, r4
   28244:	mov	r0, r5
   28248:	bl	26de8 <ftello64@plt+0x13094>
   2824c:	mov	r0, r4
   28250:	mov	r1, #2
   28254:	bl	2459c <ftello64@plt+0x10848>
   28258:	subs	r4, r0, #0
   2825c:	bne	28240 <ftello64@plt+0x144ec>
   28260:	b	28140 <ftello64@plt+0x143ec>
   28264:	add	r7, r5, #16
   28268:	mov	r0, r7
   2826c:	bl	2bafc <ftello64@plt+0x17da8>
   28270:	mov	r2, r6
   28274:	mov	r1, r6
   28278:	mov	r0, r7
   2827c:	bl	1340c <gcry_md_open@plt>
   28280:	cmp	r0, #0
   28284:	moveq	r6, r4
   28288:	beq	282a4 <ftello64@plt+0x14550>
   2828c:	b	282f8 <ftello64@plt+0x145a4>
   28290:	ldr	r3, [r6, #4]
   28294:	ldr	r0, [r5, #16]
   28298:	ldr	r3, [r3, #4]
   2829c:	ldrb	r1, [r3, #23]
   282a0:	bl	13be0 <gcry_md_enable@plt>
   282a4:	mov	r0, r6
   282a8:	mov	r1, #2
   282ac:	bl	2459c <ftello64@plt+0x10848>
   282b0:	subs	r6, r0, #0
   282b4:	bne	28290 <ftello64@plt+0x1453c>
   282b8:	ldr	r3, [r5, #28]
   282bc:	ldr	r7, [r5, #16]
   282c0:	cmp	r3, #0
   282c4:	beq	284e0 <ftello64@plt+0x1478c>
   282c8:	ldr	r3, [r5, #48]	; 0x30
   282cc:	cmp	r3, #0
   282d0:	beq	28444 <ftello64@plt+0x146f0>
   282d4:	ldr	r2, [r5, #40]	; 0x28
   282d8:	cmn	r2, #1
   282dc:	beq	28444 <ftello64@plt+0x146f0>
   282e0:	mov	r0, r7
   282e4:	mov	r3, r6
   282e8:	mov	r1, r6
   282ec:	bl	3b0c4 <ftello64@plt+0x27370>
   282f0:	cmp	r0, #0
   282f4:	beq	28188 <ftello64@plt+0x14434>
   282f8:	bl	13b50 <gpg_strerror@plt>
   282fc:	mov	r1, r0
   28300:	ldr	r0, [pc, #712]	; 285d0 <ftello64@plt+0x1487c>
   28304:	bl	4eb24 <ftello64@plt+0x3add0>
   28308:	ldr	r0, [r5, #60]	; 0x3c
   2830c:	b	280a8 <ftello64@plt+0x14354>
   28310:	cmp	r3, #1
   28314:	mov	r3, #32
   28318:	str	r3, [r5, #68]	; 0x44
   2831c:	bne	2812c <ftello64@plt+0x143d8>
   28320:	ldrb	r3, [r5, #80]	; 0x50
   28324:	tst	r3, #2
   28328:	beq	28518 <ftello64@plt+0x147c4>
   2832c:	ldr	r3, [r5, #48]	; 0x30
   28330:	cmp	r3, #0
   28334:	beq	28340 <ftello64@plt+0x145ec>
   28338:	b	28394 <ftello64@plt+0x14640>
   2833c:	bl	26de8 <ftello64@plt+0x13094>
   28340:	mov	r0, r4
   28344:	mov	r1, #2
   28348:	bl	2459c <ftello64@plt+0x10848>
   2834c:	subs	r4, r0, #0
   28350:	mov	r1, r4
   28354:	mov	r0, r5
   28358:	bne	2833c <ftello64@plt+0x145e8>
   2835c:	b	28140 <ftello64@plt+0x143ec>
   28360:	mov	r2, #5
   28364:	ldr	r1, [pc, #616]	; 285d4 <ftello64@plt+0x14880>
   28368:	mov	r0, #0
   2836c:	bl	13484 <dcgettext@plt>
   28370:	bl	4eac0 <ftello64@plt+0x3ad6c>
   28374:	b	28208 <ftello64@plt+0x144b4>
   28378:	mov	r2, #5
   2837c:	ldr	r1, [pc, #596]	; 285d8 <ftello64@plt+0x14884>
   28380:	mov	r0, #0
   28384:	bl	13484 <dcgettext@plt>
   28388:	ldrb	r1, [sl, #21]
   2838c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   28390:	b	28238 <ftello64@plt+0x144e4>
   28394:	mov	r2, #5
   28398:	ldr	r1, [pc, #572]	; 285dc <ftello64@plt+0x14888>
   2839c:	mov	r0, #0
   283a0:	bl	13484 <dcgettext@plt>
   283a4:	bl	4eb24 <ftello64@plt+0x3add0>
   283a8:	ldr	r0, [r5, #60]	; 0x3c
   283ac:	b	280a8 <ftello64@plt+0x14354>
   283b0:	mov	r1, r4
   283b4:	mov	r0, r5
   283b8:	bl	26de8 <ftello64@plt+0x13094>
   283bc:	ldr	r0, [r5, #60]	; 0x3c
   283c0:	b	280a8 <ftello64@plt+0x14354>
   283c4:	add	r9, r5, #16
   283c8:	mov	r0, r9
   283cc:	bl	2bafc <ftello64@plt+0x17da8>
   283d0:	mov	r2, r8
   283d4:	mov	r0, r9
   283d8:	ldrb	r1, [sl, #23]
   283dc:	bl	1340c <gcry_md_open@plt>
   283e0:	cmp	r0, #0
   283e4:	bne	282f8 <ftello64@plt+0x145a4>
   283e8:	cmp	r6, #0
   283ec:	beq	28460 <ftello64@plt+0x1470c>
   283f0:	mov	r8, r4
   283f4:	mov	r0, r8
   283f8:	mov	r1, #2
   283fc:	bl	2459c <ftello64@plt+0x10848>
   28400:	subs	r8, r0, #0
   28404:	beq	28460 <ftello64@plt+0x1470c>
   28408:	ldr	r3, [r8, #4]
   2840c:	ldr	r3, [r3, #4]
   28410:	ldrb	r0, [r3, #23]
   28414:	bl	2cc98 <ftello64@plt+0x18f44>
   28418:	cmp	r0, #0
   2841c:	bne	283f4 <ftello64@plt+0x146a0>
   28420:	ldr	r3, [r8, #4]
   28424:	ldr	r9, [r5, #16]
   28428:	ldr	r3, [r3, #4]
   2842c:	ldrb	r0, [r3, #23]
   28430:	bl	2cc78 <ftello64@plt+0x18f24>
   28434:	mov	r1, r0
   28438:	mov	r0, r9
   2843c:	bl	13be0 <gcry_md_enable@plt>
   28440:	b	283f4 <ftello64@plt+0x146a0>
   28444:	mov	r1, #0
   28448:	str	r1, [sp]
   2844c:	mov	r0, r7
   28450:	ldr	r3, [r5, #36]	; 0x24
   28454:	ldr	r2, [r5, #44]	; 0x2c
   28458:	bl	3af4c <ftello64@plt+0x271f8>
   2845c:	b	282f0 <ftello64@plt+0x1459c>
   28460:	ldr	r3, [r7, #276]	; 0x114
   28464:	sub	r3, r3, #1
   28468:	cmp	r3, #1
   2846c:	bls	28480 <ftello64@plt+0x1472c>
   28470:	ldrh	r2, [sl, #22]
   28474:	ldr	r3, [pc, #356]	; 285e0 <ftello64@plt+0x1488c>
   28478:	cmp	r2, r3
   2847c:	beq	285a0 <ftello64@plt+0x1484c>
   28480:	ldr	r3, [r7, #8]
   28484:	ldr	r8, [r5, #16]
   28488:	tst	r3, #512	; 0x200
   2848c:	bne	28570 <ftello64@plt+0x1481c>
   28490:	ldr	r7, [r5, #20]
   28494:	ldr	r3, [r5, #28]
   28498:	cmp	r3, #0
   2849c:	beq	28544 <ftello64@plt+0x147f0>
   284a0:	ldrb	r3, [sl, #21]
   284a4:	ldr	r2, [r5, #48]	; 0x30
   284a8:	cmp	r2, #0
   284ac:	sub	r3, r3, #1
   284b0:	clz	r3, r3
   284b4:	lsr	r3, r3, #5
   284b8:	beq	28528 <ftello64@plt+0x147d4>
   284bc:	ldr	r2, [r5, #40]	; 0x28
   284c0:	cmn	r2, #1
   284c4:	beq	28528 <ftello64@plt+0x147d4>
   284c8:	mov	r1, r7
   284cc:	mov	r0, r8
   284d0:	bl	3b0c4 <ftello64@plt+0x27370>
   284d4:	cmp	r0, #0
   284d8:	beq	28238 <ftello64@plt+0x144e4>
   284dc:	b	282f8 <ftello64@plt+0x145a4>
   284e0:	ldr	r0, [r5, #64]	; 0x40
   284e4:	ldr	r8, [r5, #20]
   284e8:	bl	578e8 <ftello64@plt+0x43b94>
   284ec:	mov	r3, r6
   284f0:	mov	r1, r8
   284f4:	mov	r2, r0
   284f8:	mov	r0, r7
   284fc:	bl	3ad08 <ftello64@plt+0x26fb4>
   28500:	b	282f0 <ftello64@plt+0x1459c>
   28504:	mov	r2, #5
   28508:	ldr	r1, [pc, #212]	; 285e4 <ftello64@plt+0x14890>
   2850c:	bl	13484 <dcgettext@plt>
   28510:	bl	4eac0 <ftello64@plt+0x3ad6c>
   28514:	b	28238 <ftello64@plt+0x144e4>
   28518:	ldr	r0, [pc, #200]	; 285e8 <ftello64@plt+0x14894>
   2851c:	bl	4eb24 <ftello64@plt+0x3add0>
   28520:	ldr	r0, [r5, #60]	; 0x3c
   28524:	b	280a8 <ftello64@plt+0x14354>
   28528:	str	r3, [sp]
   2852c:	mov	r1, r7
   28530:	mov	r0, r8
   28534:	ldr	r3, [r5, #36]	; 0x24
   28538:	ldr	r2, [r5, #44]	; 0x2c
   2853c:	bl	3af4c <ftello64@plt+0x271f8>
   28540:	b	284d4 <ftello64@plt+0x14780>
   28544:	ldr	r0, [r5, #64]	; 0x40
   28548:	bl	578e8 <ftello64@plt+0x43b94>
   2854c:	ldrb	r3, [sl, #21]
   28550:	mov	r1, r7
   28554:	sub	r3, r3, #1
   28558:	clz	r3, r3
   2855c:	lsr	r3, r3, #5
   28560:	mov	r2, r0
   28564:	mov	r0, r8
   28568:	bl	3ad08 <ftello64@plt+0x26fb4>
   2856c:	b	284d4 <ftello64@plt+0x14780>
   28570:	mov	r0, r8
   28574:	ldr	r1, [pc, #112]	; 285ec <ftello64@plt+0x14898>
   28578:	bl	137c0 <gcry_md_debug@plt>
   2857c:	ldr	r7, [r5, #20]
   28580:	cmp	r7, #0
   28584:	ldreq	r8, [r5, #16]
   28588:	beq	28494 <ftello64@plt+0x14740>
   2858c:	mov	r0, r7
   28590:	ldr	r1, [pc, #88]	; 285f0 <ftello64@plt+0x1489c>
   28594:	bl	137c0 <gcry_md_debug@plt>
   28598:	ldr	r8, [r5, #16]
   2859c:	b	28490 <ftello64@plt+0x1473c>
   285a0:	ldrb	r3, [sl, #21]
   285a4:	cmp	r3, #1
   285a8:	bne	28480 <ftello64@plt+0x1472c>
   285ac:	mov	r2, #0
   285b0:	ldrb	r1, [sl, #23]
   285b4:	add	r0, r5, #20
   285b8:	bl	1340c <gcry_md_open@plt>
   285bc:	cmp	r0, #0
   285c0:	beq	28480 <ftello64@plt+0x1472c>
   285c4:	b	282f8 <ftello64@plt+0x145a4>
   285c8:	andeq	r8, r7, r0, asr r2
   285cc:			; <UNDEFINED> instruction: 0x0005f2bc
   285d0:	andeq	pc, r5, ip, asr #3
   285d4:	andeq	pc, r5, r8, lsr #4
   285d8:	andeq	pc, r5, r4, ror r2	; <UNPREDICTABLE>
   285dc:	andeq	pc, r5, r8, ror #3
   285e0:	andeq	r0, r0, r1, lsl r2
   285e4:	muleq	r5, ip, r2
   285e8:	andeq	pc, r5, r4, lsl #4
   285ec:	andeq	lr, r5, ip, asr #24
   285f0:	andeq	lr, r5, r4, asr ip
   285f4:	ldr	r3, [r1, #4]
   285f8:	push	{r4, r5, r6, lr}
   285fc:	mov	r4, r1
   28600:	ldr	r3, [r3]
   28604:	mov	r6, r0
   28608:	cmp	r3, #1
   2860c:	beq	28648 <ftello64@plt+0x148f4>
   28610:	ldr	r5, [r6, #60]	; 0x3c
   28614:	mov	r0, r4
   28618:	cmp	r5, #0
   2861c:	beq	28638 <ftello64@plt+0x148e4>
   28620:	bl	24460 <ftello64@plt+0x1070c>
   28624:	mov	r1, r0
   28628:	mov	r0, r5
   2862c:	bl	244f8 <ftello64@plt+0x107a4>
   28630:	mov	r0, #1
   28634:	pop	{r4, r5, r6, pc}
   28638:	bl	24460 <ftello64@plt+0x1070c>
   2863c:	str	r0, [r6, #60]	; 0x3c
   28640:	mov	r0, #1
   28644:	pop	{r4, r5, r6, pc}
   28648:	bl	28028 <ftello64@plt+0x142d4>
   2864c:	b	28610 <ftello64@plt+0x148bc>
   28650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28654:	sub	sp, sp, #44	; 0x2c
   28658:	ldr	sl, [pc, #1856]	; 28da0 <ftello64@plt+0x1504c>
   2865c:	subs	r6, r1, #0
   28660:	str	r0, [sp, #4]
   28664:	ldr	r3, [sl]
   28668:	mov	r7, r2
   2866c:	str	r3, [sp, #36]	; 0x24
   28670:	beq	28694 <ftello64@plt+0x14940>
   28674:	mov	r3, r6
   28678:	mov	r1, #0
   2867c:	ldr	r3, [r3, #4]
   28680:	add	r1, r1, #1
   28684:	cmp	r3, #0
   28688:	bne	2867c <ftello64@plt+0x14928>
   2868c:	cmp	r1, #32
   28690:	bgt	28cc8 <ftello64@plt+0x14f74>
   28694:	mov	r0, #8
   28698:	bl	131cc <gcry_xmalloc@plt>
   2869c:	ldr	r8, [pc, #1792]	; 28da4 <ftello64@plt+0x15050>
   286a0:	str	r7, [r6, #64]	; 0x40
   286a4:	str	r7, [sp, #12]
   286a8:	ldr	r9, [pc, #1784]	; 28da8 <ftello64@plt+0x15054>
   286ac:	ldr	r7, [pc, #1784]	; 28dac <ftello64@plt+0x15058>
   286b0:	mov	r5, #0
   286b4:	str	r5, [sp, #16]
   286b8:	str	r5, [sp, #20]
   286bc:	str	r5, [sp, #24]
   286c0:	str	r5, [sp, #28]
   286c4:	str	r5, [sp, #32]
   286c8:	mov	r4, r0
   286cc:	str	r5, [r0]
   286d0:	str	r5, [r0, #4]
   286d4:	mov	r3, r8
   286d8:	mov	r2, r7
   286dc:	mov	r1, r4
   286e0:	add	r0, sp, #12
   286e4:	bl	38688 <ftello64@plt+0x24934>
   286e8:	cmn	r0, #1
   286ec:	mov	fp, r0
   286f0:	beq	28cf4 <ftello64@plt+0x14fa0>
   286f4:	cmp	fp, #0
   286f8:	bne	28888 <ftello64@plt+0x14b34>
   286fc:	ldr	r2, [r9, #148]	; 0x94
   28700:	ldr	r3, [r4]
   28704:	cmp	r2, #0
   28708:	beq	28764 <ftello64@plt+0x14a10>
   2870c:	sub	r2, r3, #1
   28710:	cmp	r2, #17
   28714:	ldrls	pc, [pc, r2, lsl #2]
   28718:	b	28b18 <ftello64@plt+0x14dc4>
   2871c:	andeq	r8, r2, ip, ror #21
   28720:	andeq	r8, r2, r8, lsl fp
   28724:	andeq	r8, r2, ip, asr #21
   28728:	andeq	r8, r2, r8, lsl fp
   2872c:	andeq	r8, r2, r8, lsl fp
   28730:	andeq	r8, r2, r8, lsl fp
   28734:	andeq	r8, r2, r8, lsl fp
   28738:	andeq	r8, r2, r4, lsl #21
   2873c:	ldrdeq	r8, [r2], -ip
   28740:	andeq	r8, r2, r8, lsl fp
   28744:	andeq	r8, r2, r8, lsl fp
   28748:	andeq	r8, r2, r8, lsl fp
   2874c:	andeq	r8, r2, r8, lsl fp
   28750:	andeq	r8, r2, r8, lsl fp
   28754:	andeq	r8, r2, r8, lsl fp
   28758:	andeq	r8, r2, r8, lsl fp
   2875c:	andeq	r8, r2, r8, lsl fp
   28760:	ldrdeq	r8, [r2], -ip
   28764:	ldr	r2, [r6, #28]
   28768:	cmp	r2, #0
   2876c:	bne	28978 <ftello64@plt+0x14c24>
   28770:	ldr	r2, [r6, #32]
   28774:	cmp	r2, #0
   28778:	sub	r2, r3, #1
   2877c:	beq	28b38 <ftello64@plt+0x14de4>
   28780:	cmp	r2, #62	; 0x3e
   28784:	ldrls	pc, [pc, r2, lsl #2]
   28788:	b	28b18 <ftello64@plt+0x14dc4>
   2878c:	andeq	r8, r2, ip, ror #21
   28790:	muleq	r2, r4, ip
   28794:	andeq	r8, r2, ip, asr #21
   28798:	andeq	r8, r2, r4, lsl #25
   2879c:	andeq	r8, r2, r4, lsr #25
   287a0:	andeq	r8, r2, r4, lsr #25
   287a4:	andeq	r8, r2, r8, lsl fp
   287a8:	andeq	r8, r2, r4, lsl #21
   287ac:	ldrdeq	r8, [r2], -ip
   287b0:	andeq	r8, r2, r8, lsl fp
   287b4:	andeq	r8, r2, r4, ror ip
   287b8:	andeq	r8, r2, r8, lsl fp
   287bc:	andeq	r8, r2, r4, lsr #25
   287c0:	andeq	r8, r2, r8, lsl fp
   287c4:	andeq	r8, r2, r8, lsl fp
   287c8:	andeq	r8, r2, r8, lsl fp
   287cc:	andeq	r8, r2, r8, lsl fp
   287d0:	ldrdeq	r8, [r2], -ip
   287d4:	andeq	r8, r2, r8, lsl fp
   287d8:	andeq	r8, r2, r8, lsl fp
   287dc:	andeq	r8, r2, r8, lsl fp
   287e0:	andeq	r8, r2, r8, lsl fp
   287e4:	andeq	r8, r2, r8, lsl fp
   287e8:	andeq	r8, r2, r8, lsl fp
   287ec:	andeq	r8, r2, r8, lsl fp
   287f0:	andeq	r8, r2, r8, lsl fp
   287f4:	andeq	r8, r2, r8, lsl fp
   287f8:	andeq	r8, r2, r8, lsl fp
   287fc:	andeq	r8, r2, r8, lsl fp
   28800:	andeq	r8, r2, r8, lsl fp
   28804:	andeq	r8, r2, r8, lsl fp
   28808:	andeq	r8, r2, r8, lsl fp
   2880c:	andeq	r8, r2, r8, lsl fp
   28810:	andeq	r8, r2, r8, lsl fp
   28814:	andeq	r8, r2, r8, lsl fp
   28818:	andeq	r8, r2, r8, lsl fp
   2881c:	andeq	r8, r2, r8, lsl fp
   28820:	andeq	r8, r2, r8, lsl fp
   28824:	andeq	r8, r2, r8, lsl fp
   28828:	andeq	r8, r2, r8, lsl fp
   2882c:	andeq	r8, r2, r8, lsl fp
   28830:	andeq	r8, r2, r8, lsl fp
   28834:	andeq	r8, r2, r8, lsl fp
   28838:	andeq	r8, r2, r8, lsl fp
   2883c:	andeq	r8, r2, r8, lsl fp
   28840:	andeq	r8, r2, r8, lsl fp
   28844:	andeq	r8, r2, r8, lsl fp
   28848:	andeq	r8, r2, r8, lsl fp
   2884c:	andeq	r8, r2, r8, lsl fp
   28850:	andeq	r8, r2, r8, lsl fp
   28854:	andeq	r8, r2, r8, lsl fp
   28858:	andeq	r8, r2, r8, lsl fp
   2885c:	andeq	r8, r2, r8, lsl fp
   28860:	andeq	r8, r2, r8, lsl fp
   28864:	andeq	r8, r2, r8, lsl fp
   28868:	andeq	r8, r2, r8, lsl fp
   2886c:	andeq	r8, r2, r8, lsl fp
   28870:	andeq	r8, r2, r8, lsl fp
   28874:	andeq	r8, r2, r8, lsl fp
   28878:	andeq	r8, r2, r8, lsl fp
   2887c:	andeq	r8, r2, r8, lsl fp
   28880:	andeq	r8, r2, r8, lsl fp
   28884:	andeq	r8, r2, r0, lsl r9
   28888:	add	r1, sp, #12
   2888c:	mov	r0, r4
   28890:	bl	182a0 <ftello64@plt+0x454c>
   28894:	uxth	r3, fp
   28898:	cmp	r3, #14
   2889c:	bne	28970 <ftello64@plt+0x14c1c>
   288a0:	ldr	r0, [r9, #148]	; 0x94
   288a4:	cmp	r0, #0
   288a8:	bne	28970 <ftello64@plt+0x14c1c>
   288ac:	cmp	fp, #14
   288b0:	mov	r5, r0
   288b4:	beq	28ce4 <ftello64@plt+0x14f90>
   288b8:	mov	r5, #0
   288bc:	mov	r0, r6
   288c0:	bl	28028 <ftello64@plt+0x142d4>
   288c4:	ldr	r0, [r6, #52]	; 0x34
   288c8:	bl	13448 <gcry_free@plt>
   288cc:	add	r1, sp, #12
   288d0:	mov	r0, r4
   288d4:	bl	182a0 <ftello64@plt+0x454c>
   288d8:	ldr	r3, [sp, #24]
   288dc:	cmp	r3, #0
   288e0:	bne	28cb8 <ftello64@plt+0x14f64>
   288e4:	mov	r0, r4
   288e8:	bl	13448 <gcry_free@plt>
   288ec:	add	r0, r6, #16
   288f0:	bl	2bafc <ftello64@plt+0x17da8>
   288f4:	ldr	r2, [sp, #36]	; 0x24
   288f8:	ldr	r3, [sl]
   288fc:	mov	r0, r5
   28900:	cmp	r2, r3
   28904:	bne	28d9c <ftello64@plt+0x15048>
   28908:	add	sp, sp, #44	; 0x2c
   2890c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28910:	mov	r1, r4
   28914:	mov	r0, r6
   28918:	bl	285f4 <ftello64@plt+0x148a0>
   2891c:	ldr	r3, [r4]
   28920:	cmp	r3, #2
   28924:	cmpne	r3, #19
   28928:	beq	28948 <ftello64@plt+0x14bf4>
   2892c:	ldrb	r2, [r6, #80]	; 0x50
   28930:	sub	r3, r3, #11
   28934:	clz	r3, r3
   28938:	lsr	r3, r3, #5
   2893c:	bic	r2, r2, #2
   28940:	orr	r3, r2, r3, lsl #1
   28944:	strb	r3, [r6, #80]	; 0x50
   28948:	cmn	r0, #1
   2894c:	beq	28970 <ftello64@plt+0x14c1c>
   28950:	cmp	r0, #0
   28954:	beq	28b24 <ftello64@plt+0x14dd0>
   28958:	mov	r0, #8
   2895c:	bl	131cc <gcry_xmalloc@plt>
   28960:	mov	r3, #0
   28964:	mov	r4, r0
   28968:	str	r3, [r0]
   2896c:	str	r3, [r0, #4]
   28970:	mov	r5, #1
   28974:	b	286d4 <ftello64@plt+0x14980>
   28978:	sub	r2, r3, #1
   2897c:	cmp	r2, #62	; 0x3e
   28980:	ldrls	pc, [pc, r2, lsl #2]
   28984:	b	28b18 <ftello64@plt+0x14dc4>
   28988:	andeq	r8, r2, r4, lsr #25
   2898c:	muleq	r2, r4, ip
   28990:	andeq	r8, r2, r4, lsr #25
   28994:	andeq	r8, r2, r4, lsl #25
   28998:	andeq	r8, r2, r4, lsr #25
   2899c:	andeq	r8, r2, r4, lsr #25
   289a0:	andeq	r8, r2, r8, lsl fp
   289a4:	andeq	r8, r2, r4, lsl #21
   289a8:	andeq	r8, r2, r4, lsr #25
   289ac:	andeq	r8, r2, r8, lsl fp
   289b0:	andeq	r8, r2, r4, ror ip
   289b4:	andeq	r8, r2, r8, lsl fp
   289b8:	andeq	r8, r2, r4, lsr #25
   289bc:	andeq	r8, r2, r8, lsl fp
   289c0:	andeq	r8, r2, r8, lsl fp
   289c4:	andeq	r8, r2, r8, lsl fp
   289c8:	andeq	r8, r2, r8, lsl fp
   289cc:	andeq	r8, r2, r4, lsr #25
   289d0:	andeq	r8, r2, r8, lsl fp
   289d4:	andeq	r8, r2, r8, lsl fp
   289d8:	andeq	r8, r2, r8, lsl fp
   289dc:	andeq	r8, r2, r8, lsl fp
   289e0:	andeq	r8, r2, r8, lsl fp
   289e4:	andeq	r8, r2, r8, lsl fp
   289e8:	andeq	r8, r2, r8, lsl fp
   289ec:	andeq	r8, r2, r8, lsl fp
   289f0:	andeq	r8, r2, r8, lsl fp
   289f4:	andeq	r8, r2, r8, lsl fp
   289f8:	andeq	r8, r2, r8, lsl fp
   289fc:	andeq	r8, r2, r8, lsl fp
   28a00:	andeq	r8, r2, r8, lsl fp
   28a04:	andeq	r8, r2, r8, lsl fp
   28a08:	andeq	r8, r2, r8, lsl fp
   28a0c:	andeq	r8, r2, r8, lsl fp
   28a10:	andeq	r8, r2, r8, lsl fp
   28a14:	andeq	r8, r2, r8, lsl fp
   28a18:	andeq	r8, r2, r8, lsl fp
   28a1c:	andeq	r8, r2, r8, lsl fp
   28a20:	andeq	r8, r2, r8, lsl fp
   28a24:	andeq	r8, r2, r8, lsl fp
   28a28:	andeq	r8, r2, r8, lsl fp
   28a2c:	andeq	r8, r2, r8, lsl fp
   28a30:	andeq	r8, r2, r8, lsl fp
   28a34:	andeq	r8, r2, r8, lsl fp
   28a38:	andeq	r8, r2, r8, lsl fp
   28a3c:	andeq	r8, r2, r8, lsl fp
   28a40:	andeq	r8, r2, r8, lsl fp
   28a44:	andeq	r8, r2, r8, lsl fp
   28a48:	andeq	r8, r2, r8, lsl fp
   28a4c:	andeq	r8, r2, r8, lsl fp
   28a50:	andeq	r8, r2, r8, lsl fp
   28a54:	andeq	r8, r2, r8, lsl fp
   28a58:	andeq	r8, r2, r8, lsl fp
   28a5c:	andeq	r8, r2, r8, lsl fp
   28a60:	andeq	r8, r2, r8, lsl fp
   28a64:	andeq	r8, r2, r8, lsl fp
   28a68:	andeq	r8, r2, r8, lsl fp
   28a6c:	andeq	r8, r2, r8, lsl fp
   28a70:	andeq	r8, r2, r8, lsl fp
   28a74:	andeq	r8, r2, r8, lsl fp
   28a78:	andeq	r8, r2, r8, lsl fp
   28a7c:	andeq	r8, r2, r8, lsl fp
   28a80:	andeq	r8, r2, r0, lsl r9
   28a84:	mov	r1, r4
   28a88:	mov	r0, r6
   28a8c:	bl	25c60 <ftello64@plt+0x11f0c>
   28a90:	cmp	r0, #0
   28a94:	bne	28c6c <ftello64@plt+0x14f18>
   28a98:	ldr	r3, [r4]
   28a9c:	cmp	r3, #19
   28aa0:	cmpne	r3, #2
   28aa4:	beq	28970 <ftello64@plt+0x14c1c>
   28aa8:	ldrb	r2, [r6, #80]	; 0x50
   28aac:	sub	r3, r3, #11
   28ab0:	clz	r3, r3
   28ab4:	lsr	r3, r3, #5
   28ab8:	bic	r2, r2, #2
   28abc:	orr	r3, r2, r3, lsl #1
   28ac0:	strb	r3, [r6, #80]	; 0x50
   28ac4:	mov	r5, #1
   28ac8:	b	286d4 <ftello64@plt+0x14980>
   28acc:	mov	r1, r4
   28ad0:	mov	r0, r6
   28ad4:	bl	24c60 <ftello64@plt+0x10f0c>
   28ad8:	b	28a98 <ftello64@plt+0x14d44>
   28adc:	mov	r1, r4
   28ae0:	mov	r0, r6
   28ae4:	bl	251b8 <ftello64@plt+0x11464>
   28ae8:	b	28a98 <ftello64@plt+0x14d44>
   28aec:	mov	r2, r4
   28af0:	mov	r1, r6
   28af4:	ldr	r0, [sp, #4]
   28af8:	bl	24a08 <ftello64@plt+0x10cb4>
   28afc:	b	28a98 <ftello64@plt+0x14d44>
   28b00:	ldr	r5, [r6, #60]	; 0x3c
   28b04:	cmp	r5, #0
   28b08:	bne	28d1c <ftello64@plt+0x14fc8>
   28b0c:	ldr	r0, [pc, #668]	; 28db0 <ftello64@plt+0x1505c>
   28b10:	bl	4eb24 <ftello64@plt+0x3add0>
   28b14:	ldr	r3, [r4]
   28b18:	cmp	r3, #19
   28b1c:	cmpne	r3, #2
   28b20:	bne	28c40 <ftello64@plt+0x14eec>
   28b24:	add	r1, sp, #12
   28b28:	mov	r0, r4
   28b2c:	bl	182a0 <ftello64@plt+0x454c>
   28b30:	mov	r5, #1
   28b34:	b	286d4 <ftello64@plt+0x14980>
   28b38:	cmp	r2, #62	; 0x3e
   28b3c:	ldrls	pc, [pc, r2, lsl #2]
   28b40:	b	28b18 <ftello64@plt+0x14dc4>
   28b44:	andeq	r8, r2, ip, ror #21
   28b48:	muleq	r2, r4, ip
   28b4c:	andeq	r8, r2, ip, asr #21
   28b50:	andeq	r8, r2, r4, lsl #25
   28b54:	andeq	r8, r2, r0, ror #26
   28b58:	andeq	r8, r2, r0, ror #26
   28b5c:	andeq	r8, r2, r0, lsl #22
   28b60:	andeq	r8, r2, r4, lsl #21
   28b64:	ldrdeq	r8, [r2], -ip
   28b68:	andeq	r8, r2, r8, lsl fp
   28b6c:	andeq	r8, r2, r4, ror ip
   28b70:	andeq	r8, r2, r8, ror sp
   28b74:	andeq	r8, r2, r0, lsl sp
   28b78:	andeq	r8, r2, r0, lsl #22
   28b7c:	andeq	r8, r2, r8, lsl fp
   28b80:	andeq	r8, r2, r8, lsl fp
   28b84:	andeq	r8, r2, r8, lsl fp
   28b88:	ldrdeq	r8, [r2], -ip
   28b8c:	andeq	r8, r2, r8, lsl fp
   28b90:	andeq	r8, r2, r8, lsl fp
   28b94:	andeq	r8, r2, r8, lsl fp
   28b98:	andeq	r8, r2, r8, lsl fp
   28b9c:	andeq	r8, r2, r8, lsl fp
   28ba0:	andeq	r8, r2, r8, lsl fp
   28ba4:	andeq	r8, r2, r8, lsl fp
   28ba8:	andeq	r8, r2, r8, lsl fp
   28bac:	andeq	r8, r2, r8, lsl fp
   28bb0:	andeq	r8, r2, r8, lsl fp
   28bb4:	andeq	r8, r2, r8, lsl fp
   28bb8:	andeq	r8, r2, r8, lsl fp
   28bbc:	andeq	r8, r2, r8, lsl fp
   28bc0:	andeq	r8, r2, r8, lsl fp
   28bc4:	andeq	r8, r2, r8, lsl fp
   28bc8:	andeq	r8, r2, r8, lsl fp
   28bcc:	andeq	r8, r2, r8, lsl fp
   28bd0:	andeq	r8, r2, r8, lsl fp
   28bd4:	andeq	r8, r2, r8, lsl fp
   28bd8:	andeq	r8, r2, r8, lsl fp
   28bdc:	andeq	r8, r2, r8, lsl fp
   28be0:	andeq	r8, r2, r8, lsl fp
   28be4:	andeq	r8, r2, r8, lsl fp
   28be8:	andeq	r8, r2, r8, lsl fp
   28bec:	andeq	r8, r2, r8, lsl fp
   28bf0:	andeq	r8, r2, r8, lsl fp
   28bf4:	andeq	r8, r2, r8, lsl fp
   28bf8:	andeq	r8, r2, r8, lsl fp
   28bfc:	andeq	r8, r2, r8, lsl fp
   28c00:	andeq	r8, r2, r8, lsl fp
   28c04:	andeq	r8, r2, r8, lsl fp
   28c08:	andeq	r8, r2, r8, lsl fp
   28c0c:	andeq	r8, r2, r8, lsl fp
   28c10:	andeq	r8, r2, r8, lsl fp
   28c14:	andeq	r8, r2, r8, lsl fp
   28c18:	andeq	r8, r2, r8, lsl fp
   28c1c:	andeq	r8, r2, r8, lsl fp
   28c20:	andeq	r8, r2, r8, lsl fp
   28c24:	andeq	r8, r2, r8, lsl fp
   28c28:	andeq	r8, r2, r8, lsl fp
   28c2c:	andeq	r8, r2, r8, lsl fp
   28c30:	andeq	r8, r2, r8, lsl fp
   28c34:	andeq	r8, r2, r8, lsl fp
   28c38:	andeq	r8, r2, r8, lsl fp
   28c3c:	andeq	r8, r2, r0, lsl r9
   28c40:	ldrb	r2, [r6, #80]	; 0x50
   28c44:	sub	r3, r3, #11
   28c48:	clz	r3, r3
   28c4c:	lsr	r3, r3, #5
   28c50:	bic	r2, r2, #2
   28c54:	orr	r3, r2, r3, lsl #1
   28c58:	strb	r3, [r6, #80]	; 0x50
   28c5c:	add	r1, sp, #12
   28c60:	mov	r0, r4
   28c64:	bl	182a0 <ftello64@plt+0x454c>
   28c68:	b	28b30 <ftello64@plt+0x14ddc>
   28c6c:	mov	r5, r0
   28c70:	b	288bc <ftello64@plt+0x14b68>
   28c74:	mov	r1, r4
   28c78:	mov	r0, r6
   28c7c:	bl	25890 <ftello64@plt+0x11b3c>
   28c80:	b	28a98 <ftello64@plt+0x14d44>
   28c84:	mov	r1, r4
   28c88:	add	r0, r6, #60	; 0x3c
   28c8c:	bl	2695c <ftello64@plt+0x12c08>
   28c90:	b	2891c <ftello64@plt+0x14bc8>
   28c94:	mov	r1, r4
   28c98:	mov	r0, r6
   28c9c:	bl	269a0 <ftello64@plt+0x12c4c>
   28ca0:	b	2891c <ftello64@plt+0x14bc8>
   28ca4:	ldr	r1, [pc, #264]	; 28db4 <ftello64@plt+0x15060>
   28ca8:	mov	r0, #59	; 0x3b
   28cac:	bl	390b8 <ftello64@plt+0x25364>
   28cb0:	mov	r5, #38	; 0x26
   28cb4:	b	288bc <ftello64@plt+0x14b68>
   28cb8:	add	r1, sp, #12
   28cbc:	mov	r0, #0
   28cc0:	bl	182a0 <ftello64@plt+0x454c>
   28cc4:	b	288e4 <ftello64@plt+0x14b90>
   28cc8:	ldr	r0, [pc, #232]	; 28db8 <ftello64@plt+0x15064>
   28ccc:	bl	4eb24 <ftello64@plt+0x3add0>
   28cd0:	ldr	r1, [pc, #228]	; 28dbc <ftello64@plt+0x15068>
   28cd4:	mov	r0, #59	; 0x3b
   28cd8:	bl	390b8 <ftello64@plt+0x25364>
   28cdc:	mov	r5, #89	; 0x59
   28ce0:	b	288f4 <ftello64@plt+0x14ba0>
   28ce4:	ldr	r1, [pc, #212]	; 28dc0 <ftello64@plt+0x1506c>
   28ce8:	mov	r0, #16
   28cec:	bl	390b8 <ftello64@plt+0x25364>
   28cf0:	b	288bc <ftello64@plt+0x14b68>
   28cf4:	cmp	r5, #0
   28cf8:	bne	288b8 <ftello64@plt+0x14b64>
   28cfc:	ldr	r1, [pc, #192]	; 28dc4 <ftello64@plt+0x15070>
   28d00:	mov	r0, #16
   28d04:	bl	390b8 <ftello64@plt+0x25364>
   28d08:	mov	r5, fp
   28d0c:	b	288bc <ftello64@plt+0x14b68>
   28d10:	ldr	r5, [r6, #60]	; 0x3c
   28d14:	cmp	r5, #0
   28d18:	beq	28d90 <ftello64@plt+0x1503c>
   28d1c:	mov	r0, r4
   28d20:	bl	24460 <ftello64@plt+0x1070c>
   28d24:	mov	r1, r0
   28d28:	mov	r0, r5
   28d2c:	bl	244f8 <ftello64@plt+0x107a4>
   28d30:	ldr	r3, [r4]
   28d34:	cmp	r3, #2
   28d38:	cmpne	r3, #19
   28d3c:	beq	28958 <ftello64@plt+0x14c04>
   28d40:	ldrb	r2, [r6, #80]	; 0x50
   28d44:	sub	r3, r3, #11
   28d48:	clz	r3, r3
   28d4c:	lsr	r3, r3, #5
   28d50:	bic	r2, r2, #2
   28d54:	orr	r3, r2, r3, lsl #1
   28d58:	strb	r3, [r6, #80]	; 0x50
   28d5c:	b	28958 <ftello64@plt+0x14c04>
   28d60:	mov	r0, r6
   28d64:	bl	28028 <ftello64@plt+0x142d4>
   28d68:	mov	r0, r4
   28d6c:	bl	24460 <ftello64@plt+0x1070c>
   28d70:	str	r0, [r6, #60]	; 0x3c
   28d74:	b	28d30 <ftello64@plt+0x14fdc>
   28d78:	ldr	r5, [r6, #60]	; 0x3c
   28d7c:	cmp	r5, #0
   28d80:	bne	28d1c <ftello64@plt+0x14fc8>
   28d84:	ldr	r0, [pc, #60]	; 28dc8 <ftello64@plt+0x15074>
   28d88:	bl	4eb24 <ftello64@plt+0x3add0>
   28d8c:	b	28b14 <ftello64@plt+0x14dc0>
   28d90:	ldr	r0, [pc, #52]	; 28dcc <ftello64@plt+0x15078>
   28d94:	bl	4eb24 <ftello64@plt+0x3add0>
   28d98:	b	28b14 <ftello64@plt+0x14dc0>
   28d9c:	bl	134b4 <__stack_chk_fail@plt>
   28da0:	andeq	r6, r7, r8, ror #19
   28da4:	andeq	r0, r0, r1, lsr #11
   28da8:	andeq	r8, r7, r0, asr r2
   28dac:	andeq	lr, r5, r0, lsl r8
   28db0:	andeq	pc, r5, r8, lsl r3	; <UNPREDICTABLE>
   28db4:	strdeq	lr, [r5], -r8
   28db8:	andeq	pc, r5, ip, ror #5
   28dbc:	andeq	lr, r5, r0, lsr #8
   28dc0:	andeq	r6, r6, r8, lsl r6
   28dc4:	muleq	r6, r4, r1
   28dc8:	andeq	pc, r5, r0, asr #6
   28dcc:	andeq	pc, r5, ip, lsr #6
   28dd0:	push	{r4, r5, r6, r7, r8, lr}
   28dd4:	mov	r5, r0
   28dd8:	mov	r6, r1
   28ddc:	mov	r0, #1
   28de0:	mov	r1, #84	; 0x54
   28de4:	mov	r7, r2
   28de8:	bl	13c10 <gcry_xcalloc@plt>
   28dec:	mov	r2, r7
   28df0:	mov	r4, r0
   28df4:	mov	r1, r4
   28df8:	mov	r0, r5
   28dfc:	stm	r4, {r5, r6}
   28e00:	bl	28650 <ftello64@plt+0x148fc>
   28e04:	mov	r5, r0
   28e08:	mov	r0, r4
   28e0c:	bl	13448 <gcry_free@plt>
   28e10:	mov	r0, r5
   28e14:	pop	{r4, r5, r6, r7, r8, pc}
   28e18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   28e1c:	mov	r6, r0
   28e20:	mov	r8, r1
   28e24:	mov	r0, #1
   28e28:	mov	r1, #84	; 0x54
   28e2c:	mov	r5, r3
   28e30:	mov	r9, r2
   28e34:	ldr	r7, [sp, #32]
   28e38:	bl	13c10 <gcry_xcalloc@plt>
   28e3c:	adds	lr, r5, #0
   28e40:	movne	lr, #1
   28e44:	mov	ip, #1
   28e48:	mvn	r3, #0
   28e4c:	mov	r2, r9
   28e50:	mov	r4, r0
   28e54:	mov	r1, r4
   28e58:	mov	r0, r6
   28e5c:	str	r5, [r4, #44]	; 0x2c
   28e60:	str	r8, [r4, #4]
   28e64:	str	r6, [r4]
   28e68:	str	lr, [r4, #48]	; 0x30
   28e6c:	str	r7, [r4, #36]	; 0x24
   28e70:	str	ip, [r4, #28]
   28e74:	str	r3, [r4, #40]	; 0x28
   28e78:	bl	28650 <ftello64@plt+0x148fc>
   28e7c:	subs	r5, r0, #0
   28e80:	bne	28ea4 <ftello64@plt+0x15150>
   28e84:	ldrb	r3, [r4, #80]	; 0x50
   28e88:	tst	r3, #1
   28e8c:	beq	28eb4 <ftello64@plt+0x15160>
   28e90:	ldr	r3, [r4, #4]
   28e94:	cmp	r3, #0
   28e98:	ldrbne	r2, [r3, #80]	; 0x50
   28e9c:	orrne	r2, r2, #1
   28ea0:	strbne	r2, [r3, #80]	; 0x50
   28ea4:	mov	r0, r4
   28ea8:	bl	13448 <gcry_free@plt>
   28eac:	mov	r0, r5
   28eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   28eb4:	ldr	r1, [pc, #32]	; 28edc <ftello64@plt+0x15188>
   28eb8:	mov	r0, #16
   28ebc:	bl	390b8 <ftello64@plt+0x25364>
   28ec0:	mov	r0, r5
   28ec4:	mov	r2, #5
   28ec8:	ldr	r1, [pc, #16]	; 28ee0 <ftello64@plt+0x1518c>
   28ecc:	bl	13484 <dcgettext@plt>
   28ed0:	bl	4eb24 <ftello64@plt+0x3add0>
   28ed4:	mov	r5, #58	; 0x3a
   28ed8:	b	28ea4 <ftello64@plt+0x15150>
   28edc:	muleq	r5, r8, fp
   28ee0:	andeq	pc, r5, r4, asr r3	; <UNPREDICTABLE>
   28ee4:	push	{r4, r5, r6, r7, r8, lr}
   28ee8:	mov	r5, r0
   28eec:	mov	r8, r1
   28ef0:	mov	r0, #1
   28ef4:	mov	r1, #84	; 0x54
   28ef8:	mov	r7, r2
   28efc:	mov	r6, r3
   28f00:	bl	13910 <gcry_calloc@plt>
   28f04:	subs	r4, r0, #0
   28f08:	beq	28f78 <ftello64@plt+0x15224>
   28f0c:	adds	r2, r6, #1
   28f10:	movne	r2, #1
   28f14:	mov	r1, #1
   28f18:	mov	r3, #0
   28f1c:	stm	r4, {r5, r8}
   28f20:	str	r2, [r4, #48]	; 0x30
   28f24:	mov	r0, r5
   28f28:	str	r1, [r4, #28]
   28f2c:	str	r6, [r4, #40]	; 0x28
   28f30:	mov	r2, r7
   28f34:	str	r3, [r4, #44]	; 0x2c
   28f38:	mov	r1, r4
   28f3c:	bl	28650 <ftello64@plt+0x148fc>
   28f40:	subs	r5, r0, #0
   28f44:	bne	28f68 <ftello64@plt+0x15214>
   28f48:	ldrb	r3, [r4, #80]	; 0x50
   28f4c:	tst	r3, #1
   28f50:	beq	28f90 <ftello64@plt+0x1523c>
   28f54:	ldr	r3, [r4, #4]
   28f58:	cmp	r3, #0
   28f5c:	ldrbne	r2, [r3, #80]	; 0x50
   28f60:	orrne	r2, r2, #1
   28f64:	strbne	r2, [r3, #80]	; 0x50
   28f68:	mov	r0, r4
   28f6c:	bl	13448 <gcry_free@plt>
   28f70:	mov	r0, r5
   28f74:	pop	{r4, r5, r6, r7, r8, pc}
   28f78:	bl	1385c <gpg_err_code_from_syserror@plt>
   28f7c:	subs	r5, r0, #0
   28f80:	uxthne	r5, r5
   28f84:	orrne	r5, r5, #33554432	; 0x2000000
   28f88:	mov	r0, r5
   28f8c:	pop	{r4, r5, r6, r7, r8, pc}
   28f90:	ldr	r1, [pc, #32]	; 28fb8 <ftello64@plt+0x15264>
   28f94:	mov	r0, #16
   28f98:	bl	390b8 <ftello64@plt+0x25364>
   28f9c:	mov	r0, r5
   28fa0:	mov	r2, #5
   28fa4:	ldr	r1, [pc, #16]	; 28fbc <ftello64@plt+0x15268>
   28fa8:	bl	13484 <dcgettext@plt>
   28fac:	bl	4eb24 <ftello64@plt+0x3add0>
   28fb0:	ldr	r5, [pc, #8]	; 28fc0 <ftello64@plt+0x1526c>
   28fb4:	b	28f68 <ftello64@plt+0x15214>
   28fb8:	muleq	r5, r8, fp
   28fbc:	andeq	pc, r5, r4, asr r3	; <UNPREDICTABLE>
   28fc0:	andeq	r0, r0, #58	; 0x3a
   28fc4:	ldr	r3, [r1, #48]	; 0x30
   28fc8:	mov	r2, r0
   28fcc:	cmp	r3, #0
   28fd0:	mov	ip, r1
   28fd4:	ldr	r0, [r1]
   28fd8:	beq	28fe8 <ftello64@plt+0x15294>
   28fdc:	ldr	r3, [r1, #40]	; 0x28
   28fe0:	cmn	r3, #1
   28fe4:	bne	2900c <ftello64@plt+0x152b8>
   28fe8:	push	{lr}		; (str lr, [sp, #-4]!)
   28fec:	sub	sp, sp, #12
   28ff0:	ldr	r3, [ip, #36]	; 0x24
   28ff4:	mov	r1, ip
   28ff8:	str	r3, [sp]
   28ffc:	ldr	r3, [ip, #44]	; 0x2c
   29000:	bl	28e18 <ftello64@plt+0x150c4>
   29004:	add	sp, sp, #12
   29008:	pop	{pc}		; (ldr pc, [sp], #4)
   2900c:	b	28ee4 <ftello64@plt+0x15190>
   29010:	push	{r4, r5, r6, r7, r8, lr}
   29014:	mov	r5, r0
   29018:	mov	r6, r1
   2901c:	mov	r0, #1
   29020:	mov	r1, #84	; 0x54
   29024:	mov	r7, r2
   29028:	bl	13c10 <gcry_xcalloc@plt>
   2902c:	mov	r3, #1
   29030:	mov	r2, r7
   29034:	mov	r4, r0
   29038:	mov	r1, r4
   2903c:	mov	r0, r5
   29040:	str	r5, [r4]
   29044:	str	r3, [r4, #32]
   29048:	str	r6, [r4, #4]
   2904c:	bl	28650 <ftello64@plt+0x148fc>
   29050:	mov	r5, r0
   29054:	mov	r0, r4
   29058:	bl	13448 <gcry_free@plt>
   2905c:	mov	r0, r5
   29060:	pop	{r4, r5, r6, r7, r8, pc}
   29064:	mov	r2, r0
   29068:	ldr	r0, [r1]
   2906c:	b	29010 <ftello64@plt+0x152bc>
   29070:	ldr	r2, [pc, #164]	; 2911c <ftello64@plt+0x153c8>
   29074:	mov	r1, #0
   29078:	mvn	ip, #7
   2907c:	mvn	r0, #3
   29080:	push	{r4, r5, lr}
   29084:	sub	ip, ip, r2
   29088:	mov	r5, r2
   2908c:	add	lr, r2, #512	; 0x200
   29090:	sub	r0, r0, r2
   29094:	ldr	r4, [pc, #132]	; 29120 <ftello64@plt+0x153cc>
   29098:	mov	r3, r1
   2909c:	str	r1, [r2], #4
   290a0:	b	290a8 <ftello64@plt+0x15354>
   290a4:	ldr	r3, [r2], #4
   290a8:	tst	r3, #8388608	; 0x800000
   290ac:	lsl	r3, r3, #1
   290b0:	eor	r1, r3, r4
   290b4:	strne	r1, [ip, r2, lsl #1]
   290b8:	streq	r3, [ip, r2, lsl #1]
   290bc:	strne	r3, [r0, r2, lsl #1]
   290c0:	streq	r1, [r0, r2, lsl #1]
   290c4:	cmp	r2, lr
   290c8:	bne	290a4 <ftello64@plt+0x15350>
   290cc:	ldr	r3, [pc, #80]	; 29124 <ftello64@plt+0x153d0>
   290d0:	mvn	r1, #0
   290d4:	add	r2, r3, #256	; 0x100
   290d8:	strb	r1, [r3, #1]!
   290dc:	cmp	r2, r3
   290e0:	bne	290d8 <ftello64@plt+0x15384>
   290e4:	ldr	r1, [pc, #60]	; 29128 <ftello64@plt+0x153d4>
   290e8:	ldrb	r3, [r1]
   290ec:	cmp	r3, #0
   290f0:	movne	r2, #0
   290f4:	beq	29110 <ftello64@plt+0x153bc>
   290f8:	add	r0, r5, r3
   290fc:	ldrb	r3, [r1, #1]!
   29100:	strb	r2, [r0, #1024]	; 0x400
   29104:	add	r2, r2, #1
   29108:	cmp	r3, #0
   2910c:	bne	290f8 <ftello64@plt+0x153a4>
   29110:	mov	r3, #1
   29114:	str	r3, [r5, #1280]	; 0x500
   29118:	pop	{r4, r5, pc}
   2911c:	andeq	r7, r7, r8, asr #16
   29120:	strdeq	r4, [r6], fp
   29124:	andeq	r7, r7, r7, asr #24
   29128:	andeq	r7, r7, r0, lsr #3
   2912c:	ldrb	r3, [r0]
   29130:	tst	r3, #128	; 0x80
   29134:	beq	29250 <ftello64@plt+0x154fc>
   29138:	tst	r3, #64	; 0x40
   2913c:	beq	29258 <ftello64@plt+0x15504>
   29140:	and	r3, r3, #63	; 0x3f
   29144:	sub	r3, r3, #1
   29148:	cmp	r3, #62	; 0x3e
   2914c:	ldrls	pc, [pc, r3, lsl #2]
   29150:	b	29250 <ftello64@plt+0x154fc>
   29154:	andeq	r9, r2, r4, asr #5
   29158:	andeq	r9, r2, r4, asr #5
   2915c:	andeq	r9, r2, r4, asr #5
   29160:	andeq	r9, r2, r4, asr #5
   29164:	andeq	r9, r2, r4, asr #5
   29168:	andeq	r9, r2, r4, asr #5
   2916c:	andeq	r9, r2, r4, asr #5
   29170:	andeq	r9, r2, r8, lsr #5
   29174:	andeq	r9, r2, r8, lsr #5
   29178:	andeq	r9, r2, r4, asr #5
   2917c:	andeq	r9, r2, r8, lsr #5
   29180:	andeq	r9, r2, r4, asr #5
   29184:	andeq	r9, r2, r4, asr #5
   29188:	andeq	r9, r2, r4, asr #5
   2918c:	andeq	r9, r2, r0, asr r2
   29190:	andeq	r9, r2, r8, lsr #5
   29194:	andeq	r9, r2, r4, asr #5
   29198:	andeq	r9, r2, r8, lsr #5
   2919c:	andeq	r9, r2, r4, asr #5
   291a0:	andeq	r9, r2, r0, asr r2
   291a4:	andeq	r9, r2, r0, asr r2
   291a8:	andeq	r9, r2, r0, asr r2
   291ac:	andeq	r9, r2, r0, asr r2
   291b0:	andeq	r9, r2, r0, asr r2
   291b4:	andeq	r9, r2, r0, asr r2
   291b8:	andeq	r9, r2, r0, asr r2
   291bc:	andeq	r9, r2, r0, asr r2
   291c0:	andeq	r9, r2, r0, asr r2
   291c4:	andeq	r9, r2, r0, asr r2
   291c8:	andeq	r9, r2, r0, asr r2
   291cc:	andeq	r9, r2, r0, asr r2
   291d0:	andeq	r9, r2, r0, asr r2
   291d4:	andeq	r9, r2, r0, asr r2
   291d8:	andeq	r9, r2, r0, asr r2
   291dc:	andeq	r9, r2, r0, asr r2
   291e0:	andeq	r9, r2, r0, asr r2
   291e4:	andeq	r9, r2, r0, asr r2
   291e8:	andeq	r9, r2, r0, asr r2
   291ec:	andeq	r9, r2, r0, asr r2
   291f0:	andeq	r9, r2, r0, asr r2
   291f4:	andeq	r9, r2, r0, asr r2
   291f8:	andeq	r9, r2, r0, asr r2
   291fc:	andeq	r9, r2, r0, asr r2
   29200:	andeq	r9, r2, r0, asr r2
   29204:	andeq	r9, r2, r0, asr r2
   29208:	andeq	r9, r2, r0, asr r2
   2920c:	andeq	r9, r2, r0, asr r2
   29210:	andeq	r9, r2, r0, asr r2
   29214:	andeq	r9, r2, r0, asr r2
   29218:	andeq	r9, r2, r0, asr r2
   2921c:	andeq	r9, r2, r0, asr r2
   29220:	andeq	r9, r2, r0, asr r2
   29224:	andeq	r9, r2, r0, asr r2
   29228:	andeq	r9, r2, r0, asr r2
   2922c:	andeq	r9, r2, r0, asr r2
   29230:	andeq	r9, r2, r0, asr r2
   29234:	andeq	r9, r2, r0, asr r2
   29238:	andeq	r9, r2, r0, asr r2
   2923c:	andeq	r9, r2, r0, asr r2
   29240:	andeq	r9, r2, r0, asr r2
   29244:	andeq	r9, r2, r8, lsr #5
   29248:	andeq	r9, r2, r0, asr r2
   2924c:	andeq	r9, r2, r8, lsr #5
   29250:	mov	r0, #1
   29254:	bx	lr
   29258:	asr	r2, r3, #2
   2925c:	and	r2, r2, #15
   29260:	sub	r2, r2, #1
   29264:	cmp	r2, #13
   29268:	ldrls	pc, [pc, r2, lsl #2]
   2926c:	b	29250 <ftello64@plt+0x154fc>
   29270:			; <UNDEFINED> instruction: 0x000292b0
   29274:			; <UNDEFINED> instruction: 0x000292b0
   29278:			; <UNDEFINED> instruction: 0x000292b0
   2927c:			; <UNDEFINED> instruction: 0x000292b0
   29280:			; <UNDEFINED> instruction: 0x000292b0
   29284:			; <UNDEFINED> instruction: 0x000292b0
   29288:			; <UNDEFINED> instruction: 0x000292b0
   2928c:	andeq	r9, r2, r8, lsr #5
   29290:	andeq	r9, r2, r8, lsr #5
   29294:			; <UNDEFINED> instruction: 0x000292b0
   29298:	andeq	r9, r2, r8, lsr #5
   2929c:			; <UNDEFINED> instruction: 0x000292b0
   292a0:			; <UNDEFINED> instruction: 0x000292b0
   292a4:			; <UNDEFINED> instruction: 0x000292b0
   292a8:	mov	r0, #0
   292ac:	bx	lr
   292b0:	and	r0, r3, #3
   292b4:	sub	r0, r0, #3
   292b8:	clz	r0, r0
   292bc:	lsr	r0, r0, #5
   292c0:	bx	lr
   292c4:	ldrb	r0, [r0, #1]
   292c8:	add	r0, r0, #32
   292cc:	uxtb	r0, r0
   292d0:	cmp	r0, #30
   292d4:	movhi	r0, #0
   292d8:	movls	r0, #1
   292dc:	bx	lr
   292e0:	cmp	r1, #14
   292e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   292e8:	bls	293e8 <ftello64@plt+0x15694>
   292ec:	mov	r2, #5
   292f0:	ldr	r1, [pc, #248]	; 293f0 <ftello64@plt+0x1569c>
   292f4:	mov	r5, r0
   292f8:	bl	13454 <memcmp@plt>
   292fc:	subs	r4, r0, #0
   29300:	bne	293e8 <ftello64@plt+0x15694>
   29304:	add	r5, r5, #5
   29308:	mov	r0, r5
   2930c:	ldr	r1, [pc, #220]	; 293f0 <ftello64@plt+0x1569c>
   29310:	bl	131e4 <strstr@plt>
   29314:	subs	r6, r0, #0
   29318:	beq	293e8 <ftello64@plt+0x15694>
   2931c:	ldr	r7, [pc, #208]	; 293f4 <ftello64@plt+0x156a0>
   29320:	add	r1, r6, #5
   29324:	ldrb	r3, [r6, #5]
   29328:	ldr	r2, [r7, #276]	; 0x114
   2932c:	cmp	r2, #2
   29330:	bne	2933c <ftello64@plt+0x155e8>
   29334:	b	293cc <ftello64@plt+0x15678>
   29338:	ldrb	r3, [r1, #1]!
   2933c:	cmp	r3, #13
   29340:	cmpne	r3, #32
   29344:	moveq	r2, #1
   29348:	movne	r2, #0
   2934c:	sub	r0, r3, #9
   29350:	cmp	r0, #1
   29354:	orrls	r2, r2, #1
   29358:	cmp	r2, #0
   2935c:	bne	29338 <ftello64@plt+0x155e4>
   29360:	cmp	r3, #0
   29364:	bne	293e8 <ftello64@plt+0x15694>
   29368:	ldrb	sl, [r6]
   2936c:	ldr	r9, [pc, #132]	; 293f8 <ftello64@plt+0x156a4>
   29370:	ldr	r8, [pc, #132]	; 293fc <ftello64@plt+0x156a8>
   29374:	strb	r3, [r6]
   29378:	b	2938c <ftello64@plt+0x15638>
   2937c:	ldr	r8, [r9, #4]!
   29380:	add	r4, r4, #1
   29384:	cmp	r8, #0
   29388:	beq	293e4 <ftello64@plt+0x15690>
   2938c:	mov	r1, r5
   29390:	mov	r0, r8
   29394:	bl	1328c <strcmp@plt>
   29398:	cmp	r0, #0
   2939c:	bne	2937c <ftello64@plt+0x15628>
   293a0:	strb	sl, [r6]
   293a4:	ldr	r3, [r7]
   293a8:	cmp	r3, #1
   293ac:	ble	293c4 <ftello64@plt+0x15670>
   293b0:	ldr	r1, [pc, #72]	; 29400 <ftello64@plt+0x156ac>
   293b4:	mov	r2, #5
   293b8:	bl	13484 <dcgettext@plt>
   293bc:	mov	r1, r8
   293c0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   293c4:	mov	r0, r4
   293c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   293cc:	cmp	r3, #13
   293d0:	addeq	r1, r6, #6
   293d4:	ldrbeq	r3, [r6, #6]
   293d8:	cmp	r3, #10
   293dc:	ldrbeq	r3, [r1, #1]
   293e0:	b	29360 <ftello64@plt+0x1560c>
   293e4:	strb	sl, [r6]
   293e8:	mvn	r4, #0
   293ec:	b	293c4 <ftello64@plt+0x15670>
   293f0:	ldrdeq	pc, [r5], -r0
   293f4:	andeq	r8, r7, r0, asr r2
   293f8:	andeq	pc, r5, r8, ror #6
   293fc:	ldrdeq	pc, [r5], -r0
   29400:	andeq	pc, r5, r4, ror #7
   29404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29408:	mov	r5, r1
   2940c:	mov	r7, r0
   29410:	sub	sp, sp, #12
   29414:	mov	r1, r2
   29418:	mov	r0, r5
   2941c:	mov	r6, r2
   29420:	bl	49594 <ftello64@plt+0x35840>
   29424:	subs	r4, r0, #0
   29428:	streq	r4, [r7, #68]	; 0x44
   2942c:	moveq	r0, r4
   29430:	beq	29550 <ftello64@plt+0x157fc>
   29434:	mov	r1, #58	; 0x3a
   29438:	mov	r0, r5
   2943c:	bl	13838 <strchr@plt>
   29440:	cmp	r0, #0
   29444:	beq	29560 <ftello64@plt+0x1580c>
   29448:	ldr	r2, [pc, #932]	; 297f4 <ftello64@plt+0x15aa0>
   2944c:	ldrb	r3, [r0, #1]
   29450:	ldr	r1, [r2, #276]	; 0x114
   29454:	cmp	r1, #2
   29458:	beq	29558 <ftello64@plt+0x15804>
   2945c:	cmp	r3, #32
   29460:	cmpne	r3, #10
   29464:	movne	r1, #1
   29468:	moveq	r1, #0
   2946c:	cmp	r3, #13
   29470:	moveq	r3, #0
   29474:	andne	r3, r1, #1
   29478:	cmp	r3, #0
   2947c:	bne	29560 <ftello64@plt+0x1580c>
   29480:	mov	r6, #0
   29484:	strb	r6, [r5, r4]
   29488:	ldr	r3, [r2]
   2948c:	cmp	r3, r6
   29490:	bne	29668 <ftello64@plt+0x15914>
   29494:	ldr	r6, [r7, #28]
   29498:	cmp	r6, #0
   2949c:	bne	295ac <ftello64@plt+0x15858>
   294a0:	mov	r2, #7
   294a4:	ldr	r1, [pc, #844]	; 297f8 <ftello64@plt+0x15aa4>
   294a8:	mov	r0, r5
   294ac:	bl	13cac <strncmp@plt>
   294b0:	cmp	r0, #0
   294b4:	beq	295a0 <ftello64@plt+0x1584c>
   294b8:	mov	r2, #7
   294bc:	ldr	r1, [pc, #824]	; 297fc <ftello64@plt+0x15aa8>
   294c0:	mov	r0, r5
   294c4:	bl	13cac <strncmp@plt>
   294c8:	cmp	r0, #0
   294cc:	beq	295a0 <ftello64@plt+0x1584c>
   294d0:	mov	r2, #9
   294d4:	ldr	r1, [pc, #804]	; 29800 <ftello64@plt+0x15aac>
   294d8:	mov	r0, r5
   294dc:	bl	13cac <strncmp@plt>
   294e0:	cmp	r0, #0
   294e4:	beq	295a0 <ftello64@plt+0x1584c>
   294e8:	mov	r2, #4
   294ec:	ldr	r1, [pc, #784]	; 29804 <ftello64@plt+0x15ab0>
   294f0:	mov	r0, r5
   294f4:	bl	13cac <strncmp@plt>
   294f8:	cmp	r0, #0
   294fc:	beq	295a0 <ftello64@plt+0x1584c>
   29500:	mov	r2, #7
   29504:	ldr	r1, [pc, #764]	; 29808 <ftello64@plt+0x15ab4>
   29508:	mov	r0, r5
   2950c:	bl	13cac <strncmp@plt>
   29510:	cmp	r0, #0
   29514:	beq	295a0 <ftello64@plt+0x1584c>
   29518:	mov	r2, #5
   2951c:	ldr	r1, [pc, #744]	; 2980c <ftello64@plt+0x15ab8>
   29520:	mov	r0, r6
   29524:	bl	13484 <dcgettext@plt>
   29528:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2952c:	bl	4e9bc <ftello64@plt+0x3ac68>
   29530:	mov	r3, r6
   29534:	mov	r2, r4
   29538:	mov	r1, r5
   2953c:	str	r6, [sp]
   29540:	bl	13958 <gpgrt_write_sanitized@plt>
   29544:	ldr	r0, [pc, #708]	; 29810 <ftello64@plt+0x15abc>
   29548:	bl	4ed38 <ftello64@plt+0x3afe4>
   2954c:	mov	r0, #1
   29550:	add	sp, sp, #12
   29554:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29558:	cmp	r3, #32
   2955c:	beq	29480 <ftello64@plt+0x1572c>
   29560:	mov	r2, #5
   29564:	ldr	r1, [pc, #680]	; 29814 <ftello64@plt+0x15ac0>
   29568:	mov	r0, #0
   2956c:	bl	13484 <dcgettext@plt>
   29570:	bl	4eb24 <ftello64@plt+0x3add0>
   29574:	bl	4e9bc <ftello64@plt+0x3ac68>
   29578:	mov	r3, #0
   2957c:	mov	r2, r6
   29580:	mov	r1, r5
   29584:	str	r3, [sp]
   29588:	bl	13958 <gpgrt_write_sanitized@plt>
   2958c:	ldr	r0, [pc, #636]	; 29810 <ftello64@plt+0x15abc>
   29590:	bl	4ed38 <ftello64@plt+0x3afe4>
   29594:	mvn	r0, #0
   29598:	add	sp, sp, #12
   2959c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   295a0:	mov	r0, #1
   295a4:	add	sp, sp, #12
   295a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   295ac:	mov	r0, r5
   295b0:	bl	13814 <strlen@plt>
   295b4:	cmp	r0, #5
   295b8:	mov	sl, r0
   295bc:	bls	296a0 <ftello64@plt+0x1594c>
   295c0:	cmp	r0, #60	; 0x3c
   295c4:	bhi	2963c <ftello64@plt+0x158e8>
   295c8:	mov	r2, #5
   295cc:	ldr	r1, [pc, #580]	; 29818 <ftello64@plt+0x15ac4>
   295d0:	mov	r0, r5
   295d4:	bl	13454 <memcmp@plt>
   295d8:	subs	r8, r0, #0
   295dc:	bne	2963c <ftello64@plt+0x158e8>
   295e0:	ldrb	r2, [r5, #5]
   295e4:	ldr	r9, [pc, #560]	; 2981c <ftello64@plt+0x15ac8>
   295e8:	add	fp, r5, #5
   295ec:	cmp	r2, #0
   295f0:	beq	29620 <ftello64@plt+0x158cc>
   295f4:	cmp	r2, #9
   295f8:	cmpne	r2, #32
   295fc:	moveq	r2, #1
   29600:	movne	r2, #0
   29604:	cmp	r2, #0
   29608:	add	r4, fp, #1
   2960c:	ldrb	r2, [fp, #1]
   29610:	beq	296bc <ftello64@plt+0x15968>
   29614:	cmp	r2, #0
   29618:	mov	fp, r4
   2961c:	bne	295f4 <ftello64@plt+0x158a0>
   29620:	cmp	r8, #0
   29624:	beq	2963c <ftello64@plt+0x158e8>
   29628:	ldr	r3, [r7, #36]	; 0x24
   2962c:	mov	r0, #1
   29630:	orr	r8, r3, r8
   29634:	str	r8, [r7, #36]	; 0x24
   29638:	b	29550 <ftello64@plt+0x157fc>
   2963c:	cmp	sl, #15
   29640:	bls	296a0 <ftello64@plt+0x1594c>
   29644:	mov	r0, r5
   29648:	mov	r2, #15
   2964c:	ldr	r1, [pc, #460]	; 29820 <ftello64@plt+0x15acc>
   29650:	bl	13454 <memcmp@plt>
   29654:	cmp	r0, #0
   29658:	bne	296a0 <ftello64@plt+0x1594c>
   2965c:	mov	r0, #1
   29660:	str	r0, [r7, #32]
   29664:	b	29550 <ftello64@plt+0x157fc>
   29668:	mov	r2, #5
   2966c:	ldr	r1, [pc, #432]	; 29824 <ftello64@plt+0x15ad0>
   29670:	mov	r0, r6
   29674:	bl	13484 <dcgettext@plt>
   29678:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2967c:	bl	4e9bc <ftello64@plt+0x3ac68>
   29680:	str	r6, [sp]
   29684:	mov	r3, r6
   29688:	mov	r2, r4
   2968c:	mov	r1, r5
   29690:	bl	13958 <gpgrt_write_sanitized@plt>
   29694:	ldr	r0, [pc, #372]	; 29810 <ftello64@plt+0x15abc>
   29698:	bl	4ed38 <ftello64@plt+0x3afe4>
   2969c:	b	29494 <ftello64@plt+0x15740>
   296a0:	mov	r2, #5
   296a4:	ldr	r1, [pc, #380]	; 29828 <ftello64@plt+0x15ad4>
   296a8:	mov	r0, #0
   296ac:	bl	13484 <dcgettext@plt>
   296b0:	bl	4eb24 <ftello64@plt+0x3add0>
   296b4:	mvn	r0, #0
   296b8:	b	29550 <ftello64@plt+0x157fc>
   296bc:	cmp	r2, #44	; 0x2c
   296c0:	cmpne	r2, #9
   296c4:	movne	r3, #1
   296c8:	moveq	r3, #0
   296cc:	tst	r2, #223	; 0xdf
   296d0:	moveq	r3, #0
   296d4:	cmp	r3, #0
   296d8:	beq	297ec <ftello64@plt+0x15a98>
   296dc:	ldrb	r2, [r4, #1]!
   296e0:	cmp	r2, #9
   296e4:	cmpne	r2, #44	; 0x2c
   296e8:	movne	r3, #1
   296ec:	moveq	r3, #0
   296f0:	tst	r2, #223	; 0xdf
   296f4:	moveq	r3, #0
   296f8:	cmp	r3, #0
   296fc:	bne	296dc <ftello64@plt+0x15988>
   29700:	sub	r6, r4, fp
   29704:	mov	r2, r6
   29708:	mov	r1, r9
   2970c:	mov	r0, fp
   29710:	bl	13cac <strncmp@plt>
   29714:	cmp	r0, #0
   29718:	orreq	r8, r8, #1
   2971c:	beq	297ac <ftello64@plt+0x15a58>
   29720:	mov	r2, r6
   29724:	ldr	r1, [pc, #256]	; 2982c <ftello64@plt+0x15ad8>
   29728:	mov	r0, fp
   2972c:	bl	13cac <strncmp@plt>
   29730:	cmp	r0, #0
   29734:	orreq	r8, r8, #2
   29738:	beq	297ac <ftello64@plt+0x15a58>
   2973c:	mov	r2, r6
   29740:	ldr	r1, [pc, #232]	; 29830 <ftello64@plt+0x15adc>
   29744:	mov	r0, fp
   29748:	bl	13cac <strncmp@plt>
   2974c:	cmp	r0, #0
   29750:	orreq	r8, r8, #8
   29754:	beq	297ac <ftello64@plt+0x15a58>
   29758:	mov	r2, r6
   2975c:	ldr	r1, [pc, #208]	; 29834 <ftello64@plt+0x15ae0>
   29760:	mov	r0, fp
   29764:	bl	13cac <strncmp@plt>
   29768:	cmp	r0, #0
   2976c:	orreq	r8, r8, #16
   29770:	beq	297ac <ftello64@plt+0x15a58>
   29774:	mov	r2, r6
   29778:	ldr	r1, [pc, #184]	; 29838 <ftello64@plt+0x15ae4>
   2977c:	mov	r0, fp
   29780:	bl	13cac <strncmp@plt>
   29784:	cmp	r0, #0
   29788:	orreq	r8, r8, #32
   2978c:	beq	297ac <ftello64@plt+0x15a58>
   29790:	mov	r2, r6
   29794:	mov	r0, fp
   29798:	ldr	r1, [pc, #156]	; 2983c <ftello64@plt+0x15ae8>
   2979c:	bl	13cac <strncmp@plt>
   297a0:	cmp	r0, #0
   297a4:	bne	2963c <ftello64@plt+0x158e8>
   297a8:	orr	r8, r8, #64	; 0x40
   297ac:	ldrb	r3, [r4]
   297b0:	cmp	r3, #0
   297b4:	bne	297c8 <ftello64@plt+0x15a74>
   297b8:	b	29620 <ftello64@plt+0x158cc>
   297bc:	ldrb	r3, [r4, #1]!
   297c0:	cmp	r3, #0
   297c4:	beq	29620 <ftello64@plt+0x158cc>
   297c8:	cmp	r3, #9
   297cc:	cmpne	r3, #32
   297d0:	beq	297bc <ftello64@plt+0x15a68>
   297d4:	cmp	r3, #0
   297d8:	cmpne	r3, #44	; 0x2c
   297dc:	bne	2963c <ftello64@plt+0x158e8>
   297e0:	add	fp, r4, #1
   297e4:	ldrb	r2, [r4, #1]
   297e8:	b	295ec <ftello64@plt+0x15898>
   297ec:	mov	r6, #1
   297f0:	b	29704 <ftello64@plt+0x159b0>
   297f4:	andeq	r8, r7, r0, asr r2
   297f8:	andeq	pc, r5, r0, ror r4	; <UNPREDICTABLE>
   297fc:	andeq	pc, r5, r8, ror r4	; <UNPREDICTABLE>
   29800:	andeq	pc, r5, r0, lsl #9
   29804:	andeq	pc, r5, ip, lsl #9
   29808:	muleq	r5, r4, r4
   2980c:	muleq	r5, ip, r4
   29810:	andeq	r5, r6, r8, asr #18
   29814:	strdeq	pc, [r5], -r0
   29818:	andeq	pc, r5, r8, lsl #8
   2981c:	andeq	pc, r5, r0, lsl r4	; <UNPREDICTABLE>
   29820:	andeq	pc, r5, r4, asr #8
   29824:	strdeq	pc, [r5], -r8
   29828:	andeq	pc, r5, r4, asr r4	; <UNPREDICTABLE>
   2982c:	andeq	pc, r5, ip, lsl r4	; <UNPREDICTABLE>
   29830:	andeq	pc, r5, r4, lsr #8
   29834:	andeq	pc, r5, ip, lsr #8
   29838:	andeq	pc, r5, r4, lsr r4	; <UNPREDICTABLE>
   2983c:	andeq	pc, r5, ip, lsr r4	; <UNPREDICTABLE>
   29840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29844:	mov	r4, r0
   29848:	sub	sp, sp, #52	; 0x34
   2984c:	ldr	r0, [pc, #1856]	; 29f94 <ftello64@plt+0x16240>
   29850:	str	r3, [sp, #20]
   29854:	ldr	r3, [r4, #76]	; 0x4c
   29858:	ldr	ip, [sp, #88]	; 0x58
   2985c:	str	r3, [sp, #8]
   29860:	ldrb	r3, [r4, #72]	; 0x48
   29864:	ldr	r0, [r0]
   29868:	cmp	ip, #0
   2986c:	str	r2, [sp, #12]
   29870:	str	r0, [sp, #44]	; 0x2c
   29874:	ldr	r5, [r4, #84]	; 0x54
   29878:	str	r3, [sp]
   2987c:	beq	29ecc <ftello64@plt+0x16178>
   29880:	mov	sl, #0
   29884:	mov	fp, sl
   29888:	str	r5, [sp, #16]
   2988c:	str	r1, [sp, #4]
   29890:	ldr	r5, [r4, #68]	; 0x44
   29894:	ldr	r7, [r4, #64]	; 0x40
   29898:	cmp	r5, r7
   2989c:	bcc	29af8 <ftello64@plt+0x15da4>
   298a0:	ldr	ip, [pc, #1776]	; 29f98 <ftello64@plt+0x16244>
   298a4:	mov	r3, #0
   298a8:	str	r3, [r4, #68]	; 0x44
   298ac:	add	r2, r4, #60	; 0x3c
   298b0:	add	r3, sp, #40	; 0x28
   298b4:	add	r1, r4, #56	; 0x38
   298b8:	ldr	r0, [sp, #4]
   298bc:	str	ip, [sp, #40]	; 0x28
   298c0:	bl	57a70 <ftello64@plt+0x43d1c>
   298c4:	ldr	r3, [sp, #40]	; 0x28
   298c8:	cmp	r3, #0
   298cc:	ldreq	r3, [r4, #44]	; 0x2c
   298d0:	addeq	r3, r3, #1
   298d4:	streq	r3, [r4, #44]	; 0x2c
   298d8:	cmp	r0, #0
   298dc:	str	r0, [r4, #64]	; 0x40
   298e0:	bne	29ad8 <ftello64@plt+0x15d84>
   298e4:	ldr	r5, [sp, #16]
   298e8:	ldr	r9, [sp, #4]
   298ec:	mov	r6, r0
   298f0:	cmp	sl, #0
   298f4:	beq	29d90 <ftello64@plt+0x1603c>
   298f8:	ldr	r3, [sp, #20]
   298fc:	ldr	r7, [pc, #1688]	; 29f9c <ftello64@plt+0x16248>
   29900:	sub	r2, r3, #1
   29904:	add	r1, r2, sl
   29908:	ldrb	r3, [r2, #1]!
   2990c:	lsl	ip, r5, #8
   29910:	eor	r3, r3, ip, lsr #24
   29914:	cmp	r1, r2
   29918:	ldr	r3, [r7, r3, lsl #2]
   2991c:	eor	r5, r3, r5, lsl #8
   29920:	bne	29908 <ftello64@plt+0x15bb4>
   29924:	ldr	r3, [sp, #8]
   29928:	cmp	r6, #0
   2992c:	str	r3, [r4, #76]	; 0x4c
   29930:	ldr	r3, [sp]
   29934:	bic	r5, r5, #-16777216	; 0xff000000
   29938:	strb	r3, [r4, #72]	; 0x48
   2993c:	orrne	r3, r0, sl
   29940:	str	r5, [r4, #84]	; 0x54
   29944:	strne	r3, [sp, #16]
   29948:	beq	29a74 <ftello64@plt+0x15d20>
   2994c:	mov	r3, #1
   29950:	ldr	r6, [r4, #64]	; 0x40
   29954:	str	r3, [r4, #96]	; 0x60
   29958:	ldr	r3, [r4, #68]	; 0x44
   2995c:	mov	r0, r6
   29960:	mov	r5, #0
   29964:	cmp	r3, r0
   29968:	str	r5, [r4, #20]
   2996c:	str	r5, [r4, #40]	; 0x28
   29970:	ldr	r7, [pc, #1568]	; 29f98 <ftello64@plt+0x16244>
   29974:	bcs	29c5c <ftello64@plt+0x15f08>
   29978:	ldr	r1, [r4, #56]	; 0x38
   2997c:	add	r2, r3, #1
   29980:	str	r2, [r4, #68]	; 0x44
   29984:	ldrb	fp, [r1, r3]
   29988:	cmp	fp, #32
   2998c:	beq	29c50 <ftello64@plt+0x15efc>
   29990:	sub	r3, fp, #9
   29994:	uxtb	r3, r3
   29998:	cmp	fp, #13
   2999c:	cmpne	r3, #1
   299a0:	bls	29c50 <ftello64@plt+0x15efc>
   299a4:	cmp	fp, #61	; 0x3d
   299a8:	beq	29c50 <ftello64@plt+0x15efc>
   299ac:	mov	r5, #0
   299b0:	ldr	r7, [pc, #1508]	; 29f9c <ftello64@plt+0x16248>
   299b4:	mov	r6, r5
   299b8:	add	r8, r4, #60	; 0x3c
   299bc:	add	r3, r4, #56	; 0x38
   299c0:	str	r3, [sp, #4]
   299c4:	add	fp, r7, fp
   299c8:	ldrb	r3, [fp, #1024]	; 0x400
   299cc:	cmp	r3, #255	; 0xff
   299d0:	beq	29a60 <ftello64@plt+0x15d0c>
   299d4:	cmp	r6, #2
   299d8:	beq	29d14 <ftello64@plt+0x15fc0>
   299dc:	cmp	r6, #3
   299e0:	beq	29cfc <ftello64@plt+0x15fa8>
   299e4:	cmp	r6, #1
   299e8:	lsleq	r2, r3, #26
   299ec:	ldreq	r1, [sp]
   299f0:	lslne	r3, r3, #2
   299f4:	orreq	r2, r1, r2, lsr #30
   299f8:	lsleq	r3, r3, #4
   299fc:	orreq	r5, r5, r2, lsl #16
   29a00:	uxtbne	r3, r3
   29a04:	uxtbeq	r3, r3
   29a08:	strne	r3, [sp]
   29a0c:	streq	r3, [sp]
   29a10:	ldrd	r2, [r4, #64]	; 0x40
   29a14:	cmp	r3, r2
   29a18:	movcs	fp, #0
   29a1c:	bcc	29c08 <ftello64@plt+0x15eb4>
   29a20:	ldr	ip, [pc, #1392]	; 29f98 <ftello64@plt+0x16244>
   29a24:	add	r3, sp, #40	; 0x28
   29a28:	str	fp, [r4, #68]	; 0x44
   29a2c:	mov	r2, r8
   29a30:	ldr	r1, [sp, #4]
   29a34:	mov	r0, r9
   29a38:	str	ip, [sp, #40]	; 0x28
   29a3c:	bl	57a70 <ftello64@plt+0x43d1c>
   29a40:	ldr	r3, [sp, #40]	; 0x28
   29a44:	cmp	r3, #0
   29a48:	ldreq	r3, [r4, #44]	; 0x2c
   29a4c:	addeq	r3, r3, #1
   29a50:	streq	r3, [r4, #44]	; 0x2c
   29a54:	cmp	r0, #0
   29a58:	str	r0, [r4, #64]	; 0x40
   29a5c:	bne	29cc4 <ftello64@plt+0x15f70>
   29a60:	cmp	r6, #0
   29a64:	bne	29d60 <ftello64@plt+0x1600c>
   29a68:	ldr	r3, [sp, #16]
   29a6c:	cmp	r3, #0
   29a70:	mvneq	r6, #0
   29a74:	ldr	r3, [pc, #1304]	; 29f94 <ftello64@plt+0x16240>
   29a78:	ldr	r2, [sp, #44]	; 0x2c
   29a7c:	ldr	r1, [sp, #12]
   29a80:	ldr	r3, [r3]
   29a84:	mov	r0, r6
   29a88:	cmp	r2, r3
   29a8c:	str	sl, [r1]
   29a90:	bne	29f90 <ftello64@plt+0x1623c>
   29a94:	add	sp, sp, #52	; 0x34
   29a98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29a9c:	ldr	r2, [sp]
   29aa0:	and	r3, r5, #63	; 0x3f
   29aa4:	orr	r3, r3, r2
   29aa8:	ldr	r2, [sp, #20]
   29aac:	str	r3, [sp]
   29ab0:	strb	r3, [r2, sl]
   29ab4:	add	sl, sl, #1
   29ab8:	ldr	r3, [sp, #8]
   29abc:	mov	fp, r5
   29ac0:	add	r2, r3, #1
   29ac4:	rsbs	r3, r2, #0
   29ac8:	and	r3, r3, #3
   29acc:	and	r2, r2, #3
   29ad0:	rsbpl	r2, r3, #0
   29ad4:	str	r2, [sp, #8]
   29ad8:	ldr	r3, [sp, #88]	; 0x58
   29adc:	cmp	sl, r3
   29ae0:	bcc	29890 <ftello64@plt+0x15b3c>
   29ae4:	mov	r0, #0
   29ae8:	ldr	r5, [sp, #16]
   29aec:	ldr	r9, [sp, #4]
   29af0:	mov	r6, r0
   29af4:	b	298f0 <ftello64@plt+0x15b9c>
   29af8:	ldr	r6, [r4, #56]	; 0x38
   29afc:	add	r8, r5, #1
   29b00:	str	r8, [r4, #68]	; 0x44
   29b04:	ldrb	fp, [r6, r5]
   29b08:	cmp	fp, #32
   29b0c:	beq	29ad8 <ftello64@plt+0x15d84>
   29b10:	sub	r3, fp, #9
   29b14:	uxtb	r3, r3
   29b18:	cmp	fp, #13
   29b1c:	cmpne	r3, #1
   29b20:	bls	29ad8 <ftello64@plt+0x15d84>
   29b24:	cmp	fp, #61	; 0x3d
   29b28:	bne	29ef0 <ftello64@plt+0x1619c>
   29b2c:	add	r5, r5, #3
   29b30:	cmp	r7, r5
   29b34:	bls	29dc8 <ftello64@plt+0x16074>
   29b38:	bl	13784 <__ctype_b_loc@plt>
   29b3c:	str	sl, [sp, #28]
   29b40:	mov	sl, r8
   29b44:	str	r7, [sp, #32]
   29b48:	str	fp, [sp, #36]	; 0x24
   29b4c:	str	r0, [sp, #24]
   29b50:	mov	r3, r6
   29b54:	ldr	r2, [sp, #24]
   29b58:	ldrb	r9, [r3, sl]!
   29b5c:	ldrb	r1, [r6, r5]
   29b60:	ldr	r0, [r2]
   29b64:	lsl	ip, r9, #1
   29b68:	ldrb	r6, [r3, #1]
   29b6c:	ldrh	r8, [r0, ip]
   29b70:	tst	r8, #4096	; 0x1000
   29b74:	beq	29db8 <ftello64@plt+0x16064>
   29b78:	lsl	r7, r6, #1
   29b7c:	ldrh	fp, [r0, r7]
   29b80:	tst	fp, #4096	; 0x1000
   29b84:	beq	29db8 <ftello64@plt+0x16064>
   29b88:	ldr	r0, [pc, #1040]	; 29fa0 <ftello64@plt+0x1624c>
   29b8c:	bl	13838 <strchr@plt>
   29b90:	cmp	r0, #0
   29b94:	beq	29db8 <ftello64@plt+0x16064>
   29b98:	tst	r8, #2048	; 0x800
   29b9c:	subne	r9, r9, #48	; 0x30
   29ba0:	beq	29d44 <ftello64@plt+0x15ff0>
   29ba4:	tst	fp, #2048	; 0x800
   29ba8:	lsl	r9, r9, #4
   29bac:	subne	r0, r6, #48	; 0x30
   29bb0:	beq	29d34 <ftello64@plt+0x15fe0>
   29bb4:	ldr	r5, [r4, #68]	; 0x44
   29bb8:	orr	r0, r0, r9
   29bbc:	add	sl, r5, #2
   29bc0:	mov	r3, #1
   29bc4:	cmp	r0, #32
   29bc8:	str	r3, [r4, #48]	; 0x30
   29bcc:	str	sl, [r4, #68]	; 0x44
   29bd0:	beq	29ce4 <ftello64@plt+0x15f90>
   29bd4:	sub	r3, r0, #9
   29bd8:	cmp	r0, #13
   29bdc:	cmpne	r3, #1
   29be0:	bls	29ce4 <ftello64@plt+0x15f90>
   29be4:	cmp	r0, #61	; 0x3d
   29be8:	bne	29ee8 <ftello64@plt+0x16194>
   29bec:	ldr	r3, [r4, #64]	; 0x40
   29bf0:	add	r5, r5, #4
   29bf4:	cmp	r5, r3
   29bf8:	str	r3, [sp, #32]
   29bfc:	bcs	29db8 <ftello64@plt+0x16064>
   29c00:	ldr	r6, [r4, #56]	; 0x38
   29c04:	b	29b50 <ftello64@plt+0x15dfc>
   29c08:	ldr	r1, [r4, #56]	; 0x38
   29c0c:	cmp	r2, #0
   29c10:	add	r2, r3, #1
   29c14:	str	r2, [r4, #68]	; 0x44
   29c18:	ldrb	fp, [r1, r3]
   29c1c:	beq	29a60 <ftello64@plt+0x15d0c>
   29c20:	add	r6, r6, #1
   29c24:	cmp	r6, #4
   29c28:	bne	299c4 <ftello64@plt+0x15c70>
   29c2c:	ldr	r3, [r4, #84]	; 0x54
   29c30:	cmp	r3, r5
   29c34:	bne	29e9c <ftello64@plt+0x16148>
   29c38:	ldr	r3, [sp, #16]
   29c3c:	mov	r6, #0
   29c40:	cmp	r3, #0
   29c44:	mvneq	r6, #0
   29c48:	b	29a74 <ftello64@plt+0x15d20>
   29c4c:	ldr	r2, [r4, #68]	; 0x44
   29c50:	mov	r3, r2
   29c54:	cmp	r3, r0
   29c58:	bcc	29978 <ftello64@plt+0x15c24>
   29c5c:	add	r3, sp, #40	; 0x28
   29c60:	str	r5, [r4, #68]	; 0x44
   29c64:	add	r2, r4, #60	; 0x3c
   29c68:	add	r1, r4, #56	; 0x38
   29c6c:	mov	r0, r9
   29c70:	str	r7, [sp, #40]	; 0x28
   29c74:	bl	57a70 <ftello64@plt+0x43d1c>
   29c78:	ldr	r3, [sp, #40]	; 0x28
   29c7c:	cmp	r3, #0
   29c80:	ldreq	r3, [r4, #44]	; 0x2c
   29c84:	addeq	r3, r3, #1
   29c88:	streq	r3, [r4, #44]	; 0x2c
   29c8c:	cmp	r0, #0
   29c90:	str	r0, [r4, #64]	; 0x40
   29c94:	bne	29c4c <ftello64@plt+0x15ef8>
   29c98:	cmn	fp, #1
   29c9c:	mov	r6, r0
   29ca0:	bne	299ac <ftello64@plt+0x15c58>
   29ca4:	mov	r2, #5
   29ca8:	ldr	r1, [pc, #756]	; 29fa4 <ftello64@plt+0x16250>
   29cac:	bl	13484 <dcgettext@plt>
   29cb0:	bl	4eb24 <ftello64@plt+0x3add0>
   29cb4:	ldr	r3, [sp, #16]
   29cb8:	cmp	r3, #0
   29cbc:	mvneq	r6, #0
   29cc0:	b	29a74 <ftello64@plt+0x15d20>
   29cc4:	ldr	r3, [r4, #68]	; 0x44
   29cc8:	cmp	r3, r0
   29ccc:	bcs	29a20 <ftello64@plt+0x15ccc>
   29cd0:	ldr	r2, [r4, #56]	; 0x38
   29cd4:	add	r1, r3, #1
   29cd8:	str	r1, [r4, #68]	; 0x44
   29cdc:	ldrb	fp, [r2, r3]
   29ce0:	b	29c20 <ftello64@plt+0x15ecc>
   29ce4:	ldr	sl, [sp, #28]
   29ce8:	ldr	r3, [sp, #88]	; 0x58
   29cec:	mov	fp, r0
   29cf0:	cmp	sl, r3
   29cf4:	bcc	29890 <ftello64@plt+0x15b3c>
   29cf8:	b	29ae4 <ftello64@plt+0x15d90>
   29cfc:	ldr	r2, [sp]
   29d00:	and	r3, r3, #63	; 0x3f
   29d04:	orr	r3, r3, r2
   29d08:	str	r3, [sp]
   29d0c:	orr	r5, r5, r3
   29d10:	b	29a10 <ftello64@plt+0x15cbc>
   29d14:	lsl	r2, r3, #26
   29d18:	ldr	r1, [sp]
   29d1c:	lsl	r3, r3, #6
   29d20:	orr	r2, r1, r2, lsr #28
   29d24:	uxtb	r3, r3
   29d28:	str	r3, [sp]
   29d2c:	orr	r5, r5, r2, lsl #8
   29d30:	b	29a10 <ftello64@plt+0x15cbc>
   29d34:	mov	r0, r6
   29d38:	bl	498c0 <ftello64@plt+0x35b6c>
   29d3c:	sub	r0, r0, #55	; 0x37
   29d40:	b	29bb4 <ftello64@plt+0x15e60>
   29d44:	mov	r0, r9
   29d48:	bl	498c0 <ftello64@plt+0x35b6c>
   29d4c:	ldr	r3, [sp, #24]
   29d50:	ldr	r3, [r3]
   29d54:	ldrh	fp, [r3, r7]
   29d58:	sub	r9, r0, #55	; 0x37
   29d5c:	b	29ba4 <ftello64@plt+0x15e50>
   29d60:	mov	r2, #5
   29d64:	ldr	r1, [pc, #572]	; 29fa8 <ftello64@plt+0x16254>
   29d68:	mov	r0, #0
   29d6c:	bl	13484 <dcgettext@plt>
   29d70:	bl	4eac0 <ftello64@plt+0x3ad6c>
   29d74:	ldr	r3, [pc, #560]	; 29fac <ftello64@plt+0x16258>
   29d78:	ldr	r3, [r3, #476]	; 0x1dc
   29d7c:	cmp	r3, #0
   29d80:	bne	29c38 <ftello64@plt+0x15ee4>
   29d84:	bl	4e82c <ftello64@plt+0x3aad8>
   29d88:	ldr	r6, [pc, #544]	; 29fb0 <ftello64@plt+0x1625c>
   29d8c:	b	29a68 <ftello64@plt+0x15d14>
   29d90:	ldr	r3, [sp, #8]
   29d94:	bic	r5, r5, #-16777216	; 0xff000000
   29d98:	str	r3, [r4, #76]	; 0x4c
   29d9c:	ldr	r3, [sp]
   29da0:	cmp	r6, #0
   29da4:	str	r5, [r4, #84]	; 0x54
   29da8:	str	r0, [sp, #16]
   29dac:	strb	r3, [r4, #72]	; 0x48
   29db0:	bne	2994c <ftello64@plt+0x15bf8>
   29db4:	b	29a68 <ftello64@plt+0x15d14>
   29db8:	mov	r8, sl
   29dbc:	ldr	r7, [sp, #32]
   29dc0:	ldr	sl, [sp, #28]
   29dc4:	ldr	fp, [sp, #36]	; 0x24
   29dc8:	add	r3, r8, #6
   29dcc:	cmp	r3, r7
   29dd0:	mov	ip, r5
   29dd4:	ldr	r9, [sp, #4]
   29dd8:	ldr	r5, [sp, #16]
   29ddc:	bcs	29e6c <ftello64@plt+0x16118>
   29de0:	ldr	r2, [r4, #56]	; 0x38
   29de4:	ldrb	r1, [r2, r8]
   29de8:	cmp	r1, #51	; 0x33
   29dec:	bne	29e6c <ftello64@plt+0x16118>
   29df0:	add	r1, r2, r8
   29df4:	ldrb	r0, [r1, #1]
   29df8:	cmp	r0, #68	; 0x44
   29dfc:	bne	29e6c <ftello64@plt+0x16118>
   29e00:	ldrb	r0, [r2, ip]
   29e04:	ldr	r7, [pc, #400]	; 29f9c <ftello64@plt+0x16248>
   29e08:	add	r0, r7, r0
   29e0c:	ldrb	r0, [r0, #1024]	; 0x400
   29e10:	cmp	r0, #255	; 0xff
   29e14:	beq	29e6c <ftello64@plt+0x16118>
   29e18:	ldrb	r0, [r1, #3]
   29e1c:	add	r0, r7, r0
   29e20:	ldrb	r0, [r0, #1024]	; 0x400
   29e24:	cmp	r0, #255	; 0xff
   29e28:	beq	29e6c <ftello64@plt+0x16118>
   29e2c:	ldrb	r0, [r1, #4]
   29e30:	add	r0, r7, r0
   29e34:	ldrb	r0, [r0, #1024]	; 0x400
   29e38:	cmp	r0, #255	; 0xff
   29e3c:	beq	29e6c <ftello64@plt+0x16118>
   29e40:	ldrb	r1, [r1, #5]
   29e44:	add	r7, r7, r1
   29e48:	ldrb	r1, [r7, #1024]	; 0x400
   29e4c:	cmp	r1, #255	; 0xff
   29e50:	beq	29e6c <ftello64@plt+0x16118>
   29e54:	ldrb	r3, [r2, r3]
   29e58:	cmp	r3, #10
   29e5c:	moveq	r3, #1
   29e60:	moveq	r2, ip
   29e64:	streq	r2, [r4, #68]	; 0x44
   29e68:	streq	r3, [r4, #48]	; 0x30
   29e6c:	ldr	r3, [sp, #8]
   29e70:	clz	r0, sl
   29e74:	cmp	r3, #1
   29e78:	lsr	r0, r0, #5
   29e7c:	movne	r6, #1
   29e80:	bne	298f0 <ftello64@plt+0x15b9c>
   29e84:	ldr	r3, [sp, #20]
   29e88:	ldr	r2, [sp]
   29e8c:	ldr	r6, [sp, #8]
   29e90:	strb	r2, [r3, sl]
   29e94:	add	sl, sl, #1
   29e98:	b	298f0 <ftello64@plt+0x15b9c>
   29e9c:	mov	r2, #5
   29ea0:	ldr	r1, [pc, #268]	; 29fb4 <ftello64@plt+0x16260>
   29ea4:	mov	r0, #0
   29ea8:	bl	13484 <dcgettext@plt>
   29eac:	mov	r2, r5
   29eb0:	ldr	r1, [r4, #84]	; 0x54
   29eb4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   29eb8:	ldr	r3, [pc, #236]	; 29fac <ftello64@plt+0x16258>
   29ebc:	ldr	r3, [r3, #476]	; 0x1dc
   29ec0:	cmp	r3, #0
   29ec4:	bne	29c38 <ftello64@plt+0x15ee4>
   29ec8:	b	29d84 <ftello64@plt+0x16030>
   29ecc:	ldr	r3, [sp]
   29ed0:	bic	r5, r5, #-16777216	; 0xff000000
   29ed4:	str	r5, [r4, #84]	; 0x54
   29ed8:	strb	r3, [r4, #72]	; 0x48
   29edc:	ldr	sl, [sp, #88]	; 0x58
   29ee0:	mvn	r6, #0
   29ee4:	b	29a74 <ftello64@plt+0x15d20>
   29ee8:	ldr	sl, [sp, #28]
   29eec:	mov	fp, r0
   29ef0:	ldr	r3, [pc, #164]	; 29f9c <ftello64@plt+0x16248>
   29ef4:	add	r3, r3, fp
   29ef8:	ldrb	r5, [r3, #1024]	; 0x400
   29efc:	cmp	r5, #255	; 0xff
   29f00:	beq	29f70 <ftello64@plt+0x1621c>
   29f04:	ldr	r3, [sp, #8]
   29f08:	cmp	r3, #3
   29f0c:	ldrls	pc, [pc, r3, lsl #2]
   29f10:	b	29ab8 <ftello64@plt+0x15d64>
   29f14:	andeq	r9, r2, ip, asr #30
   29f18:	andeq	r9, r2, r4, lsr #30
   29f1c:	andeq	r9, r2, ip, asr pc
   29f20:	muleq	r2, ip, sl
   29f24:	lsl	r3, r5, #26
   29f28:	ldr	r1, [sp]
   29f2c:	lsl	r2, r5, #4
   29f30:	orr	r3, r1, r3, lsr #30
   29f34:	ldr	r1, [sp, #20]
   29f38:	strb	r3, [r1, sl]
   29f3c:	uxtb	r3, r2
   29f40:	str	r3, [sp]
   29f44:	add	sl, sl, #1
   29f48:	b	29ab8 <ftello64@plt+0x15d64>
   29f4c:	lsl	r3, r5, #2
   29f50:	uxtb	r3, r3
   29f54:	str	r3, [sp]
   29f58:	b	29ab8 <ftello64@plt+0x15d64>
   29f5c:	lsl	r3, r5, #26
   29f60:	ldr	r1, [sp]
   29f64:	lsl	r2, r5, #6
   29f68:	orr	r3, r1, r3, lsr #28
   29f6c:	b	29f34 <ftello64@plt+0x161e0>
   29f70:	mov	r2, #5
   29f74:	ldr	r1, [pc, #60]	; 29fb8 <ftello64@plt+0x16264>
   29f78:	mov	r0, #0
   29f7c:	bl	13484 <dcgettext@plt>
   29f80:	mov	r1, fp
   29f84:	bl	4eb24 <ftello64@plt+0x3add0>
   29f88:	mov	fp, r5
   29f8c:	b	29ad8 <ftello64@plt+0x15d84>
   29f90:	bl	134b4 <__stack_chk_fail@plt>
   29f94:	andeq	r6, r7, r8, ror #19
   29f98:	andeq	r4, r0, r0, lsr #28
   29f9c:	andeq	r7, r7, r8, asr #16
   29fa0:			; <UNDEFINED> instruction: 0x0005f4b4
   29fa4:	andeq	pc, r5, r4, ror #9
   29fa8:	strdeq	pc, [r5], -ip
   29fac:	andeq	r8, r7, r0, asr r2
   29fb0:	andeq	r0, r0, #15
   29fb4:	andeq	pc, r5, ip, lsl #10
   29fb8:			; <UNDEFINED> instruction: 0x0005f4bc
   29fbc:	ldr	ip, [pc, #1280]	; 2a4c4 <ftello64@plt+0x16770>
   29fc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29fc4:	sub	sp, sp, #556	; 0x22c
   29fc8:	ldr	ip, [ip]
   29fcc:	str	r3, [sp, #20]
   29fd0:	mov	r4, r0
   29fd4:	ldr	r3, [sp, #592]	; 0x250
   29fd8:	mov	r9, r1
   29fdc:	mov	r5, #0
   29fe0:	str	r2, [sp, #28]
   29fe4:	str	ip, [sp, #548]	; 0x224
   29fe8:	str	r3, [sp, #12]
   29fec:	str	r5, [sp, #24]
   29ff0:	str	r5, [sp, #16]
   29ff4:	ldr	r3, [sp, #12]
   29ff8:	cmp	r3, #512	; 0x200
   29ffc:	bls	2a360 <ftello64@plt+0x1660c>
   2a000:	ldr	ip, [r4, #40]	; 0x28
   2a004:	cmp	ip, #1
   2a008:	beq	2a0ec <ftello64@plt+0x16398>
   2a00c:	cmp	r5, #512	; 0x200
   2a010:	addeq	fp, sp, #36	; 0x24
   2a014:	beq	2a098 <ftello64@plt+0x16344>
   2a018:	ldr	r3, [pc, #1192]	; 2a4c8 <ftello64@plt+0x16774>
   2a01c:	cmp	r5, r3
   2a020:	bhi	2a0f4 <ftello64@plt+0x163a0>
   2a024:	ldr	r0, [r4, #68]	; 0x44
   2a028:	ldr	lr, [r4, #64]	; 0x40
   2a02c:	cmp	r0, lr
   2a030:	bcs	2a0f4 <ftello64@plt+0x163a0>
   2a034:	ldr	r2, [r4, #56]	; 0x38
   2a038:	sub	lr, lr, r0
   2a03c:	sub	r1, r0, #1
   2a040:	add	fp, sp, #36	; 0x24
   2a044:	add	r0, r0, #1
   2a048:	mov	r3, r5
   2a04c:	add	lr, lr, r5
   2a050:	sub	r0, r0, r5
   2a054:	add	r2, r2, r1
   2a058:	add	r5, fp, r5
   2a05c:	b	2a068 <ftello64@plt+0x16314>
   2a060:	cmp	lr, r3
   2a064:	beq	2a1fc <ftello64@plt+0x164a8>
   2a068:	add	r1, r0, r3
   2a06c:	str	r1, [r4, #68]	; 0x44
   2a070:	ldrb	r1, [r2, #1]!
   2a074:	add	r3, r3, #1
   2a078:	cmp	r3, #512	; 0x200
   2a07c:	strb	r1, [r5], #1
   2a080:	bne	2a060 <ftello64@plt+0x1630c>
   2a084:	ldr	r2, [sp, #12]
   2a088:	cmp	r2, #512	; 0x200
   2a08c:	bls	2a428 <ftello64@plt+0x166d4>
   2a090:	cmp	ip, #1
   2a094:	beq	2a3e4 <ftello64@plt+0x16690>
   2a098:	ldr	r2, [sp, #16]
   2a09c:	ldr	r0, [sp, #20]
   2a0a0:	mvn	r3, #22
   2a0a4:	ldr	ip, [sp, #592]	; 0x250
   2a0a8:	strb	r3, [r0, r2]!
   2a0ac:	add	r3, r2, #512	; 0x200
   2a0b0:	add	r3, r3, #1
   2a0b4:	str	r3, [sp, #16]
   2a0b8:	sub	r3, ip, r3
   2a0bc:	mov	r5, r3
   2a0c0:	add	r0, r0, #1
   2a0c4:	mov	r2, #512	; 0x200
   2a0c8:	mov	r1, fp
   2a0cc:	str	r3, [sp, #12]
   2a0d0:	bl	133e8 <memcpy@plt>
   2a0d4:	cmp	r5, #512	; 0x200
   2a0d8:	bls	2a3f4 <ftello64@plt+0x166a0>
   2a0dc:	ldr	ip, [r4, #40]	; 0x28
   2a0e0:	mov	r5, #0
   2a0e4:	cmp	ip, #1
   2a0e8:	bne	2a024 <ftello64@plt+0x162d0>
   2a0ec:	mov	r3, #2
   2a0f0:	str	r3, [r4, #40]	; 0x28
   2a0f4:	mov	r3, #0
   2a0f8:	ldr	ip, [pc, #972]	; 2a4cc <ftello64@plt+0x16778>
   2a0fc:	add	r8, sp, #32
   2a100:	add	r7, r4, #60	; 0x3c
   2a104:	add	r6, r4, #56	; 0x38
   2a108:	str	r3, [r4, #68]	; 0x44
   2a10c:	mov	r2, r7
   2a110:	mov	r3, r8
   2a114:	mov	r1, r6
   2a118:	mov	r0, r9
   2a11c:	str	ip, [sp, #32]
   2a120:	bl	57a70 <ftello64@plt+0x43d1c>
   2a124:	cmp	r0, #0
   2a128:	mov	sl, r0
   2a12c:	str	r0, [r4, #64]	; 0x40
   2a130:	beq	2a1c4 <ftello64@plt+0x16470>
   2a134:	ldr	r3, [sp, #32]
   2a138:	ldr	fp, [r4, #56]	; 0x38
   2a13c:	cmp	r3, #0
   2a140:	ldreq	r3, [r4, #44]	; 0x2c
   2a144:	addeq	r3, r3, #1
   2a148:	streq	r3, [r4, #44]	; 0x2c
   2a14c:	ldrb	r3, [fp]
   2a150:	cmp	r3, #45	; 0x2d
   2a154:	beq	2a204 <ftello64@plt+0x164b0>
   2a158:	ldr	r6, [r4, #32]
   2a15c:	cmp	r6, #0
   2a160:	bne	29ff4 <ftello64@plt+0x162a0>
   2a164:	ldr	r1, [r4, #68]	; 0x44
   2a168:	cmp	sl, #1
   2a16c:	add	r0, fp, r1
   2a170:	sub	r1, sl, r1
   2a174:	bls	2a188 <ftello64@plt+0x16434>
   2a178:	add	sl, fp, sl
   2a17c:	ldrb	r7, [sl, #-2]
   2a180:	cmp	r7, #13
   2a184:	beq	2a368 <ftello64@plt+0x16614>
   2a188:	ldr	r2, [pc, #832]	; 2a4d0 <ftello64@plt+0x1677c>
   2a18c:	bl	494b0 <ftello64@plt+0x3575c>
   2a190:	ldr	r3, [r4, #68]	; 0x44
   2a194:	add	r0, r0, r3
   2a198:	ldr	r3, [r4, #56]	; 0x38
   2a19c:	add	r2, r0, #1
   2a1a0:	str	r2, [r4, #64]	; 0x40
   2a1a4:	mov	r2, #10
   2a1a8:	strb	r2, [r3, r0]
   2a1ac:	ldr	r3, [r4, #64]	; 0x40
   2a1b0:	ldr	r2, [r4, #56]	; 0x38
   2a1b4:	mov	r1, #0
   2a1b8:	cmp	r6, #0
   2a1bc:	strb	r1, [r2, r3]
   2a1c0:	beq	29ff4 <ftello64@plt+0x162a0>
   2a1c4:	mvn	r0, #0
   2a1c8:	ldr	r3, [sp, #24]
   2a1cc:	cmp	r3, #0
   2a1d0:	bne	2a25c <ftello64@plt+0x16508>
   2a1d4:	ldr	r3, [pc, #744]	; 2a4c4 <ftello64@plt+0x16770>
   2a1d8:	ldr	r2, [sp, #548]	; 0x224
   2a1dc:	ldr	r1, [sp, #28]
   2a1e0:	ldr	r3, [r3]
   2a1e4:	ldr	ip, [sp, #16]
   2a1e8:	cmp	r2, r3
   2a1ec:	str	ip, [r1]
   2a1f0:	bne	2a4b0 <ftello64@plt+0x1675c>
   2a1f4:	add	sp, sp, #556	; 0x22c
   2a1f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a1fc:	mov	r5, lr
   2a200:	b	2a0f4 <ftello64@plt+0x163a0>
   2a204:	ldrb	r3, [fp, #1]
   2a208:	cmp	r3, #32
   2a20c:	beq	2a340 <ftello64@plt+0x165ec>
   2a210:	cmp	r3, #45	; 0x2d
   2a214:	beq	2a39c <ftello64@plt+0x16648>
   2a218:	ldr	r6, [r4, #32]
   2a21c:	cmp	r6, #0
   2a220:	bne	29ff4 <ftello64@plt+0x162a0>
   2a224:	mov	r2, #5
   2a228:	ldr	r1, [pc, #676]	; 2a4d4 <ftello64@plt+0x16780>
   2a22c:	mov	r0, r6
   2a230:	bl	13484 <dcgettext@plt>
   2a234:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2a238:	bl	4e9bc <ftello64@plt+0x3ac68>
   2a23c:	str	r6, [sp]
   2a240:	mov	r3, r6
   2a244:	mov	r2, sl
   2a248:	mov	r1, fp
   2a24c:	bl	13958 <gpgrt_write_sanitized@plt>
   2a250:	ldr	r0, [pc, #640]	; 2a4d8 <ftello64@plt+0x16784>
   2a254:	bl	4ed38 <ftello64@plt+0x3afe4>
   2a258:	b	2a158 <ftello64@plt+0x16404>
   2a25c:	add	r8, sp, #32
   2a260:	add	r7, r4, #60	; 0x3c
   2a264:	add	r6, r4, #56	; 0x38
   2a268:	cmp	r5, #191	; 0xbf
   2a26c:	uxtb	r2, r5
   2a270:	addls	fp, sp, #36	; 0x24
   2a274:	bls	2a414 <ftello64@plt+0x166c0>
   2a278:	sub	r3, r5, #192	; 0xc0
   2a27c:	add	r2, r2, #64	; 0x40
   2a280:	lsr	r3, r3, #8
   2a284:	sub	r3, r3, #64	; 0x40
   2a288:	uxtb	r2, r2
   2a28c:	uxtb	r3, r3
   2a290:	add	fp, sp, #36	; 0x24
   2a294:	ldrd	r0, [sp, #16]
   2a298:	add	ip, r0, #2
   2a29c:	strb	r3, [r1, r0]!
   2a2a0:	strb	r2, [r1, #1]
   2a2a4:	ldr	r3, [sp, #20]
   2a2a8:	ldr	sl, [pc, #540]	; 2a4cc <ftello64@plt+0x16778>
   2a2ac:	add	r0, r3, ip
   2a2b0:	mov	r1, fp
   2a2b4:	add	r3, ip, r5
   2a2b8:	mov	r2, r5
   2a2bc:	str	r3, [sp, #16]
   2a2c0:	bl	133e8 <memcpy@plt>
   2a2c4:	mov	r3, #0
   2a2c8:	str	r3, [r4, #40]	; 0x28
   2a2cc:	str	r3, [r4, #28]
   2a2d0:	str	r3, [r4, #68]	; 0x44
   2a2d4:	mov	r3, r8
   2a2d8:	mov	r2, r7
   2a2dc:	mov	r1, r6
   2a2e0:	mov	r0, r9
   2a2e4:	str	sl, [sp, #32]
   2a2e8:	bl	57a70 <ftello64@plt+0x43d1c>
   2a2ec:	ldr	r3, [sp, #32]
   2a2f0:	cmp	r3, #0
   2a2f4:	str	r0, [r4, #64]	; 0x40
   2a2f8:	beq	2a2d4 <ftello64@plt+0x16580>
   2a2fc:	cmp	r0, #0
   2a300:	ldr	r1, [r4, #56]	; 0x38
   2a304:	beq	2a3ec <ftello64@plt+0x16698>
   2a308:	mov	r2, r0
   2a30c:	mov	r0, r4
   2a310:	bl	29404 <ftello64@plt+0x156b0>
   2a314:	cmp	r0, #0
   2a318:	bgt	2a2d4 <ftello64@plt+0x16580>
   2a31c:	bne	2a4b4 <ftello64@plt+0x16760>
   2a320:	ldr	r3, [pc, #436]	; 2a4dc <ftello64@plt+0x16788>
   2a324:	mov	r2, #1
   2a328:	str	r3, [r4, #84]	; 0x54
   2a32c:	mov	r3, #0
   2a330:	str	r2, [r4, #20]
   2a334:	str	r3, [r4, #76]	; 0x4c
   2a338:	strb	r3, [r4, #72]	; 0x48
   2a33c:	b	2a1d4 <ftello64@plt+0x16480>
   2a340:	ldr	r6, [r4, #32]
   2a344:	cmp	r6, #0
   2a348:	moveq	r1, #2
   2a34c:	streq	r1, [r4, #68]	; 0x44
   2a350:	beq	2a168 <ftello64@plt+0x16414>
   2a354:	ldr	r3, [sp, #12]
   2a358:	cmp	r3, #512	; 0x200
   2a35c:	bhi	2a000 <ftello64@plt+0x162ac>
   2a360:	mov	r0, #0
   2a364:	b	2a1c8 <ftello64@plt+0x16474>
   2a368:	ldrb	r3, [sl, #-1]
   2a36c:	cmp	r3, #10
   2a370:	bne	2a188 <ftello64@plt+0x16434>
   2a374:	ldr	r2, [pc, #340]	; 2a4d0 <ftello64@plt+0x1677c>
   2a378:	bl	494b0 <ftello64@plt+0x3575c>
   2a37c:	ldr	r3, [r4, #68]	; 0x44
   2a380:	ldr	r2, [r4, #56]	; 0x38
   2a384:	add	r0, r0, r3
   2a388:	add	r3, r0, #1
   2a38c:	str	r3, [r4, #64]	; 0x40
   2a390:	strb	r7, [r2, r0]
   2a394:	ldr	r0, [r4, #64]	; 0x40
   2a398:	b	2a198 <ftello64@plt+0x16444>
   2a39c:	ldrb	r3, [fp, #2]
   2a3a0:	cmp	r3, #45	; 0x2d
   2a3a4:	bne	2a218 <ftello64@plt+0x164c4>
   2a3a8:	ldrb	r3, [fp, #3]
   2a3ac:	cmp	r3, #45	; 0x2d
   2a3b0:	bne	2a218 <ftello64@plt+0x164c4>
   2a3b4:	ldrb	r3, [fp, #4]
   2a3b8:	cmp	r3, #45	; 0x2d
   2a3bc:	bne	2a218 <ftello64@plt+0x164c4>
   2a3c0:	mov	r1, r0
   2a3c4:	mov	r0, fp
   2a3c8:	bl	292e0 <ftello64@plt+0x1558c>
   2a3cc:	ldr	r3, [r4, #32]
   2a3d0:	cmp	r3, #0
   2a3d4:	beq	2a450 <ftello64@plt+0x166fc>
   2a3d8:	cmp	r0, #2
   2a3dc:	bne	29ff4 <ftello64@plt+0x162a0>
   2a3e0:	b	2a268 <ftello64@plt+0x16514>
   2a3e4:	mov	r5, r3
   2a3e8:	b	2a0ec <ftello64@plt+0x16398>
   2a3ec:	mvn	r0, #0
   2a3f0:	b	2a320 <ftello64@plt+0x165cc>
   2a3f4:	ldr	r0, [sp, #24]
   2a3f8:	cmp	r0, #0
   2a3fc:	beq	2a1d4 <ftello64@plt+0x16480>
   2a400:	mov	r2, #0
   2a404:	mov	r5, r2
   2a408:	add	r8, sp, #32
   2a40c:	add	r7, r4, #60	; 0x3c
   2a410:	add	r6, r4, #56	; 0x38
   2a414:	ldr	r3, [sp, #16]
   2a418:	ldr	r1, [sp, #20]
   2a41c:	add	ip, r3, #1
   2a420:	strb	r2, [r1, r3]
   2a424:	b	2a2a4 <ftello64@plt+0x16550>
   2a428:	ldr	r0, [sp, #24]
   2a42c:	cmp	r0, #0
   2a430:	beq	2a1d4 <ftello64@plt+0x16480>
   2a434:	mov	r5, r3
   2a438:	mov	r2, #64	; 0x40
   2a43c:	mov	r3, #193	; 0xc1
   2a440:	add	r8, sp, #32
   2a444:	add	r7, r4, #60	; 0x3c
   2a448:	add	r6, r4, #56	; 0x38
   2a44c:	b	2a294 <ftello64@plt+0x16540>
   2a450:	cmp	r0, #2
   2a454:	beq	2a49c <ftello64@plt+0x16748>
   2a458:	mov	r2, #5
   2a45c:	ldr	r1, [pc, #124]	; 2a4e0 <ftello64@plt+0x1678c>
   2a460:	mov	r0, r3
   2a464:	str	r3, [sp, #24]
   2a468:	bl	13484 <dcgettext@plt>
   2a46c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2a470:	bl	4e9bc <ftello64@plt+0x3ac68>
   2a474:	ldr	r3, [sp, #24]
   2a478:	mov	r2, sl
   2a47c:	str	r3, [sp]
   2a480:	mov	r1, fp
   2a484:	bl	13958 <gpgrt_write_sanitized@plt>
   2a488:	ldr	r0, [pc, #72]	; 2a4d8 <ftello64@plt+0x16784>
   2a48c:	bl	4ed38 <ftello64@plt+0x3afe4>
   2a490:	ldr	r3, [r4, #32]
   2a494:	cmp	r3, #0
   2a498:	bne	2a268 <ftello64@plt+0x16514>
   2a49c:	mov	r3, #1
   2a4a0:	ldr	r1, [r4, #68]	; 0x44
   2a4a4:	str	r3, [sp, #24]
   2a4a8:	mvn	r6, #0
   2a4ac:	b	2a168 <ftello64@plt+0x16414>
   2a4b0:	bl	134b4 <__stack_chk_fail@plt>
   2a4b4:	mov	r0, #6
   2a4b8:	bl	38efc <ftello64@plt+0x251a8>
   2a4bc:	mov	r0, #1
   2a4c0:	bl	14378 <ftello64@plt+0x624>
   2a4c4:	andeq	r6, r7, r8, ror #19
   2a4c8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2a4cc:	andeq	r4, r0, r0, lsr #28
   2a4d0:	andeq	pc, r5, r8, asr r5	; <UNPREDICTABLE>
   2a4d4:	andeq	pc, r5, ip, lsr r5	; <UNPREDICTABLE>
   2a4d8:	andeq	r5, r6, r8, asr #18
   2a4dc:	adcseq	r0, r7, lr, asr #9
   2a4e0:	andeq	pc, r5, r8, lsr #10
   2a4e4:	push	{r4, lr}
   2a4e8:	mov	r1, #104	; 0x68
   2a4ec:	mov	r0, #1
   2a4f0:	bl	13c10 <gcry_xcalloc@plt>
   2a4f4:	mov	r3, #1
   2a4f8:	str	r3, [r0]
   2a4fc:	pop	{r4, pc}
   2a500:	subs	r2, r0, #0
   2a504:	bxeq	lr
   2a508:	ldr	r3, [r2]
   2a50c:	cmp	r3, #0
   2a510:	beq	2a528 <ftello64@plt+0x167d4>
   2a514:	sub	r3, r3, #1
   2a518:	cmp	r3, #0
   2a51c:	str	r3, [r2]
   2a520:	bxne	lr
   2a524:	b	13448 <gcry_free@plt>
   2a528:	push	{r4, lr}
   2a52c:	mov	r2, #138	; 0x8a
   2a530:	ldr	r3, [pc, #8]	; 2a540 <ftello64@plt+0x167ec>
   2a534:	ldr	r1, [pc, #8]	; 2a544 <ftello64@plt+0x167f0>
   2a538:	ldr	r0, [pc, #8]	; 2a548 <ftello64@plt+0x167f4>
   2a53c:	bl	4eeac <ftello64@plt+0x3b158>
   2a540:	andeq	pc, r5, r8, lsl #7
   2a544:	andeq	pc, r5, r0, ror #10
   2a548:	andeq	pc, r5, r4, ror r5	; <UNPREDICTABLE>
   2a54c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a550:	sub	sp, sp, #44	; 0x2c
   2a554:	ldr	fp, [pc, #3512]	; 2b314 <ftello64@plt+0x175c0>
   2a558:	ldr	lr, [pc, #3512]	; 2b318 <ftello64@plt+0x175c4>
   2a55c:	ldr	r6, [sp, #80]	; 0x50
   2a560:	ldr	ip, [fp, #8]
   2a564:	ldr	lr, [lr]
   2a568:	tst	ip, #8
   2a56c:	mov	ip, #0
   2a570:	str	r6, [sp, #12]
   2a574:	ldr	r8, [r6]
   2a578:	mov	r5, r0
   2a57c:	mov	r4, r2
   2a580:	mov	sl, r3
   2a584:	str	lr, [sp, #36]	; 0x24
   2a588:	str	ip, [sp, #24]
   2a58c:	mov	r6, r1
   2a590:	bne	2a924 <ftello64@plt+0x16bd0>
   2a594:	cmp	r6, #3
   2a598:	beq	2a6f0 <ftello64@plt+0x1699c>
   2a59c:	cmp	r6, #4
   2a5a0:	beq	2a930 <ftello64@plt+0x16bdc>
   2a5a4:	cmp	r6, #1
   2a5a8:	beq	2acdc <ftello64@plt+0x16f88>
   2a5ac:	cmp	r6, #6
   2a5b0:	beq	2aac0 <ftello64@plt+0x16d6c>
   2a5b4:	cmp	r6, #2
   2a5b8:	bne	2af84 <ftello64@plt+0x17230>
   2a5bc:	ldr	r3, [r5, #92]	; 0x5c
   2a5c0:	cmp	r3, #0
   2a5c4:	bne	2a6b8 <ftello64@plt+0x16964>
   2a5c8:	ldr	r3, [r5, #88]	; 0x58
   2a5cc:	cmp	r3, #0
   2a5d0:	beq	2b064 <ftello64@plt+0x17310>
   2a5d4:	ldr	sl, [r5, #76]	; 0x4c
   2a5d8:	ldr	r6, [r5, #84]	; 0x54
   2a5dc:	cmp	sl, #0
   2a5e0:	ldr	r7, [r5, #80]	; 0x50
   2a5e4:	add	r9, r5, #52	; 0x34
   2a5e8:	bne	2b130 <ftello64@plt+0x173dc>
   2a5ec:	ldr	r8, [pc, #3368]	; 2b31c <ftello64@plt+0x175c8>
   2a5f0:	cmp	r7, #0
   2a5f4:	bne	2b19c <ftello64@plt+0x17448>
   2a5f8:	lsr	sl, r6, #16
   2a5fc:	mov	r1, #61	; 0x3d
   2a600:	mov	r0, r4
   2a604:	bl	56944 <ftello64@plt+0x42bf0>
   2a608:	uxtb	r3, sl
   2a60c:	lsr	r7, r6, #8
   2a610:	ldrb	r1, [r8, r3, lsr #2]
   2a614:	mov	r0, r4
   2a618:	bl	56944 <ftello64@plt+0x42bf0>
   2a61c:	uxtb	r2, r7
   2a620:	lsl	r3, sl, #4
   2a624:	and	r3, r3, #48	; 0x30
   2a628:	orr	r3, r3, r2, lsr #4
   2a62c:	mov	r0, r4
   2a630:	ldrb	r1, [r8, r3]
   2a634:	bl	56944 <ftello64@plt+0x42bf0>
   2a638:	uxtb	r6, r6
   2a63c:	lsl	r3, r7, #2
   2a640:	and	r3, r3, #60	; 0x3c
   2a644:	orr	r3, r3, r6, lsr #6
   2a648:	and	r6, r6, #63	; 0x3f
   2a64c:	ldrb	r1, [r8, r3]
   2a650:	mov	r0, r4
   2a654:	bl	56944 <ftello64@plt+0x42bf0>
   2a658:	ldrb	r1, [r8, r6]
   2a65c:	mov	r0, r4
   2a660:	bl	56944 <ftello64@plt+0x42bf0>
   2a664:	mov	r1, r9
   2a668:	mov	r0, r4
   2a66c:	bl	573d8 <ftello64@plt+0x43684>
   2a670:	ldr	r1, [r5, #4]
   2a674:	cmp	r1, #7
   2a678:	bhi	2b300 <ftello64@plt+0x175ac>
   2a67c:	ldr	r1, [pc, #3228]	; 2b320 <ftello64@plt+0x175cc>
   2a680:	mov	r0, r4
   2a684:	bl	573d8 <ftello64@plt+0x43684>
   2a688:	ldr	r2, [r5, #4]
   2a68c:	ldr	r3, [pc, #3216]	; 2b324 <ftello64@plt+0x175d0>
   2a690:	mov	r0, r4
   2a694:	add	r3, r3, r2, lsl #2
   2a698:	ldr	r1, [r3, #72]	; 0x48
   2a69c:	bl	573d8 <ftello64@plt+0x43684>
   2a6a0:	ldr	r1, [pc, #3192]	; 2b320 <ftello64@plt+0x175cc>
   2a6a4:	mov	r0, r4
   2a6a8:	bl	573d8 <ftello64@plt+0x43684>
   2a6ac:	mov	r1, r9
   2a6b0:	mov	r0, r4
   2a6b4:	bl	573d8 <ftello64@plt+0x43684>
   2a6b8:	ldr	r3, [r5, #44]	; 0x2c
   2a6bc:	cmp	r3, #0
   2a6c0:	bne	2af18 <ftello64@plt+0x171c4>
   2a6c4:	ldr	r3, [r5, #48]	; 0x30
   2a6c8:	cmp	r3, #0
   2a6cc:	bne	2af00 <ftello64@plt+0x171ac>
   2a6d0:	ldr	r0, [r5, #56]	; 0x38
   2a6d4:	mov	r4, #0
   2a6d8:	bl	13448 <gcry_free@plt>
   2a6dc:	str	r4, [r5, #56]	; 0x38
   2a6e0:	mov	r0, r5
   2a6e4:	str	r4, [sp, #8]
   2a6e8:	bl	2a500 <ftello64@plt+0x167ac>
   2a6ec:	b	2aad0 <ftello64@plt+0x16d7c>
   2a6f0:	ldr	r3, [r5, #24]
   2a6f4:	cmp	r3, #0
   2a6f8:	beq	2a7fc <ftello64@plt+0x16aa8>
   2a6fc:	ldr	r3, [r5, #64]	; 0x40
   2a700:	mov	r1, #0
   2a704:	cmp	r3, r1
   2a708:	str	r1, [sp, #24]
   2a70c:	beq	2a780 <ftello64@plt+0x16a2c>
   2a710:	cmp	r8, r1
   2a714:	ldr	r2, [r5, #68]	; 0x44
   2a718:	beq	2b1b4 <ftello64@plt+0x17460>
   2a71c:	cmp	r3, r2
   2a720:	mov	r3, r1
   2a724:	bhi	2a73c <ftello64@plt+0x169e8>
   2a728:	b	2a778 <ftello64@plt+0x16a24>
   2a72c:	ldr	r2, [r5, #68]	; 0x44
   2a730:	ldr	r1, [r5, #64]	; 0x40
   2a734:	cmp	r2, r1
   2a738:	bcs	2a778 <ftello64@plt+0x16a24>
   2a73c:	ldr	r1, [r5, #56]	; 0x38
   2a740:	add	r0, r2, #1
   2a744:	str	r0, [r5, #68]	; 0x44
   2a748:	add	r0, r3, #1
   2a74c:	str	r0, [sp, #24]
   2a750:	ldrb	r2, [r1, r2]
   2a754:	strb	r2, [sl, r3]
   2a758:	add	r3, r3, #2
   2a75c:	cmp	r3, r8
   2a760:	str	r3, [sp, #24]
   2a764:	bcc	2a72c <ftello64@plt+0x169d8>
   2a768:	ldr	r1, [r5, #64]	; 0x40
   2a76c:	ldr	r2, [r5, #68]	; 0x44
   2a770:	cmp	r1, r2
   2a774:	bhi	2acc0 <ftello64@plt+0x16f6c>
   2a778:	mov	r2, #0
   2a77c:	str	r2, [r5, #64]	; 0x40
   2a780:	cmp	r8, r3
   2a784:	bhi	2a7cc <ftello64@plt+0x16a78>
   2a788:	b	2acc0 <ftello64@plt+0x16f6c>
   2a78c:	ldr	r3, [r4, #16]
   2a790:	ldr	r1, [r4, #20]
   2a794:	ldr	r0, [r4, #48]	; 0x30
   2a798:	adds	r3, r3, #1
   2a79c:	str	r3, [r4, #16]
   2a7a0:	adc	r1, r1, #0
   2a7a4:	add	r3, r2, #1
   2a7a8:	str	r1, [r4, #20]
   2a7ac:	str	r3, [r4, #40]	; 0x28
   2a7b0:	ldrb	r0, [r0, r2]
   2a7b4:	ldr	r2, [sp, #24]
   2a7b8:	add	r3, r2, #1
   2a7bc:	cmp	r3, r8
   2a7c0:	strb	r0, [sl, r2]
   2a7c4:	str	r3, [sp, #24]
   2a7c8:	bcs	2acc0 <ftello64@plt+0x16f6c>
   2a7cc:	ldr	r3, [r4, #32]
   2a7d0:	cmp	r3, #0
   2a7d4:	bne	2a7e4 <ftello64@plt+0x16a90>
   2a7d8:	ldrd	r2, [r4, #40]	; 0x28
   2a7dc:	cmp	r2, r3
   2a7e0:	bcc	2a78c <ftello64@plt+0x16a38>
   2a7e4:	mov	r0, r4
   2a7e8:	bl	565dc <ftello64@plt+0x42888>
   2a7ec:	cmn	r0, #1
   2a7f0:	beq	2acbc <ftello64@plt+0x16f68>
   2a7f4:	uxtb	r0, r0
   2a7f8:	b	2a7b4 <ftello64@plt+0x16a60>
   2a7fc:	cmp	r8, #512	; 0x200
   2a800:	bls	2b2d0 <ftello64@plt+0x1757c>
   2a804:	ldr	r3, [r5, #40]	; 0x28
   2a808:	cmp	r3, #0
   2a80c:	bne	2aaf0 <ftello64@plt+0x16d9c>
   2a810:	ldr	r3, [r5, #20]
   2a814:	cmp	r3, #0
   2a818:	str	r3, [sp, #8]
   2a81c:	bne	2ad08 <ftello64@plt+0x16fb4>
   2a820:	ldr	ip, [pc, #2816]	; 2b328 <ftello64@plt+0x175d4>
   2a824:	add	r6, r5, #56	; 0x38
   2a828:	add	r7, r5, #60	; 0x3c
   2a82c:	mov	r1, r6
   2a830:	add	r3, sp, #28
   2a834:	mov	r2, r7
   2a838:	mov	r0, r4
   2a83c:	str	ip, [sp, #28]
   2a840:	bl	57a70 <ftello64@plt+0x43d1c>
   2a844:	ldr	r3, [sp, #28]
   2a848:	cmp	r3, #0
   2a84c:	mov	r1, r0
   2a850:	str	r0, [r5, #64]	; 0x40
   2a854:	beq	2a898 <ftello64@plt+0x16b44>
   2a858:	cmp	r0, #0
   2a85c:	beq	2b2a4 <ftello64@plt+0x17550>
   2a860:	ldr	r3, [r5, #56]	; 0x38
   2a864:	ldrb	r2, [r3]
   2a868:	cmp	r2, #10
   2a86c:	beq	2ac48 <ftello64@plt+0x16ef4>
   2a870:	cmp	r2, #13
   2a874:	beq	2b0d8 <ftello64@plt+0x17384>
   2a878:	cmp	r1, #1
   2a87c:	bls	2ac44 <ftello64@plt+0x16ef0>
   2a880:	mov	r0, r3
   2a884:	str	r3, [sp, #16]
   2a888:	bl	2912c <ftello64@plt+0x153d8>
   2a88c:	ldr	r3, [sp, #16]
   2a890:	cmp	r0, #0
   2a894:	bne	2ac48 <ftello64@plt+0x16ef4>
   2a898:	mov	r3, #1
   2a89c:	str	r3, [r5, #20]
   2a8a0:	str	r3, [r5, #24]
   2a8a4:	ldr	r2, [r5, #68]	; 0x44
   2a8a8:	mov	r3, #0
   2a8ac:	cmp	r2, r1
   2a8b0:	str	r3, [sp, #24]
   2a8b4:	bcs	2b260 <ftello64@plt+0x1750c>
   2a8b8:	ldr	r1, [r5, #56]	; 0x38
   2a8bc:	add	r0, r2, #1
   2a8c0:	mov	r3, #1
   2a8c4:	str	r0, [r5, #68]	; 0x44
   2a8c8:	str	r3, [sp, #24]
   2a8cc:	ldrb	r2, [r1, r2]
   2a8d0:	mov	r1, sl
   2a8d4:	strb	r2, [sl]
   2a8d8:	ldr	r2, [r5, #68]	; 0x44
   2a8dc:	ldr	r0, [r5, #64]	; 0x40
   2a8e0:	cmp	r2, r0
   2a8e4:	bcs	2b05c <ftello64@plt+0x17308>
   2a8e8:	ldr	r0, [r5, #56]	; 0x38
   2a8ec:	add	r3, r3, #1
   2a8f0:	add	ip, r2, #1
   2a8f4:	str	ip, [r5, #68]	; 0x44
   2a8f8:	str	r3, [sp, #24]
   2a8fc:	ldrb	r2, [r0, r2]
   2a900:	cmp	r3, r8
   2a904:	strb	r2, [r1, #1]!
   2a908:	bne	2a8d8 <ftello64@plt+0x16b84>
   2a90c:	ldrd	r2, [r5, #64]	; 0x40
   2a910:	cmp	r2, r3
   2a914:	bhi	2ab10 <ftello64@plt+0x16dbc>
   2a918:	mov	r3, #0
   2a91c:	str	r3, [r5, #64]	; 0x40
   2a920:	b	2ab10 <ftello64@plt+0x16dbc>
   2a924:	ldr	r0, [pc, #2560]	; 2b32c <ftello64@plt+0x175d8>
   2a928:	bl	4ec70 <ftello64@plt+0x3af1c>
   2a92c:	b	2a594 <ftello64@plt+0x16840>
   2a930:	ldr	r3, [r5, #92]	; 0x5c
   2a934:	cmp	r3, #0
   2a938:	str	r3, [sp, #8]
   2a93c:	bne	2aac8 <ftello64@plt+0x16d74>
   2a940:	ldr	r3, [r5, #88]	; 0x58
   2a944:	cmp	r3, #0
   2a948:	str	r3, [sp, #12]
   2a94c:	bne	2ab1c <ftello64@plt+0x16dc8>
   2a950:	ldr	r1, [r5, #4]
   2a954:	ldr	r6, [fp, #288]	; 0x120
   2a958:	cmp	r1, #7
   2a95c:	bhi	2b300 <ftello64@plt+0x175ac>
   2a960:	ldr	r1, [pc, #2488]	; 2b320 <ftello64@plt+0x175cc>
   2a964:	mov	r0, r4
   2a968:	bl	573d8 <ftello64@plt+0x43684>
   2a96c:	ldr	r3, [pc, #2480]	; 2b324 <ftello64@plt+0x175d0>
   2a970:	ldr	r2, [r5, #4]
   2a974:	add	r1, r5, #52	; 0x34
   2a978:	mov	r7, r1
   2a97c:	str	r1, [sp, #16]
   2a980:	mov	r0, r4
   2a984:	ldr	r1, [r3, r2, lsl #2]
   2a988:	bl	573d8 <ftello64@plt+0x43684>
   2a98c:	ldr	r1, [pc, #2444]	; 2b320 <ftello64@plt+0x175cc>
   2a990:	mov	r0, r4
   2a994:	bl	573d8 <ftello64@plt+0x43684>
   2a998:	mov	r1, r7
   2a99c:	mov	r0, r4
   2a9a0:	bl	573d8 <ftello64@plt+0x43684>
   2a9a4:	ldr	r3, [fp, #212]	; 0xd4
   2a9a8:	cmp	r3, #0
   2a9ac:	bne	2b0a4 <ftello64@plt+0x17350>
   2a9b0:	cmp	r6, #0
   2a9b4:	beq	2aa48 <ftello64@plt+0x16cf4>
   2a9b8:	ldr	r7, [pc, #2416]	; 2b330 <ftello64@plt+0x175dc>
   2a9bc:	ldr	r9, [pc, #2416]	; 2b334 <ftello64@plt+0x175e0>
   2a9c0:	ldr	fp, [sp, #16]
   2a9c4:	str	r5, [sp, #20]
   2a9c8:	ldr	r1, [pc, #2408]	; 2b338 <ftello64@plt+0x175e4>
   2a9cc:	mov	r0, r4
   2a9d0:	bl	573d8 <ftello64@plt+0x43684>
   2a9d4:	ldrb	r1, [r6, #8]
   2a9d8:	add	r5, r6, #8
   2a9dc:	cmp	r1, #0
   2a9e0:	bne	2a9fc <ftello64@plt+0x16ca8>
   2a9e4:	b	2aa2c <ftello64@plt+0x16cd8>
   2a9e8:	mov	r0, r4
   2a9ec:	bl	56944 <ftello64@plt+0x42bf0>
   2a9f0:	ldrb	r1, [r5, #1]!
   2a9f4:	cmp	r1, #0
   2a9f8:	beq	2aa2c <ftello64@plt+0x16cd8>
   2a9fc:	cmp	r1, #10
   2aa00:	beq	2af34 <ftello64@plt+0x171e0>
   2aa04:	cmp	r1, #13
   2aa08:	beq	2af44 <ftello64@plt+0x171f0>
   2aa0c:	cmp	r1, #11
   2aa10:	bne	2a9e8 <ftello64@plt+0x16c94>
   2aa14:	mov	r1, r7
   2aa18:	mov	r0, r4
   2aa1c:	bl	573d8 <ftello64@plt+0x43684>
   2aa20:	ldrb	r1, [r5, #1]!
   2aa24:	cmp	r1, #0
   2aa28:	bne	2a9fc <ftello64@plt+0x16ca8>
   2aa2c:	mov	r1, fp
   2aa30:	mov	r0, r4
   2aa34:	bl	573d8 <ftello64@plt+0x43684>
   2aa38:	ldr	r6, [r6]
   2aa3c:	cmp	r6, #0
   2aa40:	bne	2a9c8 <ftello64@plt+0x16c74>
   2aa44:	ldr	r5, [sp, #20]
   2aa48:	ldr	r6, [r5, #12]
   2aa4c:	cmp	r6, #0
   2aa50:	beq	2aa74 <ftello64@plt+0x16d20>
   2aa54:	ldrb	r1, [r6]
   2aa58:	cmp	r1, #0
   2aa5c:	beq	2aa74 <ftello64@plt+0x16d20>
   2aa60:	mov	r0, r4
   2aa64:	bl	56944 <ftello64@plt+0x42bf0>
   2aa68:	ldrb	r1, [r6, #1]!
   2aa6c:	cmp	r1, #0
   2aa70:	bne	2aa60 <ftello64@plt+0x16d0c>
   2aa74:	ldr	r1, [sp, #16]
   2aa78:	mov	r0, r4
   2aa7c:	bl	573d8 <ftello64@plt+0x43684>
   2aa80:	ldr	r3, [r5, #88]	; 0x58
   2aa84:	ldr	r6, [pc, #2224]	; 2b33c <ftello64@plt+0x175e8>
   2aa88:	mov	r2, #0
   2aa8c:	cmp	r8, #0
   2aa90:	add	r3, r3, #1
   2aa94:	str	r2, [r5, #76]	; 0x4c
   2aa98:	str	r2, [r5, #80]	; 0x50
   2aa9c:	str	r3, [r5, #88]	; 0x58
   2aaa0:	str	r6, [r5, #84]	; 0x54
   2aaa4:	moveq	r2, r8
   2aaa8:	bne	2ab58 <ftello64@plt+0x16e04>
   2aaac:	ldr	r3, [sp, #12]
   2aab0:	str	r2, [r5, #76]	; 0x4c
   2aab4:	str	r3, [r5, #80]	; 0x50
   2aab8:	str	r6, [r5, #84]	; 0x54
   2aabc:	b	2aad0 <ftello64@plt+0x16d7c>
   2aac0:	mov	r3, #1
   2aac4:	str	r3, [r5, #92]	; 0x5c
   2aac8:	mov	r3, #0
   2aacc:	str	r3, [sp, #8]
   2aad0:	ldr	r3, [pc, #2112]	; 2b318 <ftello64@plt+0x175c4>
   2aad4:	ldr	r2, [sp, #36]	; 0x24
   2aad8:	ldr	r0, [sp, #8]
   2aadc:	ldr	r3, [r3]
   2aae0:	cmp	r2, r3
   2aae4:	bne	2b2cc <ftello64@plt+0x17578>
   2aae8:	add	sp, sp, #44	; 0x2c
   2aaec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2aaf0:	str	r8, [sp]
   2aaf4:	mov	r3, sl
   2aaf8:	mov	r1, r4
   2aafc:	mov	r0, r5
   2ab00:	add	r2, sp, #24
   2ab04:	bl	29fbc <ftello64@plt+0x16268>
   2ab08:	ldr	r8, [sp, #24]
   2ab0c:	str	r0, [sp, #8]
   2ab10:	ldr	r3, [sp, #12]
   2ab14:	str	r8, [r3]
   2ab18:	b	2aad0 <ftello64@plt+0x16d7c>
   2ab1c:	ldr	r2, [r5, #76]	; 0x4c
   2ab20:	ldr	r3, [r5, #80]	; 0x50
   2ab24:	cmp	r2, #0
   2ab28:	ldr	r6, [r5, #84]	; 0x54
   2ab2c:	str	r3, [sp, #12]
   2ab30:	ble	2ab50 <ftello64@plt+0x16dfc>
   2ab34:	add	r3, r5, #72	; 0x48
   2ab38:	add	ip, r3, r2
   2ab3c:	add	r1, sp, #32
   2ab40:	ldrb	r0, [r3], #1
   2ab44:	cmp	ip, r3
   2ab48:	strb	r0, [r1], #1
   2ab4c:	bne	2ab40 <ftello64@plt+0x16dec>
   2ab50:	cmp	r8, #0
   2ab54:	beq	2b1ac <ftello64@plt+0x17458>
   2ab58:	sub	r7, sl, #1
   2ab5c:	ldr	ip, [pc, #2012]	; 2b340 <ftello64@plt+0x175ec>
   2ab60:	add	fp, r7, r8
   2ab64:	mov	r0, r7
   2ab68:	ldrb	r3, [r0, #1]!
   2ab6c:	lsl	r1, r6, #8
   2ab70:	eor	r3, r3, r1, lsr #24
   2ab74:	cmp	fp, r0
   2ab78:	ldr	r3, [ip, r3, lsl #2]
   2ab7c:	eor	r6, r3, r6, lsl #8
   2ab80:	bne	2ab68 <ftello64@plt+0x16e14>
   2ab84:	add	r3, r5, #52	; 0x34
   2ab88:	bic	r6, r6, #-16777216	; 0xff000000
   2ab8c:	ldr	sl, [pc, #1928]	; 2b31c <ftello64@plt+0x175c8>
   2ab90:	str	r3, [sp, #16]
   2ab94:	ldr	r9, [sp, #12]
   2ab98:	str	r5, [sp, #20]
   2ab9c:	b	2aba8 <ftello64@plt+0x16e54>
   2aba0:	cmp	fp, r7
   2aba4:	beq	2af54 <ftello64@plt+0x17200>
   2aba8:	ldrb	r1, [r7, #1]!
   2abac:	add	r3, sp, #40	; 0x28
   2abb0:	add	r3, r3, r2
   2abb4:	add	r2, r2, #1
   2abb8:	cmp	r2, #2
   2abbc:	strb	r1, [r3, #-8]
   2abc0:	ble	2aba0 <ftello64@plt+0x16e4c>
   2abc4:	ldrb	r5, [sp, #32]
   2abc8:	mov	r0, r4
   2abcc:	add	r9, r9, #1
   2abd0:	ldrb	r1, [sl, r5, lsr #2]
   2abd4:	bl	56944 <ftello64@plt+0x42bf0>
   2abd8:	ldrb	r8, [sp, #33]	; 0x21
   2abdc:	lsl	r3, r5, #4
   2abe0:	and	r3, r3, #48	; 0x30
   2abe4:	mov	r0, r4
   2abe8:	orr	r3, r3, r8, lsr #4
   2abec:	lsl	r8, r8, #2
   2abf0:	ldrb	r1, [sl, r3]
   2abf4:	bl	56944 <ftello64@plt+0x42bf0>
   2abf8:	ldrb	r5, [sp, #34]	; 0x22
   2abfc:	and	r8, r8, #60	; 0x3c
   2ac00:	mov	r0, r4
   2ac04:	orr	r8, r8, r5, lsr #6
   2ac08:	ldrb	r1, [sl, r8]
   2ac0c:	bl	56944 <ftello64@plt+0x42bf0>
   2ac10:	and	r3, r5, #63	; 0x3f
   2ac14:	mov	r0, r4
   2ac18:	ldrb	r1, [sl, r3]
   2ac1c:	bl	56944 <ftello64@plt+0x42bf0>
   2ac20:	cmp	r9, #15
   2ac24:	movle	r2, #0
   2ac28:	ble	2aba0 <ftello64@plt+0x16e4c>
   2ac2c:	ldr	r1, [sp, #16]
   2ac30:	mov	r0, r4
   2ac34:	mov	r9, #0
   2ac38:	bl	573d8 <ftello64@plt+0x43684>
   2ac3c:	mov	r2, r9
   2ac40:	b	2aba0 <ftello64@plt+0x16e4c>
   2ac44:	mov	r1, #1
   2ac48:	ldr	r9, [pc, #1752]	; 2b328 <ftello64@plt+0x175d4>
   2ac4c:	mov	r0, r1
   2ac50:	mov	r1, r0
   2ac54:	mov	r0, r3
   2ac58:	bl	292e0 <ftello64@plt+0x1558c>
   2ac5c:	cmp	r0, #0
   2ac60:	blt	2ac84 <ftello64@plt+0x16f30>
   2ac64:	ldr	r3, [r5, #8]
   2ac68:	cmp	r3, #0
   2ac6c:	beq	2afac <ftello64@plt+0x17258>
   2ac70:	bic	r3, r0, #4
   2ac74:	cmp	r3, #1
   2ac78:	beq	2afac <ftello64@plt+0x17258>
   2ac7c:	cmp	r0, #6
   2ac80:	beq	2b050 <ftello64@plt+0x172fc>
   2ac84:	add	r3, sp, #28
   2ac88:	mov	r2, r7
   2ac8c:	mov	r1, r6
   2ac90:	mov	r0, r4
   2ac94:	str	r9, [sp, #28]
   2ac98:	bl	57a70 <ftello64@plt+0x43d1c>
   2ac9c:	ldr	r3, [sp, #28]
   2aca0:	cmp	r3, #0
   2aca4:	str	r0, [r5, #64]	; 0x40
   2aca8:	beq	2ac84 <ftello64@plt+0x16f30>
   2acac:	cmp	r0, #0
   2acb0:	beq	2ad2c <ftello64@plt+0x16fd8>
   2acb4:	ldr	r3, [r5, #56]	; 0x38
   2acb8:	b	2ac50 <ftello64@plt+0x16efc>
   2acbc:	ldr	r3, [sp, #24]
   2acc0:	ldr	r1, [sp, #12]
   2acc4:	clz	r2, r3
   2acc8:	lsr	r2, r2, #5
   2accc:	str	r3, [r1]
   2acd0:	rsb	r3, r2, #0
   2acd4:	str	r3, [sp, #8]
   2acd8:	b	2aad0 <ftello64@plt+0x16d7c>
   2acdc:	ldr	r3, [pc, #1628]	; 2b340 <ftello64@plt+0x175ec>
   2ace0:	ldr	r3, [r3, #1280]	; 0x500
   2ace4:	cmp	r3, #0
   2ace8:	beq	2aee0 <ftello64@plt+0x1718c>
   2acec:	ldrb	r3, [r5, #52]	; 0x34
   2acf0:	cmp	r3, #0
   2acf4:	bne	2aac8 <ftello64@plt+0x16d74>
   2acf8:	mov	r2, #10
   2acfc:	str	r3, [sp, #8]
   2ad00:	strb	r2, [r5, #52]	; 0x34
   2ad04:	b	2aad0 <ftello64@plt+0x16d7c>
   2ad08:	str	r8, [sp]
   2ad0c:	mov	r3, sl
   2ad10:	mov	r1, r4
   2ad14:	mov	r0, r5
   2ad18:	add	r2, sp, #24
   2ad1c:	bl	29840 <ftello64@plt+0x15aec>
   2ad20:	ldr	r8, [sp, #24]
   2ad24:	str	r0, [sp, #8]
   2ad28:	b	2ab10 <ftello64@plt+0x16dbc>
   2ad2c:	ldrd	r2, [r5, #24]
   2ad30:	cmp	r3, #0
   2ad34:	bne	2aee8 <ftello64@plt+0x17194>
   2ad38:	ldr	r1, [pc, #1532]	; 2b33c <ftello64@plt+0x175e8>
   2ad3c:	cmp	r2, #0
   2ad40:	mov	r2, #1
   2ad44:	str	r3, [r5, #76]	; 0x4c
   2ad48:	strb	r3, [r5, #72]	; 0x48
   2ad4c:	str	r1, [r5, #84]	; 0x54
   2ad50:	str	r2, [r5, #20]
   2ad54:	bne	2aef8 <ftello64@plt+0x171a4>
   2ad58:	ldr	r3, [r5, #40]	; 0x28
   2ad5c:	cmp	r3, #0
   2ad60:	beq	2ad08 <ftello64@plt+0x16fb4>
   2ad64:	add	r0, sp, #28
   2ad68:	ldr	r6, [r5, #36]	; 0x24
   2ad6c:	bl	4f478 <ftello64@plt+0x3b724>
   2ad70:	ldr	r4, [sp, #28]
   2ad74:	cmp	r4, #20
   2ad78:	mov	r1, r0
   2ad7c:	bhi	2b2e0 <ftello64@plt+0x1758c>
   2ad80:	mvn	ip, #0
   2ad84:	add	r8, r4, #4
   2ad88:	add	r3, r4, #3
   2ad8c:	strb	ip, [sl]
   2ad90:	ands	r7, r6, #123	; 0x7b
   2ad94:	mov	ip, #2
   2ad98:	add	r9, sl, r8
   2ad9c:	add	r0, sl, #2
   2ada0:	add	fp, r4, #2
   2ada4:	str	r3, [sp, #16]
   2ada8:	mov	r2, r4
   2adac:	str	ip, [sp, #24]
   2adb0:	beq	2b0e8 <ftello64@plt+0x17394>
   2adb4:	bl	133e8 <memcpy@plt>
   2adb8:	ldr	r3, [sp, #16]
   2adbc:	mov	r2, #1
   2adc0:	tst	r6, #1
   2adc4:	strb	r2, [sl, fp]
   2adc8:	ldr	r2, [r5, #32]
   2adcc:	clz	r2, r2
   2add0:	lsr	r2, r2, #5
   2add4:	strb	r2, [sl, r3]
   2add8:	addne	r8, r4, #5
   2addc:	movne	lr, #3
   2ade0:	and	r3, r6, #2
   2ade4:	addne	r2, sl, r8
   2ade8:	moveq	r2, r9
   2adec:	and	ip, r6, #8
   2adf0:	and	r0, r6, #16
   2adf4:	and	r1, r6, #32
   2adf8:	and	r7, r6, #64	; 0x40
   2adfc:	strbne	lr, [r9]
   2ae00:	cmp	r3, #0
   2ae04:	add	r3, r8, #1
   2ae08:	add	lr, sl, r3
   2ae0c:	bne	2b2f0 <ftello64@plt+0x1759c>
   2ae10:	cmp	ip, #0
   2ae14:	beq	2ae34 <ftello64@plt+0x170e0>
   2ae18:	add	ip, r3, #1
   2ae1c:	mov	r4, #11
   2ae20:	strb	r4, [r2]
   2ae24:	mov	r8, r3
   2ae28:	mov	r2, lr
   2ae2c:	mov	r3, ip
   2ae30:	add	lr, sl, ip
   2ae34:	cmp	r0, #0
   2ae38:	beq	2ae58 <ftello64@plt+0x17104>
   2ae3c:	add	r0, r3, #1
   2ae40:	mov	ip, #8
   2ae44:	strb	ip, [r2]
   2ae48:	mov	r8, r3
   2ae4c:	mov	r2, lr
   2ae50:	mov	r3, r0
   2ae54:	add	lr, sl, r0
   2ae58:	cmp	r1, #0
   2ae5c:	beq	2ae7c <ftello64@plt+0x17128>
   2ae60:	add	r1, r3, #1
   2ae64:	mov	r0, #9
   2ae68:	strb	r0, [r2]
   2ae6c:	mov	r8, r3
   2ae70:	mov	r2, lr
   2ae74:	mov	r3, r1
   2ae78:	add	lr, sl, r1
   2ae7c:	cmp	r7, #0
   2ae80:	beq	2ae9c <ftello64@plt+0x17148>
   2ae84:	mov	r0, #10
   2ae88:	add	r1, r3, #1
   2ae8c:	strb	r0, [r2]
   2ae90:	mov	r8, r3
   2ae94:	mov	r2, lr
   2ae98:	add	lr, sl, r1
   2ae9c:	sub	r1, r8, #2
   2aea0:	strb	r1, [sl, #1]
   2aea4:	mvn	r1, #52	; 0x34
   2aea8:	strb	r1, [r2]
   2aeac:	add	r3, sl, r8
   2aeb0:	mvn	r2, #30
   2aeb4:	strb	r2, [lr]
   2aeb8:	add	r1, r8, #5
   2aebc:	mov	r2, #116	; 0x74
   2aec0:	strb	r2, [r3, #2]
   2aec4:	mvn	r0, #29
   2aec8:	mov	r2, #0
   2aecc:	strb	r0, [r3, #4]
   2aed0:	strb	r2, [r3, #3]
   2aed4:	add	r8, r8, #9
   2aed8:	str	r2, [sl, r1]
   2aedc:	b	2ab10 <ftello64@plt+0x16dbc>
   2aee0:	bl	29070 <ftello64@plt+0x1531c>
   2aee4:	b	2acec <ftello64@plt+0x16f98>
   2aee8:	mov	r3, #1
   2aeec:	cmp	r2, #0
   2aef0:	str	r3, [r5, #40]	; 0x28
   2aef4:	beq	2ad64 <ftello64@plt+0x17010>
   2aef8:	ldr	r1, [r5, #64]	; 0x40
   2aefc:	b	2a8a4 <ftello64@plt+0x16b50>
   2af00:	mov	r2, #5
   2af04:	ldr	r1, [pc, #1080]	; 2b344 <ftello64@plt+0x175f0>
   2af08:	mov	r0, #0
   2af0c:	bl	13484 <dcgettext@plt>
   2af10:	bl	4eb24 <ftello64@plt+0x3add0>
   2af14:	b	2a6d0 <ftello64@plt+0x1697c>
   2af18:	mov	r2, #5
   2af1c:	ldr	r1, [pc, #1060]	; 2b348 <ftello64@plt+0x175f4>
   2af20:	mov	r0, #0
   2af24:	bl	13484 <dcgettext@plt>
   2af28:	ldr	r1, [pc, #1016]	; 2b328 <ftello64@plt+0x175d4>
   2af2c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2af30:	b	2a6c4 <ftello64@plt+0x16970>
   2af34:	mov	r1, r9
   2af38:	mov	r0, r4
   2af3c:	bl	573d8 <ftello64@plt+0x43684>
   2af40:	b	2a9f0 <ftello64@plt+0x16c9c>
   2af44:	ldr	r1, [pc, #1024]	; 2b34c <ftello64@plt+0x175f8>
   2af48:	mov	r0, r4
   2af4c:	bl	573d8 <ftello64@plt+0x43684>
   2af50:	b	2a9f0 <ftello64@plt+0x16c9c>
   2af54:	ldr	r5, [sp, #20]
   2af58:	str	r9, [sp, #12]
   2af5c:	cmp	r2, #0
   2af60:	addgt	r3, r5, #72	; 0x48
   2af64:	addgt	ip, r3, r2
   2af68:	addgt	r1, sp, #32
   2af6c:	ble	2aaac <ftello64@plt+0x16d58>
   2af70:	ldrb	r0, [r1], #1
   2af74:	strb	r0, [r3], #1
   2af78:	cmp	r3, ip
   2af7c:	bne	2af70 <ftello64@plt+0x1721c>
   2af80:	b	2aaac <ftello64@plt+0x16d58>
   2af84:	cmp	r6, #5
   2af88:	bne	2aac8 <ftello64@plt+0x16d74>
   2af8c:	ldr	r3, [sp, #12]
   2af90:	mov	r0, sl
   2af94:	ldr	r1, [pc, #948]	; 2b350 <ftello64@plt+0x175fc>
   2af98:	ldr	r2, [r3]
   2af9c:	bl	49330 <ftello64@plt+0x355dc>
   2afa0:	mov	r3, #0
   2afa4:	str	r3, [sp, #8]
   2afa8:	b	2aad0 <ftello64@plt+0x16d7c>
   2afac:	cmp	r0, #3
   2afb0:	bne	2b050 <ftello64@plt+0x172fc>
   2afb4:	ldr	r3, [r5, #28]
   2afb8:	cmp	r3, #0
   2afbc:	str	r3, [sp, #20]
   2afc0:	moveq	r3, #1
   2afc4:	streq	r3, [r5, #28]
   2afc8:	bne	2b1c0 <ftello64@plt+0x1746c>
   2afcc:	ldr	r9, [pc, #852]	; 2b328 <ftello64@plt+0x175d4>
   2afd0:	mov	r2, r7
   2afd4:	add	r3, sp, #28
   2afd8:	mov	r1, r6
   2afdc:	mov	r0, r4
   2afe0:	str	r9, [sp, #28]
   2afe4:	bl	57a70 <ftello64@plt+0x43d1c>
   2afe8:	ldr	r2, [sp, #28]
   2afec:	cmp	r2, #0
   2aff0:	str	r0, [r5, #64]	; 0x40
   2aff4:	beq	2afd0 <ftello64@plt+0x1727c>
   2aff8:	mov	r2, r0
   2affc:	str	r0, [sp, #16]
   2b000:	ldr	r1, [r5, #56]	; 0x38
   2b004:	mov	r0, r5
   2b008:	bl	29404 <ftello64@plt+0x156b0>
   2b00c:	ldr	r3, [sp, #16]
   2b010:	cmp	r0, #0
   2b014:	ble	2b03c <ftello64@plt+0x172e8>
   2b018:	cmp	r3, #0
   2b01c:	bne	2afd0 <ftello64@plt+0x1727c>
   2b020:	ldr	r3, [sp, #20]
   2b024:	cmp	r3, #0
   2b028:	beq	2ad2c <ftello64@plt+0x16fd8>
   2b02c:	mov	r0, #6
   2b030:	bl	38efc <ftello64@plt+0x251a8>
   2b034:	mov	r0, #1
   2b038:	bl	14378 <ftello64@plt+0x624>
   2b03c:	beq	2b020 <ftello64@plt+0x172cc>
   2b040:	ldr	r3, [fp, #276]	; 0x114
   2b044:	cmp	r3, #2
   2b048:	bne	2b020 <ftello64@plt+0x172cc>
   2b04c:	b	2b02c <ftello64@plt+0x172d8>
   2b050:	mov	r3, #0
   2b054:	str	r3, [sp, #20]
   2b058:	b	2afcc <ftello64@plt+0x17278>
   2b05c:	ldr	r8, [sp, #24]
   2b060:	b	2a918 <ftello64@plt+0x16bc4>
   2b064:	ldr	r3, [r5, #96]	; 0x60
   2b068:	cmp	r3, #0
   2b06c:	bne	2a6b8 <ftello64@plt+0x16964>
   2b070:	ldr	r0, [r5, #24]
   2b074:	cmp	r0, #0
   2b078:	bne	2a6b8 <ftello64@plt+0x16964>
   2b07c:	mov	r2, #5
   2b080:	ldr	r1, [pc, #716]	; 2b354 <ftello64@plt+0x17600>
   2b084:	bl	13484 <dcgettext@plt>
   2b088:	bl	4eb24 <ftello64@plt+0x3add0>
   2b08c:	mov	r3, #1
   2b090:	str	r3, [r5, #16]
   2b094:	ldr	r1, [pc, #700]	; 2b358 <ftello64@plt+0x17604>
   2b098:	mov	r0, #16
   2b09c:	bl	390b8 <ftello64@plt+0x25364>
   2b0a0:	b	2a6b8 <ftello64@plt+0x16964>
   2b0a4:	ldr	r1, [pc, #688]	; 2b35c <ftello64@plt+0x17608>
   2b0a8:	mov	r0, r4
   2b0ac:	bl	573d8 <ftello64@plt+0x43684>
   2b0b0:	mov	r1, #50	; 0x32
   2b0b4:	mov	r0, r4
   2b0b8:	bl	56944 <ftello64@plt+0x42bf0>
   2b0bc:	ldr	r3, [fp, #212]	; 0xd4
   2b0c0:	cmp	r3, #1
   2b0c4:	bgt	2b1e8 <ftello64@plt+0x17494>
   2b0c8:	ldr	r1, [sp, #16]
   2b0cc:	mov	r0, r4
   2b0d0:	bl	573d8 <ftello64@plt+0x43684>
   2b0d4:	b	2a9b0 <ftello64@plt+0x16c5c>
   2b0d8:	ldrb	r2, [r3, #1]
   2b0dc:	cmp	r2, #10
   2b0e0:	bne	2a878 <ftello64@plt+0x16b24>
   2b0e4:	b	2ac48 <ftello64@plt+0x16ef4>
   2b0e8:	bl	133e8 <memcpy@plt>
   2b0ec:	ldr	r3, [sp, #16]
   2b0f0:	mov	r2, #1
   2b0f4:	strb	r2, [sl, fp]
   2b0f8:	add	r8, r4, #5
   2b0fc:	ldr	r2, [r5, #32]
   2b100:	clz	r2, r2
   2b104:	lsr	r2, r2, #5
   2b108:	strb	r2, [sl, r3]
   2b10c:	mov	ip, r7
   2b110:	add	r2, sl, r8
   2b114:	mov	r0, r7
   2b118:	mov	r1, r7
   2b11c:	add	r3, r8, #1
   2b120:	mov	r4, #2
   2b124:	add	lr, sl, r3
   2b128:	strb	r4, [r9]
   2b12c:	b	2ae10 <ftello64@plt+0x170bc>
   2b130:	ldrb	r3, [r5, #72]	; 0x48
   2b134:	ldr	r8, [pc, #480]	; 2b31c <ftello64@plt+0x175c8>
   2b138:	mov	r0, r4
   2b13c:	ldrb	r1, [r8, r3, lsr #2]
   2b140:	bl	56944 <ftello64@plt+0x42bf0>
   2b144:	cmp	sl, #1
   2b148:	ldrb	r3, [r5, #72]	; 0x48
   2b14c:	beq	2b274 <ftello64@plt+0x17520>
   2b150:	ldrb	r2, [r5, #73]	; 0x49
   2b154:	lsl	r3, r3, #4
   2b158:	and	r3, r3, #48	; 0x30
   2b15c:	mov	r0, r4
   2b160:	orr	r3, r3, r2, lsr #4
   2b164:	ldrb	r1, [r8, r3]
   2b168:	bl	56944 <ftello64@plt+0x42bf0>
   2b16c:	ldrb	r3, [r5, #73]	; 0x49
   2b170:	mov	r0, r4
   2b174:	lsl	r3, r3, #2
   2b178:	and	r3, r3, #60	; 0x3c
   2b17c:	ldrb	r1, [r8, r3]
   2b180:	bl	56944 <ftello64@plt+0x42bf0>
   2b184:	mov	r1, #61	; 0x3d
   2b188:	mov	r0, r4
   2b18c:	bl	56944 <ftello64@plt+0x42bf0>
   2b190:	add	r7, r7, #1
   2b194:	cmp	r7, #15
   2b198:	ble	2a5f0 <ftello64@plt+0x1689c>
   2b19c:	mov	r1, r9
   2b1a0:	mov	r0, r4
   2b1a4:	bl	573d8 <ftello64@plt+0x43684>
   2b1a8:	b	2a5f8 <ftello64@plt+0x168a4>
   2b1ac:	bic	r6, r6, #-16777216	; 0xff000000
   2b1b0:	b	2af5c <ftello64@plt+0x17208>
   2b1b4:	mov	r1, r3
   2b1b8:	mov	r3, r8
   2b1bc:	b	2a770 <ftello64@plt+0x16a1c>
   2b1c0:	mov	r2, #5
   2b1c4:	ldr	r1, [pc, #404]	; 2b360 <ftello64@plt+0x1760c>
   2b1c8:	mov	r0, #0
   2b1cc:	bl	13484 <dcgettext@plt>
   2b1d0:	bl	4eb24 <ftello64@plt+0x3add0>
   2b1d4:	mov	r3, #1
   2b1d8:	str	r3, [r5, #28]
   2b1dc:	ldr	r3, [pc, #384]	; 2b364 <ftello64@plt+0x17610>
   2b1e0:	str	r3, [sp, #20]
   2b1e4:	b	2afcc <ftello64@plt+0x17278>
   2b1e8:	mov	r1, #46	; 0x2e
   2b1ec:	mov	r0, r4
   2b1f0:	bl	56944 <ftello64@plt+0x42bf0>
   2b1f4:	mov	r1, #50	; 0x32
   2b1f8:	mov	r0, r4
   2b1fc:	bl	56944 <ftello64@plt+0x42bf0>
   2b200:	ldr	r3, [fp, #212]	; 0xd4
   2b204:	cmp	r3, #2
   2b208:	ble	2b0c8 <ftello64@plt+0x17374>
   2b20c:	ldr	r9, [pc, #340]	; 2b368 <ftello64@plt+0x17614>
   2b210:	mov	r7, #49	; 0x31
   2b214:	mov	r1, #46	; 0x2e
   2b218:	b	2b22c <ftello64@plt+0x174d8>
   2b21c:	cmp	r7, #9
   2b220:	beq	2b244 <ftello64@plt+0x174f0>
   2b224:	mov	r1, r7
   2b228:	ldrb	r7, [r9, #1]!
   2b22c:	mov	r0, r4
   2b230:	bl	56944 <ftello64@plt+0x42bf0>
   2b234:	and	r3, r7, #223	; 0xdf
   2b238:	cmp	r7, #45	; 0x2d
   2b23c:	cmpne	r3, #0
   2b240:	bne	2b21c <ftello64@plt+0x174c8>
   2b244:	ldr	r3, [fp, #212]	; 0xd4
   2b248:	cmp	r3, #3
   2b24c:	ble	2b0c8 <ftello64@plt+0x17374>
   2b250:	ldr	r1, [pc, #276]	; 2b36c <ftello64@plt+0x17618>
   2b254:	mov	r0, r4
   2b258:	bl	573d8 <ftello64@plt+0x43684>
   2b25c:	b	2b0c8 <ftello64@plt+0x17374>
   2b260:	mov	r8, #0
   2b264:	mvn	r3, #0
   2b268:	str	r8, [r5, #64]	; 0x40
   2b26c:	str	r3, [sp, #8]
   2b270:	b	2ab10 <ftello64@plt+0x16dbc>
   2b274:	lsl	r3, r3, #4
   2b278:	and	r3, r3, #48	; 0x30
   2b27c:	mov	r0, r4
   2b280:	ldrb	r1, [r8, r3]
   2b284:	bl	56944 <ftello64@plt+0x42bf0>
   2b288:	mov	r1, #61	; 0x3d
   2b28c:	mov	r0, r4
   2b290:	bl	56944 <ftello64@plt+0x42bf0>
   2b294:	mov	r1, #61	; 0x3d
   2b298:	mov	r0, r4
   2b29c:	bl	56944 <ftello64@plt+0x42bf0>
   2b2a0:	b	2b190 <ftello64@plt+0x1743c>
   2b2a4:	ldr	r3, [r5, #24]
   2b2a8:	cmp	r3, #0
   2b2ac:	bne	2b260 <ftello64@plt+0x1750c>
   2b2b0:	ldr	r3, [r5, #40]	; 0x28
   2b2b4:	cmp	r3, #0
   2b2b8:	bne	2b308 <ftello64@plt+0x175b4>
   2b2bc:	mvn	r3, #0
   2b2c0:	ldr	r8, [sp, #24]
   2b2c4:	str	r3, [sp, #8]
   2b2c8:	b	2ab10 <ftello64@plt+0x16dbc>
   2b2cc:	bl	134b4 <__stack_chk_fail@plt>
   2b2d0:	ldr	r2, [pc, #152]	; 2b370 <ftello64@plt+0x1761c>
   2b2d4:	ldr	r1, [pc, #152]	; 2b374 <ftello64@plt+0x17620>
   2b2d8:	ldr	r0, [pc, #152]	; 2b378 <ftello64@plt+0x17624>
   2b2dc:	bl	4ee84 <ftello64@plt+0x3b130>
   2b2e0:	ldr	r2, [pc, #136]	; 2b370 <ftello64@plt+0x1761c>
   2b2e4:	ldr	r1, [pc, #144]	; 2b37c <ftello64@plt+0x17628>
   2b2e8:	ldr	r0, [pc, #136]	; 2b378 <ftello64@plt+0x17624>
   2b2ec:	bl	4ee84 <ftello64@plt+0x3b130>
   2b2f0:	mov	r9, r2
   2b2f4:	mov	r8, r3
   2b2f8:	mov	r2, lr
   2b2fc:	b	2b11c <ftello64@plt+0x173c8>
   2b300:	ldr	r0, [pc, #120]	; 2b380 <ftello64@plt+0x1762c>
   2b304:	bl	4ec2c <ftello64@plt+0x3aed8>
   2b308:	mvn	r3, #0
   2b30c:	str	r3, [sp, #8]
   2b310:	b	2ad64 <ftello64@plt+0x17010>
   2b314:	andeq	r8, r7, r0, asr r2
   2b318:	andeq	r6, r7, r8, ror #19
   2b31c:	andeq	r7, r7, r0, lsr #3
   2b320:	ldrdeq	pc, [r5], -r0
   2b324:	andeq	pc, r5, r8, ror #6
   2b328:	andeq	r4, r0, r0, lsr #28
   2b32c:	andeq	pc, r5, r4, lsl #11
   2b330:	andeq	pc, r5, r8, lsl #12
   2b334:	andeq	pc, r5, r0, lsl #12
   2b338:	strdeq	pc, [r5], -r4
   2b33c:	adcseq	r0, r7, lr, asr #9
   2b340:	andeq	r7, r7, r8, asr #16
   2b344:	andeq	pc, r5, ip, asr r6	; <UNPREDICTABLE>
   2b348:	andeq	pc, r5, ip, lsr #12
   2b34c:	andeq	pc, r5, r4, lsl #12
   2b350:	andeq	pc, r5, r8, lsr #13
   2b354:	andeq	pc, r5, ip, lsl #12
   2b358:	andeq	lr, r5, r0, lsr #8
   2b35c:	ldrdeq	pc, [r5], -r0
   2b360:	andeq	pc, r5, r0, lsr #11
   2b364:	andeq	r0, r0, #15
   2b368:	andeq	fp, r5, r4, lsr #10
   2b36c:	andeq	pc, r5, r4, ror #11
   2b370:	andeq	pc, r5, r0, lsr #7
   2b374:	andeq	r0, r0, sl, lsl r4
   2b378:	andeq	pc, r5, r0, ror #10
   2b37c:	andeq	r0, r0, pc, lsr #8
   2b380:	andeq	pc, r5, r0, asr #11
   2b384:	ldr	r3, [r0]
   2b388:	push	{r4, lr}
   2b38c:	mov	r4, r0
   2b390:	add	r3, r3, #1
   2b394:	str	r3, [r4]
   2b398:	mov	r0, r1
   2b39c:	mov	r2, r4
   2b3a0:	ldr	r1, [pc, #20]	; 2b3bc <ftello64@plt+0x17668>
   2b3a4:	bl	56334 <ftello64@plt+0x425e0>
   2b3a8:	cmp	r0, #0
   2b3ac:	ldrne	r3, [r4]
   2b3b0:	subne	r3, r3, #1
   2b3b4:	strne	r3, [r4]
   2b3b8:	pop	{r4, pc}
   2b3bc:	andeq	sl, r2, ip, asr #10
   2b3c0:	push	{r4, lr}
   2b3c4:	sub	sp, sp, #8
   2b3c8:	ldr	r4, [pc, #88]	; 2b428 <ftello64@plt+0x176d4>
   2b3cc:	mov	r1, sp
   2b3d0:	mov	r2, #2
   2b3d4:	ldr	r3, [r4]
   2b3d8:	str	r3, [sp, #4]
   2b3dc:	bl	56824 <ftello64@plt+0x42ad0>
   2b3e0:	cmn	r0, #1
   2b3e4:	beq	2b3fc <ftello64@plt+0x176a8>
   2b3e8:	cmp	r0, #0
   2b3ec:	moveq	r0, #1
   2b3f0:	beq	2b400 <ftello64@plt+0x176ac>
   2b3f4:	cmp	r0, #2
   2b3f8:	beq	2b418 <ftello64@plt+0x176c4>
   2b3fc:	mov	r0, #0
   2b400:	ldr	r2, [sp, #4]
   2b404:	ldr	r3, [r4]
   2b408:	cmp	r2, r3
   2b40c:	bne	2b424 <ftello64@plt+0x176d0>
   2b410:	add	sp, sp, #8
   2b414:	pop	{r4, pc}
   2b418:	mov	r0, sp
   2b41c:	bl	2912c <ftello64@plt+0x153d8>
   2b420:	b	2b400 <ftello64@plt+0x176ac>
   2b424:	bl	134b4 <__stack_chk_fail@plt>
   2b428:	andeq	r6, r7, r8, ror #19
   2b42c:	ldr	r2, [pc, #296]	; 2b55c <ftello64@plt+0x17808>
   2b430:	add	r3, r1, #2
   2b434:	push	{r4, r5, r6, r7, r8, lr}
   2b438:	mov	r4, r0
   2b43c:	umull	r3, r0, r2, r3
   2b440:	mov	r5, r1
   2b444:	lsr	r0, r0, #1
   2b448:	lsl	r0, r0, #2
   2b44c:	add	r0, r0, #1
   2b450:	bl	131cc <gcry_xmalloc@plt>
   2b454:	cmp	r5, #2
   2b458:	bls	2b554 <ftello64@plt+0x17800>
   2b45c:	ldr	r1, [pc, #252]	; 2b560 <ftello64@plt+0x1780c>
   2b460:	add	r2, r4, #3
   2b464:	add	r3, r0, #4
   2b468:	ldrb	r6, [r2, #-3]
   2b46c:	ldrb	r7, [r2, #-2]
   2b470:	ldrb	r4, [r2, #-1]
   2b474:	sub	r5, r5, #3
   2b478:	lsl	lr, r6, #4
   2b47c:	lsl	ip, r7, #2
   2b480:	and	lr, lr, #48	; 0x30
   2b484:	and	ip, ip, #60	; 0x3c
   2b488:	orr	lr, lr, r7, lsr #4
   2b48c:	orr	ip, ip, r4, lsr #6
   2b490:	and	r4, r4, #63	; 0x3f
   2b494:	ldrb	r7, [r1, r6, lsr #2]
   2b498:	ldrb	r6, [r1, lr]
   2b49c:	ldrb	lr, [r1, ip]
   2b4a0:	ldrb	ip, [r1, r4]
   2b4a4:	cmp	r5, #2
   2b4a8:	strb	r7, [r3, #-4]
   2b4ac:	strb	ip, [r3, #-1]
   2b4b0:	strb	r6, [r3, #-3]
   2b4b4:	strb	lr, [r3, #-2]
   2b4b8:	mov	r4, r2
   2b4bc:	mov	ip, r3
   2b4c0:	add	r2, r2, #3
   2b4c4:	add	r3, r3, #4
   2b4c8:	bhi	2b468 <ftello64@plt+0x17714>
   2b4cc:	cmp	r5, #2
   2b4d0:	beq	2b514 <ftello64@plt+0x177c0>
   2b4d4:	cmp	r5, #1
   2b4d8:	beq	2b4e8 <ftello64@plt+0x17794>
   2b4dc:	mov	r3, #0
   2b4e0:	strb	r3, [ip]
   2b4e4:	pop	{r4, r5, r6, r7, r8, pc}
   2b4e8:	ldrb	lr, [r4]
   2b4ec:	ldr	r1, [pc, #108]	; 2b560 <ftello64@plt+0x1780c>
   2b4f0:	mov	r3, ip
   2b4f4:	lsl	r2, lr, #4
   2b4f8:	and	r2, r2, #48	; 0x30
   2b4fc:	ldrb	lr, [r1, lr, lsr #2]
   2b500:	ldrb	r2, [r1, r2]
   2b504:	strb	lr, [r3], #2
   2b508:	strb	r2, [ip, #1]
   2b50c:	mov	ip, r3
   2b510:	b	2b4dc <ftello64@plt+0x17788>
   2b514:	ldrb	lr, [r4]
   2b518:	ldrb	r4, [r4, #1]
   2b51c:	ldr	r2, [pc, #60]	; 2b560 <ftello64@plt+0x1780c>
   2b520:	add	ip, ip, #3
   2b524:	lsl	r3, lr, #4
   2b528:	lsl	r1, r4, #2
   2b52c:	and	r3, r3, #48	; 0x30
   2b530:	orr	r3, r3, r4, lsr #4
   2b534:	and	r1, r1, #60	; 0x3c
   2b538:	ldrb	r4, [r2, r3]
   2b53c:	ldrb	r1, [r2, r1]
   2b540:	ldrb	r3, [r2, lr, lsr #2]
   2b544:	strb	r4, [ip, #-2]
   2b548:	strb	r1, [ip, #-1]
   2b54c:	strb	r3, [ip, #-3]
   2b550:	b	2b4dc <ftello64@plt+0x17788>
   2b554:	mov	ip, r0
   2b558:	b	2b4cc <ftello64@plt+0x17778>
   2b55c:	bge	fead6010 <stdout@@GLIBC_2.4+0xfea5ee04>
   2b560:	andeq	r7, r7, r0, lsr #3
   2b564:	ldr	r3, [pc, #44]	; 2b598 <ftello64@plt+0x17844>
   2b568:	ldr	r3, [r3, #1280]	; 0x500
   2b56c:	cmp	r3, #0
   2b570:	beq	2b580 <ftello64@plt+0x1782c>
   2b574:	mov	r1, #24
   2b578:	mov	r0, #1
   2b57c:	b	13c10 <gcry_xcalloc@plt>
   2b580:	push	{r4, lr}
   2b584:	bl	29070 <ftello64@plt+0x1531c>
   2b588:	mov	r1, #24
   2b58c:	mov	r0, #1
   2b590:	pop	{r4, lr}
   2b594:	b	13c10 <gcry_xcalloc@plt>
   2b598:	andeq	r7, r7, r8, asr #16
   2b59c:	b	13448 <gcry_free@plt>
   2b5a0:	push	{r4, r5, r6, lr}
   2b5a4:	sub	sp, sp, #8
   2b5a8:	ldr	r6, [pc, #1144]	; 2ba28 <ftello64@plt+0x17cd4>
   2b5ac:	ldr	r3, [r0]
   2b5b0:	mov	r5, r0
   2b5b4:	ldr	r2, [r6]
   2b5b8:	mov	r4, r1
   2b5bc:	str	r2, [sp, #4]
   2b5c0:	cmp	r3, #12
   2b5c4:	ldrls	pc, [pc, r3, lsl #2]
   2b5c8:	b	2b624 <ftello64@plt+0x178d0>
   2b5cc:	andeq	fp, r2, r0, asr #12
   2b5d0:	andeq	fp, r2, r4, ror r6
   2b5d4:	andeq	fp, r2, r8, lsl #14
   2b5d8:	andeq	fp, r2, ip, asr r6
   2b5dc:	andeq	fp, r2, ip, ror r6
   2b5e0:	andeq	fp, r2, ip, lsr #13
   2b5e4:	andeq	fp, r2, r0, ror #13
   2b5e8:	andeq	fp, r2, r0, lsl #12
   2b5ec:	andeq	fp, r2, ip, lsl r7
   2b5f0:	andeq	fp, r2, r4, lsr r7
   2b5f4:	muleq	r2, r0, r7
   2b5f8:	strdeq	fp, [r2], -r8
   2b5fc:	andeq	fp, r2, r4, lsl r7
   2b600:	cmp	r1, #10
   2b604:	beq	2b850 <ftello64@plt+0x17afc>
   2b608:	bic	r3, r1, #4
   2b60c:	cmp	r3, #9
   2b610:	cmpne	r1, #32
   2b614:	movne	r3, #8
   2b618:	strne	r3, [r0]
   2b61c:	movne	r0, #256	; 0x100
   2b620:	bne	2b628 <ftello64@plt+0x178d4>
   2b624:	mov	r0, #256	; 0x100
   2b628:	ldr	r2, [sp, #4]
   2b62c:	ldr	r3, [r6]
   2b630:	cmp	r2, r3
   2b634:	bne	2ba04 <ftello64@plt+0x17cb0>
   2b638:	add	sp, sp, #8
   2b63c:	pop	{r4, r5, r6, pc}
   2b640:	mov	r3, #0
   2b644:	mov	r0, sp
   2b648:	strb	r1, [sp]
   2b64c:	strb	r3, [sp, #1]
   2b650:	bl	2912c <ftello64@plt+0x153d8>
   2b654:	cmp	r0, #0
   2b658:	beq	2b840 <ftello64@plt+0x17aec>
   2b65c:	cmp	r4, #45	; 0x2d
   2b660:	moveq	r3, #4
   2b664:	movne	r3, #2
   2b668:	str	r3, [r5]
   2b66c:	mov	r0, #256	; 0x100
   2b670:	b	2b628 <ftello64@plt+0x178d4>
   2b674:	mov	r0, r1
   2b678:	b	2b628 <ftello64@plt+0x178d4>
   2b67c:	mov	r2, #5
   2b680:	mov	r3, #1
   2b684:	cmp	r1, #45	; 0x2d
   2b688:	str	r2, [r0]
   2b68c:	str	r3, [r0, #12]
   2b690:	beq	2b624 <ftello64@plt+0x178d0>
   2b694:	cmp	r4, #10
   2b698:	moveq	r3, #3
   2b69c:	movne	r3, #2
   2b6a0:	str	r3, [r5]
   2b6a4:	mov	r0, #256	; 0x100
   2b6a8:	b	2b628 <ftello64@plt+0x178d4>
   2b6ac:	ldr	r3, [r0, #12]
   2b6b0:	ldr	r2, [pc, #884]	; 2ba2c <ftello64@plt+0x17cd8>
   2b6b4:	add	r3, r3, #1
   2b6b8:	str	r3, [r0, #12]
   2b6bc:	ldrb	r2, [r2, r3]
   2b6c0:	cmp	r2, r1
   2b6c4:	bne	2b694 <ftello64@plt+0x17940>
   2b6c8:	cmp	r3, #28
   2b6cc:	bne	2b624 <ftello64@plt+0x178d0>
   2b6d0:	mov	r3, #6
   2b6d4:	str	r3, [r0]
   2b6d8:	mov	r0, #256	; 0x100
   2b6dc:	b	2b628 <ftello64@plt+0x178d4>
   2b6e0:	cmp	r1, #10
   2b6e4:	beq	2b724 <ftello64@plt+0x179d0>
   2b6e8:	bic	r3, r1, #4
   2b6ec:	cmp	r3, #9
   2b6f0:	cmpne	r1, #32
   2b6f4:	beq	2b624 <ftello64@plt+0x178d0>
   2b6f8:	mov	r3, #3
   2b6fc:	str	r3, [r5]
   2b700:	mov	r0, #256	; 0x100
   2b704:	b	2b628 <ftello64@plt+0x178d4>
   2b708:	cmp	r1, #10
   2b70c:	bne	2b624 <ftello64@plt+0x178d0>
   2b710:	b	2b6f8 <ftello64@plt+0x179a4>
   2b714:	mvn	r0, #0
   2b718:	b	2b628 <ftello64@plt+0x178d4>
   2b71c:	cmp	r1, #10
   2b720:	bne	2b624 <ftello64@plt+0x178d0>
   2b724:	mov	r3, #7
   2b728:	str	r3, [r5]
   2b72c:	mov	r0, #256	; 0x100
   2b730:	b	2b628 <ftello64@plt+0x178d4>
   2b734:	cmp	r1, #32
   2b738:	beq	2b624 <ftello64@plt+0x178d0>
   2b73c:	sub	r0, r1, #9
   2b740:	cmp	r1, #13
   2b744:	cmpne	r0, #1
   2b748:	movls	r0, #1
   2b74c:	movhi	r0, #0
   2b750:	bls	2b624 <ftello64@plt+0x178d0>
   2b754:	cmp	r1, #61	; 0x3d
   2b758:	beq	2b9bc <ftello64@plt+0x17c68>
   2b75c:	ldr	r3, [pc, #716]	; 2ba30 <ftello64@plt+0x17cdc>
   2b760:	add	r2, r3, r1
   2b764:	ldrb	r1, [r2, #1024]	; 0x400
   2b768:	cmp	r1, #255	; 0xff
   2b76c:	beq	2b9e8 <ftello64@plt+0x17c94>
   2b770:	ldr	r2, [r5, #12]
   2b774:	cmp	r2, #3
   2b778:	ldrls	pc, [pc, r2, lsl #2]
   2b77c:	b	2ba08 <ftello64@plt+0x17cb4>
   2b780:	andeq	fp, r2, r4, lsr #19
   2b784:	andeq	fp, r2, ip, lsl #19
   2b788:	andeq	fp, r2, r4, ror r9
   2b78c:	andeq	fp, r2, r8, lsr #18
   2b790:	cmp	r1, #32
   2b794:	beq	2b624 <ftello64@plt+0x178d0>
   2b798:	sub	r3, r1, #9
   2b79c:	cmp	r1, #13
   2b7a0:	cmpne	r3, #1
   2b7a4:	movls	r3, #1
   2b7a8:	movhi	r3, #0
   2b7ac:	cmp	r1, #61	; 0x3d
   2b7b0:	orreq	r3, r3, #1
   2b7b4:	cmp	r3, #0
   2b7b8:	bne	2b624 <ftello64@plt+0x178d0>
   2b7bc:	ldr	r2, [pc, #620]	; 2ba30 <ftello64@plt+0x17cdc>
   2b7c0:	str	r3, [r0, #12]
   2b7c4:	add	r4, r2, r1
   2b7c8:	mov	r2, #11
   2b7cc:	str	r3, [r0, #20]
   2b7d0:	str	r2, [r0]
   2b7d4:	ldrb	r2, [r4, #1024]	; 0x400
   2b7d8:	cmp	r2, #255	; 0xff
   2b7dc:	movne	r3, #1
   2b7e0:	beq	2b878 <ftello64@plt+0x17b24>
   2b7e4:	lsl	r2, r2, #2
   2b7e8:	strb	r2, [r5, #4]
   2b7ec:	str	r3, [r5, #12]
   2b7f0:	mov	r0, #256	; 0x100
   2b7f4:	b	2b628 <ftello64@plt+0x178d4>
   2b7f8:	ldr	r0, [pc, #560]	; 2ba30 <ftello64@plt+0x17cdc>
   2b7fc:	add	r4, r0, r1
   2b800:	ldrb	r2, [r4, #1024]	; 0x400
   2b804:	cmp	r2, #255	; 0xff
   2b808:	beq	2b874 <ftello64@plt+0x17b20>
   2b80c:	ldr	r1, [r5, #12]
   2b810:	add	r3, r1, #1
   2b814:	rsbs	r0, r3, #0
   2b818:	and	r0, r0, #3
   2b81c:	and	r3, r3, #3
   2b820:	rsbpl	r3, r0, #0
   2b824:	cmp	r1, #3
   2b828:	ldrls	pc, [pc, r1, lsl #2]
   2b82c:	b	2b7ec <ftello64@plt+0x17a98>
   2b830:	andeq	fp, r2, r4, ror #15
   2b834:	andeq	fp, r2, r4, ror #17
   2b838:	andeq	fp, r2, r0, asr #17
   2b83c:	andeq	fp, r2, r8, lsl #18
   2b840:	mov	r3, #1
   2b844:	mov	r0, r1
   2b848:	str	r3, [r5]
   2b84c:	b	2b628 <ftello64@plt+0x178d4>
   2b850:	ldr	r1, [pc, #476]	; 2ba34 <ftello64@plt+0x17ce0>
   2b854:	mov	r3, #0
   2b858:	mov	r2, #9
   2b85c:	str	r1, [r0, #16]
   2b860:	str	r2, [r0]
   2b864:	strb	r3, [r0, #4]
   2b868:	str	r3, [r0, #12]
   2b86c:	mov	r0, #256	; 0x100
   2b870:	b	2b628 <ftello64@plt+0x178d4>
   2b874:	ldr	r3, [r5, #20]
   2b878:	ldr	r2, [r5, #16]
   2b87c:	cmp	r3, r2
   2b880:	beq	2b8b0 <ftello64@plt+0x17b5c>
   2b884:	mov	r2, #5
   2b888:	ldr	r1, [pc, #424]	; 2ba38 <ftello64@plt+0x17ce4>
   2b88c:	mov	r0, #0
   2b890:	bl	13484 <dcgettext@plt>
   2b894:	ldr	r2, [r5, #20]
   2b898:	ldr	r1, [r5, #16]
   2b89c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2b8a0:	ldr	r3, [pc, #404]	; 2ba3c <ftello64@plt+0x17ce8>
   2b8a4:	ldr	r3, [r3, #476]	; 0x1dc
   2b8a8:	cmp	r3, #0
   2b8ac:	beq	2b9dc <ftello64@plt+0x17c88>
   2b8b0:	mvn	r0, #0
   2b8b4:	mov	r3, #12
   2b8b8:	str	r3, [r5]
   2b8bc:	b	2b628 <ftello64@plt+0x178d4>
   2b8c0:	ldrb	r0, [r5, #4]
   2b8c4:	lsl	ip, r2, #26
   2b8c8:	ldr	r1, [r5, #20]
   2b8cc:	orr	r0, r0, ip, lsr #28
   2b8d0:	lsl	r2, r2, #6
   2b8d4:	orr	r1, r1, r0, lsl #8
   2b8d8:	strb	r2, [r5, #4]
   2b8dc:	str	r1, [r5, #20]
   2b8e0:	b	2b7ec <ftello64@plt+0x17a98>
   2b8e4:	ldrb	r0, [r5, #4]
   2b8e8:	lsl	ip, r2, #26
   2b8ec:	ldr	r1, [r5, #20]
   2b8f0:	orr	r0, r0, ip, lsr #30
   2b8f4:	lsl	r2, r2, #4
   2b8f8:	orr	r1, r1, r0, lsl #16
   2b8fc:	strb	r2, [r5, #4]
   2b900:	str	r1, [r5, #20]
   2b904:	b	2b7ec <ftello64@plt+0x17a98>
   2b908:	ldrb	r1, [r5, #4]
   2b90c:	ldr	r0, [r5, #20]
   2b910:	and	r2, r2, #63	; 0x3f
   2b914:	orr	r2, r1, r2
   2b918:	orr	r1, r0, r2
   2b91c:	strb	r2, [r5, #4]
   2b920:	str	r1, [r5, #20]
   2b924:	b	2b7ec <ftello64@plt+0x17a98>
   2b928:	ldrb	r0, [r5, #4]
   2b92c:	and	r1, r1, #63	; 0x3f
   2b930:	orr	r1, r0, r1
   2b934:	mov	r0, r1
   2b938:	strb	r1, [r5, #4]
   2b93c:	add	r2, r2, #1
   2b940:	rsbs	r1, r2, #0
   2b944:	and	r1, r1, #3
   2b948:	and	r2, r2, #3
   2b94c:	rsbpl	r2, r1, #0
   2b950:	str	r2, [r5, #12]
   2b954:	ldr	r1, [r5, #16]
   2b958:	lsl	r2, r1, #8
   2b95c:	eor	r2, r0, r2, lsr #24
   2b960:	ldr	r3, [r3, r2, lsl #2]
   2b964:	eor	r3, r3, r1, lsl #8
   2b968:	bic	r3, r3, #-16777216	; 0xff000000
   2b96c:	str	r3, [r5, #16]
   2b970:	b	2b628 <ftello64@plt+0x178d4>
   2b974:	ldrb	r4, [r5, #4]
   2b978:	lsl	r0, r1, #26
   2b97c:	lsl	r1, r1, #6
   2b980:	orr	r0, r4, r0, lsr #28
   2b984:	strb	r1, [r5, #4]
   2b988:	b	2b93c <ftello64@plt+0x17be8>
   2b98c:	ldrb	r4, [r5, #4]
   2b990:	lsl	r0, r1, #26
   2b994:	lsl	r1, r1, #4
   2b998:	orr	r0, r4, r0, lsr #30
   2b99c:	strb	r1, [r5, #4]
   2b9a0:	b	2b93c <ftello64@plt+0x17be8>
   2b9a4:	lsl	r1, r1, #2
   2b9a8:	mov	r3, #1
   2b9ac:	strb	r1, [r5, #4]
   2b9b0:	str	r3, [r5, #12]
   2b9b4:	mov	r0, #256	; 0x100
   2b9b8:	b	2b628 <ftello64@plt+0x178d4>
   2b9bc:	ldr	r3, [r5, #12]
   2b9c0:	cmp	r3, #1
   2b9c4:	mov	r3, #10
   2b9c8:	str	r3, [r5]
   2b9cc:	bne	2b624 <ftello64@plt+0x178d0>
   2b9d0:	ldrb	r0, [r5, #4]
   2b9d4:	ldr	r3, [pc, #84]	; 2ba30 <ftello64@plt+0x17cdc>
   2b9d8:	b	2b954 <ftello64@plt+0x17c00>
   2b9dc:	bl	4e82c <ftello64@plt+0x3aad8>
   2b9e0:	mvn	r0, #2
   2b9e4:	b	2b8b4 <ftello64@plt+0x17b60>
   2b9e8:	mov	r2, #5
   2b9ec:	ldr	r1, [pc, #76]	; 2ba40 <ftello64@plt+0x17cec>
   2b9f0:	bl	13484 <dcgettext@plt>
   2b9f4:	mov	r1, r4
   2b9f8:	bl	4eb24 <ftello64@plt+0x3add0>
   2b9fc:	mov	r0, #256	; 0x100
   2ba00:	b	2b628 <ftello64@plt+0x178d4>
   2ba04:	bl	134b4 <__stack_chk_fail@plt>
   2ba08:	add	r3, r2, #1
   2ba0c:	rsbs	r2, r3, #0
   2ba10:	and	r2, r2, #3
   2ba14:	and	r3, r3, #3
   2ba18:	rsbpl	r3, r2, #0
   2ba1c:	mov	r0, #256	; 0x100
   2ba20:	str	r3, [r5, #12]
   2ba24:	b	2b628 <ftello64@plt+0x178d4>
   2ba28:	andeq	r6, r7, r8, ror #19
   2ba2c:			; <UNDEFINED> instruction: 0x0005f6b8
   2ba30:	andeq	r7, r7, r8, asr #16
   2ba34:	adcseq	r0, r7, lr, asr #9
   2ba38:	andeq	pc, r5, ip, lsl #10
   2ba3c:	andeq	r8, r7, r0, asr r2
   2ba40:			; <UNDEFINED> instruction: 0x0005f4bc
   2ba44:	push	{r4, r5, r6, r7, r8, lr}
   2ba48:	cmp	r1, #3
   2ba4c:	ldr	r4, [sp, #24]
   2ba50:	mov	r5, r3
   2ba54:	ldr	ip, [r4]
   2ba58:	beq	2ba6c <ftello64@plt+0x17d18>
   2ba5c:	cmp	r1, #5
   2ba60:	beq	2bab0 <ftello64@plt+0x17d5c>
   2ba64:	mov	r0, #0
   2ba68:	pop	{r4, r5, r6, r7, r8, pc}
   2ba6c:	ldr	r3, [r0, #8]
   2ba70:	mov	r6, r0
   2ba74:	cmp	r3, #0
   2ba78:	cmpne	r3, ip
   2ba7c:	mov	r0, r2
   2ba80:	mov	r1, r5
   2ba84:	movcc	r2, r3
   2ba88:	movcs	r2, ip
   2ba8c:	bl	566d0 <ftello64@plt+0x4297c>
   2ba90:	add	r3, r0, #1
   2ba94:	cmp	r3, #1
   2ba98:	mov	r7, r0
   2ba9c:	movls	r7, #0
   2baa0:	mvnls	r0, #0
   2baa4:	bhi	2bac8 <ftello64@plt+0x17d74>
   2baa8:	str	r7, [r4]
   2baac:	pop	{r4, r5, r6, r7, r8, pc}
   2bab0:	mov	r2, ip
   2bab4:	mov	r0, r3
   2bab8:	ldr	r1, [pc, #56]	; 2baf8 <ftello64@plt+0x17da4>
   2babc:	bl	49330 <ftello64@plt+0x355dc>
   2bac0:	mov	r0, #0
   2bac4:	pop	{r4, r5, r6, r7, r8, pc}
   2bac8:	ldr	r0, [r6]
   2bacc:	mov	r2, r7
   2bad0:	mov	r1, r5
   2bad4:	bl	13430 <gcry_md_write@plt>
   2bad8:	ldr	r0, [r6, #4]
   2badc:	cmp	r0, #0
   2bae0:	beq	2baa8 <ftello64@plt+0x17d54>
   2bae4:	mov	r1, r5
   2bae8:	mov	r2, r7
   2baec:	bl	13430 <gcry_md_write@plt>
   2baf0:	mov	r0, #0
   2baf4:	b	2baa8 <ftello64@plt+0x17d54>
   2baf8:	andeq	pc, r5, r0, lsl r8	; <UNPREDICTABLE>
   2bafc:	push	{r4, lr}
   2bb00:	mov	r4, r0
   2bb04:	ldr	r0, [r0]
   2bb08:	bl	132d4 <gcry_md_close@plt>
   2bb0c:	ldr	r0, [r4, #4]
   2bb10:	bl	132d4 <gcry_md_close@plt>
   2bb14:	mov	r3, #0
   2bb18:	str	r3, [r4]
   2bb1c:	str	r3, [r4, #4]
   2bb20:	str	r3, [r4, #8]
   2bb24:	pop	{r4, pc}
   2bb28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bb2c:	sub	sp, sp, #20
   2bb30:	ldr	r7, [pc, #464]	; 2bd08 <ftello64@plt+0x17fb4>
   2bb34:	ldr	r8, [sp, #56]	; 0x38
   2bb38:	cmp	r1, #3
   2bb3c:	ldr	ip, [r7]
   2bb40:	str	r2, [sp, #4]
   2bb44:	mov	r4, r0
   2bb48:	mov	r9, r3
   2bb4c:	str	ip, [sp, #12]
   2bb50:	ldr	r2, [r8]
   2bb54:	beq	2bba4 <ftello64@plt+0x17e50>
   2bb58:	cmp	r1, #2
   2bb5c:	beq	2bb84 <ftello64@plt+0x17e30>
   2bb60:	cmp	r1, #5
   2bb64:	movne	r0, #0
   2bb68:	beq	2bcb0 <ftello64@plt+0x17f5c>
   2bb6c:	ldr	r2, [sp, #12]
   2bb70:	ldr	r3, [r7]
   2bb74:	cmp	r2, r3
   2bb78:	bne	2bcf0 <ftello64@plt+0x17f9c>
   2bb7c:	add	sp, sp, #20
   2bb80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bb84:	ldr	r3, [r0, #16]
   2bb88:	cmp	r3, #0
   2bb8c:	bne	2bcc4 <ftello64@plt+0x17f70>
   2bb90:	ldr	r0, [r4]
   2bb94:	bl	13448 <gcry_free@plt>
   2bb98:	mov	r0, #0
   2bb9c:	str	r0, [r4]
   2bba0:	b	2bb6c <ftello64@plt+0x17e18>
   2bba4:	cmp	r2, #10
   2bba8:	bls	2bcf4 <ftello64@plt+0x17fa0>
   2bbac:	ldr	r0, [r0, #8]
   2bbb0:	ldr	fp, [pc, #340]	; 2bd0c <ftello64@plt+0x17fb8>
   2bbb4:	sub	r6, r2, #2
   2bbb8:	mov	r5, #0
   2bbbc:	sub	r3, r5, #1
   2bbc0:	add	r3, r9, r3
   2bbc4:	b	2bbcc <ftello64@plt+0x17e78>
   2bbc8:	ldr	r0, [r4, #8]
   2bbcc:	ldr	r2, [r4, #12]
   2bbd0:	cmp	r2, r0
   2bbd4:	bcs	2bc04 <ftello64@plt+0x17eb0>
   2bbd8:	ldr	r1, [r4]
   2bbdc:	add	r0, r2, #1
   2bbe0:	str	r0, [r4, #12]
   2bbe4:	ldrb	r2, [r1, r2]
   2bbe8:	add	r5, r5, #1
   2bbec:	cmp	r6, r5
   2bbf0:	strb	r2, [r3, #1]!
   2bbf4:	bhi	2bbc8 <ftello64@plt+0x17e74>
   2bbf8:	mov	r0, #0
   2bbfc:	str	r5, [r8]
   2bc00:	b	2bb6c <ftello64@plt+0x17e18>
   2bc04:	cmp	r6, r5
   2bc08:	bls	2bbf8 <ftello64@plt+0x17ea4>
   2bc0c:	ldr	ip, [pc, #252]	; 2bd10 <ftello64@plt+0x17fbc>
   2bc10:	mov	r3, #0
   2bc14:	str	r3, [r4, #12]
   2bc18:	mov	r1, r4
   2bc1c:	add	r3, sp, #8
   2bc20:	add	r2, r4, #4
   2bc24:	ldr	r0, [sp, #4]
   2bc28:	str	ip, [sp, #8]
   2bc2c:	bl	57a70 <ftello64@plt+0x43d1c>
   2bc30:	ldr	r3, [sp, #8]
   2bc34:	cmp	r3, #0
   2bc38:	ldreq	r3, [r4, #16]
   2bc3c:	addeq	r3, r3, #1
   2bc40:	streq	r3, [r4, #16]
   2bc44:	cmp	r0, #0
   2bc48:	mov	r1, r0
   2bc4c:	str	r0, [r4, #8]
   2bc50:	beq	2bce0 <ftello64@plt+0x17f8c>
   2bc54:	ldr	r2, [fp, #548]	; 0x224
   2bc58:	ldr	r0, [r4]
   2bc5c:	cmp	r2, #0
   2bc60:	add	r3, r0, r1
   2bc64:	ldrne	r2, [pc, #168]	; 2bd14 <ftello64@plt+0x17fc0>
   2bc68:	ldreq	r2, [pc, #168]	; 2bd18 <ftello64@plt+0x17fc4>
   2bc6c:	ldrb	sl, [r3, #-1]
   2bc70:	bl	494b0 <ftello64@plt+0x3575c>
   2bc74:	cmp	sl, #10
   2bc78:	str	r0, [r4, #8]
   2bc7c:	bne	2bbbc <ftello64@plt+0x17e68>
   2bc80:	ldr	r3, [r4]
   2bc84:	add	r1, r0, #1
   2bc88:	mov	r2, #13
   2bc8c:	str	r1, [r4, #8]
   2bc90:	strb	r2, [r3, r0]
   2bc94:	ldr	r3, [r4, #8]
   2bc98:	ldr	r2, [r4]
   2bc9c:	add	r1, r3, #1
   2bca0:	str	r1, [r4, #8]
   2bca4:	strb	sl, [r2, r3]
   2bca8:	ldr	r0, [r4, #8]
   2bcac:	b	2bbbc <ftello64@plt+0x17e68>
   2bcb0:	mov	r0, r3
   2bcb4:	ldr	r1, [pc, #96]	; 2bd1c <ftello64@plt+0x17fc8>
   2bcb8:	bl	49330 <ftello64@plt+0x355dc>
   2bcbc:	mov	r0, #0
   2bcc0:	b	2bb6c <ftello64@plt+0x17e18>
   2bcc4:	mov	r2, #5
   2bcc8:	ldr	r1, [pc, #80]	; 2bd20 <ftello64@plt+0x17fcc>
   2bccc:	mov	r0, #0
   2bcd0:	bl	13484 <dcgettext@plt>
   2bcd4:	ldr	r1, [pc, #52]	; 2bd10 <ftello64@plt+0x17fbc>
   2bcd8:	bl	4eb24 <ftello64@plt+0x3add0>
   2bcdc:	b	2bb90 <ftello64@plt+0x17e3c>
   2bce0:	clz	r0, r5
   2bce4:	lsr	r0, r0, #5
   2bce8:	rsb	r0, r0, #0
   2bcec:	b	2bbfc <ftello64@plt+0x17ea8>
   2bcf0:	bl	134b4 <__stack_chk_fail@plt>
   2bcf4:	ldr	r3, [pc, #40]	; 2bd24 <ftello64@plt+0x17fd0>
   2bcf8:	mov	r2, #72	; 0x48
   2bcfc:	ldr	r1, [pc, #36]	; 2bd28 <ftello64@plt+0x17fd4>
   2bd00:	ldr	r0, [pc, #36]	; 2bd2c <ftello64@plt+0x17fd8>
   2bd04:	bl	4eeac <ftello64@plt+0x3b158>
   2bd08:	andeq	r6, r7, r8, ror #19
   2bd0c:	andeq	r8, r7, r0, asr r2
   2bd10:	andeq	r4, r0, fp, lsl lr
   2bd14:	andeq	pc, r5, r8, asr r5	; <UNPREDICTABLE>
   2bd18:	andeq	pc, r5, ip, asr #16
   2bd1c:	andeq	pc, r5, r4, lsl #17
   2bd20:	andeq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   2bd24:	andeq	pc, r5, ip, lsl r8	; <UNPREDICTABLE>
   2bd28:	andeq	pc, r5, r8, lsr #16
   2bd2c:	andeq	pc, r5, r0, asr #16
   2bd30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2bd34:	mov	r7, r2
   2bd38:	ldr	r2, [pc, #700]	; 2bffc <ftello64@plt+0x182a8>
   2bd3c:	sub	sp, sp, #36	; 0x24
   2bd40:	cmp	r3, #0
   2bd44:	mov	r4, #0
   2bd48:	ldr	r2, [r2]
   2bd4c:	str	r3, [sp, #12]
   2bd50:	ldr	r3, [sp, #72]	; 0x48
   2bd54:	mov	r9, r0
   2bd58:	moveq	r3, r4
   2bd5c:	mov	r0, r7
   2bd60:	str	r1, [sp, #8]
   2bd64:	str	r2, [sp, #28]
   2bd68:	str	r3, [sp, #72]	; 0x48
   2bd6c:	str	r4, [sp, #20]
   2bd70:	bl	3966c <ftello64@plt+0x25918>
   2bd74:	str	r4, [sp, #4]
   2bd78:	ldr	ip, [pc, #640]	; 2c000 <ftello64@plt+0x182ac>
   2bd7c:	add	r3, sp, #16
   2bd80:	add	r2, sp, #24
   2bd84:	add	r1, sp, #20
   2bd88:	ldr	r0, [sp, #8]
   2bd8c:	str	ip, [sp, #16]
   2bd90:	bl	57a70 <ftello64@plt+0x43d1c>
   2bd94:	ldr	r3, [sp, #16]
   2bd98:	cmp	r3, #0
   2bd9c:	ldreq	r3, [sp, #4]
   2bda0:	addeq	r3, r3, #1
   2bda4:	streq	r3, [sp, #4]
   2bda8:	cmp	r0, #0
   2bdac:	mov	r5, r0
   2bdb0:	beq	2bf0c <ftello64@plt+0x181b8>
   2bdb4:	ldr	r3, [sp, #12]
   2bdb8:	sub	r8, r0, #1
   2bdbc:	cmp	r3, #0
   2bdc0:	beq	2bee4 <ftello64@plt+0x18190>
   2bdc4:	cmp	r4, #0
   2bdc8:	beq	2be0c <ftello64@plt+0x180b8>
   2bdcc:	ldr	r2, [r7, #4]
   2bdd0:	ldr	r1, [r7, #8]
   2bdd4:	cmp	r2, r1
   2bdd8:	beq	2bf60 <ftello64@plt+0x1820c>
   2bddc:	add	r3, r2, #1
   2bde0:	add	r2, r7, r2
   2bde4:	cmp	r3, r1
   2bde8:	mov	r1, #13
   2bdec:	str	r3, [r7, #4]
   2bdf0:	strb	r1, [r2, #12]
   2bdf4:	beq	2bf48 <ftello64@plt+0x181f4>
   2bdf8:	add	r2, r7, r3
   2bdfc:	mov	r1, #10
   2be00:	add	r3, r3, #1
   2be04:	str	r3, [r7, #4]
   2be08:	strb	r1, [r2, #12]
   2be0c:	ldr	fp, [sp, #20]
   2be10:	mov	r4, #0
   2be14:	mov	r6, fp
   2be18:	add	r3, r5, fp
   2be1c:	str	r3, [sp]
   2be20:	ldrb	r1, [r6]
   2be24:	ldr	r0, [pc, #472]	; 2c004 <ftello64@plt+0x182b0>
   2be28:	bl	13838 <strchr@plt>
   2be2c:	mov	sl, r6
   2be30:	add	r6, r6, #1
   2be34:	cmp	r0, #0
   2be38:	moveq	r4, r0
   2be3c:	beq	2be48 <ftello64@plt+0x180f4>
   2be40:	cmp	r4, #0
   2be44:	moveq	r4, sl
   2be48:	ldr	r3, [sp]
   2be4c:	cmp	r3, r6
   2be50:	bne	2be20 <ftello64@plt+0x180cc>
   2be54:	cmp	r4, #0
   2be58:	subne	r2, r4, fp
   2be5c:	moveq	r2, r5
   2be60:	mov	r1, fp
   2be64:	mov	r0, r7
   2be68:	bl	13430 <gcry_md_write@plt>
   2be6c:	ldr	r6, [sp, #20]
   2be70:	ldrb	r3, [r6]
   2be74:	ldrb	r4, [r6, r8]
   2be78:	cmp	r3, #45	; 0x2d
   2be7c:	sub	r4, r4, #10
   2be80:	clz	r4, r4
   2be84:	lsr	r4, r4, #5
   2be88:	beq	2beb4 <ftello64@plt+0x18160>
   2be8c:	ldr	r3, [sp, #72]	; 0x48
   2be90:	cmp	r3, #0
   2be94:	cmpne	r5, #4
   2be98:	bls	2bed0 <ftello64@plt+0x1817c>
   2be9c:	mov	r2, #5
   2bea0:	ldr	r1, [pc, #352]	; 2c008 <ftello64@plt+0x182b4>
   2bea4:	mov	r0, r6
   2bea8:	bl	13454 <memcmp@plt>
   2beac:	cmp	r0, #0
   2beb0:	bne	2bed0 <ftello64@plt+0x1817c>
   2beb4:	mov	r1, #45	; 0x2d
   2beb8:	mov	r0, r9
   2bebc:	bl	56944 <ftello64@plt+0x42bf0>
   2bec0:	mov	r1, #32
   2bec4:	mov	r0, r9
   2bec8:	bl	56944 <ftello64@plt+0x42bf0>
   2becc:	ldr	r6, [sp, #20]
   2bed0:	mov	r2, r5
   2bed4:	mov	r1, r6
   2bed8:	mov	r0, r9
   2bedc:	bl	569d4 <ftello64@plt+0x42c80>
   2bee0:	b	2bd78 <ftello64@plt+0x18024>
   2bee4:	mov	r2, r0
   2bee8:	ldr	r1, [sp, #20]
   2beec:	mov	r0, r7
   2bef0:	bl	13430 <gcry_md_write@plt>
   2bef4:	ldr	r6, [sp, #20]
   2bef8:	ldrb	r4, [r6, r8]
   2befc:	sub	r4, r4, #10
   2bf00:	clz	r4, r4
   2bf04:	lsr	r4, r4, #5
   2bf08:	b	2be8c <ftello64@plt+0x18138>
   2bf0c:	cmp	r4, #0
   2bf10:	beq	2bf7c <ftello64@plt+0x18228>
   2bf14:	ldr	r3, [sp, #4]
   2bf18:	cmp	r3, #0
   2bf1c:	bne	2bfc4 <ftello64@plt+0x18270>
   2bf20:	ldr	r0, [sp, #20]
   2bf24:	bl	13448 <gcry_free@plt>
   2bf28:	ldr	r3, [pc, #204]	; 2bffc <ftello64@plt+0x182a8>
   2bf2c:	ldr	r2, [sp, #28]
   2bf30:	mov	r0, #0
   2bf34:	ldr	r3, [r3]
   2bf38:	cmp	r2, r3
   2bf3c:	bne	2bff8 <ftello64@plt+0x182a4>
   2bf40:	add	sp, sp, #36	; 0x24
   2bf44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2bf48:	mov	r2, #0
   2bf4c:	mov	r1, r2
   2bf50:	mov	r0, r7
   2bf54:	bl	13430 <gcry_md_write@plt>
   2bf58:	ldr	r3, [r7, #4]
   2bf5c:	b	2bdf8 <ftello64@plt+0x180a4>
   2bf60:	mov	r2, #0
   2bf64:	mov	r1, r2
   2bf68:	mov	r0, r7
   2bf6c:	bl	13430 <gcry_md_write@plt>
   2bf70:	ldr	r2, [r7, #4]
   2bf74:	ldr	r1, [r7, #8]
   2bf78:	b	2bddc <ftello64@plt+0x18088>
   2bf7c:	mov	r0, r9
   2bf80:	ldr	r1, [pc, #132]	; 2c00c <ftello64@plt+0x182b8>
   2bf84:	bl	573d8 <ftello64@plt+0x43684>
   2bf88:	ldr	r3, [sp, #12]
   2bf8c:	cmp	r3, #0
   2bf90:	bne	2bf14 <ftello64@plt+0x181c0>
   2bf94:	ldr	r3, [r7, #4]
   2bf98:	ldr	r2, [r7, #8]
   2bf9c:	cmp	r3, r2
   2bfa0:	beq	2bfe0 <ftello64@plt+0x1828c>
   2bfa4:	add	r2, r7, r3
   2bfa8:	add	r3, r3, #1
   2bfac:	str	r3, [r7, #4]
   2bfb0:	ldr	r3, [sp, #4]
   2bfb4:	mov	r1, #10
   2bfb8:	cmp	r3, #0
   2bfbc:	strb	r1, [r2, #12]
   2bfc0:	beq	2bf20 <ftello64@plt+0x181cc>
   2bfc4:	mov	r2, #5
   2bfc8:	ldr	r1, [pc, #64]	; 2c010 <ftello64@plt+0x182bc>
   2bfcc:	mov	r0, #0
   2bfd0:	bl	13484 <dcgettext@plt>
   2bfd4:	ldr	r1, [pc, #36]	; 2c000 <ftello64@plt+0x182ac>
   2bfd8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2bfdc:	b	2bf20 <ftello64@plt+0x181cc>
   2bfe0:	ldr	r2, [sp, #12]
   2bfe4:	mov	r0, r7
   2bfe8:	mov	r1, r2
   2bfec:	bl	13430 <gcry_md_write@plt>
   2bff0:	ldr	r3, [r7, #4]
   2bff4:	b	2bfa4 <ftello64@plt+0x18250>
   2bff8:	bl	134b4 <__stack_chk_fail@plt>
   2bffc:	andeq	r6, r7, r8, ror #19
   2c000:	andeq	r4, r0, fp, lsl lr
   2c004:	andeq	pc, r5, r8, asr r5	; <UNPREDICTABLE>
   2c008:	muleq	r5, r0, r8
   2c00c:	andeq	r5, r6, r8, asr #18
   2c010:	muleq	r5, r8, r8
   2c014:	push	{r4, r5, r6, r7, lr}
   2c018:	mov	r3, r0
   2c01c:	ldr	lr, [pc, #392]	; 2c1ac <ftello64@plt+0x18458>
   2c020:	mov	r4, r2
   2c024:	mov	ip, r1
   2c028:	ldm	lr, {r0, r1, r2}
   2c02c:	sub	sp, sp, #100	; 0x64
   2c030:	ldr	r6, [pc, #376]	; 2c1b0 <ftello64@plt+0x1845c>
   2c034:	add	lr, sp, #20
   2c038:	mov	r5, #0
   2c03c:	stmia	lr!, {r0, r1}
   2c040:	ldr	r1, [r6]
   2c044:	strh	r2, [lr], #2
   2c048:	orrs	r7, r4, r5
   2c04c:	lsr	r2, r2, #16
   2c050:	strb	r2, [lr]
   2c054:	str	r1, [sp, #92]	; 0x5c
   2c058:	bne	2c06c <ftello64@plt+0x18318>
   2c05c:	ldr	r2, [pc, #336]	; 2c1b4 <ftello64@plt+0x18460>
   2c060:	ldrd	r4, [r2, #32]
   2c064:	orrs	r2, r4, r5
   2c068:	beq	2c118 <ftello64@plt+0x183c4>
   2c06c:	mov	r1, #0
   2c070:	cmp	r1, r5
   2c074:	cmpeq	ip, r4
   2c078:	movhi	ip, r4
   2c07c:	cmp	r5, #0
   2c080:	cmpeq	r4, #1048576	; 0x100000
   2c084:	movhi	r1, #0
   2c088:	bls	2c168 <ftello64@plt+0x18414>
   2c08c:	lsr	r2, r4, #10
   2c090:	lsr	r0, r5, #10
   2c094:	orr	r2, r2, r5, lsl #22
   2c098:	cmp	r0, #0
   2c09c:	cmpeq	r2, #1048576	; 0x100000
   2c0a0:	mov	r4, r2
   2c0a4:	mov	r5, r0
   2c0a8:	lsr	ip, ip, #10
   2c0ac:	add	r1, r1, #1
   2c0b0:	bhi	2c08c <ftello64@plt+0x18338>
   2c0b4:	cmp	r1, #9
   2c0b8:	movge	r1, #9
   2c0bc:	add	r2, sp, #96	; 0x60
   2c0c0:	add	r1, r2, r1
   2c0c4:	cmp	r3, #0
   2c0c8:	ldrb	r1, [r1, #-76]	; 0xffffffb4
   2c0cc:	beq	2c15c <ftello64@plt+0x18408>
   2c0d0:	ldr	r2, [pc, #224]	; 2c1b8 <ftello64@plt+0x18464>
   2c0d4:	str	r2, [sp, #12]
   2c0d8:	str	r1, [sp, #8]
   2c0dc:	ldr	r2, [pc, #216]	; 2c1bc <ftello64@plt+0x18468>
   2c0e0:	str	ip, [sp]
   2c0e4:	mov	r1, #60	; 0x3c
   2c0e8:	str	r4, [sp, #4]
   2c0ec:	add	r0, sp, #32
   2c0f0:	bl	13a30 <gpgrt_snprintf@plt>
   2c0f4:	add	r1, sp, #32
   2c0f8:	mov	r0, #50	; 0x32
   2c0fc:	bl	390b8 <ftello64@plt+0x25364>
   2c100:	ldr	r2, [sp, #92]	; 0x5c
   2c104:	ldr	r3, [r6]
   2c108:	cmp	r2, r3
   2c10c:	bne	2c194 <ftello64@plt+0x18440>
   2c110:	add	sp, sp, #100	; 0x64
   2c114:	pop	{r4, r5, r6, r7, pc}
   2c118:	cmp	ip, #1048576	; 0x100000
   2c11c:	movhi	r2, #0
   2c120:	bls	2c17c <ftello64@plt+0x18428>
   2c124:	lsr	ip, ip, #10
   2c128:	cmp	ip, #1048576	; 0x100000
   2c12c:	add	r2, r2, #1
   2c130:	bhi	2c124 <ftello64@plt+0x183d0>
   2c134:	cmp	r2, #9
   2c138:	movge	r2, #9
   2c13c:	add	r1, sp, #96	; 0x60
   2c140:	add	r2, r1, r2
   2c144:	cmp	r3, #0
   2c148:	ldrb	r1, [r2, #-76]	; 0xffffffb4
   2c14c:	movne	r4, #0
   2c150:	moveq	r4, r3
   2c154:	ldreq	r3, [pc, #100]	; 2c1c0 <ftello64@plt+0x1846c>
   2c158:	b	2c0d0 <ftello64@plt+0x1837c>
   2c15c:	ldr	r3, [pc, #92]	; 2c1c0 <ftello64@plt+0x1846c>
   2c160:	ldr	r2, [pc, #80]	; 2c1b8 <ftello64@plt+0x18464>
   2c164:	b	2c0d4 <ftello64@plt+0x18380>
   2c168:	cmp	r3, #0
   2c16c:	mov	r1, #66	; 0x42
   2c170:	ldreq	r3, [pc, #72]	; 2c1c0 <ftello64@plt+0x1846c>
   2c174:	ldr	r2, [pc, #72]	; 2c1c4 <ftello64@plt+0x18470>
   2c178:	b	2c0d4 <ftello64@plt+0x18380>
   2c17c:	cmp	r3, #0
   2c180:	beq	2c198 <ftello64@plt+0x18444>
   2c184:	mov	r1, #66	; 0x42
   2c188:	mov	r4, #0
   2c18c:	ldr	r2, [pc, #48]	; 2c1c4 <ftello64@plt+0x18470>
   2c190:	b	2c0d4 <ftello64@plt+0x18380>
   2c194:	bl	134b4 <__stack_chk_fail@plt>
   2c198:	ldr	r3, [pc, #32]	; 2c1c0 <ftello64@plt+0x1846c>
   2c19c:	ldr	r2, [pc, #32]	; 2c1c4 <ftello64@plt+0x18470>
   2c1a0:	mov	r1, #66	; 0x42
   2c1a4:	mov	r4, #0
   2c1a8:	b	2c0d4 <ftello64@plt+0x18380>
   2c1ac:	andeq	pc, r5, r8, lsl #18
   2c1b0:	andeq	r6, r7, r8, ror #19
   2c1b4:	andeq	r8, r7, r0, asr r2
   2c1b8:	andeq	pc, r5, ip, ror #17
   2c1bc:	strdeq	pc, [r5], -r0
   2c1c0:	ldrdeq	ip, [r5], -r0
   2c1c4:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   2c1c8:	ldr	r3, [pc, #64]	; 2c210 <ftello64@plt+0x184bc>
   2c1cc:	ldr	r3, [r3, #532]	; 0x214
   2c1d0:	cmp	r3, #0
   2c1d4:	beq	2c208 <ftello64@plt+0x184b4>
   2c1d8:	push	{r4, lr}
   2c1dc:	bl	38cd8 <ftello64@plt+0x24f84>
   2c1e0:	cmp	r0, #0
   2c1e4:	beq	2c200 <ftello64@plt+0x184ac>
   2c1e8:	mov	r1, #24
   2c1ec:	mov	r0, #1
   2c1f0:	bl	13c10 <gcry_xcalloc@plt>
   2c1f4:	mov	r3, #1
   2c1f8:	str	r3, [r0, #20]
   2c1fc:	pop	{r4, pc}
   2c200:	mov	r0, #0
   2c204:	pop	{r4, pc}
   2c208:	mov	r0, #0
   2c20c:	bx	lr
   2c210:	andeq	r8, r7, r0, asr r2
   2c214:	push	{r4, lr}
   2c218:	subs	r4, r0, #0
   2c21c:	popeq	{r4, pc}
   2c220:	ldr	r3, [r4, #20]
   2c224:	cmp	r3, #0
   2c228:	beq	2c250 <ftello64@plt+0x184fc>
   2c22c:	sub	r3, r3, #1
   2c230:	cmp	r3, #0
   2c234:	str	r3, [r4, #20]
   2c238:	popne	{r4, pc}
   2c23c:	ldr	r0, [r4]
   2c240:	bl	13448 <gcry_free@plt>
   2c244:	mov	r0, r4
   2c248:	pop	{r4, lr}
   2c24c:	b	13448 <gcry_free@plt>
   2c250:	ldr	r3, [pc, #12]	; 2c264 <ftello64@plt+0x18510>
   2c254:	mov	r2, #66	; 0x42
   2c258:	ldr	r1, [pc, #8]	; 2c268 <ftello64@plt+0x18514>
   2c25c:	ldr	r0, [pc, #8]	; 2c26c <ftello64@plt+0x18518>
   2c260:	bl	4eeac <ftello64@plt+0x3b158>
   2c264:	andeq	pc, r5, r0, asr #17
   2c268:	andeq	pc, r5, r4, lsl r9	; <UNPREDICTABLE>
   2c26c:	andeq	pc, r5, ip, lsr #18
   2c270:	cmp	r1, #1
   2c274:	push	{r4, r5, r6, lr}
   2c278:	mov	r4, r0
   2c27c:	sub	sp, sp, #8
   2c280:	beq	2c2ac <ftello64@plt+0x18558>
   2c284:	cmp	r1, #3
   2c288:	beq	2c300 <ftello64@plt+0x185ac>
   2c28c:	cmp	r1, #2
   2c290:	beq	2c37c <ftello64@plt+0x18628>
   2c294:	cmp	r1, #5
   2c298:	movne	r5, #0
   2c29c:	beq	2c2dc <ftello64@plt+0x18588>
   2c2a0:	mov	r0, r5
   2c2a4:	add	sp, sp, #8
   2c2a8:	pop	{r4, r5, r6, pc}
   2c2ac:	mov	r5, #0
   2c2b0:	str	r5, [r0, #8]
   2c2b4:	str	r5, [r0, #12]
   2c2b8:	bl	512dc <ftello64@plt+0x3d588>
   2c2bc:	ldr	r2, [r4, #16]
   2c2c0:	ldr	r1, [r4, #12]
   2c2c4:	str	r0, [r4, #4]
   2c2c8:	ldr	r0, [r4]
   2c2cc:	bl	2c014 <ftello64@plt+0x182c0>
   2c2d0:	mov	r0, r5
   2c2d4:	add	sp, sp, #8
   2c2d8:	pop	{r4, r5, r6, pc}
   2c2dc:	mov	r0, r3
   2c2e0:	ldr	r3, [sp, #24]
   2c2e4:	ldr	r1, [pc, #212]	; 2c3c0 <ftello64@plt+0x1866c>
   2c2e8:	mov	r5, #0
   2c2ec:	ldr	r2, [r3]
   2c2f0:	bl	49330 <ftello64@plt+0x355dc>
   2c2f4:	mov	r0, r5
   2c2f8:	add	sp, sp, #8
   2c2fc:	pop	{r4, r5, r6, pc}
   2c300:	strd	r2, [sp]
   2c304:	bl	512dc <ftello64@plt+0x3d588>
   2c308:	ldr	r3, [sp, #4]
   2c30c:	ldr	r2, [sp]
   2c310:	mov	r1, r3
   2c314:	ldr	r3, [sp, #24]
   2c318:	mov	r6, r0
   2c31c:	mov	r0, r2
   2c320:	ldr	r2, [r3]
   2c324:	bl	566d0 <ftello64@plt+0x4297c>
   2c328:	subs	r5, r0, #0
   2c32c:	blt	2c390 <ftello64@plt+0x1863c>
   2c330:	ldr	r3, [r4, #12]
   2c334:	add	r3, r3, r5
   2c338:	str	r3, [r4, #12]
   2c33c:	ldr	r3, [sp, #24]
   2c340:	str	r5, [r3]
   2c344:	mov	r5, #0
   2c348:	ldr	r3, [r4, #4]
   2c34c:	cmp	r6, r3
   2c350:	beq	2c2a0 <ftello64@plt+0x1854c>
   2c354:	ldr	r1, [r4, #12]
   2c358:	ldr	r0, [r4]
   2c35c:	ldr	r2, [r4, #16]
   2c360:	bl	2c014 <ftello64@plt+0x182c0>
   2c364:	ldr	r3, [r4, #12]
   2c368:	mov	r0, r5
   2c36c:	str	r6, [r4, #4]
   2c370:	str	r3, [r4, #8]
   2c374:	add	sp, sp, #8
   2c378:	pop	{r4, r5, r6, pc}
   2c37c:	bl	2c214 <ftello64@plt+0x184c0>
   2c380:	mov	r5, #0
   2c384:	mov	r0, r5
   2c388:	add	sp, sp, #8
   2c38c:	pop	{r4, r5, r6, pc}
   2c390:	ldr	r2, [sp, #24]
   2c394:	mov	r3, #0
   2c398:	cmn	r5, #1
   2c39c:	str	r3, [r2]
   2c3a0:	bne	2c3b8 <ftello64@plt+0x18664>
   2c3a4:	ldr	r1, [r4, #12]
   2c3a8:	ldr	r3, [r4, #8]
   2c3ac:	cmp	r1, r3
   2c3b0:	bne	2c358 <ftello64@plt+0x18604>
   2c3b4:	b	2c348 <ftello64@plt+0x185f4>
   2c3b8:	mvn	r5, #0
   2c3bc:	b	2c348 <ftello64@plt+0x185f4>
   2c3c0:	andeq	pc, r5, ip, lsr r9	; <UNPREDICTABLE>
   2c3c4:	push	{r4, r5, r6, r7, r8, lr}
   2c3c8:	subs	r4, r0, #0
   2c3cc:	popeq	{r4, r5, r6, r7, r8, pc}
   2c3d0:	ldr	r6, [pc, #180]	; 2c48c <ftello64@plt+0x18738>
   2c3d4:	ldr	r3, [r6, #532]	; 0x214
   2c3d8:	cmp	r3, #0
   2c3dc:	beq	2c464 <ftello64@plt+0x18710>
   2c3e0:	mov	r7, r1
   2c3e4:	mov	r5, r2
   2c3e8:	bl	38cd8 <ftello64@plt+0x24f84>
   2c3ec:	cmp	r0, #0
   2c3f0:	beq	2c478 <ftello64@plt+0x18724>
   2c3f4:	mov	r0, r5
   2c3f8:	bl	55e80 <ftello64@plt+0x4212c>
   2c3fc:	subs	r1, r0, #0
   2c400:	beq	2c444 <ftello64@plt+0x186f0>
   2c404:	ldr	r3, [pc, #132]	; 2c490 <ftello64@plt+0x1873c>
   2c408:	cmp	r5, #0
   2c40c:	ldr	r6, [r6, #456]	; 0x1c8
   2c410:	moveq	r5, r3
   2c414:	mov	r0, r5
   2c418:	bl	139d0 <gcry_xstrdup@plt>
   2c41c:	ldr	r3, [r4, #20]
   2c420:	str	r6, [r4, #16]
   2c424:	add	r3, r3, #1
   2c428:	str	r3, [r4, #20]
   2c42c:	mov	r2, r4
   2c430:	ldr	r1, [pc, #92]	; 2c494 <ftello64@plt+0x18740>
   2c434:	str	r0, [r4]
   2c438:	mov	r0, r7
   2c43c:	pop	{r4, r5, r6, r7, r8, lr}
   2c440:	b	56334 <ftello64@plt+0x425e0>
   2c444:	ldrb	r3, [r5]
   2c448:	cmp	r3, #0
   2c44c:	ldreq	r6, [r6, #456]	; 0x1c8
   2c450:	beq	2c414 <ftello64@plt+0x186c0>
   2c454:	mov	r0, r7
   2c458:	bl	576d0 <ftello64@plt+0x4397c>
   2c45c:	mov	r6, r0
   2c460:	b	2c414 <ftello64@plt+0x186c0>
   2c464:	ldr	r3, [pc, #44]	; 2c498 <ftello64@plt+0x18744>
   2c468:	mov	r2, #189	; 0xbd
   2c46c:	ldr	r1, [pc, #40]	; 2c49c <ftello64@plt+0x18748>
   2c470:	ldr	r0, [pc, #40]	; 2c4a0 <ftello64@plt+0x1874c>
   2c474:	bl	4eeac <ftello64@plt+0x3b158>
   2c478:	ldr	r3, [pc, #24]	; 2c498 <ftello64@plt+0x18744>
   2c47c:	mov	r2, #190	; 0xbe
   2c480:	ldr	r1, [pc, #20]	; 2c49c <ftello64@plt+0x18748>
   2c484:	ldr	r0, [pc, #24]	; 2c4a4 <ftello64@plt+0x18750>
   2c488:	bl	4eeac <ftello64@plt+0x3b158>
   2c48c:	andeq	r8, r7, r0, asr r2
   2c490:	andeq	pc, r5, ip, asr #18
   2c494:	andeq	ip, r2, r0, ror r2
   2c498:	ldrdeq	pc, [r5], -ip
   2c49c:	andeq	pc, r5, r4, lsl r9	; <UNPREDICTABLE>
   2c4a0:	andeq	pc, r5, r4, asr r9	; <UNPREDICTABLE>
   2c4a4:	andeq	pc, r5, r0, ror r9	; <UNPREDICTABLE>
   2c4a8:	bx	lr
   2c4ac:	bx	lr
   2c4b0:	mov	r0, #0
   2c4b4:	bx	lr
   2c4b8:	mov	r0, #0
   2c4bc:	bx	lr
   2c4c0:	lsr	r3, r0, #8
   2c4c4:	uxtb	r0, r0
   2c4c8:	uxtab	r0, r0, r3
   2c4cc:	bx	lr
   2c4d0:	cmp	r1, #0
   2c4d4:	beq	2c4f4 <ftello64@plt+0x187a0>
   2c4d8:	add	r2, r0, r1
   2c4dc:	mov	r1, #0
   2c4e0:	ldrb	r3, [r0], #1
   2c4e4:	add	r1, r1, r3
   2c4e8:	cmp	r2, r0
   2c4ec:	uxth	r1, r1
   2c4f0:	bne	2c4e0 <ftello64@plt+0x1878c>
   2c4f4:	mov	r0, r1
   2c4f8:	bx	lr
   2c4fc:	push	{r4, r5, r6, lr}
   2c500:	sub	sp, sp, #16
   2c504:	ldr	r6, [pc, #236]	; 2c5f8 <ftello64@plt+0x188a4>
   2c508:	mov	r2, #0
   2c50c:	str	r0, [sp]
   2c510:	ldr	ip, [r6]
   2c514:	mov	r4, r0
   2c518:	mov	r1, r2
   2c51c:	add	r3, sp, #8
   2c520:	mov	r0, #2
   2c524:	str	ip, [sp, #12]
   2c528:	bl	133b8 <gcry_mpi_print@plt>
   2c52c:	cmp	r0, #0
   2c530:	bne	2c5e8 <ftello64@plt+0x18894>
   2c534:	mov	r0, r4
   2c538:	bl	13a6c <gcry_is_secure@plt>
   2c53c:	ldr	r3, [sp, #8]
   2c540:	cmp	r0, #0
   2c544:	mov	r0, r3
   2c548:	bne	2c5c0 <ftello64@plt+0x1886c>
   2c54c:	bl	131cc <gcry_xmalloc@plt>
   2c550:	mov	r5, r0
   2c554:	str	r4, [sp]
   2c558:	mov	r3, #0
   2c55c:	ldr	r2, [sp, #8]
   2c560:	mov	r1, r5
   2c564:	mov	r0, #2
   2c568:	bl	133b8 <gcry_mpi_print@plt>
   2c56c:	subs	r4, r0, #0
   2c570:	bne	2c5d4 <ftello64@plt+0x18880>
   2c574:	ldr	r2, [sp, #8]
   2c578:	cmp	r2, #0
   2c57c:	beq	2c5cc <ftello64@plt+0x18878>
   2c580:	add	r2, r5, r2
   2c584:	mov	r3, r5
   2c588:	ldrb	r0, [r3], #1
   2c58c:	add	r4, r4, r0
   2c590:	cmp	r3, r2
   2c594:	uxth	r4, r4
   2c598:	bne	2c588 <ftello64@plt+0x18834>
   2c59c:	mov	r0, r5
   2c5a0:	bl	13448 <gcry_free@plt>
   2c5a4:	ldr	r2, [sp, #12]
   2c5a8:	ldr	r3, [r6]
   2c5ac:	mov	r0, r4
   2c5b0:	cmp	r2, r3
   2c5b4:	bne	2c5e4 <ftello64@plt+0x18890>
   2c5b8:	add	sp, sp, #16
   2c5bc:	pop	{r4, r5, r6, pc}
   2c5c0:	bl	131d8 <gcry_xmalloc_secure@plt>
   2c5c4:	mov	r5, r0
   2c5c8:	b	2c554 <ftello64@plt+0x18800>
   2c5cc:	mov	r4, r2
   2c5d0:	b	2c59c <ftello64@plt+0x18848>
   2c5d4:	ldr	r2, [pc, #32]	; 2c5fc <ftello64@plt+0x188a8>
   2c5d8:	ldr	r1, [pc, #32]	; 2c600 <ftello64@plt+0x188ac>
   2c5dc:	ldr	r0, [pc, #32]	; 2c604 <ftello64@plt+0x188b0>
   2c5e0:	bl	4ee84 <ftello64@plt+0x3b130>
   2c5e4:	bl	134b4 <__stack_chk_fail@plt>
   2c5e8:	ldr	r2, [pc, #12]	; 2c5fc <ftello64@plt+0x188a8>
   2c5ec:	mov	r1, #256	; 0x100
   2c5f0:	ldr	r0, [pc, #12]	; 2c604 <ftello64@plt+0x188b0>
   2c5f4:	bl	4ee84 <ftello64@plt+0x3b130>
   2c5f8:	andeq	r6, r7, r8, ror #19
   2c5fc:	andeq	pc, r5, r8, lsl #19
   2c600:	andeq	r0, r0, r7, lsl #2
   2c604:	andeq	pc, r5, r4, asr ip	; <UNPREDICTABLE>
   2c608:	sub	r3, r0, #100	; 0x64
   2c60c:	cmp	r3, #10
   2c610:	push	{r4, lr}
   2c614:	bhi	2c658 <ftello64@plt+0x18904>
   2c618:	ldr	r3, [pc, #100]	; 2c684 <ftello64@plt+0x18930>
   2c61c:	ldr	r4, [r3]
   2c620:	cmp	r4, #0
   2c624:	popne	{r4, pc}
   2c628:	mov	r2, #1
   2c62c:	mov	r0, r2
   2c630:	str	r2, [r3]
   2c634:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c638:	bl	134f0 <gpgrt_fflush@plt>
   2c63c:	mov	r0, r4
   2c640:	ldr	r1, [pc, #64]	; 2c688 <ftello64@plt+0x18934>
   2c644:	mov	r2, #5
   2c648:	bl	13484 <dcgettext@plt>
   2c64c:	ldr	r1, [pc, #56]	; 2c68c <ftello64@plt+0x18938>
   2c650:	pop	{r4, lr}
   2c654:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c658:	cmp	r0, #20
   2c65c:	popne	{r4, pc}
   2c660:	mov	r0, #1
   2c664:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c668:	bl	134f0 <gpgrt_fflush@plt>
   2c66c:	mov	r2, #5
   2c670:	ldr	r1, [pc, #24]	; 2c690 <ftello64@plt+0x1893c>
   2c674:	mov	r0, #0
   2c678:	bl	13484 <dcgettext@plt>
   2c67c:	pop	{r4, lr}
   2c680:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c684:	andeq	r7, r7, ip, asr #26
   2c688:	andeq	pc, r5, r8, ror #24
   2c68c:	ldrdeq	ip, [r5], -r0
   2c690:	andeq	pc, r5, r0, lsr #25
   2c694:	sub	r0, r0, #100	; 0x64
   2c698:	cmp	r0, #10
   2c69c:	bxhi	lr
   2c6a0:	ldr	r3, [pc, #60]	; 2c6e4 <ftello64@plt+0x18990>
   2c6a4:	push	{r4, lr}
   2c6a8:	ldr	r4, [r3, #4]
   2c6ac:	cmp	r4, #0
   2c6b0:	popne	{r4, pc}
   2c6b4:	mov	r2, #1
   2c6b8:	mov	r0, r2
   2c6bc:	str	r2, [r3, #4]
   2c6c0:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c6c4:	bl	134f0 <gpgrt_fflush@plt>
   2c6c8:	mov	r0, r4
   2c6cc:	ldr	r1, [pc, #20]	; 2c6e8 <ftello64@plt+0x18994>
   2c6d0:	mov	r2, #5
   2c6d4:	bl	13484 <dcgettext@plt>
   2c6d8:	ldr	r1, [pc, #12]	; 2c6ec <ftello64@plt+0x18998>
   2c6dc:	pop	{r4, lr}
   2c6e0:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c6e4:	andeq	r7, r7, ip, asr #26
   2c6e8:	ldrdeq	pc, [r5], -r4
   2c6ec:	ldrdeq	ip, [r5], -r0
   2c6f0:	sub	r3, r0, #1
   2c6f4:	cmp	r3, #10
   2c6f8:	push	{r4, r5, r6, r7, r8, lr}
   2c6fc:	bhi	2c774 <ftello64@plt+0x18a20>
   2c700:	ldr	r2, [pc, #208]	; 2c7d8 <ftello64@plt+0x18a84>
   2c704:	add	r3, r2, r3, lsl #2
   2c708:	ldr	r5, [r3, #16]
   2c70c:	ldr	r3, [pc, #200]	; 2c7dc <ftello64@plt+0x18a88>
   2c710:	ldr	r4, [r3, #392]	; 0x188
   2c714:	cmp	r4, #0
   2c718:	popeq	{r4, r5, r6, r7, r8, pc}
   2c71c:	ldr	r7, [pc, #188]	; 2c7e0 <ftello64@plt+0x18a8c>
   2c720:	b	2c730 <ftello64@plt+0x189dc>
   2c724:	ldr	r4, [r4, #8]
   2c728:	cmp	r4, #0
   2c72c:	popeq	{r4, r5, r6, r7, r8, pc}
   2c730:	ldr	r3, [r4]
   2c734:	cmp	r3, r5
   2c738:	bne	2c724 <ftello64@plt+0x189d0>
   2c73c:	mov	r0, #1
   2c740:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c744:	bl	134f0 <gpgrt_fflush@plt>
   2c748:	mov	r1, r7
   2c74c:	mov	r2, #5
   2c750:	mov	r0, #0
   2c754:	bl	13484 <dcgettext@plt>
   2c758:	mov	r6, r0
   2c75c:	mov	r0, r5
   2c760:	bl	13880 <gcry_md_algo_name@plt>
   2c764:	mov	r1, r0
   2c768:	mov	r0, r6
   2c76c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2c770:	b	2c724 <ftello64@plt+0x189d0>
   2c774:	sub	r0, r0, #100	; 0x64
   2c778:	cmp	r0, #10
   2c77c:	bhi	2c7d0 <ftello64@plt+0x18a7c>
   2c780:	ldr	r3, [pc, #92]	; 2c7e4 <ftello64@plt+0x18a90>
   2c784:	ldr	r4, [r3, #8]
   2c788:	cmp	r4, #0
   2c78c:	popne	{r4, r5, r6, r7, r8, pc}
   2c790:	mov	r2, #1
   2c794:	mov	r0, r2
   2c798:	str	r2, [r3, #8]
   2c79c:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c7a0:	bl	134f0 <gpgrt_fflush@plt>
   2c7a4:	ldr	r1, [pc, #60]	; 2c7e8 <ftello64@plt+0x18a94>
   2c7a8:	mov	r2, #5
   2c7ac:	mov	r0, r4
   2c7b0:	bl	13484 <dcgettext@plt>
   2c7b4:	mov	r5, r0
   2c7b8:	mov	r0, r4
   2c7bc:	bl	13880 <gcry_md_algo_name@plt>
   2c7c0:	mov	r1, r0
   2c7c4:	mov	r0, r5
   2c7c8:	pop	{r4, r5, r6, r7, r8, lr}
   2c7cc:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c7d0:	mov	r5, #0
   2c7d4:	b	2c70c <ftello64@plt+0x189b8>
   2c7d8:	andeq	pc, r5, r8, lsl #19
   2c7dc:	andeq	r8, r7, r0, asr r2
   2c7e0:	andeq	pc, r5, ip, lsr sp	; <UNPREDICTABLE>
   2c7e4:	andeq	r7, r7, ip, asr #26
   2c7e8:	andeq	pc, r5, r8, lsl #26
   2c7ec:	ldr	r3, [pc, #136]	; 2c87c <ftello64@plt+0x18b28>
   2c7f0:	ldr	r3, [r3, #392]	; 0x188
   2c7f4:	cmp	r3, #0
   2c7f8:	beq	2c824 <ftello64@plt+0x18ad0>
   2c7fc:	ldr	r2, [r3]
   2c800:	cmp	r0, r2
   2c804:	bne	2c818 <ftello64@plt+0x18ac4>
   2c808:	b	2c864 <ftello64@plt+0x18b10>
   2c80c:	ldr	r2, [r3]
   2c810:	cmp	r2, r0
   2c814:	beq	2c864 <ftello64@plt+0x18b10>
   2c818:	ldr	r3, [r3, #8]
   2c81c:	cmp	r3, #0
   2c820:	bne	2c80c <ftello64@plt+0x18ab8>
   2c824:	push	{r4, r5, r6, lr}
   2c828:	mov	r4, r0
   2c82c:	mov	r0, #1
   2c830:	bl	13790 <_gpgrt_get_std_stream@plt>
   2c834:	bl	134f0 <gpgrt_fflush@plt>
   2c838:	ldr	r1, [pc, #64]	; 2c880 <ftello64@plt+0x18b2c>
   2c83c:	mov	r2, #5
   2c840:	mov	r0, #0
   2c844:	bl	13484 <dcgettext@plt>
   2c848:	mov	r5, r0
   2c84c:	mov	r0, r4
   2c850:	bl	13880 <gcry_md_algo_name@plt>
   2c854:	mov	r1, r0
   2c858:	mov	r0, r5
   2c85c:	pop	{r4, r5, r6, lr}
   2c860:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c864:	ldr	r2, [r3, #4]
   2c868:	cmp	r2, #0
   2c86c:	moveq	r2, #1
   2c870:	streq	r2, [r3, #4]
   2c874:	bxne	lr
   2c878:	b	2c824 <ftello64@plt+0x18ad0>
   2c87c:	andeq	r8, r7, r0, asr r2
   2c880:	andeq	pc, r5, r8, ror #26
   2c884:	ldr	r3, [pc, #160]	; 2c92c <ftello64@plt+0x18bd8>
   2c888:	ldr	r3, [r3]
   2c88c:	cmp	r3, #0
   2c890:	bxeq	lr
   2c894:	uxth	r3, r0
   2c898:	cmp	r3, #0
   2c89c:	sub	r1, r1, r3
   2c8a0:	clz	r1, r1
   2c8a4:	lsr	r1, r1, #5
   2c8a8:	moveq	r1, #1
   2c8ac:	cmp	r1, #0
   2c8b0:	bxne	lr
   2c8b4:	lsr	r3, r0, #24
   2c8b8:	and	r3, r3, #127	; 0x7f
   2c8bc:	cmp	r3, #2
   2c8c0:	push	{r4, r5, r6, lr}
   2c8c4:	mov	r2, #5
   2c8c8:	mov	r4, r0
   2c8cc:	mov	r0, r1
   2c8d0:	beq	2c908 <ftello64@plt+0x18bb4>
   2c8d4:	ldr	r1, [pc, #84]	; 2c930 <ftello64@plt+0x18bdc>
   2c8d8:	bl	13484 <dcgettext@plt>
   2c8dc:	mov	r5, r0
   2c8e0:	mov	r0, r4
   2c8e4:	bl	13b50 <gpg_strerror@plt>
   2c8e8:	mov	r6, r0
   2c8ec:	mov	r0, r4
   2c8f0:	bl	137d8 <gpg_strsource@plt>
   2c8f4:	mov	r1, r6
   2c8f8:	mov	r2, r0
   2c8fc:	mov	r0, r5
   2c900:	pop	{r4, r5, r6, lr}
   2c904:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c908:	ldr	r1, [pc, #36]	; 2c934 <ftello64@plt+0x18be0>
   2c90c:	bl	13484 <dcgettext@plt>
   2c910:	mov	r5, r0
   2c914:	mov	r0, r4
   2c918:	bl	13b50 <gpg_strerror@plt>
   2c91c:	mov	r1, r0
   2c920:	mov	r0, r5
   2c924:	pop	{r4, r5, r6, lr}
   2c928:	b	4eac0 <ftello64@plt+0x3ad6c>
   2c92c:	andeq	r8, r7, r0, asr r2
   2c930:			; <UNDEFINED> instruction: 0x0005fdb8
   2c934:	andeq	pc, r5, r0, lsr #27
   2c938:	push	{r0, r1, r2, r3}
   2c93c:	ldr	r3, [pc, #120]	; 2c9bc <ftello64@plt+0x18c68>
   2c940:	push	{r4, r5, lr}
   2c944:	sub	sp, sp, #12
   2c948:	ldr	r4, [pc, #112]	; 2c9c0 <ftello64@plt+0x18c6c>
   2c94c:	ldr	r2, [r3]
   2c950:	ldr	r5, [sp, #24]
   2c954:	ldr	r3, [r4]
   2c958:	cmp	r2, #0
   2c95c:	str	r3, [sp, #4]
   2c960:	beq	2c998 <ftello64@plt+0x18c44>
   2c964:	mov	r2, #5
   2c968:	ldr	r1, [pc, #84]	; 2c9c4 <ftello64@plt+0x18c70>
   2c96c:	mov	r0, #0
   2c970:	bl	13484 <dcgettext@plt>
   2c974:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2c978:	add	r3, sp, #28
   2c97c:	mov	r0, #1
   2c980:	mov	r1, r5
   2c984:	mov	r2, r3
   2c988:	str	r3, [sp]
   2c98c:	bl	4ea70 <ftello64@plt+0x3ad1c>
   2c990:	ldr	r0, [pc, #48]	; 2c9c8 <ftello64@plt+0x18c74>
   2c994:	bl	4ed38 <ftello64@plt+0x3afe4>
   2c998:	ldr	r2, [sp, #4]
   2c99c:	ldr	r3, [r4]
   2c9a0:	cmp	r2, r3
   2c9a4:	bne	2c9b8 <ftello64@plt+0x18c64>
   2c9a8:	add	sp, sp, #12
   2c9ac:	pop	{r4, r5, lr}
   2c9b0:	add	sp, sp, #16
   2c9b4:	bx	lr
   2c9b8:	bl	134b4 <__stack_chk_fail@plt>
   2c9bc:	andeq	r8, r7, r0, asr r2
   2c9c0:	andeq	r6, r7, r8, ror #19
   2c9c4:	ldrdeq	pc, [r5], -r4
   2c9c8:	andeq	fp, r5, r8, asr #27
   2c9cc:	sub	r0, r0, #1
   2c9d0:	cmp	r0, #12
   2c9d4:	ldrls	r3, [pc, #12]	; 2c9e8 <ftello64@plt+0x18c94>
   2c9d8:	addls	r0, r3, r0, lsl #2
   2c9dc:	ldrls	r0, [r0, #60]	; 0x3c
   2c9e0:	movhi	r0, #0
   2c9e4:	bx	lr
   2c9e8:	andeq	pc, r5, r8, lsl #19
   2c9ec:	sub	r3, r0, #300	; 0x12c
   2c9f0:	sub	r3, r3, #1
   2c9f4:	cmp	r3, #2
   2c9f8:	bhi	2ca0c <ftello64@plt+0x18cb8>
   2c9fc:	ldr	r2, [pc, #20]	; 2ca18 <ftello64@plt+0x18cc4>
   2ca00:	add	r3, r2, r3, lsl #2
   2ca04:	ldr	r0, [r3, #112]	; 0x70
   2ca08:	bx	lr
   2ca0c:	cmp	r0, #110	; 0x6e
   2ca10:	movcs	r0, #0
   2ca14:	bx	lr
   2ca18:	andeq	pc, r5, r8, lsl #19
   2ca1c:	sub	r0, r0, #7
   2ca20:	cmp	r0, #7
   2ca24:	movcc	r0, #16
   2ca28:	movcs	r0, #8
   2ca2c:	bx	lr
   2ca30:	sub	r0, r0, #1
   2ca34:	cmp	r0, #12
   2ca38:	bhi	2ca60 <ftello64@plt+0x18d0c>
   2ca3c:	ldr	r3, [pc, #36]	; 2ca68 <ftello64@plt+0x18d14>
   2ca40:	add	r0, r3, r0, lsl #2
   2ca44:	ldr	r0, [r0, #60]	; 0x3c
   2ca48:	cmp	r0, #0
   2ca4c:	beq	2ca60 <ftello64@plt+0x18d0c>
   2ca50:	mov	r3, #0
   2ca54:	mov	r2, r3
   2ca58:	mov	r1, #8
   2ca5c:	b	13c1c <gcry_cipher_algo_info@plt>
   2ca60:	ldr	r0, [pc, #4]	; 2ca6c <ftello64@plt+0x18d18>
   2ca64:	bx	lr
   2ca68:	andeq	pc, r5, r8, lsl #19
   2ca6c:	andeq	r0, r0, #12
   2ca70:	sub	r0, r0, #1
   2ca74:	cmp	r0, #12
   2ca78:	ldrls	r3, [pc, #12]	; 2ca8c <ftello64@plt+0x18d38>
   2ca7c:	addls	r0, r3, r0, lsl #2
   2ca80:	ldrls	r0, [r0, #124]	; 0x7c
   2ca84:	ldrhi	r0, [pc, #4]	; 2ca90 <ftello64@plt+0x18d3c>
   2ca88:	bx	lr
   2ca8c:	andeq	pc, r5, r8, lsl #19
   2ca90:	ldrdeq	ip, [r5], -r0
   2ca94:	push	{r4, lr}
   2ca98:	sub	sp, sp, #8
   2ca9c:	ldr	r4, [pc, #236]	; 2cb90 <ftello64@plt+0x18e3c>
   2caa0:	sub	r0, r0, #1
   2caa4:	str	r1, [sp]
   2caa8:	ldr	r3, [r4]
   2caac:	str	r3, [sp, #4]
   2cab0:	cmp	r0, #21
   2cab4:	ldrls	pc, [pc, r0, lsl #2]
   2cab8:	b	2cb84 <ftello64@plt+0x18e30>
   2cabc:	andeq	ip, r2, ip, ror fp
   2cac0:	andeq	ip, r2, r4, ror #22
   2cac4:	andeq	ip, r2, ip, ror #22
   2cac8:	andeq	ip, r2, r4, lsl #23
   2cacc:	andeq	ip, r2, r4, lsl #23
   2cad0:	andeq	ip, r2, r4, lsl #23
   2cad4:	andeq	ip, r2, r4, lsl #23
   2cad8:	andeq	ip, r2, r4, lsl #23
   2cadc:	andeq	ip, r2, r4, lsl #23
   2cae0:	andeq	ip, r2, r4, lsl #23
   2cae4:	andeq	ip, r2, r4, lsl #23
   2cae8:	andeq	ip, r2, r4, lsl #23
   2caec:	andeq	ip, r2, r4, lsl #23
   2caf0:	andeq	ip, r2, r4, lsl #23
   2caf4:	andeq	ip, r2, r4, lsl #23
   2caf8:	andeq	ip, r2, r0, asr fp
   2cafc:	andeq	ip, r2, r4, ror fp
   2cb00:	andeq	ip, r2, r4, lsl fp
   2cb04:	andeq	ip, r2, r4, lsl fp
   2cb08:	andeq	ip, r2, r0, asr #22
   2cb0c:	andeq	ip, r2, r4, lsl #23
   2cb10:	andeq	ip, r2, r4, lsl fp
   2cb14:	mov	r0, #18
   2cb18:	mov	r3, sp
   2cb1c:	mov	r2, #0
   2cb20:	mov	r1, #8
   2cb24:	bl	13238 <gcry_pk_algo_info@plt>
   2cb28:	ldr	r2, [sp, #4]
   2cb2c:	ldr	r3, [r4]
   2cb30:	cmp	r2, r3
   2cb34:	bne	2cb8c <ftello64@plt+0x18e38>
   2cb38:	add	sp, sp, #8
   2cb3c:	pop	{r4, pc}
   2cb40:	ldr	r3, [pc, #76]	; 2cb94 <ftello64@plt+0x18e40>
   2cb44:	ldr	r3, [r3, #276]	; 0x114
   2cb48:	cmp	r3, #2
   2cb4c:	bne	2cb84 <ftello64@plt+0x18e30>
   2cb50:	tst	r1, #5
   2cb54:	moveq	r0, #20
   2cb58:	beq	2cb18 <ftello64@plt+0x18dc4>
   2cb5c:	ldr	r0, [pc, #52]	; 2cb98 <ftello64@plt+0x18e44>
   2cb60:	b	2cb28 <ftello64@plt+0x18dd4>
   2cb64:	mov	r0, #2
   2cb68:	b	2cb18 <ftello64@plt+0x18dc4>
   2cb6c:	mov	r0, #3
   2cb70:	b	2cb18 <ftello64@plt+0x18dc4>
   2cb74:	mov	r0, #17
   2cb78:	b	2cb18 <ftello64@plt+0x18dc4>
   2cb7c:	mov	r0, #1
   2cb80:	b	2cb18 <ftello64@plt+0x18dc4>
   2cb84:	ldr	r0, [pc, #16]	; 2cb9c <ftello64@plt+0x18e48>
   2cb88:	b	2cb28 <ftello64@plt+0x18dd4>
   2cb8c:	bl	134b4 <__stack_chk_fail@plt>
   2cb90:	andeq	r6, r7, r8, ror #19
   2cb94:	andeq	r8, r7, r0, asr r2
   2cb98:	andeq	r0, r0, #41	; 0x29
   2cb9c:	andeq	r0, r0, #4
   2cba0:	mov	r1, #0
   2cba4:	b	2ca94 <ftello64@plt+0x18d40>
   2cba8:	sub	r0, r0, #1
   2cbac:	cmp	r0, #21
   2cbb0:	ldrls	pc, [pc, r0, lsl #2]
   2cbb4:	b	2cc48 <ftello64@plt+0x18ef4>
   2cbb8:	andeq	ip, r2, r8, lsr ip
   2cbbc:	andeq	ip, r2, r8, lsl ip
   2cbc0:	andeq	ip, r2, r0, asr #24
   2cbc4:	andeq	ip, r2, r8, asr #24
   2cbc8:	andeq	ip, r2, r8, asr #24
   2cbcc:	andeq	ip, r2, r8, asr #24
   2cbd0:	andeq	ip, r2, r8, asr #24
   2cbd4:	andeq	ip, r2, r8, asr #24
   2cbd8:	andeq	ip, r2, r8, asr #24
   2cbdc:	andeq	ip, r2, r8, asr #24
   2cbe0:	andeq	ip, r2, r8, asr #24
   2cbe4:	andeq	ip, r2, r8, asr #24
   2cbe8:	andeq	ip, r2, r8, asr #24
   2cbec:	andeq	ip, r2, r8, asr #24
   2cbf0:	andeq	ip, r2, r8, asr #24
   2cbf4:	andeq	ip, r2, r8, lsl ip
   2cbf8:	andeq	ip, r2, r0, lsl ip
   2cbfc:	andeq	ip, r2, r8, lsl ip
   2cc00:	andeq	ip, r2, r0, lsl ip
   2cc04:	andeq	ip, r2, r0, lsr #24
   2cc08:	andeq	ip, r2, r8, asr #24
   2cc0c:	andeq	ip, r2, r0, lsl ip
   2cc10:	mov	r0, #13
   2cc14:	bx	lr
   2cc18:	mov	r0, #2
   2cc1c:	bx	lr
   2cc20:	ldr	r3, [pc, #40]	; 2cc50 <ftello64@plt+0x18efc>
   2cc24:	ldr	r3, [r3, #276]	; 0x114
   2cc28:	cmp	r3, #2
   2cc2c:	movne	r0, #0
   2cc30:	moveq	r0, #2
   2cc34:	bx	lr
   2cc38:	mov	r0, #15
   2cc3c:	bx	lr
   2cc40:	mov	r0, #5
   2cc44:	bx	lr
   2cc48:	mov	r0, #0
   2cc4c:	bx	lr
   2cc50:	andeq	r8, r7, r0, asr r2
   2cc54:	sub	r0, r0, #1
   2cc58:	cmp	r0, #21
   2cc5c:	ldrls	r3, [pc, #12]	; 2cc70 <ftello64@plt+0x18f1c>
   2cc60:	addls	r0, r3, r0, lsl #2
   2cc64:	ldrls	r0, [r0, #176]	; 0xb0
   2cc68:	ldrhi	r0, [pc, #4]	; 2cc74 <ftello64@plt+0x18f20>
   2cc6c:	bx	lr
   2cc70:	andeq	pc, r5, r8, lsl #19
   2cc74:	ldrdeq	ip, [r5], -r0
   2cc78:	sub	r0, r0, #1
   2cc7c:	cmp	r0, #10
   2cc80:	ldrls	r3, [pc, #12]	; 2cc94 <ftello64@plt+0x18f40>
   2cc84:	addls	r0, r3, r0, lsl #2
   2cc88:	ldrls	r0, [r0, #16]
   2cc8c:	movhi	r0, #0
   2cc90:	bx	lr
   2cc94:	andeq	pc, r5, r8, lsl #19
   2cc98:	sub	r0, r0, #1
   2cc9c:	cmp	r0, #10
   2cca0:	bhi	2ccc8 <ftello64@plt+0x18f74>
   2cca4:	ldr	r3, [pc, #36]	; 2ccd0 <ftello64@plt+0x18f7c>
   2cca8:	add	r0, r3, r0, lsl #2
   2ccac:	ldr	r0, [r0, #16]
   2ccb0:	cmp	r0, #0
   2ccb4:	beq	2ccc8 <ftello64@plt+0x18f74>
   2ccb8:	mov	r3, #0
   2ccbc:	mov	r2, r3
   2ccc0:	mov	r1, #8
   2ccc4:	b	13874 <gcry_md_algo_info@plt>
   2ccc8:	ldr	r0, [pc, #4]	; 2ccd4 <ftello64@plt+0x18f80>
   2cccc:	bx	lr
   2ccd0:	andeq	pc, r5, r8, lsl #19
   2ccd4:	andeq	r0, r0, #5
   2ccd8:	sub	r0, r0, #1
   2ccdc:	cmp	r0, #10
   2cce0:	ldrls	r3, [pc, #12]	; 2ccf4 <ftello64@plt+0x18fa0>
   2cce4:	addls	r0, r3, r0, lsl #2
   2cce8:	ldrls	r0, [r0, #264]	; 0x108
   2ccec:	ldrhi	r0, [pc, #4]	; 2ccf8 <ftello64@plt+0x18fa4>
   2ccf0:	bx	lr
   2ccf4:	andeq	pc, r5, r8, lsl #19
   2ccf8:	ldrdeq	ip, [r5], -r0
   2ccfc:	ldr	r3, [pc, #1612]	; 2d350 <ftello64@plt+0x195fc>
   2cd00:	ldr	r2, [r1]
   2cd04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cd08:	mov	fp, r1
   2cd0c:	sub	sp, sp, #380	; 0x17c
   2cd10:	ldr	r1, [r3]
   2cd14:	cmp	r2, #0
   2cd18:	mov	r3, #0
   2cd1c:	mov	r7, r0
   2cd20:	str	r1, [sp, #372]	; 0x174
   2cd24:	str	r3, [sp, #12]
   2cd28:	str	r3, [sp, #16]
   2cd2c:	str	r3, [sp, #20]
   2cd30:	str	r3, [sp, #24]
   2cd34:	beq	2cd44 <ftello64@plt+0x18ff0>
   2cd38:	mov	r0, r2
   2cd3c:	add	r1, sp, #12
   2cd40:	bl	31330 <ftello64@plt+0x1d5dc>
   2cd44:	ldr	r0, [fp, #4]
   2cd48:	cmp	r0, #0
   2cd4c:	beq	2cd64 <ftello64@plt+0x19010>
   2cd50:	add	r1, sp, #20
   2cd54:	bl	31330 <ftello64@plt+0x1d5dc>
   2cd58:	ldr	r3, [fp]
   2cd5c:	cmp	r3, #0
   2cd60:	beq	2d1d8 <ftello64@plt+0x19484>
   2cd64:	ldrb	r3, [r7]
   2cd68:	mov	r6, #0
   2cd6c:	ldr	sl, [pc, #1504]	; 2d354 <ftello64@plt+0x19600>
   2cd70:	mov	r8, r6
   2cd74:	mov	r5, r6
   2cd78:	mov	r4, r6
   2cd7c:	cmp	r3, #0
   2cd80:	beq	2cdf4 <ftello64@plt+0x190a0>
   2cd84:	cmp	r8, #0
   2cd88:	add	r9, r4, #2
   2cd8c:	add	r8, r4, #1
   2cd90:	bne	2cdb4 <ftello64@plt+0x19060>
   2cd94:	cmp	r5, sl
   2cd98:	bgt	2d1c8 <ftello64@plt+0x19474>
   2cd9c:	add	r5, r5, #1024	; 0x400
   2cda0:	mov	r0, r6
   2cda4:	mov	r1, r5
   2cda8:	bl	136ac <gcry_xrealloc@plt>
   2cdac:	ldrb	r3, [r7]
   2cdb0:	mov	r6, r0
   2cdb4:	cmp	r3, #37	; 0x25
   2cdb8:	beq	2ce14 <ftello64@plt+0x190c0>
   2cdbc:	add	r2, r4, #1
   2cdc0:	cmp	r2, r5
   2cdc4:	movge	r8, #0
   2cdc8:	bge	2cd7c <ftello64@plt+0x19028>
   2cdcc:	strb	r3, [r6, r4]
   2cdd0:	mov	r3, r7
   2cdd4:	mov	r4, r2
   2cdd8:	mov	r1, #0
   2cddc:	strb	r1, [r6, r2]
   2cde0:	add	r7, r3, #1
   2cde4:	ldrb	r3, [r3, #1]
   2cde8:	mov	r8, #1
   2cdec:	cmp	r3, #0
   2cdf0:	bne	2cd84 <ftello64@plt+0x19030>
   2cdf4:	ldr	r3, [pc, #1364]	; 2d350 <ftello64@plt+0x195fc>
   2cdf8:	ldr	r2, [sp, #372]	; 0x174
   2cdfc:	mov	r0, r6
   2ce00:	ldr	r3, [r3]
   2ce04:	cmp	r2, r3
   2ce08:	bne	2d34c <ftello64@plt+0x195f8>
   2ce0c:	add	sp, sp, #380	; 0x17c
   2ce10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce14:	ldrb	r2, [r7, #1]
   2ce18:	sub	r3, r2, #37	; 0x25
   2ce1c:	cmp	r3, #81	; 0x51
   2ce20:	ldrls	pc, [pc, r3, lsl #2]
   2ce24:	b	2d198 <ftello64@plt+0x19444>
   2ce28:	andeq	sp, r2, r4, ror r1
   2ce2c:	muleq	r2, r8, r1
   2ce30:	muleq	r2, r8, r1
   2ce34:	muleq	r2, r8, r1
   2ce38:	muleq	r2, r8, r1
   2ce3c:	muleq	r2, r8, r1
   2ce40:	muleq	r2, r8, r1
   2ce44:	muleq	r2, r8, r1
   2ce48:	muleq	r2, r8, r1
   2ce4c:	muleq	r2, r8, r1
   2ce50:	muleq	r2, r8, r1
   2ce54:	muleq	r2, r8, r1
   2ce58:	muleq	r2, r8, r1
   2ce5c:	muleq	r2, r8, r1
   2ce60:	muleq	r2, r8, r1
   2ce64:	muleq	r2, r8, r1
   2ce68:	muleq	r2, r8, r1
   2ce6c:	muleq	r2, r8, r1
   2ce70:	muleq	r2, r8, r1
   2ce74:	muleq	r2, r8, r1
   2ce78:	muleq	r2, r8, r1
   2ce7c:	muleq	r2, r8, r1
   2ce80:	muleq	r2, r8, r1
   2ce84:	muleq	r2, r8, r1
   2ce88:	muleq	r2, r8, r1
   2ce8c:	muleq	r2, r8, r1
   2ce90:	muleq	r2, r8, r1
   2ce94:	muleq	r2, r8, r1
   2ce98:	muleq	r2, r8, r1
   2ce9c:	muleq	r2, r8, r1
   2cea0:	muleq	r2, r8, r1
   2cea4:	muleq	r2, r8, r1
   2cea8:	muleq	r2, r8, r1
   2ceac:	muleq	r2, r8, r1
   2ceb0:	muleq	r2, r8, r1
   2ceb4:	muleq	r2, r8, r1
   2ceb8:	muleq	r2, r8, r1
   2cebc:	muleq	r2, r8, r1
   2cec0:	andeq	sp, r2, r8, lsr r1
   2cec4:	muleq	r2, r8, r1
   2cec8:	muleq	r2, r8, r1
   2cecc:	muleq	r2, r8, r1
   2ced0:	muleq	r2, r8, r1
   2ced4:	muleq	r2, r8, r1
   2ced8:	muleq	r2, r8, r1
   2cedc:	muleq	r2, r8, r1
   2cee0:	andeq	sp, r2, r0, lsr #2
   2cee4:	andeq	sp, r2, r0, asr #1
   2cee8:	andeq	sp, r2, r8, lsr r0
   2ceec:	andeq	sp, r2, r0, asr #1
   2cef0:	muleq	r2, r8, r1
   2cef4:	muleq	r2, r8, r1
   2cef8:	muleq	r2, r8, r1
   2cefc:	muleq	r2, r8, r1
   2cf00:	muleq	r2, r8, r1
   2cf04:	muleq	r2, r8, r1
   2cf08:	muleq	r2, r8, r1
   2cf0c:	muleq	r2, r8, r1
   2cf10:	muleq	r2, r8, r1
   2cf14:	muleq	r2, r8, r1
   2cf18:	muleq	r2, r8, r1
   2cf1c:	muleq	r2, r8, r1
   2cf20:	andeq	ip, r2, r4, ror #31
   2cf24:	muleq	r2, r8, r1
   2cf28:	muleq	r2, r8, r1
   2cf2c:	andeq	sp, r2, r4, ror r0
   2cf30:	andeq	sp, r2, r4, ror r0
   2cf34:	muleq	r2, r8, r1
   2cf38:	muleq	r2, r8, r1
   2cf3c:	muleq	r2, r8, r1
   2cf40:	ldrdeq	ip, [r2], -r0
   2cf44:	muleq	r2, r8, r1
   2cf48:	muleq	r2, r8, r1
   2cf4c:	muleq	r2, r8, r1
   2cf50:	muleq	r2, r8, r1
   2cf54:	andeq	sp, r2, r4, ror r0
   2cf58:	muleq	r2, r8, r1
   2cf5c:	muleq	r2, r8, r1
   2cf60:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2cf64:	andeq	sp, r2, r0, asr #1
   2cf68:	muleq	r2, r8, r1
   2cf6c:	andeq	ip, r2, r0, ror pc
   2cf70:	ldr	r3, [fp, #12]
   2cf74:	cmp	r3, #0
   2cf78:	beq	2cd94 <ftello64@plt+0x19040>
   2cf7c:	cmp	r8, r5
   2cf80:	bge	2cd94 <ftello64@plt+0x19040>
   2cf84:	mov	r2, #0
   2cf88:	strb	r3, [r6, r4]
   2cf8c:	add	r3, r7, #1
   2cf90:	strb	r2, [r6, r8]
   2cf94:	mov	r4, r8
   2cf98:	b	2cde0 <ftello64@plt+0x1908c>
   2cf9c:	add	ip, r4, #8
   2cfa0:	cmp	ip, r5
   2cfa4:	ldrlt	r3, [sp, #24]
   2cfa8:	bge	2cd94 <ftello64@plt+0x19040>
   2cfac:	add	r0, r6, r4
   2cfb0:	str	r3, [sp]
   2cfb4:	mvn	r2, #0
   2cfb8:	ldr	r3, [pc, #920]	; 2d358 <ftello64@plt+0x19604>
   2cfbc:	mov	r1, #1
   2cfc0:	mov	r4, ip
   2cfc4:	bl	138d4 <__sprintf_chk@plt>
   2cfc8:	add	r3, r7, #1
   2cfcc:	b	2cde0 <ftello64@plt+0x1908c>
   2cfd0:	add	ip, r4, #8
   2cfd4:	cmp	ip, r5
   2cfd8:	bge	2cd94 <ftello64@plt+0x19040>
   2cfdc:	ldr	r3, [sp, #16]
   2cfe0:	b	2cfac <ftello64@plt+0x19258>
   2cfe4:	add	r3, r4, #10
   2cfe8:	cmp	r3, r5
   2cfec:	bge	2cd94 <ftello64@plt+0x19040>
   2cff0:	add	r1, sp, #28
   2cff4:	ldr	r0, [pc, #864]	; 2d35c <ftello64@plt+0x19608>
   2cff8:	bl	144bc <ftello64@plt+0x768>
   2cffc:	add	r8, r6, r4
   2d000:	mvn	r2, #0
   2d004:	mov	r1, #1
   2d008:	cmp	r0, #0
   2d00c:	movne	r3, #0
   2d010:	ldreq	r3, [sp, #280]	; 0x118
   2d014:	mov	r0, r8
   2d018:	str	r3, [sp]
   2d01c:	ldr	r3, [pc, #828]	; 2d360 <ftello64@plt+0x1960c>
   2d020:	bl	138d4 <__sprintf_chk@plt>
   2d024:	mov	r0, r8
   2d028:	bl	13814 <strlen@plt>
   2d02c:	add	r3, r7, #1
   2d030:	add	r4, r4, r0
   2d034:	b	2cde0 <ftello64@plt+0x1908c>
   2d038:	ldr	r0, [fp, #20]
   2d03c:	cmp	r0, #0
   2d040:	beq	2cd94 <ftello64@plt+0x19040>
   2d044:	mov	r1, #160	; 0xa0
   2d048:	bl	52b00 <ftello64@plt+0x3edac>
   2d04c:	subs	r8, r0, #0
   2d050:	beq	2d2dc <ftello64@plt+0x19588>
   2d054:	bl	13814 <strlen@plt>
   2d058:	add	r9, r0, r4
   2d05c:	cmp	r9, r5
   2d060:	bcc	2d310 <ftello64@plt+0x195bc>
   2d064:	mov	r0, r8
   2d068:	bl	13448 <gcry_free@plt>
   2d06c:	add	r3, r7, #1
   2d070:	b	2cde0 <ftello64@plt+0x1908c>
   2d074:	cmp	r2, #102	; 0x66
   2d078:	beq	2d260 <ftello64@plt+0x1950c>
   2d07c:	cmp	r2, #112	; 0x70
   2d080:	beq	2d1f0 <ftello64@plt+0x1949c>
   2d084:	cmp	r2, #103	; 0x67
   2d088:	bne	2d26c <ftello64@plt+0x19518>
   2d08c:	ldr	r0, [fp, #4]
   2d090:	cmp	r0, #0
   2d094:	beq	2d26c <ftello64@plt+0x19518>
   2d098:	add	r2, sp, #8
   2d09c:	add	r1, sp, #352	; 0x160
   2d0a0:	bl	31894 <ftello64@plt+0x1db40>
   2d0a4:	ldr	r3, [sp, #8]
   2d0a8:	add	r2, r4, r3, lsl #1
   2d0ac:	cmp	r2, r5
   2d0b0:	bcc	2d300 <ftello64@plt+0x195ac>
   2d0b4:	ldrb	r3, [r7]
   2d0b8:	mov	r8, #0
   2d0bc:	b	2cd7c <ftello64@plt+0x19028>
   2d0c0:	cmp	r2, #86	; 0x56
   2d0c4:	beq	2d2f8 <ftello64@plt+0x195a4>
   2d0c8:	cmp	r2, #116	; 0x74
   2d0cc:	beq	2d2e4 <ftello64@plt+0x19590>
   2d0d0:	cmp	r2, #84	; 0x54
   2d0d4:	bne	2cd94 <ftello64@plt+0x19040>
   2d0d8:	mov	r1, #2
   2d0dc:	ldrb	r0, [fp, #8]
   2d0e0:	bl	144b4 <ftello64@plt+0x760>
   2d0e4:	mov	r8, r0
   2d0e8:	cmp	r8, #0
   2d0ec:	beq	2d2dc <ftello64@plt+0x19588>
   2d0f0:	mov	r0, r8
   2d0f4:	bl	13814 <strlen@plt>
   2d0f8:	add	r9, r0, r4
   2d0fc:	cmp	r9, r5
   2d100:	bcs	2d0b4 <ftello64@plt+0x19360>
   2d104:	add	r2, r0, #1
   2d108:	mov	r1, r8
   2d10c:	add	r0, r6, r4
   2d110:	bl	133e8 <memcpy@plt>
   2d114:	mov	r4, r9
   2d118:	add	r3, r7, #1
   2d11c:	b	2cde0 <ftello64@plt+0x1908c>
   2d120:	add	ip, r4, #16
   2d124:	cmp	ip, r5
   2d128:	bge	2cd94 <ftello64@plt+0x19040>
   2d12c:	ldr	r2, [sp, #24]
   2d130:	ldr	r3, [sp, #20]
   2d134:	b	2d14c <ftello64@plt+0x193f8>
   2d138:	add	ip, r4, #16
   2d13c:	cmp	ip, r5
   2d140:	bge	2cd94 <ftello64@plt+0x19040>
   2d144:	ldr	r2, [sp, #16]
   2d148:	ldr	r3, [sp, #12]
   2d14c:	add	r0, r6, r4
   2d150:	str	r2, [sp, #4]
   2d154:	str	r3, [sp]
   2d158:	mvn	r2, #0
   2d15c:	ldr	r3, [pc, #512]	; 2d364 <ftello64@plt+0x19610>
   2d160:	mov	r1, #1
   2d164:	mov	r4, ip
   2d168:	bl	138d4 <__sprintf_chk@plt>
   2d16c:	add	r3, r7, #1
   2d170:	b	2cde0 <ftello64@plt+0x1908c>
   2d174:	cmp	r8, r5
   2d178:	bge	2cd94 <ftello64@plt+0x19040>
   2d17c:	mov	r1, #37	; 0x25
   2d180:	mov	r2, #0
   2d184:	strb	r1, [r6, r4]
   2d188:	add	r3, r7, #1
   2d18c:	strb	r2, [r6, r8]
   2d190:	mov	r4, r8
   2d194:	b	2cde0 <ftello64@plt+0x1908c>
   2d198:	cmp	r9, r5
   2d19c:	bge	2cd94 <ftello64@plt+0x19040>
   2d1a0:	mov	r2, r6
   2d1a4:	mov	r3, r7
   2d1a8:	mov	r1, #37	; 0x25
   2d1ac:	strb	r1, [r2, r4]!
   2d1b0:	ldrb	r0, [r3, #1]!
   2d1b4:	mov	r1, #0
   2d1b8:	mov	r4, r9
   2d1bc:	strb	r0, [r2, #1]
   2d1c0:	strb	r1, [r6, r9]
   2d1c4:	b	2cde0 <ftello64@plt+0x1908c>
   2d1c8:	mov	r0, r6
   2d1cc:	bl	13448 <gcry_free@plt>
   2d1d0:	mov	r6, #0
   2d1d4:	b	2cdf4 <ftello64@plt+0x190a0>
   2d1d8:	ldr	r0, [fp, #4]
   2d1dc:	cmp	r0, #0
   2d1e0:	beq	2cd64 <ftello64@plt+0x19010>
   2d1e4:	add	r1, sp, #12
   2d1e8:	bl	31330 <ftello64@plt+0x1d5dc>
   2d1ec:	b	2cd64 <ftello64@plt+0x19010>
   2d1f0:	ldr	r0, [fp, #4]
   2d1f4:	cmp	r0, #0
   2d1f8:	beq	2d26c <ftello64@plt+0x19518>
   2d1fc:	ldrb	r3, [r0, #60]	; 0x3c
   2d200:	tst	r3, #8
   2d204:	bne	2d098 <ftello64@plt+0x19344>
   2d208:	ldr	r3, [r0, #40]	; 0x28
   2d20c:	cmp	r3, #0
   2d210:	bne	2d220 <ftello64@plt+0x194cc>
   2d214:	ldr	r3, [r0, #44]	; 0x2c
   2d218:	cmp	r3, #0
   2d21c:	beq	2d26c <ftello64@plt+0x19518>
   2d220:	mov	r1, #132	; 0x84
   2d224:	mov	r0, #1
   2d228:	bl	13c10 <gcry_xcalloc@plt>
   2d22c:	ldr	r1, [fp, #4]
   2d230:	add	r1, r1, #40	; 0x28
   2d234:	mov	r8, r0
   2d238:	bl	1985c <ftello64@plt+0x5b08>
   2d23c:	cmp	r0, #0
   2d240:	bne	2d328 <ftello64@plt+0x195d4>
   2d244:	add	r2, sp, #8
   2d248:	add	r1, sp, #352	; 0x160
   2d24c:	mov	r0, r8
   2d250:	bl	31894 <ftello64@plt+0x1db40>
   2d254:	mov	r0, r8
   2d258:	bl	18118 <ftello64@plt+0x43c4>
   2d25c:	b	2d0a4 <ftello64@plt+0x19350>
   2d260:	ldr	r0, [fp]
   2d264:	cmp	r0, #0
   2d268:	bne	2d098 <ftello64@plt+0x19344>
   2d26c:	add	r2, r4, #40	; 0x28
   2d270:	mov	r3, #0
   2d274:	cmp	r5, r2
   2d278:	mov	r2, #20
   2d27c:	str	r3, [sp, #356]	; 0x164
   2d280:	str	r3, [sp, #352]	; 0x160
   2d284:	str	r3, [sp, #360]	; 0x168
   2d288:	str	r3, [sp, #364]	; 0x16c
   2d28c:	str	r3, [sp, #368]	; 0x170
   2d290:	str	r2, [sp, #8]
   2d294:	bls	2cd94 <ftello64@plt+0x19040>
   2d298:	add	r9, sp, #352	; 0x160
   2d29c:	add	r9, r9, #1
   2d2a0:	mov	r8, #0
   2d2a4:	b	2d2ac <ftello64@plt+0x19558>
   2d2a8:	ldrb	r3, [r9], #1
   2d2ac:	str	r3, [sp]
   2d2b0:	add	r0, r6, r4
   2d2b4:	ldr	r3, [pc, #172]	; 2d368 <ftello64@plt+0x19614>
   2d2b8:	mvn	r2, #0
   2d2bc:	mov	r1, #1
   2d2c0:	bl	138d4 <__sprintf_chk@plt>
   2d2c4:	ldr	r3, [sp, #8]
   2d2c8:	add	r8, r8, #1
   2d2cc:	cmp	r3, r8
   2d2d0:	add	r4, r4, #2
   2d2d4:	bhi	2d2a8 <ftello64@plt+0x19554>
   2d2d8:	b	2cfc8 <ftello64@plt+0x19274>
   2d2dc:	ldrb	r3, [r7]
   2d2e0:	b	2cd7c <ftello64@plt+0x19028>
   2d2e4:	mov	r1, #0
   2d2e8:	ldrb	r0, [fp, #8]
   2d2ec:	bl	144b4 <ftello64@plt+0x760>
   2d2f0:	mov	r8, r0
   2d2f4:	b	2d0e8 <ftello64@plt+0x19394>
   2d2f8:	ldr	r8, [fp, #16]
   2d2fc:	b	2d0e8 <ftello64@plt+0x19394>
   2d300:	cmp	r3, #0
   2d304:	ldrbne	r3, [sp, #352]	; 0x160
   2d308:	bne	2d298 <ftello64@plt+0x19544>
   2d30c:	b	2cfc8 <ftello64@plt+0x19274>
   2d310:	add	r2, r0, #1
   2d314:	mov	r1, r8
   2d318:	add	r0, r6, r4
   2d31c:	bl	133e8 <memcpy@plt>
   2d320:	mov	r4, r9
   2d324:	b	2d064 <ftello64@plt+0x19310>
   2d328:	mov	r3, #0
   2d32c:	mov	r2, #20
   2d330:	str	r3, [sp, #356]	; 0x164
   2d334:	str	r3, [sp, #352]	; 0x160
   2d338:	str	r3, [sp, #360]	; 0x168
   2d33c:	str	r3, [sp, #364]	; 0x16c
   2d340:	str	r3, [sp, #368]	; 0x170
   2d344:	str	r2, [sp, #8]
   2d348:	b	2d254 <ftello64@plt+0x19500>
   2d34c:	bl	134b4 <__stack_chk_fail@plt>
   2d350:	andeq	r6, r7, r8, ror #19
   2d354:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   2d358:	andeq	pc, r5, r4, ror #27
   2d35c:	andeq	pc, r5, ip, ror #27
   2d360:	ldrdeq	r2, [r6], -r0
   2d364:			; <UNDEFINED> instruction: 0x0005e8b4
   2d368:	strdeq	pc, [r5], -r8
   2d36c:	push	{r4, r5, r6, r7, r8, lr}
   2d370:	subs	r7, r0, #0
   2d374:	mov	r5, r2
   2d378:	mov	r4, r3
   2d37c:	ldr	r6, [sp, #24]
   2d380:	beq	2d3f8 <ftello64@plt+0x196a4>
   2d384:	mov	r8, r1
   2d388:	mov	r2, #2
   2d38c:	mov	r1, r5
   2d390:	ldr	r0, [pc, #120]	; 2d410 <ftello64@plt+0x196bc>
   2d394:	bl	13cac <strncmp@plt>
   2d398:	mov	r1, r4
   2d39c:	mov	r2, #2
   2d3a0:	cmp	r0, #0
   2d3a4:	ldr	r0, [pc, #100]	; 2d410 <ftello64@plt+0x196bc>
   2d3a8:	addeq	r5, r5, #2
   2d3ac:	bl	13cac <strncmp@plt>
   2d3b0:	mov	r2, #5
   2d3b4:	ldr	r1, [pc, #88]	; 2d414 <ftello64@plt+0x196c0>
   2d3b8:	cmp	r0, #0
   2d3bc:	mov	r0, #0
   2d3c0:	addeq	r4, r4, #2
   2d3c4:	bl	13484 <dcgettext@plt>
   2d3c8:	mov	r3, r5
   2d3cc:	mov	r2, r8
   2d3d0:	mov	r1, r7
   2d3d4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2d3d8:	mov	r2, #5
   2d3dc:	ldr	r1, [pc, #52]	; 2d418 <ftello64@plt+0x196c4>
   2d3e0:	mov	r0, #0
   2d3e4:	bl	13484 <dcgettext@plt>
   2d3e8:	mov	r2, r6
   2d3ec:	mov	r1, r4
   2d3f0:	pop	{r4, r5, r6, r7, r8, lr}
   2d3f4:	b	4eac0 <ftello64@plt+0x3ad6c>
   2d3f8:	mov	r2, #5
   2d3fc:	ldr	r1, [pc, #24]	; 2d41c <ftello64@plt+0x196c8>
   2d400:	bl	13484 <dcgettext@plt>
   2d404:	mov	r1, r5
   2d408:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2d40c:	b	2d3d8 <ftello64@plt+0x19684>
   2d410:	andeq	pc, r5, r0, lsl #28
   2d414:	andeq	pc, r5, r4, lsl #28
   2d418:	andeq	pc, r5, ip, asr #28
   2d41c:	andeq	pc, r5, r4, lsr #28
   2d420:	push	{r4, lr}
   2d424:	mov	r2, #5
   2d428:	mov	r4, r0
   2d42c:	ldr	r1, [pc, #16]	; 2d444 <ftello64@plt+0x196f0>
   2d430:	mov	r0, #0
   2d434:	bl	13484 <dcgettext@plt>
   2d438:	mov	r1, r4
   2d43c:	pop	{r4, lr}
   2d440:	b	4eac0 <ftello64@plt+0x3ad6c>
   2d444:	andeq	pc, r5, r8, ror #28
   2d448:	push	{r4, r5, r6, lr}
   2d44c:	subs	r5, r0, #0
   2d450:	sub	sp, sp, #8
   2d454:	mov	r4, r2
   2d458:	beq	2d490 <ftello64@plt+0x1973c>
   2d45c:	mov	r6, r1
   2d460:	mov	r2, #5
   2d464:	ldr	r1, [pc, #72]	; 2d4b4 <ftello64@plt+0x19760>
   2d468:	mov	r0, #0
   2d46c:	bl	13484 <dcgettext@plt>
   2d470:	ldr	ip, [pc, #64]	; 2d4b8 <ftello64@plt+0x19764>
   2d474:	mov	r3, r4
   2d478:	mov	r2, r6
   2d47c:	mov	r1, r5
   2d480:	str	ip, [sp]
   2d484:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2d488:	add	sp, sp, #8
   2d48c:	pop	{r4, r5, r6, pc}
   2d490:	mov	r2, #5
   2d494:	ldr	r1, [pc, #32]	; 2d4bc <ftello64@plt+0x19768>
   2d498:	bl	13484 <dcgettext@plt>
   2d49c:	mov	r2, r4
   2d4a0:	ldr	r3, [pc, #24]	; 2d4c0 <ftello64@plt+0x1976c>
   2d4a4:	ldr	r1, [pc, #24]	; 2d4c4 <ftello64@plt+0x19770>
   2d4a8:	add	sp, sp, #8
   2d4ac:	pop	{r4, r5, r6, lr}
   2d4b0:	b	4eac0 <ftello64@plt+0x3ad6c>
   2d4b4:	andeq	pc, r5, r0, lsr #29
   2d4b8:	andeq	pc, r5, r4, ror #29
   2d4bc:	strdeq	pc, [r5], -r4
   2d4c0:	andeq	pc, r5, ip, lsr pc	; <UNPREDICTABLE>
   2d4c4:	andeq	pc, r5, r0, lsl #28
   2d4c8:	push	{r4, r5, r6, lr}
   2d4cc:	sub	sp, sp, #8
   2d4d0:	ldr	r5, [pc, #272]	; 2d5e8 <ftello64@plt+0x19894>
   2d4d4:	mov	r6, r0
   2d4d8:	ldr	r3, [r5]
   2d4dc:	str	r3, [sp, #4]
   2d4e0:	bl	138a4 <gcry_cipher_map_name@plt>
   2d4e4:	cmp	r0, #8
   2d4e8:	mov	r4, r0
   2d4ec:	beq	2d518 <ftello64@plt+0x197c4>
   2d4f0:	ble	2d570 <ftello64@plt+0x1981c>
   2d4f4:	ldr	r3, [pc, #240]	; 2d5ec <ftello64@plt+0x19898>
   2d4f8:	cmp	r0, r3
   2d4fc:	moveq	r4, #11
   2d500:	beq	2d518 <ftello64@plt+0x197c4>
   2d504:	bgt	2d534 <ftello64@plt+0x197e0>
   2d508:	cmp	r4, #9
   2d50c:	beq	2d518 <ftello64@plt+0x197c4>
   2d510:	cmp	r4, #10
   2d514:	bne	2d550 <ftello64@plt+0x197fc>
   2d518:	ldr	r2, [sp, #4]
   2d51c:	ldr	r3, [r5]
   2d520:	mov	r0, r4
   2d524:	cmp	r2, r3
   2d528:	bne	2d5e4 <ftello64@plt+0x19890>
   2d52c:	add	sp, sp, #8
   2d530:	pop	{r4, r5, r6, pc}
   2d534:	ldr	r3, [pc, #180]	; 2d5f0 <ftello64@plt+0x1989c>
   2d538:	cmp	r4, r3
   2d53c:	moveq	r4, #12
   2d540:	beq	2d518 <ftello64@plt+0x197c4>
   2d544:	cmp	r4, #312	; 0x138
   2d548:	moveq	r4, #13
   2d54c:	beq	2d518 <ftello64@plt+0x197c4>
   2d550:	cmp	r6, #0
   2d554:	beq	2d568 <ftello64@plt+0x19814>
   2d558:	ldrb	r3, [r6]
   2d55c:	and	r3, r3, #223	; 0xdf
   2d560:	cmp	r3, #83	; 0x53
   2d564:	beq	2d5a4 <ftello64@plt+0x19850>
   2d568:	mov	r4, #0
   2d56c:	b	2d518 <ftello64@plt+0x197c4>
   2d570:	cmp	r0, #3
   2d574:	beq	2d518 <ftello64@plt+0x197c4>
   2d578:	bgt	2d590 <ftello64@plt+0x1983c>
   2d57c:	cmp	r0, #1
   2d580:	beq	2d518 <ftello64@plt+0x197c4>
   2d584:	cmp	r0, #2
   2d588:	beq	2d518 <ftello64@plt+0x197c4>
   2d58c:	b	2d550 <ftello64@plt+0x197fc>
   2d590:	cmp	r0, #4
   2d594:	beq	2d518 <ftello64@plt+0x197c4>
   2d598:	cmp	r0, #7
   2d59c:	beq	2d518 <ftello64@plt+0x197c4>
   2d5a0:	b	2d550 <ftello64@plt+0x197fc>
   2d5a4:	mov	r2, #10
   2d5a8:	mov	r1, sp
   2d5ac:	add	r0, r6, #1
   2d5b0:	bl	132a4 <strtol@plt>
   2d5b4:	ldrb	r3, [r6, #1]
   2d5b8:	cmp	r3, #0
   2d5bc:	mov	r4, r0
   2d5c0:	beq	2d568 <ftello64@plt+0x19814>
   2d5c4:	ldr	r3, [sp]
   2d5c8:	ldrb	r3, [r3]
   2d5cc:	cmp	r3, #0
   2d5d0:	bne	2d568 <ftello64@plt+0x19814>
   2d5d4:	bl	2ca30 <ftello64@plt+0x18cdc>
   2d5d8:	cmp	r0, #0
   2d5dc:	bne	2d568 <ftello64@plt+0x19814>
   2d5e0:	b	2d518 <ftello64@plt+0x197c4>
   2d5e4:	bl	134b4 <__stack_chk_fail@plt>
   2d5e8:	andeq	r6, r7, r8, ror #19
   2d5ec:	andeq	r0, r0, r6, lsr r1
   2d5f0:	andeq	r0, r0, r7, lsr r1
   2d5f4:	push	{r4, r5, r6, lr}
   2d5f8:	sub	sp, sp, #8
   2d5fc:	ldr	r5, [pc, #156]	; 2d6a0 <ftello64@plt+0x1994c>
   2d600:	mov	r6, r0
   2d604:	ldr	r3, [r5]
   2d608:	str	r3, [sp, #4]
   2d60c:	bl	137e4 <gcry_md_map_name@plt>
   2d610:	adds	r3, r6, #0
   2d614:	movne	r3, #1
   2d618:	cmp	r0, #0
   2d61c:	movne	r3, #0
   2d620:	cmp	r3, #0
   2d624:	mov	r4, r0
   2d628:	beq	2d640 <ftello64@plt+0x198ec>
   2d62c:	ldrb	r3, [r6]
   2d630:	and	r3, r3, #223	; 0xdf
   2d634:	cmp	r3, #72	; 0x48
   2d638:	beq	2d65c <ftello64@plt+0x19908>
   2d63c:	mov	r4, #0
   2d640:	ldr	r2, [sp, #4]
   2d644:	ldr	r3, [r5]
   2d648:	mov	r0, r4
   2d64c:	cmp	r2, r3
   2d650:	bne	2d69c <ftello64@plt+0x19948>
   2d654:	add	sp, sp, #8
   2d658:	pop	{r4, r5, r6, pc}
   2d65c:	mov	r2, #10
   2d660:	mov	r1, sp
   2d664:	add	r0, r6, #1
   2d668:	bl	132a4 <strtol@plt>
   2d66c:	ldrb	r3, [r6, #1]
   2d670:	cmp	r3, #0
   2d674:	mov	r4, r0
   2d678:	beq	2d63c <ftello64@plt+0x198e8>
   2d67c:	ldr	r3, [sp]
   2d680:	ldrb	r3, [r3]
   2d684:	cmp	r3, #0
   2d688:	bne	2d63c <ftello64@plt+0x198e8>
   2d68c:	bl	2cc98 <ftello64@plt+0x18f44>
   2d690:	cmp	r0, #0
   2d694:	beq	2d640 <ftello64@plt+0x198ec>
   2d698:	b	2d63c <ftello64@plt+0x198e8>
   2d69c:	bl	134b4 <__stack_chk_fail@plt>
   2d6a0:	andeq	r6, r7, r8, ror #19
   2d6a4:	cmp	r0, #3
   2d6a8:	ldrls	pc, [pc, r0, lsl #2]
   2d6ac:	b	2d6e8 <ftello64@plt+0x19994>
   2d6b0:	ldrdeq	sp, [r2], -r8
   2d6b4:	ldrdeq	sp, [r2], -r0
   2d6b8:	andeq	sp, r2, r8, asr #13
   2d6bc:	andeq	sp, r2, r0, asr #13
   2d6c0:	ldr	r0, [pc, #40]	; 2d6f0 <ftello64@plt+0x1999c>
   2d6c4:	bx	lr
   2d6c8:	ldr	r0, [pc, #36]	; 2d6f4 <ftello64@plt+0x199a0>
   2d6cc:	bx	lr
   2d6d0:	ldr	r0, [pc, #32]	; 2d6f8 <ftello64@plt+0x199a4>
   2d6d4:	bx	lr
   2d6d8:	mov	r2, #5
   2d6dc:	ldr	r1, [pc, #24]	; 2d6fc <ftello64@plt+0x199a8>
   2d6e0:	mov	r0, #0
   2d6e4:	b	13484 <dcgettext@plt>
   2d6e8:	mov	r0, #0
   2d6ec:	bx	lr
   2d6f0:	andeq	pc, r5, r8, asr #30
   2d6f4:	andeq	pc, r5, r0, asr pc	; <UNPREDICTABLE>
   2d6f8:	andeq	pc, r5, r8, asr pc	; <UNPREDICTABLE>
   2d6fc:	andeq	pc, r5, ip, asr pc	; <UNPREDICTABLE>
   2d700:	push	{r4, lr}
   2d704:	mov	r2, #5
   2d708:	mov	r4, r0
   2d70c:	ldr	r1, [pc, #240]	; 2d804 <ftello64@plt+0x19ab0>
   2d710:	mov	r0, #0
   2d714:	bl	13484 <dcgettext@plt>
   2d718:	mov	r1, r4
   2d71c:	bl	5415c <ftello64@plt+0x40408>
   2d720:	cmp	r0, #0
   2d724:	beq	2d730 <ftello64@plt+0x199dc>
   2d728:	mov	r0, #0
   2d72c:	pop	{r4, pc}
   2d730:	ldr	r1, [pc, #208]	; 2d808 <ftello64@plt+0x19ab4>
   2d734:	mov	r0, r4
   2d738:	bl	49928 <ftello64@plt+0x35bd4>
   2d73c:	cmp	r0, #0
   2d740:	beq	2d728 <ftello64@plt+0x199d4>
   2d744:	ldr	r1, [pc, #192]	; 2d80c <ftello64@plt+0x19ab8>
   2d748:	mov	r0, r4
   2d74c:	bl	49928 <ftello64@plt+0x35bd4>
   2d750:	cmp	r0, #0
   2d754:	beq	2d728 <ftello64@plt+0x199d4>
   2d758:	ldr	r1, [pc, #176]	; 2d810 <ftello64@plt+0x19abc>
   2d75c:	mov	r0, r4
   2d760:	bl	49928 <ftello64@plt+0x35bd4>
   2d764:	cmp	r0, #0
   2d768:	beq	2d7ec <ftello64@plt+0x19a98>
   2d76c:	ldr	r1, [pc, #160]	; 2d814 <ftello64@plt+0x19ac0>
   2d770:	mov	r0, r4
   2d774:	bl	49928 <ftello64@plt+0x35bd4>
   2d778:	cmp	r0, #0
   2d77c:	beq	2d7f4 <ftello64@plt+0x19aa0>
   2d780:	ldr	r1, [pc, #144]	; 2d818 <ftello64@plt+0x19ac4>
   2d784:	mov	r0, r4
   2d788:	bl	49928 <ftello64@plt+0x35bd4>
   2d78c:	cmp	r0, #0
   2d790:	beq	2d7e4 <ftello64@plt+0x19a90>
   2d794:	ldr	r1, [pc, #128]	; 2d81c <ftello64@plt+0x19ac8>
   2d798:	mov	r0, r4
   2d79c:	bl	49928 <ftello64@plt+0x35bd4>
   2d7a0:	cmp	r0, #0
   2d7a4:	beq	2d728 <ftello64@plt+0x199d4>
   2d7a8:	ldr	r1, [pc, #112]	; 2d820 <ftello64@plt+0x19acc>
   2d7ac:	mov	r0, r4
   2d7b0:	bl	49928 <ftello64@plt+0x35bd4>
   2d7b4:	cmp	r0, #0
   2d7b8:	beq	2d7ec <ftello64@plt+0x19a98>
   2d7bc:	ldr	r1, [pc, #96]	; 2d824 <ftello64@plt+0x19ad0>
   2d7c0:	mov	r0, r4
   2d7c4:	bl	49928 <ftello64@plt+0x35bd4>
   2d7c8:	cmp	r0, #0
   2d7cc:	beq	2d7f4 <ftello64@plt+0x19aa0>
   2d7d0:	mov	r0, r4
   2d7d4:	ldr	r1, [pc, #76]	; 2d828 <ftello64@plt+0x19ad4>
   2d7d8:	bl	49928 <ftello64@plt+0x35bd4>
   2d7dc:	cmp	r0, #0
   2d7e0:	bne	2d7fc <ftello64@plt+0x19aa8>
   2d7e4:	mov	r0, #3
   2d7e8:	pop	{r4, pc}
   2d7ec:	mov	r0, #1
   2d7f0:	pop	{r4, pc}
   2d7f4:	mov	r0, #2
   2d7f8:	pop	{r4, pc}
   2d7fc:	mvn	r0, #0
   2d800:	pop	{r4, pc}
   2d804:	andeq	pc, r5, ip, ror #30
   2d808:	andeq	pc, r5, r0, lsl #31
   2d80c:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   2d810:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   2d814:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   2d818:	andeq	pc, r5, r4, lsr #31
   2d81c:	andeq	pc, r5, ip, lsr #31
   2d820:			; <UNDEFINED> instruction: 0x0005ffb0
   2d824:			; <UNDEFINED> instruction: 0x0005ffb4
   2d828:			; <UNDEFINED> instruction: 0x0005ffb8
   2d82c:	cmp	r0, #3
   2d830:	movhi	r0, #20
   2d834:	movls	r0, #0
   2d838:	bx	lr
   2d83c:	ldr	r3, [pc, #28]	; 2d860 <ftello64@plt+0x19b0c>
   2d840:	ldr	r0, [r3, #152]	; 0x98
   2d844:	cmp	r0, #0
   2d848:	bxne	lr
   2d84c:	ldr	r2, [r3, #380]	; 0x17c
   2d850:	cmp	r2, #0
   2d854:	ldrbne	r0, [r2, #1]
   2d858:	ldreq	r0, [r3, #308]	; 0x134
   2d85c:	bx	lr
   2d860:	andeq	r8, r7, r0, asr r2
   2d864:	ldr	r3, [pc, #28]	; 2d888 <ftello64@plt+0x19b34>
   2d868:	ldr	r0, [r3, #164]	; 0xa4
   2d86c:	cmn	r0, #1
   2d870:	bxne	lr
   2d874:	ldr	r3, [r3, #388]	; 0x184
   2d878:	cmp	r3, #0
   2d87c:	ldrbne	r0, [r3, #1]
   2d880:	moveq	r0, #1
   2d884:	bx	lr
   2d888:	andeq	r8, r7, r0, asr r2
   2d88c:	push	{r4, r5, r6, lr}
   2d890:	mov	r0, #0
   2d894:	ldr	r4, [pc, #52]	; 2d8d0 <ftello64@plt+0x19b7c>
   2d898:	ldr	r1, [pc, #52]	; 2d8d4 <ftello64@plt+0x19b80>
   2d89c:	ldr	r3, [r4, #276]	; 0x114
   2d8a0:	cmp	r3, #6
   2d8a4:	ldrls	r2, [pc, #44]	; 2d8d8 <ftello64@plt+0x19b84>
   2d8a8:	ldrhi	r5, [pc, #44]	; 2d8dc <ftello64@plt+0x19b88>
   2d8ac:	addls	r3, r2, r3, lsl #2
   2d8b0:	mov	r2, #5
   2d8b4:	ldrls	r5, [r3, #308]	; 0x134
   2d8b8:	bl	13484 <dcgettext@plt>
   2d8bc:	mov	r1, r5
   2d8c0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2d8c4:	mov	r3, #0
   2d8c8:	str	r3, [r4, #276]	; 0x114
   2d8cc:	pop	{r4, r5, r6, pc}
   2d8d0:	andeq	r8, r7, r0, asr r2
   2d8d4:	andeq	pc, r5, r0, asr #31
   2d8d8:	andeq	pc, r5, r8, lsl #19
   2d8dc:			; <UNDEFINED> instruction: 0x0005ffbc
   2d8e0:	push	{r4, r5, r6, lr}
   2d8e4:	ldr	r4, [r0]
   2d8e8:	cmp	r4, #0
   2d8ec:	beq	2d97c <ftello64@plt+0x19c28>
   2d8f0:	mov	r5, r0
   2d8f4:	ldr	r1, [pc, #196]	; 2d9c0 <ftello64@plt+0x19c6c>
   2d8f8:	mov	r0, r4
   2d8fc:	bl	13bc8 <strpbrk@plt>
   2d900:	cmp	r0, #0
   2d904:	beq	2d974 <ftello64@plt+0x19c20>
   2d908:	ldrb	r1, [r0]
   2d90c:	cmp	r1, #0
   2d910:	beq	2d974 <ftello64@plt+0x19c20>
   2d914:	mov	r3, r0
   2d918:	mov	r2, #0
   2d91c:	b	2d934 <ftello64@plt+0x19be0>
   2d920:	cmp	r1, #32
   2d924:	bne	2d998 <ftello64@plt+0x19c44>
   2d928:	ldrb	r1, [r3, #1]!
   2d92c:	cmp	r1, #0
   2d930:	beq	2d94c <ftello64@plt+0x19bf8>
   2d934:	cmp	r1, #61	; 0x3d
   2d938:	bne	2d920 <ftello64@plt+0x19bcc>
   2d93c:	ldrb	r1, [r3, #1]!
   2d940:	mov	r2, #1
   2d944:	cmp	r1, #0
   2d948:	bne	2d934 <ftello64@plt+0x19be0>
   2d94c:	cmp	r2, #0
   2d950:	beq	2d984 <ftello64@plt+0x19c30>
   2d954:	mov	r0, r3
   2d958:	ldr	r1, [pc, #100]	; 2d9c4 <ftello64@plt+0x19c70>
   2d95c:	bl	13bc8 <strpbrk@plt>
   2d960:	cmp	r0, #0
   2d964:	beq	2d974 <ftello64@plt+0x19c20>
   2d968:	ldrb	r3, [r0]
   2d96c:	cmp	r3, #0
   2d970:	bne	2d984 <ftello64@plt+0x19c30>
   2d974:	mov	r3, #0
   2d978:	str	r3, [r5]
   2d97c:	mov	r0, r4
   2d980:	pop	{r4, r5, r6, pc}
   2d984:	mov	r3, #0
   2d988:	strb	r3, [r0], #1
   2d98c:	str	r0, [r5]
   2d990:	mov	r0, r4
   2d994:	pop	{r4, r5, r6, pc}
   2d998:	cmp	r2, #0
   2d99c:	beq	2d984 <ftello64@plt+0x19c30>
   2d9a0:	cmp	r1, #34	; 0x22
   2d9a4:	bne	2d954 <ftello64@plt+0x19c00>
   2d9a8:	add	r0, r3, #1
   2d9ac:	bl	13838 <strchr@plt>
   2d9b0:	cmp	r0, #0
   2d9b4:	addne	r0, r0, #1
   2d9b8:	bne	2d960 <ftello64@plt+0x19c0c>
   2d9bc:	b	2d974 <ftello64@plt+0x19c20>
   2d9c0:	andeq	pc, r5, r8, ror #31
   2d9c4:	andeq	pc, r5, ip, ror #31
   2d9c8:	push	{r4, r5, r6, lr}
   2d9cc:	mov	r1, #61	; 0x3d
   2d9d0:	mov	r6, r0
   2d9d4:	bl	13838 <strchr@plt>
   2d9d8:	subs	r4, r0, #0
   2d9dc:	beq	2da2c <ftello64@plt+0x19cd8>
   2d9e0:	mov	r5, #0
   2d9e4:	strb	r5, [r4], #1
   2d9e8:	mov	r1, #34	; 0x22
   2d9ec:	mov	r0, r4
   2d9f0:	bl	13838 <strchr@plt>
   2d9f4:	cmp	r0, #0
   2d9f8:	beq	2da34 <ftello64@plt+0x19ce0>
   2d9fc:	add	r4, r0, #1
   2da00:	mov	r0, r4
   2da04:	mov	r1, #34	; 0x22
   2da08:	bl	13838 <strchr@plt>
   2da0c:	cmp	r0, #0
   2da10:	strbne	r5, [r0]
   2da14:	mov	r0, r6
   2da18:	mov	r1, #32
   2da1c:	bl	13838 <strchr@plt>
   2da20:	cmp	r0, #0
   2da24:	movne	r3, #0
   2da28:	strbne	r3, [r0]
   2da2c:	mov	r0, r4
   2da30:	pop	{r4, r5, r6, pc}
   2da34:	mov	r0, r4
   2da38:	ldr	r1, [pc, #8]	; 2da48 <ftello64@plt+0x19cf4>
   2da3c:	bl	13d30 <strspn@plt>
   2da40:	add	r4, r4, r0
   2da44:	b	2da14 <ftello64@plt+0x19cc0>
   2da48:			; <UNDEFINED> instruction: 0x0005f4b8
   2da4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2da50:	sub	sp, sp, #28
   2da54:	cmp	r0, #0
   2da58:	str	r0, [sp, #20]
   2da5c:	str	r1, [sp, #12]
   2da60:	mov	sl, r2
   2da64:	str	r3, [sp, #16]
   2da68:	beq	2da7c <ftello64@plt+0x19d28>
   2da6c:	ldr	r1, [pc, #652]	; 2dd00 <ftello64@plt+0x19fac>
   2da70:	bl	1328c <strcmp@plt>
   2da74:	subs	r4, r0, #0
   2da78:	beq	2dc68 <ftello64@plt+0x19f14>
   2da7c:	ldr	r9, [pc, #640]	; 2dd04 <ftello64@plt+0x19fb0>
   2da80:	add	r0, sp, #20
   2da84:	bl	2d8e0 <ftello64@plt+0x19b8c>
   2da88:	subs	r8, r0, #0
   2da8c:	beq	2dc30 <ftello64@plt+0x19edc>
   2da90:	ldrb	r3, [r8]
   2da94:	cmp	r3, #0
   2da98:	beq	2da80 <ftello64@plt+0x19d2c>
   2da9c:	mov	r2, #3
   2daa0:	mov	r1, r8
   2daa4:	ldr	r0, [pc, #604]	; 2dd08 <ftello64@plt+0x19fb4>
   2daa8:	bl	499f0 <ftello64@plt+0x35c9c>
   2daac:	ldr	fp, [sl]
   2dab0:	cmp	r0, #0
   2dab4:	moveq	r3, #1
   2dab8:	movne	r3, #0
   2dabc:	addeq	r5, r8, #3
   2dac0:	movne	r5, r8
   2dac4:	cmp	fp, #0
   2dac8:	str	r3, [sp, #8]
   2dacc:	beq	2db78 <ftello64@plt+0x19e24>
   2dad0:	mov	r7, sl
   2dad4:	mov	r6, #0
   2dad8:	b	2db04 <ftello64@plt+0x19db0>
   2dadc:	mov	r0, fp
   2dae0:	mov	r2, r4
   2dae4:	mov	r1, r5
   2dae8:	bl	499f0 <ftello64@plt+0x35c9c>
   2daec:	cmp	r0, #0
   2daf0:	beq	2db2c <ftello64@plt+0x19dd8>
   2daf4:	ldr	fp, [r7, #16]!
   2daf8:	add	r6, r6, #1
   2dafc:	cmp	fp, #0
   2db00:	beq	2db78 <ftello64@plt+0x19e24>
   2db04:	mov	r1, r9
   2db08:	mov	r0, r5
   2db0c:	bl	13bc8 <strpbrk@plt>
   2db10:	cmp	r0, #0
   2db14:	subne	r4, r0, r5
   2db18:	bne	2dadc <ftello64@plt+0x19d88>
   2db1c:	mov	r0, r5
   2db20:	bl	13814 <strlen@plt>
   2db24:	mov	r4, r0
   2db28:	b	2dadc <ftello64@plt+0x19d88>
   2db2c:	ldr	r0, [r7]
   2db30:	bl	13814 <strlen@plt>
   2db34:	cmp	r0, r4
   2db38:	bne	2dba0 <ftello64@plt+0x19e4c>
   2db3c:	ldr	r3, [sp, #8]
   2db40:	ldmib	r7, {r2, r4}
   2db44:	cmp	r3, #0
   2db48:	ldr	r3, [sp, #12]
   2db4c:	ldr	r3, [r3]
   2db50:	beq	2dc00 <ftello64@plt+0x19eac>
   2db54:	bic	r3, r3, r2
   2db58:	ldr	r2, [sp, #12]
   2db5c:	cmp	r4, #0
   2db60:	str	r3, [r2]
   2db64:	movne	r3, #0
   2db68:	strne	r3, [r4]
   2db6c:	ldr	r3, [r7]
   2db70:	cmp	r3, #0
   2db74:	bne	2da80 <ftello64@plt+0x19d2c>
   2db78:	ldr	r3, [sp, #16]
   2db7c:	cmp	r3, #0
   2db80:	beq	2dbf0 <ftello64@plt+0x19e9c>
   2db84:	mov	r2, #5
   2db88:	ldr	r1, [pc, #380]	; 2dd0c <ftello64@plt+0x19fb8>
   2db8c:	mov	r0, #0
   2db90:	bl	13484 <dcgettext@plt>
   2db94:	mov	r1, r8
   2db98:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2db9c:	b	2dbf0 <ftello64@plt+0x19e9c>
   2dba0:	add	r6, r6, #1
   2dba4:	ldr	r0, [sl, r6, lsl #4]
   2dba8:	lsl	r6, r6, #4
   2dbac:	cmp	r0, #0
   2dbb0:	beq	2db3c <ftello64@plt+0x19de8>
   2dbb4:	sub	r6, r6, #16
   2dbb8:	add	r6, sl, r6
   2dbbc:	b	2dbd0 <ftello64@plt+0x19e7c>
   2dbc0:	add	r6, r6, #16
   2dbc4:	ldr	r0, [r6, #16]
   2dbc8:	cmp	r0, #0
   2dbcc:	beq	2db3c <ftello64@plt+0x19de8>
   2dbd0:	mov	r2, r4
   2dbd4:	mov	r1, r5
   2dbd8:	bl	499f0 <ftello64@plt+0x35c9c>
   2dbdc:	subs	r3, r0, #0
   2dbe0:	bne	2dbc0 <ftello64@plt+0x19e6c>
   2dbe4:	ldr	r2, [sp, #16]
   2dbe8:	cmp	r2, #0
   2dbec:	bne	2dc40 <ftello64@plt+0x19eec>
   2dbf0:	mov	r3, #0
   2dbf4:	mov	r0, r3
   2dbf8:	add	sp, sp, #28
   2dbfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc00:	orr	r3, r3, r2
   2dc04:	ldr	r2, [sp, #12]
   2dc08:	cmp	r4, #0
   2dc0c:	str	r3, [r2]
   2dc10:	beq	2db6c <ftello64@plt+0x19e18>
   2dc14:	mov	r0, r5
   2dc18:	bl	2d9c8 <ftello64@plt+0x19c74>
   2dc1c:	str	r0, [r4]
   2dc20:	ldr	r3, [r7]
   2dc24:	cmp	r3, #0
   2dc28:	bne	2da80 <ftello64@plt+0x19d2c>
   2dc2c:	b	2db78 <ftello64@plt+0x19e24>
   2dc30:	mov	r3, #1
   2dc34:	mov	r0, r3
   2dc38:	add	sp, sp, #28
   2dc3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc40:	mov	r2, #5
   2dc44:	ldr	r1, [pc, #196]	; 2dd10 <ftello64@plt+0x19fbc>
   2dc48:	str	r3, [sp, #8]
   2dc4c:	bl	13484 <dcgettext@plt>
   2dc50:	mov	r1, r8
   2dc54:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2dc58:	ldr	r3, [sp, #8]
   2dc5c:	mov	r0, r3
   2dc60:	add	sp, sp, #28
   2dc64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dc68:	ldr	r5, [sl]
   2dc6c:	cmp	r5, #0
   2dc70:	movne	r6, sl
   2dc74:	movne	r0, r5
   2dc78:	beq	2dcf8 <ftello64@plt+0x19fa4>
   2dc7c:	ldr	r3, [r6, #12]
   2dc80:	cmp	r3, #0
   2dc84:	beq	2dc94 <ftello64@plt+0x19f40>
   2dc88:	bl	13814 <strlen@plt>
   2dc8c:	cmp	r4, r0
   2dc90:	movcc	r4, r0
   2dc94:	ldr	r0, [r6, #16]!
   2dc98:	cmp	r0, #0
   2dc9c:	bne	2dc7c <ftello64@plt+0x19f28>
   2dca0:	ldr	r8, [pc, #108]	; 2dd14 <ftello64@plt+0x19fc0>
   2dca4:	ldr	r7, [pc, #108]	; 2dd18 <ftello64@plt+0x19fc4>
   2dca8:	ldr	r6, [sl, #12]
   2dcac:	cmp	r6, #0
   2dcb0:	beq	2dcec <ftello64@plt+0x19f98>
   2dcb4:	mov	r0, r5
   2dcb8:	bl	13814 <strlen@plt>
   2dcbc:	mov	r1, r6
   2dcc0:	mov	r2, #5
   2dcc4:	mov	r9, r0
   2dcc8:	mov	r0, #0
   2dccc:	bl	13484 <dcgettext@plt>
   2dcd0:	add	r2, r4, #2
   2dcd4:	mov	r1, r5
   2dcd8:	sub	r2, r2, r9
   2dcdc:	mov	r3, r8
   2dce0:	str	r0, [sp]
   2dce4:	mov	r0, r7
   2dce8:	bl	13664 <gpgrt_printf@plt>
   2dcec:	ldr	r5, [sl, #16]!
   2dcf0:	cmp	r5, #0
   2dcf4:	bne	2dca8 <ftello64@plt+0x19f54>
   2dcf8:	mov	r0, #0
   2dcfc:	bl	14378 <ftello64@plt+0x624>
   2dd00:	andeq	ip, r5, ip, lsl #31
   2dd04:	andeq	r0, r6, r0
   2dd08:	strdeq	pc, [r5], -ip
   2dd0c:	andeq	r0, r6, ip, lsl r0
   2dd10:	andeq	r0, r6, r4
   2dd14:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   2dd18:	strdeq	pc, [r5], -r0
   2dd1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dd20:	sub	sp, sp, #12
   2dd24:	ldr	r9, [pc, #240]	; 2de1c <ftello64@plt+0x1a0c8>
   2dd28:	mov	r5, r0
   2dd2c:	ldr	r0, [pc, #236]	; 2de20 <ftello64@plt+0x1a0cc>
   2dd30:	ldr	r3, [r9]
   2dd34:	mov	r6, r1
   2dd38:	str	r3, [sp, #4]
   2dd3c:	bl	1367c <getenv@plt>
   2dd40:	subs	sl, r0, #0
   2dd44:	beq	2de04 <ftello64@plt+0x1a0b0>
   2dd48:	ldrb	r3, [r5]
   2dd4c:	cmp	r3, #47	; 0x2f
   2dd50:	beq	2de04 <ftello64@plt+0x1a0b0>
   2dd54:	bl	13814 <strlen@plt>
   2dd58:	mvn	fp, #0
   2dd5c:	ldr	r7, [pc, #192]	; 2de24 <ftello64@plt+0x1a0d0>
   2dd60:	mov	r8, #47	; 0x2f
   2dd64:	mov	r4, r0
   2dd68:	mov	r0, r5
   2dd6c:	bl	13814 <strlen@plt>
   2dd70:	add	r0, r4, r0
   2dd74:	add	r0, r0, #2
   2dd78:	bl	131cc <gcry_xmalloc@plt>
   2dd7c:	mov	r4, r0
   2dd80:	mov	r0, sl
   2dd84:	bl	139d0 <gcry_xstrdup@plt>
   2dd88:	mov	sl, r0
   2dd8c:	str	r0, [sp]
   2dd90:	b	2ddc4 <ftello64@plt+0x1a070>
   2dd94:	mov	r0, r4
   2dd98:	bl	1346c <stpcpy@plt>
   2dd9c:	mov	r1, r5
   2dda0:	mov	r3, r0
   2dda4:	add	r0, r0, #1
   2dda8:	strb	r8, [r3]
   2ddac:	bl	135e0 <strcpy@plt>
   2ddb0:	mov	r1, r6
   2ddb4:	mov	r0, r4
   2ddb8:	bl	139e8 <access@plt>
   2ddbc:	subs	fp, r0, #0
   2ddc0:	beq	2ddd8 <ftello64@plt+0x1a084>
   2ddc4:	mov	r1, r7
   2ddc8:	mov	r0, sp
   2ddcc:	bl	1373c <strsep@plt>
   2ddd0:	subs	r1, r0, #0
   2ddd4:	bne	2dd94 <ftello64@plt+0x1a040>
   2ddd8:	mov	r0, sl
   2dddc:	bl	13448 <gcry_free@plt>
   2dde0:	mov	r0, r4
   2dde4:	bl	13448 <gcry_free@plt>
   2dde8:	ldr	r2, [sp, #4]
   2ddec:	ldr	r3, [r9]
   2ddf0:	mov	r0, fp
   2ddf4:	cmp	r2, r3
   2ddf8:	bne	2de18 <ftello64@plt+0x1a0c4>
   2ddfc:	add	sp, sp, #12
   2de00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2de04:	mov	r1, r6
   2de08:	mov	r0, r5
   2de0c:	bl	139e8 <access@plt>
   2de10:	mov	fp, r0
   2de14:	b	2dde8 <ftello64@plt+0x1a094>
   2de18:	bl	134b4 <__stack_chk_fail@plt>
   2de1c:	andeq	r6, r7, r8, ror #19
   2de20:	andeq	r0, r6, r4, lsr r0
   2de24:			; <UNDEFINED> instruction: 0x000635b4
   2de28:	sub	r0, r0, #1
   2de2c:	cmp	r0, #21
   2de30:	ldrls	r3, [pc, #12]	; 2de44 <ftello64@plt+0x1a0f0>
   2de34:	addls	r0, r3, r0, lsl #2
   2de38:	ldrls	r0, [r0, #336]	; 0x150
   2de3c:	movhi	r0, #0
   2de40:	bx	lr
   2de44:	andeq	pc, r5, r8, lsl #19
   2de48:	sub	r0, r0, #1
   2de4c:	cmp	r0, #21
   2de50:	ldrls	r3, [pc, #12]	; 2de64 <ftello64@plt+0x1a110>
   2de54:	addls	r0, r3, r0, lsl #2
   2de58:	ldrls	r0, [r0, #424]	; 0x1a8
   2de5c:	movhi	r0, #0
   2de60:	bx	lr
   2de64:	andeq	pc, r5, r8, lsl #19
   2de68:	sub	r0, r0, #1
   2de6c:	cmp	r0, #21
   2de70:	ldrls	r3, [pc, #12]	; 2de84 <ftello64@plt+0x1a130>
   2de74:	addls	r0, r3, r0, lsl #2
   2de78:	ldrls	r0, [r0, #512]	; 0x200
   2de7c:	movhi	r0, #0
   2de80:	bx	lr
   2de84:	andeq	pc, r5, r8, lsl #19
   2de88:	sub	r0, r0, #1
   2de8c:	cmp	r0, #21
   2de90:	ldrls	r3, [pc, #12]	; 2dea4 <ftello64@plt+0x1a150>
   2de94:	addls	r0, r3, r0, lsl #2
   2de98:	ldrls	r0, [r0, #600]	; 0x258
   2de9c:	movhi	r0, #0
   2dea0:	bx	lr
   2dea4:	andeq	pc, r5, r8, lsl #19
   2dea8:	push	{r4, r5, r6, r7, lr}
   2deac:	sub	sp, sp, #28
   2deb0:	ldr	r6, [pc, #456]	; 2e080 <ftello64@plt+0x1a32c>
   2deb4:	cmp	r0, #17
   2deb8:	mov	r5, r1
   2debc:	ldr	r3, [r6]
   2dec0:	str	r3, [sp, #20]
   2dec4:	beq	2e000 <ftello64@plt+0x1a2ac>
   2dec8:	bic	r3, r0, #4
   2decc:	cmp	r3, #16
   2ded0:	bne	2df18 <ftello64@plt+0x1a1c4>
   2ded4:	ldr	r3, [r1]
   2ded8:	cmp	r3, #0
   2dedc:	beq	2df58 <ftello64@plt+0x1a204>
   2dee0:	ldr	r2, [r1, #4]
   2dee4:	cmp	r2, #0
   2dee8:	beq	2df58 <ftello64@plt+0x1a204>
   2deec:	ldr	r1, [r1, #8]
   2def0:	cmp	r1, #0
   2def4:	beq	2df58 <ftello64@plt+0x1a204>
   2def8:	str	r1, [sp, #4]
   2defc:	str	r2, [sp]
   2df00:	mov	r1, #0
   2df04:	ldr	r2, [pc, #376]	; 2e084 <ftello64@plt+0x1a330>
   2df08:	add	r0, sp, #16
   2df0c:	bl	13a18 <gcry_sexp_build@plt>
   2df10:	mov	r4, r0
   2df14:	b	2dfbc <ftello64@plt+0x1a268>
   2df18:	sub	r3, r0, #1
   2df1c:	cmp	r3, #2
   2df20:	bhi	2df58 <ftello64@plt+0x1a204>
   2df24:	ldr	r3, [r1]
   2df28:	cmp	r3, #0
   2df2c:	beq	2dff8 <ftello64@plt+0x1a2a4>
   2df30:	ldr	r4, [r1, #4]
   2df34:	cmp	r4, #0
   2df38:	beq	2dfdc <ftello64@plt+0x1a288>
   2df3c:	str	r4, [sp]
   2df40:	ldr	r2, [pc, #320]	; 2e088 <ftello64@plt+0x1a334>
   2df44:	mov	r1, #0
   2df48:	add	r0, sp, #16
   2df4c:	bl	13a18 <gcry_sexp_build@plt>
   2df50:	mov	r4, r0
   2df54:	b	2dfbc <ftello64@plt+0x1a268>
   2df58:	sub	r4, r0, #18
   2df5c:	cmp	r0, #22
   2df60:	cmpne	r4, #1
   2df64:	movls	r4, #1
   2df68:	movhi	r4, #0
   2df6c:	bhi	2dfdc <ftello64@plt+0x1a288>
   2df70:	ldr	r0, [r5]
   2df74:	cmp	r0, #0
   2df78:	beq	2e06c <ftello64@plt+0x1a318>
   2df7c:	ldr	r4, [r5, #4]
   2df80:	cmp	r4, #0
   2df84:	beq	2dfdc <ftello64@plt+0x1a288>
   2df88:	bl	597ec <ftello64@plt+0x45a98>
   2df8c:	subs	r7, r0, #0
   2df90:	beq	2e050 <ftello64@plt+0x1a2fc>
   2df94:	ldr	r2, [r5, #4]
   2df98:	mov	r3, r7
   2df9c:	str	r2, [sp]
   2dfa0:	mov	r1, #0
   2dfa4:	ldr	r2, [pc, #224]	; 2e08c <ftello64@plt+0x1a338>
   2dfa8:	add	r0, sp, #16
   2dfac:	bl	13a18 <gcry_sexp_build@plt>
   2dfb0:	mov	r4, r0
   2dfb4:	mov	r0, r7
   2dfb8:	bl	13448 <gcry_free@plt>
   2dfbc:	cmp	r4, #0
   2dfc0:	bne	2e05c <ftello64@plt+0x1a308>
   2dfc4:	ldr	r5, [sp, #16]
   2dfc8:	mov	r0, r5
   2dfcc:	bl	135d4 <gcry_pk_get_nbits@plt>
   2dfd0:	mov	r4, r0
   2dfd4:	mov	r0, r5
   2dfd8:	bl	133c4 <gcry_sexp_release@plt>
   2dfdc:	ldr	r2, [sp, #20]
   2dfe0:	ldr	r3, [r6]
   2dfe4:	mov	r0, r4
   2dfe8:	cmp	r2, r3
   2dfec:	bne	2e07c <ftello64@plt+0x1a328>
   2dff0:	add	sp, sp, #28
   2dff4:	pop	{r4, r5, r6, r7, pc}
   2dff8:	mov	r4, r3
   2dffc:	b	2dfdc <ftello64@plt+0x1a288>
   2e000:	ldr	r3, [r1]
   2e004:	cmp	r3, #0
   2e008:	beq	2dff8 <ftello64@plt+0x1a2a4>
   2e00c:	ldr	r4, [r1, #4]
   2e010:	cmp	r4, #0
   2e014:	beq	2dfdc <ftello64@plt+0x1a288>
   2e018:	ldr	r0, [r1, #8]
   2e01c:	cmp	r0, #0
   2e020:	beq	2e06c <ftello64@plt+0x1a318>
   2e024:	ldr	r2, [r1, #12]
   2e028:	cmp	r2, #0
   2e02c:	beq	2e074 <ftello64@plt+0x1a320>
   2e030:	stmib	sp, {r0, r2}
   2e034:	str	r4, [sp]
   2e038:	ldr	r2, [pc, #80]	; 2e090 <ftello64@plt+0x1a33c>
   2e03c:	mov	r1, #0
   2e040:	add	r0, sp, #16
   2e044:	bl	13a18 <gcry_sexp_build@plt>
   2e048:	mov	r4, r0
   2e04c:	b	2dfbc <ftello64@plt+0x1a268>
   2e050:	bl	1385c <gpg_err_code_from_syserror@plt>
   2e054:	cmp	r0, #0
   2e058:	beq	2dfc4 <ftello64@plt+0x1a270>
   2e05c:	ldr	r2, [pc, #48]	; 2e094 <ftello64@plt+0x1a340>
   2e060:	ldr	r1, [pc, #48]	; 2e098 <ftello64@plt+0x1a344>
   2e064:	ldr	r0, [pc, #48]	; 2e09c <ftello64@plt+0x1a348>
   2e068:	bl	4ee84 <ftello64@plt+0x3b130>
   2e06c:	mov	r4, r0
   2e070:	b	2dfdc <ftello64@plt+0x1a288>
   2e074:	mov	r4, r2
   2e078:	b	2dfdc <ftello64@plt+0x1a288>
   2e07c:	bl	134b4 <__stack_chk_fail@plt>
   2e080:	andeq	r6, r7, r8, ror #19
   2e084:	andeq	r0, r6, r4, rrx
   2e088:	andeq	r0, r6, r8, lsl #1
   2e08c:	andeq	r0, r6, r4, lsr #1
   2e090:	andeq	r0, r6, ip, lsr r0
   2e094:	andeq	pc, r5, r8, lsr ip	; <UNPREDICTABLE>
   2e098:	andeq	r0, r0, r5, lsl #13
   2e09c:	andeq	pc, r5, r4, asr ip	; <UNPREDICTABLE>
   2e0a0:	push	{r4, r5, r6, r7, lr}
   2e0a4:	sub	sp, sp, #28
   2e0a8:	ldr	r4, [pc, #300]	; 2e1dc <ftello64@plt+0x1a488>
   2e0ac:	subs	r6, r1, #0
   2e0b0:	ldr	r3, [r4]
   2e0b4:	str	r3, [sp, #20]
   2e0b8:	beq	2e1b8 <ftello64@plt+0x1a464>
   2e0bc:	cmp	r2, #0
   2e0c0:	mov	r7, r0
   2e0c4:	bne	2e100 <ftello64@plt+0x1a3ac>
   2e0c8:	mov	r0, r6
   2e0cc:	bl	131c0 <gcry_mpi_get_nbits@plt>
   2e0d0:	ldr	r1, [pc, #264]	; 2e1e0 <ftello64@plt+0x1a48c>
   2e0d4:	mov	r2, r0
   2e0d8:	mov	r0, r7
   2e0dc:	bl	13bf8 <gpgrt_fprintf@plt>
   2e0e0:	mov	r5, r0
   2e0e4:	ldr	r2, [sp, #20]
   2e0e8:	ldr	r3, [r4]
   2e0ec:	mov	r0, r5
   2e0f0:	cmp	r2, r3
   2e0f4:	bne	2e1c8 <ftello64@plt+0x1a474>
   2e0f8:	add	sp, sp, #28
   2e0fc:	pop	{r4, r5, r6, r7, pc}
   2e100:	mov	r1, #2
   2e104:	mov	r0, r6
   2e108:	bl	133d0 <gcry_mpi_get_flag@plt>
   2e10c:	subs	r5, r0, #0
   2e110:	beq	2e158 <ftello64@plt+0x1a404>
   2e114:	add	r1, sp, #16
   2e118:	mov	r0, r6
   2e11c:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   2e120:	subs	r1, r0, #0
   2e124:	beq	2e1a4 <ftello64@plt+0x1a450>
   2e128:	ldr	r2, [sp, #16]
   2e12c:	add	r3, sp, #8
   2e130:	add	r2, r2, #7
   2e134:	str	r3, [sp]
   2e138:	mov	r0, r7
   2e13c:	lsr	r2, r2, #3
   2e140:	mov	r3, #0
   2e144:	bl	1349c <gpgrt_write_hexstring@plt>
   2e148:	cmp	r0, #0
   2e14c:	movne	r5, #0
   2e150:	ldreq	r5, [sp, #8]
   2e154:	b	2e0e4 <ftello64@plt+0x1a390>
   2e158:	mov	r3, r6
   2e15c:	add	r2, sp, #16
   2e160:	add	r1, sp, #12
   2e164:	mov	r0, #5
   2e168:	bl	13a9c <gcry_mpi_aprint@plt>
   2e16c:	cmp	r0, #0
   2e170:	bne	2e1cc <ftello64@plt+0x1a478>
   2e174:	add	r3, sp, #8
   2e178:	str	r3, [sp]
   2e17c:	mov	r0, r7
   2e180:	mov	r3, r5
   2e184:	ldr	r2, [sp, #16]
   2e188:	ldr	r1, [sp, #12]
   2e18c:	bl	1349c <gpgrt_write_hexstring@plt>
   2e190:	cmp	r0, #0
   2e194:	ldr	r0, [sp, #12]
   2e198:	ldreq	r5, [sp, #8]
   2e19c:	bl	13448 <gcry_free@plt>
   2e1a0:	b	2e0e4 <ftello64@plt+0x1a390>
   2e1a4:	mov	r0, r7
   2e1a8:	ldr	r1, [pc, #52]	; 2e1e4 <ftello64@plt+0x1a490>
   2e1ac:	bl	13bf8 <gpgrt_fprintf@plt>
   2e1b0:	mov	r5, r0
   2e1b4:	b	2e0e4 <ftello64@plt+0x1a390>
   2e1b8:	ldr	r1, [pc, #40]	; 2e1e8 <ftello64@plt+0x1a494>
   2e1bc:	bl	13bf8 <gpgrt_fprintf@plt>
   2e1c0:	mov	r5, r0
   2e1c4:	b	2e0e4 <ftello64@plt+0x1a390>
   2e1c8:	bl	134b4 <__stack_chk_fail@plt>
   2e1cc:	ldr	r2, [pc, #24]	; 2e1ec <ftello64@plt+0x1a498>
   2e1d0:	ldr	r1, [pc, #24]	; 2e1f0 <ftello64@plt+0x1a49c>
   2e1d4:	ldr	r0, [pc, #24]	; 2e1f4 <ftello64@plt+0x1a4a0>
   2e1d8:	bl	4ee84 <ftello64@plt+0x3b130>
   2e1dc:	andeq	r6, r7, r8, ror #19
   2e1e0:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   2e1e4:	ldrdeq	r0, [r6], -ip
   2e1e8:	andeq	r0, r6, r4, asr #1
   2e1ec:	andeq	pc, r5, r8, asr #24
   2e1f0:	andeq	r0, r0, lr, lsr #13
   2e1f4:	andeq	pc, r5, r4, asr ip	; <UNPREDICTABLE>
   2e1f8:	tst	r0, #4
   2e1fc:	bne	2e20c <ftello64@plt+0x1a4b8>
   2e200:	lsr	r0, r0, #1
   2e204:	bic	r0, r0, #-2147483645	; 0x80000003
   2e208:	bx	lr
   2e20c:	push	{r4, lr}
   2e210:	mov	r2, #5
   2e214:	ldr	r1, [pc, #16]	; 2e22c <ftello64@plt+0x1a4d8>
   2e218:	mov	r0, #0
   2e21c:	bl	13484 <dcgettext@plt>
   2e220:	bl	4eb24 <ftello64@plt+0x3add0>
   2e224:	mov	r0, #0
   2e228:	pop	{r4, pc}
   2e22c:	strdeq	r0, [r6], -r4
   2e230:	push	{r4, r5, r6, lr}
   2e234:	mov	r5, r0
   2e238:	bl	2d5f4 <ftello64@plt+0x198a0>
   2e23c:	subs	r4, r0, #0
   2e240:	beq	2e29c <ftello64@plt+0x1a548>
   2e244:	ldr	r5, [pc, #104]	; 2e2b4 <ftello64@plt+0x1a560>
   2e248:	ldr	r3, [r5, #392]	; 0x188
   2e24c:	cmp	r3, #0
   2e250:	beq	2e27c <ftello64@plt+0x1a528>
   2e254:	ldr	r2, [r3]
   2e258:	cmp	r4, r2
   2e25c:	bne	2e270 <ftello64@plt+0x1a51c>
   2e260:	pop	{r4, r5, r6, pc}
   2e264:	ldr	r2, [r3]
   2e268:	cmp	r2, r4
   2e26c:	popeq	{r4, r5, r6, pc}
   2e270:	ldr	r3, [r3, #8]
   2e274:	cmp	r3, #0
   2e278:	bne	2e264 <ftello64@plt+0x1a510>
   2e27c:	mov	r0, #12
   2e280:	bl	131cc <gcry_xmalloc@plt>
   2e284:	ldr	r3, [r5, #392]	; 0x188
   2e288:	mov	r2, #0
   2e28c:	str	r4, [r0]
   2e290:	strd	r2, [r0, #4]
   2e294:	str	r0, [r5, #392]	; 0x188
   2e298:	pop	{r4, r5, r6, pc}
   2e29c:	ldr	r1, [pc, #20]	; 2e2b8 <ftello64@plt+0x1a564>
   2e2a0:	mov	r2, #5
   2e2a4:	bl	13484 <dcgettext@plt>
   2e2a8:	mov	r1, r5
   2e2ac:	pop	{r4, r5, r6, lr}
   2e2b0:	b	4eb24 <ftello64@plt+0x3add0>
   2e2b4:	andeq	r8, r7, r0, asr r2
   2e2b8:	andeq	r0, r6, ip, lsr r1
   2e2bc:	ldr	r3, [pc, #4088]	; 2f2bc <ftello64@plt+0x1b568>
   2e2c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e2c4:	sub	sp, sp, #100	; 0x64
   2e2c8:	ldr	r3, [r3]
   2e2cc:	mov	ip, r1
   2e2d0:	add	r5, r1, #64	; 0x40
   2e2d4:	add	r4, sp, #28
   2e2d8:	str	r0, [sp]
   2e2dc:	str	r3, [sp, #92]	; 0x5c
   2e2e0:	ldr	r0, [ip]
   2e2e4:	ldr	r1, [ip, #4]
   2e2e8:	ldr	r2, [ip, #8]
   2e2ec:	ldr	r3, [ip, #12]
   2e2f0:	mov	lr, r4
   2e2f4:	add	ip, ip, #16
   2e2f8:	cmp	ip, r5
   2e2fc:	stmia	lr!, {r0, r1, r2, r3}
   2e300:	mov	r4, lr
   2e304:	bne	2e2e0 <ftello64@plt+0x1a58c>
   2e308:	ldr	r0, [sp]
   2e30c:	ldr	r3, [pc, #4012]	; 2f2c0 <ftello64@plt+0x1b56c>
   2e310:	ldr	r1, [sp, #48]	; 0x30
   2e314:	ldmib	r0, {r4, r6, lr}
   2e318:	add	r1, r1, r3
   2e31c:	ldr	r2, [r0]
   2e320:	ldr	r7, [sp, #28]
   2e324:	mvn	ip, lr
   2e328:	orr	ip, ip, r6
   2e32c:	add	r1, r1, r2
   2e330:	eor	ip, ip, r4
   2e334:	ror	fp, r6, #22
   2e338:	eor	r5, r4, r6
   2e33c:	str	r2, [sp, #4]
   2e340:	add	ip, ip, r1
   2e344:	add	r2, r7, r2
   2e348:	ldr	r1, [r0, #16]
   2e34c:	ldr	r7, [sp, #84]	; 0x54
   2e350:	eor	r5, r5, lr
   2e354:	mvn	r9, fp
   2e358:	add	ip, r1, ip, ror #24
   2e35c:	add	r5, r5, r2
   2e360:	orr	r9, r9, r4
   2e364:	add	r2, r7, r3
   2e368:	ldr	r7, [sp, #32]
   2e36c:	add	r2, r2, r1
   2e370:	eor	r9, r9, ip
   2e374:	add	r5, r1, r5, ror #21
   2e378:	eor	sl, r4, fp
   2e37c:	str	r6, [sp, #12]
   2e380:	add	r9, r9, r2
   2e384:	ror	r6, r4, #22
   2e388:	add	r2, r7, r1
   2e38c:	ldr	r7, [sp, #56]	; 0x38
   2e390:	eor	sl, sl, r5
   2e394:	mvn	r0, r6
   2e398:	add	r9, lr, r9, ror #23
   2e39c:	str	r1, [sp, #20]
   2e3a0:	add	sl, sl, r2
   2e3a4:	ldr	r1, [sp, #36]	; 0x24
   2e3a8:	add	r2, r7, r3
   2e3ac:	orr	r0, r0, ip
   2e3b0:	add	r2, r2, lr
   2e3b4:	eor	r0, r0, r9
   2e3b8:	add	sl, lr, sl, ror #18
   2e3bc:	eor	r8, r5, r6
   2e3c0:	ror	ip, ip, #22
   2e3c4:	add	r0, r0, r2
   2e3c8:	add	r2, r1, lr
   2e3cc:	ldr	r1, [sp, #28]
   2e3d0:	eor	r8, r8, sl
   2e3d4:	mvn	r7, ip
   2e3d8:	add	r0, fp, r0, ror #23
   2e3dc:	str	lr, [sp, #16]
   2e3e0:	add	r8, r8, r2
   2e3e4:	ldr	lr, [sp, #40]	; 0x28
   2e3e8:	orr	r7, r7, r9
   2e3ec:	add	r1, r1, r3
   2e3f0:	ror	r5, r5, #22
   2e3f4:	add	r1, r1, fp
   2e3f8:	eor	r7, r7, r0
   2e3fc:	add	r8, fp, r8, ror #17
   2e400:	add	r2, lr, fp
   2e404:	add	r7, r7, r1
   2e408:	eor	fp, sl, r5
   2e40c:	ldr	r1, [sp, #64]	; 0x40
   2e410:	eor	fp, fp, r8
   2e414:	add	fp, fp, r2
   2e418:	add	r2, r1, r3
   2e41c:	ldr	r1, [sp, #44]	; 0x2c
   2e420:	ror	r9, r9, #22
   2e424:	ror	sl, sl, #22
   2e428:	add	r7, r6, r7, ror #21
   2e42c:	add	fp, r6, fp, ror #20
   2e430:	add	r2, r2, r6
   2e434:	add	r1, r1, r6
   2e438:	str	r4, [sp, #8]
   2e43c:	eor	r6, r8, sl
   2e440:	mvn	r4, r9
   2e444:	orr	r4, r4, r0
   2e448:	eor	r6, r6, fp
   2e44c:	eor	r4, r4, r7
   2e450:	add	r6, r6, r1
   2e454:	ldr	r1, [sp, #36]	; 0x24
   2e458:	ror	r0, r0, #22
   2e45c:	add	r4, r4, r2
   2e460:	add	r1, r1, r3
   2e464:	mvn	r2, r0
   2e468:	add	r4, ip, r4, ror #19
   2e46c:	ror	r8, r8, #22
   2e470:	orr	r2, r2, r7
   2e474:	add	ip, r1, ip
   2e478:	ldr	r1, [sp, #48]	; 0x30
   2e47c:	add	r6, r5, r6, ror #27
   2e480:	eor	lr, r2, r4
   2e484:	eor	r2, fp, r8
   2e488:	ror	r7, r7, #22
   2e48c:	eor	r2, r2, r6
   2e490:	add	r5, r1, r5
   2e494:	add	lr, lr, ip
   2e498:	ldr	ip, [sp, #72]	; 0x48
   2e49c:	add	r5, r2, r5
   2e4a0:	mvn	r2, r7
   2e4a4:	add	lr, r9, lr, ror #17
   2e4a8:	add	r1, ip, r3
   2e4ac:	orr	r2, r2, r4
   2e4b0:	ror	fp, fp, #22
   2e4b4:	add	r9, r1, r9
   2e4b8:	eor	ip, r2, lr
   2e4bc:	ldr	r1, [sp, #52]	; 0x34
   2e4c0:	add	r5, sl, r5, ror #24
   2e4c4:	eor	r2, r6, fp
   2e4c8:	add	ip, ip, r9
   2e4cc:	ldr	r9, [sp, #44]	; 0x2c
   2e4d0:	ror	r4, r4, #22
   2e4d4:	eor	r2, r2, r5
   2e4d8:	add	sl, r1, sl
   2e4dc:	add	sl, r2, sl
   2e4e0:	add	r1, r9, r3
   2e4e4:	mvn	r2, r4
   2e4e8:	add	ip, r0, ip, ror #17
   2e4ec:	ror	r6, r6, #22
   2e4f0:	orr	r2, r2, lr
   2e4f4:	add	r0, r1, r0
   2e4f8:	ldr	r1, [sp, #56]	; 0x38
   2e4fc:	add	sl, r8, sl, ror #25
   2e500:	eor	r9, r2, ip
   2e504:	eor	r2, r5, r6
   2e508:	ror	lr, lr, #22
   2e50c:	eor	r2, r2, sl
   2e510:	add	r8, r1, r8
   2e514:	add	r9, r9, r0
   2e518:	ldr	r1, [sp, #80]	; 0x50
   2e51c:	add	r8, r2, r8
   2e520:	mvn	r2, lr
   2e524:	add	r9, r7, r9, ror #27
   2e528:	orr	r2, r2, ip
   2e52c:	add	r0, r1, r3
   2e530:	eor	r1, r2, r9
   2e534:	ldr	r2, [sp, #60]	; 0x3c
   2e538:	add	r8, fp, r8, ror #23
   2e53c:	ror	r5, r5, #22
   2e540:	add	r7, r0, r7
   2e544:	add	fp, r2, fp
   2e548:	ldr	r2, [sp, #52]	; 0x34
   2e54c:	ror	ip, ip, #22
   2e550:	eor	r0, sl, r5
   2e554:	add	r1, r1, r7
   2e558:	eor	r0, r0, r8
   2e55c:	mvn	r7, ip
   2e560:	add	r2, r2, r3
   2e564:	add	r1, r4, r1, ror #25
   2e568:	add	fp, r0, fp
   2e56c:	orr	r7, r7, r9
   2e570:	add	r2, r2, r4
   2e574:	ldr	r4, [sp, #64]	; 0x40
   2e578:	ror	sl, sl, #22
   2e57c:	eor	r7, r7, r1
   2e580:	add	fp, r6, fp, ror #21
   2e584:	ror	r9, r9, #22
   2e588:	add	r6, r4, r6
   2e58c:	add	r2, r7, r2
   2e590:	eor	r4, r8, sl
   2e594:	ldr	r7, [sp, #88]	; 0x58
   2e598:	eor	r4, r4, fp
   2e59c:	mvn	r0, r9
   2e5a0:	add	r2, lr, r2, ror #25
   2e5a4:	add	r7, r7, r3
   2e5a8:	add	r6, r4, r6
   2e5ac:	orr	r0, r0, r1
   2e5b0:	ror	r8, r8, #22
   2e5b4:	eor	r0, r0, r2
   2e5b8:	add	lr, r7, lr
   2e5bc:	ldr	r7, [sp, #68]	; 0x44
   2e5c0:	add	r6, r5, r6, ror #19
   2e5c4:	ror	r1, r1, #22
   2e5c8:	add	lr, r0, lr
   2e5cc:	ldr	r4, [sp, #60]	; 0x3c
   2e5d0:	eor	r0, fp, r8
   2e5d4:	eor	r0, r0, r6
   2e5d8:	add	r5, r7, r5
   2e5dc:	mvn	r7, r1
   2e5e0:	add	lr, ip, lr, ror #24
   2e5e4:	add	r4, r4, r3
   2e5e8:	add	r5, r0, r5
   2e5ec:	orr	r0, r7, r2
   2e5f0:	ror	fp, fp, #22
   2e5f4:	eor	r0, r0, lr
   2e5f8:	ldr	r7, [sp, #72]	; 0x48
   2e5fc:	add	ip, r4, ip
   2e600:	add	r5, sl, r5, ror #18
   2e604:	ldr	r4, [sp, #32]
   2e608:	add	ip, r0, ip
   2e60c:	eor	r0, r6, fp
   2e610:	eor	r0, r0, r5
   2e614:	add	sl, r7, sl
   2e618:	add	sl, r0, sl
   2e61c:	add	r0, r4, r3
   2e620:	add	ip, r9, ip, ror #21
   2e624:	add	r0, r0, r9
   2e628:	ldr	r9, [sp, #76]	; 0x4c
   2e62c:	ror	r2, r2, #22
   2e630:	ror	r6, r6, #22
   2e634:	add	sl, r8, sl, ror #17
   2e638:	mvn	r7, r2
   2e63c:	add	r8, r9, r8
   2e640:	eor	r9, r5, r6
   2e644:	orr	r7, r7, lr
   2e648:	eor	r9, r9, sl
   2e64c:	eor	r7, r7, ip
   2e650:	add	r9, r9, r8
   2e654:	ldr	r8, [sp, #68]	; 0x44
   2e658:	add	r7, r7, r0
   2e65c:	ror	lr, lr, #22
   2e660:	add	r4, r8, r3
   2e664:	add	r7, r1, r7, ror #18
   2e668:	add	r4, r4, r1
   2e66c:	ldr	r8, [sp, #80]	; 0x50
   2e670:	mvn	r1, lr
   2e674:	ror	r5, r5, #22
   2e678:	orr	r1, r1, ip
   2e67c:	add	r9, fp, r9, ror #26
   2e680:	add	r0, r8, fp
   2e684:	eor	r1, r1, r7
   2e688:	eor	fp, sl, r5
   2e68c:	ldr	r8, [sp, #40]	; 0x28
   2e690:	add	r1, r1, r4
   2e694:	eor	fp, fp, r9
   2e698:	ror	ip, ip, #22
   2e69c:	add	fp, fp, r0
   2e6a0:	add	r0, r8, r3
   2e6a4:	add	r1, r2, r1, ror #18
   2e6a8:	add	r0, r0, r2
   2e6ac:	mvn	r2, ip
   2e6b0:	orr	r2, r2, r7
   2e6b4:	ldr	r8, [sp, #84]	; 0x54
   2e6b8:	eor	r2, r2, r1
   2e6bc:	ror	sl, sl, #22
   2e6c0:	add	r2, r2, r0
   2e6c4:	ror	r0, r7, #22
   2e6c8:	add	fp, r6, fp, ror #25
   2e6cc:	add	r4, r8, r6
   2e6d0:	mvn	r7, r0
   2e6d4:	eor	r6, r9, sl
   2e6d8:	ldr	r8, [sp, #76]	; 0x4c
   2e6dc:	add	r2, lr, r2, ror #20
   2e6e0:	orr	r7, r7, r1
   2e6e4:	eor	r6, r6, fp
   2e6e8:	add	r6, r6, r4
   2e6ec:	add	r3, r8, r3
   2e6f0:	eor	r4, r7, r2
   2e6f4:	ldr	r7, [sp, #88]	; 0x58
   2e6f8:	add	r3, r3, lr
   2e6fc:	ror	r9, r9, #22
   2e700:	add	r6, r5, r6, ror #23
   2e704:	add	r4, r4, r3
   2e708:	add	r5, r7, r5
   2e70c:	ldr	lr, [pc, #2992]	; 2f2c4 <ftello64@plt+0x1b570>
   2e710:	ldr	r7, [sp, #52]	; 0x34
   2e714:	eor	r3, fp, r9
   2e718:	add	r4, ip, r4, ror #26
   2e71c:	eor	r3, r3, r6
   2e720:	add	lr, r7, lr
   2e724:	ror	r1, r1, #22
   2e728:	add	lr, lr, ip
   2e72c:	add	r5, r3, r5
   2e730:	eor	ip, r2, r4
   2e734:	ldr	r3, [pc, #2956]	; 2f2c8 <ftello64@plt+0x1b574>
   2e738:	ldr	r7, [sp, #56]	; 0x38
   2e73c:	and	ip, ip, r1
   2e740:	add	r7, r7, r3
   2e744:	eor	ip, ip, r2
   2e748:	add	ip, ip, lr
   2e74c:	add	lr, r7, sl
   2e750:	ldr	r7, [sp, #72]	; 0x48
   2e754:	ror	fp, fp, #22
   2e758:	add	r7, r7, #1543503872	; 0x5c000000
   2e75c:	add	r7, r7, #5046272	; 0x4d0000
   2e760:	add	r7, r7, #53504	; 0xd100
   2e764:	add	r5, sl, r5, ror #24
   2e768:	add	ip, r0, ip, ror #23
   2e76c:	eor	r8, r6, fp
   2e770:	add	r7, r7, #36	; 0x24
   2e774:	ror	r2, r2, #22
   2e778:	add	r7, r7, r0
   2e77c:	and	r8, r8, r5
   2e780:	eor	r0, r4, ip
   2e784:	eor	r8, r8, fp
   2e788:	and	r0, r0, r2
   2e78c:	add	lr, r8, lr
   2e790:	eor	r0, r0, r4
   2e794:	ror	r6, r6, #22
   2e798:	add	r0, r0, r7
   2e79c:	ldr	r7, [sp, #44]	; 0x2c
   2e7a0:	add	lr, r9, lr, ror #25
   2e7a4:	eor	r8, r5, r6
   2e7a8:	add	sl, r7, r3
   2e7ac:	and	r8, r8, lr
   2e7b0:	eor	r8, r8, r6
   2e7b4:	add	sl, sl, r9
   2e7b8:	add	sl, r8, sl
   2e7bc:	ldr	r8, [sp, #40]	; 0x28
   2e7c0:	add	r0, r1, r0, ror #19
   2e7c4:	add	r8, r8, #1543503872	; 0x5c000000
   2e7c8:	add	r8, r8, #5046272	; 0x4d0000
   2e7cc:	add	r8, r8, #53504	; 0xd100
   2e7d0:	add	r8, r8, #36	; 0x24
   2e7d4:	ror	r4, r4, #22
   2e7d8:	add	r8, r8, r1
   2e7dc:	eor	r1, ip, r0
   2e7e0:	and	r1, r1, r4
   2e7e4:	eor	r1, r1, ip
   2e7e8:	ror	r5, r5, #22
   2e7ec:	add	r1, r1, r8
   2e7f0:	ldr	r8, [sp, #80]	; 0x50
   2e7f4:	add	sl, fp, sl, ror #26
   2e7f8:	eor	r7, lr, r5
   2e7fc:	and	r7, r7, sl
   2e800:	add	r8, r8, r3
   2e804:	eor	r7, r7, r5
   2e808:	add	r8, r8, fp
   2e80c:	add	r8, r7, r8
   2e810:	ldr	r7, [sp, #56]	; 0x38
   2e814:	add	r1, r2, r1, ror #17
   2e818:	add	r7, r7, #1543503872	; 0x5c000000
   2e81c:	add	r7, r7, #5046272	; 0x4d0000
   2e820:	add	r7, r7, #53504	; 0xd100
   2e824:	add	r7, r7, #36	; 0x24
   2e828:	ror	lr, lr, #22
   2e82c:	ror	ip, ip, #22
   2e830:	add	r2, r7, r2
   2e834:	ldr	fp, [sp, #32]
   2e838:	eor	r7, r0, r1
   2e83c:	add	r8, r6, r8, ror #24
   2e840:	eor	r9, sl, lr
   2e844:	and	r7, r7, ip
   2e848:	add	fp, fp, r3
   2e84c:	eor	r7, r7, r0
   2e850:	and	r9, r9, r8
   2e854:	add	r6, fp, r6
   2e858:	eor	r9, r9, lr
   2e85c:	add	r2, r7, r2
   2e860:	ldr	r7, [sp, #68]	; 0x44
   2e864:	add	r9, r9, r6
   2e868:	add	r7, r7, r3
   2e86c:	add	r9, r5, r9, ror #19
   2e870:	add	r7, r7, r5
   2e874:	ldr	r5, [sp, #28]
   2e878:	ror	sl, sl, #22
   2e87c:	add	r5, r5, #1543503872	; 0x5c000000
   2e880:	add	r5, r5, #5046272	; 0x4d0000
   2e884:	eor	r6, r8, sl
   2e888:	add	r5, r5, #53504	; 0xd100
   2e88c:	add	r2, r4, r2, ror #25
   2e890:	and	r6, r6, r9
   2e894:	add	r5, r5, #36	; 0x24
   2e898:	ror	r0, r0, #22
   2e89c:	eor	r6, r6, sl
   2e8a0:	add	r5, r5, r4
   2e8a4:	eor	r4, r1, r2
   2e8a8:	add	r7, r6, r7
   2e8ac:	and	r4, r4, r0
   2e8b0:	ror	r8, r8, #22
   2e8b4:	ldr	fp, [sp, #52]	; 0x34
   2e8b8:	eor	r4, r4, r1
   2e8bc:	add	r7, lr, r7, ror #21
   2e8c0:	add	r4, r4, r5
   2e8c4:	eor	r5, r9, r8
   2e8c8:	add	r6, fp, r3
   2e8cc:	and	r5, r5, r7
   2e8d0:	eor	r5, r5, r8
   2e8d4:	add	r6, r6, lr
   2e8d8:	add	r6, r5, r6
   2e8dc:	ldr	lr, [pc, #2528]	; 2f2c4 <ftello64@plt+0x1b570>
   2e8e0:	ldr	r5, [sp, #80]	; 0x50
   2e8e4:	add	r4, ip, r4, ror #20
   2e8e8:	add	lr, r5, lr
   2e8ec:	ror	r1, r1, #22
   2e8f0:	add	ip, lr, ip
   2e8f4:	eor	lr, r2, r4
   2e8f8:	and	lr, lr, r1
   2e8fc:	ror	r9, r9, #22
   2e900:	eor	lr, lr, r2
   2e904:	ldr	r5, [sp, #88]	; 0x58
   2e908:	add	r6, sl, r6, ror #23
   2e90c:	add	lr, lr, ip
   2e910:	eor	ip, r7, r9
   2e914:	and	ip, ip, r6
   2e918:	add	r5, r5, r3
   2e91c:	eor	ip, ip, r9
   2e920:	add	r5, r5, sl
   2e924:	add	r5, ip, r5
   2e928:	ldr	fp, [sp, #40]	; 0x28
   2e92c:	ldr	ip, [sp, #48]	; 0x30
   2e930:	ldr	sl, [pc, #2444]	; 2f2c4 <ftello64@plt+0x1b570>
   2e934:	add	lr, r0, lr, ror #24
   2e938:	add	sl, ip, sl
   2e93c:	add	fp, fp, r3
   2e940:	add	r5, r8, r5, ror #25
   2e944:	ror	r2, r2, #22
   2e948:	add	sl, sl, r0
   2e94c:	add	fp, fp, r8
   2e950:	eor	r0, r4, lr
   2e954:	ldr	r8, [sp, #68]	; 0x44
   2e958:	and	r0, r0, r2
   2e95c:	eor	r0, r0, r4
   2e960:	add	r8, r8, #1543503872	; 0x5c000000
   2e964:	add	r0, r0, sl
   2e968:	add	r8, r8, #5046272	; 0x4d0000
   2e96c:	ror	r7, r7, #22
   2e970:	add	r8, r8, #53504	; 0xd100
   2e974:	add	r0, r1, r0, ror #23
   2e978:	eor	ip, r6, r7
   2e97c:	add	r8, r8, #36	; 0x24
   2e980:	ror	r4, r4, #22
   2e984:	add	r8, r8, r1
   2e988:	and	ip, ip, r5
   2e98c:	eor	r1, lr, r0
   2e990:	eor	ip, ip, r7
   2e994:	and	r1, r1, r4
   2e998:	add	fp, ip, fp
   2e99c:	eor	r1, r1, lr
   2e9a0:	ror	r6, r6, #22
   2e9a4:	add	r1, r1, r8
   2e9a8:	ldr	r8, [sp, #76]	; 0x4c
   2e9ac:	add	fp, r9, fp, ror #17
   2e9b0:	eor	ip, r5, r6
   2e9b4:	add	sl, r8, r3
   2e9b8:	and	ip, ip, fp
   2e9bc:	eor	ip, ip, r6
   2e9c0:	ldr	r8, [sp, #84]	; 0x54
   2e9c4:	add	sl, sl, r9
   2e9c8:	ldr	r9, [pc, #2292]	; 2f2c4 <ftello64@plt+0x1b570>
   2e9cc:	add	sl, ip, sl
   2e9d0:	ror	r5, r5, #22
   2e9d4:	add	r9, r8, r9
   2e9d8:	ldr	r8, [sp, #28]
   2e9dc:	add	sl, r7, sl, ror #25
   2e9e0:	eor	ip, fp, r5
   2e9e4:	and	ip, ip, sl
   2e9e8:	add	r8, r8, r3
   2e9ec:	eor	ip, ip, r5
   2e9f0:	add	r8, r8, r7
   2e9f4:	add	r8, ip, r8
   2e9f8:	ror	fp, fp, #22
   2e9fc:	ldr	r7, [sp, #64]	; 0x40
   2ea00:	add	r8, r6, r8, ror #20
   2ea04:	eor	ip, sl, fp
   2ea08:	and	ip, ip, r8
   2ea0c:	add	r7, r7, r3
   2ea10:	add	r1, r2, r1, ror #21
   2ea14:	eor	ip, ip, fp
   2ea18:	add	r7, r7, r6
   2ea1c:	ror	lr, lr, #22
   2ea20:	add	r2, r9, r2
   2ea24:	add	r7, ip, r7
   2ea28:	eor	r9, r0, r1
   2ea2c:	ldr	ip, [sp, #88]	; 0x58
   2ea30:	and	r9, r9, lr
   2ea34:	eor	r9, r9, r0
   2ea38:	add	ip, ip, #1543503872	; 0x5c000000
   2ea3c:	add	r2, r9, r2
   2ea40:	add	ip, ip, #5046272	; 0x4d0000
   2ea44:	add	ip, ip, #53504	; 0xd100
   2ea48:	add	r2, r4, r2, ror #25
   2ea4c:	add	ip, ip, #36	; 0x24
   2ea50:	ror	r0, r0, #22
   2ea54:	add	ip, ip, r4
   2ea58:	eor	r4, r1, r2
   2ea5c:	and	r4, r4, r0
   2ea60:	ldr	r9, [sp, #48]	; 0x30
   2ea64:	ror	sl, sl, #22
   2ea68:	eor	r4, r4, r1
   2ea6c:	add	r7, r5, r7, ror #17
   2ea70:	add	r4, r4, ip
   2ea74:	eor	ip, r8, sl
   2ea78:	add	r6, r9, r3
   2ea7c:	and	ip, ip, r7
   2ea80:	eor	ip, ip, sl
   2ea84:	add	r6, r6, r5
   2ea88:	add	r6, ip, r6
   2ea8c:	ldr	ip, [sp, #60]	; 0x3c
   2ea90:	add	r4, lr, r4, ror #25
   2ea94:	add	ip, ip, #1543503872	; 0x5c000000
   2ea98:	add	ip, ip, #5046272	; 0x4d0000
   2ea9c:	add	ip, ip, #53504	; 0xd100
   2eaa0:	add	ip, ip, #36	; 0x24
   2eaa4:	ror	r1, r1, #22
   2eaa8:	add	ip, ip, lr
   2eaac:	eor	lr, r2, r4
   2eab0:	and	lr, lr, r1
   2eab4:	ror	r8, r8, #22
   2eab8:	eor	lr, lr, r2
   2eabc:	ldr	r5, [sp, #36]	; 0x24
   2eac0:	add	r6, fp, r6, ror #23
   2eac4:	add	lr, lr, ip
   2eac8:	eor	ip, r7, r8
   2eacc:	and	ip, ip, r6
   2ead0:	add	r5, r5, r3
   2ead4:	eor	ip, ip, r8
   2ead8:	add	r5, r5, fp
   2eadc:	add	r5, ip, r5
   2eae0:	ldr	ip, [sp, #76]	; 0x4c
   2eae4:	add	lr, r0, lr, ror #20
   2eae8:	add	ip, ip, #1543503872	; 0x5c000000
   2eaec:	add	ip, ip, #5046272	; 0x4d0000
   2eaf0:	add	ip, ip, #53504	; 0xd100
   2eaf4:	ror	r7, r7, #22
   2eaf8:	add	ip, ip, #36	; 0x24
   2eafc:	ldr	r9, [sp, #84]	; 0x54
   2eb00:	add	r5, sl, r5, ror #21
   2eb04:	ror	r2, r2, #22
   2eb08:	add	r0, ip, r0
   2eb0c:	eor	fp, r6, r7
   2eb10:	eor	ip, r4, lr
   2eb14:	and	ip, ip, r2
   2eb18:	and	fp, fp, r5
   2eb1c:	add	r9, r9, r3
   2eb20:	eor	fp, fp, r7
   2eb24:	eor	ip, ip, r4
   2eb28:	add	r9, r9, sl
   2eb2c:	add	ip, ip, r0
   2eb30:	add	r9, fp, r9
   2eb34:	ldr	sl, [pc, #1928]	; 2f2c4 <ftello64@plt+0x1b570>
   2eb38:	ldr	fp, [sp, #44]	; 0x2c
   2eb3c:	add	ip, r1, ip, ror #25
   2eb40:	add	sl, fp, sl
   2eb44:	ror	r4, r4, #22
   2eb48:	add	sl, sl, r1
   2eb4c:	eor	r1, lr, ip
   2eb50:	ror	r6, r6, #22
   2eb54:	ldr	fp, [sp, #72]	; 0x48
   2eb58:	and	r1, r1, r4
   2eb5c:	add	r9, r8, r9, ror #25
   2eb60:	eor	r0, r5, r6
   2eb64:	eor	r1, r1, lr
   2eb68:	and	r0, r0, r9
   2eb6c:	add	r1, r1, sl
   2eb70:	add	sl, fp, r3
   2eb74:	eor	r0, r0, r6
   2eb78:	add	sl, sl, r8
   2eb7c:	ldr	r8, [sp, #60]	; 0x3c
   2eb80:	add	sl, r0, sl
   2eb84:	ror	r5, r5, #22
   2eb88:	add	r3, r8, r3
   2eb8c:	add	sl, r7, sl, ror #19
   2eb90:	add	r7, r3, r7
   2eb94:	eor	r3, r9, r5
   2eb98:	and	r3, r3, sl
   2eb9c:	eor	r3, r3, r5
   2eba0:	add	r7, r3, r7
   2eba4:	ldr	r3, [sp, #64]	; 0x40
   2eba8:	add	r1, r2, r1, ror #26
   2ebac:	add	r3, r3, #1543503872	; 0x5c000000
   2ebb0:	add	r3, r3, #5046272	; 0x4d0000
   2ebb4:	add	r3, r3, #53504	; 0xd100
   2ebb8:	add	r3, r3, #36	; 0x24
   2ebbc:	ror	lr, lr, #22
   2ebc0:	add	r3, r3, r2
   2ebc4:	eor	r2, ip, r1
   2ebc8:	and	r2, r2, lr
   2ebcc:	ldr	r0, [pc, #1784]	; 2f2cc <ftello64@plt+0x1b578>
   2ebd0:	eor	r2, r2, ip
   2ebd4:	ldr	r8, [sp, #40]	; 0x28
   2ebd8:	add	r7, r6, r7, ror #20
   2ebdc:	add	r2, r2, r3
   2ebe0:	mvn	r3, sl
   2ebe4:	ror	r9, r9, #22
   2ebe8:	orr	r3, r3, r7
   2ebec:	add	r8, r8, r0
   2ebf0:	eor	r3, r3, r9
   2ebf4:	add	r8, r8, r6
   2ebf8:	add	r8, r3, r8
   2ebfc:	ldr	fp, [pc, #1728]	; 2f2c4 <ftello64@plt+0x1b570>
   2ec00:	ldr	r3, [sp, #32]
   2ec04:	add	r2, r4, r2, ror #17
   2ec08:	add	fp, r3, fp
   2ec0c:	ror	ip, ip, #22
   2ec10:	add	fp, fp, r4
   2ec14:	ldr	r3, [sp, #68]	; 0x44
   2ec18:	eor	r4, r1, r2
   2ec1c:	and	r4, r4, ip
   2ec20:	add	r3, r3, r0
   2ec24:	eor	r4, r4, r1
   2ec28:	add	r8, r5, r8, ror #21
   2ec2c:	add	r4, r4, fp
   2ec30:	add	fp, r3, r5
   2ec34:	ldr	r5, [sp, #36]	; 0x24
   2ec38:	add	r4, lr, r4, ror #19
   2ec3c:	add	r5, r5, #1543503872	; 0x5c000000
   2ec40:	mvn	r6, r7
   2ec44:	add	r5, r5, #5046272	; 0x4d0000
   2ec48:	ror	sl, sl, #22
   2ec4c:	ror	r1, r1, #22
   2ec50:	eor	r3, r2, r4
   2ec54:	orr	r6, r6, r8
   2ec58:	add	r5, r5, #53504	; 0xd100
   2ec5c:	eor	r6, r6, sl
   2ec60:	and	r3, r3, r1
   2ec64:	add	r5, r5, #36	; 0x24
   2ec68:	add	lr, r5, lr
   2ec6c:	add	fp, r6, fp
   2ec70:	eor	r6, r3, r2
   2ec74:	add	r6, r6, lr
   2ec78:	ldr	lr, [sp, #84]	; 0x54
   2ec7c:	add	fp, r9, fp, ror #19
   2ec80:	mvn	r5, r8
   2ec84:	ror	r7, r7, #22
   2ec88:	add	lr, lr, r0
   2ec8c:	orr	r5, r5, fp
   2ec90:	eor	r5, r5, r7
   2ec94:	add	r9, lr, r9
   2ec98:	ldr	r3, [pc, #1584]	; 2f2d0 <ftello64@plt+0x1b57c>
   2ec9c:	add	r9, r5, r9
   2eca0:	ldr	r5, [sp, #88]	; 0x58
   2eca4:	add	r6, ip, r6, ror #21
   2eca8:	add	r5, r5, r3
   2ecac:	add	ip, r5, ip
   2ecb0:	mvn	r5, r4
   2ecb4:	ror	r2, r2, #22
   2ecb8:	orr	r5, r5, r6
   2ecbc:	eor	r5, r5, r2
   2ecc0:	add	r5, r5, ip
   2ecc4:	ldr	ip, [sp, #44]	; 0x2c
   2ecc8:	add	r9, sl, r9, ror #26
   2eccc:	mvn	lr, fp
   2ecd0:	add	ip, ip, r0
   2ecd4:	ror	r8, r8, #22
   2ecd8:	orr	lr, lr, r9
   2ecdc:	add	ip, ip, sl
   2ece0:	ldr	sl, [sp, #48]	; 0x30
   2ece4:	eor	lr, lr, r8
   2ece8:	add	ip, lr, ip
   2ecec:	add	lr, sl, r3
   2ecf0:	add	r5, r1, r5, ror #23
   2ecf4:	add	lr, lr, r1
   2ecf8:	mvn	r1, r6
   2ecfc:	ror	r4, r4, #22
   2ed00:	orr	r1, r1, r5
   2ed04:	eor	r1, r1, r4
   2ed08:	add	r1, r1, lr
   2ed0c:	ldr	lr, [sp, #64]	; 0x40
   2ed10:	add	ip, r7, ip, ror #25
   2ed14:	mvn	sl, r9
   2ed18:	ror	fp, fp, #22
   2ed1c:	add	lr, lr, r0
   2ed20:	orr	sl, sl, ip
   2ed24:	add	r7, lr, r7
   2ed28:	eor	sl, sl, fp
   2ed2c:	add	sl, sl, r7
   2ed30:	ldr	r7, [sp, #32]
   2ed34:	add	r1, r2, r1, ror #25
   2ed38:	add	lr, r7, r3
   2ed3c:	add	r2, lr, r2
   2ed40:	mvn	lr, r5
   2ed44:	ror	r6, r6, #22
   2ed48:	orr	lr, lr, r1
   2ed4c:	eor	lr, lr, r6
   2ed50:	add	lr, lr, r2
   2ed54:	ldr	r2, [sp, #88]	; 0x58
   2ed58:	add	sl, r8, sl, ror #18
   2ed5c:	add	r2, r2, r0
   2ed60:	add	r8, r2, r8
   2ed64:	mvn	r7, ip
   2ed68:	ror	r2, ip, #22
   2ed6c:	ldr	ip, [sp, #40]	; 0x28
   2ed70:	add	lr, r4, lr, ror #17
   2ed74:	add	ip, ip, r3
   2ed78:	ror	r9, r9, #22
   2ed7c:	add	r4, ip, r4
   2ed80:	orr	r7, r7, sl
   2ed84:	mvn	ip, r1
   2ed88:	ror	r5, r5, #22
   2ed8c:	eor	r7, r7, r9
   2ed90:	orr	ip, ip, lr
   2ed94:	add	r7, r7, r8
   2ed98:	eor	ip, ip, r5
   2ed9c:	add	ip, ip, r4
   2eda0:	ldr	r4, [sp, #60]	; 0x3c
   2eda4:	add	r7, fp, r7, ror #23
   2eda8:	mvn	r8, sl
   2edac:	add	r4, r4, r0
   2edb0:	orr	r8, r8, r7
   2edb4:	add	fp, r4, fp
   2edb8:	eor	r8, r8, r2
   2edbc:	add	r8, r8, fp
   2edc0:	ldr	fp, [sp, #56]	; 0x38
   2edc4:	add	ip, r6, ip, ror #21
   2edc8:	add	r4, fp, r3
   2edcc:	add	r6, r4, r6
   2edd0:	mvn	r4, lr
   2edd4:	ror	r1, r1, #22
   2edd8:	orr	r4, r4, ip
   2eddc:	eor	r4, r4, r1
   2ede0:	add	r4, r4, r6
   2ede4:	ldr	r6, [sp, #32]
   2ede8:	add	r8, r9, r8, ror #19
   2edec:	mvn	fp, r7
   2edf0:	ror	sl, sl, #22
   2edf4:	add	r6, r6, r0
   2edf8:	orr	fp, fp, r8
   2edfc:	add	r9, r6, r9
   2ee00:	eor	fp, fp, sl
   2ee04:	add	fp, fp, r9
   2ee08:	ldr	r9, [sp, #84]	; 0x54
   2ee0c:	add	r4, r5, r4, ror #24
   2ee10:	add	r6, r9, r3
   2ee14:	add	r6, r6, r5
   2ee18:	mvn	r5, ip
   2ee1c:	ror	lr, lr, #22
   2ee20:	orr	r5, r5, r4
   2ee24:	ldr	r9, [sp, #36]	; 0x24
   2ee28:	eor	r5, r5, lr
   2ee2c:	add	fp, r2, fp, ror #17
   2ee30:	add	r9, r9, r0
   2ee34:	add	r5, r5, r6
   2ee38:	mvn	r6, r8
   2ee3c:	ror	r7, r7, #22
   2ee40:	add	r2, r9, r2
   2ee44:	orr	r6, r6, fp
   2ee48:	ldr	r9, [sp, #52]	; 0x34
   2ee4c:	eor	r6, r6, r7
   2ee50:	add	r6, r6, r2
   2ee54:	add	r2, r9, r3
   2ee58:	add	r5, r1, r5, ror #26
   2ee5c:	add	r1, r2, r1
   2ee60:	mvn	r2, r4
   2ee64:	ror	ip, ip, #22
   2ee68:	orr	r2, r2, r5
   2ee6c:	eor	r2, r2, ip
   2ee70:	add	r2, r2, r1
   2ee74:	ldr	r1, [sp, #56]	; 0x38
   2ee78:	add	r6, sl, r6, ror #18
   2ee7c:	add	r1, r1, r0
   2ee80:	add	sl, r1, sl
   2ee84:	ldr	r1, [sp, #64]	; 0x40
   2ee88:	mvn	r9, fp
   2ee8c:	add	r1, r1, r3
   2ee90:	add	r2, lr, r2, ror #26
   2ee94:	ror	r8, r8, #22
   2ee98:	add	r1, r1, lr
   2ee9c:	orr	r9, r9, r6
   2eea0:	mvn	lr, r5
   2eea4:	ror	r4, r4, #22
   2eea8:	eor	r9, r9, r8
   2eeac:	orr	lr, lr, r2
   2eeb0:	add	r9, r9, sl
   2eeb4:	eor	lr, lr, r4
   2eeb8:	add	lr, lr, r1
   2eebc:	ldr	r1, [sp, #28]
   2eec0:	add	r9, r7, r9, ror #24
   2eec4:	mvn	sl, r6
   2eec8:	ror	fp, fp, #22
   2eecc:	add	r1, r1, r0
   2eed0:	orr	sl, sl, r9
   2eed4:	add	r7, r1, r7
   2eed8:	eor	sl, sl, fp
   2eedc:	add	sl, sl, r7
   2eee0:	ldr	r7, [sp, #72]	; 0x48
   2eee4:	add	lr, ip, lr, ror #18
   2eee8:	add	r1, r7, r3
   2eeec:	add	r1, r1, ip
   2eef0:	mvn	ip, r2
   2eef4:	ror	r5, r5, #22
   2eef8:	orr	ip, ip, lr
   2eefc:	eor	ip, ip, r5
   2ef00:	add	ip, ip, r1
   2ef04:	ldr	r1, [sp, #52]	; 0x34
   2ef08:	add	sl, r8, sl, ror #19
   2ef0c:	mvn	r7, r9
   2ef10:	ror	r6, r6, #22
   2ef14:	add	r1, r1, r0
   2ef18:	orr	r7, r7, sl
   2ef1c:	add	r8, r1, r8
   2ef20:	eor	r7, r7, r6
   2ef24:	add	r7, r7, r8
   2ef28:	ldr	r8, [sp, #60]	; 0x3c
   2ef2c:	add	ip, r4, ip, ror #20
   2ef30:	add	r1, r8, r3
   2ef34:	add	r1, r1, r4
   2ef38:	mvn	r4, lr
   2ef3c:	ror	r2, r2, #22
   2ef40:	orr	r4, r4, ip
   2ef44:	eor	r4, r4, r2
   2ef48:	add	r4, r4, r1
   2ef4c:	ldr	r1, [sp, #80]	; 0x50
   2ef50:	add	r7, fp, r7, ror #26
   2ef54:	mvn	r8, sl
   2ef58:	ror	r9, r9, #22
   2ef5c:	add	r1, r1, r0
   2ef60:	orr	r8, r8, r7
   2ef64:	add	fp, r1, fp
   2ef68:	eor	r8, r8, r9
   2ef6c:	add	r8, r8, fp
   2ef70:	ldr	fp, [sp, #76]	; 0x4c
   2ef74:	add	r4, r5, r4, ror #19
   2ef78:	add	fp, fp, r3
   2ef7c:	add	r5, fp, r5
   2ef80:	mvn	fp, ip
   2ef84:	ror	lr, lr, #22
   2ef88:	orr	fp, fp, r4
   2ef8c:	ldr	r1, [sp, #72]	; 0x48
   2ef90:	eor	fp, fp, lr
   2ef94:	add	r8, r6, r8, ror #27
   2ef98:	add	r1, r1, r0
   2ef9c:	add	fp, fp, r5
   2efa0:	mvn	r5, r7
   2efa4:	ror	sl, sl, #22
   2efa8:	add	r6, r1, r6
   2efac:	orr	r5, r5, r8
   2efb0:	ldr	r1, [sp, #36]	; 0x24
   2efb4:	eor	r5, r5, sl
   2efb8:	add	r5, r5, r6
   2efbc:	add	r6, r1, r3
   2efc0:	add	fp, r2, fp, ror #27
   2efc4:	add	r6, r6, r2
   2efc8:	mvn	r2, r4
   2efcc:	ror	ip, ip, #22
   2efd0:	orr	r2, r2, fp
   2efd4:	eor	r2, r2, ip
   2efd8:	add	r2, r2, r6
   2efdc:	ldr	r6, [sp, #48]	; 0x30
   2efe0:	add	r5, r9, r5, ror #20
   2efe4:	mvn	r1, r8
   2efe8:	ror	r7, r7, #22
   2efec:	add	r6, r6, r0
   2eff0:	orr	r1, r1, r5
   2eff4:	add	r9, r6, r9
   2eff8:	eor	r1, r1, r7
   2effc:	add	r1, r1, r9
   2f000:	ldr	r9, [sp, #76]	; 0x4c
   2f004:	add	r2, lr, r2, ror #18
   2f008:	add	r0, r9, r0
   2f00c:	ldr	r9, [sp, #68]	; 0x44
   2f010:	add	r1, sl, r1, ror #25
   2f014:	add	r6, r9, r3
   2f018:	add	r6, r6, lr
   2f01c:	mvn	lr, fp
   2f020:	ror	r4, r4, #22
   2f024:	add	r0, r0, sl
   2f028:	orr	lr, lr, r2
   2f02c:	mvn	sl, r5
   2f030:	ror	r8, r8, #22
   2f034:	ldr	r9, [sp, #28]
   2f038:	orr	sl, sl, r1
   2f03c:	eor	lr, lr, r4
   2f040:	eor	sl, sl, r8
   2f044:	add	lr, lr, r6
   2f048:	add	sl, sl, r0
   2f04c:	add	r0, r9, r3
   2f050:	add	lr, ip, lr, ror #19
   2f054:	add	r0, r0, ip
   2f058:	mvn	ip, r2
   2f05c:	ror	fp, fp, #22
   2f060:	orr	ip, ip, lr
   2f064:	eor	ip, ip, fp
   2f068:	ldr	r9, [sp, #32]
   2f06c:	add	ip, ip, r0
   2f070:	ldr	r0, [pc, #608]	; 2f2d8 <ftello64@plt+0x1b584>
   2f074:	add	sl, r7, sl, ror #27
   2f078:	add	r0, r9, r0
   2f07c:	add	r9, r0, r7
   2f080:	ldr	r7, [sp, #44]	; 0x2c
   2f084:	add	ip, r4, ip, ror #19
   2f088:	add	r0, r7, r3
   2f08c:	add	r0, r0, r4
   2f090:	ldr	r7, [sp, #80]	; 0x50
   2f094:	mvn	r4, lr
   2f098:	ror	r5, r5, #22
   2f09c:	eor	r6, r1, sl
   2f0a0:	ror	r2, r2, #22
   2f0a4:	orr	r4, r4, ip
   2f0a8:	and	r6, r6, r5
   2f0ac:	eor	r4, r4, r2
   2f0b0:	add	r3, r7, r3
   2f0b4:	ldr	r7, [sp, #64]	; 0x40
   2f0b8:	eor	r6, r6, r1
   2f0bc:	add	r4, r4, r0
   2f0c0:	add	r9, r6, r9
   2f0c4:	add	r7, r7, #-1895825408	; 0x8f000000
   2f0c8:	add	r4, fp, r4, ror #25
   2f0cc:	mvn	r0, ip
   2f0d0:	add	r7, r7, #1802240	; 0x1b8000
   2f0d4:	add	r9, r8, r9, ror #21
   2f0d8:	ror	lr, lr, #22
   2f0dc:	orr	r0, r0, r4
   2f0e0:	add	r7, r7, #15552	; 0x3cc0
   2f0e4:	ror	r1, r1, #22
   2f0e8:	eor	r6, sl, r9
   2f0ec:	add	r3, r3, fp
   2f0f0:	eor	r0, r0, lr
   2f0f4:	add	r7, r7, #28
   2f0f8:	and	r6, r6, r1
   2f0fc:	add	r7, r7, r8
   2f100:	add	r0, r0, r3
   2f104:	ldr	r8, [sp, #60]	; 0x3c
   2f108:	ldr	r3, [pc, #452]	; 2f2d4 <ftello64@plt+0x1b580>
   2f10c:	eor	r6, r6, sl
   2f110:	add	r7, r6, r7
   2f114:	add	r6, r8, r3
   2f118:	ldr	r8, [sp, #72]	; 0x48
   2f11c:	ror	ip, ip, #22
   2f120:	add	r8, r8, #-1895825408	; 0x8f000000
   2f124:	add	r8, r8, #1802240	; 0x1b8000
   2f128:	add	r0, r2, r0, ror #27
   2f12c:	add	r8, r8, #15552	; 0x3cc0
   2f130:	add	r2, r6, r2
   2f134:	eor	r6, r4, ip
   2f138:	and	r6, r6, r0
   2f13c:	add	r8, r8, #28
   2f140:	add	r7, r5, r7, ror #20
   2f144:	eor	r6, r6, ip
   2f148:	add	r8, r8, r5
   2f14c:	ldr	r5, [sp, #52]	; 0x34
   2f150:	ror	sl, sl, #22
   2f154:	eor	fp, r9, r7
   2f158:	add	r6, r6, r2
   2f15c:	ror	r4, r4, #22
   2f160:	add	r2, r5, r3
   2f164:	and	fp, fp, sl
   2f168:	add	r6, lr, r6, ror #17
   2f16c:	eor	fp, fp, r9
   2f170:	add	r2, r2, lr
   2f174:	eor	lr, r0, r4
   2f178:	add	r8, fp, r8
   2f17c:	and	lr, lr, r6
   2f180:	eor	lr, lr, r4
   2f184:	add	r8, r1, r8, ror #18
   2f188:	ldr	r5, [sp, #68]	; 0x44
   2f18c:	add	lr, lr, r2
   2f190:	ldr	r2, [pc, #320]	; 2f2d8 <ftello64@plt+0x1b584>
   2f194:	ror	r9, r9, #22
   2f198:	eor	fp, r7, r8
   2f19c:	and	fp, fp, r9
   2f1a0:	add	r2, r5, r2
   2f1a4:	eor	fp, fp, r7
   2f1a8:	add	r5, r2, r1
   2f1ac:	add	r5, fp, r5
   2f1b0:	ldr	fp, [sp, #44]	; 0x2c
   2f1b4:	add	r5, sl, r5, ror #17
   2f1b8:	add	r2, fp, r3
   2f1bc:	ldr	fp, [sp, #28]
   2f1c0:	ror	r0, r0, #22
   2f1c4:	add	fp, fp, #-1895825408	; 0x8f000000
   2f1c8:	add	fp, fp, #1802240	; 0x1b8000
   2f1cc:	ror	r7, r7, #22
   2f1d0:	eor	r1, r8, r5
   2f1d4:	add	fp, fp, #15552	; 0x3cc0
   2f1d8:	add	lr, ip, lr, ror #27
   2f1dc:	add	r2, r2, ip
   2f1e0:	and	r1, r1, r7
   2f1e4:	eor	ip, r6, r0
   2f1e8:	add	fp, fp, #28
   2f1ec:	eor	r1, r1, r8
   2f1f0:	and	ip, ip, lr
   2f1f4:	add	fp, fp, sl
   2f1f8:	eor	ip, ip, r0
   2f1fc:	add	fp, r1, fp
   2f200:	ldr	r1, [sp, #32]
   2f204:	add	ip, ip, r2
   2f208:	add	r1, r1, r3
   2f20c:	ror	r2, r6, #22
   2f210:	ldr	sl, [pc, #192]	; 2f2d8 <ftello64@plt+0x1b584>
   2f214:	ldr	r6, [sp, #60]	; 0x3c
   2f218:	add	ip, r4, ip, ror #24
   2f21c:	add	r1, r1, r4
   2f220:	eor	r4, lr, r2
   2f224:	and	r4, r4, ip
   2f228:	add	sl, r6, sl
   2f22c:	add	fp, r9, fp, ror #18
   2f230:	eor	r4, r4, r2
   2f234:	add	sl, sl, r9
   2f238:	ldr	r9, [sp, #40]	; 0x28
   2f23c:	ror	r8, r8, #22
   2f240:	add	r4, r4, r1
   2f244:	eor	r1, r5, fp
   2f248:	ror	lr, lr, #22
   2f24c:	add	r6, r9, r3
   2f250:	and	r1, r1, r8
   2f254:	add	r4, r0, r4, ror #21
   2f258:	eor	r1, r1, r5
   2f25c:	add	r6, r6, r0
   2f260:	eor	r0, ip, lr
   2f264:	add	sl, r1, sl
   2f268:	and	r0, r0, r4
   2f26c:	ldr	r1, [sp, #72]	; 0x48
   2f270:	eor	r0, r0, lr
   2f274:	add	r0, r0, r6
   2f278:	add	r6, r1, r3
   2f27c:	ldr	r1, [sp, #76]	; 0x4c
   2f280:	add	sl, r7, sl, ror #17
   2f284:	add	r1, r1, #-1895825408	; 0x8f000000
   2f288:	add	r1, r1, #1802240	; 0x1b8000
   2f28c:	ror	ip, ip, #22
   2f290:	ror	r5, r5, #22
   2f294:	eor	r9, fp, sl
   2f298:	add	r1, r1, #15552	; 0x3cc0
   2f29c:	add	r0, r2, r0, ror #18
   2f2a0:	add	r6, r6, r2
   2f2a4:	and	r9, r9, r5
   2f2a8:	eor	r2, r4, ip
   2f2ac:	add	r1, r1, #28
   2f2b0:	eor	r9, r9, fp
   2f2b4:	and	r2, r2, r0
   2f2b8:	b	2f2e4 <ftello64@plt+0x1b590>
   2f2bc:	andeq	r6, r7, r8, ror #19
   2f2c0:	adcpl	r8, r2, r6, ror #23
   2f2c4:	stfplp	f5, [sp], {36}	; 0x24
   2f2c8:	bpl	fe0cd934 <stdout@@GLIBC_2.4+0xfe056728>
   2f2cc:	vfnmsvs.f64	d30, d25, d17
   2f2d0:	ldclvs	14, cr3, [r0, #-972]!	; 0xfffffc34
   2f2d4:	bvc	1b8ce80 <stdout@@GLIBC_2.4+0x1b15c74>
   2f2d8:	svchi	0x001bbcdc
   2f2dc:	ldmdbge	r3, {r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   2f2e0:	andeq	r6, r7, r8, ror #19
   2f2e4:	add	r7, r1, r7
   2f2e8:	eor	r2, r2, ip
   2f2ec:	add	r7, r9, r7
   2f2f0:	ldr	r9, [sp, #88]	; 0x58
   2f2f4:	add	r1, r2, r6
   2f2f8:	ror	r4, r4, #22
   2f2fc:	add	r6, r9, r3
   2f300:	add	r1, lr, r1, ror #18
   2f304:	add	r6, r6, lr
   2f308:	eor	lr, r0, r4
   2f30c:	and	lr, lr, r1
   2f310:	eor	lr, lr, r4
   2f314:	ldr	r9, [sp, #44]	; 0x2c
   2f318:	add	lr, lr, r6
   2f31c:	ldr	r6, [pc, #-76]	; 2f2d8 <ftello64@plt+0x1b584>
   2f320:	add	r7, r8, r7, ror #23
   2f324:	add	r6, r9, r6
   2f328:	ldr	r9, [sp, #28]
   2f32c:	ror	fp, fp, #22
   2f330:	eor	r2, sl, r7
   2f334:	and	r2, r2, fp
   2f338:	add	r8, r6, r8
   2f33c:	add	r6, r9, r3
   2f340:	ldr	r9, [sp, #80]	; 0x50
   2f344:	eor	r2, r2, sl
   2f348:	add	r8, r2, r8
   2f34c:	add	r9, r9, #-1895825408	; 0x8f000000
   2f350:	ror	r0, r0, #22
   2f354:	add	r9, r9, #1802240	; 0x1b8000
   2f358:	add	r8, r5, r8, ror #24
   2f35c:	add	lr, ip, lr, ror #26
   2f360:	add	r6, r6, ip
   2f364:	add	r9, r9, #15552	; 0x3cc0
   2f368:	eor	ip, r1, r0
   2f36c:	ror	sl, sl, #22
   2f370:	eor	r2, r7, r8
   2f374:	and	ip, ip, lr
   2f378:	add	r9, r9, #28
   2f37c:	and	r2, r2, sl
   2f380:	eor	ip, ip, r0
   2f384:	add	r9, r9, r5
   2f388:	ldr	r5, [sp, #48]	; 0x30
   2f38c:	eor	r2, r2, r7
   2f390:	add	ip, ip, r6
   2f394:	ror	r1, r1, #22
   2f398:	add	r9, r2, r9
   2f39c:	add	r2, r5, r3
   2f3a0:	add	ip, r4, ip, ror #18
   2f3a4:	add	r4, r2, r4
   2f3a8:	eor	r2, lr, r1
   2f3ac:	and	r2, r2, ip
   2f3b0:	add	r9, fp, r9, ror #23
   2f3b4:	ldr	r5, [sp, #40]	; 0x28
   2f3b8:	eor	r2, r2, r1
   2f3bc:	ldr	r6, [pc, #-236]	; 2f2d8 <ftello64@plt+0x1b584>
   2f3c0:	ror	r7, r7, #22
   2f3c4:	add	r2, r2, r4
   2f3c8:	eor	r4, r8, r9
   2f3cc:	and	r4, r4, r7
   2f3d0:	add	r6, r5, r6
   2f3d4:	ldr	r5, [sp, #76]	; 0x4c
   2f3d8:	eor	r4, r4, r8
   2f3dc:	add	r6, r6, fp
   2f3e0:	ror	lr, lr, #22
   2f3e4:	add	r6, r4, r6
   2f3e8:	add	r4, r5, r3
   2f3ec:	ldr	r5, [sp, #56]	; 0x38
   2f3f0:	add	r2, r0, r2, ror #26
   2f3f4:	add	r4, r4, r0
   2f3f8:	eor	r0, ip, lr
   2f3fc:	and	r0, r0, r2
   2f400:	add	r5, r5, #-1895825408	; 0x8f000000
   2f404:	ldr	fp, [sp, #36]	; 0x24
   2f408:	add	r6, sl, r6, ror #18
   2f40c:	eor	r0, r0, lr
   2f410:	add	r5, r5, #1802240	; 0x1b8000
   2f414:	ror	r8, r8, #22
   2f418:	add	r0, r0, r4
   2f41c:	add	r5, r5, #15552	; 0x3cc0
   2f420:	eor	r4, r9, r6
   2f424:	ror	ip, ip, #22
   2f428:	and	r4, r4, r8
   2f42c:	add	fp, fp, r3
   2f430:	add	r5, r5, #28
   2f434:	add	r0, r1, r0, ror #23
   2f438:	eor	r4, r4, r9
   2f43c:	add	fp, fp, r1
   2f440:	add	r5, r5, sl
   2f444:	eor	r1, r2, ip
   2f448:	add	r5, r4, r5
   2f44c:	and	r1, r1, r0
   2f450:	ldr	r4, [sp, #80]	; 0x50
   2f454:	eor	r1, r1, ip
   2f458:	add	r1, r1, fp
   2f45c:	ror	fp, r2, #22
   2f460:	add	r2, r4, r3
   2f464:	ldr	r4, [sp, #88]	; 0x58
   2f468:	add	r5, r7, r5, ror #27
   2f46c:	add	r4, r4, #-1895825408	; 0x8f000000
   2f470:	add	r4, r4, #1802240	; 0x1b8000
   2f474:	add	r1, lr, r1, ror #20
   2f478:	add	r4, r4, #15552	; 0x3cc0
   2f47c:	add	lr, r2, lr
   2f480:	eor	r2, r0, fp
   2f484:	ror	r9, r9, #22
   2f488:	eor	sl, r6, r5
   2f48c:	and	r2, r2, r1
   2f490:	add	r4, r4, #28
   2f494:	add	r4, r4, r7
   2f498:	eor	r2, r2, fp
   2f49c:	ldr	r7, [sp, #64]	; 0x40
   2f4a0:	and	sl, sl, r9
   2f4a4:	eor	sl, sl, r6
   2f4a8:	add	lr, r2, lr
   2f4ac:	ror	r0, r0, #22
   2f4b0:	add	sl, sl, r4
   2f4b4:	add	r4, r7, r3
   2f4b8:	add	lr, ip, lr, ror #23
   2f4bc:	add	r4, r4, ip
   2f4c0:	eor	ip, r1, r0
   2f4c4:	and	ip, ip, lr
   2f4c8:	eor	ip, ip, r0
   2f4cc:	add	sl, r8, sl, ror #26
   2f4d0:	ldr	r7, [sp, #84]	; 0x54
   2f4d4:	add	ip, ip, r4
   2f4d8:	ldr	r4, [pc, #-520]	; 2f2d8 <ftello64@plt+0x1b584>
   2f4dc:	ror	r6, r6, #22
   2f4e0:	eor	r2, r5, sl
   2f4e4:	add	r4, r7, r4
   2f4e8:	and	r2, r2, r6
   2f4ec:	ldr	r7, [sp, #56]	; 0x38
   2f4f0:	eor	r2, r2, r5
   2f4f4:	add	r8, r4, r8
   2f4f8:	ror	r1, r1, #22
   2f4fc:	add	r8, r2, r8
   2f500:	add	r2, r7, r3
   2f504:	add	ip, fp, ip, ror #20
   2f508:	add	r2, r2, fp
   2f50c:	eor	fp, lr, r1
   2f510:	and	fp, fp, ip
   2f514:	eor	fp, fp, r1
   2f518:	add	r8, r9, r8, ror #24
   2f51c:	ldr	r7, [sp, #48]	; 0x30
   2f520:	add	fp, fp, r2
   2f524:	ldr	r2, [pc, #-596]	; 2f2d8 <ftello64@plt+0x1b584>
   2f528:	ror	r5, r5, #22
   2f52c:	eor	r4, sl, r8
   2f530:	add	r2, r7, r2
   2f534:	and	r4, r4, r5
   2f538:	ldr	r7, [sp, #68]	; 0x44
   2f53c:	eor	r4, r4, sl
   2f540:	add	r9, r2, r9
   2f544:	ror	lr, lr, #22
   2f548:	add	r9, r4, r9
   2f54c:	add	r4, r7, r3
   2f550:	add	fp, r0, fp, ror #27
   2f554:	add	r0, r4, r0
   2f558:	eor	r4, ip, lr
   2f55c:	and	r4, r4, fp
   2f560:	add	r9, r6, r9, ror #26
   2f564:	ldr	r7, [sp, #52]	; 0x34
   2f568:	eor	r4, r4, lr
   2f56c:	ldr	r2, [pc, #-668]	; 2f2d8 <ftello64@plt+0x1b584>
   2f570:	ror	sl, sl, #22
   2f574:	add	r4, r4, r0
   2f578:	eor	r0, r8, r9
   2f57c:	add	r2, r7, r2
   2f580:	and	r0, r0, sl
   2f584:	eor	r0, r0, r8
   2f588:	add	r6, r2, r6
   2f58c:	add	r7, r0, r6
   2f590:	ldr	r6, [sp, #84]	; 0x54
   2f594:	ror	ip, ip, #22
   2f598:	add	r3, r6, r3
   2f59c:	ldr	r6, [sp, #36]	; 0x24
   2f5a0:	add	r7, r5, r7, ror #27
   2f5a4:	add	r6, r6, #-1895825408	; 0x8f000000
   2f5a8:	add	r6, r6, #1802240	; 0x1b8000
   2f5ac:	add	r6, r6, #15552	; 0x3cc0
   2f5b0:	add	r4, r1, r4, ror #17
   2f5b4:	add	r6, r6, #28
   2f5b8:	add	r1, r3, r1
   2f5bc:	eor	r3, fp, ip
   2f5c0:	ror	r8, r8, #22
   2f5c4:	add	r5, r6, r5
   2f5c8:	and	r3, r3, r4
   2f5cc:	eor	r6, r9, r7
   2f5d0:	eor	r3, r3, ip
   2f5d4:	and	r6, r6, r8
   2f5d8:	eor	r6, r6, r9
   2f5dc:	add	r3, r3, r1
   2f5e0:	ror	fp, fp, #22
   2f5e4:	add	r6, r6, r5
   2f5e8:	ldr	r5, [sp, #76]	; 0x4c
   2f5ec:	add	r3, lr, r3, ror #24
   2f5f0:	eor	r1, r4, fp
   2f5f4:	eor	r1, r1, r3
   2f5f8:	add	lr, r5, lr
   2f5fc:	ror	r9, r9, #22
   2f600:	ldr	r5, [sp, #44]	; 0x2c
   2f604:	add	lr, r1, lr
   2f608:	ldr	r1, [pc, #-820]	; 2f2dc <ftello64@plt+0x1b588>
   2f60c:	mvn	r2, r9
   2f610:	add	r6, sl, r6, ror #20
   2f614:	add	r1, r5, r1
   2f618:	orr	r2, r2, r7
   2f61c:	eor	r2, r2, r6
   2f620:	ror	r4, r4, #22
   2f624:	ldr	r5, [sp, #88]	; 0x58
   2f628:	add	sl, r1, sl
   2f62c:	add	lr, ip, lr, ror #24
   2f630:	add	sl, r2, sl
   2f634:	eor	r2, r3, r4
   2f638:	ror	r7, r7, #22
   2f63c:	eor	r2, r2, lr
   2f640:	add	ip, r5, ip
   2f644:	ldr	r1, [pc, #-880]	; 2f2dc <ftello64@plt+0x1b588>
   2f648:	ldr	r5, [sp, #28]
   2f64c:	add	ip, r2, ip
   2f650:	mvn	r2, r7
   2f654:	add	sl, r8, sl, ror #23
   2f658:	add	r1, r5, r1
   2f65c:	orr	r2, r2, r6
   2f660:	eor	r2, r2, sl
   2f664:	ldr	r5, [sp, #68]	; 0x44
   2f668:	add	r8, r1, r8
   2f66c:	ror	r6, r6, #22
   2f670:	add	r8, r2, r8
   2f674:	add	ip, fp, ip, ror #27
   2f678:	ror	r3, r3, #22
   2f67c:	add	fp, r5, fp
   2f680:	mvn	r5, r6
   2f684:	eor	r1, lr, r3
   2f688:	add	r8, r9, r8, ror #17
   2f68c:	orr	r5, r5, sl
   2f690:	eor	r2, r1, ip
   2f694:	eor	r1, r5, r8
   2f698:	ldr	r5, [sp, #48]	; 0x30
   2f69c:	add	r2, r2, fp
   2f6a0:	sub	r5, r5, #688	; 0x2b0
   2f6a4:	sub	r5, r5, #1409286146	; 0x54000002
   2f6a8:	sub	r5, r5, #44826624	; 0x2ac0000
   2f6ac:	ror	lr, lr, #22
   2f6b0:	add	r5, r5, r9
   2f6b4:	ldr	r9, [sp, #44]	; 0x2c
   2f6b8:	add	r2, r4, r2, ror #20
   2f6bc:	add	r5, r1, r5
   2f6c0:	eor	r1, ip, lr
   2f6c4:	add	r4, r9, r4
   2f6c8:	eor	r1, r1, r2
   2f6cc:	ror	sl, sl, #22
   2f6d0:	ldr	fp, [sp, #64]	; 0x40
   2f6d4:	add	r1, r1, r4
   2f6d8:	ldr	r4, [pc, #-1028]	; 2f2dc <ftello64@plt+0x1b588>
   2f6dc:	mvn	r9, sl
   2f6e0:	add	r5, r7, r5, ror #27
   2f6e4:	add	r4, fp, r4
   2f6e8:	orr	r9, r9, r8
   2f6ec:	eor	r9, r9, r5
   2f6f0:	ror	ip, ip, #22
   2f6f4:	ldr	fp, [sp, #32]
   2f6f8:	add	r7, r4, r7
   2f6fc:	add	r1, r3, r1, ror #23
   2f700:	add	r7, r9, r7
   2f704:	eor	r9, r2, ip
   2f708:	eor	r9, r9, r1
   2f70c:	add	r3, fp, r3
   2f710:	add	r3, r9, r3
   2f714:	ldr	r9, [sp, #56]	; 0x38
   2f718:	ror	r8, r8, #22
   2f71c:	sub	r9, r9, #688	; 0x2b0
   2f720:	mvn	r4, r8
   2f724:	sub	r9, r9, #1409286146	; 0x54000002
   2f728:	add	r7, r6, r7, ror #21
   2f72c:	orr	r4, r4, r5
   2f730:	sub	r9, r9, #44826624	; 0x2ac0000
   2f734:	ldr	fp, [sp, #76]	; 0x4c
   2f738:	eor	r4, r4, r7
   2f73c:	add	r6, r9, r6
   2f740:	ror	r5, r5, #22
   2f744:	add	r6, r4, r6
   2f748:	sub	fp, fp, #688	; 0x2b0
   2f74c:	ldr	r4, [sp, #48]	; 0x30
   2f750:	ror	r9, r2, #22
   2f754:	sub	fp, fp, #1409286146	; 0x54000002
   2f758:	mvn	r2, r5
   2f75c:	add	r3, lr, r3, ror #20
   2f760:	add	r6, sl, r6, ror #26
   2f764:	add	r4, r4, lr
   2f768:	sub	fp, fp, #44826624	; 0x2ac0000
   2f76c:	eor	lr, r1, r9
   2f770:	orr	r2, r2, r7
   2f774:	add	sl, fp, sl
   2f778:	eor	r2, r2, r6
   2f77c:	eor	lr, lr, r3
   2f780:	add	lr, lr, r4
   2f784:	add	r4, r2, sl
   2f788:	ldr	sl, [sp, #36]	; 0x24
   2f78c:	ror	r0, r7, #22
   2f790:	sub	sl, sl, #688	; 0x2b0
   2f794:	mvn	r2, r0
   2f798:	sub	sl, sl, #1409286146	; 0x54000002
   2f79c:	add	r4, r8, r4, ror #24
   2f7a0:	ror	fp, r1, #22
   2f7a4:	ldr	r7, [sp, #60]	; 0x3c
   2f7a8:	orr	r2, r2, r6
   2f7ac:	sub	sl, sl, #44826624	; 0x2ac0000
   2f7b0:	add	lr, ip, lr, ror #27
   2f7b4:	eor	r1, r3, fp
   2f7b8:	eor	r2, r2, r4
   2f7bc:	add	r8, sl, r8
   2f7c0:	eor	r1, r1, lr
   2f7c4:	ror	r6, r6, #22
   2f7c8:	add	ip, r7, ip
   2f7cc:	add	r8, r2, r8
   2f7d0:	ldr	r7, [sp, #68]	; 0x44
   2f7d4:	ldr	sl, [pc, #-1280]	; 2f2dc <ftello64@plt+0x1b588>
   2f7d8:	add	ip, r1, ip
   2f7dc:	mvn	r1, r6
   2f7e0:	add	r8, r5, r8, ror #19
   2f7e4:	add	sl, r7, sl
   2f7e8:	orr	r1, r1, r4
   2f7ec:	ldr	r7, [sp, #56]	; 0x38
   2f7f0:	ror	r3, r3, #22
   2f7f4:	eor	r1, r1, r8
   2f7f8:	add	sl, sl, r5
   2f7fc:	add	ip, r9, ip, ror #18
   2f800:	eor	r2, lr, r3
   2f804:	add	r9, r7, r9
   2f808:	add	r5, r1, sl
   2f80c:	ldr	r7, [sp, #84]	; 0x54
   2f810:	ldr	sl, [pc, #-1340]	; 2f2dc <ftello64@plt+0x1b588>
   2f814:	ror	r4, r4, #22
   2f818:	eor	r2, r2, ip
   2f81c:	add	sl, r7, sl
   2f820:	add	r2, r2, r9
   2f824:	ldr	r7, [sp, #52]	; 0x34
   2f828:	mvn	r1, r4
   2f82c:	add	r5, r0, r5, ror #20
   2f830:	orr	r1, r1, r8
   2f834:	add	r2, fp, r2, ror #26
   2f838:	eor	r1, r1, r5
   2f83c:	add	fp, r7, fp
   2f840:	add	r7, sl, r0
   2f844:	ror	lr, lr, #22
   2f848:	add	r7, r1, r7
   2f84c:	ldr	r1, [sp, #32]
   2f850:	eor	r9, ip, lr
   2f854:	eor	r9, r9, r2
   2f858:	ror	r8, r8, #22
   2f85c:	sub	r1, r1, #688	; 0x2b0
   2f860:	add	fp, r9, fp
   2f864:	mvn	sl, r8
   2f868:	sub	r1, r1, #1409286146	; 0x54000002
   2f86c:	ror	r0, ip, #22
   2f870:	add	r7, r6, r7, ror #27
   2f874:	ldr	ip, [sp, #36]	; 0x24
   2f878:	sub	r1, r1, #44826624	; 0x2ac0000
   2f87c:	orr	sl, sl, r5
   2f880:	add	fp, r3, fp, ror #24
   2f884:	eor	r9, r2, r0
   2f888:	eor	sl, sl, r7
   2f88c:	add	r6, r1, r6
   2f890:	add	r3, ip, r3
   2f894:	eor	r9, r9, fp
   2f898:	add	r6, sl, r6
   2f89c:	ldr	ip, [sp, #40]	; 0x28
   2f8a0:	ldr	sl, [pc, #-1484]	; 2f2dc <ftello64@plt+0x1b588>
   2f8a4:	ror	r5, r5, #22
   2f8a8:	add	r9, r9, r3
   2f8ac:	ror	r2, r2, #22
   2f8b0:	add	sl, ip, sl
   2f8b4:	mvn	r1, r5
   2f8b8:	ldr	ip, [sp, #80]	; 0x50
   2f8bc:	add	r9, lr, r9, ror #19
   2f8c0:	add	r6, r4, r6, ror #20
   2f8c4:	eor	r3, fp, r2
   2f8c8:	orr	r1, r1, r7
   2f8cc:	eor	r3, r3, r9
   2f8d0:	eor	r1, r1, r6
   2f8d4:	add	lr, ip, lr
   2f8d8:	add	r4, sl, r4
   2f8dc:	ldr	ip, [sp, #60]	; 0x3c
   2f8e0:	ldr	sl, [pc, #-1548]	; 2f2dc <ftello64@plt+0x1b588>
   2f8e4:	add	lr, r3, lr
   2f8e8:	add	r4, r1, r4
   2f8ec:	ror	r7, r7, #22
   2f8f0:	ror	fp, fp, #22
   2f8f4:	add	sl, ip, sl
   2f8f8:	ldr	ip, [sp, #84]	; 0x54
   2f8fc:	add	lr, r0, lr, ror #26
   2f900:	add	r4, r8, r4, ror #19
   2f904:	eor	r3, r9, fp
   2f908:	mvn	r1, r7
   2f90c:	add	r8, sl, r8
   2f910:	ldr	sl, [sp, #72]	; 0x48
   2f914:	add	ip, ip, r0
   2f918:	orr	r1, r1, r6
   2f91c:	eor	r3, r3, lr
   2f920:	eor	r1, r1, r4
   2f924:	add	r3, r3, ip
   2f928:	sub	sl, sl, #688	; 0x2b0
   2f92c:	ror	ip, r9, #22
   2f930:	add	r8, r1, r8
   2f934:	ldr	r9, [sp, #28]
   2f938:	sub	sl, sl, #1409286146	; 0x54000002
   2f93c:	add	r3, r2, r3, ror #27
   2f940:	mov	r0, ip
   2f944:	ror	r6, r6, #22
   2f948:	eor	ip, lr, ip
   2f94c:	sub	sl, sl, #44826624	; 0x2ac0000
   2f950:	add	r8, r5, r8, ror #18
   2f954:	eor	ip, ip, r3
   2f958:	mvn	r1, r6
   2f95c:	add	r2, r9, r2
   2f960:	add	r5, sl, r5
   2f964:	ldr	r9, [sp, #52]	; 0x34
   2f968:	ldr	sl, [pc, #-1684]	; 2f2dc <ftello64@plt+0x1b588>
   2f96c:	orr	r1, r1, r4
   2f970:	add	r2, ip, r2
   2f974:	eor	r1, r1, r8
   2f978:	ror	lr, lr, #22
   2f97c:	add	sl, r9, sl
   2f980:	ldr	r9, [sp, #40]	; 0x28
   2f984:	add	r2, fp, r2, ror #17
   2f988:	ror	r4, r4, #22
   2f98c:	eor	ip, r3, lr
   2f990:	add	r5, r1, r5
   2f994:	eor	ip, ip, r2
   2f998:	mvn	r1, r4
   2f99c:	add	fp, r9, fp
   2f9a0:	add	r5, r7, r5, ror #21
   2f9a4:	orr	r1, r1, r8
   2f9a8:	add	fp, ip, fp
   2f9ac:	ldr	ip, [sp, #88]	; 0x58
   2f9b0:	eor	r1, r1, r5
   2f9b4:	ror	r3, r3, #22
   2f9b8:	add	r7, sl, r7
   2f9bc:	ldr	r9, [sp, #64]	; 0x40
   2f9c0:	add	fp, r0, fp, ror #19
   2f9c4:	ror	r8, r8, #22
   2f9c8:	eor	sl, r2, r3
   2f9cc:	add	r7, r1, r7
   2f9d0:	sub	ip, ip, #688	; 0x2b0
   2f9d4:	eor	sl, sl, fp
   2f9d8:	mvn	r1, r8
   2f9dc:	add	r9, r9, r0
   2f9e0:	sub	ip, ip, #1409286146	; 0x54000002
   2f9e4:	add	r7, r6, r7, ror #24
   2f9e8:	sub	ip, ip, #44826624	; 0x2ac0000
   2f9ec:	orr	r1, r1, r5
   2f9f0:	add	r9, sl, r9
   2f9f4:	ldr	r0, [pc, #-1824]	; 2f2dc <ftello64@plt+0x1b588>
   2f9f8:	ldr	sl, [sp, #80]	; 0x50
   2f9fc:	add	r6, ip, r6
   2fa00:	eor	r1, r1, r7
   2fa04:	add	r0, sl, r0
   2fa08:	add	r1, r1, r6
   2fa0c:	ldr	sl, [sp, #72]	; 0x48
   2fa10:	ror	r2, r2, #22
   2fa14:	add	r9, lr, r9, ror #21
   2fa18:	eor	r6, fp, r2
   2fa1c:	add	r1, r4, r1, ror #27
   2fa20:	add	lr, sl, lr
   2fa24:	add	r4, r0, r4
   2fa28:	ldr	sl, [sp, #20]
   2fa2c:	ldr	r0, [sp, #8]
   2fa30:	eor	r6, r6, r9
   2fa34:	add	r6, r6, lr
   2fa38:	add	fp, r0, fp, ror #22
   2fa3c:	add	lr, sl, r8
   2fa40:	ldr	r0, [sp, #12]
   2fa44:	ldr	sl, [sp, #4]
   2fa48:	ror	r5, r5, #22
   2fa4c:	mvn	ip, r5
   2fa50:	add	r8, sl, r8
   2fa54:	add	r2, r0, r2
   2fa58:	ldr	sl, [pc, #-1920]	; 2f2e0 <ftello64@plt+0x1b58c>
   2fa5c:	ldr	r0, [sp, #16]
   2fa60:	orr	ip, ip, r7
   2fa64:	add	r0, r0, r3
   2fa68:	eor	ip, ip, r1
   2fa6c:	add	ip, ip, r4
   2fa70:	add	r5, r0, r5
   2fa74:	ldr	r4, [sp, #92]	; 0x5c
   2fa78:	ldr	r0, [sp]
   2fa7c:	ldr	sl, [sl]
   2fa80:	add	r3, lr, r3
   2fa84:	add	r8, r8, r9
   2fa88:	add	r6, r3, r6, ror #21
   2fa8c:	add	fp, fp, r1
   2fa90:	add	r7, r2, r7, ror #22
   2fa94:	add	ip, r8, ip, ror #26
   2fa98:	cmp	r4, sl
   2fa9c:	str	r6, [r0, #12]
   2faa0:	str	fp, [r0]
   2faa4:	str	r7, [r0, #4]
   2faa8:	str	ip, [r0, #16]
   2faac:	str	r5, [r0, #8]
   2fab0:	bne	2fabc <ftello64@plt+0x1bd68>
   2fab4:	add	sp, sp, #100	; 0x64
   2fab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fabc:	bl	134b4 <__stack_chk_fail@plt>
   2fac0:	ldr	r3, [r0, #88]	; 0x58
   2fac4:	push	{r4, r5, r6, r7, r8, lr}
   2fac8:	cmp	r3, #64	; 0x40
   2facc:	mov	r4, r0
   2fad0:	mov	r6, r1
   2fad4:	mov	r7, r2
   2fad8:	beq	2fb64 <ftello64@plt+0x1be10>
   2fadc:	cmp	r1, #0
   2fae0:	popeq	{r4, r5, r6, r7, r8, pc}
   2fae4:	cmp	r3, #0
   2fae8:	mov	r2, r3
   2faec:	beq	2fb88 <ftello64@plt+0x1be34>
   2faf0:	cmp	r7, #0
   2faf4:	beq	2fb38 <ftello64@plt+0x1bde4>
   2faf8:	cmp	r3, #63	; 0x3f
   2fafc:	bgt	2fc1c <ftello64@plt+0x1bec8>
   2fb00:	add	r0, r3, #1
   2fb04:	add	r3, r3, #24
   2fb08:	add	r0, r0, r7
   2fb0c:	add	r3, r4, r3
   2fb10:	add	ip, r4, #88	; 0x58
   2fb14:	b	2fb20 <ftello64@plt+0x1bdcc>
   2fb18:	cmp	r3, ip
   2fb1c:	beq	2fc1c <ftello64@plt+0x1bec8>
   2fb20:	sub	r2, r0, r7
   2fb24:	str	r2, [r4, #88]	; 0x58
   2fb28:	ldrb	r1, [r6], #1
   2fb2c:	subs	r7, r7, #1
   2fb30:	strb	r1, [r3], #1
   2fb34:	bne	2fb18 <ftello64@plt+0x1bdc4>
   2fb38:	cmp	r2, #64	; 0x40
   2fb3c:	popne	{r4, r5, r6, r7, r8, pc}
   2fb40:	add	r1, r4, #24
   2fb44:	mov	r0, r4
   2fb48:	bl	2e2bc <ftello64@plt+0x1a568>
   2fb4c:	ldr	r3, [r4, #20]
   2fb50:	mov	r2, #0
   2fb54:	add	r3, r3, #1
   2fb58:	str	r3, [r4, #20]
   2fb5c:	str	r2, [r4, #88]	; 0x58
   2fb60:	pop	{r4, r5, r6, r7, r8, pc}
   2fb64:	add	r1, r0, #24
   2fb68:	bl	2e2bc <ftello64@plt+0x1a568>
   2fb6c:	ldr	r3, [r4, #20]
   2fb70:	cmp	r6, #0
   2fb74:	add	r3, r3, #1
   2fb78:	mov	r2, #0
   2fb7c:	str	r3, [r4, #20]
   2fb80:	str	r2, [r4, #88]	; 0x58
   2fb84:	popeq	{r4, r5, r6, r7, r8, pc}
   2fb88:	cmp	r7, #63	; 0x3f
   2fb8c:	bls	2fc48 <ftello64@plt+0x1bef4>
   2fb90:	sub	r3, r7, #64	; 0x40
   2fb94:	bic	r3, r3, #63	; 0x3f
   2fb98:	add	r3, r3, #64	; 0x40
   2fb9c:	add	r5, r6, r3
   2fba0:	mov	r8, #0
   2fba4:	mov	r1, r6
   2fba8:	mov	r0, r4
   2fbac:	bl	2e2bc <ftello64@plt+0x1a568>
   2fbb0:	ldr	r3, [r4, #20]
   2fbb4:	add	r6, r6, #64	; 0x40
   2fbb8:	add	r3, r3, #1
   2fbbc:	cmp	r6, r5
   2fbc0:	str	r8, [r4, #88]	; 0x58
   2fbc4:	str	r3, [r4, #20]
   2fbc8:	bne	2fba4 <ftello64@plt+0x1be50>
   2fbcc:	ands	r7, r7, #63	; 0x3f
   2fbd0:	popeq	{r4, r5, r6, r7, r8, pc}
   2fbd4:	mov	r0, #0
   2fbd8:	add	r2, r0, #24
   2fbdc:	sub	r7, r7, #1
   2fbe0:	add	r0, r0, #2
   2fbe4:	add	r7, r5, r7
   2fbe8:	add	r2, r4, r2
   2fbec:	sub	r0, r0, r5
   2fbf0:	sub	r3, r5, #1
   2fbf4:	add	ip, r4, #88	; 0x58
   2fbf8:	add	r1, r0, r3
   2fbfc:	str	r1, [r4, #88]	; 0x58
   2fc00:	ldrb	r1, [r3, #1]!
   2fc04:	cmp	r3, r7
   2fc08:	strb	r1, [r2], #1
   2fc0c:	popeq	{r4, r5, r6, r7, r8, pc}
   2fc10:	cmp	r2, ip
   2fc14:	bne	2fbf8 <ftello64@plt+0x1bea4>
   2fc18:	pop	{r4, r5, r6, r7, r8, pc}
   2fc1c:	mov	r2, #0
   2fc20:	mov	r1, r2
   2fc24:	mov	r0, r4
   2fc28:	bl	2fac0 <ftello64@plt+0x1bd6c>
   2fc2c:	cmp	r7, #63	; 0x3f
   2fc30:	bhi	2fb90 <ftello64@plt+0x1be3c>
   2fc34:	ldr	r0, [r4, #88]	; 0x58
   2fc38:	cmp	r0, #63	; 0x3f
   2fc3c:	popgt	{r4, r5, r6, r7, r8, pc}
   2fc40:	mov	r5, r6
   2fc44:	b	2fbd8 <ftello64@plt+0x1be84>
   2fc48:	cmp	r7, #0
   2fc4c:	bne	2fc34 <ftello64@plt+0x1bee0>
   2fc50:	pop	{r4, r5, r6, r7, r8, pc}
   2fc54:	push	{r4, r5, r6, r7, r8, lr}
   2fc58:	sub	sp, sp, #96	; 0x60
   2fc5c:	ldr	r6, [pc, #412]	; 2fe00 <ftello64@plt+0x1c0ac>
   2fc60:	ldr	lr, [pc, #412]	; 2fe04 <ftello64@plt+0x1c0b0>
   2fc64:	ldr	r3, [pc, #412]	; 2fe08 <ftello64@plt+0x1c0b4>
   2fc68:	ldr	ip, [r6]
   2fc6c:	ldr	r4, [pc, #408]	; 2fe0c <ftello64@plt+0x1c0b8>
   2fc70:	str	ip, [sp, #92]	; 0x5c
   2fc74:	str	r3, [sp]
   2fc78:	ldr	ip, [pc, #400]	; 2fe10 <ftello64@plt+0x1c0bc>
   2fc7c:	ldr	r3, [pc, #400]	; 2fe14 <ftello64@plt+0x1c0c0>
   2fc80:	stmib	sp, {r4, lr}
   2fc84:	mov	r5, r0
   2fc88:	mov	r4, #0
   2fc8c:	mov	r0, sp
   2fc90:	str	r3, [sp, #16]
   2fc94:	str	ip, [sp, #12]
   2fc98:	str	r4, [sp, #20]
   2fc9c:	str	r4, [sp, #88]	; 0x58
   2fca0:	bl	2fac0 <ftello64@plt+0x1bd6c>
   2fca4:	mov	r2, r4
   2fca8:	mov	r1, r4
   2fcac:	mov	r0, sp
   2fcb0:	bl	2fac0 <ftello64@plt+0x1bd6c>
   2fcb4:	ldr	r1, [sp, #20]
   2fcb8:	ldr	r3, [sp, #88]	; 0x58
   2fcbc:	lsl	r2, r1, #6
   2fcc0:	adds	r2, r2, r3
   2fcc4:	lsr	r1, r1, #26
   2fcc8:	addcs	r1, r1, #1
   2fccc:	lsr	r7, r2, #29
   2fcd0:	cmp	r3, #55	; 0x37
   2fcd4:	lsl	r8, r2, #3
   2fcd8:	orr	r7, r7, r1, lsl #3
   2fcdc:	add	r2, r3, #1
   2fce0:	bgt	2fd2c <ftello64@plt+0x1bfd8>
   2fce4:	cmp	r2, #55	; 0x37
   2fce8:	str	r2, [sp, #88]	; 0x58
   2fcec:	add	r2, sp, #96	; 0x60
   2fcf0:	add	r2, r2, r3
   2fcf4:	mvn	r1, #127	; 0x7f
   2fcf8:	addle	r3, r3, #24
   2fcfc:	strb	r1, [r2, #-72]	; 0xffffffb8
   2fd00:	addle	r3, sp, r3
   2fd04:	addle	r1, sp, #79	; 0x4f
   2fd08:	movle	r2, #0
   2fd0c:	bgt	2fd24 <ftello64@plt+0x1bfd0>
   2fd10:	strb	r2, [r3, #1]!
   2fd14:	cmp	r3, r1
   2fd18:	bne	2fd10 <ftello64@plt+0x1bfbc>
   2fd1c:	mov	r3, #56	; 0x38
   2fd20:	str	r3, [sp, #88]	; 0x58
   2fd24:	add	r4, sp, #24
   2fd28:	b	2fd90 <ftello64@plt+0x1c03c>
   2fd2c:	cmp	r2, #63	; 0x3f
   2fd30:	str	r2, [sp, #88]	; 0x58
   2fd34:	add	r2, sp, #96	; 0x60
   2fd38:	add	r2, r2, r3
   2fd3c:	mvn	r1, #127	; 0x7f
   2fd40:	strb	r1, [r2, #-72]	; 0xffffffb8
   2fd44:	bgt	2fd6c <ftello64@plt+0x1c018>
   2fd48:	add	r3, r3, #24
   2fd4c:	add	r3, sp, r3
   2fd50:	add	r1, sp, #87	; 0x57
   2fd54:	mov	r2, #0
   2fd58:	strb	r2, [r3, #1]!
   2fd5c:	cmp	r3, r1
   2fd60:	bne	2fd58 <ftello64@plt+0x1c004>
   2fd64:	mov	r3, #64	; 0x40
   2fd68:	str	r3, [sp, #88]	; 0x58
   2fd6c:	mov	r2, #0
   2fd70:	mov	r1, r2
   2fd74:	mov	r0, sp
   2fd78:	add	r4, sp, #24
   2fd7c:	bl	2fac0 <ftello64@plt+0x1bd6c>
   2fd80:	mov	r0, r4
   2fd84:	mov	r2, #56	; 0x38
   2fd88:	mov	r1, #0
   2fd8c:	bl	13904 <memset@plt>
   2fd90:	mov	r3, #0
   2fd94:	mov	r1, r4
   2fd98:	mov	r0, sp
   2fd9c:	strh	r3, [sp, #86]	; 0x56
   2fda0:	str	r8, [sp, #80]	; 0x50
   2fda4:	strh	r7, [sp, #84]	; 0x54
   2fda8:	bl	2e2bc <ftello64@plt+0x1a568>
   2fdac:	ldrd	r0, [sp, #4]
   2fdb0:	ldrd	r2, [sp, #12]
   2fdb4:	mov	ip, r4
   2fdb8:	ldr	lr, [sp]
   2fdbc:	strd	r2, [sp, #36]	; 0x24
   2fdc0:	str	lr, [sp, #24]
   2fdc4:	strd	r0, [sp, #28]
   2fdc8:	ldm	ip!, {r0, r1, r2, r3}
   2fdcc:	ldr	r4, [sp, #92]	; 0x5c
   2fdd0:	str	r0, [r5]
   2fdd4:	ldr	lr, [r6]
   2fdd8:	ldr	r0, [ip]
   2fddc:	cmp	r4, lr
   2fde0:	str	r0, [r5, #16]
   2fde4:	str	r1, [r5, #4]
   2fde8:	str	r2, [r5, #8]
   2fdec:	str	r3, [r5, #12]
   2fdf0:	bne	2fdfc <ftello64@plt+0x1c0a8>
   2fdf4:	add	sp, sp, #96	; 0x60
   2fdf8:	pop	{r4, r5, r6, r7, r8, pc}
   2fdfc:	bl	134b4 <__stack_chk_fail@plt>
   2fe00:	andeq	r6, r7, r8, ror #19
   2fe04:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   2fe08:	strbvs	r2, [r5, -r1, lsl #6]
   2fe0c:	svc	0x00cdab89
   2fe10:	eorsne	r5, r2, r6, ror r4
   2fe14:	bicsgt	lr, r2, #240, 2	; 0x3c
   2fe18:	push	{r4, lr}
   2fe1c:	mov	r4, r0
   2fe20:	bl	55e80 <ftello64@plt+0x4212c>
   2fe24:	subs	r1, r0, #0
   2fe28:	beq	2fe34 <ftello64@plt+0x1c0e0>
   2fe2c:	mov	r0, #1
   2fe30:	pop	{r4, pc}
   2fe34:	mov	r0, r4
   2fe38:	bl	139e8 <access@plt>
   2fe3c:	cmp	r0, #0
   2fe40:	bne	2fe2c <ftello64@plt+0x1c0d8>
   2fe44:	ldr	r1, [pc, #132]	; 2fed0 <ftello64@plt+0x1c17c>
   2fe48:	mov	r0, r4
   2fe4c:	bl	4977c <ftello64@plt+0x35a28>
   2fe50:	cmp	r0, #0
   2fe54:	beq	2fe2c <ftello64@plt+0x1c0d8>
   2fe58:	ldr	r3, [pc, #116]	; 2fed4 <ftello64@plt+0x1c180>
   2fe5c:	ldr	r0, [r3, #84]	; 0x54
   2fe60:	cmp	r0, #0
   2fe64:	bne	2fe2c <ftello64@plt+0x1c0d8>
   2fe68:	ldr	r2, [r3, #88]	; 0x58
   2fe6c:	ldr	r3, [r3, #80]	; 0x50
   2fe70:	orrs	r2, r2, r3
   2fe74:	popne	{r4, pc}
   2fe78:	mov	r0, r2
   2fe7c:	ldr	r1, [pc, #84]	; 2fed8 <ftello64@plt+0x1c184>
   2fe80:	mov	r2, #5
   2fe84:	bl	13484 <dcgettext@plt>
   2fe88:	mov	r1, r4
   2fe8c:	bl	57f64 <ftello64@plt+0x44210>
   2fe90:	bl	39768 <ftello64@plt+0x25a14>
   2fe94:	cmp	r0, #0
   2fe98:	bne	2fec4 <ftello64@plt+0x1c170>
   2fe9c:	mov	r2, #5
   2fea0:	ldr	r1, [pc, #52]	; 2fedc <ftello64@plt+0x1c188>
   2fea4:	mov	r0, #0
   2fea8:	bl	13484 <dcgettext@plt>
   2feac:	mov	r1, r0
   2feb0:	ldr	r0, [pc, #40]	; 2fee0 <ftello64@plt+0x1c18c>
   2feb4:	bl	39970 <ftello64@plt+0x25c1c>
   2feb8:	adds	r0, r0, #0
   2febc:	movne	r0, #1
   2fec0:	pop	{r4, pc}
   2fec4:	ldr	r0, [pc, #24]	; 2fee4 <ftello64@plt+0x1c190>
   2fec8:	bl	57f64 <ftello64@plt+0x44210>
   2fecc:	b	2fe9c <ftello64@plt+0x1c148>
   2fed0:	andeq	r0, r6, r4, lsr #4
   2fed4:	andeq	r8, r7, r0, asr r2
   2fed8:	andeq	r0, r6, r0, lsr r2
   2fedc:	andeq	r0, r6, r4, asr #4
   2fee0:	andeq	r0, r6, r8, asr r2
   2fee4:	andeq	r5, r6, r8, asr #18
   2fee8:	push	{r4, r5, r6, r7, r8, lr}
   2feec:	mov	r5, r0
   2fef0:	bl	55e80 <ftello64@plt+0x4212c>
   2fef4:	cmp	r0, #0
   2fef8:	bne	2ffcc <ftello64@plt+0x1c278>
   2fefc:	mov	r0, r5
   2ff00:	bl	13814 <strlen@plt>
   2ff04:	cmp	r0, #4
   2ff08:	mov	r4, r0
   2ff0c:	bls	2ff98 <ftello64@plt+0x1c244>
   2ff10:	sub	r7, r0, #4
   2ff14:	add	r6, r5, r7
   2ff18:	mov	r0, r6
   2ff1c:	ldr	r1, [pc, #180]	; 2ffd8 <ftello64@plt+0x1c284>
   2ff20:	bl	1328c <strcmp@plt>
   2ff24:	cmp	r0, #0
   2ff28:	beq	2ffb8 <ftello64@plt+0x1c264>
   2ff2c:	ldr	r1, [pc, #168]	; 2ffdc <ftello64@plt+0x1c288>
   2ff30:	mov	r0, r6
   2ff34:	bl	1328c <strcmp@plt>
   2ff38:	cmp	r0, #0
   2ff3c:	beq	2ffb8 <ftello64@plt+0x1c264>
   2ff40:	ldr	r1, [pc, #152]	; 2ffe0 <ftello64@plt+0x1c28c>
   2ff44:	mov	r0, r6
   2ff48:	bl	1328c <strcmp@plt>
   2ff4c:	cmp	r0, #0
   2ff50:	beq	2ffb8 <ftello64@plt+0x1c264>
   2ff54:	mov	r0, r6
   2ff58:	ldr	r1, [pc, #132]	; 2ffe4 <ftello64@plt+0x1c290>
   2ff5c:	bl	1328c <strcmp@plt>
   2ff60:	cmp	r0, #0
   2ff64:	beq	2ffb8 <ftello64@plt+0x1c264>
   2ff68:	cmp	r4, #5
   2ff6c:	beq	2ff98 <ftello64@plt+0x1c244>
   2ff70:	sub	r4, r4, #5
   2ff74:	add	r0, r5, r4
   2ff78:	ldr	r1, [pc, #104]	; 2ffe8 <ftello64@plt+0x1c294>
   2ff7c:	bl	1328c <strcmp@plt>
   2ff80:	subs	r6, r0, #0
   2ff84:	bne	2ff98 <ftello64@plt+0x1c244>
   2ff88:	mov	r0, r5
   2ff8c:	bl	139d0 <gcry_xstrdup@plt>
   2ff90:	strb	r6, [r0, r4]
   2ff94:	pop	{r4, r5, r6, r7, r8, pc}
   2ff98:	mov	r2, #5
   2ff9c:	ldr	r1, [pc, #72]	; 2ffec <ftello64@plt+0x1c298>
   2ffa0:	mov	r0, #0
   2ffa4:	bl	13484 <dcgettext@plt>
   2ffa8:	mov	r1, r5
   2ffac:	bl	4eac0 <ftello64@plt+0x3ad6c>
   2ffb0:	mov	r0, #0
   2ffb4:	pop	{r4, r5, r6, r7, r8, pc}
   2ffb8:	mov	r0, r5
   2ffbc:	bl	139d0 <gcry_xstrdup@plt>
   2ffc0:	mov	r3, #0
   2ffc4:	strb	r3, [r0, r7]
   2ffc8:	pop	{r4, r5, r6, r7, r8, pc}
   2ffcc:	ldr	r0, [pc, #28]	; 2fff0 <ftello64@plt+0x1c29c>
   2ffd0:	pop	{r4, r5, r6, r7, r8, lr}
   2ffd4:	b	139d0 <gcry_xstrdup@plt>
   2ffd8:			; <UNDEFINED> instruction: 0x0005d3b8
   2ffdc:	andeq	r0, r6, r0, ror r2
   2ffe0:	andeq	r0, r6, r8, ror r2
   2ffe4:	andeq	r0, r6, r0, lsl #5
   2ffe8:	andeq	r0, r6, r8, lsl #5
   2ffec:	muleq	r6, r0, r2
   2fff0:	ldrdeq	pc, [r5], -r4
   2fff4:	ldr	ip, [pc, #388]	; 30180 <ftello64@plt+0x1c42c>
   2fff8:	push	{r4, r5, r6, r7, r8, lr}
   2fffc:	sub	sp, sp, #8
   30000:	ldr	r5, [ip, #80]	; 0x50
   30004:	cmp	r5, #0
   30008:	movne	r4, #0
   3000c:	bne	300ac <ftello64@plt+0x1c358>
   30010:	adds	r3, r1, #0
   30014:	movne	r3, #1
   30018:	cmp	r0, #0
   3001c:	moveq	r3, #0
   30020:	cmp	r3, #0
   30024:	bne	300b8 <ftello64@plt+0x1c364>
   30028:	mov	r0, r3
   3002c:	mov	r2, #5
   30030:	ldr	r1, [pc, #332]	; 30184 <ftello64@plt+0x1c430>
   30034:	bl	13484 <dcgettext@plt>
   30038:	mov	r7, r0
   3003c:	bl	13814 <strlen@plt>
   30040:	add	r4, r0, #10
   30044:	mov	r0, r4
   30048:	bl	131cc <gcry_xmalloc@plt>
   3004c:	mov	r3, r7
   30050:	ldr	r2, [pc, #304]	; 30188 <ftello64@plt+0x1c434>
   30054:	mov	r1, r4
   30058:	mov	r5, r0
   3005c:	bl	13a30 <gpgrt_snprintf@plt>
   30060:	mov	r0, #0
   30064:	bl	587c8 <ftello64@plt+0x44a74>
   30068:	mov	r1, r5
   3006c:	ldr	r0, [pc, #280]	; 3018c <ftello64@plt+0x1c438>
   30070:	bl	397a8 <ftello64@plt+0x25a54>
   30074:	mov	r4, r0
   30078:	bl	398b8 <ftello64@plt+0x25b64>
   3007c:	bl	5881c <ftello64@plt+0x44ac8>
   30080:	mov	r0, r5
   30084:	bl	13448 <gcry_free@plt>
   30088:	ldrb	r5, [r4]
   3008c:	cmp	r5, #0
   30090:	movne	r6, #0
   30094:	bne	3014c <ftello64@plt+0x1c3f8>
   30098:	mov	r0, r4
   3009c:	bl	13448 <gcry_free@plt>
   300a0:	mov	r0, r5
   300a4:	bl	13448 <gcry_free@plt>
   300a8:	mov	r4, r5
   300ac:	mov	r0, r4
   300b0:	add	sp, sp, #8
   300b4:	pop	{r4, r5, r6, r7, r8, pc}
   300b8:	mov	r2, r5
   300bc:	bl	53fb4 <ftello64@plt+0x40260>
   300c0:	mov	r2, #5
   300c4:	ldr	r1, [pc, #184]	; 30184 <ftello64@plt+0x1c430>
   300c8:	mov	r6, r0
   300cc:	mov	r0, r5
   300d0:	bl	13484 <dcgettext@plt>
   300d4:	mov	r7, r0
   300d8:	bl	13814 <strlen@plt>
   300dc:	cmp	r6, #0
   300e0:	mov	r4, r0
   300e4:	beq	30040 <ftello64@plt+0x1c2ec>
   300e8:	mov	r0, r6
   300ec:	bl	13814 <strlen@plt>
   300f0:	add	r4, r4, #10
   300f4:	add	r4, r4, r0
   300f8:	mov	r0, r4
   300fc:	bl	131cc <gcry_xmalloc@plt>
   30100:	mov	r3, r7
   30104:	ldr	r2, [pc, #132]	; 30190 <ftello64@plt+0x1c43c>
   30108:	mov	r1, r4
   3010c:	str	r6, [sp]
   30110:	mov	r8, r0
   30114:	bl	13a30 <gpgrt_snprintf@plt>
   30118:	mov	r0, r5
   3011c:	bl	587c8 <ftello64@plt+0x44a74>
   30120:	mov	r1, r8
   30124:	ldr	r0, [pc, #96]	; 3018c <ftello64@plt+0x1c438>
   30128:	bl	397a8 <ftello64@plt+0x25a54>
   3012c:	mov	r4, r0
   30130:	bl	398b8 <ftello64@plt+0x25b64>
   30134:	bl	5881c <ftello64@plt+0x44ac8>
   30138:	mov	r0, r8
   3013c:	bl	13448 <gcry_free@plt>
   30140:	ldrb	r5, [r4]
   30144:	cmp	r5, #0
   30148:	beq	30168 <ftello64@plt+0x1c414>
   3014c:	mov	r0, r6
   30150:	bl	13448 <gcry_free@plt>
   30154:	mov	r0, r4
   30158:	bl	493b4 <ftello64@plt+0x35660>
   3015c:	mov	r0, r4
   30160:	add	sp, sp, #8
   30164:	pop	{r4, r5, r6, r7, r8, pc}
   30168:	mov	r0, r4
   3016c:	bl	13448 <gcry_free@plt>
   30170:	mov	r0, r5
   30174:	bl	13448 <gcry_free@plt>
   30178:	mov	r4, r6
   3017c:	b	30154 <ftello64@plt+0x1c400>
   30180:	andeq	r8, r7, r0, asr r2
   30184:	andeq	r0, r6, r4, lsr #5
   30188:			; <UNDEFINED> instruction: 0x000602b8
   3018c:	andeq	r0, r6, r0, asr #5
   30190:	ldrdeq	r0, [r6], -r4
   30194:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30198:	sub	sp, sp, #76	; 0x4c
   3019c:	ldr	r7, [pc, #828]	; 304e0 <ftello64@plt+0x1c78c>
   301a0:	ldr	r6, [sp, #112]	; 0x70
   301a4:	mov	r4, #0
   301a8:	ldr	ip, [r7]
   301ac:	cmn	r0, #1
   301b0:	str	ip, [sp, #68]	; 0x44
   301b4:	str	r4, [r6]
   301b8:	beq	30218 <ftello64@plt+0x1c4c4>
   301bc:	ldr	r1, [pc, #800]	; 304e4 <ftello64@plt+0x1c790>
   301c0:	mov	r5, r0
   301c4:	bl	55f44 <ftello64@plt+0x421f0>
   301c8:	cmp	r0, r4
   301cc:	str	r0, [r6]
   301d0:	beq	30364 <ftello64@plt+0x1c610>
   301d4:	ldr	r3, [pc, #780]	; 304e8 <ftello64@plt+0x1c794>
   301d8:	ldr	r8, [r3]
   301dc:	cmp	r8, #0
   301e0:	bne	302d8 <ftello64@plt+0x1c584>
   301e4:	cmp	r0, #0
   301e8:	beq	301fc <ftello64@plt+0x1c4a8>
   301ec:	mov	r3, #0
   301f0:	mov	r2, #1
   301f4:	mov	r1, #3
   301f8:	bl	56030 <ftello64@plt+0x422dc>
   301fc:	ldr	r2, [sp, #68]	; 0x44
   30200:	ldr	r3, [r7]
   30204:	mov	r0, r8
   30208:	cmp	r2, r3
   3020c:	bne	304dc <ftello64@plt+0x1c788>
   30210:	add	sp, sp, #76	; 0x4c
   30214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30218:	mov	r0, r1
   3021c:	mov	sl, r1
   30220:	mov	fp, r2
   30224:	mov	r9, r3
   30228:	bl	55e80 <ftello64@plt+0x4212c>
   3022c:	ldr	r8, [pc, #692]	; 304e8 <ftello64@plt+0x1c794>
   30230:	cmp	r0, #0
   30234:	beq	30244 <ftello64@plt+0x1c4f0>
   30238:	ldr	r4, [r8, #16]
   3023c:	cmp	r4, #0
   30240:	beq	303d8 <ftello64@plt+0x1c684>
   30244:	ldr	r4, [r8, #40]	; 0x28
   30248:	cmp	r4, #0
   3024c:	beq	30310 <ftello64@plt+0x1c5bc>
   30250:	ldr	r5, [pc, #660]	; 304ec <ftello64@plt+0x1c798>
   30254:	mov	r4, #0
   30258:	b	30280 <ftello64@plt+0x1c52c>
   3025c:	bl	2fff4 <ftello64@plt+0x1c2a0>
   30260:	subs	r5, r0, #0
   30264:	beq	30354 <ftello64@plt+0x1c600>
   30268:	ldrb	r3, [r5]
   3026c:	cmp	r3, #0
   30270:	beq	30354 <ftello64@plt+0x1c600>
   30274:	mov	r0, r4
   30278:	bl	13448 <gcry_free@plt>
   3027c:	mov	r4, r5
   30280:	mov	r0, r5
   30284:	bl	2fe18 <ftello64@plt+0x1c0c4>
   30288:	subs	r1, r0, #0
   3028c:	beq	3025c <ftello64@plt+0x1c508>
   30290:	mov	r0, r5
   30294:	bl	2c4b8 <ftello64@plt+0x18764>
   30298:	cmp	r0, #0
   3029c:	beq	303c0 <ftello64@plt+0x1c66c>
   302a0:	mov	r3, #0
   302a4:	str	r3, [r6]
   302a8:	mov	r0, #1
   302ac:	bl	13b2c <gpg_err_set_errno@plt>
   302b0:	ldr	r9, [r6]
   302b4:	cmp	r9, #0
   302b8:	beq	3043c <ftello64@plt+0x1c6e8>
   302bc:	ldr	r8, [r8]
   302c0:	cmp	r8, #0
   302c4:	bne	3041c <ftello64@plt+0x1c6c8>
   302c8:	mov	r0, r4
   302cc:	bl	13448 <gcry_free@plt>
   302d0:	ldr	r0, [r6]
   302d4:	b	301e4 <ftello64@plt+0x1c490>
   302d8:	mov	r3, r5
   302dc:	ldr	r2, [pc, #524]	; 304f0 <ftello64@plt+0x1c79c>
   302e0:	mov	r1, #64	; 0x40
   302e4:	add	r0, sp, #4
   302e8:	bl	13a30 <gpgrt_snprintf@plt>
   302ec:	mov	r2, #5
   302f0:	ldr	r1, [pc, #508]	; 304f4 <ftello64@plt+0x1c7a0>
   302f4:	mov	r0, r4
   302f8:	bl	13484 <dcgettext@plt>
   302fc:	add	r1, sp, #4
   30300:	bl	4eac0 <ftello64@plt+0x3ad6c>
   30304:	mov	r8, r4
   30308:	ldr	r0, [r6]
   3030c:	b	301e4 <ftello64@plt+0x1c490>
   30310:	ldr	r5, [r8, #16]
   30314:	cmp	r5, #0
   30318:	bne	30280 <ftello64@plt+0x1c52c>
   3031c:	cmp	fp, #1
   30320:	beq	30484 <ftello64@plt+0x1c730>
   30324:	cmp	fp, #2
   30328:	beq	3048c <ftello64@plt+0x1c738>
   3032c:	ldr	r3, [pc, #452]	; 304f8 <ftello64@plt+0x1c7a4>
   30330:	cmp	fp, #3
   30334:	ldr	r1, [pc, #448]	; 304fc <ftello64@plt+0x1c7a8>
   30338:	movne	r1, r3
   3033c:	mov	r0, sl
   30340:	mov	r2, #0
   30344:	bl	49c84 <ftello64@plt+0x35f30>
   30348:	mov	r4, r0
   3034c:	mov	r5, r0
   30350:	b	30280 <ftello64@plt+0x1c52c>
   30354:	mov	r0, r5
   30358:	bl	13448 <gcry_free@plt>
   3035c:	ldr	r8, [pc, #412]	; 30500 <ftello64@plt+0x1c7ac>
   30360:	b	302c8 <ftello64@plt+0x1c574>
   30364:	bl	1385c <gpg_err_code_from_syserror@plt>
   30368:	mov	r3, r5
   3036c:	ldr	r2, [pc, #380]	; 304f0 <ftello64@plt+0x1c79c>
   30370:	mov	r1, #64	; 0x40
   30374:	subs	r4, r0, #0
   30378:	add	r0, sp, #4
   3037c:	uxthne	r4, r4
   30380:	orrne	r4, r4, #33554432	; 0x2000000
   30384:	bl	13a30 <gpgrt_snprintf@plt>
   30388:	mov	r2, #5
   3038c:	ldr	r1, [pc, #368]	; 30504 <ftello64@plt+0x1c7b0>
   30390:	mov	r0, #0
   30394:	bl	13484 <dcgettext@plt>
   30398:	mov	r8, r4
   3039c:	mov	r5, r0
   303a0:	mov	r0, r4
   303a4:	bl	13b50 <gpg_strerror@plt>
   303a8:	add	r1, sp, #4
   303ac:	mov	r2, r0
   303b0:	mov	r0, r5
   303b4:	bl	4eb24 <ftello64@plt+0x3add0>
   303b8:	ldr	r0, [r6]
   303bc:	b	301e4 <ftello64@plt+0x1c490>
   303c0:	mov	r1, r9
   303c4:	mov	r0, r5
   303c8:	bl	55eec <ftello64@plt+0x42198>
   303cc:	mov	r9, r0
   303d0:	str	r0, [r6]
   303d4:	b	302b4 <ftello64@plt+0x1c560>
   303d8:	mov	r1, r4
   303dc:	mov	r0, r4
   303e0:	bl	55eec <ftello64@plt+0x42198>
   303e4:	cmp	r0, #0
   303e8:	str	r0, [r6]
   303ec:	beq	30494 <ftello64@plt+0x1c740>
   303f0:	ldr	r8, [r8]
   303f4:	cmp	r8, #0
   303f8:	beq	301ec <ftello64@plt+0x1c498>
   303fc:	mov	r2, #5
   30400:	ldr	r1, [pc, #256]	; 30508 <ftello64@plt+0x1c7b4>
   30404:	mov	r0, r4
   30408:	bl	13484 <dcgettext@plt>
   3040c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   30410:	mov	r8, r4
   30414:	ldr	r0, [r6]
   30418:	b	301e4 <ftello64@plt+0x1c490>
   3041c:	mov	r2, #5
   30420:	ldr	r1, [pc, #204]	; 304f4 <ftello64@plt+0x1c7a0>
   30424:	mov	r0, #0
   30428:	bl	13484 <dcgettext@plt>
   3042c:	mov	r1, r5
   30430:	bl	4eac0 <ftello64@plt+0x3ad6c>
   30434:	mov	r8, #0
   30438:	b	302c8 <ftello64@plt+0x1c574>
   3043c:	bl	1385c <gpg_err_code_from_syserror@plt>
   30440:	mov	r2, #5
   30444:	ldr	r1, [pc, #192]	; 3050c <ftello64@plt+0x1c7b8>
   30448:	cmp	r0, #0
   3044c:	moveq	r8, r9
   30450:	uxthne	r0, r0
   30454:	orrne	r8, r0, #33554432	; 0x2000000
   30458:	mov	r0, #0
   3045c:	bl	13484 <dcgettext@plt>
   30460:	mov	r9, r0
   30464:	bl	138b0 <__errno_location@plt>
   30468:	ldr	r0, [r0]
   3046c:	bl	136e8 <strerror@plt>
   30470:	mov	r1, r5
   30474:	mov	r2, r0
   30478:	mov	r0, r9
   3047c:	bl	4eb24 <ftello64@plt+0x3add0>
   30480:	b	302c8 <ftello64@plt+0x1c574>
   30484:	ldr	r1, [pc, #132]	; 30510 <ftello64@plt+0x1c7bc>
   30488:	b	3033c <ftello64@plt+0x1c5e8>
   3048c:	ldr	r1, [pc, #128]	; 30514 <ftello64@plt+0x1c7c0>
   30490:	b	3033c <ftello64@plt+0x1c5e8>
   30494:	bl	1385c <gpg_err_code_from_syserror@plt>
   30498:	mov	r2, #5
   3049c:	ldr	r1, [pc, #96]	; 30504 <ftello64@plt+0x1c7b0>
   304a0:	subs	r8, r0, #0
   304a4:	mov	r0, #0
   304a8:	uxthne	r8, r8
   304ac:	orrne	r8, r8, #33554432	; 0x2000000
   304b0:	bl	13484 <dcgettext@plt>
   304b4:	mov	r4, r0
   304b8:	bl	138b0 <__errno_location@plt>
   304bc:	ldr	r0, [r0]
   304c0:	bl	136e8 <strerror@plt>
   304c4:	ldr	r1, [pc, #76]	; 30518 <ftello64@plt+0x1c7c4>
   304c8:	mov	r2, r0
   304cc:	mov	r0, r4
   304d0:	bl	4eb24 <ftello64@plt+0x3add0>
   304d4:	ldr	r0, [r6]
   304d8:	b	301e4 <ftello64@plt+0x1c490>
   304dc:	bl	134b4 <__stack_chk_fail@plt>
   304e0:	andeq	r6, r7, r8, ror #19
   304e4:	andeq	sp, r5, r4, lsr r1
   304e8:	andeq	r8, r7, r0, asr r2
   304ec:	andeq	r0, r6, r4, lsr #4
   304f0:	andeq	r0, r6, r8, ror #5
   304f4:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   304f8:			; <UNDEFINED> instruction: 0x0005d3b8
   304fc:	andeq	r0, r6, r0, ror #5
   30500:	andeq	r8, r0, #35	; 0x23
   30504:	andeq	sp, r5, r0, ror fp
   30508:	andeq	r0, r6, r0, lsl r3
   3050c:	andeq	sp, r5, r8, lsr #22
   30510:	andeq	r0, r6, r0, lsl #5
   30514:	andeq	r0, r6, r8, ror r2
   30518:	andeq	r0, r6, r4, lsl #6
   3051c:	push	{r4, r5, r6, r7, r8, lr}
   30520:	mov	r6, r0
   30524:	bl	55e80 <ftello64@plt+0x4212c>
   30528:	subs	r4, r0, #0
   3052c:	bne	305d0 <ftello64@plt+0x1c87c>
   30530:	mov	r0, r6
   30534:	bl	13814 <strlen@plt>
   30538:	cmp	r0, #4
   3053c:	mov	r5, r0
   30540:	bls	305b4 <ftello64@plt+0x1c860>
   30544:	sub	r7, r0, #4
   30548:	add	r4, r6, r7
   3054c:	mov	r0, r4
   30550:	ldr	r1, [pc, #148]	; 305ec <ftello64@plt+0x1c898>
   30554:	bl	1328c <strcmp@plt>
   30558:	cmp	r0, #0
   3055c:	beq	30580 <ftello64@plt+0x1c82c>
   30560:	cmp	r5, #5
   30564:	beq	305bc <ftello64@plt+0x1c868>
   30568:	sub	r0, r5, #5
   3056c:	add	r0, r6, r0
   30570:	ldr	r1, [pc, #120]	; 305f0 <ftello64@plt+0x1c89c>
   30574:	bl	1328c <strcmp@plt>
   30578:	cmp	r0, #0
   3057c:	bne	305bc <ftello64@plt+0x1c868>
   30580:	mov	r0, r6
   30584:	bl	139d0 <gcry_xstrdup@plt>
   30588:	mov	r1, #4
   3058c:	add	r3, r0, r5
   30590:	mov	r4, r0
   30594:	ldrb	r3, [r3, #-1]
   30598:	cmp	r3, #110	; 0x6e
   3059c:	subeq	r7, r5, #5
   305a0:	mov	r5, #0
   305a4:	strb	r5, [r0, r7]
   305a8:	bl	139e8 <access@plt>
   305ac:	cmp	r0, r5
   305b0:	bne	305dc <ftello64@plt+0x1c888>
   305b4:	mov	r0, r4
   305b8:	pop	{r4, r5, r6, r7, r8, pc}
   305bc:	mov	r0, r4
   305c0:	ldr	r1, [pc, #44]	; 305f4 <ftello64@plt+0x1c8a0>
   305c4:	bl	1328c <strcmp@plt>
   305c8:	cmp	r0, #0
   305cc:	beq	30580 <ftello64@plt+0x1c82c>
   305d0:	mov	r4, #0
   305d4:	mov	r0, r4
   305d8:	pop	{r4, r5, r6, r7, r8, pc}
   305dc:	mov	r0, r4
   305e0:	bl	13448 <gcry_free@plt>
   305e4:	mov	r4, r5
   305e8:	b	305b4 <ftello64@plt+0x1c860>
   305ec:	andeq	r0, r6, r8, ror r2
   305f0:	andeq	r0, r6, r8, lsl #5
   305f4:	andeq	r0, r6, r0, lsl #5
   305f8:	push	{r4, r5, r6, lr}
   305fc:	mov	r6, r1
   30600:	bl	3051c <ftello64@plt+0x1c7c8>
   30604:	subs	r4, r0, #0
   30608:	moveq	r5, r4
   3060c:	beq	30660 <ftello64@plt+0x1c90c>
   30610:	bl	55ec4 <ftello64@plt+0x42170>
   30614:	subs	r5, r0, #0
   30618:	beq	30658 <ftello64@plt+0x1c904>
   3061c:	bl	57788 <ftello64@plt+0x43a34>
   30620:	bl	2c4b0 <ftello64@plt+0x1875c>
   30624:	cmp	r0, #0
   30628:	bne	30668 <ftello64@plt+0x1c914>
   3062c:	mov	r2, #5
   30630:	ldr	r1, [pc, #72]	; 30680 <ftello64@plt+0x1c92c>
   30634:	bl	13484 <dcgettext@plt>
   30638:	mov	r1, r4
   3063c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   30640:	cmp	r6, #0
   30644:	beq	30658 <ftello64@plt+0x1c904>
   30648:	mov	r0, r6
   3064c:	mov	r2, r4
   30650:	mov	r1, r5
   30654:	bl	2c3c4 <ftello64@plt+0x18670>
   30658:	mov	r0, r4
   3065c:	bl	13448 <gcry_free@plt>
   30660:	mov	r0, r5
   30664:	pop	{r4, r5, r6, pc}
   30668:	mov	r0, r5
   3066c:	bl	55bd8 <ftello64@plt+0x41e84>
   30670:	mov	r0, #1
   30674:	bl	13b2c <gpg_err_set_errno@plt>
   30678:	mov	r5, #0
   3067c:	b	30658 <ftello64@plt+0x1c904>
   30680:	andeq	r0, r6, r4, lsr #6
   30684:	push	{r4, r5, r6, r7, r8, lr}
   30688:	mov	r6, r0
   3068c:	ldr	r4, [pc, #212]	; 30768 <ftello64@plt+0x1ca14>
   30690:	bl	50180 <ftello64@plt+0x3c42c>
   30694:	ldr	r2, [r4, #40]	; 0x28
   30698:	ldr	r3, [r4, #520]	; 0x208
   3069c:	orrs	r3, r2, r3
   306a0:	popne	{r4, r5, r6, r7, r8, pc}
   306a4:	ldrb	r3, [r0]
   306a8:	cmp	r3, #126	; 0x7e
   306ac:	beq	306fc <ftello64@plt+0x1c9a8>
   306b0:	mov	r1, r0
   306b4:	mov	r0, r6
   306b8:	bl	4977c <ftello64@plt+0x35a28>
   306bc:	cmp	r0, #0
   306c0:	popne	{r4, r5, r6, r7, r8, pc}
   306c4:	ldr	r1, [pc, #160]	; 3076c <ftello64@plt+0x1ca18>
   306c8:	mov	r0, r6
   306cc:	bl	4f9a0 <ftello64@plt+0x3bc4c>
   306d0:	cmp	r0, #0
   306d4:	bne	30738 <ftello64@plt+0x1c9e4>
   306d8:	ldr	r3, [r4, #4]
   306dc:	cmp	r3, #0
   306e0:	popne	{r4, r5, r6, r7, r8, pc}
   306e4:	ldr	r1, [pc, #132]	; 30770 <ftello64@plt+0x1ca1c>
   306e8:	mov	r2, #5
   306ec:	bl	13484 <dcgettext@plt>
   306f0:	mov	r1, r6
   306f4:	pop	{r4, r5, r6, r7, r8, lr}
   306f8:	b	4eac0 <ftello64@plt+0x3ad6c>
   306fc:	add	r5, r0, #1
   30700:	mov	r0, r6
   30704:	bl	13814 <strlen@plt>
   30708:	mov	r7, r0
   3070c:	mov	r0, r5
   30710:	bl	13814 <strlen@plt>
   30714:	cmp	r7, r0
   30718:	popcc	{r4, r5, r6, r7, r8, pc}
   3071c:	sub	r0, r7, r0
   30720:	add	r0, r6, r0
   30724:	mov	r1, r5
   30728:	bl	1328c <strcmp@plt>
   3072c:	cmp	r0, #0
   30730:	popne	{r4, r5, r6, r7, r8, pc}
   30734:	b	306c4 <ftello64@plt+0x1c970>
   30738:	mov	r2, #5
   3073c:	ldr	r1, [pc, #48]	; 30774 <ftello64@plt+0x1ca20>
   30740:	mov	r0, #0
   30744:	bl	13484 <dcgettext@plt>
   30748:	mov	r4, r0
   3074c:	bl	138b0 <__errno_location@plt>
   30750:	ldr	r0, [r0]
   30754:	bl	136e8 <strerror@plt>
   30758:	mov	r1, r6
   3075c:	mov	r2, r0
   30760:	mov	r0, r4
   30764:	bl	4eba8 <ftello64@plt+0x3ae54>
   30768:	andeq	r8, r7, r0, asr r2
   3076c:	andeq	r0, r6, r4, asr #6
   30770:	andeq	r0, r6, r0, ror r3
   30774:	andeq	r0, r6, ip, asr #6
   30778:	push	{r4, r5, r6, r7, lr}
   3077c:	sub	sp, sp, #116	; 0x74
   30780:	ldr	r5, [pc, #204]	; 30854 <ftello64@plt+0x1cb00>
   30784:	mov	r2, #0
   30788:	ldr	r1, [pc, #200]	; 30858 <ftello64@plt+0x1cb04>
   3078c:	ldr	r3, [r5]
   30790:	str	r3, [sp, #108]	; 0x6c
   30794:	bl	4961c <ftello64@plt+0x358c8>
   30798:	mov	r2, sp
   3079c:	mov	r1, r0
   307a0:	mov	r4, r0
   307a4:	mov	r0, #3
   307a8:	bl	13c70 <__xstat64@plt>
   307ac:	cmp	r0, #0
   307b0:	beq	307c8 <ftello64@plt+0x1ca74>
   307b4:	bl	138b0 <__errno_location@plt>
   307b8:	ldr	r3, [r0]
   307bc:	mov	r6, r0
   307c0:	cmp	r3, #2
   307c4:	beq	307e4 <ftello64@plt+0x1ca90>
   307c8:	ldr	r2, [sp, #108]	; 0x6c
   307cc:	ldr	r3, [r5]
   307d0:	mov	r0, r4
   307d4:	cmp	r2, r3
   307d8:	bne	30850 <ftello64@plt+0x1cafc>
   307dc:	add	sp, sp, #116	; 0x74
   307e0:	pop	{r4, r5, r6, r7, pc}
   307e4:	ldr	r1, [pc, #112]	; 3085c <ftello64@plt+0x1cb08>
   307e8:	mov	r0, r4
   307ec:	bl	4f9a0 <ftello64@plt+0x3bc4c>
   307f0:	cmp	r0, #0
   307f4:	bne	30820 <ftello64@plt+0x1cacc>
   307f8:	ldr	r3, [pc, #96]	; 30860 <ftello64@plt+0x1cb0c>
   307fc:	ldr	r3, [r3, #4]
   30800:	cmp	r3, #0
   30804:	bne	307c8 <ftello64@plt+0x1ca74>
   30808:	mov	r2, #5
   3080c:	ldr	r1, [pc, #80]	; 30864 <ftello64@plt+0x1cb10>
   30810:	bl	13484 <dcgettext@plt>
   30814:	mov	r1, r4
   30818:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3081c:	b	307c8 <ftello64@plt+0x1ca74>
   30820:	mov	r2, #5
   30824:	ldr	r1, [pc, #60]	; 30868 <ftello64@plt+0x1cb14>
   30828:	mov	r0, #0
   3082c:	bl	13484 <dcgettext@plt>
   30830:	mov	r7, r0
   30834:	ldr	r0, [r6]
   30838:	bl	136e8 <strerror@plt>
   3083c:	mov	r1, r4
   30840:	mov	r2, r0
   30844:	mov	r0, r7
   30848:	bl	4eb24 <ftello64@plt+0x3add0>
   3084c:	b	307c8 <ftello64@plt+0x1ca74>
   30850:	bl	134b4 <__stack_chk_fail@plt>
   30854:	andeq	r6, r7, r8, ror #19
   30858:	andeq	r0, r6, r8, lsl #7
   3085c:	andeq	r0, r6, r4, asr #6
   30860:	andeq	r8, r7, r0, asr r2
   30864:	andeq	r0, r6, r0, ror r3
   30868:	andeq	r0, r6, ip, asr #6
   3086c:	sub	r0, r0, #1
   30870:	cmp	r0, #21
   30874:	ldrls	r3, [pc, #8]	; 30884 <ftello64@plt+0x1cb30>
   30878:	ldrls	r0, [r3, r0, lsl #2]
   3087c:	movhi	r0, #63	; 0x3f
   30880:	bx	lr
   30884:	muleq	r6, ip, r3
   30888:	ldr	r3, [pc, #416]	; 30a30 <ftello64@plt+0x1ccdc>
   3088c:	push	{r4, r5, r6, r7, lr}
   30890:	mov	r4, r0
   30894:	ldr	r3, [r3, #464]	; 0x1d0
   30898:	sub	sp, sp, #12
   3089c:	cmp	r3, #0
   308a0:	mov	r5, r1
   308a4:	mov	r6, r2
   308a8:	ldrb	r0, [r0, #31]
   308ac:	bne	30958 <ftello64@plt+0x1cc04>
   308b0:	sub	r1, r0, #1
   308b4:	cmp	r1, #21
   308b8:	ldrls	pc, [pc, r1, lsl #2]
   308bc:	b	309e4 <ftello64@plt+0x1cc90>
   308c0:	ldrdeq	r0, [r3], -r4
   308c4:	ldrdeq	r0, [r3], -r4
   308c8:	ldrdeq	r0, [r3], -r4
   308cc:	andeq	r0, r3, r4, ror #19
   308d0:	andeq	r0, r3, r4, ror #19
   308d4:	andeq	r0, r3, r4, ror #19
   308d8:	andeq	r0, r3, r4, ror #19
   308dc:	andeq	r0, r3, r4, ror #19
   308e0:	andeq	r0, r3, r4, ror #19
   308e4:	andeq	r0, r3, r4, ror #19
   308e8:	andeq	r0, r3, r4, ror #19
   308ec:	andeq	r0, r3, r4, ror #19
   308f0:	andeq	r0, r3, r4, ror #19
   308f4:	andeq	r0, r3, r4, ror #19
   308f8:	andeq	r0, r3, r4, ror #19
   308fc:	ldrdeq	r0, [r3], -ip
   30900:	muleq	r3, ip, r9
   30904:	andeq	r0, r3, r8, lsl r9
   30908:	andeq	r0, r3, r8, lsl r9
   3090c:	andeq	r0, r3, ip, asr #19
   30910:	andeq	r0, r3, r4, ror #19
   30914:	andeq	r0, r3, r8, lsl r9
   30918:	ldr	r0, [r4, #104]	; 0x68
   3091c:	bl	597ec <ftello64@plt+0x45a98>
   30920:	mov	r1, #0
   30924:	mov	r4, r0
   30928:	bl	59c7c <ftello64@plt+0x45f28>
   3092c:	mov	r1, r6
   30930:	subs	r3, r0, #0
   30934:	beq	30a04 <ftello64@plt+0x1ccb0>
   30938:	ldr	r2, [pc, #244]	; 30a34 <ftello64@plt+0x1cce0>
   3093c:	mov	r0, r5
   30940:	bl	13a30 <gpgrt_snprintf@plt>
   30944:	mov	r0, r4
   30948:	bl	13448 <gcry_free@plt>
   3094c:	mov	r0, r5
   30950:	add	sp, sp, #12
   30954:	pop	{r4, r5, r6, r7, pc}
   30958:	add	r1, r4, #104	; 0x68
   3095c:	bl	2dea8 <ftello64@plt+0x1a154>
   30960:	ldrb	r2, [r4, #31]
   30964:	sub	r2, r2, #1
   30968:	cmp	r2, #21
   3096c:	movhi	r2, #63	; 0x3f
   30970:	ldrls	r1, [pc, #192]	; 30a38 <ftello64@plt+0x1cce4>
   30974:	ldrls	r2, [r1, r2, lsl #2]
   30978:	mov	r3, r0
   3097c:	str	r2, [sp]
   30980:	mov	r1, r6
   30984:	ldr	r2, [pc, #176]	; 30a3c <ftello64@plt+0x1cce8>
   30988:	mov	r0, r5
   3098c:	bl	13a30 <gpgrt_snprintf@plt>
   30990:	mov	r0, r5
   30994:	add	sp, sp, #12
   30998:	pop	{r4, r5, r6, r7, pc}
   3099c:	ldr	r7, [pc, #156]	; 30a40 <ftello64@plt+0x1ccec>
   309a0:	add	r1, r4, #104	; 0x68
   309a4:	bl	2dea8 <ftello64@plt+0x1a154>
   309a8:	mov	r3, r7
   309ac:	mov	r1, r6
   309b0:	ldr	r2, [pc, #140]	; 30a44 <ftello64@plt+0x1ccf0>
   309b4:	str	r0, [sp]
   309b8:	mov	r0, r5
   309bc:	bl	13a30 <gpgrt_snprintf@plt>
   309c0:	mov	r0, r5
   309c4:	add	sp, sp, #12
   309c8:	pop	{r4, r5, r6, r7, pc}
   309cc:	ldr	r7, [pc, #116]	; 30a48 <ftello64@plt+0x1ccf4>
   309d0:	b	309a0 <ftello64@plt+0x1cc4c>
   309d4:	ldr	r7, [pc, #112]	; 30a4c <ftello64@plt+0x1ccf8>
   309d8:	b	309a0 <ftello64@plt+0x1cc4c>
   309dc:	ldr	r7, [pc, #108]	; 30a50 <ftello64@plt+0x1ccfc>
   309e0:	b	309a0 <ftello64@plt+0x1cc4c>
   309e4:	mov	r3, r0
   309e8:	mov	r1, r2
   309ec:	mov	r0, r5
   309f0:	ldr	r2, [pc, #92]	; 30a54 <ftello64@plt+0x1cd00>
   309f4:	bl	13a30 <gpgrt_snprintf@plt>
   309f8:	mov	r0, r5
   309fc:	add	sp, sp, #12
   30a00:	pop	{r4, r5, r6, r7, pc}
   30a04:	cmp	r4, #0
   30a08:	beq	30a20 <ftello64@plt+0x1cccc>
   30a0c:	mov	r3, r4
   30a10:	ldr	r2, [pc, #64]	; 30a58 <ftello64@plt+0x1cd04>
   30a14:	mov	r0, r5
   30a18:	bl	13a30 <gpgrt_snprintf@plt>
   30a1c:	b	30944 <ftello64@plt+0x1cbf0>
   30a20:	ldr	r2, [pc, #52]	; 30a5c <ftello64@plt+0x1cd08>
   30a24:	mov	r0, r5
   30a28:	bl	13a30 <gpgrt_snprintf@plt>
   30a2c:	b	30944 <ftello64@plt+0x1cbf0>
   30a30:	andeq	r8, r7, r0, asr r2
   30a34:	andeq	sp, r5, r4, lsr #22
   30a38:	muleq	r6, ip, r3
   30a3c:	andeq	r0, r6, ip, asr #9
   30a40:	andeq	r0, r6, r4, asr #9
   30a44:	ldrdeq	r0, [r6], -r4
   30a48:	andeq	r0, r6, r0, asr #9
   30a4c:	andeq	r0, r6, r8, asr #9
   30a50:			; <UNDEFINED> instruction: 0x000604bc
   30a54:	andeq	r0, r6, ip, ror #9
   30a58:	ldrdeq	r0, [r6], -ip
   30a5c:	andeq	r0, r6, r4, ror #9
   30a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30a64:	sub	sp, sp, #68	; 0x44
   30a68:	ldr	sl, [pc, #1092]	; 30eb4 <ftello64@plt+0x1d160>
   30a6c:	mov	r8, r0
   30a70:	ldrb	r0, [r1, #31]
   30a74:	ldr	r3, [sl]
   30a78:	mov	r9, r1
   30a7c:	str	r3, [sp, #60]	; 0x3c
   30a80:	bl	2de28 <ftello64@plt+0x1a0d4>
   30a84:	subs	r6, r0, #0
   30a88:	bne	30ab4 <ftello64@plt+0x1cd60>
   30a8c:	ldr	r0, [r9, #104]	; 0x68
   30a90:	cmp	r0, #0
   30a94:	beq	30aa8 <ftello64@plt+0x1cd54>
   30a98:	mov	r1, #2
   30a9c:	bl	133d0 <gcry_mpi_get_flag@plt>
   30aa0:	cmp	r0, #0
   30aa4:	bne	30e5c <ftello64@plt+0x1d108>
   30aa8:	mov	r7, #6
   30aac:	mov	r4, #0
   30ab0:	b	30b6c <ftello64@plt+0x1ce18>
   30ab4:	addgt	r5, r9, #104	; 0x68
   30ab8:	movgt	r4, #0
   30abc:	movgt	r7, #6
   30ac0:	bgt	30b38 <ftello64@plt+0x1cde4>
   30ac4:	b	30aa8 <ftello64@plt+0x1cd54>
   30ac8:	mov	r1, #2
   30acc:	bl	133d0 <gcry_mpi_get_flag@plt>
   30ad0:	subs	r2, r0, #0
   30ad4:	beq	30cc4 <ftello64@plt+0x1cf70>
   30ad8:	add	r1, sp, #12
   30adc:	ldr	r0, [r5, #-4]
   30ae0:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   30ae4:	mov	fp, r0
   30ae8:	ldr	r0, [sp, #12]
   30aec:	add	r0, r0, #7
   30af0:	lsr	r0, r0, #3
   30af4:	bl	131cc <gcry_xmalloc@plt>
   30af8:	add	r3, sp, #40	; 0x28
   30afc:	cmp	fp, #0
   30b00:	str	r0, [r3, r4, lsl #2]
   30b04:	ldr	r3, [sp, #12]
   30b08:	beq	30d2c <ftello64@plt+0x1cfd8>
   30b0c:	mov	r1, fp
   30b10:	add	fp, r3, #7
   30b14:	lsr	fp, fp, #3
   30b18:	mov	r2, fp
   30b1c:	bl	133e8 <memcpy@plt>
   30b20:	add	r3, sp, #20
   30b24:	add	r7, r7, fp
   30b28:	str	fp, [r3, r4, lsl #2]
   30b2c:	add	r4, r4, #1
   30b30:	cmp	r6, r4
   30b34:	beq	30b60 <ftello64@plt+0x1ce0c>
   30b38:	ldr	r0, [r5], #4
   30b3c:	cmp	r0, #0
   30b40:	bne	30ac8 <ftello64@plt+0x1cd74>
   30b44:	add	r2, sp, #40	; 0x28
   30b48:	add	r3, sp, #20
   30b4c:	str	r0, [r2, r4, lsl #2]
   30b50:	str	r0, [r3, r4, lsl #2]
   30b54:	add	r4, r4, #1
   30b58:	cmp	r6, r4
   30b5c:	bne	30b38 <ftello64@plt+0x1cde4>
   30b60:	lsr	r4, r7, #8
   30b64:	uxtb	r7, r7
   30b68:	uxtb	r4, r4
   30b6c:	ldrd	r2, [r8, #4]
   30b70:	cmp	r2, r3
   30b74:	beq	30e44 <ftello64@plt+0x1d0f0>
   30b78:	add	r1, r2, #1
   30b7c:	add	r2, r8, r2
   30b80:	mvn	r0, #102	; 0x66
   30b84:	cmp	r1, r3
   30b88:	str	r1, [r8, #4]
   30b8c:	strb	r0, [r2, #12]
   30b90:	beq	30e2c <ftello64@plt+0x1d0d8>
   30b94:	add	r2, r1, #1
   30b98:	add	r1, r8, r1
   30b9c:	cmp	r2, r3
   30ba0:	str	r2, [r8, #4]
   30ba4:	strb	r4, [r1, #12]
   30ba8:	beq	30e14 <ftello64@plt+0x1d0c0>
   30bac:	add	r1, r2, #1
   30bb0:	add	r2, r8, r2
   30bb4:	cmp	r1, r3
   30bb8:	str	r1, [r8, #4]
   30bbc:	strb	r7, [r2, #12]
   30bc0:	beq	30dc8 <ftello64@plt+0x1d074>
   30bc4:	add	r2, r1, #1
   30bc8:	str	r2, [r8, #4]
   30bcc:	ldrb	r0, [r9, #29]
   30bd0:	add	r1, r8, r1
   30bd4:	cmp	r2, r3
   30bd8:	strb	r0, [r1, #12]
   30bdc:	beq	30db0 <ftello64@plt+0x1d05c>
   30be0:	ldr	r0, [r9]
   30be4:	add	r1, r2, #1
   30be8:	add	r2, r8, r2
   30bec:	lsr	ip, r0, #24
   30bf0:	cmp	r1, r3
   30bf4:	str	r1, [r8, #4]
   30bf8:	strb	ip, [r2, #12]
   30bfc:	beq	30d94 <ftello64@plt+0x1d040>
   30c00:	add	r2, r1, #1
   30c04:	add	r1, r8, r1
   30c08:	lsr	ip, r0, #16
   30c0c:	cmp	r2, r3
   30c10:	str	r2, [r8, #4]
   30c14:	strb	ip, [r1, #12]
   30c18:	beq	30d78 <ftello64@plt+0x1d024>
   30c1c:	add	r1, r2, #1
   30c20:	add	r2, r8, r2
   30c24:	lsr	ip, r0, #8
   30c28:	cmp	r1, r3
   30c2c:	str	r1, [r8, #4]
   30c30:	strb	ip, [r2, #12]
   30c34:	beq	30df8 <ftello64@plt+0x1d0a4>
   30c38:	add	r2, r1, #1
   30c3c:	add	r1, r8, r1
   30c40:	cmp	r2, r3
   30c44:	str	r2, [r8, #4]
   30c48:	strb	r0, [r1, #12]
   30c4c:	beq	30de0 <ftello64@plt+0x1d08c>
   30c50:	add	r3, r2, #1
   30c54:	str	r3, [r8, #4]
   30c58:	ldrb	r3, [r9, #31]
   30c5c:	add	r2, r8, r2
   30c60:	cmp	r6, #0
   30c64:	strb	r3, [r2, #12]
   30c68:	beq	30d40 <ftello64@plt+0x1cfec>
   30c6c:	addgt	r5, sp, #40	; 0x28
   30c70:	addgt	r6, r5, r6, lsl #2
   30c74:	addgt	r7, sp, #20
   30c78:	ble	30cac <ftello64@plt+0x1cf58>
   30c7c:	ldr	r4, [r5], #4
   30c80:	cmp	r4, #0
   30c84:	beq	30c98 <ftello64@plt+0x1cf44>
   30c88:	ldr	r2, [r7]
   30c8c:	mov	r1, r4
   30c90:	mov	r0, r8
   30c94:	bl	13430 <gcry_md_write@plt>
   30c98:	mov	r0, r4
   30c9c:	bl	13448 <gcry_free@plt>
   30ca0:	cmp	r6, r5
   30ca4:	add	r7, r7, #4
   30ca8:	bne	30c7c <ftello64@plt+0x1cf28>
   30cac:	ldr	r2, [sp, #60]	; 0x3c
   30cb0:	ldr	r3, [sl]
   30cb4:	cmp	r2, r3
   30cb8:	bne	30eb0 <ftello64@plt+0x1d15c>
   30cbc:	add	sp, sp, #68	; 0x44
   30cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30cc4:	ldr	r1, [r5, #-4]
   30cc8:	add	r3, sp, #16
   30ccc:	str	r1, [sp]
   30cd0:	mov	r0, #2
   30cd4:	mov	r1, r2
   30cd8:	bl	133b8 <gcry_mpi_print@plt>
   30cdc:	cmp	r0, #0
   30ce0:	bne	30ea0 <ftello64@plt+0x1d14c>
   30ce4:	ldr	r0, [sp, #16]
   30ce8:	bl	131cc <gcry_xmalloc@plt>
   30cec:	ldr	r3, [r5, #-4]
   30cf0:	add	ip, sp, #40	; 0x28
   30cf4:	str	r3, [sp]
   30cf8:	ldr	r2, [sp, #16]
   30cfc:	add	r3, sp, #16
   30d00:	mov	r1, r0
   30d04:	str	r0, [ip, r4, lsl #2]
   30d08:	mov	r0, #2
   30d0c:	bl	133b8 <gcry_mpi_print@plt>
   30d10:	cmp	r0, #0
   30d14:	bne	30e90 <ftello64@plt+0x1d13c>
   30d18:	ldr	r3, [sp, #16]
   30d1c:	add	r2, sp, #20
   30d20:	add	r7, r7, r3
   30d24:	str	r3, [r2, r4, lsl #2]
   30d28:	b	30b2c <ftello64@plt+0x1cdd8>
   30d2c:	add	r2, sp, #40	; 0x28
   30d30:	str	fp, [r2, r4, lsl #2]
   30d34:	add	fp, r3, #7
   30d38:	lsr	fp, fp, #3
   30d3c:	b	30b20 <ftello64@plt+0x1cdcc>
   30d40:	ldr	r0, [r9, #104]	; 0x68
   30d44:	cmp	r0, #0
   30d48:	beq	30cac <ftello64@plt+0x1cf58>
   30d4c:	mov	r1, #2
   30d50:	bl	133d0 <gcry_mpi_get_flag@plt>
   30d54:	cmp	r0, #0
   30d58:	beq	30cac <ftello64@plt+0x1cf58>
   30d5c:	ldr	r1, [sp, #40]	; 0x28
   30d60:	cmp	r1, #0
   30d64:	beq	30cac <ftello64@plt+0x1cf58>
   30d68:	mov	r0, r8
   30d6c:	ldr	r2, [sp, #20]
   30d70:	bl	13430 <gcry_md_write@plt>
   30d74:	b	30cac <ftello64@plt+0x1cf58>
   30d78:	mov	r2, #0
   30d7c:	mov	r1, r2
   30d80:	mov	r0, r8
   30d84:	bl	13430 <gcry_md_write@plt>
   30d88:	ldr	r0, [r9]
   30d8c:	ldrd	r2, [r8, #4]
   30d90:	b	30c1c <ftello64@plt+0x1cec8>
   30d94:	mov	r2, #0
   30d98:	mov	r1, r2
   30d9c:	mov	r0, r8
   30da0:	bl	13430 <gcry_md_write@plt>
   30da4:	ldr	r0, [r9]
   30da8:	ldmib	r8, {r1, r3}
   30dac:	b	30c00 <ftello64@plt+0x1ceac>
   30db0:	mov	r2, #0
   30db4:	mov	r1, r2
   30db8:	mov	r0, r8
   30dbc:	bl	13430 <gcry_md_write@plt>
   30dc0:	ldrd	r2, [r8, #4]
   30dc4:	b	30be0 <ftello64@plt+0x1ce8c>
   30dc8:	mov	r2, #0
   30dcc:	mov	r1, r2
   30dd0:	mov	r0, r8
   30dd4:	bl	13430 <gcry_md_write@plt>
   30dd8:	ldmib	r8, {r1, r3}
   30ddc:	b	30bc4 <ftello64@plt+0x1ce70>
   30de0:	mov	r2, #0
   30de4:	mov	r1, r2
   30de8:	mov	r0, r8
   30dec:	bl	13430 <gcry_md_write@plt>
   30df0:	ldr	r2, [r8, #4]
   30df4:	b	30c50 <ftello64@plt+0x1cefc>
   30df8:	mov	r2, #0
   30dfc:	mov	r1, r2
   30e00:	mov	r0, r8
   30e04:	bl	13430 <gcry_md_write@plt>
   30e08:	ldr	r0, [r9]
   30e0c:	ldmib	r8, {r1, r3}
   30e10:	b	30c38 <ftello64@plt+0x1cee4>
   30e14:	mov	r2, #0
   30e18:	mov	r1, r2
   30e1c:	mov	r0, r8
   30e20:	bl	13430 <gcry_md_write@plt>
   30e24:	ldrd	r2, [r8, #4]
   30e28:	b	30bac <ftello64@plt+0x1ce58>
   30e2c:	mov	r2, #0
   30e30:	mov	r1, r2
   30e34:	mov	r0, r8
   30e38:	bl	13430 <gcry_md_write@plt>
   30e3c:	ldmib	r8, {r1, r3}
   30e40:	b	30b94 <ftello64@plt+0x1ce40>
   30e44:	mov	r2, #0
   30e48:	mov	r1, r2
   30e4c:	mov	r0, r8
   30e50:	bl	13430 <gcry_md_write@plt>
   30e54:	ldrd	r2, [r8, #4]
   30e58:	b	30b78 <ftello64@plt+0x1ce24>
   30e5c:	add	r1, sp, #12
   30e60:	ldr	r0, [r9, #104]	; 0x68
   30e64:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   30e68:	ldr	r3, [sp, #12]
   30e6c:	add	r3, r3, #7
   30e70:	lsr	r3, r3, #3
   30e74:	add	r7, r3, #6
   30e78:	str	r3, [sp, #20]
   30e7c:	lsr	r4, r7, #8
   30e80:	uxtb	r7, r7
   30e84:	uxtb	r4, r4
   30e88:	str	r0, [sp, #40]	; 0x28
   30e8c:	b	30b6c <ftello64@plt+0x1ce18>
   30e90:	ldr	r2, [pc, #32]	; 30eb8 <ftello64@plt+0x1d164>
   30e94:	mov	r1, #197	; 0xc5
   30e98:	ldr	r0, [pc, #28]	; 30ebc <ftello64@plt+0x1d168>
   30e9c:	bl	4ee84 <ftello64@plt+0x3b130>
   30ea0:	ldr	r2, [pc, #16]	; 30eb8 <ftello64@plt+0x1d164>
   30ea4:	mov	r1, #193	; 0xc1
   30ea8:	ldr	r0, [pc, #12]	; 30ebc <ftello64@plt+0x1d168>
   30eac:	bl	4ee84 <ftello64@plt+0x3b130>
   30eb0:	bl	134b4 <__stack_chk_fail@plt>
   30eb4:	andeq	r6, r7, r8, ror #19
   30eb8:	strdeq	r0, [r6], -r4
   30ebc:	strdeq	r0, [r6], -r8
   30ec0:	push	{r4, r5, r6, lr}
   30ec4:	sub	sp, sp, #8
   30ec8:	ldr	r4, [pc, #112]	; 30f40 <ftello64@plt+0x1d1ec>
   30ecc:	mov	r6, r0
   30ed0:	mov	r2, #0
   30ed4:	ldr	r3, [r4]
   30ed8:	mov	r1, #2
   30edc:	mov	r0, sp
   30ee0:	str	r3, [sp, #4]
   30ee4:	bl	1340c <gcry_md_open@plt>
   30ee8:	subs	r5, r0, #0
   30eec:	bne	30f2c <ftello64@plt+0x1d1d8>
   30ef0:	mov	r1, r6
   30ef4:	ldr	r0, [sp]
   30ef8:	bl	30a60 <ftello64@plt+0x1cd0c>
   30efc:	mov	r3, r5
   30f00:	mov	r2, r5
   30f04:	mov	r1, #5
   30f08:	ldr	r0, [sp]
   30f0c:	bl	13acc <gcry_md_ctl@plt>
   30f10:	ldr	r2, [sp, #4]
   30f14:	ldr	r3, [r4]
   30f18:	ldr	r0, [sp]
   30f1c:	cmp	r2, r3
   30f20:	bne	30f3c <ftello64@plt+0x1d1e8>
   30f24:	add	sp, sp, #8
   30f28:	pop	{r4, r5, r6, pc}
   30f2c:	ldr	r2, [pc, #16]	; 30f44 <ftello64@plt+0x1d1f0>
   30f30:	mov	r1, #241	; 0xf1
   30f34:	ldr	r0, [pc, #12]	; 30f48 <ftello64@plt+0x1d1f4>
   30f38:	bl	4ee84 <ftello64@plt+0x3b130>
   30f3c:	bl	134b4 <__stack_chk_fail@plt>
   30f40:	andeq	r6, r7, r8, ror #19
   30f44:	andeq	r0, r6, r4, lsl #8
   30f48:	strdeq	r0, [r6], -r8
   30f4c:	push	{r4, r5, r6, r7, r8, lr}
   30f50:	sub	sp, sp, #16
   30f54:	ldr	r6, [pc, #204]	; 31028 <ftello64@plt+0x1d2d4>
   30f58:	mov	r2, #0
   30f5c:	str	r0, [sp]
   30f60:	ldr	ip, [r6]
   30f64:	mov	r7, r0
   30f68:	mov	r4, r1
   30f6c:	add	r3, sp, #8
   30f70:	mov	r1, r2
   30f74:	mov	r0, #5
   30f78:	str	ip, [sp, #12]
   30f7c:	bl	133b8 <gcry_mpi_print@plt>
   30f80:	subs	r8, r0, #0
   30f84:	bne	31004 <ftello64@plt+0x1d2b0>
   30f88:	ldr	r0, [sp, #8]
   30f8c:	bl	131cc <gcry_xmalloc@plt>
   30f90:	str	r7, [sp]
   30f94:	mov	r3, r8
   30f98:	ldr	r2, [sp, #8]
   30f9c:	mov	r1, r0
   30fa0:	mov	r5, r0
   30fa4:	mov	r0, #5
   30fa8:	bl	133b8 <gcry_mpi_print@plt>
   30fac:	cmp	r0, #0
   30fb0:	bne	31018 <ftello64@plt+0x1d2c4>
   30fb4:	ldr	r3, [sp, #8]
   30fb8:	cmp	r3, #7
   30fbc:	subhi	r3, r3, #8
   30fc0:	addhi	r3, r5, r3
   30fc4:	strls	r0, [r4, #4]
   30fc8:	ldrhi	r2, [r3]
   30fcc:	ldrhi	r3, [r3, #4]
   30fd0:	revhi	r2, r2
   30fd4:	revhi	r3, r3
   30fd8:	strls	r0, [r4]
   30fdc:	strdhi	r2, [r4]
   30fe0:	mov	r0, r5
   30fe4:	bl	13448 <gcry_free@plt>
   30fe8:	ldr	r2, [sp, #12]
   30fec:	ldr	r3, [r6]
   30ff0:	ldr	r0, [r4, #4]
   30ff4:	cmp	r2, r3
   30ff8:	bne	31014 <ftello64@plt+0x1d2c0>
   30ffc:	add	sp, sp, #16
   31000:	pop	{r4, r5, r6, r7, r8, pc}
   31004:	ldr	r2, [pc, #32]	; 3102c <ftello64@plt+0x1d2d8>
   31008:	ldr	r1, [pc, #32]	; 31030 <ftello64@plt+0x1d2dc>
   3100c:	ldr	r0, [pc, #32]	; 31034 <ftello64@plt+0x1d2e0>
   31010:	bl	4ee84 <ftello64@plt+0x3b130>
   31014:	bl	134b4 <__stack_chk_fail@plt>
   31018:	ldr	r2, [pc, #12]	; 3102c <ftello64@plt+0x1d2d8>
   3101c:	ldr	r1, [pc, #20]	; 31038 <ftello64@plt+0x1d2e4>
   31020:	ldr	r0, [pc, #12]	; 31034 <ftello64@plt+0x1d2e0>
   31024:	bl	4ee84 <ftello64@plt+0x3b130>
   31028:	andeq	r6, r7, r8, ror #19
   3102c:	andeq	r0, r6, r8, lsl r4
   31030:	andeq	r0, r0, r2, lsl #2
   31034:	strdeq	r0, [r6], -r8
   31038:	andeq	r0, r0, r6, lsl #2
   3103c:	add	r0, r0, #40	; 0x28
   31040:	bx	lr
   31044:	ldr	r2, [r1]
   31048:	str	r2, [r0]
   3104c:	ldr	r2, [r1, #4]
   31050:	str	r2, [r0, #4]
   31054:	bx	lr
   31058:	push	{r4, r5, lr}
   3105c:	subs	r4, r2, #0
   31060:	ldr	r5, [pc, #280]	; 31180 <ftello64@plt+0x1d42c>
   31064:	sub	sp, sp, #36	; 0x24
   31068:	moveq	r2, #19
   3106c:	ldr	ip, [r5]
   31070:	addeq	r4, sp, #8
   31074:	movne	r2, r3
   31078:	cmp	r1, #0
   3107c:	str	ip, [sp, #28]
   31080:	bne	310c8 <ftello64@plt+0x1d374>
   31084:	ldr	r3, [pc, #248]	; 31184 <ftello64@plt+0x1d430>
   31088:	ldr	r1, [r3, #280]	; 0x118
   3108c:	cmp	r1, #0
   31090:	bne	310c8 <ftello64@plt+0x1d374>
   31094:	cmp	r2, #0
   31098:	movne	r3, #0
   3109c:	strbne	r3, [r4]
   310a0:	add	r3, sp, #8
   310a4:	cmp	r4, r3
   310a8:	beq	3115c <ftello64@plt+0x1d408>
   310ac:	ldr	r2, [sp, #28]
   310b0:	ldr	r3, [r5]
   310b4:	mov	r0, r4
   310b8:	cmp	r2, r3
   310bc:	bne	3116c <ftello64@plt+0x1d418>
   310c0:	add	sp, sp, #36	; 0x24
   310c4:	pop	{r4, r5, pc}
   310c8:	sub	r3, r1, #1
   310cc:	cmp	r3, #4
   310d0:	ldrls	pc, [pc, r3, lsl #2]
   310d4:	b	31170 <ftello64@plt+0x1d41c>
   310d8:	muleq	r3, r4, r0
   310dc:	andeq	r1, r3, r4, asr #2
   310e0:	andeq	r1, r3, r4, lsr #2
   310e4:	andeq	r1, r3, ip, lsl #2
   310e8:	andeq	r1, r3, ip, ror #1
   310ec:	ldr	r3, [r0, #4]
   310f0:	mov	r1, r2
   310f4:	str	r3, [sp]
   310f8:	ldr	r2, [pc, #136]	; 31188 <ftello64@plt+0x1d434>
   310fc:	ldr	r3, [r0]
   31100:	mov	r0, r4
   31104:	bl	13a30 <gpgrt_snprintf@plt>
   31108:	b	310a0 <ftello64@plt+0x1d34c>
   3110c:	ldr	r3, [r0, #4]
   31110:	mov	r1, r2
   31114:	mov	r0, r4
   31118:	ldr	r2, [pc, #108]	; 3118c <ftello64@plt+0x1d438>
   3111c:	bl	13a30 <gpgrt_snprintf@plt>
   31120:	b	310a0 <ftello64@plt+0x1d34c>
   31124:	ldr	r3, [r0, #4]
   31128:	mov	r1, r2
   3112c:	str	r3, [sp]
   31130:	ldr	r2, [pc, #88]	; 31190 <ftello64@plt+0x1d43c>
   31134:	ldr	r3, [r0]
   31138:	mov	r0, r4
   3113c:	bl	13a30 <gpgrt_snprintf@plt>
   31140:	b	310a0 <ftello64@plt+0x1d34c>
   31144:	ldr	r3, [r0, #4]
   31148:	mov	r1, r2
   3114c:	mov	r0, r4
   31150:	ldr	r2, [pc, #60]	; 31194 <ftello64@plt+0x1d440>
   31154:	bl	13a30 <gpgrt_snprintf@plt>
   31158:	b	310a0 <ftello64@plt+0x1d34c>
   3115c:	mov	r0, r4
   31160:	bl	139d0 <gcry_xstrdup@plt>
   31164:	mov	r4, r0
   31168:	b	310ac <ftello64@plt+0x1d358>
   3116c:	bl	134b4 <__stack_chk_fail@plt>
   31170:	ldr	r2, [pc, #32]	; 31198 <ftello64@plt+0x1d444>
   31174:	ldr	r1, [pc, #32]	; 3119c <ftello64@plt+0x1d448>
   31178:	ldr	r0, [pc, #32]	; 311a0 <ftello64@plt+0x1d44c>
   3117c:	bl	4ee84 <ftello64@plt+0x3b130>
   31180:	andeq	r6, r7, r8, ror #19
   31184:	andeq	r8, r7, r0, asr r2
   31188:	andeq	r0, r6, r4, lsl r5
   3118c:	andeq	r0, r6, ip, lsl #10
   31190:			; <UNDEFINED> instruction: 0x0005e8b4
   31194:	andeq	pc, r5, r4, ror #27
   31198:	andeq	r0, r6, r4, lsr #8
   3119c:	andeq	r0, r0, sl, ror #2
   311a0:	strdeq	r0, [r6], -r8
   311a4:	ldr	r3, [pc, #56]	; 311e4 <ftello64@plt+0x1d490>
   311a8:	ldr	r0, [r3, #280]	; 0x118
   311ac:	cmp	r0, #0
   311b0:	bxeq	lr
   311b4:	sub	r0, r0, #1
   311b8:	cmp	r0, #4
   311bc:	bhi	311d0 <ftello64@plt+0x1d47c>
   311c0:	ldr	r3, [pc, #32]	; 311e8 <ftello64@plt+0x1d494>
   311c4:	add	r0, r3, r0, lsl #2
   311c8:	ldr	r0, [r0, #152]	; 0x98
   311cc:	bx	lr
   311d0:	push	{r4, lr}
   311d4:	ldr	r2, [pc, #16]	; 311ec <ftello64@plt+0x1d498>
   311d8:	ldr	r1, [pc, #16]	; 311f0 <ftello64@plt+0x1d49c>
   311dc:	ldr	r0, [pc, #16]	; 311f4 <ftello64@plt+0x1d4a0>
   311e0:	bl	4ee84 <ftello64@plt+0x3b130>
   311e4:	andeq	r8, r7, r0, asr r2
   311e8:	muleq	r6, ip, r3
   311ec:	andeq	r0, r6, r8, asr #8
   311f0:	andeq	r0, r0, fp, lsl #3
   311f4:	strdeq	r0, [r6], -r8
   311f8:	ldr	r1, [pc, #20]	; 31214 <ftello64@plt+0x1d4c0>
   311fc:	mov	r3, #19
   31200:	ldr	r2, [pc, #16]	; 31218 <ftello64@plt+0x1d4c4>
   31204:	ldr	r1, [r1, #280]	; 0x118
   31208:	cmp	r1, #1
   3120c:	movls	r1, #3
   31210:	b	31058 <ftello64@plt+0x1d304>
   31214:	andeq	r8, r7, r0, asr r2
   31218:	andeq	r7, r7, r8, asr sp
   3121c:	ldr	r3, [pc, #96]	; 31284 <ftello64@plt+0x1d530>
   31220:	push	{r4, r5, r6, lr}
   31224:	mov	r6, r1
   31228:	ldr	r4, [r3, #280]	; 0x118
   3122c:	ldr	r5, [pc, #84]	; 31288 <ftello64@plt+0x1d534>
   31230:	cmp	r4, #1
   31234:	moveq	r4, #3
   31238:	mov	r2, r5
   3123c:	mov	r1, r4
   31240:	mov	r3, #19
   31244:	bl	31058 <ftello64@plt+0x1d304>
   31248:	cmp	r6, #0
   3124c:	beq	3127c <ftello64@plt+0x1d528>
   31250:	mov	r0, r5
   31254:	bl	13814 <strlen@plt>
   31258:	mov	ip, #47	; 0x2f
   3125c:	mov	r1, r4
   31260:	mov	r3, r0
   31264:	add	r2, r5, r0
   31268:	strb	ip, [r5, r3]
   3126c:	mov	r0, r6
   31270:	add	r2, r2, #1
   31274:	mov	r3, #19
   31278:	bl	31058 <ftello64@plt+0x1d304>
   3127c:	ldr	r0, [pc, #4]	; 31288 <ftello64@plt+0x1d534>
   31280:	pop	{r4, r5, r6, pc}
   31284:	andeq	r8, r7, r0, asr r2
   31288:	andeq	r7, r7, ip, ror #26
   3128c:	push	{r4, lr}
   31290:	sub	sp, sp, #16
   31294:	ldr	r4, [pc, #132]	; 31320 <ftello64@plt+0x1d5cc>
   31298:	ldr	r3, [r0]
   3129c:	ldr	r2, [r4]
   312a0:	sub	r3, r3, #7
   312a4:	str	r2, [sp, #12]
   312a8:	cmp	r3, #3
   312ac:	ldrls	pc, [pc, r3, lsl #2]
   312b0:	b	31310 <ftello64@plt+0x1d5bc>
   312b4:	andeq	r1, r3, r0, ror #5
   312b8:	andeq	r1, r3, r0, ror #5
   312bc:	andeq	r1, r3, r4, asr #5
   312c0:	andeq	r1, r3, ip, ror #5
   312c4:	ldr	r0, [pc, #88]	; 31324 <ftello64@plt+0x1d5d0>
   312c8:	ldr	r2, [sp, #12]
   312cc:	ldr	r3, [r4]
   312d0:	cmp	r2, r3
   312d4:	bne	3130c <ftello64@plt+0x1d5b8>
   312d8:	add	sp, sp, #16
   312dc:	pop	{r4, pc}
   312e0:	add	r0, r0, #20
   312e4:	bl	311f8 <ftello64@plt+0x1d4a4>
   312e8:	b	312c8 <ftello64@plt+0x1d574>
   312ec:	ldr	r2, [r0, #32]
   312f0:	ldr	r3, [r0, #36]	; 0x24
   312f4:	rev	r2, r2
   312f8:	rev	r3, r3
   312fc:	add	r0, sp, #4
   31300:	strd	r2, [sp, #4]
   31304:	bl	311f8 <ftello64@plt+0x1d4a4>
   31308:	b	312c8 <ftello64@plt+0x1d574>
   3130c:	bl	134b4 <__stack_chk_fail@plt>
   31310:	ldr	r2, [pc, #16]	; 31328 <ftello64@plt+0x1d5d4>
   31314:	mov	r1, #488	; 0x1e8
   31318:	ldr	r0, [pc, #12]	; 3132c <ftello64@plt+0x1d5d8>
   3131c:	bl	4ee84 <ftello64@plt+0x3b130>
   31320:	andeq	r6, r7, r8, ror #19
   31324:	andeq	r0, r6, r4, lsr #10
   31328:	andeq	r0, r6, r4, asr r4
   3132c:	strdeq	r0, [r6], -r8
   31330:	push	{r4, r5, r6, r7, r8, lr}
   31334:	sub	sp, sp, #16
   31338:	ldr	r7, [pc, #188]	; 313fc <ftello64@plt+0x1d6a8>
   3133c:	subs	r5, r1, #0
   31340:	addeq	r5, sp, #4
   31344:	ldr	r3, [r7]
   31348:	mov	r4, r0
   3134c:	str	r3, [sp, #12]
   31350:	ldr	r3, [r0, #48]	; 0x30
   31354:	cmp	r3, #0
   31358:	bne	31368 <ftello64@plt+0x1d614>
   3135c:	ldr	r6, [r0, #52]	; 0x34
   31360:	cmp	r6, #0
   31364:	beq	31390 <ftello64@plt+0x1d63c>
   31368:	str	r3, [r5]
   3136c:	ldr	r6, [r4, #52]	; 0x34
   31370:	str	r6, [r5, #4]
   31374:	ldr	r2, [sp, #12]
   31378:	ldr	r3, [r7]
   3137c:	mov	r0, r6
   31380:	cmp	r2, r3
   31384:	bne	313f8 <ftello64@plt+0x1d6a4>
   31388:	add	sp, sp, #16
   3138c:	pop	{r4, r5, r6, r7, r8, pc}
   31390:	bl	30ec0 <ftello64@plt+0x1d16c>
   31394:	subs	r8, r0, #0
   31398:	beq	313dc <ftello64@plt+0x1d688>
   3139c:	mov	r1, r6
   313a0:	bl	1334c <gcry_md_read@plt>
   313a4:	mov	r2, r0
   313a8:	mov	r0, r8
   313ac:	ldr	r3, [r2, #12]
   313b0:	rev	r3, r3
   313b4:	str	r3, [r5]
   313b8:	ldr	r6, [r2, #16]
   313bc:	rev	r6, r6
   313c0:	str	r6, [r5, #4]
   313c4:	bl	132d4 <gcry_md_close@plt>
   313c8:	ldr	r3, [r5]
   313cc:	str	r3, [r4, #48]	; 0x30
   313d0:	ldr	r3, [r5, #4]
   313d4:	str	r3, [r4, #52]	; 0x34
   313d8:	b	31374 <ftello64@plt+0x1d620>
   313dc:	mvn	r3, #0
   313e0:	str	r3, [r5, #4]
   313e4:	str	r3, [r5]
   313e8:	mov	r6, r3
   313ec:	str	r3, [r4, #52]	; 0x34
   313f0:	str	r3, [r4, #48]	; 0x30
   313f4:	b	31374 <ftello64@plt+0x1d620>
   313f8:	bl	134b4 <__stack_chk_fail@plt>
   313fc:	andeq	r6, r7, r8, ror #19
   31400:	push	{r4, lr}
   31404:	mov	r1, #0
   31408:	mov	r4, r0
   3140c:	bl	31330 <ftello64@plt+0x1d5dc>
   31410:	add	r0, r4, #48	; 0x30
   31414:	pop	{r4, pc}
   31418:	push	{r4, lr}
   3141c:	mov	r1, #0
   31420:	mov	r4, r0
   31424:	bl	31330 <ftello64@plt+0x1d5dc>
   31428:	add	r0, r4, #48	; 0x30
   3142c:	pop	{r4, lr}
   31430:	b	311f8 <ftello64@plt+0x1d4a4>
   31434:	b	31418 <ftello64@plt+0x1d6c4>
   31438:	push	{r4, r5, r6, lr}
   3143c:	mov	r4, r1
   31440:	mov	r1, #0
   31444:	mov	r5, r0
   31448:	bl	31330 <ftello64@plt+0x1d5dc>
   3144c:	cmp	r4, #0
   31450:	add	r5, r5, #48	; 0x30
   31454:	beq	31468 <ftello64@plt+0x1d714>
   31458:	mov	r0, r4
   3145c:	mov	r1, #0
   31460:	bl	31330 <ftello64@plt+0x1d5dc>
   31464:	add	r4, r4, #48	; 0x30
   31468:	mov	r1, r4
   3146c:	mov	r0, r5
   31470:	pop	{r4, r5, r6, lr}
   31474:	b	3121c <ftello64@plt+0x1d4c8>
   31478:	push	{r4, r5, r6, r7, r8, lr}
   3147c:	subs	r4, r3, #0
   31480:	ldr	r5, [pc, #176]	; 31538 <ftello64@plt+0x1d7e4>
   31484:	sub	sp, sp, #152	; 0x98
   31488:	addeq	r4, sp, #8
   3148c:	ldr	r3, [r5]
   31490:	cmp	r2, #20
   31494:	mov	r8, r0
   31498:	mov	r6, r1
   3149c:	mov	r7, r2
   314a0:	str	r3, [sp, #148]	; 0x94
   314a4:	bne	314d8 <ftello64@plt+0x1d784>
   314a8:	ldr	r3, [r1, #12]
   314ac:	rev	r3, r3
   314b0:	str	r3, [r4]
   314b4:	ldr	r0, [r1, #16]
   314b8:	rev	r0, r0
   314bc:	str	r0, [r4, #4]
   314c0:	ldr	r2, [sp, #148]	; 0x94
   314c4:	ldr	r3, [r5]
   314c8:	cmp	r2, r3
   314cc:	bne	31534 <ftello64@plt+0x1d7e0>
   314d0:	add	sp, sp, #152	; 0x98
   314d4:	pop	{r4, r5, r6, r7, r8, pc}
   314d8:	mov	r2, #132	; 0x84
   314dc:	mov	r1, #0
   314e0:	add	r0, sp, #16
   314e4:	bl	13904 <memset@plt>
   314e8:	str	r7, [sp]
   314ec:	mov	r3, r6
   314f0:	mov	r0, r8
   314f4:	add	r1, sp, #16
   314f8:	mov	r2, #0
   314fc:	bl	1d248 <ftello64@plt+0x94f4>
   31500:	cmp	r0, #0
   31504:	beq	31520 <ftello64@plt+0x1d7cc>
   31508:	ldr	r0, [pc, #44]	; 3153c <ftello64@plt+0x1d7e8>
   3150c:	bl	4eb24 <ftello64@plt+0x3add0>
   31510:	mov	r0, #0
   31514:	str	r0, [r4]
   31518:	str	r0, [r4, #4]
   3151c:	b	314c0 <ftello64@plt+0x1d76c>
   31520:	add	r0, sp, #16
   31524:	mov	r1, r4
   31528:	bl	31330 <ftello64@plt+0x1d5dc>
   3152c:	ldr	r0, [r4, #4]
   31530:	b	314c0 <ftello64@plt+0x1d76c>
   31534:	bl	134b4 <__stack_chk_fail@plt>
   31538:	andeq	r6, r7, r8, ror #19
   3153c:	andeq	r0, r6, r0, lsr r5
   31540:	cmp	r1, #0
   31544:	ldrne	r3, [r0, #4]
   31548:	strne	r3, [r1]
   3154c:	ldrne	r3, [r0, #8]
   31550:	strne	r3, [r1, #4]
   31554:	ldr	r0, [r0, #8]
   31558:	bx	lr
   3155c:	ldr	r3, [r0, #24]
   31560:	cmp	r3, #0
   31564:	beq	31570 <ftello64@plt+0x1d81c>
   31568:	mov	r0, r3
   3156c:	bx	lr
   31570:	push	{r4, lr}
   31574:	mov	r4, r0
   31578:	mov	r0, #20
   3157c:	bl	131cc <gcry_xmalloc@plt>
   31580:	ldr	r1, [r4, #16]
   31584:	cmp	r1, #0
   31588:	addeq	r1, r4, #76	; 0x4c
   3158c:	ldrne	r2, [r4, #20]
   31590:	ldreq	r2, [r4, #4]
   31594:	str	r0, [r4, #24]
   31598:	bl	2fc54 <ftello64@plt+0x1bf00>
   3159c:	ldr	r3, [r4, #24]
   315a0:	mov	r0, r3
   315a4:	pop	{r4, pc}
   315a8:	add	r1, r0, #104	; 0x68
   315ac:	ldrb	r0, [r0, #31]
   315b0:	b	2dea8 <ftello64@plt+0x1a154>
   315b4:	push	{r4, r5, r6, lr}
   315b8:	sub	sp, sp, #16
   315bc:	ldr	r5, [pc, #148]	; 31658 <ftello64@plt+0x1d904>
   315c0:	cmp	r2, #0
   315c4:	str	r2, [sp, #8]
   315c8:	ldr	r3, [r5]
   315cc:	mov	r4, r0
   315d0:	str	r3, [sp, #12]
   315d4:	blt	31630 <ftello64@plt+0x1d8dc>
   315d8:	add	r0, sp, #8
   315dc:	mov	r6, r1
   315e0:	bl	1394c <gmtime@plt>
   315e4:	mov	r1, r6
   315e8:	ldr	r2, [r0, #12]
   315ec:	ldr	r3, [r0, #20]
   315f0:	str	r2, [sp, #4]
   315f4:	ldr	r2, [r0, #16]
   315f8:	add	r3, r3, #1888	; 0x760
   315fc:	add	r2, r2, #1
   31600:	str	r2, [sp]
   31604:	add	r3, r3, #12
   31608:	ldr	r2, [pc, #76]	; 3165c <ftello64@plt+0x1d908>
   3160c:	mov	r0, r4
   31610:	bl	13a30 <gpgrt_snprintf@plt>
   31614:	ldr	r2, [sp, #12]
   31618:	ldr	r3, [r5]
   3161c:	mov	r0, r4
   31620:	cmp	r2, r3
   31624:	bne	31654 <ftello64@plt+0x1d900>
   31628:	add	sp, sp, #16
   3162c:	pop	{r4, r5, r6, pc}
   31630:	ldr	r3, [pc, #40]	; 31660 <ftello64@plt+0x1d90c>
   31634:	ldm	r3!, {r0, r1}
   31638:	ldrh	r2, [r3]
   3163c:	ldrb	r3, [r3, #2]
   31640:	str	r0, [r4]
   31644:	str	r1, [r4, #4]
   31648:	strh	r2, [r4, #8]
   3164c:	strb	r3, [r4, #10]
   31650:	b	31614 <ftello64@plt+0x1d8c0>
   31654:	bl	134b4 <__stack_chk_fail@plt>
   31658:	andeq	r6, r7, r8, ror #19
   3165c:	andeq	r0, r6, r8, ror #10
   31660:	andeq	r0, r6, ip, asr r5
   31664:	ldr	r2, [r0]
   31668:	mov	r1, #11
   3166c:	ldr	r0, [pc]	; 31674 <ftello64@plt+0x1d920>
   31670:	b	315b4 <ftello64@plt+0x1d860>
   31674:	muleq	r7, r4, sp
   31678:	ldr	r2, [r0, #12]
   3167c:	mov	r1, #11
   31680:	ldr	r0, [pc]	; 31688 <ftello64@plt+0x1d934>
   31684:	b	315b4 <ftello64@plt+0x1d860>
   31688:	andeq	r7, r7, r0, lsr #27
   3168c:	ldr	r2, [r0, #4]
   31690:	cmp	r2, #0
   31694:	beq	316a4 <ftello64@plt+0x1d950>
   31698:	mov	r1, #11
   3169c:	ldr	r0, [pc, #16]	; 316b4 <ftello64@plt+0x1d960>
   316a0:	b	315b4 <ftello64@plt+0x1d860>
   316a4:	mov	r0, r2
   316a8:	ldr	r1, [pc, #8]	; 316b8 <ftello64@plt+0x1d964>
   316ac:	mov	r2, #5
   316b0:	b	13484 <dcgettext@plt>
   316b4:	andeq	r7, r7, ip, lsr #27
   316b8:	andeq	r0, r6, r8, ror r5
   316bc:	ldr	r2, [r0, #16]
   316c0:	cmp	r2, #0
   316c4:	beq	316d4 <ftello64@plt+0x1d980>
   316c8:	mov	r1, #11
   316cc:	ldr	r0, [pc, #16]	; 316e4 <ftello64@plt+0x1d990>
   316d0:	b	315b4 <ftello64@plt+0x1d860>
   316d4:	mov	r0, r2
   316d8:	ldr	r1, [pc, #8]	; 316e8 <ftello64@plt+0x1d994>
   316dc:	mov	r2, #5
   316e0:	b	13484 <dcgettext@plt>
   316e4:			; <UNDEFINED> instruction: 0x00077db8
   316e8:	andeq	r0, r6, r8, ror r5
   316ec:	ldr	r2, [r0, #12]
   316f0:	cmp	r2, #0
   316f4:	beq	31704 <ftello64@plt+0x1d9b0>
   316f8:	mov	r1, #11
   316fc:	ldr	r0, [pc, #16]	; 31714 <ftello64@plt+0x1d9c0>
   31700:	b	315b4 <ftello64@plt+0x1d860>
   31704:	mov	r0, r2
   31708:	ldr	r1, [pc, #8]	; 31718 <ftello64@plt+0x1d9c4>
   3170c:	mov	r2, #5
   31710:	b	13484 <dcgettext@plt>
   31714:	andeq	r7, r7, r4, asr #27
   31718:	andeq	r0, r6, r8, ror r5
   3171c:	push	{lr}		; (str lr, [sp, #-4]!)
   31720:	ldrb	r2, [r0, #32]
   31724:	ldr	r0, [pc, #148]	; 317c0 <ftello64@plt+0x1da6c>
   31728:	ands	r3, r2, #1
   3172c:	movne	ip, #83	; 0x53
   31730:	movne	r3, #1
   31734:	strbne	ip, [r0, #120]	; 0x78
   31738:	tst	r2, #4
   3173c:	addne	ip, r0, r3
   31740:	movne	lr, #67	; 0x43
   31744:	strbne	lr, [ip, #120]	; 0x78
   31748:	addne	r3, r3, #1
   3174c:	tst	r2, #2
   31750:	addne	ip, r0, r3
   31754:	movne	lr, #69	; 0x45
   31758:	addne	r3, r3, #1
   3175c:	strbne	lr, [ip, #120]	; 0x78
   31760:	tst	r2, #8
   31764:	addne	r2, r0, r3
   31768:	movne	ip, #65	; 0x41
   3176c:	addne	r3, r3, #1
   31770:	strbne	ip, [r2, #120]	; 0x78
   31774:	cmp	r3, #3
   31778:	movgt	r2, #0
   3177c:	movle	r2, #1
   31780:	cmp	r1, #0
   31784:	moveq	r2, #0
   31788:	cmp	r2, #0
   3178c:	beq	317ac <ftello64@plt+0x1da58>
   31790:	ldr	r2, [pc, #44]	; 317c4 <ftello64@plt+0x1da70>
   31794:	mov	r1, #32
   31798:	add	r2, r2, r3
   3179c:	add	r3, r3, #1
   317a0:	cmp	r3, #4
   317a4:	strb	r1, [r2], #1
   317a8:	bne	3179c <ftello64@plt+0x1da48>
   317ac:	add	r3, r0, r3
   317b0:	mov	r2, #0
   317b4:	strb	r2, [r3, #120]	; 0x78
   317b8:	ldr	r0, [pc, #4]	; 317c4 <ftello64@plt+0x1da70>
   317bc:	pop	{pc}		; (ldr pc, [sp], #4)
   317c0:	andeq	r7, r7, r8, asr sp
   317c4:	ldrdeq	r7, [r7], -r0
   317c8:	subs	r3, r0, #0
   317cc:	bne	317d8 <ftello64@plt+0x1da84>
   317d0:	ldr	r0, [pc, #28]	; 317f4 <ftello64@plt+0x1daa0>
   317d4:	bx	lr
   317d8:	push	{r4, lr}
   317dc:	mov	r1, #20
   317e0:	ldr	r2, [pc, #16]	; 317f8 <ftello64@plt+0x1daa4>
   317e4:	ldr	r0, [pc, #16]	; 317fc <ftello64@plt+0x1daa8>
   317e8:	bl	13a30 <gpgrt_snprintf@plt>
   317ec:	ldr	r0, [pc, #8]	; 317fc <ftello64@plt+0x1daa8>
   317f0:	pop	{r4, pc}
   317f4:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   317f8:	ldrdeq	r2, [r6], -r0
   317fc:	ldrdeq	r7, [r7], -ip
   31800:	push	{r4, lr}
   31804:	mov	r1, #20
   31808:	ldr	r4, [pc, #20]	; 31824 <ftello64@plt+0x1dad0>
   3180c:	ldr	r3, [r0]
   31810:	ldr	r2, [pc, #16]	; 31828 <ftello64@plt+0x1dad4>
   31814:	mov	r0, r4
   31818:	bl	13a30 <gpgrt_snprintf@plt>
   3181c:	mov	r0, r4
   31820:	pop	{r4, pc}
   31824:	strdeq	r7, [r7], -r0
   31828:	ldrdeq	r2, [r6], -r0
   3182c:	push	{r4, lr}
   31830:	mov	r1, #20
   31834:	ldr	r4, [pc, #20]	; 31850 <ftello64@plt+0x1dafc>
   31838:	ldr	r3, [r0, #12]
   3183c:	ldr	r2, [pc, #16]	; 31854 <ftello64@plt+0x1db00>
   31840:	mov	r0, r4
   31844:	bl	13a30 <gpgrt_snprintf@plt>
   31848:	mov	r0, r4
   3184c:	pop	{r4, pc}
   31850:	andeq	r7, r7, r4, lsl #28
   31854:	ldrdeq	r2, [r6], -r0
   31858:	ldr	r3, [r0, #16]
   3185c:	cmp	r3, #0
   31860:	bne	3186c <ftello64@plt+0x1db18>
   31864:	ldr	r0, [pc, #28]	; 31888 <ftello64@plt+0x1db34>
   31868:	bx	lr
   3186c:	push	{r4, lr}
   31870:	mov	r1, #20
   31874:	ldr	r2, [pc, #16]	; 3188c <ftello64@plt+0x1db38>
   31878:	ldr	r0, [pc, #16]	; 31890 <ftello64@plt+0x1db3c>
   3187c:	bl	13a30 <gpgrt_snprintf@plt>
   31880:	ldr	r0, [pc, #8]	; 31890 <ftello64@plt+0x1db3c>
   31884:	pop	{r4, pc}
   31888:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3188c:	ldrdeq	r2, [r6], -r0
   31890:	andeq	r7, r7, r8, lsl lr
   31894:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31898:	mov	r7, r2
   3189c:	mov	r4, r1
   318a0:	mov	r6, r0
   318a4:	bl	30ec0 <ftello64@plt+0x1d16c>
   318a8:	mov	r1, #0
   318ac:	mov	r9, r0
   318b0:	bl	1334c <gcry_md_read@plt>
   318b4:	mov	r5, r0
   318b8:	mov	r0, r9
   318bc:	bl	13700 <gcry_md_get_algo@plt>
   318c0:	bl	13280 <gcry_md_get_algo_dlen@plt>
   318c4:	cmp	r0, #20
   318c8:	bhi	31924 <ftello64@plt+0x1dbd0>
   318cc:	cmp	r4, #0
   318d0:	mov	r8, r0
   318d4:	beq	31918 <ftello64@plt+0x1dbc4>
   318d8:	mov	r2, r8
   318dc:	mov	r1, r5
   318e0:	mov	r0, r4
   318e4:	bl	133e8 <memcpy@plt>
   318e8:	ldr	r3, [r5, #12]
   318ec:	mov	r0, r9
   318f0:	rev	r3, r3
   318f4:	str	r3, [r6, #48]	; 0x30
   318f8:	ldr	r3, [r5, #16]
   318fc:	rev	r3, r3
   31900:	str	r3, [r6, #52]	; 0x34
   31904:	bl	132d4 <gcry_md_close@plt>
   31908:	cmp	r7, #0
   3190c:	strne	r8, [r7]
   31910:	mov	r0, r4
   31914:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31918:	bl	131cc <gcry_xmalloc@plt>
   3191c:	mov	r4, r0
   31920:	b	318d8 <ftello64@plt+0x1db84>
   31924:	ldr	r3, [pc, #12]	; 31938 <ftello64@plt+0x1dbe4>
   31928:	ldr	r2, [pc, #12]	; 3193c <ftello64@plt+0x1dbe8>
   3192c:	ldr	r1, [pc, #12]	; 31940 <ftello64@plt+0x1dbec>
   31930:	ldr	r0, [pc, #12]	; 31944 <ftello64@plt+0x1dbf0>
   31934:	bl	4eeac <ftello64@plt+0x3b158>
   31938:	andeq	r0, r6, r8, ror #8
   3193c:	andeq	r0, r0, sl, lsl #6
   31940:	strdeq	r0, [r6], -r8
   31944:	andeq	ip, r5, r0, lsr #28
   31948:	push	{r4, r5, r6, lr}
   3194c:	sub	sp, sp, #32
   31950:	ldr	r5, [pc, #144]	; 319e8 <ftello64@plt+0x1dc94>
   31954:	mov	r4, r1
   31958:	mov	r6, r2
   3195c:	ldr	r3, [r5]
   31960:	add	r1, sp, #8
   31964:	add	r2, sp, #4
   31968:	str	r3, [sp, #28]
   3196c:	bl	31894 <ftello64@plt+0x1db40>
   31970:	cmp	r4, #0
   31974:	beq	319b4 <ftello64@plt+0x1dc60>
   31978:	ldr	r1, [sp, #4]
   3197c:	lsl	r3, r1, #1
   31980:	add	r3, r3, #1
   31984:	cmp	r3, r6
   31988:	bhi	319d8 <ftello64@plt+0x1dc84>
   3198c:	add	r0, sp, #8
   31990:	mov	r2, r4
   31994:	bl	531d8 <ftello64@plt+0x3f484>
   31998:	ldr	r2, [sp, #28]
   3199c:	ldr	r3, [r5]
   319a0:	mov	r0, r4
   319a4:	cmp	r2, r3
   319a8:	bne	319d4 <ftello64@plt+0x1dc80>
   319ac:	add	sp, sp, #32
   319b0:	pop	{r4, r5, r6, pc}
   319b4:	ldr	r0, [sp, #4]
   319b8:	lsl	r0, r0, #1
   319bc:	add	r0, r0, #1
   319c0:	bl	13214 <gcry_malloc@plt>
   319c4:	subs	r4, r0, #0
   319c8:	ldrne	r1, [sp, #4]
   319cc:	bne	3198c <ftello64@plt+0x1dc38>
   319d0:	b	31998 <ftello64@plt+0x1dc44>
   319d4:	bl	134b4 <__stack_chk_fail@plt>
   319d8:	mov	r2, r6
   319dc:	ldr	r1, [pc, #8]	; 319ec <ftello64@plt+0x1dc98>
   319e0:	ldr	r0, [pc, #8]	; 319f0 <ftello64@plt+0x1dc9c>
   319e4:	bl	4eba8 <ftello64@plt+0x3ae54>
   319e8:	andeq	r6, r7, r8, ror #19
   319ec:	andeq	r0, r6, ip, ror r4
   319f0:	andeq	r0, r6, r4, lsl #11
   319f4:	push	{r4, r5, r6, r7, r8, lr}
   319f8:	mov	r4, r1
   319fc:	mov	r8, r2
   31a00:	mov	r5, r0
   31a04:	bl	13814 <strlen@plt>
   31a08:	cmp	r0, #40	; 0x28
   31a0c:	mov	r7, r0
   31a10:	addne	r6, r0, #1
   31a14:	moveq	r0, #51	; 0x33
   31a18:	movne	r0, r6
   31a1c:	moveq	r6, r0
   31a20:	cmp	r4, #0
   31a24:	beq	31aec <ftello64@plt+0x1dd98>
   31a28:	cmp	r8, r0
   31a2c:	bcc	31b0c <ftello64@plt+0x1ddb8>
   31a30:	cmp	r7, #40	; 0x28
   31a34:	bne	31ad8 <ftello64@plt+0x1dd84>
   31a38:	mov	r3, #0
   31a3c:	mov	r2, r3
   31a40:	mov	r7, #32
   31a44:	b	31a84 <ftello64@plt+0x1dd30>
   31a48:	tst	r3, #3
   31a4c:	movne	r1, r0
   31a50:	addeq	r2, r2, #2
   31a54:	strbeq	r7, [ip]
   31a58:	movne	r0, r2
   31a5c:	moveq	ip, lr
   31a60:	movne	r2, r1
   31a64:	addeq	lr, r4, r2
   31a68:	cmp	r3, #20
   31a6c:	beq	31aa8 <ftello64@plt+0x1dd54>
   31a70:	ldrb	r1, [r5, r3]
   31a74:	cmp	r3, #39	; 0x27
   31a78:	strb	r1, [ip]
   31a7c:	beq	31abc <ftello64@plt+0x1dd68>
   31a80:	add	r3, r3, #1
   31a84:	add	r0, r2, #1
   31a88:	cmp	r3, #0
   31a8c:	add	lr, r4, r0
   31a90:	add	ip, r4, r2
   31a94:	bne	31a48 <ftello64@plt+0x1dcf4>
   31a98:	ldrb	r1, [r5]
   31a9c:	strb	r1, [r4, r2]
   31aa0:	mov	r2, r0
   31aa4:	b	31a80 <ftello64@plt+0x1dd2c>
   31aa8:	strb	r7, [ip]
   31aac:	ldrb	r1, [r5, #20]
   31ab0:	add	r2, r0, #2
   31ab4:	strb	r1, [lr]
   31ab8:	b	31a80 <ftello64@plt+0x1dd2c>
   31abc:	add	r0, r0, #2
   31ac0:	mov	r3, #0
   31ac4:	cmp	r6, r0
   31ac8:	strb	r3, [lr]
   31acc:	bne	31af8 <ftello64@plt+0x1dda4>
   31ad0:	mov	r0, r4
   31ad4:	pop	{r4, r5, r6, r7, r8, pc}
   31ad8:	mov	r1, r5
   31adc:	mov	r0, r4
   31ae0:	bl	135e0 <strcpy@plt>
   31ae4:	mov	r0, r4
   31ae8:	pop	{r4, r5, r6, r7, r8, pc}
   31aec:	bl	131cc <gcry_xmalloc@plt>
   31af0:	mov	r4, r0
   31af4:	b	31a30 <ftello64@plt+0x1dcdc>
   31af8:	ldr	r3, [pc, #28]	; 31b1c <ftello64@plt+0x1ddc8>
   31afc:	mov	r2, #864	; 0x360
   31b00:	ldr	r1, [pc, #24]	; 31b20 <ftello64@plt+0x1ddcc>
   31b04:	ldr	r0, [pc, #24]	; 31b24 <ftello64@plt+0x1ddd0>
   31b08:	bl	4eeac <ftello64@plt+0x3b158>
   31b0c:	mov	r2, r8
   31b10:	ldr	r1, [pc, #16]	; 31b28 <ftello64@plt+0x1ddd4>
   31b14:	ldr	r0, [pc, #16]	; 31b2c <ftello64@plt+0x1ddd8>
   31b18:	bl	4eba8 <ftello64@plt+0x3ae54>
   31b1c:	andeq	r0, r6, r4, lsr #9
   31b20:	strdeq	r0, [r6], -r8
   31b24:	andeq	r0, r6, r0, lsr #11
   31b28:	andeq	r0, r6, ip, lsl #9
   31b2c:	andeq	r0, r6, r4, lsl #11
   31b30:	push	{r4, r5, r6, r7, r8, r9, lr}
   31b34:	sub	sp, sp, #28
   31b38:	ldr	r8, [pc, #592]	; 31d90 <ftello64@plt+0x1e03c>
   31b3c:	ldr	r6, [pc, #592]	; 31d94 <ftello64@plt+0x1e040>
   31b40:	mov	r5, r0
   31b44:	ldr	r2, [r8, #8]
   31b48:	ldr	r3, [r6]
   31b4c:	tst	r2, #1
   31b50:	mov	r7, r1
   31b54:	str	r3, [sp, #20]
   31b58:	bne	31ce4 <ftello64@plt+0x1df90>
   31b5c:	ldrb	r3, [r5, #31]
   31b60:	sub	r3, r3, #1
   31b64:	cmp	r3, #21
   31b68:	ldrls	pc, [pc, r3, lsl #2]
   31b6c:	b	31cf0 <ftello64@plt+0x1df9c>
   31b70:	andeq	r1, r3, r0, asr #25
   31b74:	andeq	r1, r3, r0, asr #25
   31b78:	andeq	r1, r3, r0, asr #25
   31b7c:	strdeq	r1, [r3], -r0
   31b80:	strdeq	r1, [r3], -r0
   31b84:	strdeq	r1, [r3], -r0
   31b88:	strdeq	r1, [r3], -r0
   31b8c:	strdeq	r1, [r3], -r0
   31b90:	strdeq	r1, [r3], -r0
   31b94:	strdeq	r1, [r3], -r0
   31b98:	strdeq	r1, [r3], -r0
   31b9c:	strdeq	r1, [r3], -r0
   31ba0:	strdeq	r1, [r3], -r0
   31ba4:	strdeq	r1, [r3], -r0
   31ba8:	strdeq	r1, [r3], -r0
   31bac:	muleq	r3, r4, ip
   31bb0:	andeq	r1, r3, r8, lsl ip
   31bb4:	andeq	r1, r3, r8, asr #23
   31bb8:	andeq	r1, r3, r8, asr #23
   31bbc:	muleq	r3, r4, ip
   31bc0:	strdeq	r1, [r3], -r0
   31bc4:	andeq	r1, r3, r8, asr #23
   31bc8:	ldr	r0, [r5, #104]	; 0x68
   31bcc:	bl	597ec <ftello64@plt+0x45a98>
   31bd0:	subs	r9, r0, #0
   31bd4:	beq	31d5c <ftello64@plt+0x1e008>
   31bd8:	ldrb	r3, [r5, #31]
   31bdc:	cmp	r3, #22
   31be0:	beq	31d54 <ftello64@plt+0x1e000>
   31be4:	cmp	r3, #18
   31be8:	beq	31d74 <ftello64@plt+0x1e020>
   31bec:	ldr	r2, [pc, #420]	; 31d98 <ftello64@plt+0x1e044>
   31bf0:	ldr	r3, [r5, #108]	; 0x6c
   31bf4:	mov	r1, #0
   31bf8:	str	r3, [sp]
   31bfc:	add	r0, sp, #16
   31c00:	mov	r3, r9
   31c04:	bl	13a18 <gcry_sexp_build@plt>
   31c08:	mov	r4, r0
   31c0c:	mov	r0, r9
   31c10:	bl	13448 <gcry_free@plt>
   31c14:	b	31c48 <ftello64@plt+0x1def4>
   31c18:	ldr	r1, [r5, #116]	; 0x74
   31c1c:	ldr	r2, [r5, #112]	; 0x70
   31c20:	ldr	r3, [r5, #108]	; 0x6c
   31c24:	add	r0, sp, #16
   31c28:	str	r1, [sp, #8]
   31c2c:	str	r2, [sp, #4]
   31c30:	str	r3, [sp]
   31c34:	ldr	r2, [pc, #352]	; 31d9c <ftello64@plt+0x1e048>
   31c38:	ldr	r3, [r5, #104]	; 0x68
   31c3c:	mov	r1, #0
   31c40:	bl	13a18 <gcry_sexp_build@plt>
   31c44:	mov	r4, r0
   31c48:	cmp	r4, #0
   31c4c:	bne	31c78 <ftello64@plt+0x1df24>
   31c50:	mov	r1, r7
   31c54:	ldr	r0, [sp, #16]
   31c58:	bl	13b38 <gcry_pk_get_keygrip@plt>
   31c5c:	subs	r9, r0, #0
   31c60:	beq	31d10 <ftello64@plt+0x1dfbc>
   31c64:	ldr	r4, [r8, #8]
   31c68:	ands	r4, r4, #1
   31c6c:	bne	31cf8 <ftello64@plt+0x1dfa4>
   31c70:	ldr	r0, [sp, #16]
   31c74:	bl	133c4 <gcry_sexp_release@plt>
   31c78:	ldr	r2, [sp, #20]
   31c7c:	ldr	r3, [r6]
   31c80:	mov	r0, r4
   31c84:	cmp	r2, r3
   31c88:	bne	31d8c <ftello64@plt+0x1e038>
   31c8c:	add	sp, sp, #28
   31c90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   31c94:	ldr	r2, [r5, #112]	; 0x70
   31c98:	ldr	r3, [r5, #108]	; 0x6c
   31c9c:	mov	r1, #0
   31ca0:	str	r2, [sp, #4]
   31ca4:	str	r3, [sp]
   31ca8:	ldr	r2, [pc, #240]	; 31da0 <ftello64@plt+0x1e04c>
   31cac:	ldr	r3, [r5, #104]	; 0x68
   31cb0:	add	r0, sp, #16
   31cb4:	bl	13a18 <gcry_sexp_build@plt>
   31cb8:	mov	r4, r0
   31cbc:	b	31c48 <ftello64@plt+0x1def4>
   31cc0:	ldr	r2, [r5, #108]	; 0x6c
   31cc4:	ldr	r3, [r5, #104]	; 0x68
   31cc8:	mov	r1, #0
   31ccc:	str	r2, [sp]
   31cd0:	add	r0, sp, #16
   31cd4:	ldr	r2, [pc, #200]	; 31da4 <ftello64@plt+0x1e050>
   31cd8:	bl	13a18 <gcry_sexp_build@plt>
   31cdc:	mov	r4, r0
   31ce0:	b	31c48 <ftello64@plt+0x1def4>
   31ce4:	ldr	r0, [pc, #188]	; 31da8 <ftello64@plt+0x1e054>
   31ce8:	bl	4ec70 <ftello64@plt+0x3af1c>
   31cec:	b	31b5c <ftello64@plt+0x1de08>
   31cf0:	ldr	r4, [pc, #180]	; 31dac <ftello64@plt+0x1e058>
   31cf4:	b	31c78 <ftello64@plt+0x1df24>
   31cf8:	mov	r1, r7
   31cfc:	mov	r2, #20
   31d00:	ldr	r0, [pc, #168]	; 31db0 <ftello64@plt+0x1e05c>
   31d04:	bl	4edb0 <ftello64@plt+0x3b05c>
   31d08:	mov	r4, #0
   31d0c:	b	31c70 <ftello64@plt+0x1df1c>
   31d10:	mov	r2, r9
   31d14:	mov	r1, r9
   31d18:	mov	r0, r5
   31d1c:	bl	31948 <ftello64@plt+0x1dbf4>
   31d20:	mov	r4, r0
   31d24:	mov	r1, r0
   31d28:	ldr	r0, [pc, #132]	; 31db4 <ftello64@plt+0x1e060>
   31d2c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   31d30:	mov	r0, r4
   31d34:	bl	13448 <gcry_free@plt>
   31d38:	ldr	r4, [pc, #120]	; 31db8 <ftello64@plt+0x1e064>
   31d3c:	str	r9, [r7]
   31d40:	str	r9, [r7, #4]
   31d44:	str	r9, [r7, #8]
   31d48:	str	r9, [r7, #12]
   31d4c:	str	r9, [r7, #16]
   31d50:	b	31c70 <ftello64@plt+0x1df1c>
   31d54:	ldr	r2, [pc, #96]	; 31dbc <ftello64@plt+0x1e068>
   31d58:	b	31bf0 <ftello64@plt+0x1de9c>
   31d5c:	bl	1385c <gpg_err_code_from_syserror@plt>
   31d60:	cmp	r0, #0
   31d64:	uxthne	r0, r0
   31d68:	orrne	r4, r0, #33554432	; 0x2000000
   31d6c:	bne	31c78 <ftello64@plt+0x1df24>
   31d70:	b	31c50 <ftello64@plt+0x1defc>
   31d74:	ldr	r0, [r5, #104]	; 0x68
   31d78:	bl	59b00 <ftello64@plt+0x45dac>
   31d7c:	cmp	r0, #0
   31d80:	beq	31bec <ftello64@plt+0x1de98>
   31d84:	ldr	r2, [pc, #52]	; 31dc0 <ftello64@plt+0x1e06c>
   31d88:	b	31bf0 <ftello64@plt+0x1de9c>
   31d8c:	bl	134b4 <__stack_chk_fail@plt>
   31d90:	andeq	r8, r7, r0, asr r2
   31d94:	andeq	r6, r7, r8, ror #19
   31d98:	andeq	r0, r6, r4, lsr #1
   31d9c:	andeq	r0, r6, ip, lsr r0
   31da0:	andeq	r0, r6, r4, rrx
   31da4:	andeq	r0, r6, r8, lsl #1
   31da8:	andeq	r0, r6, r0, lsl r6
   31dac:	andeq	r0, r0, #4
   31db0:	andeq	r0, r6, r0, asr r6
   31db4:	andeq	r0, r6, ip, lsr #12
   31db8:	andeq	r0, r0, #1
   31dbc:	andeq	r0, r6, ip, lsr #11
   31dc0:	ldrdeq	r0, [r6], -ip
   31dc4:	push	{r4, r5, r6, r7, lr}
   31dc8:	mov	r2, #0
   31dcc:	ldr	r4, [pc, #124]	; 31e50 <ftello64@plt+0x1e0fc>
   31dd0:	sub	sp, sp, #28
   31dd4:	mov	r6, r1
   31dd8:	ldr	r3, [r4]
   31ddc:	str	r2, [r1]
   31de0:	mov	r1, sp
   31de4:	str	r3, [sp, #20]
   31de8:	bl	31b30 <ftello64@plt+0x1dddc>
   31dec:	subs	r5, r0, #0
   31df0:	beq	31e10 <ftello64@plt+0x1e0bc>
   31df4:	ldr	r2, [sp, #20]
   31df8:	ldr	r3, [r4]
   31dfc:	mov	r0, r5
   31e00:	cmp	r2, r3
   31e04:	bne	31e4c <ftello64@plt+0x1e0f8>
   31e08:	add	sp, sp, #28
   31e0c:	pop	{r4, r5, r6, r7, pc}
   31e10:	mov	r0, #41	; 0x29
   31e14:	bl	13214 <gcry_malloc@plt>
   31e18:	subs	r7, r0, #0
   31e1c:	beq	31e38 <ftello64@plt+0x1e0e4>
   31e20:	mov	r0, sp
   31e24:	mov	r2, r7
   31e28:	mov	r1, #20
   31e2c:	bl	531d8 <ftello64@plt+0x3f484>
   31e30:	str	r7, [r6]
   31e34:	b	31df4 <ftello64@plt+0x1e0a0>
   31e38:	bl	1385c <gpg_err_code_from_syserror@plt>
   31e3c:	subs	r5, r0, #0
   31e40:	uxthne	r5, r5
   31e44:	orrne	r5, r5, #33554432	; 0x2000000
   31e48:	b	31df4 <ftello64@plt+0x1e0a0>
   31e4c:	bl	134b4 <__stack_chk_fail@plt>
   31e50:	andeq	r6, r7, r8, ror #19
   31e54:	ldr	r3, [r0, #32]
   31e58:	push	{r4, r5, r6, lr}
   31e5c:	cmp	r3, #0
   31e60:	mov	r4, r0
   31e64:	bne	31e78 <ftello64@plt+0x1e124>
   31e68:	ldr	r1, [r0, #40]	; 0x28
   31e6c:	ldr	r3, [r0, #44]	; 0x2c
   31e70:	cmp	r1, r3
   31e74:	bcc	31fa4 <ftello64@plt+0x1e250>
   31e78:	mov	r0, r4
   31e7c:	bl	565dc <ftello64@plt+0x42888>
   31e80:	ldr	r3, [r4, #32]
   31e84:	cmp	r3, #0
   31e88:	lsl	r5, r0, #24
   31e8c:	bne	31f2c <ftello64@plt+0x1e1d8>
   31e90:	ldrd	r2, [r4, #40]	; 0x28
   31e94:	cmp	r3, r2
   31e98:	bls	31f2c <ftello64@plt+0x1e1d8>
   31e9c:	ldr	r1, [r4, #16]
   31ea0:	ldr	r0, [r4, #20]
   31ea4:	ldr	ip, [r4, #48]	; 0x30
   31ea8:	adds	r1, r1, #1
   31eac:	adc	r0, r0, #0
   31eb0:	str	r1, [r4, #16]
   31eb4:	add	r1, r2, #1
   31eb8:	str	r0, [r4, #20]
   31ebc:	str	r1, [r4, #40]	; 0x28
   31ec0:	ldrb	r0, [ip, r2]
   31ec4:	cmp	r3, r1
   31ec8:	orr	r5, r5, r0, lsl #16
   31ecc:	bhi	31f5c <ftello64@plt+0x1e208>
   31ed0:	mov	r0, r4
   31ed4:	bl	565dc <ftello64@plt+0x42888>
   31ed8:	ldr	r3, [r4, #32]
   31edc:	cmp	r3, #0
   31ee0:	lsl	r0, r0, #8
   31ee4:	uxth	r0, r0
   31ee8:	orr	r5, r0, r5
   31eec:	bne	31f90 <ftello64@plt+0x1e23c>
   31ef0:	ldrd	r2, [r4, #40]	; 0x28
   31ef4:	cmp	r3, r2
   31ef8:	bls	31f90 <ftello64@plt+0x1e23c>
   31efc:	ldr	r3, [r4, #16]
   31f00:	ldr	r1, [r4, #20]
   31f04:	ldr	r0, [r4, #48]	; 0x30
   31f08:	adds	r3, r3, #1
   31f0c:	str	r3, [r4, #16]
   31f10:	adc	r1, r1, #0
   31f14:	add	r3, r2, #1
   31f18:	str	r1, [r4, #20]
   31f1c:	str	r3, [r4, #40]	; 0x28
   31f20:	ldrb	r0, [r0, r2]
   31f24:	orr	r0, r0, r5
   31f28:	pop	{r4, r5, r6, pc}
   31f2c:	mov	r0, r4
   31f30:	bl	565dc <ftello64@plt+0x42888>
   31f34:	ldr	r3, [r4, #32]
   31f38:	cmp	r3, #0
   31f3c:	lsl	r0, r0, #16
   31f40:	and	r0, r0, #16711680	; 0xff0000
   31f44:	orr	r5, r0, r5
   31f48:	bne	31ed0 <ftello64@plt+0x1e17c>
   31f4c:	ldr	r1, [r4, #40]	; 0x28
   31f50:	ldr	r3, [r4, #44]	; 0x2c
   31f54:	cmp	r3, r1
   31f58:	bls	31ed0 <ftello64@plt+0x1e17c>
   31f5c:	ldr	r2, [r4, #16]
   31f60:	ldr	r0, [r4, #20]
   31f64:	ldr	ip, [r4, #48]	; 0x30
   31f68:	adds	r2, r2, #1
   31f6c:	adc	r0, r0, #0
   31f70:	str	r2, [r4, #16]
   31f74:	add	r2, r1, #1
   31f78:	str	r0, [r4, #20]
   31f7c:	str	r2, [r4, #40]	; 0x28
   31f80:	ldrb	r0, [ip, r1]
   31f84:	cmp	r3, r2
   31f88:	orr	r5, r5, r0, lsl #8
   31f8c:	bhi	31efc <ftello64@plt+0x1e1a8>
   31f90:	mov	r0, r4
   31f94:	bl	565dc <ftello64@plt+0x42888>
   31f98:	uxtb	r0, r0
   31f9c:	orr	r0, r0, r5
   31fa0:	pop	{r4, r5, r6, pc}
   31fa4:	ldr	r2, [r0, #16]
   31fa8:	ldr	ip, [r4, #48]	; 0x30
   31fac:	ldr	r0, [r0, #20]
   31fb0:	adds	r2, r2, #1
   31fb4:	str	r2, [r4, #16]
   31fb8:	adc	r0, r0, #0
   31fbc:	add	r2, r1, #1
   31fc0:	str	r0, [r4, #20]
   31fc4:	str	r2, [r4, #40]	; 0x28
   31fc8:	ldrb	r5, [ip, r1]
   31fcc:	lsl	r5, r5, #24
   31fd0:	b	31e94 <ftello64@plt+0x1e140>
   31fd4:	ldr	r3, [r0, #32]
   31fd8:	push	{r4, r5, r6, lr}
   31fdc:	cmp	r3, #0
   31fe0:	mov	r4, r0
   31fe4:	bne	31ff8 <ftello64@plt+0x1e2a4>
   31fe8:	ldr	r1, [r0, #40]	; 0x28
   31fec:	ldr	r2, [r0, #44]	; 0x2c
   31ff0:	cmp	r1, r2
   31ff4:	bcc	32068 <ftello64@plt+0x1e314>
   31ff8:	mov	r0, r4
   31ffc:	bl	565dc <ftello64@plt+0x42888>
   32000:	ldr	r3, [r4, #32]
   32004:	cmp	r3, #0
   32008:	lsl	r0, r0, #8
   3200c:	and	r5, r0, #65280	; 0xff00
   32010:	bne	32054 <ftello64@plt+0x1e300>
   32014:	ldr	r3, [r4, #40]	; 0x28
   32018:	ldr	r2, [r4, #44]	; 0x2c
   3201c:	cmp	r3, r2
   32020:	bcs	32054 <ftello64@plt+0x1e300>
   32024:	ldr	r2, [r4, #16]
   32028:	ldr	r1, [r4, #20]
   3202c:	ldr	r0, [r4, #48]	; 0x30
   32030:	adds	r2, r2, #1
   32034:	str	r2, [r4, #16]
   32038:	adc	r1, r1, #0
   3203c:	add	r2, r3, #1
   32040:	str	r1, [r4, #20]
   32044:	str	r2, [r4, #40]	; 0x28
   32048:	ldrb	r0, [r0, r3]
   3204c:	orr	r0, r0, r5
   32050:	pop	{r4, r5, r6, pc}
   32054:	mov	r0, r4
   32058:	bl	565dc <ftello64@plt+0x42888>
   3205c:	uxtb	r0, r0
   32060:	orr	r0, r0, r5
   32064:	pop	{r4, r5, r6, pc}
   32068:	ldr	r3, [r0, #16]
   3206c:	ldr	ip, [r4, #48]	; 0x30
   32070:	ldr	r0, [r0, #20]
   32074:	adds	r3, r3, #1
   32078:	str	r3, [r4, #16]
   3207c:	adc	r0, r0, #0
   32080:	add	r3, r1, #1
   32084:	str	r0, [r4, #20]
   32088:	str	r3, [r4, #40]	; 0x28
   3208c:	ldrb	r5, [ip, r1]
   32090:	lsl	r5, r5, #8
   32094:	b	3201c <ftello64@plt+0x1e2c8>
   32098:	push	{r4, r5, r6, lr}
   3209c:	mov	r5, r0
   320a0:	ldr	r6, [pc, #140]	; 32134 <ftello64@plt+0x1e3e0>
   320a4:	ldr	r2, [r1]
   320a8:	mov	r4, r1
   320ac:	cmp	r2, #0
   320b0:	ldr	r0, [r6]
   320b4:	beq	320c0 <ftello64@plt+0x1e36c>
   320b8:	tst	r2, #7
   320bc:	beq	320e4 <ftello64@plt+0x1e390>
   320c0:	cmn	r5, #1
   320c4:	beq	32114 <ftello64@plt+0x1e3c0>
   320c8:	mov	r2, r5
   320cc:	ldr	r1, [pc, #100]	; 32138 <ftello64@plt+0x1e3e4>
   320d0:	bl	13bf8 <gpgrt_fprintf@plt>
   320d4:	ldr	r3, [r4]
   320d8:	add	r3, r3, #1
   320dc:	str	r3, [r4]
   320e0:	pop	{r4, r5, r6, pc}
   320e4:	ldr	r1, [pc, #80]	; 3213c <ftello64@plt+0x1e3e8>
   320e8:	asr	r3, r2, #31
   320ec:	smull	ip, r1, r1, r2
   320f0:	rsb	r3, r3, r1, asr #2
   320f4:	add	r3, r3, r3, lsl #1
   320f8:	cmp	r2, r3, lsl #3
   320fc:	bne	32120 <ftello64@plt+0x1e3cc>
   32100:	ldr	r1, [pc, #56]	; 32140 <ftello64@plt+0x1e3ec>
   32104:	bl	13bf8 <gpgrt_fprintf@plt>
   32108:	cmn	r5, #1
   3210c:	ldr	r0, [r6]
   32110:	bne	320c8 <ftello64@plt+0x1e374>
   32114:	ldr	r1, [pc, #40]	; 32144 <ftello64@plt+0x1e3f0>
   32118:	bl	13bf8 <gpgrt_fprintf@plt>
   3211c:	b	320d4 <ftello64@plt+0x1e380>
   32120:	mov	r1, r0
   32124:	mov	r0, #32
   32128:	bl	13634 <gpgrt_fputc@plt>
   3212c:	ldr	r0, [r6]
   32130:	b	320c0 <ftello64@plt+0x1e36c>
   32134:	andeq	r7, r7, ip, lsr #28
   32138:	andeq	r0, r6, r8, lsr #13
   3213c:	bcs	feadcbf0 <stdout@@GLIBC_2.4+0xfea659e4>
   32140:	muleq	r6, r8, r6
   32144:	andeq	r0, r6, r0, lsr #13
   32148:	push	{r4, r5, r6, lr}
   3214c:	mov	r4, r0
   32150:	bl	2de28 <ftello64@plt+0x1a0d4>
   32154:	cmp	r0, #0
   32158:	beq	321a8 <ftello64@plt+0x1e454>
   3215c:	ldr	r3, [pc, #176]	; 32214 <ftello64@plt+0x1e4c0>
   32160:	ldr	r3, [r3]
   32164:	cmp	r3, #0
   32168:	popeq	{r4, r5, r6, pc}
   3216c:	mov	r0, r4
   32170:	bl	2de68 <ftello64@plt+0x1a114>
   32174:	cmp	r0, #0
   32178:	beq	321f8 <ftello64@plt+0x1e4a4>
   3217c:	mov	r0, r4
   32180:	bl	2de88 <ftello64@plt+0x1a134>
   32184:	cmp	r0, #0
   32188:	popne	{r4, r5, r6, pc}
   3218c:	mov	r0, r4
   32190:	bl	2cc54 <ftello64@plt+0x18f00>
   32194:	ldr	r2, [pc, #124]	; 32218 <ftello64@plt+0x1e4c4>
   32198:	pop	{r4, r5, r6, lr}
   3219c:	mov	r1, r0
   321a0:	ldr	r0, [pc, #116]	; 3221c <ftello64@plt+0x1e4c8>
   321a4:	b	4eac0 <ftello64@plt+0x3ad6c>
   321a8:	ldr	r5, [pc, #112]	; 32220 <ftello64@plt+0x1e4cc>
   321ac:	uxtb	r4, r4
   321b0:	add	r3, r5, r4
   321b4:	ldrb	r3, [r3, #4]
   321b8:	cmp	r3, #0
   321bc:	popne	{r4, r5, r6, pc}
   321c0:	ldr	r3, [pc, #76]	; 32214 <ftello64@plt+0x1e4c0>
   321c4:	ldr	r3, [r3]
   321c8:	cmp	r3, #0
   321cc:	bne	321e0 <ftello64@plt+0x1e48c>
   321d0:	add	r4, r5, r4
   321d4:	mov	r3, #1
   321d8:	strb	r3, [r4, #4]
   321dc:	pop	{r4, r5, r6, pc}
   321e0:	mov	r2, #5
   321e4:	ldr	r1, [pc, #56]	; 32224 <ftello64@plt+0x1e4d0>
   321e8:	bl	13484 <dcgettext@plt>
   321ec:	mov	r1, r4
   321f0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   321f4:	b	321d0 <ftello64@plt+0x1e47c>
   321f8:	mov	r0, r4
   321fc:	bl	2cc54 <ftello64@plt+0x18f00>
   32200:	ldr	r2, [pc, #32]	; 32228 <ftello64@plt+0x1e4d4>
   32204:	mov	r1, r0
   32208:	ldr	r0, [pc, #12]	; 3221c <ftello64@plt+0x1e4c8>
   3220c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   32210:	b	3217c <ftello64@plt+0x1e428>
   32214:	andeq	r8, r7, r0, asr r2
   32218:	andeq	r0, r6, r8, ror #13
   3221c:			; <UNDEFINED> instruction: 0x000606b8
   32220:	andeq	r7, r7, ip, lsr #28
   32224:	strdeq	r0, [r6], -r4
   32228:			; <UNDEFINED> instruction: 0x000606b0
   3222c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32230:	mov	r9, r2
   32234:	ldr	r7, [pc, #340]	; 32390 <ftello64@plt+0x1e63c>
   32238:	sub	sp, sp, #264	; 0x108
   3223c:	mov	r5, r1
   32240:	ldr	r2, [r7]
   32244:	mov	r8, r3
   32248:	str	r2, [sp, #260]	; 0x104
   3224c:	mov	r4, r0
   32250:	bl	565dc <ftello64@plt+0x42888>
   32254:	subs	sl, r0, #0
   32258:	blt	3230c <ftello64@plt+0x1e5b8>
   3225c:	cmp	sl, r5
   32260:	movlt	r1, #0
   32264:	movge	r1, #1
   32268:	ldr	r3, [r9]
   3226c:	sub	r5, sl, #2
   32270:	cmp	r5, #252	; 0xfc
   32274:	movls	r5, r1
   32278:	orrhi	r5, r1, #1
   3227c:	add	r3, r3, #1
   32280:	cmp	r5, #0
   32284:	str	r3, [r9]
   32288:	bne	3230c <ftello64@plt+0x1e5b8>
   3228c:	add	r6, sp, #4
   32290:	strb	sl, [sp, #4]
   32294:	b	322dc <ftello64@plt+0x1e588>
   32298:	ldr	r2, [r4, #16]
   3229c:	ldr	r1, [r4, #20]
   322a0:	ldr	r0, [r4, #48]	; 0x30
   322a4:	adds	r2, r2, #1
   322a8:	str	r2, [r4, #16]
   322ac:	adc	r1, r1, #0
   322b0:	add	r2, r3, #1
   322b4:	str	r1, [r4, #20]
   322b8:	str	r2, [r4, #40]	; 0x28
   322bc:	ldrb	r0, [r0, r3]
   322c0:	ldr	r3, [r9]
   322c4:	add	r5, r5, #1
   322c8:	add	r3, r3, #1
   322cc:	cmp	sl, r5
   322d0:	strb	r0, [r5, r6]
   322d4:	str	r3, [r9]
   322d8:	ble	32328 <ftello64@plt+0x1e5d4>
   322dc:	ldr	r3, [r4, #32]
   322e0:	cmp	r3, #0
   322e4:	bne	322f8 <ftello64@plt+0x1e5a4>
   322e8:	ldr	r3, [r4, #40]	; 0x28
   322ec:	ldr	r2, [r4, #44]	; 0x2c
   322f0:	cmp	r3, r2
   322f4:	bcc	32298 <ftello64@plt+0x1e544>
   322f8:	mov	r0, r4
   322fc:	bl	565dc <ftello64@plt+0x42888>
   32300:	cmp	r0, #0
   32304:	uxtbge	r0, r0
   32308:	bge	322c0 <ftello64@plt+0x1e56c>
   3230c:	ldr	r0, [pc, #128]	; 32394 <ftello64@plt+0x1e640>
   32310:	ldr	r2, [sp, #260]	; 0x104
   32314:	ldr	r3, [r7]
   32318:	cmp	r2, r3
   3231c:	bne	3238c <ftello64@plt+0x1e638>
   32320:	add	sp, sp, #264	; 0x108
   32324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32328:	add	sl, sl, #1
   3232c:	mov	r0, sl
   32330:	bl	13214 <gcry_malloc@plt>
   32334:	subs	r4, r0, #0
   32338:	beq	32374 <ftello64@plt+0x1e620>
   3233c:	mov	r1, r6
   32340:	mov	r2, sl
   32344:	bl	133e8 <memcpy@plt>
   32348:	lsl	r2, sl, #3
   3234c:	mov	r1, r4
   32350:	mov	r0, #0
   32354:	bl	13c94 <gcry_mpi_set_opaque@plt>
   32358:	cmp	r0, #0
   3235c:	str	r0, [r8]
   32360:	beq	3236c <ftello64@plt+0x1e618>
   32364:	mov	r0, #0
   32368:	b	32310 <ftello64@plt+0x1e5bc>
   3236c:	mov	r0, r4
   32370:	bl	13448 <gcry_free@plt>
   32374:	bl	1385c <gpg_err_code_from_syserror@plt>
   32378:	cmp	r0, #0
   3237c:	beq	32364 <ftello64@plt+0x1e610>
   32380:	uxth	r0, r0
   32384:	orr	r0, r0, #33554432	; 0x2000000
   32388:	b	32310 <ftello64@plt+0x1e5bc>
   3238c:	bl	134b4 <__stack_chk_fail@plt>
   32390:	andeq	r6, r7, r8, ror #19
   32394:	andeq	r0, r0, #14
   32398:	push	{r4, r5, r6, r7, r8, lr}
   3239c:	mov	r4, r0
   323a0:	mov	r0, r1
   323a4:	mov	r6, r1
   323a8:	bl	13214 <gcry_malloc@plt>
   323ac:	subs	r7, r0, #0
   323b0:	beq	32448 <ftello64@plt+0x1e6f4>
   323b4:	cmp	r6, #0
   323b8:	addne	r6, r7, r6
   323bc:	movne	r5, r7
   323c0:	bne	323f8 <ftello64@plt+0x1e6a4>
   323c4:	b	32440 <ftello64@plt+0x1e6ec>
   323c8:	ldr	r2, [r4, #16]
   323cc:	ldr	r1, [r4, #20]
   323d0:	ldr	r0, [r4, #48]	; 0x30
   323d4:	adds	r2, r2, #1
   323d8:	adc	r1, r1, #0
   323dc:	str	ip, [r4, #40]	; 0x28
   323e0:	str	r2, [r4, #16]
   323e4:	str	r1, [r4, #20]
   323e8:	ldrb	r0, [r0, r3]
   323ec:	strb	r0, [r5], #1
   323f0:	cmp	r5, r6
   323f4:	beq	32440 <ftello64@plt+0x1e6ec>
   323f8:	ldr	r3, [r4, #32]
   323fc:	mov	r0, r4
   32400:	cmp	r3, #0
   32404:	bne	3241c <ftello64@plt+0x1e6c8>
   32408:	ldr	r3, [r4, #40]	; 0x28
   3240c:	ldr	r2, [r4, #44]	; 0x2c
   32410:	add	ip, r3, #1
   32414:	cmp	r3, r2
   32418:	bcc	323c8 <ftello64@plt+0x1e674>
   3241c:	bl	565dc <ftello64@plt+0x42888>
   32420:	cmn	r0, #1
   32424:	uxtb	r0, r0
   32428:	bne	323ec <ftello64@plt+0x1e698>
   3242c:	ldr	r0, [pc, #56]	; 3246c <ftello64@plt+0x1e718>
   32430:	bl	4eb24 <ftello64@plt+0x3add0>
   32434:	mov	r0, r7
   32438:	bl	13448 <gcry_free@plt>
   3243c:	mov	r7, #0
   32440:	mov	r0, r7
   32444:	pop	{r4, r5, r6, r7, r8, pc}
   32448:	bl	1385c <gpg_err_code_from_syserror@plt>
   3244c:	cmp	r0, #0
   32450:	uxthne	r0, r0
   32454:	orrne	r0, r0, #33554432	; 0x2000000
   32458:	bl	13b50 <gpg_strerror@plt>
   3245c:	mov	r1, r0
   32460:	ldr	r0, [pc, #8]	; 32470 <ftello64@plt+0x1e71c>
   32464:	bl	4eb24 <ftello64@plt+0x3add0>
   32468:	b	32440 <ftello64@plt+0x1e6ec>
   3246c:	andeq	r0, r6, r0, asr #14
   32470:	andeq	r0, r6, ip, lsl r7
   32474:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32478:	sub	sp, sp, #28
   3247c:	ldr	r7, [pc, #596]	; 326d8 <ftello64@plt+0x1e984>
   32480:	ldr	sl, [r1]
   32484:	mov	r3, #0
   32488:	ldr	r2, [r7]
   3248c:	cmp	sl, #0
   32490:	mov	r8, r1
   32494:	str	r2, [sp, #20]
   32498:	str	r3, [sp, #12]
   3249c:	str	r3, [sp, #16]
   324a0:	beq	32634 <ftello64@plt+0x1e8e0>
   324a4:	ldr	r3, [r0, #32]
   324a8:	mov	r4, r0
   324ac:	cmp	r3, #0
   324b0:	bne	3260c <ftello64@plt+0x1e8b8>
   324b4:	ldr	r3, [r0, #40]	; 0x28
   324b8:	ldr	r2, [r0, #44]	; 0x2c
   324bc:	cmp	r3, r2
   324c0:	bcs	3260c <ftello64@plt+0x1e8b8>
   324c4:	ldr	r2, [r0, #16]
   324c8:	ldr	r1, [r0, #20]
   324cc:	ldr	r0, [r0, #48]	; 0x30
   324d0:	adds	r2, r2, #1
   324d4:	adc	r1, r1, #0
   324d8:	str	r2, [r4, #16]
   324dc:	add	r2, r3, #1
   324e0:	str	r1, [r4, #20]
   324e4:	str	r2, [r4, #40]	; 0x28
   324e8:	ldrb	r9, [r0, r3]
   324ec:	mov	r3, #1
   324f0:	cmp	sl, r3
   324f4:	str	r3, [sp, #12]
   324f8:	beq	32634 <ftello64@plt+0x1e8e0>
   324fc:	ldr	r2, [r4, #32]
   32500:	lsl	r5, r9, #8
   32504:	cmp	r2, #0
   32508:	bne	3251c <ftello64@plt+0x1e7c8>
   3250c:	ldr	r2, [r4, #40]	; 0x28
   32510:	ldr	r1, [r4, #44]	; 0x2c
   32514:	cmp	r2, r1
   32518:	bcc	32680 <ftello64@plt+0x1e92c>
   3251c:	mov	r0, r4
   32520:	bl	565dc <ftello64@plt+0x42888>
   32524:	cmn	r0, #1
   32528:	mov	fp, r0
   3252c:	beq	32650 <ftello64@plt+0x1e8fc>
   32530:	ldr	r3, [sp, #12]
   32534:	orr	r1, fp, r5
   32538:	add	r3, r3, #1
   3253c:	cmp	r1, #16384	; 0x4000
   32540:	str	r3, [sp, #12]
   32544:	bhi	32648 <ftello64@plt+0x1e8f4>
   32548:	add	r5, r1, #7
   3254c:	lsr	r5, r5, #3
   32550:	add	r0, r5, #2
   32554:	bl	131cc <gcry_xmalloc@plt>
   32558:	cmp	r5, #0
   3255c:	ldreq	r3, [sp, #12]
   32560:	mov	r6, r0
   32564:	strb	r9, [r0]
   32568:	strb	fp, [r0, #1]
   3256c:	beq	326ac <ftello64@plt+0x1e958>
   32570:	ldr	r2, [sp, #12]
   32574:	cmp	sl, r2
   32578:	beq	32638 <ftello64@plt+0x1e8e4>
   3257c:	add	r5, r5, #1
   32580:	add	r5, r0, r5
   32584:	add	r9, r0, #1
   32588:	b	325d4 <ftello64@plt+0x1e880>
   3258c:	ldr	r1, [r4, #16]
   32590:	ldr	r0, [r4, #20]
   32594:	ldr	ip, [r4, #48]	; 0x30
   32598:	adds	r1, r1, #1
   3259c:	adc	r0, r0, #0
   325a0:	str	r1, [r4, #16]
   325a4:	add	r1, r3, #1
   325a8:	str	r0, [r4, #20]
   325ac:	str	r1, [r4, #40]	; 0x28
   325b0:	ldrb	r0, [ip, r3]
   325b4:	add	r2, r2, #1
   325b8:	strb	r0, [r9, #1]!
   325bc:	cmp	r5, r9
   325c0:	str	r2, [sp, #12]
   325c4:	mov	r3, r2
   325c8:	beq	326ac <ftello64@plt+0x1e958>
   325cc:	cmp	sl, r2
   325d0:	beq	32638 <ftello64@plt+0x1e8e4>
   325d4:	ldr	r3, [r4, #32]
   325d8:	cmp	r3, #0
   325dc:	bne	325f0 <ftello64@plt+0x1e89c>
   325e0:	ldr	r3, [r4, #40]	; 0x28
   325e4:	ldr	r1, [r4, #44]	; 0x2c
   325e8:	cmp	r3, r1
   325ec:	bcc	3258c <ftello64@plt+0x1e838>
   325f0:	mov	r0, r4
   325f4:	bl	565dc <ftello64@plt+0x42888>
   325f8:	cmn	r0, #1
   325fc:	beq	32654 <ftello64@plt+0x1e900>
   32600:	uxtb	r0, r0
   32604:	ldr	r2, [sp, #12]
   32608:	b	325b4 <ftello64@plt+0x1e860>
   3260c:	mov	r0, r4
   32610:	bl	565dc <ftello64@plt+0x42888>
   32614:	cmn	r0, #1
   32618:	mov	r9, r0
   3261c:	beq	32650 <ftello64@plt+0x1e8fc>
   32620:	ldr	r3, [sp, #12]
   32624:	add	r3, r3, #1
   32628:	cmp	sl, r3
   3262c:	str	r3, [sp, #12]
   32630:	bne	324fc <ftello64@plt+0x1e7a8>
   32634:	mov	r6, #0
   32638:	lsl	r1, sl, #3
   3263c:	ldr	r0, [pc, #152]	; 326dc <ftello64@plt+0x1e988>
   32640:	bl	4eb24 <ftello64@plt+0x3add0>
   32644:	b	32654 <ftello64@plt+0x1e900>
   32648:	ldr	r0, [pc, #144]	; 326e0 <ftello64@plt+0x1e98c>
   3264c:	bl	4eb24 <ftello64@plt+0x3add0>
   32650:	mov	r6, #0
   32654:	ldr	r3, [sp, #12]
   32658:	mov	r0, r6
   3265c:	str	r3, [r8]
   32660:	bl	13448 <gcry_free@plt>
   32664:	ldr	r2, [sp, #20]
   32668:	ldr	r3, [r7]
   3266c:	ldr	r0, [sp, #16]
   32670:	cmp	r2, r3
   32674:	bne	326d4 <ftello64@plt+0x1e980>
   32678:	add	sp, sp, #28
   3267c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32680:	ldr	r1, [r4, #16]
   32684:	ldr	r0, [r4, #20]
   32688:	ldr	ip, [r4, #48]	; 0x30
   3268c:	adds	r1, r1, #1
   32690:	str	r1, [r4, #16]
   32694:	adc	r0, r0, #0
   32698:	add	r1, r2, #1
   3269c:	str	r0, [r4, #20]
   326a0:	str	r1, [r4, #40]	; 0x28
   326a4:	ldrb	fp, [ip, r2]
   326a8:	b	32534 <ftello64@plt+0x1e7e0>
   326ac:	add	r2, sp, #12
   326b0:	str	r2, [sp]
   326b4:	mov	r1, #2
   326b8:	mov	r2, r6
   326bc:	add	r0, sp, #16
   326c0:	bl	13a48 <gcry_mpi_scan@plt>
   326c4:	cmp	r0, #0
   326c8:	movne	r3, #0
   326cc:	strne	r3, [sp, #16]
   326d0:	b	32654 <ftello64@plt+0x1e900>
   326d4:	bl	134b4 <__stack_chk_fail@plt>
   326d8:	andeq	r6, r7, r8, ror #19
   326dc:	andeq	r0, r6, ip, ror #14
   326e0:			; <UNDEFINED> instruction: 0x0005b9bc
   326e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   326e8:	sub	sp, sp, #76	; 0x4c
   326ec:	ldr	fp, [pc, #4060]	; 336d0 <ftello64@plt+0x1f97c>
   326f0:	mov	r4, r0
   326f4:	ldr	r0, [r0, #32]
   326f8:	mov	sl, r1
   326fc:	mov	r8, r3
   32700:	ldr	r1, [fp]
   32704:	ldr	r3, [sp, #112]	; 0x70
   32708:	cmp	r0, #0
   3270c:	mov	r9, r2
   32710:	str	r1, [sp, #68]	; 0x44
   32714:	str	r3, [sp, #20]
   32718:	bne	3272c <ftello64@plt+0x1e9d8>
   3271c:	ldr	r3, [r4, #40]	; 0x28
   32720:	ldr	r2, [r4, #44]	; 0x2c
   32724:	cmp	r3, r2
   32728:	bcc	327b4 <ftello64@plt+0x1ea60>
   3272c:	mov	r0, r4
   32730:	bl	565dc <ftello64@plt+0x42888>
   32734:	sub	r5, r9, #1
   32738:	uxtb	r6, r0
   3273c:	cmp	sl, #14
   32740:	cmpeq	r6, #35	; 0x23
   32744:	beq	327ec <ftello64@plt+0x1ea98>
   32748:	cmp	r6, #4
   3274c:	beq	32814 <ftello64@plt+0x1eac0>
   32750:	sub	r3, r6, #2
   32754:	cmp	r3, #1
   32758:	bhi	32a34 <ftello64@plt+0x1ece0>
   3275c:	ldr	r3, [pc, #3952]	; 336d4 <ftello64@plt+0x1f980>
   32760:	ldr	r3, [r3]
   32764:	cmp	r3, #1
   32768:	bgt	32a00 <ftello64@plt+0x1ecac>
   3276c:	ldr	r3, [pc, #3940]	; 336d8 <ftello64@plt+0x1f984>
   32770:	ldr	r2, [r3, #260]	; 0x104
   32774:	cmp	r2, #0
   32778:	bne	32a20 <ftello64@plt+0x1eccc>
   3277c:	ldr	r3, [sp, #20]
   32780:	ldr	r9, [pc, #3924]	; 336dc <ftello64@plt+0x1f988>
   32784:	strb	r6, [r3, #29]
   32788:	mov	r1, r5
   3278c:	mov	r0, r4
   32790:	mov	r2, #0
   32794:	bl	57cac <ftello64@plt+0x43f58>
   32798:	ldr	r2, [sp, #68]	; 0x44
   3279c:	ldr	r3, [fp]
   327a0:	mov	r0, r9
   327a4:	cmp	r2, r3
   327a8:	bne	33370 <ftello64@plt+0x1f61c>
   327ac:	add	sp, sp, #76	; 0x4c
   327b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   327b4:	ldr	r2, [r4, #16]
   327b8:	ldr	r1, [r4, #20]
   327bc:	ldr	r0, [r4, #48]	; 0x30
   327c0:	adds	r2, r2, #1
   327c4:	adc	r1, r1, #0
   327c8:	str	r2, [r4, #16]
   327cc:	add	r2, r3, #1
   327d0:	str	r1, [r4, #20]
   327d4:	str	r2, [r4, #40]	; 0x28
   327d8:	ldrb	r6, [r0, r3]
   327dc:	sub	r5, r9, #1
   327e0:	cmp	sl, #14
   327e4:	cmpeq	r6, #35	; 0x23
   327e8:	bne	32748 <ftello64@plt+0x1e9f4>
   327ec:	ldr	r7, [pc, #3812]	; 336d8 <ftello64@plt+0x1f984>
   327f0:	ldr	r3, [r7, #260]	; 0x104
   327f4:	cmp	r3, #0
   327f8:	bne	32ae0 <ftello64@plt+0x1ed8c>
   327fc:	mov	r1, r5
   32800:	mov	r0, r4
   32804:	mov	r2, #0
   32808:	bl	57cac <ftello64@plt+0x43f58>
   3280c:	mov	r9, #0
   32810:	b	32798 <ftello64@plt+0x1ea44>
   32814:	cmp	r5, #10
   32818:	bls	32bd8 <ftello64@plt+0x1ee84>
   3281c:	cmp	r5, #262144	; 0x40000
   32820:	bhi	32abc <ftello64@plt+0x1ed68>
   32824:	mov	r0, r4
   32828:	bl	31e54 <ftello64@plt+0x1e100>
   3282c:	ldr	r3, [r4, #32]
   32830:	cmp	r3, #0
   32834:	mov	r6, r0
   32838:	bne	3284c <ftello64@plt+0x1eaf8>
   3283c:	ldr	r3, [r4, #40]	; 0x28
   32840:	ldr	r2, [r4, #44]	; 0x2c
   32844:	cmp	r3, r2
   32848:	bcc	32c08 <ftello64@plt+0x1eeb4>
   3284c:	mov	r0, r4
   32850:	bl	565dc <ftello64@plt+0x42888>
   32854:	uxtb	r3, r0
   32858:	str	r3, [sp, #24]
   3285c:	str	r3, [sp, #28]
   32860:	ldr	r7, [pc, #3696]	; 336d8 <ftello64@plt+0x1f984>
   32864:	sub	r5, r9, #6
   32868:	ldr	r3, [r7, #260]	; 0x104
   3286c:	cmp	r3, #0
   32870:	beq	328c0 <ftello64@plt+0x1eb6c>
   32874:	cmp	sl, #6
   32878:	ldr	r0, [r7]
   3287c:	beq	32c3c <ftello64@plt+0x1eee8>
   32880:	cmp	sl, #5
   32884:	beq	32e4c <ftello64@plt+0x1f0f8>
   32888:	cmp	sl, #14
   3288c:	beq	32e60 <ftello64@plt+0x1f10c>
   32890:	ldr	r3, [pc, #3656]	; 336e0 <ftello64@plt+0x1f98c>
   32894:	cmp	sl, #7
   32898:	ldr	r2, [pc, #3652]	; 336e4 <ftello64@plt+0x1f990>
   3289c:	movne	r2, r3
   328a0:	ldr	r1, [sp, #24]
   328a4:	mov	r3, #0
   328a8:	str	r1, [sp]
   328ac:	str	r3, [sp, #8]
   328b0:	str	r6, [sp, #4]
   328b4:	mov	r3, #4
   328b8:	ldr	r1, [pc, #3624]	; 336e8 <ftello64@plt+0x1f994>
   328bc:	bl	13bf8 <gpgrt_fprintf@plt>
   328c0:	ldr	r1, [sp, #20]
   328c4:	sub	r2, sl, #5
   328c8:	cmp	r2, #1
   328cc:	ldrb	r3, [r1, #60]	; 0x3c
   328d0:	movhi	r2, #0
   328d4:	movls	r2, #1
   328d8:	strb	r8, [r1, #28]
   328dc:	ldr	r0, [sp, #28]
   328e0:	ldr	r8, [sp, #24]
   328e4:	bic	r3, r3, #8
   328e8:	orr	r3, r3, r2, lsl #3
   328ec:	str	r6, [r1]
   328f0:	mov	r2, #4
   328f4:	mov	r6, #0
   328f8:	strb	r0, [r1, #31]
   328fc:	strb	r3, [r1, #60]	; 0x3c
   32900:	str	r6, [r1, #4]
   32904:	str	r6, [r1, #8]
   32908:	strb	r2, [r1, #29]
   3290c:	mov	r0, r8
   32910:	bl	2de48 <ftello64@plt+0x1a0f4>
   32914:	str	r0, [sp, #32]
   32918:	mov	r0, r8
   3291c:	bl	2de28 <ftello64@plt+0x1a0d4>
   32920:	subs	r9, r0, #0
   32924:	beq	32b90 <ftello64@plt+0x1ee3c>
   32928:	ble	32cb4 <ftello64@plt+0x1ef60>
   3292c:	ldr	r3, [sp, #24]
   32930:	ldr	r2, [sp, #20]
   32934:	cmp	r3, #22
   32938:	cmpne	r3, #19
   3293c:	moveq	r3, #1
   32940:	movne	r3, #0
   32944:	str	sl, [sp, #36]	; 0x24
   32948:	add	r8, r2, #104	; 0x68
   3294c:	mov	sl, r9
   32950:	mov	r9, r3
   32954:	b	329ac <ftello64@plt+0x1ec58>
   32958:	ldr	r3, [sp, #24]
   3295c:	cmp	r3, #18
   32960:	bne	3296c <ftello64@plt+0x1ec18>
   32964:	bics	r3, r6, #2
   32968:	beq	329c0 <ftello64@plt+0x1ec6c>
   3296c:	add	r1, sp, #40	; 0x28
   32970:	mov	r0, r4
   32974:	str	r5, [sp, #40]	; 0x28
   32978:	bl	32474 <ftello64@plt+0x1e720>
   3297c:	ldr	r3, [sp, #40]	; 0x28
   32980:	sub	r5, r5, r3
   32984:	cmp	r0, #0
   32988:	str	r0, [r8]
   3298c:	beq	32ad8 <ftello64@plt+0x1ed84>
   32990:	ldr	r3, [r7, #260]	; 0x104
   32994:	cmp	r3, #0
   32998:	bne	32a6c <ftello64@plt+0x1ed18>
   3299c:	add	r6, r6, #1
   329a0:	cmp	sl, r6
   329a4:	add	r8, r8, #4
   329a8:	beq	32cac <ftello64@plt+0x1ef58>
   329ac:	cmp	r6, #0
   329b0:	moveq	r3, r9
   329b4:	movne	r3, #0
   329b8:	cmp	r3, #0
   329bc:	beq	32958 <ftello64@plt+0x1ec04>
   329c0:	mov	r3, #0
   329c4:	cmp	r5, #0
   329c8:	str	r3, [sp, #40]	; 0x28
   329cc:	str	r3, [r8]
   329d0:	beq	32ad8 <ftello64@plt+0x1ed84>
   329d4:	mov	r3, r8
   329d8:	mov	r1, r5
   329dc:	add	r2, sp, #40	; 0x28
   329e0:	mov	r0, r4
   329e4:	bl	3222c <ftello64@plt+0x1e4d8>
   329e8:	ldr	r3, [sp, #40]	; 0x28
   329ec:	sub	r5, r5, r3
   329f0:	cmp	r0, #0
   329f4:	beq	32990 <ftello64@plt+0x1ec3c>
   329f8:	mov	r9, r0
   329fc:	b	32788 <ftello64@plt+0x1ea34>
   32a00:	mov	r2, r6
   32a04:	mov	r1, sl
   32a08:	ldr	r0, [pc, #3292]	; 336ec <ftello64@plt+0x1f998>
   32a0c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   32a10:	ldr	r3, [pc, #3264]	; 336d8 <ftello64@plt+0x1f984>
   32a14:	ldr	r2, [r3, #260]	; 0x104
   32a18:	cmp	r2, #0
   32a1c:	beq	3277c <ftello64@plt+0x1ea28>
   32a20:	ldr	r0, [r3]
   32a24:	mov	r2, r6
   32a28:	ldr	r1, [pc, #3264]	; 336f0 <ftello64@plt+0x1f99c>
   32a2c:	bl	13bf8 <gpgrt_fprintf@plt>
   32a30:	b	3277c <ftello64@plt+0x1ea28>
   32a34:	mov	r2, r6
   32a38:	mov	r1, sl
   32a3c:	ldr	r0, [pc, #3248]	; 336f4 <ftello64@plt+0x1f9a0>
   32a40:	bl	4eb24 <ftello64@plt+0x3add0>
   32a44:	ldr	r3, [pc, #3212]	; 336d8 <ftello64@plt+0x1f984>
   32a48:	ldr	r2, [r3, #260]	; 0x104
   32a4c:	cmp	r2, #0
   32a50:	ldreq	r9, [pc, #3232]	; 336f8 <ftello64@plt+0x1f9a4>
   32a54:	beq	32788 <ftello64@plt+0x1ea34>
   32a58:	ldr	r1, [r3]
   32a5c:	ldr	r0, [pc, #3224]	; 336fc <ftello64@plt+0x1f9a8>
   32a60:	bl	13a0c <gpgrt_fputs@plt>
   32a64:	ldr	r9, [pc, #3212]	; 336f8 <ftello64@plt+0x1f9a4>
   32a68:	b	32788 <ftello64@plt+0x1ea34>
   32a6c:	mov	r2, r6
   32a70:	ldr	r1, [pc, #3208]	; 33700 <ftello64@plt+0x1f9ac>
   32a74:	ldr	r0, [r7]
   32a78:	bl	13bf8 <gpgrt_fprintf@plt>
   32a7c:	ldr	r2, [r7, #264]	; 0x108
   32a80:	ldr	r1, [r8]
   32a84:	ldr	r0, [r7]
   32a88:	bl	2e0a0 <ftello64@plt+0x1a34c>
   32a8c:	ldr	r3, [sp, #24]
   32a90:	cmp	r3, #18
   32a94:	movne	r3, r9
   32a98:	orreq	r3, r9, #1
   32a9c:	cmp	r3, #0
   32aa0:	beq	32aac <ftello64@plt+0x1ed58>
   32aa4:	cmp	r6, #0
   32aa8:	beq	32c6c <ftello64@plt+0x1ef18>
   32aac:	ldr	r1, [r7]
   32ab0:	mov	r0, #10
   32ab4:	bl	13634 <gpgrt_fputc@plt>
   32ab8:	b	3299c <ftello64@plt+0x1ec48>
   32abc:	mov	r1, sl
   32ac0:	ldr	r0, [pc, #3132]	; 33704 <ftello64@plt+0x1f9b0>
   32ac4:	bl	4eb24 <ftello64@plt+0x3add0>
   32ac8:	ldr	r3, [pc, #3080]	; 336d8 <ftello64@plt+0x1f984>
   32acc:	ldr	r2, [r3, #260]	; 0x104
   32ad0:	cmp	r2, #0
   32ad4:	bne	32c44 <ftello64@plt+0x1eef0>
   32ad8:	ldr	r9, [pc, #3112]	; 33708 <ftello64@plt+0x1f9b4>
   32adc:	b	32788 <ftello64@plt+0x1ea34>
   32ae0:	ldr	r1, [pc, #3108]	; 3370c <ftello64@plt+0x1f9b8>
   32ae4:	ldr	r0, [r7]
   32ae8:	bl	13bf8 <gpgrt_fprintf@plt>
   32aec:	cmp	r5, #0
   32af0:	beq	32bd0 <ftello64@plt+0x1ee7c>
   32af4:	ldr	r6, [pc, #3092]	; 33710 <ftello64@plt+0x1f9bc>
   32af8:	b	32b08 <ftello64@plt+0x1edb4>
   32afc:	bl	13634 <gpgrt_fputc@plt>
   32b00:	subs	r5, r5, #1
   32b04:	beq	32bd0 <ftello64@plt+0x1ee7c>
   32b08:	ldr	r3, [r4, #32]
   32b0c:	cmp	r3, #0
   32b10:	bne	32b70 <ftello64@plt+0x1ee1c>
   32b14:	ldr	r3, [r4, #40]	; 0x28
   32b18:	ldr	r2, [r4, #44]	; 0x2c
   32b1c:	cmp	r3, r2
   32b20:	bcs	32b70 <ftello64@plt+0x1ee1c>
   32b24:	ldr	r2, [r4, #16]
   32b28:	ldr	r1, [r4, #20]
   32b2c:	ldr	r0, [r4, #48]	; 0x30
   32b30:	adds	r2, r2, #1
   32b34:	str	r2, [r4, #16]
   32b38:	adc	r1, r1, #0
   32b3c:	add	r2, r3, #1
   32b40:	str	r1, [r4, #20]
   32b44:	str	r2, [r4, #40]	; 0x28
   32b48:	ldrb	r0, [r0, r3]
   32b4c:	sub	r3, r0, #32
   32b50:	cmp	r3, #90	; 0x5a
   32b54:	ldr	r1, [r7]
   32b58:	bls	32afc <ftello64@plt+0x1eda8>
   32b5c:	mov	r2, r0
   32b60:	mov	r0, r1
   32b64:	mov	r1, r6
   32b68:	bl	13bf8 <gpgrt_fprintf@plt>
   32b6c:	b	32b00 <ftello64@plt+0x1edac>
   32b70:	mov	r0, r4
   32b74:	bl	565dc <ftello64@plt+0x42888>
   32b78:	cmn	r0, #1
   32b7c:	bne	32b4c <ftello64@plt+0x1edf8>
   32b80:	ldr	r0, [r7]
   32b84:	ldr	r1, [pc, #2952]	; 33714 <ftello64@plt+0x1f9c0>
   32b88:	bl	13bf8 <gpgrt_fprintf@plt>
   32b8c:	b	327fc <ftello64@plt+0x1eaa8>
   32b90:	ldr	r3, [r7, #260]	; 0x104
   32b94:	cmp	r3, #0
   32b98:	bne	32c58 <ftello64@plt+0x1ef04>
   32b9c:	ldr	r0, [sp, #24]
   32ba0:	bl	32148 <ftello64@plt+0x1e3f4>
   32ba4:	mov	r1, r5
   32ba8:	mov	r0, r4
   32bac:	bl	32398 <ftello64@plt+0x1e644>
   32bb0:	lsl	r2, r5, #3
   32bb4:	mov	r5, #0
   32bb8:	mov	r1, r0
   32bbc:	mov	r0, r5
   32bc0:	bl	13c94 <gcry_mpi_set_opaque@plt>
   32bc4:	ldr	r3, [sp, #20]
   32bc8:	str	r0, [r3, #104]	; 0x68
   32bcc:	b	32788 <ftello64@plt+0x1ea34>
   32bd0:	mov	r5, #0
   32bd4:	b	32b80 <ftello64@plt+0x1ee2c>
   32bd8:	mov	r1, sl
   32bdc:	ldr	r0, [pc, #2868]	; 33718 <ftello64@plt+0x1f9c4>
   32be0:	bl	4eb24 <ftello64@plt+0x3add0>
   32be4:	ldr	r3, [pc, #2796]	; 336d8 <ftello64@plt+0x1f984>
   32be8:	ldr	r2, [r3, #260]	; 0x104
   32bec:	cmp	r2, #0
   32bf0:	beq	32ad8 <ftello64@plt+0x1ed84>
   32bf4:	ldr	r1, [r3]
   32bf8:	ldr	r0, [pc, #2844]	; 3371c <ftello64@plt+0x1f9c8>
   32bfc:	bl	13a0c <gpgrt_fputs@plt>
   32c00:	ldr	r9, [pc, #2816]	; 33708 <ftello64@plt+0x1f9b4>
   32c04:	b	32788 <ftello64@plt+0x1ea34>
   32c08:	ldr	r2, [r4, #16]
   32c0c:	ldr	r1, [r4, #20]
   32c10:	ldr	r0, [r4, #48]	; 0x30
   32c14:	adds	r2, r2, #1
   32c18:	str	r2, [r4, #16]
   32c1c:	adc	r1, r1, #0
   32c20:	add	r2, r3, #1
   32c24:	str	r1, [r4, #20]
   32c28:	str	r2, [r4, #40]	; 0x28
   32c2c:	ldrb	r3, [r0, r3]
   32c30:	str	r3, [sp, #28]
   32c34:	str	r3, [sp, #24]
   32c38:	b	32860 <ftello64@plt+0x1eb0c>
   32c3c:	ldr	r2, [pc, #2780]	; 33720 <ftello64@plt+0x1f9cc>
   32c40:	b	328a0 <ftello64@plt+0x1eb4c>
   32c44:	ldr	r1, [r3]
   32c48:	ldr	r0, [pc, #2772]	; 33724 <ftello64@plt+0x1f9d0>
   32c4c:	bl	13a0c <gpgrt_fputs@plt>
   32c50:	ldr	r9, [pc, #2736]	; 33708 <ftello64@plt+0x1f9b4>
   32c54:	b	32788 <ftello64@plt+0x1ea34>
   32c58:	ldr	r0, [r7]
   32c5c:	ldr	r2, [sp, #24]
   32c60:	ldr	r1, [pc, #2752]	; 33728 <ftello64@plt+0x1f9d4>
   32c64:	bl	13bf8 <gpgrt_fprintf@plt>
   32c68:	b	32b9c <ftello64@plt+0x1ee48>
   32c6c:	ldr	r3, [sp, #20]
   32c70:	ldr	r0, [r3, #104]	; 0x68
   32c74:	bl	597ec <ftello64@plt+0x45a98>
   32c78:	mov	r1, r6
   32c7c:	str	r0, [sp, #28]
   32c80:	bl	59c7c <ftello64@plt+0x45f28>
   32c84:	ldr	r2, [pc, #2720]	; 3372c <ftello64@plt+0x1f9d8>
   32c88:	ldr	r3, [sp, #28]
   32c8c:	ldr	r1, [pc, #2716]	; 33730 <ftello64@plt+0x1f9dc>
   32c90:	cmp	r0, #0
   32c94:	movne	r2, r0
   32c98:	ldr	r0, [r7]
   32c9c:	bl	13bf8 <gpgrt_fprintf@plt>
   32ca0:	ldr	r0, [sp, #28]
   32ca4:	bl	13448 <gcry_free@plt>
   32ca8:	b	32aac <ftello64@plt+0x1ed58>
   32cac:	mov	r9, sl
   32cb0:	ldr	sl, [sp, #36]	; 0x24
   32cb4:	ldr	r3, [r7, #260]	; 0x104
   32cb8:	bic	sl, sl, #2
   32cbc:	cmp	r3, #0
   32cc0:	bne	32e14 <ftello64@plt+0x1f0c0>
   32cc4:	cmp	sl, #5
   32cc8:	bne	32e44 <ftello64@plt+0x1f0f0>
   32ccc:	cmp	r5, #0
   32cd0:	beq	32e54 <ftello64@plt+0x1f100>
   32cd4:	mov	r1, #48	; 0x30
   32cd8:	mov	r0, #1
   32cdc:	bl	13910 <gcry_calloc@plt>
   32ce0:	ldr	r3, [sp, #20]
   32ce4:	cmp	r0, #0
   32ce8:	mov	r8, r0
   32cec:	str	r0, [r3, #100]	; 0x64
   32cf0:	beq	3324c <ftello64@plt+0x1f4f8>
   32cf4:	ldr	r3, [r4, #32]
   32cf8:	cmp	r3, #0
   32cfc:	bne	32e68 <ftello64@plt+0x1f114>
   32d00:	ldr	r3, [r4, #40]	; 0x28
   32d04:	ldr	r2, [r4, #44]	; 0x2c
   32d08:	cmp	r3, r2
   32d0c:	bcs	32e68 <ftello64@plt+0x1f114>
   32d10:	ldr	r2, [r4, #16]
   32d14:	ldr	r1, [r4, #20]
   32d18:	ldr	r0, [r4, #48]	; 0x30
   32d1c:	adds	r2, r2, #1
   32d20:	str	r2, [r4, #16]
   32d24:	adc	r1, r1, #0
   32d28:	add	r2, r3, #1
   32d2c:	str	r1, [r4, #20]
   32d30:	str	r2, [r4, #40]	; 0x28
   32d34:	ldrb	r0, [r0, r3]
   32d38:	cmp	r0, #0
   32d3c:	strb	r0, [r8, #4]
   32d40:	sub	r6, r5, #1
   32d44:	bne	32e78 <ftello64@plt+0x1f124>
   32d48:	ldr	r5, [r8, #8]
   32d4c:	sub	r3, r5, #1000	; 0x3e8
   32d50:	sub	r3, r3, #1
   32d54:	cmp	r3, #1
   32d58:	bls	331d0 <ftello64@plt+0x1f47c>
   32d5c:	ldrb	r3, [r8]
   32d60:	ands	r5, r3, #1
   32d64:	bne	32f90 <ftello64@plt+0x1f23c>
   32d68:	ldr	r3, [sp, #32]
   32d6c:	cmp	r3, r9
   32d70:	ble	33214 <ftello64@plt+0x1f4c0>
   32d74:	cmp	r6, #1
   32d78:	bls	32f84 <ftello64@plt+0x1f230>
   32d7c:	ldr	r3, [sp, #20]
   32d80:	str	r8, [sp, #20]
   32d84:	add	sl, r3, r9, lsl #2
   32d88:	mov	r8, r4
   32d8c:	add	sl, sl, #100	; 0x64
   32d90:	ldr	r4, [sp, #32]
   32d94:	b	32db8 <ftello64@plt+0x1f064>
   32d98:	ldr	r3, [pc, #2408]	; 33708 <ftello64@plt+0x1f9b4>
   32d9c:	cmp	r0, #0
   32da0:	add	r9, r9, #1
   32da4:	moveq	r5, r3
   32da8:	cmp	r4, r9
   32dac:	beq	331fc <ftello64@plt+0x1f4a8>
   32db0:	cmp	r6, #1
   32db4:	bls	32f80 <ftello64@plt+0x1f22c>
   32db8:	add	r1, sp, #40	; 0x28
   32dbc:	mov	r0, r8
   32dc0:	str	r6, [sp, #40]	; 0x28
   32dc4:	bl	32474 <ftello64@plt+0x1e720>
   32dc8:	ldr	r1, [r7, #260]	; 0x104
   32dcc:	ldr	r2, [sp, #40]	; 0x28
   32dd0:	cmp	r1, #0
   32dd4:	sub	r6, r6, r2
   32dd8:	str	r0, [sl, #4]!
   32ddc:	beq	32d98 <ftello64@plt+0x1f044>
   32de0:	mov	r2, r9
   32de4:	ldr	r1, [pc, #2376]	; 33734 <ftello64@plt+0x1f9e0>
   32de8:	ldr	r0, [r7]
   32dec:	bl	13bf8 <gpgrt_fprintf@plt>
   32df0:	ldr	r2, [r7, #264]	; 0x108
   32df4:	ldr	r1, [sl]
   32df8:	ldr	r0, [r7]
   32dfc:	bl	2e0a0 <ftello64@plt+0x1a34c>
   32e00:	ldr	r1, [r7]
   32e04:	mov	r0, #10
   32e08:	bl	13634 <gpgrt_fputc@plt>
   32e0c:	ldr	r0, [sl]
   32e10:	b	32d98 <ftello64@plt+0x1f044>
   32e14:	add	r1, sp, #44	; 0x2c
   32e18:	ldr	r0, [sp, #20]
   32e1c:	bl	31330 <ftello64@plt+0x1d5dc>
   32e20:	cmp	sl, #5
   32e24:	beq	32ccc <ftello64@plt+0x1ef78>
   32e28:	ldr	r9, [r7, #260]	; 0x104
   32e2c:	cmp	r9, #0
   32e30:	beq	32788 <ftello64@plt+0x1ea34>
   32e34:	ldr	r0, [r7]
   32e38:	ldrd	r2, [sp, #44]	; 0x2c
   32e3c:	ldr	r1, [pc, #2292]	; 33738 <ftello64@plt+0x1f9e4>
   32e40:	bl	13bf8 <gpgrt_fprintf@plt>
   32e44:	mov	r9, #0
   32e48:	b	32788 <ftello64@plt+0x1ea34>
   32e4c:	ldr	r2, [pc, #2280]	; 3373c <ftello64@plt+0x1f9e8>
   32e50:	b	328a0 <ftello64@plt+0x1eb4c>
   32e54:	ldr	r9, [pc, #2220]	; 33708 <ftello64@plt+0x1f9b4>
   32e58:	mov	r5, #0
   32e5c:	b	32788 <ftello64@plt+0x1ea34>
   32e60:	ldr	r2, [pc, #2264]	; 33740 <ftello64@plt+0x1f9ec>
   32e64:	b	328a0 <ftello64@plt+0x1eb4c>
   32e68:	mov	r0, r4
   32e6c:	bl	565dc <ftello64@plt+0x42888>
   32e70:	uxtb	r0, r0
   32e74:	b	32d38 <ftello64@plt+0x1efe4>
   32e78:	ldrb	r3, [r8]
   32e7c:	add	r2, r0, #2
   32e80:	mov	sl, #0
   32e84:	uxtb	r2, r2
   32e88:	orr	r3, r3, #1
   32e8c:	cmp	r2, #1
   32e90:	strb	r3, [r8]
   32e94:	str	sl, [r8, #24]
   32e98:	bls	32ff4 <ftello64@plt+0x1f2a0>
   32e9c:	ldr	r2, [r7, #260]	; 0x104
   32ea0:	mov	r3, #1
   32ea4:	cmp	r2, #0
   32ea8:	str	sl, [r8, #8]
   32eac:	strb	r3, [r8, #12]
   32eb0:	moveq	sl, r2
   32eb4:	bne	3328c <ftello64@plt+0x1f538>
   32eb8:	bl	2ca1c <ftello64@plt+0x18cc8>
   32ebc:	uxtb	r0, r0
   32ec0:	cmp	r0, #16
   32ec4:	strb	r0, [r8, #28]
   32ec8:	bhi	337d8 <ftello64@plt+0x1fa84>
   32ecc:	ldr	r3, [r8, #8]
   32ed0:	ldr	r2, [pc, #2156]	; 33744 <ftello64@plt+0x1f9f0>
   32ed4:	cmp	r3, r2
   32ed8:	beq	33260 <ftello64@plt+0x1f50c>
   32edc:	ldr	r2, [pc, #2148]	; 33748 <ftello64@plt+0x1f9f4>
   32ee0:	cmp	r3, r2
   32ee4:	bne	32ef8 <ftello64@plt+0x1f1a4>
   32ee8:	cmp	sl, #16
   32eec:	movcs	sl, #16
   32ef0:	uxtb	r0, sl
   32ef4:	strb	r0, [r8, #28]
   32ef8:	cmp	r0, r6
   32efc:	bhi	32f84 <ftello64@plt+0x1f230>
   32f00:	cmp	r0, #0
   32f04:	beq	336a4 <ftello64@plt+0x1f950>
   32f08:	mov	r5, #0
   32f0c:	add	sl, sp, #52	; 0x34
   32f10:	b	32f54 <ftello64@plt+0x1f200>
   32f14:	ldr	r2, [r4, #16]
   32f18:	ldr	r1, [r4, #20]
   32f1c:	ldr	r0, [r4, #48]	; 0x30
   32f20:	adds	r2, r2, #1
   32f24:	str	r2, [r4, #16]
   32f28:	adc	r1, r1, #0
   32f2c:	add	r2, r3, #1
   32f30:	str	r1, [r4, #20]
   32f34:	str	r2, [r4, #40]	; 0x28
   32f38:	ldrb	r0, [r0, r3]
   32f3c:	ldrb	r3, [r8, #28]
   32f40:	strb	r0, [sl, r5]
   32f44:	add	r5, r5, #1
   32f48:	cmp	r5, r3
   32f4c:	sub	r2, r6, r5
   32f50:	bge	3313c <ftello64@plt+0x1f3e8>
   32f54:	ldr	r3, [r4, #32]
   32f58:	cmp	r3, #0
   32f5c:	bne	32f70 <ftello64@plt+0x1f21c>
   32f60:	ldr	r3, [r4, #40]	; 0x28
   32f64:	ldr	r2, [r4, #44]	; 0x2c
   32f68:	cmp	r3, r2
   32f6c:	bcc	32f14 <ftello64@plt+0x1f1c0>
   32f70:	mov	r0, r4
   32f74:	bl	565dc <ftello64@plt+0x42888>
   32f78:	uxtb	r0, r0
   32f7c:	b	32f3c <ftello64@plt+0x1f1e8>
   32f80:	mov	r4, r8
   32f84:	mov	r5, r6
   32f88:	ldr	r9, [pc, #1912]	; 33708 <ftello64@plt+0x1f9b4>
   32f8c:	b	32788 <ftello64@plt+0x1ea34>
   32f90:	cmp	r6, #1
   32f94:	bls	32f84 <ftello64@plt+0x1f230>
   32f98:	mov	r1, r6
   32f9c:	mov	r0, r4
   32fa0:	bl	32398 <ftello64@plt+0x1e644>
   32fa4:	lsl	r2, r6, #3
   32fa8:	mov	r1, r0
   32fac:	mov	r0, #0
   32fb0:	bl	13c94 <gcry_mpi_set_opaque@plt>
   32fb4:	ldr	r1, [sp, #20]
   32fb8:	add	r3, r9, #26
   32fbc:	cmp	r0, #0
   32fc0:	str	r0, [r1, r3, lsl #2]
   32fc4:	beq	32fd0 <ftello64@plt+0x1f27c>
   32fc8:	mov	r1, #256	; 0x100
   32fcc:	bl	134a8 <gcry_mpi_set_flag@plt>
   32fd0:	ldr	r5, [r7, #260]	; 0x104
   32fd4:	cmp	r5, #0
   32fd8:	beq	32e28 <ftello64@plt+0x1f0d4>
   32fdc:	mov	r2, r9
   32fe0:	ldr	r1, [pc, #1892]	; 3374c <ftello64@plt+0x1f9f8>
   32fe4:	ldr	r0, [r7]
   32fe8:	bl	13bf8 <gpgrt_fprintf@plt>
   32fec:	mov	r5, #0
   32ff0:	b	32e28 <ftello64@plt+0x1f0d4>
   32ff4:	cmp	r6, #2
   32ff8:	bls	32f84 <ftello64@plt+0x1f230>
   32ffc:	uxtb	r2, r3
   33000:	sub	r0, r0, #254	; 0xfe
   33004:	ldr	r3, [r4, #32]
   33008:	clz	r0, r0
   3300c:	lsr	r0, r0, #5
   33010:	bic	r2, r2, #2
   33014:	orr	r2, r2, r0, lsl #1
   33018:	cmp	r3, sl
   3301c:	strb	r2, [r8]
   33020:	bne	3335c <ftello64@plt+0x1f608>
   33024:	ldr	r1, [r4, #40]	; 0x28
   33028:	ldr	r2, [r4, #44]	; 0x2c
   3302c:	cmp	r1, r2
   33030:	bcs	3335c <ftello64@plt+0x1f608>
   33034:	ldr	r2, [r4, #16]
   33038:	ldr	r0, [r4, #20]
   3303c:	ldr	ip, [r4, #48]	; 0x30
   33040:	adds	r2, r2, #1
   33044:	adc	r0, r0, #0
   33048:	str	r2, [r4, #16]
   3304c:	add	r2, r1, #1
   33050:	str	r0, [r4, #20]
   33054:	str	r2, [r4, #40]	; 0x28
   33058:	ldrb	r0, [ip, r1]
   3305c:	cmp	r3, #0
   33060:	strb	r0, [r8, #4]
   33064:	bne	33348 <ftello64@plt+0x1f5f4>
   33068:	ldr	r1, [r4, #40]	; 0x28
   3306c:	ldr	r2, [r4, #44]	; 0x2c
   33070:	cmp	r1, r2
   33074:	bcs	33348 <ftello64@plt+0x1f5f4>
   33078:	ldr	r2, [r4, #16]
   3307c:	ldr	r0, [r4, #20]
   33080:	ldr	ip, [r4, #48]	; 0x30
   33084:	adds	r2, r2, #1
   33088:	adc	r0, r0, #0
   3308c:	str	r2, [r4, #16]
   33090:	add	r2, r1, #1
   33094:	str	r0, [r4, #20]
   33098:	str	r2, [r4, #40]	; 0x28
   3309c:	ldrb	r0, [ip, r1]
   330a0:	cmp	r3, #0
   330a4:	str	r0, [r8, #8]
   330a8:	bne	33338 <ftello64@plt+0x1f5e4>
   330ac:	ldrd	r2, [r4, #40]	; 0x28
   330b0:	cmp	r2, r3
   330b4:	bcs	33338 <ftello64@plt+0x1f5e4>
   330b8:	ldr	r3, [r4, #16]
   330bc:	ldr	r1, [r4, #20]
   330c0:	ldr	r0, [r4, #48]	; 0x30
   330c4:	adds	r3, r3, #1
   330c8:	str	r3, [r4, #16]
   330cc:	adc	r1, r1, #0
   330d0:	add	r3, r2, #1
   330d4:	str	r1, [r4, #20]
   330d8:	str	r3, [r4, #40]	; 0x28
   330dc:	ldrb	r0, [r0, r2]
   330e0:	ldr	r3, [r8, #8]
   330e4:	strb	r0, [r8, #12]
   330e8:	cmp	r3, #101	; 0x65
   330ec:	sub	r5, r5, #4
   330f0:	beq	33424 <ftello64@plt+0x1f6d0>
   330f4:	cmp	r3, #1
   330f8:	beq	33374 <ftello64@plt+0x1f620>
   330fc:	cmp	r3, #3
   33100:	beq	33374 <ftello64@plt+0x1f620>
   33104:	cmp	r3, #3
   33108:	ldr	r2, [r7, #260]	; 0x104
   3310c:	beq	33674 <ftello64@plt+0x1f920>
   33110:	bgt	332a4 <ftello64@plt+0x1f550>
   33114:	cmp	r3, #0
   33118:	beq	3368c <ftello64@plt+0x1f938>
   3311c:	cmp	r3, #1
   33120:	bne	33528 <ftello64@plt+0x1f7d4>
   33124:	cmp	r2, #0
   33128:	bne	336b0 <ftello64@plt+0x1f95c>
   3312c:	mov	r6, r5
   33130:	ldrb	r0, [r8, #4]
   33134:	mov	sl, #0
   33138:	b	32eb8 <ftello64@plt+0x1f164>
   3313c:	ldr	r3, [r8, #8]
   33140:	ldr	r1, [r7, #260]	; 0x104
   33144:	mov	r5, r3
   33148:	cmp	r1, #0
   3314c:	moveq	r6, r2
   33150:	beq	331bc <ftello64@plt+0x1f468>
   33154:	ldr	lr, [pc, #1516]	; 33748 <ftello64@plt+0x1f9f4>
   33158:	ldr	ip, [pc, #1520]	; 33750 <ftello64@plt+0x1f9fc>
   3315c:	cmp	r3, lr
   33160:	ldr	r0, [r7]
   33164:	ldr	r1, [pc, #1512]	; 33754 <ftello64@plt+0x1fa00>
   33168:	mov	r6, r2
   3316c:	moveq	r1, ip
   33170:	bl	13bf8 <gpgrt_fprintf@plt>
   33174:	ldrb	r3, [r8, #28]
   33178:	cmp	r3, #0
   3317c:	addne	r5, sp, #51	; 0x33
   33180:	beq	331ac <ftello64@plt+0x1f458>
   33184:	ldrb	r2, [r5, #1]
   33188:	ldr	r1, [pc, #1480]	; 33758 <ftello64@plt+0x1fa04>
   3318c:	ldr	r0, [r7]
   33190:	bl	13bf8 <gpgrt_fprintf@plt>
   33194:	ldrb	r2, [r8, #28]
   33198:	add	r3, r5, #2
   3319c:	sub	r3, r3, sl
   331a0:	cmp	r2, r3
   331a4:	add	r5, r5, #1
   331a8:	bgt	33184 <ftello64@plt+0x1f430>
   331ac:	ldr	r1, [r7]
   331b0:	mov	r0, #10
   331b4:	bl	13634 <gpgrt_fputc@plt>
   331b8:	ldr	r5, [r8, #8]
   331bc:	mov	r1, sl
   331c0:	ldrb	r2, [r8, #28]
   331c4:	add	r0, r8, #29
   331c8:	bl	133e8 <memcpy@plt>
   331cc:	b	32d4c <ftello64@plt+0x1eff8>
   331d0:	ldr	r0, [pc, #1412]	; 3375c <ftello64@plt+0x1fa08>
   331d4:	bl	139d0 <gcry_xstrdup@plt>
   331d8:	mov	r5, #0
   331dc:	mov	r2, #80	; 0x50
   331e0:	add	r9, r9, #26
   331e4:	mov	r1, r0
   331e8:	mov	r0, r5
   331ec:	bl	13c94 <gcry_mpi_set_opaque@plt>
   331f0:	ldr	r3, [sp, #20]
   331f4:	str	r0, [r3, r9, lsl #2]
   331f8:	b	32e28 <ftello64@plt+0x1f0d4>
   331fc:	cmp	r5, #0
   33200:	mov	r4, r8
   33204:	movne	r9, r5
   33208:	ldr	r8, [sp, #20]
   3320c:	movne	r5, r6
   33210:	bne	32788 <ftello64@plt+0x1ea34>
   33214:	cmp	r6, #1
   33218:	bls	32f84 <ftello64@plt+0x1f230>
   3321c:	mov	r0, r4
   33220:	bl	31fd4 <ftello64@plt+0x1e280>
   33224:	ldr	r3, [r7, #260]	; 0x104
   33228:	sub	r5, r6, #2
   3322c:	cmp	r3, #0
   33230:	mov	r2, r0
   33234:	strh	r0, [r8, #2]
   33238:	beq	32e28 <ftello64@plt+0x1f0d4>
   3323c:	ldr	r1, [pc, #1308]	; 33760 <ftello64@plt+0x1fa0c>
   33240:	ldr	r0, [r7]
   33244:	bl	13bf8 <gpgrt_fprintf@plt>
   33248:	b	32e28 <ftello64@plt+0x1f0d4>
   3324c:	bl	1385c <gpg_err_code_from_syserror@plt>
   33250:	subs	r9, r0, #0
   33254:	uxthne	r9, r9
   33258:	orrne	r9, r9, #33554432	; 0x2000000
   3325c:	b	32788 <ftello64@plt+0x1ea34>
   33260:	ldr	r1, [r7, #260]	; 0x104
   33264:	mov	r2, #0
   33268:	cmp	r1, r2
   3326c:	mov	r5, r3
   33270:	strb	r2, [r8, #28]
   33274:	addeq	sl, sp, #52	; 0x34
   33278:	beq	331bc <ftello64@plt+0x1f468>
   3327c:	ldr	r0, [r7]
   33280:	ldr	r1, [pc, #1228]	; 33754 <ftello64@plt+0x1fa00>
   33284:	add	sl, sp, #52	; 0x34
   33288:	b	33170 <ftello64@plt+0x1f41c>
   3328c:	mov	r2, r0
   33290:	ldr	r1, [pc, #1228]	; 33764 <ftello64@plt+0x1fa10>
   33294:	ldr	r0, [r7]
   33298:	bl	13bf8 <gpgrt_fprintf@plt>
   3329c:	ldrb	r0, [r8, #4]
   332a0:	b	32eb8 <ftello64@plt+0x1f164>
   332a4:	ldr	r1, [pc, #1176]	; 33744 <ftello64@plt+0x1f9f0>
   332a8:	cmp	r3, r1
   332ac:	beq	33554 <ftello64@plt+0x1f800>
   332b0:	add	r1, r1, #1
   332b4:	cmp	r3, r1
   332b8:	bne	33528 <ftello64@plt+0x1f7d4>
   332bc:	cmp	r2, #0
   332c0:	bne	336c0 <ftello64@plt+0x1f96c>
   332c4:	cmp	r5, #0
   332c8:	beq	32e54 <ftello64@plt+0x1f100>
   332cc:	ldr	r3, [r4, #32]
   332d0:	cmp	r3, #0
   332d4:	bne	33518 <ftello64@plt+0x1f7c4>
   332d8:	ldrd	r2, [r4, #40]	; 0x28
   332dc:	cmp	r2, r3
   332e0:	bcs	33518 <ftello64@plt+0x1f7c4>
   332e4:	ldr	r3, [r4, #16]
   332e8:	ldr	r1, [r4, #20]
   332ec:	ldr	r0, [r4, #48]	; 0x30
   332f0:	adds	r3, r3, #1
   332f4:	str	r3, [r4, #16]
   332f8:	adc	r1, r1, #0
   332fc:	add	r3, r2, #1
   33300:	str	r1, [r4, #20]
   33304:	str	r3, [r4, #40]	; 0x28
   33308:	ldrb	sl, [r0, r2]
   3330c:	cmn	sl, #1
   33310:	movne	r3, #0
   33314:	moveq	r3, #1
   33318:	sub	r5, r5, #1
   3331c:	cmp	r5, sl
   33320:	orrcc	r3, r3, #1
   33324:	cmp	r3, #0
   33328:	bne	32ad8 <ftello64@plt+0x1ed84>
   3332c:	mov	r6, r5
   33330:	ldrb	r0, [r8, #4]
   33334:	b	32eb8 <ftello64@plt+0x1f164>
   33338:	mov	r0, r4
   3333c:	bl	565dc <ftello64@plt+0x42888>
   33340:	uxtb	r0, r0
   33344:	b	330e0 <ftello64@plt+0x1f38c>
   33348:	mov	r0, r4
   3334c:	bl	565dc <ftello64@plt+0x42888>
   33350:	ldr	r3, [r4, #32]
   33354:	uxtb	r0, r0
   33358:	b	330a0 <ftello64@plt+0x1f34c>
   3335c:	mov	r0, r4
   33360:	bl	565dc <ftello64@plt+0x42888>
   33364:	ldr	r3, [r4, #32]
   33368:	uxtb	r0, r0
   3336c:	b	3305c <ftello64@plt+0x1f308>
   33370:	bl	134b4 <__stack_chk_fail@plt>
   33374:	cmp	r5, #0
   33378:	beq	32ad8 <ftello64@plt+0x1ed84>
   3337c:	add	sl, sp, #51	; 0x33
   33380:	mov	r6, #0
   33384:	b	333d8 <ftello64@plt+0x1f684>
   33388:	ldr	r2, [r4, #16]
   3338c:	ldr	r1, [r4, #20]
   33390:	ldr	r0, [r4, #48]	; 0x30
   33394:	adds	r2, r2, #1
   33398:	str	r2, [r4, #16]
   3339c:	adc	r1, r1, #0
   333a0:	add	r2, r3, #1
   333a4:	str	r1, [r4, #20]
   333a8:	str	r2, [r4, #40]	; 0x28
   333ac:	ldrb	r0, [r0, r3]
   333b0:	subs	r5, r5, #1
   333b4:	movne	r3, #1
   333b8:	moveq	r3, #0
   333bc:	add	r6, r6, #1
   333c0:	cmp	r6, #7
   333c4:	movgt	r3, #0
   333c8:	andle	r3, r3, #1
   333cc:	cmp	r3, #0
   333d0:	strb	r0, [sl, #1]!
   333d4:	beq	33404 <ftello64@plt+0x1f6b0>
   333d8:	ldr	r3, [r4, #32]
   333dc:	cmp	r3, #0
   333e0:	bne	333f4 <ftello64@plt+0x1f6a0>
   333e4:	ldr	r3, [r4, #40]	; 0x28
   333e8:	ldr	r2, [r4, #44]	; 0x2c
   333ec:	cmp	r3, r2
   333f0:	bcc	33388 <ftello64@plt+0x1f634>
   333f4:	mov	r0, r4
   333f8:	bl	565dc <ftello64@plt+0x42888>
   333fc:	uxtb	r0, r0
   33400:	b	333b0 <ftello64@plt+0x1f65c>
   33404:	cmp	r6, #7
   33408:	ble	32ad8 <ftello64@plt+0x1ed84>
   3340c:	add	r2, sp, #52	; 0x34
   33410:	ldr	r3, [r8, #8]
   33414:	ldm	r2!, {r0, r1}
   33418:	str	r0, [r8, #13]
   3341c:	str	r1, [r8, #17]
   33420:	b	33104 <ftello64@plt+0x1f3b0>
   33424:	cmp	r5, #0
   33428:	beq	334f4 <ftello64@plt+0x1f7a0>
   3342c:	add	sl, sp, #52	; 0x34
   33430:	str	r7, [sp, #24]
   33434:	mov	r6, #0
   33438:	mov	r7, sl
   3343c:	b	33490 <ftello64@plt+0x1f73c>
   33440:	ldr	r2, [r4, #16]
   33444:	ldr	r0, [r4, #20]
   33448:	ldr	ip, [r4, #48]	; 0x30
   3344c:	adds	r2, r2, #1
   33450:	adc	r0, r0, #0
   33454:	str	r2, [r4, #16]
   33458:	add	r2, r3, #1
   3345c:	str	r0, [r4, #20]
   33460:	str	r2, [r4, #40]	; 0x28
   33464:	ldrb	r0, [ip, r3]
   33468:	subs	r5, r5, #1
   3346c:	movne	r3, #1
   33470:	moveq	r3, #0
   33474:	add	r6, r6, #1
   33478:	cmp	r6, #3
   3347c:	movgt	r3, #0
   33480:	andle	r3, r3, #1
   33484:	cmp	r3, #0
   33488:	strb	r0, [r7], #1
   3348c:	beq	334bc <ftello64@plt+0x1f768>
   33490:	ldr	r3, [r4, #32]
   33494:	cmp	r3, #0
   33498:	bne	334ac <ftello64@plt+0x1f758>
   3349c:	ldr	r3, [r4, #40]	; 0x28
   334a0:	ldr	r2, [r4, #44]	; 0x2c
   334a4:	cmp	r3, r2
   334a8:	bcc	33440 <ftello64@plt+0x1f6ec>
   334ac:	mov	r0, r4
   334b0:	bl	565dc <ftello64@plt+0x42888>
   334b4:	uxtb	r0, r0
   334b8:	b	33468 <ftello64@plt+0x1f714>
   334bc:	cmp	r6, #3
   334c0:	ldr	r7, [sp, #24]
   334c4:	ble	334f4 <ftello64@plt+0x1f7a0>
   334c8:	mov	r0, sl
   334cc:	mov	r2, #3
   334d0:	ldr	r1, [pc, #656]	; 33768 <ftello64@plt+0x1fa14>
   334d4:	bl	13454 <memcmp@plt>
   334d8:	cmp	r0, #0
   334dc:	bne	334f4 <ftello64@plt+0x1f7a0>
   334e0:	ldrb	r2, [sp, #55]	; 0x37
   334e4:	add	r2, r2, #1000	; 0x3e8
   334e8:	mov	r3, r2
   334ec:	str	r2, [r8, #8]
   334f0:	b	330f4 <ftello64@plt+0x1f3a0>
   334f4:	ldr	r3, [r7, #260]	; 0x104
   334f8:	cmp	r3, #0
   334fc:	beq	32ad8 <ftello64@plt+0x1ed84>
   33500:	ldr	r2, [r8, #8]
   33504:	ldr	r0, [r7]
   33508:	ldr	r1, [pc, #604]	; 3376c <ftello64@plt+0x1fa18>
   3350c:	bl	13bf8 <gpgrt_fprintf@plt>
   33510:	ldr	r9, [pc, #496]	; 33708 <ftello64@plt+0x1f9b4>
   33514:	b	32788 <ftello64@plt+0x1ea34>
   33518:	mov	r0, r4
   3351c:	bl	565dc <ftello64@plt+0x42888>
   33520:	mov	sl, r0
   33524:	b	3330c <ftello64@plt+0x1f5b8>
   33528:	cmp	r2, #0
   3352c:	beq	32ad8 <ftello64@plt+0x1ed84>
   33530:	ldr	r1, [pc, #500]	; 3372c <ftello64@plt+0x1f9d8>
   33534:	cmp	r3, #1000	; 0x3e8
   33538:	ldr	r2, [pc, #560]	; 33770 <ftello64@plt+0x1fa1c>
   3353c:	ldr	r0, [r7]
   33540:	movlt	r2, r1
   33544:	ldr	r1, [pc, #552]	; 33774 <ftello64@plt+0x1fa20>
   33548:	bl	13bf8 <gpgrt_fprintf@plt>
   3354c:	ldr	r9, [pc, #436]	; 33708 <ftello64@plt+0x1f9b4>
   33550:	b	32788 <ftello64@plt+0x1ea34>
   33554:	cmp	r2, #0
   33558:	beq	3312c <ftello64@plt+0x1f3d8>
   3355c:	ldr	r1, [pc, #532]	; 33778 <ftello64@plt+0x1fa24>
   33560:	ldr	r0, [r7]
   33564:	bl	13bf8 <gpgrt_fprintf@plt>
   33568:	ldr	r3, [r7, #260]	; 0x104
   3356c:	cmp	r3, #0
   33570:	beq	335bc <ftello64@plt+0x1f868>
   33574:	ldrb	r0, [r8]
   33578:	ldrb	r2, [r8, #12]
   3357c:	ldr	r1, [pc, #504]	; 3377c <ftello64@plt+0x1fa28>
   33580:	tst	r0, #2
   33584:	ldr	r3, [pc, #500]	; 33780 <ftello64@plt+0x1fa2c>
   33588:	str	r2, [sp]
   3358c:	movne	r3, r1
   33590:	ldrb	r2, [r8, #4]
   33594:	ldr	r1, [pc, #488]	; 33784 <ftello64@plt+0x1fa30>
   33598:	ldr	r0, [r7]
   3359c:	bl	13bf8 <gpgrt_fprintf@plt>
   335a0:	ldr	r3, [r8, #8]
   335a4:	bic	r3, r3, #2
   335a8:	cmp	r3, #1
   335ac:	beq	3362c <ftello64@plt+0x1f8d8>
   335b0:	ldr	r1, [r7]
   335b4:	mov	r0, #10
   335b8:	bl	13634 <gpgrt_fputc@plt>
   335bc:	ldr	r3, [r8, #8]
   335c0:	cmp	r3, #3
   335c4:	bne	33664 <ftello64@plt+0x1f910>
   335c8:	cmp	r5, #0
   335cc:	beq	32e54 <ftello64@plt+0x1f100>
   335d0:	ldr	r3, [r4, #32]
   335d4:	cmp	r3, #0
   335d8:	bne	33654 <ftello64@plt+0x1f900>
   335dc:	ldrd	r2, [r4, #40]	; 0x28
   335e0:	cmp	r2, r3
   335e4:	bcs	33654 <ftello64@plt+0x1f900>
   335e8:	ldr	r3, [r4, #16]
   335ec:	ldr	r1, [r4, #20]
   335f0:	ldr	r0, [r4, #48]	; 0x30
   335f4:	adds	r3, r3, #1
   335f8:	str	r3, [r4, #16]
   335fc:	adc	r1, r1, #0
   33600:	add	r3, r2, #1
   33604:	str	r1, [r4, #20]
   33608:	str	r3, [r4, #40]	; 0x28
   3360c:	ldrb	r3, [r0, r2]
   33610:	ldr	sl, [r7, #260]	; 0x104
   33614:	str	r3, [r8, #24]
   33618:	cmp	sl, #0
   3361c:	sub	r6, r5, #1
   33620:	bne	337b0 <ftello64@plt+0x1fa5c>
   33624:	ldrb	r0, [r8, #4]
   33628:	b	32eb8 <ftello64@plt+0x1f164>
   3362c:	ldr	r1, [pc, #340]	; 33788 <ftello64@plt+0x1fa34>
   33630:	ldr	r0, [r7]
   33634:	bl	13bf8 <gpgrt_fprintf@plt>
   33638:	mov	r3, #0
   3363c:	str	r3, [sp]
   33640:	mov	r2, #8
   33644:	add	r1, r8, #13
   33648:	ldr	r0, [r7]
   3364c:	bl	1349c <gpgrt_write_hexstring@plt>
   33650:	b	335b0 <ftello64@plt+0x1f85c>
   33654:	mov	r0, r4
   33658:	bl	565dc <ftello64@plt+0x42888>
   3365c:	uxtb	r3, r0
   33660:	b	33610 <ftello64@plt+0x1f8bc>
   33664:	ldr	r2, [pc, #220]	; 33748 <ftello64@plt+0x1f9f4>
   33668:	cmp	r3, r2
   3366c:	beq	332c4 <ftello64@plt+0x1f570>
   33670:	b	3312c <ftello64@plt+0x1f3d8>
   33674:	cmp	r2, #0
   33678:	beq	335c8 <ftello64@plt+0x1f874>
   3367c:	ldr	r1, [pc, #264]	; 3378c <ftello64@plt+0x1fa38>
   33680:	ldr	r0, [r7]
   33684:	bl	13bf8 <gpgrt_fprintf@plt>
   33688:	b	33568 <ftello64@plt+0x1f814>
   3368c:	cmp	r2, #0
   33690:	beq	3312c <ftello64@plt+0x1f3d8>
   33694:	ldr	r1, [pc, #244]	; 33790 <ftello64@plt+0x1fa3c>
   33698:	ldr	r0, [r7]
   3369c:	bl	13bf8 <gpgrt_fprintf@plt>
   336a0:	b	33568 <ftello64@plt+0x1f814>
   336a4:	mov	r2, r6
   336a8:	add	sl, sp, #52	; 0x34
   336ac:	b	33140 <ftello64@plt+0x1f3ec>
   336b0:	ldr	r1, [pc, #220]	; 33794 <ftello64@plt+0x1fa40>
   336b4:	ldr	r0, [r7]
   336b8:	bl	13bf8 <gpgrt_fprintf@plt>
   336bc:	b	33568 <ftello64@plt+0x1f814>
   336c0:	ldr	r1, [pc, #208]	; 33798 <ftello64@plt+0x1fa44>
   336c4:	ldr	r0, [r7]
   336c8:	bl	13bf8 <gpgrt_fprintf@plt>
   336cc:	b	33568 <ftello64@plt+0x1f814>
   336d0:	andeq	r6, r7, r8, ror #19
   336d4:	andeq	r8, r7, r0, asr r2
   336d8:	andeq	r7, r7, ip, lsr #28
   336dc:	andeq	r0, r0, #222	; 0xde
   336e0:	andeq	r0, r6, r4, ror #10
   336e4:	andeq	r0, r6, r4, lsr #15
   336e8:	andeq	r0, r6, r0, lsr r9
   336ec:	andeq	r0, r6, r8, lsr r8
   336f0:	andeq	r0, r6, r0, ror #16
   336f4:	andeq	r0, r6, r4, lsl #17
   336f8:	andeq	r0, r0, #3
   336fc:	andeq	r0, r6, r8, lsr #17
   33700:	andeq	r0, r6, r8, lsl #19
   33704:	strdeq	r0, [r6], -ip
   33708:	andeq	r0, r0, #14
   3370c:	andeq	r0, r6, r4, lsl r8
   33710:	andeq	r0, r6, r0, lsr r8
   33714:	andeq	pc, r5, r0, lsr #28
   33718:	andeq	r0, r6, r8, asr #17
   3371c:	andeq	r0, r6, r0, ror #17
   33720:			; <UNDEFINED> instruction: 0x000607b0
   33724:	andeq	r0, r6, r4, lsl r9
   33728:	andeq	r0, r6, r0, ror r9
   3372c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   33730:	muleq	r6, r4, r9
   33734:	ldrdeq	r0, [r6], -ip
   33738:	strdeq	r0, [r6], -ip
   3373c:			; <UNDEFINED> instruction: 0x000607b8
   33740:	muleq	r6, r8, r7
   33744:	andeq	r0, r0, r9, ror #7
   33748:	andeq	r0, r0, sl, ror #7
   3374c:	andeq	r0, r6, r0, asr #21
   33750:	andeq	r0, r6, r0, lsl #16
   33754:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   33758:	andeq	r0, r6, r8, lsr #13
   3375c:			; <UNDEFINED> instruction: 0x00060ab4
   33760:	andeq	r0, r6, r8, ror #21
   33764:	andeq	r0, r6, r8, asr sl
   33768:	andeq	fp, r5, r4, lsr #22
   3376c:	andeq	r0, r6, r0, lsr #19
   33770:	andeq	r0, r6, r0, asr #15
   33774:	andeq	r0, r6, r4, lsl #20
   33778:	ldrdeq	r0, [r6], -ip
   3377c:	andeq	r0, r6, r8, asr #15
   33780:	ldrdeq	r0, [r6], -ip
   33784:	andeq	r0, r6, r8, lsl sl
   33788:	andeq	r0, r6, r0, lsr sl
   3378c:	andeq	r0, r6, ip, asr #19
   33790:			; <UNDEFINED> instruction: 0x000609b4
   33794:	andeq	r0, r6, r0, asr #19
   33798:	andeq	r0, r6, ip, ror #19
   3379c:	andeq	r0, r6, ip, lsr sl
   337a0:	andeq	r0, r6, ip, asr r6
   337a4:	andeq	r0, r0, r7, lsl sl
   337a8:	andeq	r0, r6, ip, ror sl
   337ac:	muleq	r6, r8, sl
   337b0:	and	r1, r3, #15
   337b4:	lsr	r2, r3, #4
   337b8:	add	r1, r1, #16
   337bc:	add	r2, r2, #6
   337c0:	ldr	r0, [r7]
   337c4:	lsl	r2, r1, r2
   337c8:	ldr	r1, [pc, #-52]	; 3379c <ftello64@plt+0x1fa48>
   337cc:	bl	13bf8 <gpgrt_fprintf@plt>
   337d0:	mov	sl, #0
   337d4:	b	33624 <ftello64@plt+0x1f8d0>
   337d8:	ldr	r3, [pc, #-64]	; 337a0 <ftello64@plt+0x1fa4c>
   337dc:	ldr	r2, [pc, #-64]	; 337a4 <ftello64@plt+0x1fa50>
   337e0:	ldr	r1, [pc, #-64]	; 337a8 <ftello64@plt+0x1fa54>
   337e4:	ldr	r0, [pc, #-64]	; 337ac <ftello64@plt+0x1fa58>
   337e8:	bl	4eeac <ftello64@plt+0x3b158>
   337ec:	push	{r4, r5, r6, lr}
   337f0:	mov	r4, r0
   337f4:	ldr	r5, [pc, #144]	; 3388c <ftello64@plt+0x1fb38>
   337f8:	ldr	r3, [r5, #268]	; 0x10c
   337fc:	cmp	r3, #0
   33800:	beq	33858 <ftello64@plt+0x1fb04>
   33804:	cmp	r4, #0
   33808:	popeq	{r4, r5, r6, pc}
   3380c:	ldrb	r3, [r4]
   33810:	cmp	r3, #33	; 0x21
   33814:	ldrbeq	r3, [r4, #1]
   33818:	addeq	r4, r4, #1
   3381c:	cmp	r3, #0
   33820:	popeq	{r4, r5, r6, pc}
   33824:	ldr	r0, [r5, #268]	; 0x10c
   33828:	mov	r1, r4
   3382c:	bl	4a724 <ftello64@plt+0x369d0>
   33830:	cmp	r0, #0
   33834:	popne	{r4, r5, r6, pc}
   33838:	mov	r1, r4
   3383c:	ldr	r0, [pc, #76]	; 33890 <ftello64@plt+0x1fb3c>
   33840:	bl	4a410 <ftello64@plt+0x366bc>
   33844:	mov	r5, r0
   33848:	mov	r0, r4
   3384c:	bl	13814 <strlen@plt>
   33850:	str	r0, [r5, #4]
   33854:	pop	{r4, r5, r6, pc}
   33858:	ldr	r1, [pc, #52]	; 33894 <ftello64@plt+0x1fb40>
   3385c:	add	r0, r5, #268	; 0x10c
   33860:	bl	4a410 <ftello64@plt+0x366bc>
   33864:	mov	r3, #32
   33868:	ldr	r1, [pc, #40]	; 33898 <ftello64@plt+0x1fb44>
   3386c:	str	r3, [r0, #4]
   33870:	add	r0, r5, #268	; 0x10c
   33874:	bl	4a410 <ftello64@plt+0x366bc>
   33878:	mov	r3, #21
   3387c:	cmp	r4, #0
   33880:	str	r3, [r0, #4]
   33884:	bne	3380c <ftello64@plt+0x1fab8>
   33888:	pop	{r4, r5, r6, pc}
   3388c:	andeq	r7, r7, ip, lsr #28
   33890:	andeq	r7, r7, r8, lsr pc
   33894:	andeq	r0, r6, r0, lsl fp
   33898:	andeq	lr, r5, r4, ror #29
   3389c:	push	{r4, r5, r6, lr}
   338a0:	ldr	r4, [pc, #108]	; 33914 <ftello64@plt+0x1fbc0>
   338a4:	ldr	r3, [r4]
   338a8:	ldr	r5, [r4, #260]	; 0x104
   338ac:	cmp	r3, #0
   338b0:	str	r0, [r4, #260]	; 0x104
   338b4:	beq	338c0 <ftello64@plt+0x1fb6c>
   338b8:	mov	r0, r5
   338bc:	pop	{r4, r5, r6, pc}
   338c0:	ldr	r6, [pc, #80]	; 33918 <ftello64@plt+0x1fbc4>
   338c4:	ldr	r3, [r6, #148]	; 0x94
   338c8:	cmp	r3, #0
   338cc:	bne	338f4 <ftello64@plt+0x1fba0>
   338d0:	mov	r0, #2
   338d4:	bl	13790 <_gpgrt_get_std_stream@plt>
   338d8:	str	r0, [r4]
   338dc:	ldr	r3, [r6, #8]
   338e0:	mov	r0, r5
   338e4:	tst	r3, #2
   338e8:	movne	r3, #1
   338ec:	strne	r3, [r4, #264]	; 0x108
   338f0:	pop	{r4, r5, r6, pc}
   338f4:	mov	r0, #1
   338f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   338fc:	ldr	r3, [r6]
   33900:	cmp	r3, #0
   33904:	movne	r3, #1
   33908:	strne	r3, [r4, #264]	; 0x108
   3390c:	str	r0, [r4]
   33910:	b	338dc <ftello64@plt+0x1fb88>
   33914:	andeq	r7, r7, ip, lsr #28
   33918:	andeq	r8, r7, r0, asr r2
   3391c:	sub	r2, r2, #2
   33920:	cmp	r2, #31
   33924:	ldrls	pc, [pc, r2, lsl #2]
   33928:	b	33a50 <ftello64@plt+0x1fcfc>
   3392c:	andeq	r3, r3, ip, asr #19
   33930:	andeq	r3, r3, ip, asr #19
   33934:	ldrdeq	r3, [r3], -ip
   33938:	andeq	r3, r3, ip, ror #19
   3393c:	andeq	r3, r3, r0, asr sl
   33940:	ldrdeq	r3, [r3], -ip
   33944:	andeq	r3, r3, r0, asr sl
   33948:	andeq	r3, r3, ip, asr #19
   3394c:	andeq	r3, r3, r0, asr sl
   33950:	andeq	r3, r3, r0, asr sl
   33954:	strdeq	r3, [r3], -ip
   33958:	andeq	r3, r3, r0, asr sl
   3395c:	andeq	r3, r3, r0, asr sl
   33960:	andeq	r3, r3, r0, asr sl
   33964:	andeq	r3, r3, ip, lsl #20
   33968:	andeq	r3, r3, r0, asr sl
   3396c:	andeq	r3, r3, r0, asr sl
   33970:	andeq	r3, r3, r0, asr sl
   33974:	andeq	r3, r3, ip, lsl sl
   33978:	andeq	r3, r3, r0, asr sl
   3397c:	andeq	r3, r3, r0, asr sl
   33980:	andeq	r3, r3, r0, asr sl
   33984:	andeq	r3, r3, r0, asr sl
   33988:	andeq	r3, r3, ip, lsr #19
   3398c:	andeq	r3, r3, r0, asr sl
   33990:	andeq	r3, r3, r0, asr sl
   33994:	andeq	r3, r3, r0, asr sl
   33998:	ldrdeq	r3, [r3], -ip
   3399c:	andeq	r3, r3, r0, asr sl
   339a0:	andeq	r3, r3, r0, asr sl
   339a4:	ldrdeq	r3, [r3], -ip
   339a8:			; <UNDEFINED> instruction: 0x000339bc
   339ac:	cmp	r1, #1
   339b0:	moveq	r0, #0
   339b4:	mvnne	r0, #1
   339b8:	bx	lr
   339bc:	cmp	r1, #20
   339c0:	movhi	r0, #0
   339c4:	mvnls	r0, #1
   339c8:	bx	lr
   339cc:	cmp	r1, #3
   339d0:	movhi	r0, #0
   339d4:	mvnls	r0, #1
   339d8:	bx	lr
   339dc:	cmp	r1, #0
   339e0:	movne	r0, #0
   339e4:	mvneq	r0, #1
   339e8:	bx	lr
   339ec:	cmp	r1, #2
   339f0:	moveq	r0, #0
   339f4:	mvnne	r0, #1
   339f8:	bx	lr
   339fc:	cmp	r1, #21
   33a00:	movhi	r0, #0
   33a04:	mvnls	r0, #1
   33a08:	bx	lr
   33a0c:	cmp	r1, #7
   33a10:	movhi	r0, #0
   33a14:	mvnls	r0, #1
   33a18:	bx	lr
   33a1c:	cmp	r1, #7
   33a20:	bls	33a58 <ftello64@plt+0x1fd04>
   33a24:	ldrh	r3, [r0, #4]
   33a28:	ldrh	r2, [r0, #6]
   33a2c:	rev16	r3, r3
   33a30:	rev16	r2, r2
   33a34:	uxth	r3, r3
   33a38:	add	r3, r3, #8
   33a3c:	uxtah	r3, r3, r2
   33a40:	cmp	r3, r1
   33a44:	moveq	r0, #0
   33a48:	mvnne	r0, #1
   33a4c:	bx	lr
   33a50:	mov	r0, #0
   33a54:	bx	lr
   33a58:	mvn	r0, #1
   33a5c:	bx	lr
   33a60:	subs	ip, r3, #0
   33a64:	ldr	r3, [pc, #3152]	; 346bc <ftello64@plt+0x20968>
   33a68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33a6c:	sub	sp, sp, #44	; 0x2c
   33a70:	ldr	r3, [r3]
   33a74:	str	ip, [sp, #16]
   33a78:	mov	fp, r1
   33a7c:	str	r2, [sp, #20]
   33a80:	str	r3, [sp, #36]	; 0x24
   33a84:	ldr	sl, [sp, #80]	; 0x50
   33a88:	beq	33e80 <ftello64@plt+0x2012c>
   33a8c:	ldr	r3, [ip]
   33a90:	cmn	r3, #1
   33a94:	movne	r8, #0
   33a98:	moveq	r8, #1
   33a9c:	str	r3, [sp, #12]
   33aa0:	cmp	sl, #0
   33aa4:	addeq	sl, sp, #32
   33aa8:	cmp	r0, #0
   33aac:	moveq	r8, #1
   33ab0:	cmp	r8, #0
   33ab4:	bne	33e58 <ftello64@plt+0x20104>
   33ab8:	ldr	r3, [r0, #4]
   33abc:	add	r0, r0, #8
   33ac0:	cmp	r3, #0
   33ac4:	beq	33df8 <ftello64@plt+0x200a4>
   33ac8:	mov	r5, r0
   33acc:	b	33b04 <ftello64@plt+0x1fdb0>
   33ad0:	mov	r9, #0
   33ad4:	cmp	r3, r8
   33ad8:	str	r9, [sl]
   33adc:	bge	33af8 <ftello64@plt+0x1fda4>
   33ae0:	cmn	fp, #3
   33ae4:	beq	33af8 <ftello64@plt+0x1fda4>
   33ae8:	cmp	fp, #0
   33aec:	blt	33c64 <ftello64@plt+0x1ff10>
   33af0:	cmp	fp, r7
   33af4:	beq	3444c <ftello64@plt+0x206f8>
   33af8:	subs	r3, r6, r4
   33afc:	add	r5, r5, r4
   33b00:	beq	33df4 <ftello64@plt+0x200a0>
   33b04:	ldrb	r4, [r5]
   33b08:	sub	r6, r3, #1
   33b0c:	cmp	r4, #255	; 0xff
   33b10:	beq	33c20 <ftello64@plt+0x1fecc>
   33b14:	cmp	r4, #191	; 0xbf
   33b18:	addls	r5, r5, #1
   33b1c:	bls	33b40 <ftello64@plt+0x1fdec>
   33b20:	cmp	r6, #1
   33b24:	ble	33c40 <ftello64@plt+0x1feec>
   33b28:	ldrb	r2, [r5, #1]
   33b2c:	sub	r6, r3, #2
   33b30:	add	r5, r5, #2
   33b34:	add	r4, r2, r4, lsl #8
   33b38:	sub	r4, r4, #48896	; 0xbf00
   33b3c:	sub	r4, r4, #64	; 0x40
   33b40:	cmp	r6, r4
   33b44:	bcc	33c40 <ftello64@plt+0x1feec>
   33b48:	cmp	r6, #0
   33b4c:	beq	33ea8 <ftello64@plt+0x20154>
   33b50:	ldrb	r7, [r5]
   33b54:	add	r8, r8, #1
   33b58:	ldr	r3, [sp, #12]
   33b5c:	tst	r7, #128	; 0x80
   33b60:	beq	33ad0 <ftello64@plt+0x1fd7c>
   33b64:	mov	r9, #1
   33b68:	cmp	r3, r8
   33b6c:	and	r7, r7, #127	; 0x7f
   33b70:	str	r9, [sl]
   33b74:	bge	33af8 <ftello64@plt+0x1fda4>
   33b78:	cmn	fp, #3
   33b7c:	bne	33ae8 <ftello64@plt+0x1fd94>
   33b80:	sub	r2, r4, #1
   33b84:	add	r3, r6, #1
   33b88:	cmp	r2, r3
   33b8c:	bhi	33c40 <ftello64@plt+0x1feec>
   33b90:	sub	r3, r7, #2
   33b94:	cmp	r3, #31
   33b98:	ldrls	pc, [pc, r3, lsl #2]
   33b9c:	b	33e18 <ftello64@plt+0x200c4>
   33ba0:	strdeq	r3, [r3], -r8
   33ba4:	strdeq	r3, [r3], -r8
   33ba8:	strdeq	r3, [r3], -r8
   33bac:	strdeq	r3, [r3], -r8
   33bb0:	strdeq	r3, [r3], -r8
   33bb4:	strdeq	r3, [r3], -r8
   33bb8:	andeq	r3, r3, r8, lsl lr
   33bbc:	strdeq	r3, [r3], -r8
   33bc0:	andeq	r3, r3, r8, lsl lr
   33bc4:	strdeq	r3, [r3], -r8
   33bc8:	strdeq	r3, [r3], -r8
   33bcc:	andeq	r3, r3, r8, lsl lr
   33bd0:	andeq	r3, r3, r8, lsl lr
   33bd4:	andeq	r3, r3, r8, lsl lr
   33bd8:	strdeq	r3, [r3], -r8
   33bdc:	andeq	r3, r3, r8, lsl lr
   33be0:	andeq	r3, r3, r8, lsl lr
   33be4:	andeq	r3, r3, r8, lsl lr
   33be8:	andeq	r3, r3, r0, ror #26
   33bec:	strdeq	r3, [r3], -r8
   33bf0:	strdeq	r3, [r3], -r8
   33bf4:	andeq	r3, r3, r8, lsl lr
   33bf8:	strdeq	r3, [r3], -r8
   33bfc:	strdeq	r3, [r3], -r8
   33c00:	strdeq	r3, [r3], -r8
   33c04:	strdeq	r3, [r3], -r8
   33c08:	andeq	r3, r3, r8, lsl lr
   33c0c:	strdeq	r3, [r3], -r8
   33c10:	strdeq	r3, [r3], -r8
   33c14:	andeq	r3, r3, r8, lsl lr
   33c18:	strdeq	r3, [r3], -r8
   33c1c:	strdeq	r3, [r3], -r8
   33c20:	cmp	r6, #3
   33c24:	ble	33c40 <ftello64@plt+0x1feec>
   33c28:	ldr	r4, [r5, #1]
   33c2c:	sub	r6, r3, #5
   33c30:	rev	r4, r4
   33c34:	cmp	r6, r4
   33c38:	add	r5, r5, #5
   33c3c:	bcs	33b48 <ftello64@plt+0x1fdf4>
   33c40:	ldr	r3, [pc, #2680]	; 346c0 <ftello64@plt+0x2096c>
   33c44:	ldr	r3, [r3]
   33c48:	cmp	r3, #0
   33c4c:	bne	33e9c <ftello64@plt+0x20148>
   33c50:	ldr	r2, [sp, #16]
   33c54:	cmp	r2, #0
   33c58:	mvnne	r3, #0
   33c5c:	strne	r3, [r2]
   33c60:	b	33e60 <ftello64@plt+0x2010c>
   33c64:	cmn	fp, #1
   33c68:	sub	r3, r7, #10
   33c6c:	clz	r3, r3
   33c70:	lsr	r3, r3, #5
   33c74:	moveq	r3, #0
   33c78:	cmp	r3, #0
   33c7c:	sub	r3, r4, #1
   33c80:	str	r3, [sp, #24]
   33c84:	ldr	r3, [pc, #2616]	; 346c4 <ftello64@plt+0x20970>
   33c88:	ldr	r0, [r3]
   33c8c:	bne	33d8c <ftello64@plt+0x20038>
   33c90:	ldr	r1, [pc, #2608]	; 346c8 <ftello64@plt+0x20974>
   33c94:	cmp	r9, #0
   33c98:	ldr	r2, [pc, #2604]	; 346cc <ftello64@plt+0x20978>
   33c9c:	moveq	r2, r1
   33ca0:	cmn	fp, #1
   33ca4:	ldr	r3, [pc, #2596]	; 346d0 <ftello64@plt+0x2097c>
   33ca8:	movne	r3, r1
   33cac:	sub	r9, r4, #1
   33cb0:	str	r9, [sp, #4]
   33cb4:	str	r7, [sp]
   33cb8:	ldr	r1, [pc, #2580]	; 346d4 <ftello64@plt+0x20980>
   33cbc:	bl	13bf8 <gpgrt_fprintf@plt>
   33cc0:	cmp	r6, r9
   33cc4:	bcc	33dd4 <ftello64@plt+0x20080>
   33cc8:	ldr	r3, [pc, #2548]	; 346c4 <ftello64@plt+0x20970>
   33ccc:	sub	r2, r7, #2
   33cd0:	ldr	r9, [r3]
   33cd4:	cmp	r2, #31
   33cd8:	ldrls	pc, [pc, r2, lsl #2]
   33cdc:	b	34434 <ftello64@plt+0x206e0>
   33ce0:	andeq	r4, r3, r0, lsl r4
   33ce4:	andeq	r4, r3, r0, asr r1
   33ce8:	andeq	r4, r3, ip, ror r1
   33cec:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   33cf0:	andeq	r4, r3, r8, lsr #6
   33cf4:	andeq	r3, r3, ip, ror #29
   33cf8:	andeq	r4, r3, r4, lsr r4
   33cfc:	ldrdeq	r3, [r3], -r8
   33d00:	andeq	r4, r3, r0, lsl r5
   33d04:	andeq	r3, r3, r8, lsr #30
   33d08:	andeq	r3, r3, r8, ror pc
   33d0c:	andeq	r4, r3, r4, lsr r4
   33d10:	andeq	r4, r3, r4, lsr r4
   33d14:	andeq	r4, r3, r4, lsr r4
   33d18:	andeq	r3, r3, r0, lsr #31
   33d1c:	andeq	r4, r3, r4, lsr r4
   33d20:	andeq	r4, r3, r4, lsr r4
   33d24:	andeq	r4, r3, r4, lsr r4
   33d28:	andeq	r4, r3, r8, lsl r0
   33d2c:	strheq	r4, [r3], -r8
   33d30:	andeq	r4, r3, r8, lsr #5
   33d34:	andeq	r4, r3, r0, asr r2
   33d38:	muleq	r3, ip, r2
   33d3c:			; <UNDEFINED> instruction: 0x000341b8
   33d40:	andeq	r4, r3, r0, asr #3
   33d44:	strdeq	r4, [r3], -ip
   33d48:	andeq	r4, r3, r8, asr #4
   33d4c:	andeq	r4, r3, r4, lsl #2
   33d50:	andeq	r4, r3, r4, ror r3
   33d54:	andeq	r4, r3, r4, lsr r4
   33d58:	andeq	r4, r3, r0, asr #7
   33d5c:	andeq	r3, r3, ip, asr #29
   33d60:	cmp	r2, #7
   33d64:	bls	33e14 <ftello64@plt+0x200c0>
   33d68:	ldrh	r9, [r5, #5]
   33d6c:	sub	r3, r4, #9
   33d70:	rev16	r9, r9
   33d74:	uxth	r9, r9
   33d78:	cmp	r9, r3
   33d7c:	bls	34498 <ftello64@plt+0x20744>
   33d80:	ldr	r4, [pc, #2360]	; 346c0 <ftello64@plt+0x2096c>
   33d84:	mov	r7, #20
   33d88:	b	33e1c <ftello64@plt+0x200c8>
   33d8c:	mov	r3, r4
   33d90:	mov	r2, #10
   33d94:	ldr	r1, [pc, #2364]	; 346d8 <ftello64@plt+0x20984>
   33d98:	bl	13bf8 <gpgrt_fprintf@plt>
   33d9c:	ldr	r3, [pc, #2336]	; 346c4 <ftello64@plt+0x20970>
   33da0:	cmp	r9, #0
   33da4:	ldr	r0, [r3]
   33da8:	beq	33e90 <ftello64@plt+0x2013c>
   33dac:	mov	r3, #10
   33db0:	sub	r7, r4, #1
   33db4:	str	r3, [sp]
   33db8:	str	r7, [sp, #4]
   33dbc:	ldr	r3, [pc, #2308]	; 346c8 <ftello64@plt+0x20974>
   33dc0:	ldr	r2, [pc, #2308]	; 346cc <ftello64@plt+0x20978>
   33dc4:	ldr	r1, [pc, #2312]	; 346d4 <ftello64@plt+0x20980>
   33dc8:	bl	13bf8 <gpgrt_fprintf@plt>
   33dcc:	cmp	r6, r7
   33dd0:	bcs	34508 <ftello64@plt+0x207b4>
   33dd4:	ldr	r3, [pc, #2280]	; 346c4 <ftello64@plt+0x20970>
   33dd8:	mov	r2, r6
   33ddc:	ldr	r1, [pc, #2296]	; 346dc <ftello64@plt+0x20988>
   33de0:	ldr	r0, [r3]
   33de4:	bl	13bf8 <gpgrt_fprintf@plt>
   33de8:	subs	r3, r6, r4
   33dec:	add	r5, r5, r4
   33df0:	bne	33b04 <ftello64@plt+0x1fdb0>
   33df4:	mov	r0, r5
   33df8:	cmn	fp, #3
   33dfc:	beq	33e64 <ftello64@plt+0x20110>
   33e00:	ldr	r2, [sp, #16]
   33e04:	cmp	r2, #0
   33e08:	mvnne	r3, #0
   33e0c:	strne	r3, [r2]
   33e10:	b	33e60 <ftello64@plt+0x2010c>
   33e14:	mov	r7, #20
   33e18:	ldr	r4, [pc, #2208]	; 346c0 <ftello64@plt+0x2096c>
   33e1c:	ldr	r3, [r4]
   33e20:	cmp	r3, #0
   33e24:	beq	33e40 <ftello64@plt+0x200ec>
   33e28:	ldr	r1, [pc, #2224]	; 346e0 <ftello64@plt+0x2098c>
   33e2c:	mov	r2, #5
   33e30:	mov	r0, #0
   33e34:	bl	13484 <dcgettext@plt>
   33e38:	mov	r1, r7
   33e3c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   33e40:	ldr	r3, [sp, #16]
   33e44:	cmp	r3, #0
   33e48:	beq	33e60 <ftello64@plt+0x2010c>
   33e4c:	str	r8, [r3]
   33e50:	mov	r0, #0
   33e54:	b	33e64 <ftello64@plt+0x20110>
   33e58:	cmn	fp, #3
   33e5c:	beq	33ec4 <ftello64@plt+0x20170>
   33e60:	mov	r0, #0
   33e64:	ldr	r3, [pc, #2128]	; 346bc <ftello64@plt+0x20968>
   33e68:	ldr	r2, [sp, #36]	; 0x24
   33e6c:	ldr	r3, [r3]
   33e70:	cmp	r2, r3
   33e74:	bne	346b8 <ftello64@plt+0x20964>
   33e78:	add	sp, sp, #44	; 0x2c
   33e7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e80:	ldr	r3, [sp, #16]
   33e84:	mov	r8, r3
   33e88:	str	r3, [sp, #12]
   33e8c:	b	33aa0 <ftello64@plt+0x1fd4c>
   33e90:	ldr	r2, [pc, #2096]	; 346c8 <ftello64@plt+0x20974>
   33e94:	mov	r3, r2
   33e98:	b	33cac <ftello64@plt+0x1ff58>
   33e9c:	ldr	r0, [pc, #2112]	; 346e4 <ftello64@plt+0x20990>
   33ea0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   33ea4:	b	33c50 <ftello64@plt+0x1fefc>
   33ea8:	ldr	r3, [pc, #2064]	; 346c0 <ftello64@plt+0x2096c>
   33eac:	ldr	r3, [r3]
   33eb0:	cmp	r3, #0
   33eb4:	beq	33c50 <ftello64@plt+0x1fefc>
   33eb8:	ldr	r0, [pc, #2088]	; 346e8 <ftello64@plt+0x20994>
   33ebc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   33ec0:	b	33c50 <ftello64@plt+0x1fefc>
   33ec4:	ldr	r0, [pc, #2080]	; 346ec <ftello64@plt+0x20998>
   33ec8:	b	33e64 <ftello64@plt+0x20110>
   33ecc:	sub	r3, r4, #1
   33ed0:	cmp	r3, #20
   33ed4:	bhi	34620 <ftello64@plt+0x208cc>
   33ed8:	ldr	r2, [pc, #2024]	; 346c8 <ftello64@plt+0x20974>
   33edc:	mov	r0, r9
   33ee0:	ldr	r1, [pc, #2056]	; 346f0 <ftello64@plt+0x2099c>
   33ee4:	bl	13bf8 <gpgrt_fprintf@plt>
   33ee8:	b	33af8 <ftello64@plt+0x1fda4>
   33eec:	sub	r3, r4, #1
   33ef0:	cmp	r3, #0
   33ef4:	beq	33ed8 <ftello64@plt+0x20184>
   33ef8:	ldrb	r1, [r5, #1]
   33efc:	ldr	r3, [pc, #1988]	; 346c8 <ftello64@plt+0x20974>
   33f00:	ldr	r2, [pc, #2028]	; 346f4 <ftello64@plt+0x209a0>
   33f04:	cmp	r1, #0
   33f08:	movne	r2, r3
   33f0c:	mov	r0, r9
   33f10:	ldr	r1, [pc, #2016]	; 346f8 <ftello64@plt+0x209a4>
   33f14:	bl	13bf8 <gpgrt_fprintf@plt>
   33f18:	ldr	r3, [pc, #1956]	; 346c4 <ftello64@plt+0x20970>
   33f1c:	ldr	r2, [pc, #1956]	; 346c8 <ftello64@plt+0x20974>
   33f20:	ldr	r9, [r3]
   33f24:	b	33edc <ftello64@plt+0x20188>
   33f28:	mov	r1, r9
   33f2c:	ldr	r0, [pc, #1992]	; 346fc <ftello64@plt+0x209a8>
   33f30:	bl	13a0c <gpgrt_fputs@plt>
   33f34:	sub	r3, r4, #1
   33f38:	cmp	r3, #0
   33f3c:	beq	34008 <ftello64@plt+0x202b4>
   33f40:	add	r3, r5, r3
   33f44:	ldr	r7, [pc, #1972]	; 34700 <ftello64@plt+0x209ac>
   33f48:	str	r4, [sp, #24]
   33f4c:	mov	r9, r3
   33f50:	mov	r4, r5
   33f54:	ldr	r3, [pc, #1896]	; 346c4 <ftello64@plt+0x20970>
   33f58:	ldrb	r2, [r4, #1]!
   33f5c:	mov	r1, r7
   33f60:	ldr	r0, [r3]
   33f64:	bl	13bf8 <gpgrt_fprintf@plt>
   33f68:	cmp	r9, r4
   33f6c:	bne	33f54 <ftello64@plt+0x20200>
   33f70:	ldr	r4, [sp, #24]
   33f74:	b	34008 <ftello64@plt+0x202b4>
   33f78:	mov	r1, r9
   33f7c:	ldr	r0, [pc, #1920]	; 34704 <ftello64@plt+0x209b0>
   33f80:	bl	13a0c <gpgrt_fputs@plt>
   33f84:	sub	r3, r4, #1
   33f88:	cmp	r3, #21
   33f8c:	bhi	345c0 <ftello64@plt+0x2086c>
   33f90:	ldr	r3, [pc, #1836]	; 346c4 <ftello64@plt+0x20970>
   33f94:	ldr	r2, [pc, #1900]	; 34708 <ftello64@plt+0x209b4>
   33f98:	ldr	r9, [r3]
   33f9c:	b	33edc <ftello64@plt+0x20188>
   33fa0:	sub	r3, r4, #1
   33fa4:	cmp	r3, #7
   33fa8:	bls	33ed8 <ftello64@plt+0x20184>
   33fac:	ldr	r2, [r5, #1]
   33fb0:	ldr	r3, [r5, #5]
   33fb4:	mov	r0, r9
   33fb8:	rev	r2, r2
   33fbc:	rev	r3, r3
   33fc0:	ldr	r1, [pc, #1860]	; 3470c <ftello64@plt+0x209b8>
   33fc4:	bl	13bf8 <gpgrt_fprintf@plt>
   33fc8:	ldr	r3, [pc, #1780]	; 346c4 <ftello64@plt+0x20970>
   33fcc:	ldr	r2, [pc, #1780]	; 346c8 <ftello64@plt+0x20974>
   33fd0:	ldr	r9, [r3]
   33fd4:	b	33edc <ftello64@plt+0x20188>
   33fd8:	sub	r3, r4, #1
   33fdc:	cmp	r3, #3
   33fe0:	bls	33ed8 <ftello64@plt+0x20184>
   33fe4:	ldr	r0, [r5, #1]
   33fe8:	rev	r0, r0
   33fec:	cmp	r0, #0
   33ff0:	beq	3466c <ftello64@plt+0x20918>
   33ff4:	bl	51b00 <ftello64@plt+0x3ddac>
   33ff8:	ldr	r1, [pc, #1808]	; 34710 <ftello64@plt+0x209bc>
   33ffc:	mov	r2, r0
   34000:	mov	r0, r9
   34004:	bl	13bf8 <gpgrt_fprintf@plt>
   34008:	ldr	r3, [pc, #1716]	; 346c4 <ftello64@plt+0x20970>
   3400c:	ldr	r9, [r3]
   34010:	ldr	r2, [pc, #1712]	; 346c8 <ftello64@plt+0x20974>
   34014:	b	33edc <ftello64@plt+0x20188>
   34018:	mov	r1, r9
   3401c:	ldr	r0, [pc, #1776]	; 34714 <ftello64@plt+0x209c0>
   34020:	bl	13a0c <gpgrt_fputs@plt>
   34024:	sub	r3, r4, #1
   34028:	cmp	r3, #7
   3402c:	bls	33f90 <ftello64@plt+0x2023c>
   34030:	ldrh	r1, [r5, #5]
   34034:	ldrh	r2, [r5, #7]
   34038:	ldr	r3, [pc, #1668]	; 346c4 <ftello64@plt+0x20970>
   3403c:	rev16	r1, r1
   34040:	rev16	r2, r2
   34044:	ldr	r9, [r3]
   34048:	uxth	r7, r1
   3404c:	uxth	r3, r2
   34050:	add	r2, r7, r3
   34054:	add	r2, r2, #8
   34058:	str	r3, [sp, #24]
   3405c:	sub	r3, r4, #1
   34060:	cmp	r2, r3
   34064:	ldrne	r2, [pc, #1708]	; 34718 <ftello64@plt+0x209c4>
   34068:	bne	33edc <ftello64@plt+0x20188>
   3406c:	add	r3, r5, #9
   34070:	mov	r0, r9
   34074:	ldr	r9, [pc, #1608]	; 346c4 <ftello64@plt+0x20970>
   34078:	mov	r1, r3
   3407c:	str	r3, [sp, #28]
   34080:	mov	r3, #0
   34084:	str	r3, [sp]
   34088:	mov	r2, r7
   3408c:	ldr	r3, [pc, #1672]	; 3471c <ftello64@plt+0x209c8>
   34090:	bl	13958 <gpgrt_write_sanitized@plt>
   34094:	ldr	r1, [r9]
   34098:	mov	r0, #61	; 0x3d
   3409c:	bl	13634 <gpgrt_fputc@plt>
   340a0:	ldrsb	r3, [r5, #1]
   340a4:	cmp	r3, #0
   340a8:	blt	346a4 <ftello64@plt+0x20950>
   340ac:	ldr	r9, [r9]
   340b0:	ldr	r2, [pc, #1640]	; 34720 <ftello64@plt+0x209cc>
   340b4:	b	33edc <ftello64@plt+0x20188>
   340b8:	mov	r1, r9
   340bc:	ldr	r0, [pc, #1632]	; 34724 <ftello64@plt+0x209d0>
   340c0:	bl	13a0c <gpgrt_fputs@plt>
   340c4:	sub	r3, r4, #1
   340c8:	cmp	r3, #0
   340cc:	beq	34008 <ftello64@plt+0x202b4>
   340d0:	add	r3, r5, r3
   340d4:	ldr	r7, [pc, #1572]	; 34700 <ftello64@plt+0x209ac>
   340d8:	str	r4, [sp, #24]
   340dc:	mov	r9, r3
   340e0:	mov	r4, r5
   340e4:	ldr	r3, [pc, #1496]	; 346c4 <ftello64@plt+0x20970>
   340e8:	ldrb	r2, [r4, #1]!
   340ec:	mov	r1, r7
   340f0:	ldr	r0, [r3]
   340f4:	bl	13bf8 <gpgrt_fprintf@plt>
   340f8:	cmp	r4, r9
   340fc:	bne	340e4 <ftello64@plt+0x20390>
   34100:	b	33f70 <ftello64@plt+0x2021c>
   34104:	sub	r3, r4, #1
   34108:	cmp	r3, #0
   3410c:	beq	33ed8 <ftello64@plt+0x20184>
   34110:	mov	r0, r9
   34114:	ldrb	r2, [r5, #1]
   34118:	ldr	r1, [pc, #1544]	; 34728 <ftello64@plt+0x209d4>
   3411c:	bl	13bf8 <gpgrt_fprintf@plt>
   34120:	ldr	r0, [pc, #1436]	; 346c4 <ftello64@plt+0x20970>
   34124:	mov	r3, #0
   34128:	mov	r7, r0
   3412c:	str	r3, [sp]
   34130:	sub	r2, r4, #2
   34134:	ldr	r3, [pc, #1504]	; 3471c <ftello64@plt+0x209c8>
   34138:	add	r1, r5, #2
   3413c:	ldr	r0, [r0]
   34140:	bl	13958 <gpgrt_write_sanitized@plt>
   34144:	ldr	r9, [r7]
   34148:	ldr	r2, [pc, #1484]	; 3471c <ftello64@plt+0x209c8>
   3414c:	b	33edc <ftello64@plt+0x20188>
   34150:	sub	r3, r4, #1
   34154:	cmp	r3, #3
   34158:	bls	33ed8 <ftello64@plt+0x20184>
   3415c:	ldr	r0, [r5, #1]
   34160:	rev	r0, r0
   34164:	cmp	r0, #0
   34168:	beq	34688 <ftello64@plt+0x20934>
   3416c:	bl	51b00 <ftello64@plt+0x3ddac>
   34170:	ldr	r1, [pc, #1460]	; 3472c <ftello64@plt+0x209d8>
   34174:	mov	r2, r0
   34178:	b	34000 <ftello64@plt+0x202ac>
   3417c:	sub	r3, r4, #1
   34180:	cmp	r3, #0
   34184:	beq	33ed8 <ftello64@plt+0x20184>
   34188:	ldrb	r1, [r5, #1]
   3418c:	ldr	r3, [pc, #1332]	; 346c8 <ftello64@plt+0x20974>
   34190:	ldr	r2, [pc, #1372]	; 346f4 <ftello64@plt+0x209a0>
   34194:	cmp	r1, #0
   34198:	movne	r2, r3
   3419c:	mov	r0, r9
   341a0:	ldr	r1, [pc, #1416]	; 34730 <ftello64@plt+0x209dc>
   341a4:	bl	13bf8 <gpgrt_fprintf@plt>
   341a8:	ldr	r3, [pc, #1300]	; 346c4 <ftello64@plt+0x20970>
   341ac:	ldr	r2, [pc, #1300]	; 346c8 <ftello64@plt+0x20974>
   341b0:	ldr	r9, [r3]
   341b4:	b	33edc <ftello64@plt+0x20188>
   341b8:	ldr	r2, [pc, #1396]	; 34734 <ftello64@plt+0x209e0>
   341bc:	b	33edc <ftello64@plt+0x20188>
   341c0:	ldr	r0, [pc, #1392]	; 34738 <ftello64@plt+0x209e4>
   341c4:	mov	r1, r9
   341c8:	bl	13a0c <gpgrt_fputs@plt>
   341cc:	sub	r2, r4, #1
   341d0:	add	r1, r5, #1
   341d4:	mov	r3, #0
   341d8:	str	r3, [sp]
   341dc:	ldr	r0, [pc, #1248]	; 346c4 <ftello64@plt+0x20970>
   341e0:	ldr	r3, [pc, #1332]	; 3471c <ftello64@plt+0x209c8>
   341e4:	mov	r7, r0
   341e8:	ldr	r0, [r0]
   341ec:	bl	13958 <gpgrt_write_sanitized@plt>
   341f0:	ldr	r9, [r7]
   341f4:	ldr	r2, [pc, #1228]	; 346c8 <ftello64@plt+0x20974>
   341f8:	b	33edc <ftello64@plt+0x20188>
   341fc:	mov	r1, r9
   34200:	ldr	r0, [pc, #1332]	; 3473c <ftello64@plt+0x209e8>
   34204:	bl	13a0c <gpgrt_fputs@plt>
   34208:	sub	r3, r4, #1
   3420c:	cmp	r3, #0
   34210:	beq	34008 <ftello64@plt+0x202b4>
   34214:	add	r3, r5, r3
   34218:	ldr	r7, [pc, #1312]	; 34740 <ftello64@plt+0x209ec>
   3421c:	str	r4, [sp, #24]
   34220:	mov	r9, r3
   34224:	mov	r4, r5
   34228:	ldr	r3, [pc, #1172]	; 346c4 <ftello64@plt+0x20970>
   3422c:	ldrb	r2, [r4, #1]!
   34230:	mov	r1, r7
   34234:	ldr	r0, [r3]
   34238:	bl	13bf8 <gpgrt_fprintf@plt>
   3423c:	cmp	r4, r9
   34240:	bne	34228 <ftello64@plt+0x204d4>
   34244:	b	33f70 <ftello64@plt+0x2021c>
   34248:	ldr	r2, [pc, #1268]	; 34744 <ftello64@plt+0x209f0>
   3424c:	b	33edc <ftello64@plt+0x20188>
   34250:	mov	r1, r9
   34254:	ldr	r0, [pc, #1260]	; 34748 <ftello64@plt+0x209f4>
   34258:	bl	13a0c <gpgrt_fputs@plt>
   3425c:	sub	r3, r4, #1
   34260:	cmp	r3, #0
   34264:	beq	34008 <ftello64@plt+0x202b4>
   34268:	add	r3, r5, r3
   3426c:	ldr	r7, [pc, #1228]	; 34740 <ftello64@plt+0x209ec>
   34270:	str	r4, [sp, #24]
   34274:	mov	r9, r3
   34278:	mov	r4, r5
   3427c:	ldr	r3, [pc, #1088]	; 346c4 <ftello64@plt+0x20970>
   34280:	ldrb	r2, [r4, #1]!
   34284:	mov	r1, r7
   34288:	ldr	r0, [r3]
   3428c:	bl	13bf8 <gpgrt_fprintf@plt>
   34290:	cmp	r9, r4
   34294:	bne	3427c <ftello64@plt+0x20528>
   34298:	b	33f70 <ftello64@plt+0x2021c>
   3429c:	mov	r1, r9
   342a0:	ldr	r0, [pc, #1188]	; 3474c <ftello64@plt+0x209f8>
   342a4:	b	341c8 <ftello64@plt+0x20474>
   342a8:	mov	r1, r9
   342ac:	ldr	r0, [pc, #1180]	; 34750 <ftello64@plt+0x209fc>
   342b0:	bl	13a0c <gpgrt_fputs@plt>
   342b4:	sub	r3, r4, #1
   342b8:	cmp	r3, #0
   342bc:	beq	34008 <ftello64@plt+0x202b4>
   342c0:	add	r3, r5, r3
   342c4:	ldr	r7, [pc, #1076]	; 34700 <ftello64@plt+0x209ac>
   342c8:	str	r4, [sp, #24]
   342cc:	mov	r9, r3
   342d0:	mov	r4, r5
   342d4:	ldr	r3, [pc, #1000]	; 346c4 <ftello64@plt+0x20970>
   342d8:	ldrb	r2, [r4, #1]!
   342dc:	mov	r1, r7
   342e0:	ldr	r0, [r3]
   342e4:	bl	13bf8 <gpgrt_fprintf@plt>
   342e8:	cmp	r4, r9
   342ec:	bne	342d4 <ftello64@plt+0x20580>
   342f0:	b	33f70 <ftello64@plt+0x2021c>
   342f4:	sub	r3, r4, #1
   342f8:	cmp	r3, #2
   342fc:	ldrne	r2, [pc, #1104]	; 34754 <ftello64@plt+0x20a00>
   34300:	bne	33edc <ftello64@plt+0x20188>
   34304:	mov	r0, r9
   34308:	ldrb	r3, [r5, #2]
   3430c:	ldrb	r2, [r5, #1]
   34310:	ldr	r1, [pc, #1088]	; 34758 <ftello64@plt+0x20a04>
   34314:	bl	13bf8 <gpgrt_fprintf@plt>
   34318:	ldr	r3, [pc, #932]	; 346c4 <ftello64@plt+0x20970>
   3431c:	ldr	r2, [pc, #932]	; 346c8 <ftello64@plt+0x20974>
   34320:	ldr	r9, [r3]
   34324:	b	33edc <ftello64@plt+0x20188>
   34328:	sub	r3, r4, #1
   3432c:	cmp	r3, #0
   34330:	ldreq	r2, [pc, #1060]	; 3475c <ftello64@plt+0x20a08>
   34334:	beq	33edc <ftello64@plt+0x20188>
   34338:	mov	r0, r9
   3433c:	ldr	r1, [pc, #1052]	; 34760 <ftello64@plt+0x20a0c>
   34340:	bl	13bf8 <gpgrt_fprintf@plt>
   34344:	ldr	r0, [pc, #888]	; 346c4 <ftello64@plt+0x20970>
   34348:	mov	r3, #0
   3434c:	mov	r7, r0
   34350:	str	r3, [sp]
   34354:	sub	r2, r4, #1
   34358:	add	r1, r5, #1
   3435c:	ldr	r3, [pc, #1024]	; 34764 <ftello64@plt+0x20a10>
   34360:	ldr	r0, [r0]
   34364:	bl	13958 <gpgrt_write_sanitized@plt>
   34368:	ldr	r9, [r7]
   3436c:	ldr	r2, [pc, #1008]	; 34764 <ftello64@plt+0x20a10>
   34370:	b	33edc <ftello64@plt+0x20188>
   34374:	mov	r1, r9
   34378:	ldr	r0, [pc, #1000]	; 34768 <ftello64@plt+0x20a14>
   3437c:	bl	13a0c <gpgrt_fputs@plt>
   34380:	sub	r3, r4, #1
   34384:	cmp	r3, #0
   34388:	beq	34008 <ftello64@plt+0x202b4>
   3438c:	add	r3, r5, r3
   34390:	ldr	r7, [pc, #980]	; 3476c <ftello64@plt+0x20a18>
   34394:	str	r4, [sp, #24]
   34398:	mov	r9, r3
   3439c:	mov	r4, r5
   343a0:	ldr	r3, [pc, #796]	; 346c4 <ftello64@plt+0x20970>
   343a4:	ldrb	r2, [r4, #1]!
   343a8:	mov	r1, r7
   343ac:	ldr	r0, [r3]
   343b0:	bl	13bf8 <gpgrt_fprintf@plt>
   343b4:	cmp	r9, r4
   343b8:	bne	343a0 <ftello64@plt+0x2064c>
   343bc:	b	33f70 <ftello64@plt+0x2021c>
   343c0:	mov	r1, r9
   343c4:	ldr	r0, [pc, #932]	; 34770 <ftello64@plt+0x20a1c>
   343c8:	bl	13a0c <gpgrt_fputs@plt>
   343cc:	sub	r3, r4, #1
   343d0:	cmp	r3, #16
   343d4:	bls	33f90 <ftello64@plt+0x2023c>
   343d8:	ldrb	r2, [r5, #1]
   343dc:	ldrb	r1, [r5, #3]
   343e0:	ldr	r3, [pc, #732]	; 346c4 <ftello64@plt+0x20970>
   343e4:	cmp	r2, #3
   343e8:	ldr	r0, [r3]
   343ec:	ldrbeq	ip, [r5, #17]
   343f0:	moveq	r3, r1
   343f4:	ldrbne	ip, [r5, #4]
   343f8:	ldrbeq	r1, [r5, #16]
   343fc:	ldrbne	r3, [r5, #2]
   34400:	stm	sp, {r1, ip}
   34404:	ldr	r1, [pc, #872]	; 34774 <ftello64@plt+0x20a20>
   34408:	bl	13bf8 <gpgrt_fprintf@plt>
   3440c:	b	34008 <ftello64@plt+0x202b4>
   34410:	sub	r3, r4, #1
   34414:	cmp	r3, #3
   34418:	bls	33ed8 <ftello64@plt+0x20184>
   3441c:	ldr	r0, [r5, #1]
   34420:	rev	r0, r0
   34424:	bl	51d74 <ftello64@plt+0x3e020>
   34428:	ldr	r1, [pc, #840]	; 34778 <ftello64@plt+0x20a24>
   3442c:	mov	r2, r0
   34430:	b	34000 <ftello64@plt+0x202ac>
   34434:	ldr	r1, [pc, #832]	; 3477c <ftello64@plt+0x20a28>
   34438:	sub	r7, r7, #100	; 0x64
   3443c:	cmp	r7, #10
   34440:	ldr	r2, [pc, #824]	; 34780 <ftello64@plt+0x20a2c>
   34444:	movhi	r2, r1
   34448:	b	33edc <ftello64@plt+0x20188>
   3444c:	sub	r1, r4, #1
   34450:	cmp	r6, r1
   34454:	bcc	33c40 <ftello64@plt+0x1feec>
   34458:	ldr	r3, [sp, #20]
   3445c:	add	r5, r5, #1
   34460:	cmp	r3, #0
   34464:	strne	r1, [r3]
   34468:	mov	r0, r5
   3446c:	mov	r2, fp
   34470:	bl	3391c <ftello64@plt+0x1fbc8>
   34474:	cmn	r0, #2
   34478:	beq	345ac <ftello64@plt+0x20858>
   3447c:	cmn	r0, #1
   34480:	beq	33e60 <ftello64@plt+0x2010c>
   34484:	ldr	r3, [sp, #16]
   34488:	add	r0, r5, r0
   3448c:	cmp	r3, #0
   34490:	strne	r8, [r3]
   34494:	b	33e64 <ftello64@plt+0x20110>
   34498:	mov	r0, #0
   3449c:	bl	337ec <ftello64@plt+0x1fa98>
   344a0:	ldr	r3, [pc, #540]	; 346c4 <ftello64@plt+0x20970>
   344a4:	ldr	r7, [r3, #268]	; 0x10c
   344a8:	add	r3, r5, #9
   344ac:	cmp	r7, #0
   344b0:	str	r3, [sp, #24]
   344b4:	beq	34568 <ftello64@plt+0x20814>
   344b8:	str	r5, [sp, #28]
   344bc:	mov	r5, r9
   344c0:	mov	r9, r4
   344c4:	mov	r4, r3
   344c8:	b	344d8 <ftello64@plt+0x20784>
   344cc:	ldr	r7, [r7]
   344d0:	cmp	r7, #0
   344d4:	beq	34564 <ftello64@plt+0x20810>
   344d8:	ldr	r2, [r7, #4]
   344dc:	cmp	r5, r2
   344e0:	bne	344cc <ftello64@plt+0x20778>
   344e4:	mov	r2, r5
   344e8:	mov	r1, r4
   344ec:	add	r0, r7, #8
   344f0:	bl	13454 <memcmp@plt>
   344f4:	cmp	r0, #0
   344f8:	bne	344cc <ftello64@plt+0x20778>
   344fc:	ldr	r5, [sp, #28]
   34500:	mov	r4, r9
   34504:	b	33af8 <ftello64@plt+0x1fda4>
   34508:	ldr	r3, [pc, #436]	; 346c4 <ftello64@plt+0x20970>
   3450c:	ldr	r9, [r3]
   34510:	mov	r1, r9
   34514:	ldr	r0, [pc, #616]	; 34784 <ftello64@plt+0x20a30>
   34518:	bl	13a0c <gpgrt_fputs@plt>
   3451c:	sub	r3, r4, #1
   34520:	cmp	r3, #21
   34524:	bls	33f90 <ftello64@plt+0x2023c>
   34528:	ldr	r7, [pc, #404]	; 346c4 <ftello64@plt+0x20970>
   3452c:	ldrb	r3, [r5, #2]
   34530:	ldrb	r2, [r5, #1]
   34534:	ldr	r1, [pc, #588]	; 34788 <ftello64@plt+0x20a34>
   34538:	ldr	r0, [r7]
   3453c:	bl	13bf8 <gpgrt_fprintf@plt>
   34540:	mov	r3, #0
   34544:	str	r3, [sp]
   34548:	sub	r2, r4, #3
   3454c:	add	r1, r5, #3
   34550:	ldr	r0, [r7]
   34554:	bl	1349c <gpgrt_write_hexstring@plt>
   34558:	ldr	r9, [r7]
   3455c:	ldr	r2, [pc, #356]	; 346c8 <ftello64@plt+0x20974>
   34560:	b	33edc <ftello64@plt+0x20188>
   34564:	mov	r9, r5
   34568:	ldr	r4, [pc, #336]	; 346c0 <ftello64@plt+0x2096c>
   3456c:	ldr	r3, [r4]
   34570:	cmp	r3, #0
   34574:	beq	33e40 <ftello64@plt+0x200ec>
   34578:	mov	r2, #5
   3457c:	ldr	r1, [pc, #520]	; 3478c <ftello64@plt+0x20a38>
   34580:	mov	r0, #0
   34584:	bl	13484 <dcgettext@plt>
   34588:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3458c:	bl	4e9bc <ftello64@plt+0x3ac68>
   34590:	mov	r2, r9
   34594:	ldr	r1, [sp, #24]
   34598:	bl	53d28 <ftello64@plt+0x3ffd4>
   3459c:	ldr	r0, [pc, #492]	; 34790 <ftello64@plt+0x20a3c>
   345a0:	bl	4ed38 <ftello64@plt+0x3afe4>
   345a4:	mov	r7, #20
   345a8:	b	33e1c <ftello64@plt+0x200c8>
   345ac:	ldr	r0, [pc, #480]	; 34794 <ftello64@plt+0x20a40>
   345b0:	mov	r1, fp
   345b4:	bl	4eb24 <ftello64@plt+0x3add0>
   345b8:	mov	r0, #0
   345bc:	b	33e64 <ftello64@plt+0x20110>
   345c0:	ldr	r0, [pc, #252]	; 346c4 <ftello64@plt+0x20970>
   345c4:	ldrb	r3, [r5, #2]
   345c8:	ldrb	r2, [r5, #1]
   345cc:	ldr	r1, [pc, #436]	; 34788 <ftello64@plt+0x20a34>
   345d0:	ldr	r0, [r0]
   345d4:	bl	13bf8 <gpgrt_fprintf@plt>
   345d8:	sub	r3, r4, #1
   345dc:	add	r3, r5, r3
   345e0:	add	r9, r5, #2
   345e4:	ldr	r7, [pc, #428]	; 34798 <ftello64@plt+0x20a44>
   345e8:	str	r5, [sp, #24]
   345ec:	mov	r5, r9
   345f0:	mov	r9, r4
   345f4:	mov	r4, r3
   345f8:	ldr	r3, [pc, #196]	; 346c4 <ftello64@plt+0x20970>
   345fc:	ldrb	r2, [r5, #1]!
   34600:	mov	r1, r7
   34604:	ldr	r0, [r3]
   34608:	bl	13bf8 <gpgrt_fprintf@plt>
   3460c:	cmp	r5, r4
   34610:	bne	345f8 <ftello64@plt+0x208a4>
   34614:	ldr	r5, [sp, #24]
   34618:	mov	r4, r9
   3461c:	b	34008 <ftello64@plt+0x202b4>
   34620:	ldrb	r2, [r5, #1]
   34624:	ldr	r1, [pc, #368]	; 3479c <ftello64@plt+0x20a48>
   34628:	mov	r0, r9
   3462c:	bl	13bf8 <gpgrt_fprintf@plt>
   34630:	mov	r2, #0
   34634:	sub	r1, r4, #2
   34638:	add	r0, r5, #2
   3463c:	bl	531d8 <ftello64@plt+0x3f484>
   34640:	ldr	r3, [pc, #124]	; 346c4 <ftello64@plt+0x20970>
   34644:	subs	r7, r0, #0
   34648:	beq	3400c <ftello64@plt+0x202b8>
   3464c:	mov	r9, r3
   34650:	ldr	r1, [r3]
   34654:	bl	13a0c <gpgrt_fputs@plt>
   34658:	mov	r0, r7
   3465c:	bl	13448 <gcry_free@plt>
   34660:	ldr	r9, [r9]
   34664:	ldr	r2, [pc, #92]	; 346c8 <ftello64@plt+0x20974>
   34668:	b	33edc <ftello64@plt+0x20188>
   3466c:	mov	r0, r9
   34670:	ldr	r1, [pc, #296]	; 347a0 <ftello64@plt+0x20a4c>
   34674:	bl	13bf8 <gpgrt_fprintf@plt>
   34678:	ldr	r3, [pc, #68]	; 346c4 <ftello64@plt+0x20970>
   3467c:	ldr	r2, [pc, #68]	; 346c8 <ftello64@plt+0x20974>
   34680:	ldr	r9, [r3]
   34684:	b	33edc <ftello64@plt+0x20188>
   34688:	mov	r0, r9
   3468c:	ldr	r1, [pc, #272]	; 347a4 <ftello64@plt+0x20a50>
   34690:	bl	13bf8 <gpgrt_fprintf@plt>
   34694:	ldr	r3, [pc, #40]	; 346c4 <ftello64@plt+0x20970>
   34698:	ldr	r2, [pc, #40]	; 346c8 <ftello64@plt+0x20974>
   3469c:	ldr	r9, [r3]
   346a0:	b	33edc <ftello64@plt+0x20188>
   346a4:	mov	r3, #0
   346a8:	str	r3, [sp]
   346ac:	ldrd	r2, [sp, #24]
   346b0:	add	r1, r3, r7
   346b4:	b	341dc <ftello64@plt+0x20488>
   346b8:	bl	134b4 <__stack_chk_fail@plt>
   346bc:	andeq	r6, r7, r8, ror #19
   346c0:	andeq	r8, r7, r0, asr r2
   346c4:	andeq	r7, r7, ip, lsr #28
   346c8:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   346cc:	andeq	r0, r6, r4, lsr fp
   346d0:	andeq	r0, r6, r0, asr #22
   346d4:	andeq	r0, r6, r0, lsr #26
   346d8:	andeq	r0, r6, r8, asr #24
   346dc:	andeq	r0, r6, r8, lsr sp
   346e0:	andeq	r0, r6, ip, lsl ip
   346e4:	andeq	r0, r6, r8, lsr #31
   346e8:	andeq	r0, r6, r8, asr #31
   346ec:	andeq	r7, r7, r4, ror #3
   346f0:	andeq	r0, r6, r0, lsl #31
   346f4:	ldrdeq	sp, [r5], -r8
   346f8:	andeq	r0, r6, r4, ror #27
   346fc:	andeq	r0, r6, ip, lsl lr
   34700:	andeq	r0, r6, ip, lsr #28
   34704:	andeq	r0, r6, r0, lsr lr
   34708:	andeq	r0, r6, r8, asr fp
   3470c:	andeq	r0, r6, r4, asr lr
   34710:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   34714:	andeq	r0, r6, r0, lsl #29
   34718:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   3471c:	andeq	r3, r6, r0, lsr #4
   34720:	andeq	r0, r6, r4, ror #22
   34724:	andeq	r0, r6, ip, lsl #29
   34728:	andeq	r0, r6, r0, lsl #30
   3472c:	andeq	r0, r6, r8, ror #26
   34730:	muleq	r6, r4, sp
   34734:	andeq	r0, r6, r8, asr #22
   34738:	andeq	r0, r6, r8, ror #29
   3473c:	strdeq	r0, [r6], -r4
   34740:	andeq	r0, r6, r8, asr #29
   34744:	andeq	r0, r6, ip, ror fp
   34748:			; <UNDEFINED> instruction: 0x00060eb0
   3474c:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   34750:	andeq	r0, r6, r0, lsr #29
   34754:			; <UNDEFINED> instruction: 0x00060bb4
   34758:	andeq	r0, r6, r4, lsr #27
   3475c:	ldrdeq	r0, [r6], -r8
   34760:	andeq	r0, r6, ip, asr #27
   34764:	andeq	r0, r6, r0, ror #27
   34768:	andeq	r0, r6, ip, lsr pc
   3476c:	andeq	r0, r6, r8, lsr #13
   34770:	andeq	r0, r6, r8, asr #30
   34774:	andeq	r0, r6, r4, asr pc
   34778:	andeq	r0, r6, r8, asr sp
   3477c:	ldrdeq	ip, [r5], -r0
   34780:	muleq	r6, r0, fp
   34784:	andeq	r0, r6, ip, lsl pc
   34788:	andeq	r0, r6, r4, asr #28
   3478c:	strdeq	r0, [r6], -r4
   34790:	andeq	r5, r6, r8, asr #18
   34794:	andeq	r0, r6, r8, lsl #31
   34798:	strdeq	pc, [r5], -r8
   3479c:	andeq	r0, r6, r0, ror lr
   347a0:	andeq	r0, r6, r8, lsl #28
   347a4:	andeq	r0, r6, r0, lsl #27
   347a8:	push	{lr}		; (str lr, [sp, #-4]!)
   347ac:	sub	sp, sp, #12
   347b0:	mov	r3, #0
   347b4:	str	r3, [sp]
   347b8:	bl	33a60 <ftello64@plt+0x1fd0c>
   347bc:	add	sp, sp, #12
   347c0:	pop	{pc}		; (ldr pc, [sp], #4)
   347c4:	push	{r4, r5, lr}
   347c8:	sub	sp, sp, #12
   347cc:	mov	r3, #0
   347d0:	mov	r2, r3
   347d4:	mov	r4, r0
   347d8:	ldr	r0, [r0, #52]	; 0x34
   347dc:	str	r3, [sp]
   347e0:	mov	r5, r1
   347e4:	bl	33a60 <ftello64@plt+0x1fd0c>
   347e8:	subs	r3, r0, #0
   347ec:	beq	347fc <ftello64@plt+0x20aa8>
   347f0:	mov	r0, r3
   347f4:	add	sp, sp, #12
   347f8:	pop	{r4, r5, pc}
   347fc:	str	r3, [sp]
   34800:	mov	r2, r3
   34804:	mov	r1, r5
   34808:	ldr	r0, [r4, #56]	; 0x38
   3480c:	bl	33a60 <ftello64@plt+0x1fd0c>
   34810:	mov	r3, r0
   34814:	mov	r0, r3
   34818:	add	sp, sp, #12
   3481c:	pop	{r4, r5, pc}
   34820:	push	{r4, r5, r6, r7, lr}
   34824:	sub	sp, sp, #28
   34828:	ldr	r7, [pc, #232]	; 34918 <ftello64@plt+0x20bc4>
   3482c:	ldrb	r2, [r0, #21]
   34830:	mov	r5, #0
   34834:	ldr	r3, [r7]
   34838:	cmp	r2, #31
   3483c:	str	r3, [sp, #20]
   34840:	str	r5, [sp, #12]
   34844:	moveq	r4, r0
   34848:	beq	348e4 <ftello64@plt+0x20b90>
   3484c:	ldr	r2, [sp, #20]
   34850:	ldr	r3, [r7]
   34854:	cmp	r2, r3
   34858:	bne	34914 <ftello64@plt+0x20bc0>
   3485c:	add	sp, sp, #28
   34860:	pop	{r4, r5, r6, r7, pc}
   34864:	ldrsb	r3, [r6]
   34868:	cmp	r3, #0
   3486c:	bge	348e4 <ftello64@plt+0x20b90>
   34870:	ldrd	r0, [r4, #32]
   34874:	add	r1, r1, #1
   34878:	add	r3, r1, r1, lsl #2
   3487c:	add	r1, r1, r3, lsl #1
   34880:	lsl	r1, r1, #1
   34884:	bl	136ac <gcry_xrealloc@plt>
   34888:	ldr	r2, [r4, #36]	; 0x24
   3488c:	mov	r3, r6
   34890:	add	ip, r2, r2, lsl #2
   34894:	add	r2, r2, ip, lsl #1
   34898:	str	r0, [r4, #32]
   3489c:	ldrb	r1, [r6]
   348a0:	strb	r1, [r0, r2, lsl #1]
   348a4:	ldrb	r1, [r6, #1]
   348a8:	add	r0, r0, r2, lsl #1
   348ac:	strb	r1, [r0, #1]
   348b0:	ldr	r1, [r3, #2]!
   348b4:	ldr	r6, [r3, #4]
   348b8:	ldr	lr, [r3, #8]
   348bc:	ldr	ip, [r3, #12]
   348c0:	str	r1, [r0, #2]
   348c4:	str	r6, [r0, #6]
   348c8:	str	lr, [r0, #10]
   348cc:	str	ip, [r0, #14]
   348d0:	ldr	r1, [r3, #16]
   348d4:	str	r1, [r0, #18]
   348d8:	ldr	r3, [r4, #36]	; 0x24
   348dc:	add	r3, r3, #1
   348e0:	str	r3, [r4, #36]	; 0x24
   348e4:	str	r5, [sp]
   348e8:	add	r3, sp, #12
   348ec:	add	r2, sp, #16
   348f0:	mov	r1, #12
   348f4:	ldr	r0, [r4, #52]	; 0x34
   348f8:	bl	33a60 <ftello64@plt+0x1fd0c>
   348fc:	subs	r6, r0, #0
   34900:	beq	3484c <ftello64@plt+0x20af8>
   34904:	ldr	r3, [sp, #16]
   34908:	cmp	r3, #22
   3490c:	bne	348e4 <ftello64@plt+0x20b90>
   34910:	b	34864 <ftello64@plt+0x20b10>
   34914:	bl	134b4 <__stack_chk_fail@plt>
   34918:	andeq	r6, r7, r8, ror #19
   3491c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34920:	cmp	r2, #15
   34924:	ldr	r7, [pc, #2748]	; 353e8 <ftello64@plt+0x21694>
   34928:	sub	sp, sp, #52	; 0x34
   3492c:	mov	r6, r2
   34930:	ldr	r2, [r7]
   34934:	mov	r4, r0
   34938:	str	r2, [sp, #44]	; 0x2c
   3493c:	bls	34d4c <ftello64@plt+0x20ff8>
   34940:	mov	r5, r3
   34944:	ldr	r3, [r0, #32]
   34948:	mov	r9, r1
   3494c:	cmp	r3, #0
   34950:	bne	34964 <ftello64@plt+0x20c10>
   34954:	ldr	r3, [r0, #40]	; 0x28
   34958:	ldr	r2, [r0, #44]	; 0x2c
   3495c:	cmp	r3, r2
   34960:	bcc	34b54 <ftello64@plt+0x20e00>
   34964:	mov	r0, r4
   34968:	bl	565dc <ftello64@plt+0x42888>
   3496c:	sub	fp, r6, #1
   34970:	uxtb	r2, r0
   34974:	cmp	r2, #4
   34978:	strb	r2, [r5, #20]
   3497c:	beq	34b8c <ftello64@plt+0x20e38>
   34980:	sub	r3, r2, #2
   34984:	cmp	r3, #1
   34988:	bhi	34de4 <ftello64@plt+0x21090>
   3498c:	ldr	r8, [r4, #32]
   34990:	cmp	r8, #0
   34994:	bne	349a8 <ftello64@plt+0x20c54>
   34998:	ldr	r3, [r4, #40]	; 0x28
   3499c:	ldr	r2, [r4, #44]	; 0x2c
   349a0:	cmp	r3, r2
   349a4:	bcc	34e20 <ftello64@plt+0x210cc>
   349a8:	mov	r0, r4
   349ac:	bl	565dc <ftello64@plt+0x42888>
   349b0:	ldr	r3, [r4, #32]
   349b4:	sub	fp, r6, #2
   349b8:	cmp	r3, #0
   349bc:	mov	r8, #0
   349c0:	uxtb	sl, r0
   349c4:	bne	34ba0 <ftello64@plt+0x20e4c>
   349c8:	ldr	r2, [r4, #44]	; 0x2c
   349cc:	ldr	r3, [r4, #40]	; 0x28
   349d0:	cmp	r3, r2
   349d4:	bcs	34ba0 <ftello64@plt+0x20e4c>
   349d8:	ldr	r2, [r4, #16]
   349dc:	ldr	r1, [r4, #20]
   349e0:	ldr	r0, [r4, #48]	; 0x30
   349e4:	adds	r2, r2, #1
   349e8:	str	r2, [r4, #16]
   349ec:	adc	r1, r1, #0
   349f0:	add	r2, r3, #1
   349f4:	str	r1, [r4, #20]
   349f8:	str	r2, [r4, #40]	; 0x28
   349fc:	ldrb	r0, [r0, r3]
   34a00:	cmp	r8, #0
   34a04:	subne	r6, fp, #1
   34a08:	strb	r0, [r5, #21]
   34a0c:	beq	34bbc <ftello64@plt+0x20e68>
   34a10:	ldr	r3, [r4, #32]
   34a14:	cmp	r3, #0
   34a18:	bne	34a2c <ftello64@plt+0x20cd8>
   34a1c:	ldr	r3, [r4, #40]	; 0x28
   34a20:	ldr	r2, [r4, #44]	; 0x2c
   34a24:	cmp	r3, r2
   34a28:	bcc	34da4 <ftello64@plt+0x21050>
   34a2c:	mov	r0, r4
   34a30:	bl	565dc <ftello64@plt+0x42888>
   34a34:	ldr	r3, [r4, #32]
   34a38:	cmp	r3, #0
   34a3c:	strb	r0, [r5, #22]
   34a40:	bne	34a54 <ftello64@plt+0x20d00>
   34a44:	ldr	r3, [r4, #40]	; 0x28
   34a48:	ldr	r2, [r4, #44]	; 0x2c
   34a4c:	cmp	r3, r2
   34a50:	bcc	34d78 <ftello64@plt+0x21024>
   34a54:	mov	r0, r4
   34a58:	bl	565dc <ftello64@plt+0x42888>
   34a5c:	uxtb	r0, r0
   34a60:	ldrb	r3, [r5]
   34a64:	cmp	r8, #0
   34a68:	strb	r0, [r5, #23]
   34a6c:	bic	r3, r3, #48	; 0x30
   34a70:	orr	r3, r3, #48	; 0x30
   34a74:	strb	r3, [r5]
   34a78:	sub	fp, r6, #2
   34a7c:	beq	34c38 <ftello64@plt+0x20ee4>
   34a80:	cmp	fp, #1
   34a84:	bls	34e78 <ftello64@plt+0x21124>
   34a88:	mov	r0, r4
   34a8c:	bl	31fd4 <ftello64@plt+0x1e280>
   34a90:	sub	r6, r6, #4
   34a94:	cmp	r0, r6
   34a98:	str	r0, [sp, #36]	; 0x24
   34a9c:	bhi	34bec <ftello64@plt+0x20e98>
   34aa0:	ldr	r3, [pc, #2372]	; 353ec <ftello64@plt+0x21698>
   34aa4:	cmp	r0, r3
   34aa8:	bhi	3523c <ftello64@plt+0x214e8>
   34aac:	cmp	r0, #0
   34ab0:	bne	351d8 <ftello64@plt+0x21484>
   34ab4:	cmp	r6, #1
   34ab8:	bls	34bec <ftello64@plt+0x20e98>
   34abc:	mov	r0, r4
   34ac0:	bl	31fd4 <ftello64@plt+0x1e280>
   34ac4:	sub	fp, r6, #2
   34ac8:	cmp	r0, fp
   34acc:	str	r0, [sp, #36]	; 0x24
   34ad0:	bhi	34e78 <ftello64@plt+0x21124>
   34ad4:	ldr	r3, [pc, #2320]	; 353ec <ftello64@plt+0x21698>
   34ad8:	cmp	r0, r3
   34adc:	bhi	34f74 <ftello64@plt+0x21220>
   34ae0:	cmp	r0, #0
   34ae4:	beq	34c38 <ftello64@plt+0x20ee4>
   34ae8:	add	r0, r0, #11
   34aec:	bl	131cc <gcry_xmalloc@plt>
   34af0:	ldr	r3, [sp, #36]	; 0x24
   34af4:	mov	r2, r3
   34af8:	str	r3, [r0]
   34afc:	str	r3, [r0, #4]
   34b00:	str	r0, [r5, #56]	; 0x38
   34b04:	add	r1, r0, #8
   34b08:	mov	r0, r4
   34b0c:	bl	566d0 <ftello64@plt+0x4297c>
   34b10:	ldr	r3, [sp, #36]	; 0x24
   34b14:	cmp	r0, r3
   34b18:	subeq	fp, fp, r0
   34b1c:	beq	34c38 <ftello64@plt+0x20ee4>
   34b20:	ldr	r0, [pc, #2248]	; 353f0 <ftello64@plt+0x2169c>
   34b24:	bl	4eb24 <ftello64@plt+0x3add0>
   34b28:	ldr	r3, [pc, #2244]	; 353f4 <ftello64@plt+0x216a0>
   34b2c:	ldr	r2, [r3, #260]	; 0x104
   34b30:	cmp	r2, #0
   34b34:	moveq	r6, fp
   34b38:	bne	353cc <ftello64@plt+0x21678>
   34b3c:	mvn	r8, #0
   34b40:	mov	r1, r6
   34b44:	mov	r0, r4
   34b48:	mov	r2, #0
   34b4c:	bl	57cac <ftello64@plt+0x43f58>
   34b50:	b	34c1c <ftello64@plt+0x20ec8>
   34b54:	ldr	r2, [r0, #16]
   34b58:	ldr	r1, [r0, #20]
   34b5c:	ldr	r0, [r0, #48]	; 0x30
   34b60:	adds	r2, r2, #1
   34b64:	str	r2, [r4, #16]
   34b68:	adc	r1, r1, #0
   34b6c:	add	r2, r3, #1
   34b70:	str	r1, [r4, #20]
   34b74:	str	r2, [r4, #40]	; 0x28
   34b78:	ldrb	r2, [r0, r3]
   34b7c:	sub	fp, r6, #1
   34b80:	cmp	r2, #4
   34b84:	strb	r2, [r5, #20]
   34b88:	bne	34980 <ftello64@plt+0x20c2c>
   34b8c:	ldr	r3, [r4, #32]
   34b90:	mov	r8, #1
   34b94:	cmp	r3, #0
   34b98:	mov	sl, #0
   34b9c:	beq	349c8 <ftello64@plt+0x20c74>
   34ba0:	mov	r0, r4
   34ba4:	bl	565dc <ftello64@plt+0x42888>
   34ba8:	cmp	r8, #0
   34bac:	subne	r6, fp, #1
   34bb0:	uxtb	r0, r0
   34bb4:	strb	r0, [r5, #21]
   34bb8:	bne	34a10 <ftello64@plt+0x20cbc>
   34bbc:	mov	r0, r4
   34bc0:	bl	31e54 <ftello64@plt+0x1e100>
   34bc4:	sub	r6, fp, #13
   34bc8:	str	r0, [r5, #12]
   34bcc:	mov	r0, r4
   34bd0:	bl	31e54 <ftello64@plt+0x1e100>
   34bd4:	str	r0, [r5, #4]
   34bd8:	mov	r0, r4
   34bdc:	bl	31e54 <ftello64@plt+0x1e100>
   34be0:	cmp	r6, #1
   34be4:	str	r0, [r5, #8]
   34be8:	bne	34a10 <ftello64@plt+0x20cbc>
   34bec:	mov	r1, r9
   34bf0:	ldr	r0, [pc, #2048]	; 353f8 <ftello64@plt+0x216a4>
   34bf4:	bl	4eb24 <ftello64@plt+0x3add0>
   34bf8:	ldr	r3, [pc, #2036]	; 353f4 <ftello64@plt+0x216a0>
   34bfc:	ldr	r2, [r3, #260]	; 0x104
   34c00:	cmp	r2, #0
   34c04:	bne	34eac <ftello64@plt+0x21158>
   34c08:	mov	r1, r6
   34c0c:	mov	r0, r4
   34c10:	mov	r2, #0
   34c14:	bl	57cac <ftello64@plt+0x43f58>
   34c18:	mov	r8, #14
   34c1c:	ldr	r2, [sp, #44]	; 0x2c
   34c20:	ldr	r3, [r7]
   34c24:	mov	r0, r8
   34c28:	cmp	r2, r3
   34c2c:	bne	353e4 <ftello64@plt+0x21690>
   34c30:	add	sp, sp, #52	; 0x34
   34c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34c38:	cmp	fp, #1
   34c3c:	bls	34e78 <ftello64@plt+0x21124>
   34c40:	ldr	r3, [r4, #32]
   34c44:	cmp	r3, #0
   34c48:	bne	34e50 <ftello64@plt+0x210fc>
   34c4c:	ldr	r3, [r4, #40]	; 0x28
   34c50:	ldr	r2, [r4, #44]	; 0x2c
   34c54:	cmp	r3, r2
   34c58:	bcs	34e50 <ftello64@plt+0x210fc>
   34c5c:	ldr	r2, [r4, #16]
   34c60:	ldr	r1, [r4, #20]
   34c64:	ldr	r0, [r4, #48]	; 0x30
   34c68:	adds	r2, r2, #1
   34c6c:	str	r2, [r4, #16]
   34c70:	adc	r1, r1, #0
   34c74:	add	r2, r3, #1
   34c78:	str	r1, [r4, #20]
   34c7c:	str	r2, [r4, #40]	; 0x28
   34c80:	ldrb	r3, [r0, r3]
   34c84:	strb	r3, [r5, #60]	; 0x3c
   34c88:	ldr	r3, [r4, #40]	; 0x28
   34c8c:	ldr	r2, [r4, #44]	; 0x2c
   34c90:	cmp	r3, r2
   34c94:	bcs	34e68 <ftello64@plt+0x21114>
   34c98:	ldr	r2, [r4, #16]
   34c9c:	ldr	r1, [r4, #20]
   34ca0:	ldr	r0, [r4, #48]	; 0x30
   34ca4:	adds	r2, r2, #1
   34ca8:	str	r2, [r4, #16]
   34cac:	adc	r1, r1, #0
   34cb0:	add	r2, r3, #1
   34cb4:	str	r1, [r4, #20]
   34cb8:	str	r2, [r4, #40]	; 0x28
   34cbc:	ldrb	r0, [r0, r3]
   34cc0:	cmp	r8, #0
   34cc4:	strb	r0, [r5, #61]	; 0x3d
   34cc8:	sub	r6, fp, #2
   34ccc:	ldrb	r0, [r5, #22]
   34cd0:	beq	34cdc <ftello64@plt+0x20f88>
   34cd4:	cmp	r0, #0
   34cd8:	bne	34f98 <ftello64@plt+0x21244>
   34cdc:	ldr	r9, [pc, #1808]	; 353f4 <ftello64@plt+0x216a0>
   34ce0:	ldr	r3, [r9, #260]	; 0x104
   34ce4:	cmp	r3, #0
   34ce8:	bne	34eec <ftello64@plt+0x21198>
   34cec:	bl	2de68 <ftello64@plt+0x1a114>
   34cf0:	subs	r8, r0, #0
   34cf4:	beq	34e80 <ftello64@plt+0x2112c>
   34cf8:	movle	r8, #0
   34cfc:	ble	34b40 <ftello64@plt+0x20dec>
   34d00:	add	r5, r5, #64	; 0x40
   34d04:	ldr	fp, [pc, #1776]	; 353fc <ftello64@plt+0x216a8>
   34d08:	add	sl, r5, r8, lsl #2
   34d0c:	mov	r8, #0
   34d10:	add	r1, sp, #36	; 0x24
   34d14:	mov	r0, r4
   34d18:	str	r6, [sp, #36]	; 0x24
   34d1c:	bl	32474 <ftello64@plt+0x1e720>
   34d20:	ldr	r2, [r9, #260]	; 0x104
   34d24:	ldr	r3, [sp, #36]	; 0x24
   34d28:	cmp	r2, #0
   34d2c:	sub	r6, r6, r3
   34d30:	str	r0, [r5], #4
   34d34:	bne	34ebc <ftello64@plt+0x21168>
   34d38:	cmp	r0, #0
   34d3c:	moveq	r8, #14
   34d40:	cmp	r5, sl
   34d44:	bne	34d10 <ftello64@plt+0x20fbc>
   34d48:	b	34b40 <ftello64@plt+0x20dec>
   34d4c:	ldr	r0, [pc, #1700]	; 353f8 <ftello64@plt+0x216a4>
   34d50:	bl	4eb24 <ftello64@plt+0x3add0>
   34d54:	ldr	r3, [pc, #1688]	; 353f4 <ftello64@plt+0x216a0>
   34d58:	ldr	r8, [r3, #260]	; 0x104
   34d5c:	cmp	r8, #0
   34d60:	beq	34b40 <ftello64@plt+0x20dec>
   34d64:	ldr	r1, [r3]
   34d68:	ldr	r0, [pc, #1680]	; 35400 <ftello64@plt+0x216ac>
   34d6c:	bl	13a0c <gpgrt_fputs@plt>
   34d70:	mov	r8, #0
   34d74:	b	34b40 <ftello64@plt+0x20dec>
   34d78:	ldr	r2, [r4, #16]
   34d7c:	ldr	r1, [r4, #20]
   34d80:	ldr	r0, [r4, #48]	; 0x30
   34d84:	adds	r2, r2, #1
   34d88:	str	r2, [r4, #16]
   34d8c:	adc	r1, r1, #0
   34d90:	add	r2, r3, #1
   34d94:	str	r1, [r4, #20]
   34d98:	str	r2, [r4, #40]	; 0x28
   34d9c:	ldrb	r0, [r0, r3]
   34da0:	b	34a60 <ftello64@plt+0x20d0c>
   34da4:	ldr	r2, [r4, #16]
   34da8:	ldr	r1, [r4, #20]
   34dac:	ldr	r0, [r4, #48]	; 0x30
   34db0:	adds	r2, r2, #1
   34db4:	str	r2, [r4, #16]
   34db8:	adc	r1, r1, #0
   34dbc:	add	r2, r3, #1
   34dc0:	str	r2, [r4, #40]	; 0x28
   34dc4:	str	r1, [r4, #20]
   34dc8:	ldrb	r3, [r0, r3]
   34dcc:	strb	r3, [r5, #22]
   34dd0:	ldr	r3, [r4, #40]	; 0x28
   34dd4:	ldr	r2, [r4, #44]	; 0x2c
   34dd8:	cmp	r3, r2
   34ddc:	bcc	34d78 <ftello64@plt+0x21024>
   34de0:	b	34a54 <ftello64@plt+0x20d00>
   34de4:	mov	r1, r9
   34de8:	ldr	r0, [pc, #1556]	; 35404 <ftello64@plt+0x216b0>
   34dec:	bl	4eb24 <ftello64@plt+0x3add0>
   34df0:	ldr	r3, [pc, #1532]	; 353f4 <ftello64@plt+0x216a0>
   34df4:	ldr	r2, [r3, #260]	; 0x104
   34df8:	cmp	r2, #0
   34dfc:	moveq	r6, fp
   34e00:	ldreq	r8, [pc, #1536]	; 35408 <ftello64@plt+0x216b4>
   34e04:	beq	34b40 <ftello64@plt+0x20dec>
   34e08:	ldr	r1, [r3]
   34e0c:	ldr	r0, [pc, #1528]	; 3540c <ftello64@plt+0x216b8>
   34e10:	mov	r6, fp
   34e14:	bl	13a0c <gpgrt_fputs@plt>
   34e18:	ldr	r8, [pc, #1512]	; 35408 <ftello64@plt+0x216b4>
   34e1c:	b	34b40 <ftello64@plt+0x20dec>
   34e20:	ldr	r1, [r4, #16]
   34e24:	ldr	r0, [r4, #20]
   34e28:	ldr	ip, [r4, #48]	; 0x30
   34e2c:	adds	r1, r1, #1
   34e30:	str	r1, [r4, #16]
   34e34:	adc	r0, r0, #0
   34e38:	add	r1, r3, #1
   34e3c:	str	r0, [r4, #20]
   34e40:	str	r1, [r4, #40]	; 0x28
   34e44:	sub	fp, r6, #2
   34e48:	ldrb	sl, [ip, r3]
   34e4c:	b	349cc <ftello64@plt+0x20c78>
   34e50:	mov	r0, r4
   34e54:	bl	565dc <ftello64@plt+0x42888>
   34e58:	ldr	r3, [r4, #32]
   34e5c:	cmp	r3, #0
   34e60:	strb	r0, [r5, #60]	; 0x3c
   34e64:	beq	34c88 <ftello64@plt+0x20f34>
   34e68:	mov	r0, r4
   34e6c:	bl	565dc <ftello64@plt+0x42888>
   34e70:	uxtb	r0, r0
   34e74:	b	34cc0 <ftello64@plt+0x20f6c>
   34e78:	mov	r6, fp
   34e7c:	b	34bec <ftello64@plt+0x20e98>
   34e80:	ldr	r3, [r9, #260]	; 0x104
   34e84:	ldrb	r0, [r5, #22]
   34e88:	cmp	r3, #0
   34e8c:	bne	351c0 <ftello64@plt+0x2146c>
   34e90:	bl	32148 <ftello64@plt+0x1e3f4>
   34e94:	cmp	r6, #10240	; 0x2800
   34e98:	bls	34f4c <ftello64@plt+0x211f8>
   34e9c:	ldr	r0, [pc, #1388]	; 35410 <ftello64@plt+0x216bc>
   34ea0:	bl	4eb24 <ftello64@plt+0x3add0>
   34ea4:	mov	r8, #14
   34ea8:	b	34b40 <ftello64@plt+0x20dec>
   34eac:	ldr	r1, [r3]
   34eb0:	ldr	r0, [pc, #1352]	; 35400 <ftello64@plt+0x216ac>
   34eb4:	bl	13a0c <gpgrt_fputs@plt>
   34eb8:	b	34c08 <ftello64@plt+0x20eb4>
   34ebc:	mov	r1, fp
   34ec0:	ldr	r0, [r9]
   34ec4:	bl	13bf8 <gpgrt_fprintf@plt>
   34ec8:	ldr	r2, [r9, #264]	; 0x108
   34ecc:	ldr	r1, [r5, #-4]
   34ed0:	ldr	r0, [r9]
   34ed4:	bl	2e0a0 <ftello64@plt+0x1a34c>
   34ed8:	ldr	r1, [r9]
   34edc:	mov	r0, #10
   34ee0:	bl	13634 <gpgrt_fputc@plt>
   34ee4:	ldr	r0, [r5, #-4]
   34ee8:	b	34d38 <ftello64@plt+0x20fe4>
   34eec:	ldrb	r1, [r5, #60]	; 0x3c
   34ef0:	ldrb	r3, [r5, #23]
   34ef4:	ldrb	fp, [r5, #61]	; 0x3d
   34ef8:	ldrb	lr, [r5, #21]
   34efc:	str	sl, [sp, #12]
   34f00:	ldrb	ip, [r5, #20]
   34f04:	str	fp, [sp, #28]
   34f08:	str	r1, [sp, #24]
   34f0c:	ldr	r1, [r5, #12]
   34f10:	str	r3, [sp, #20]
   34f14:	ldr	r3, [r5, #8]
   34f18:	mov	r2, r0
   34f1c:	str	r1, [sp, #8]
   34f20:	str	lr, [sp, #16]
   34f24:	str	ip, [sp, #4]
   34f28:	str	r3, [sp]
   34f2c:	ldr	r1, [pc, #1248]	; 35414 <ftello64@plt+0x216c0>
   34f30:	ldr	r3, [r5, #4]
   34f34:	ldr	r0, [r9]
   34f38:	bl	13bf8 <gpgrt_fprintf@plt>
   34f3c:	cmp	r8, #0
   34f40:	bne	35268 <ftello64@plt+0x21514>
   34f44:	ldrb	r0, [r5, #22]
   34f48:	b	34cec <ftello64@plt+0x20f98>
   34f4c:	mov	r1, r6
   34f50:	mov	r0, r4
   34f54:	bl	32398 <ftello64@plt+0x1e644>
   34f58:	lsl	r2, r6, #3
   34f5c:	mov	r6, #0
   34f60:	mov	r1, r0
   34f64:	mov	r0, r6
   34f68:	bl	13c94 <gcry_mpi_set_opaque@plt>
   34f6c:	str	r0, [r5, #64]	; 0x40
   34f70:	b	34b40 <ftello64@plt+0x20dec>
   34f74:	ldr	r0, [pc, #1180]	; 35418 <ftello64@plt+0x216c4>
   34f78:	bl	4eb24 <ftello64@plt+0x3add0>
   34f7c:	ldr	r3, [pc, #1136]	; 353f4 <ftello64@plt+0x216a0>
   34f80:	ldr	r2, [r3, #260]	; 0x104
   34f84:	cmp	r2, #0
   34f88:	moveq	r6, fp
   34f8c:	bne	353a0 <ftello64@plt+0x2164c>
   34f90:	mov	r8, #14
   34f94:	b	34b40 <ftello64@plt+0x20dec>
   34f98:	mov	r9, #0
   34f9c:	str	r9, [sp]
   34fa0:	mov	r3, r9
   34fa4:	mov	r2, r9
   34fa8:	mvn	r1, #2
   34fac:	ldr	r0, [r5, #52]	; 0x34
   34fb0:	bl	33a60 <ftello64@plt+0x1fd0c>
   34fb4:	cmp	r0, r9
   34fb8:	beq	352a8 <ftello64@plt+0x21554>
   34fbc:	str	r9, [sp]
   34fc0:	mov	r3, r9
   34fc4:	mov	r2, r9
   34fc8:	mvn	r1, #2
   34fcc:	ldr	r0, [r5, #56]	; 0x38
   34fd0:	bl	33a60 <ftello64@plt+0x1fd0c>
   34fd4:	cmp	r0, #0
   34fd8:	beq	352a8 <ftello64@plt+0x21554>
   34fdc:	mov	r3, #0
   34fe0:	str	r3, [sp]
   34fe4:	mov	r2, r3
   34fe8:	mov	r1, #2
   34fec:	ldr	r0, [r5, #52]	; 0x34
   34ff0:	bl	33a60 <ftello64@plt+0x1fd0c>
   34ff4:	cmp	r0, #0
   34ff8:	beq	352d0 <ftello64@plt+0x2157c>
   34ffc:	ldr	r3, [r0]
   35000:	rev	r3, r3
   35004:	str	r3, [r5, #12]
   35008:	mov	r1, #16
   3500c:	mov	r0, r5
   35010:	bl	347c4 <ftello64@plt+0x20a70>
   35014:	cmp	r0, #0
   35018:	beq	352fc <ftello64@plt+0x215a8>
   3501c:	ldr	r3, [r0]
   35020:	rev	r3, r3
   35024:	str	r3, [r5, #4]
   35028:	ldr	r3, [r0, #4]
   3502c:	rev	r3, r3
   35030:	str	r3, [r5, #8]
   35034:	mov	r3, #0
   35038:	str	r3, [sp]
   3503c:	mov	r2, r3
   35040:	mov	r1, #3
   35044:	ldr	r0, [r5, #52]	; 0x34
   35048:	bl	33a60 <ftello64@plt+0x1fd0c>
   3504c:	cmp	r0, #0
   35050:	beq	352a0 <ftello64@plt+0x2154c>
   35054:	ldr	r9, [r0]
   35058:	rev	r9, r9
   3505c:	cmp	r9, #0
   35060:	beq	352a0 <ftello64@plt+0x2154c>
   35064:	ldr	r3, [r5, #12]
   35068:	add	r9, r9, r3
   3506c:	str	r9, [r5, #16]
   35070:	cmp	r9, #0
   35074:	bne	352b8 <ftello64@plt+0x21564>
   35078:	mov	r3, #0
   3507c:	str	r3, [sp]
   35080:	mov	r2, r3
   35084:	mov	r1, #26
   35088:	ldr	r0, [r5, #52]	; 0x34
   3508c:	bl	33a60 <ftello64@plt+0x1fd0c>
   35090:	mov	r1, #24
   35094:	mov	r9, #0
   35098:	cmp	r0, #0
   3509c:	ldrbne	r3, [r5]
   350a0:	orrne	r3, r3, #64	; 0x40
   350a4:	strbne	r3, [r5]
   350a8:	mov	r3, #0
   350ac:	str	r3, [sp]
   350b0:	mov	r2, r3
   350b4:	ldr	r0, [r5, #52]	; 0x34
   350b8:	bl	33a60 <ftello64@plt+0x1fd0c>
   350bc:	add	r2, sp, #40	; 0x28
   350c0:	mov	r1, #28
   350c4:	cmp	r0, #0
   350c8:	ldrbne	r3, [r5, #1]
   350cc:	orrne	r3, r3, #1
   350d0:	strbne	r3, [r5, #1]
   350d4:	str	r9, [sp]
   350d8:	mov	r3, r9
   350dc:	ldr	r0, [r5, #52]	; 0x34
   350e0:	bl	33a60 <ftello64@plt+0x1fd0c>
   350e4:	cmp	r0, r9
   350e8:	beq	350f8 <ftello64@plt+0x213a4>
   350ec:	ldr	r1, [sp, #40]	; 0x28
   350f0:	cmp	r1, r9
   350f4:	bne	35328 <ftello64@plt+0x215d4>
   350f8:	mov	r3, #0
   350fc:	str	r3, [sp]
   35100:	mov	r2, r3
   35104:	mov	r1, #20
   35108:	ldr	r0, [r5, #52]	; 0x34
   3510c:	bl	33a60 <ftello64@plt+0x1fd0c>
   35110:	mov	r1, #7
   35114:	cmp	r0, #0
   35118:	ldrbne	r3, [r5]
   3511c:	orrne	r3, r3, #128	; 0x80
   35120:	strbne	r3, [r5]
   35124:	mov	r3, #0
   35128:	str	r3, [sp]
   3512c:	mov	r2, r3
   35130:	ldr	r0, [r5, #52]	; 0x34
   35134:	bl	33a60 <ftello64@plt+0x1fd0c>
   35138:	cmp	r0, #0
   3513c:	beq	35154 <ftello64@plt+0x21400>
   35140:	ldrb	r3, [r0]
   35144:	cmp	r3, #0
   35148:	ldrbeq	r3, [r5]
   3514c:	biceq	r3, r3, #32
   35150:	strbeq	r3, [r5]
   35154:	mov	r9, #0
   35158:	str	r9, [sp]
   3515c:	mov	r3, r9
   35160:	add	r2, sp, #40	; 0x28
   35164:	mov	r1, #5
   35168:	ldr	r0, [r5, #52]	; 0x34
   3516c:	bl	33a60 <ftello64@plt+0x1fd0c>
   35170:	cmp	r0, #0
   35174:	beq	35184 <ftello64@plt+0x21430>
   35178:	ldr	r3, [sp, #40]	; 0x28
   3517c:	cmp	r3, #2
   35180:	beq	35364 <ftello64@plt+0x21610>
   35184:	mov	r1, #4
   35188:	mov	r0, r5
   3518c:	bl	347c4 <ftello64@plt+0x20a70>
   35190:	cmp	r0, #0
   35194:	beq	351ac <ftello64@plt+0x21458>
   35198:	ldrb	r3, [r0]
   3519c:	cmp	r3, #0
   351a0:	ldrbeq	r3, [r5]
   351a4:	biceq	r3, r3, #16
   351a8:	strbeq	r3, [r5]
   351ac:	ldrb	r3, [r5, #21]
   351b0:	cmp	r3, #31
   351b4:	beq	35358 <ftello64@plt+0x21604>
   351b8:	ldrb	r0, [r5, #22]
   351bc:	b	34cdc <ftello64@plt+0x20f88>
   351c0:	mov	r2, r0
   351c4:	ldr	r1, [pc, #592]	; 3541c <ftello64@plt+0x216c8>
   351c8:	ldr	r0, [r9]
   351cc:	bl	13bf8 <gpgrt_fprintf@plt>
   351d0:	ldrb	r0, [r5, #22]
   351d4:	b	34e90 <ftello64@plt+0x2113c>
   351d8:	add	r0, r0, #11
   351dc:	bl	131cc <gcry_xmalloc@plt>
   351e0:	ldr	r3, [sp, #36]	; 0x24
   351e4:	mov	r2, r3
   351e8:	str	r3, [r0]
   351ec:	str	r3, [r0, #4]
   351f0:	str	r0, [r5, #52]	; 0x34
   351f4:	add	r1, r0, #8
   351f8:	mov	r0, r4
   351fc:	bl	566d0 <ftello64@plt+0x4297c>
   35200:	ldr	r3, [sp, #36]	; 0x24
   35204:	cmp	r0, r3
   35208:	subeq	r6, r6, r0
   3520c:	beq	34ab4 <ftello64@plt+0x20d60>
   35210:	ldr	r0, [pc, #520]	; 35420 <ftello64@plt+0x216cc>
   35214:	bl	4eb24 <ftello64@plt+0x3add0>
   35218:	ldr	r3, [pc, #468]	; 353f4 <ftello64@plt+0x216a0>
   3521c:	ldr	r2, [r3, #260]	; 0x104
   35220:	cmp	r2, #0
   35224:	beq	34b3c <ftello64@plt+0x20de8>
   35228:	ldr	r1, [r3]
   3522c:	ldr	r0, [pc, #496]	; 35424 <ftello64@plt+0x216d0>
   35230:	bl	13a0c <gpgrt_fputs@plt>
   35234:	mvn	r8, #0
   35238:	b	34b40 <ftello64@plt+0x20dec>
   3523c:	ldr	r0, [pc, #484]	; 35428 <ftello64@plt+0x216d4>
   35240:	bl	4eb24 <ftello64@plt+0x3add0>
   35244:	ldr	r3, [pc, #424]	; 353f4 <ftello64@plt+0x216a0>
   35248:	ldr	r2, [r3, #260]	; 0x104
   3524c:	cmp	r2, #0
   35250:	beq	34f90 <ftello64@plt+0x2123c>
   35254:	ldr	r1, [r3]
   35258:	ldr	r0, [pc, #460]	; 3542c <ftello64@plt+0x216d8>
   3525c:	bl	13a0c <gpgrt_fputs@plt>
   35260:	mov	r8, #14
   35264:	b	34b40 <ftello64@plt+0x20dec>
   35268:	mov	r8, #0
   3526c:	str	r8, [sp]
   35270:	mov	r3, r8
   35274:	mov	r2, r8
   35278:	mvn	r1, #0
   3527c:	ldr	r0, [r5, #52]	; 0x34
   35280:	bl	33a60 <ftello64@plt+0x1fd0c>
   35284:	str	r8, [sp]
   35288:	mov	r3, r8
   3528c:	mov	r2, r8
   35290:	mvn	r1, #1
   35294:	ldr	r0, [r5, #56]	; 0x38
   35298:	bl	33a60 <ftello64@plt+0x1fd0c>
   3529c:	b	34f44 <ftello64@plt+0x211f0>
   352a0:	ldr	r9, [r5, #16]
   352a4:	b	35070 <ftello64@plt+0x2131c>
   352a8:	ldrb	r3, [r5]
   352ac:	orr	r3, r3, #8
   352b0:	strb	r3, [r5]
   352b4:	b	34fdc <ftello64@plt+0x21288>
   352b8:	bl	512dc <ftello64@plt+0x3d588>
   352bc:	cmp	r0, r9
   352c0:	ldrbcs	r3, [r5, #1]
   352c4:	orrcs	r3, r3, #2
   352c8:	strbcs	r3, [r5, #1]
   352cc:	b	35078 <ftello64@plt+0x21324>
   352d0:	ldrb	r3, [r5, #22]
   352d4:	sub	r3, r3, #100	; 0x64
   352d8:	cmp	r3, #10
   352dc:	bls	35008 <ftello64@plt+0x212b4>
   352e0:	ldr	r3, [pc, #328]	; 35430 <ftello64@plt+0x216dc>
   352e4:	ldr	r3, [r3]
   352e8:	cmp	r3, #0
   352ec:	beq	35008 <ftello64@plt+0x212b4>
   352f0:	ldr	r0, [pc, #316]	; 35434 <ftello64@plt+0x216e0>
   352f4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   352f8:	b	35008 <ftello64@plt+0x212b4>
   352fc:	ldrb	r3, [r5, #22]
   35300:	sub	r3, r3, #100	; 0x64
   35304:	cmp	r3, #10
   35308:	bls	35034 <ftello64@plt+0x212e0>
   3530c:	ldr	r3, [pc, #284]	; 35430 <ftello64@plt+0x216dc>
   35310:	ldr	r3, [r3]
   35314:	cmp	r3, #0
   35318:	beq	35034 <ftello64@plt+0x212e0>
   3531c:	ldr	r0, [pc, #276]	; 35438 <ftello64@plt+0x216e4>
   35320:	bl	4eac0 <ftello64@plt+0x3ad6c>
   35324:	b	35034 <ftello64@plt+0x212e0>
   35328:	mov	r2, r9
   3532c:	bl	53dd0 <ftello64@plt+0x4007c>
   35330:	cmp	r0, r9
   35334:	str	r0, [r5, #48]	; 0x30
   35338:	beq	353b8 <ftello64@plt+0x21664>
   3533c:	bl	53640 <ftello64@plt+0x3f8ec>
   35340:	subs	r9, r0, #0
   35344:	beq	350f8 <ftello64@plt+0x213a4>
   35348:	ldr	r0, [r5, #48]	; 0x30
   3534c:	bl	13448 <gcry_free@plt>
   35350:	str	r9, [r5, #48]	; 0x30
   35354:	b	350f8 <ftello64@plt+0x213a4>
   35358:	mov	r0, r5
   3535c:	bl	34820 <ftello64@plt+0x20acc>
   35360:	b	351b8 <ftello64@plt+0x21464>
   35364:	ldrb	r1, [r0]
   35368:	mov	r3, r9
   3536c:	add	r2, sp, #40	; 0x28
   35370:	strb	r1, [r5, #24]
   35374:	ldrb	r0, [r0, #1]
   35378:	mov	r1, #6
   3537c:	str	r9, [sp]
   35380:	strb	r0, [r5, #25]
   35384:	ldr	r0, [r5, #52]	; 0x34
   35388:	bl	33a60 <ftello64@plt+0x1fd0c>
   3538c:	ldr	r3, [sp, #40]	; 0x28
   35390:	cmp	r3, r9
   35394:	movne	r3, r0
   35398:	str	r3, [r5, #28]
   3539c:	b	35184 <ftello64@plt+0x21430>
   353a0:	ldr	r1, [r3]
   353a4:	ldr	r0, [pc, #144]	; 3543c <ftello64@plt+0x216e8>
   353a8:	mov	r6, fp
   353ac:	bl	13a0c <gpgrt_fputs@plt>
   353b0:	mov	r8, #14
   353b4:	b	34b40 <ftello64@plt+0x20dec>
   353b8:	bl	1385c <gpg_err_code_from_syserror@plt>
   353bc:	subs	r8, r0, #0
   353c0:	uxthne	r8, r8
   353c4:	orrne	r8, r8, #33554432	; 0x2000000
   353c8:	b	34b40 <ftello64@plt+0x20dec>
   353cc:	ldr	r1, [r3]
   353d0:	ldr	r0, [pc, #76]	; 35424 <ftello64@plt+0x216d0>
   353d4:	mov	r6, fp
   353d8:	bl	13a0c <gpgrt_fputs@plt>
   353dc:	mvn	r8, #0
   353e0:	b	34b40 <ftello64@plt+0x20dec>
   353e4:	bl	134b4 <__stack_chk_fail@plt>
   353e8:	andeq	r6, r7, r8, ror #19
   353ec:	andeq	r2, r0, r0, lsl r7
   353f0:	andeq	r1, r6, ip, lsr r1
   353f4:	andeq	r7, r7, ip, lsr #28
   353f8:	andeq	r0, r6, r8, asr #17
   353fc:	andeq	r1, r6, ip, ror #4
   35400:	andeq	r0, r6, ip, ror #31
   35404:	andeq	r0, r6, r4, lsl #17
   35408:	andeq	r0, r0, #14
   3540c:	andeq	r1, r6, ip
   35410:	andeq	r1, r6, r8, asr #4
   35414:			; <UNDEFINED> instruction: 0x000611b8
   35418:	andeq	r1, r6, r0, ror #1
   3541c:	andeq	r0, r6, r0, ror r9
   35420:	andeq	r1, r6, r8, lsl #1
   35424:	strheq	r1, [r6], -ip
   35428:	andeq	r1, r6, r4, lsr r0
   3542c:	andeq	r1, r6, ip, asr r0
   35430:	andeq	r8, r7, r0, asr r2
   35434:	andeq	r1, r6, r4, ror r1
   35438:	muleq	r6, r8, r1
   3543c:	andeq	r1, r6, ip, lsl #2
   35440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35444:	sub	sp, sp, #12
   35448:	ldr	r1, [r0, #20]
   3544c:	mov	r3, r0
   35450:	str	r0, [sp, #4]
   35454:	ldr	r0, [r0, #8]
   35458:	str	r1, [sp]
   3545c:	ldr	r7, [r3, #16]
   35460:	bl	13448 <gcry_free@plt>
   35464:	ldr	r1, [sp]
   35468:	cmp	r1, #0
   3546c:	beq	35590 <ftello64@plt+0x2183c>
   35470:	mov	r6, #0
   35474:	mov	sl, r6
   35478:	mov	fp, r6
   3547c:	mov	r8, #12
   35480:	b	35508 <ftello64@plt+0x217b4>
   35484:	cmp	r4, #191	; 0xbf
   35488:	add	r9, r7, #1
   3548c:	bls	35530 <ftello64@plt+0x217dc>
   35490:	cmp	r5, #1
   35494:	sub	r5, r1, #2
   35498:	ble	35568 <ftello64@plt+0x21814>
   3549c:	ldrb	r3, [r7, #1]
   354a0:	add	r9, r7, #2
   354a4:	add	r4, r3, r4, lsl #8
   354a8:	sub	r4, r4, #48896	; 0xbf00
   354ac:	sub	r4, r4, #64	; 0x40
   354b0:	cmp	r4, r5
   354b4:	bhi	35568 <ftello64@plt+0x21814>
   354b8:	mov	r1, r8
   354bc:	mov	r0, r6
   354c0:	bl	136ac <gcry_xrealloc@plt>
   354c4:	sub	ip, r8, #12
   354c8:	sub	r1, r5, #1
   354cc:	sub	r5, r4, #1
   354d0:	subs	r1, r1, r5
   354d4:	add	sl, sl, #1
   354d8:	add	r8, r8, #12
   354dc:	add	r7, r9, r4
   354e0:	add	r3, r0, ip
   354e4:	mov	r6, r0
   354e8:	mov	r0, r9
   354ec:	str	fp, [r6, ip]
   354f0:	str	fp, [r3, #4]
   354f4:	str	fp, [r3, #8]
   354f8:	ldrb	lr, [r0], #1
   354fc:	strb	lr, [r6, ip]
   35500:	stmib	r3, {r0, r5}
   35504:	beq	35550 <ftello64@plt+0x217fc>
   35508:	ldrb	r4, [r7]
   3550c:	sub	r5, r1, #1
   35510:	cmp	r4, #255	; 0xff
   35514:	bne	35484 <ftello64@plt+0x21730>
   35518:	cmp	r5, #3
   3551c:	ble	35568 <ftello64@plt+0x21814>
   35520:	ldr	r4, [r7, #1]
   35524:	sub	r5, r1, #5
   35528:	rev	r4, r4
   3552c:	add	r9, r7, #5
   35530:	cmp	r5, r4
   35534:	bcc	35568 <ftello64@plt+0x21814>
   35538:	cmp	r4, #0
   3553c:	bne	354b8 <ftello64@plt+0x21764>
   35540:	ldr	r3, [pc, #84]	; 3559c <ftello64@plt+0x21848>
   35544:	ldr	r3, [r3]
   35548:	cmp	r3, #0
   3554c:	bne	35584 <ftello64@plt+0x21830>
   35550:	ldr	r3, [sp, #4]
   35554:	mov	r0, sl
   35558:	str	r6, [r3, #8]
   3555c:	str	sl, [r3, #12]
   35560:	add	sp, sp, #12
   35564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35568:	ldr	r3, [pc, #44]	; 3559c <ftello64@plt+0x21848>
   3556c:	ldr	r3, [r3]
   35570:	cmp	r3, #0
   35574:	beq	35550 <ftello64@plt+0x217fc>
   35578:	ldr	r0, [pc, #32]	; 355a0 <ftello64@plt+0x2184c>
   3557c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   35580:	b	35550 <ftello64@plt+0x217fc>
   35584:	ldr	r0, [pc, #24]	; 355a4 <ftello64@plt+0x21850>
   35588:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3558c:	b	35550 <ftello64@plt+0x217fc>
   35590:	mov	sl, r1
   35594:	mov	r6, r1
   35598:	b	35550 <ftello64@plt+0x217fc>
   3559c:	andeq	r8, r7, r0, asr r2
   355a0:	muleq	r6, r4, r2
   355a4:	andeq	r1, r6, r4, ror r2
   355a8:	push	{r4, r5, r6, r7, lr}
   355ac:	sub	sp, sp, #28
   355b0:	ldr	r6, [pc, #300]	; 356e4 <ftello64@plt+0x21990>
   355b4:	cmp	r1, #70	; 0x46
   355b8:	ldr	r3, [r6]
   355bc:	str	r3, [sp, #20]
   355c0:	bls	356cc <ftello64@plt+0x21978>
   355c4:	ldr	r1, [r0, #12]
   355c8:	mov	r4, r0
   355cc:	cmp	r1, #0
   355d0:	add	r5, r0, #76	; 0x4c
   355d4:	ble	3564c <ftello64@plt+0x218f8>
   355d8:	cmp	r1, #1
   355dc:	bne	3562c <ftello64@plt+0x218d8>
   355e0:	ldr	r0, [r0, #8]
   355e4:	ldrb	r7, [r0]
   355e8:	cmp	r7, #1
   355ec:	beq	3566c <ftello64@plt+0x21918>
   355f0:	ldr	r3, [r0, #8]
   355f4:	mvn	r2, #0
   355f8:	str	r3, [sp]
   355fc:	mov	r0, r5
   35600:	ldr	r3, [pc, #224]	; 356e8 <ftello64@plt+0x21994>
   35604:	bl	138d4 <__sprintf_chk@plt>
   35608:	mov	r0, r5
   3560c:	bl	13814 <strlen@plt>
   35610:	ldr	r2, [sp, #20]
   35614:	ldr	r3, [r6]
   35618:	cmp	r2, r3
   3561c:	str	r0, [r4, #4]
   35620:	bne	356e0 <ftello64@plt+0x2198c>
   35624:	add	sp, sp, #28
   35628:	pop	{r4, r5, r6, r7, pc}
   3562c:	ldr	r3, [r0, #20]
   35630:	mvn	r2, #0
   35634:	mov	r0, r5
   35638:	stm	sp, {r1, r3}
   3563c:	ldr	r3, [pc, #168]	; 356ec <ftello64@plt+0x21998>
   35640:	mov	r1, #1
   35644:	bl	138d4 <__sprintf_chk@plt>
   35648:	b	35608 <ftello64@plt+0x218b4>
   3564c:	ldr	r2, [r0, #20]
   35650:	ldr	r3, [pc, #152]	; 356f0 <ftello64@plt+0x2199c>
   35654:	str	r2, [sp]
   35658:	mov	r1, #1
   3565c:	mvn	r2, #0
   35660:	mov	r0, r5
   35664:	bl	138d4 <__sprintf_chk@plt>
   35668:	b	35608 <ftello64@plt+0x218b4>
   3566c:	add	r2, sp, #16
   35670:	add	r1, sp, #15
   35674:	bl	144ac <ftello64@plt+0x758>
   35678:	cmp	r0, #0
   3567c:	beq	356b0 <ftello64@plt+0x2195c>
   35680:	mov	r1, r7
   35684:	ldrb	r0, [sp, #15]
   35688:	bl	144b4 <ftello64@plt+0x760>
   3568c:	ldr	r3, [sp, #16]
   35690:	mov	r1, r7
   35694:	str	r3, [sp, #4]
   35698:	mvn	r2, #0
   3569c:	ldr	r3, [pc, #80]	; 356f4 <ftello64@plt+0x219a0>
   356a0:	str	r0, [sp]
   356a4:	mov	r0, r5
   356a8:	bl	138d4 <__sprintf_chk@plt>
   356ac:	b	35608 <ftello64@plt+0x218b4>
   356b0:	ldr	ip, [pc, #64]	; 356f8 <ftello64@plt+0x219a4>
   356b4:	ldm	ip!, {r0, r1, r2, r3}
   356b8:	str	r0, [r4, #76]	; 0x4c
   356bc:	str	r1, [r5, #4]
   356c0:	str	r2, [r5, #8]
   356c4:	str	r3, [r5, #12]
   356c8:	b	35608 <ftello64@plt+0x218b4>
   356cc:	ldr	r3, [pc, #40]	; 356fc <ftello64@plt+0x219a8>
   356d0:	ldr	r2, [pc, #40]	; 35700 <ftello64@plt+0x219ac>
   356d4:	ldr	r1, [pc, #40]	; 35704 <ftello64@plt+0x219b0>
   356d8:	ldr	r0, [pc, #40]	; 35708 <ftello64@plt+0x219b4>
   356dc:	bl	4eeac <ftello64@plt+0x3b158>
   356e0:	bl	134b4 <__stack_chk_fail@plt>
   356e4:	andeq	r6, r7, r8, ror #19
   356e8:	andeq	r1, r6, r0, asr #6
   356ec:	strdeq	r1, [r6], -r8
   356f0:	ldrdeq	r1, [r6], -r4
   356f4:	andeq	r1, r6, r4, lsl r3
   356f8:	andeq	r1, r6, r0, lsr r3
   356fc:	andeq	r0, r6, r8, ror #12
   35700:	andeq	r0, r0, r6, lsl #22
   35704:	andeq	r0, r6, ip, ror sl
   35708:	andeq	r1, r6, r0, asr #5
   3570c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35710:	sub	sp, sp, #204	; 0xcc
   35714:	mov	lr, r0
   35718:	str	r3, [sp, #32]
   3571c:	ldr	r3, [sp, #244]	; 0xf4
   35720:	str	r0, [sp, #24]
   35724:	ldr	r0, [pc, #4008]	; 366d4 <ftello64@plt+0x22980>
   35728:	str	r1, [sp, #28]
   3572c:	str	r2, [sp, #64]	; 0x40
   35730:	ldr	r1, [r1, #4]
   35734:	sub	r2, r2, #2
   35738:	str	r3, [sp, #44]	; 0x2c
   3573c:	clz	r2, r2
   35740:	ldr	r3, [sp, #252]	; 0xfc
   35744:	lsr	r2, r2, #5
   35748:	ldr	ip, [sp, #240]	; 0xf0
   3574c:	str	r2, [sp, #48]	; 0x30
   35750:	mov	r2, #0
   35754:	ldr	r0, [r0]
   35758:	cmp	r1, r2
   3575c:	str	r3, [sp, #56]	; 0x38
   35760:	ldr	r3, [sp, #256]	; 0x100
   35764:	ldr	r4, [lr]
   35768:	str	ip, [sp, #72]	; 0x48
   3576c:	str	r0, [sp, #196]	; 0xc4
   35770:	str	r2, [ip]
   35774:	str	r3, [sp, #60]	; 0x3c
   35778:	ldreq	sl, [pc, #3848]	; 36688 <ftello64@plt+0x22934>
   3577c:	streq	r1, [sp, #40]	; 0x28
   35780:	bne	361a8 <ftello64@plt+0x22454>
   35784:	ldr	r2, [sp, #32]
   35788:	cmp	r2, #0
   3578c:	beq	35c10 <ftello64@plt+0x21ebc>
   35790:	mov	r0, r4
   35794:	bl	577bc <ftello64@plt+0x43a68>
   35798:	ldr	r3, [sp, #32]
   3579c:	str	r0, [sp, #52]	; 0x34
   357a0:	str	r0, [r3]
   357a4:	str	r1, [r3, #4]
   357a8:	ldr	r3, [r4, #32]
   357ac:	cmp	r3, #0
   357b0:	bne	357c4 <ftello64@plt+0x21a70>
   357b4:	ldr	r3, [r4, #40]	; 0x28
   357b8:	ldr	r2, [r4, #44]	; 0x2c
   357bc:	cmp	r3, r2
   357c0:	bcc	35b54 <ftello64@plt+0x21e00>
   357c4:	mov	r0, r4
   357c8:	bl	565dc <ftello64@plt+0x42888>
   357cc:	cmn	r0, #1
   357d0:	mov	r7, r0
   357d4:	beq	36680 <ftello64@plt+0x2292c>
   357d8:	uxtb	r3, r0
   357dc:	tst	r7, #128	; 0x80
   357e0:	strb	r3, [sp, #88]	; 0x58
   357e4:	beq	37860 <ftello64@plt+0x23b0c>
   357e8:	and	r3, r7, #64	; 0x40
   357ec:	cmp	r3, #0
   357f0:	str	r3, [sp, #36]	; 0x24
   357f4:	movne	r3, #1
   357f8:	moveq	r3, #0
   357fc:	str	r3, [sp, #68]	; 0x44
   35800:	beq	35ab4 <ftello64@plt+0x21d60>
   35804:	ldr	r3, [r4, #32]
   35808:	and	r8, r7, #63	; 0x3f
   3580c:	cmp	r3, #0
   35810:	bne	35824 <ftello64@plt+0x21ad0>
   35814:	ldr	r1, [r4, #40]	; 0x28
   35818:	ldr	r3, [r4, #44]	; 0x2c
   3581c:	cmp	r1, r3
   35820:	bcc	35c48 <ftello64@plt+0x21ef4>
   35824:	mov	r0, r4
   35828:	bl	565dc <ftello64@plt+0x42888>
   3582c:	cmn	r0, #1
   35830:	beq	37c68 <ftello64@plt+0x23f14>
   35834:	uxtb	r3, r0
   35838:	cmp	r0, #191	; 0xbf
   3583c:	strb	r3, [sp, #89]	; 0x59
   35840:	movle	r5, r0
   35844:	movle	r6, #2
   35848:	ble	3589c <ftello64@plt+0x21b48>
   3584c:	cmp	r0, #223	; 0xdf
   35850:	bgt	35c94 <ftello64@plt+0x21f40>
   35854:	ldr	r3, [r4, #32]
   35858:	sub	r0, r0, #192	; 0xc0
   3585c:	cmp	r3, #0
   35860:	lsl	r5, r0, #8
   35864:	bne	35878 <ftello64@plt+0x21b24>
   35868:	ldr	r3, [r4, #40]	; 0x28
   3586c:	ldr	r2, [r4, #44]	; 0x2c
   35870:	cmp	r3, r2
   35874:	bcc	36de4 <ftello64@plt+0x23090>
   35878:	mov	r0, r4
   3587c:	bl	565dc <ftello64@plt+0x42888>
   35880:	cmn	r0, #1
   35884:	beq	38350 <ftello64@plt+0x245fc>
   35888:	uxtb	r3, r0
   3588c:	add	r5, r5, #192	; 0xc0
   35890:	add	r5, r0, r5
   35894:	mov	r6, #3
   35898:	strb	r3, [sp, #90]	; 0x5a
   3589c:	cmp	r8, #63	; 0x3f
   358a0:	cmneq	r5, #1
   358a4:	beq	37280 <ftello64@plt+0x2352c>
   358a8:	adds	r3, r8, #0
   358ac:	movne	r3, #1
   358b0:	ldr	r2, [sp, #44]	; 0x2c
   358b4:	cmp	r2, #0
   358b8:	moveq	r3, #0
   358bc:	cmp	r3, #0
   358c0:	bne	37988 <ftello64@plt+0x23c34>
   358c4:	ldr	r3, [sp, #48]	; 0x30
   358c8:	sub	fp, r8, #13
   358cc:	clz	fp, fp
   358d0:	lsr	fp, fp, #5
   358d4:	tst	r3, fp
   358d8:	movne	r9, #13
   358dc:	beq	35afc <ftello64@plt+0x21da8>
   358e0:	ldr	r3, [pc, #3492]	; 3668c <ftello64@plt+0x22938>
   358e4:	ldr	r3, [r3, #8]
   358e8:	tst	r3, #1
   358ec:	beq	35934 <ftello64@plt+0x21be0>
   358f0:	ldr	r0, [sp, #36]	; 0x24
   358f4:	ldr	r2, [pc, #3648]	; 3673c <ftello64@plt+0x229e8>
   358f8:	cmp	r0, #0
   358fc:	ldr	r3, [pc, #3468]	; 36690 <ftello64@plt+0x2293c>
   35900:	moveq	r3, r2
   35904:	ldr	r2, [sp, #260]	; 0x104
   35908:	ldr	r1, [r4, #80]	; 0x50
   3590c:	str	r2, [sp, #12]
   35910:	ldr	r2, [sp, #60]	; 0x3c
   35914:	str	r3, [sp]
   35918:	str	r2, [sp, #8]
   3591c:	ldr	r2, [sp, #56]	; 0x38
   35920:	mov	r3, r5
   35924:	str	r2, [sp, #4]
   35928:	ldr	r0, [pc, #3428]	; 36694 <ftello64@plt+0x22940>
   3592c:	mov	r2, r8
   35930:	bl	4ec70 <ftello64@plt+0x3af1c>
   35934:	ldr	r3, [sl, #260]	; 0x104
   35938:	cmp	r3, #0
   3593c:	beq	35990 <ftello64@plt+0x21c3c>
   35940:	ldr	r3, [sp, #40]	; 0x28
   35944:	ldr	r0, [sl]
   35948:	cmp	r3, #0
   3594c:	beq	35c30 <ftello64@plt+0x21edc>
   35950:	ldr	ip, [sp, #36]	; 0x24
   35954:	ldr	r1, [pc, #3388]	; 36698 <ftello64@plt+0x22944>
   35958:	cmp	ip, #0
   3595c:	ldr	r2, [pc, #3384]	; 3669c <ftello64@plt+0x22948>
   35960:	moveq	r2, r1
   35964:	ldr	r1, [pc, #3536]	; 3673c <ftello64@plt+0x229e8>
   35968:	ldr	r3, [pc, #3376]	; 366a0 <ftello64@plt+0x2294c>
   3596c:	moveq	r3, r1
   35970:	strd	r2, [sp, #12]
   35974:	str	r5, [sp, #8]
   35978:	str	r6, [sp, #4]
   3597c:	str	r8, [sp]
   35980:	mov	r3, r7
   35984:	ldr	r2, [sp, #52]	; 0x34
   35988:	ldr	r1, [pc, #3348]	; 366a4 <ftello64@plt+0x22950>
   3598c:	bl	13bf8 <gpgrt_fprintf@plt>
   35990:	ldr	r1, [sp, #24]
   35994:	sub	r3, r8, #1
   35998:	ldr	r2, [r1, #20]
   3599c:	add	r2, r2, #1
   359a0:	str	r2, [r1, #20]
   359a4:	ldr	r2, [sp, #28]
   359a8:	str	r9, [r2]
   359ac:	cmp	r3, #62	; 0x3e
   359b0:	ldrls	pc, [pc, r3, lsl #2]
   359b4:	b	36cc8 <ftello64@plt+0x22f74>
   359b8:	andeq	r6, r3, r4, ror #21
   359bc:	andeq	r6, r3, r8, ror #20
   359c0:	andeq	r6, r3, r0, lsl #18
   359c4:	andeq	r6, r3, r8, asr r7
   359c8:	andeq	r6, r3, r4, lsr r6
   359cc:	andeq	r6, r3, r4, lsr r6
   359d0:	andeq	r6, r3, r4, lsr r6
   359d4:	muleq	r3, ip, r5
   359d8:	ldrdeq	r6, [r3], -ip
   359dc:	andeq	r6, r3, ip, ror #7
   359e0:			; <UNDEFINED> instruction: 0x000361bc
   359e4:	andeq	r5, r3, r0, lsr pc
   359e8:	andeq	r6, r3, r8, asr #6
   359ec:	andeq	r6, r3, r4, lsr r6
   359f0:	andeq	r6, r3, r8, asr #25
   359f4:	andeq	r5, r3, r8, lsl lr
   359f8:	andeq	r5, r3, ip, lsr #29
   359fc:	ldrdeq	r6, [r3], -ip
   35a00:			; <UNDEFINED> instruction: 0x00035db4
   35a04:	andeq	r6, r3, r8, asr #25
   35a08:	andeq	r6, r3, r8, asr #25
   35a0c:	andeq	r6, r3, r8, asr #25
   35a10:	andeq	r6, r3, r8, asr #25
   35a14:	andeq	r6, r3, r8, asr #25
   35a18:	andeq	r6, r3, r8, asr #25
   35a1c:	andeq	r6, r3, r8, asr #25
   35a20:	andeq	r6, r3, r8, asr #25
   35a24:	andeq	r6, r3, r8, asr #25
   35a28:	andeq	r6, r3, r8, asr #25
   35a2c:	andeq	r6, r3, r8, asr #25
   35a30:	andeq	r6, r3, r8, asr #25
   35a34:	andeq	r6, r3, r8, asr #25
   35a38:	andeq	r6, r3, r8, asr #25
   35a3c:	andeq	r6, r3, r8, asr #25
   35a40:	andeq	r6, r3, r8, asr #25
   35a44:	andeq	r6, r3, r8, asr #25
   35a48:	andeq	r6, r3, r8, asr #25
   35a4c:	andeq	r6, r3, r8, asr #25
   35a50:	andeq	r6, r3, r8, asr #25
   35a54:	andeq	r6, r3, r8, asr #25
   35a58:	andeq	r6, r3, r8, asr #25
   35a5c:	andeq	r6, r3, r8, asr #25
   35a60:	andeq	r6, r3, r8, asr #25
   35a64:	andeq	r6, r3, r8, asr #25
   35a68:	andeq	r6, r3, r8, asr #25
   35a6c:	andeq	r6, r3, r8, asr #25
   35a70:	andeq	r6, r3, r8, asr #25
   35a74:	andeq	r6, r3, r8, asr #25
   35a78:	andeq	r6, r3, r8, asr #25
   35a7c:	andeq	r6, r3, r8, asr #25
   35a80:	andeq	r6, r3, r8, asr #25
   35a84:	andeq	r6, r3, r8, asr #25
   35a88:	andeq	r6, r3, r8, asr #25
   35a8c:	andeq	r6, r3, r8, asr #25
   35a90:	andeq	r6, r3, r8, asr #25
   35a94:	andeq	r6, r3, r8, asr #25
   35a98:	andeq	r6, r3, r8, asr #25
   35a9c:	andeq	r6, r3, r8, asr #25
   35aa0:	andeq	r6, r3, r8, asr #25
   35aa4:	andeq	r6, r3, r8, asr #25
   35aa8:	andeq	r5, r3, r8, lsl lr
   35aac:	andeq	r6, r3, r8, asr #25
   35ab0:	strdeq	r5, [r3], -r8
   35ab4:	and	r2, r7, #3
   35ab8:	asr	r3, r7, #2
   35abc:	cmp	r2, #3
   35ac0:	and	r8, r3, #15
   35ac4:	bne	35b84 <ftello64@plt+0x21e30>
   35ac8:	and	r3, r3, #13
   35acc:	cmp	r3, #9
   35ad0:	beq	35c78 <ftello64@plt+0x21f24>
   35ad4:	cmp	r8, #8
   35ad8:	bne	38324 <ftello64@plt+0x245d0>
   35adc:	ldr	r3, [sp, #44]	; 0x2c
   35ae0:	cmp	r3, #0
   35ae4:	bne	37994 <ftello64@plt+0x23c40>
   35ae8:	mov	r2, #1
   35aec:	mov	r6, r2
   35af0:	mov	r5, r3
   35af4:	mov	fp, r3
   35af8:	str	r2, [sp, #40]	; 0x28
   35afc:	ldr	r3, [sp, #248]	; 0xf8
   35b00:	cmp	r8, #0
   35b04:	andne	r3, r3, #1
   35b08:	moveq	r3, #1
   35b0c:	cmp	r3, #0
   35b10:	bne	35b34 <ftello64@plt+0x21de0>
   35b14:	ldr	r3, [sp, #64]	; 0x40
   35b18:	mov	r9, r8
   35b1c:	cmp	r3, #0
   35b20:	cmpne	r8, #14
   35b24:	beq	358e0 <ftello64@plt+0x21b8c>
   35b28:	sub	r3, r8, #5
   35b2c:	cmp	r3, #2
   35b30:	bls	358e0 <ftello64@plt+0x21b8c>
   35b34:	ldr	r2, [sp, #40]	; 0x28
   35b38:	mov	r1, r5
   35b3c:	mov	r0, r4
   35b40:	bl	57cac <ftello64@plt+0x43f58>
   35b44:	ldr	r2, [sp, #72]	; 0x48
   35b48:	mov	r3, #1
   35b4c:	str	r3, [r2]
   35b50:	b	36ab8 <ftello64@plt+0x22d64>
   35b54:	ldr	r2, [r4, #16]
   35b58:	ldr	r1, [r4, #20]
   35b5c:	ldr	r0, [r4, #48]	; 0x30
   35b60:	adds	r2, r2, #1
   35b64:	str	r2, [r4, #16]
   35b68:	adc	r1, r1, #0
   35b6c:	add	r2, r3, #1
   35b70:	str	r1, [r4, #20]
   35b74:	str	r2, [r4, #40]	; 0x28
   35b78:	ldrb	r3, [r0, r3]
   35b7c:	mov	r7, r3
   35b80:	b	357dc <ftello64@plt+0x21a88>
   35b84:	mov	r9, #1
   35b88:	mov	r6, r9
   35b8c:	ldr	r5, [sp, #36]	; 0x24
   35b90:	lsl	r9, r9, r2
   35b94:	add	fp, sp, #88	; 0x58
   35b98:	b	35bd8 <ftello64@plt+0x21e84>
   35b9c:	ldr	r2, [r4, #16]
   35ba0:	ldr	r1, [r4, #20]
   35ba4:	ldr	r0, [r4, #48]	; 0x30
   35ba8:	adds	r2, r2, #1
   35bac:	str	r2, [r4, #16]
   35bb0:	adc	r1, r1, #0
   35bb4:	add	r2, r3, #1
   35bb8:	str	r1, [r4, #20]
   35bbc:	str	r2, [r4, #40]	; 0x28
   35bc0:	ldrb	r0, [r0, r3]
   35bc4:	cmp	r9, r6
   35bc8:	strb	r0, [r6, fp]
   35bcc:	orr	r5, r0, r5
   35bd0:	add	r6, r6, #1
   35bd4:	beq	358a8 <ftello64@plt+0x21b54>
   35bd8:	ldr	r3, [r4, #32]
   35bdc:	lsl	r5, r5, #8
   35be0:	cmp	r3, #0
   35be4:	bne	35bf8 <ftello64@plt+0x21ea4>
   35be8:	ldr	r3, [r4, #40]	; 0x28
   35bec:	ldr	r2, [r4, #44]	; 0x2c
   35bf0:	cmp	r3, r2
   35bf4:	bcc	35b9c <ftello64@plt+0x21e48>
   35bf8:	mov	r0, r4
   35bfc:	bl	565dc <ftello64@plt+0x42888>
   35c00:	cmn	r0, #1
   35c04:	beq	36dd0 <ftello64@plt+0x2307c>
   35c08:	uxtb	r0, r0
   35c0c:	b	35bc4 <ftello64@plt+0x21e70>
   35c10:	ldr	r3, [sl, #260]	; 0x104
   35c14:	cmp	r3, #0
   35c18:	streq	r2, [sp, #52]	; 0x34
   35c1c:	beq	357a8 <ftello64@plt+0x21a54>
   35c20:	mov	r0, r4
   35c24:	bl	577bc <ftello64@plt+0x43a68>
   35c28:	str	r0, [sp, #52]	; 0x34
   35c2c:	b	357a8 <ftello64@plt+0x21a54>
   35c30:	ldr	r2, [sp, #36]	; 0x24
   35c34:	ldr	r3, [pc, #2660]	; 366a0 <ftello64@plt+0x2294c>
   35c38:	cmp	r2, #0
   35c3c:	ldr	r2, [pc, #2808]	; 3673c <ftello64@plt+0x229e8>
   35c40:	moveq	r3, r2
   35c44:	b	35970 <ftello64@plt+0x21c1c>
   35c48:	ldr	r3, [r4, #16]
   35c4c:	ldr	r2, [r4, #20]
   35c50:	ldr	r0, [r4, #48]	; 0x30
   35c54:	adds	r3, r3, #1
   35c58:	str	r3, [r4, #16]
   35c5c:	adc	r2, r2, #0
   35c60:	add	r3, r1, #1
   35c64:	str	r2, [r4, #20]
   35c68:	str	r3, [r4, #40]	; 0x28
   35c6c:	ldrb	r3, [r0, r1]
   35c70:	mov	r0, r3
   35c74:	b	35838 <ftello64@plt+0x21ae4>
   35c78:	mov	r3, #1
   35c7c:	str	r3, [sp, #40]	; 0x28
   35c80:	mov	r6, r3
   35c84:	adds	r3, r8, #0
   35c88:	movne	r3, #1
   35c8c:	ldr	r5, [sp, #36]	; 0x24
   35c90:	b	358b0 <ftello64@plt+0x21b5c>
   35c94:	cmp	r0, #255	; 0xff
   35c98:	beq	37878 <ftello64@plt+0x23b24>
   35c9c:	sub	r3, r8, #8
   35ca0:	cmp	r3, #10
   35ca4:	ldrls	pc, [pc, r3, lsl #2]
   35ca8:	b	37268 <ftello64@plt+0x23514>
   35cac:	ldrdeq	r5, [r3], -r8
   35cb0:	ldrdeq	r5, [r3], -r8
   35cb4:	andeq	r7, r3, r8, ror #4
   35cb8:	ldrdeq	r5, [r3], -r8
   35cbc:	andeq	r7, r3, r8, ror #4
   35cc0:	andeq	r7, r3, r8, ror #4
   35cc4:	andeq	r7, r3, r8, ror #4
   35cc8:	andeq	r7, r3, r8, ror #4
   35ccc:	andeq	r7, r3, r8, ror #4
   35cd0:	andeq	r7, r3, r8, ror #4
   35cd4:	ldrdeq	r5, [r3], -r8
   35cd8:	uxtb	r1, r0
   35cdc:	mov	r0, r4
   35ce0:	bl	579bc <ftello64@plt+0x43c68>
   35ce4:	mov	r3, #1
   35ce8:	str	r3, [sp, #40]	; 0x28
   35cec:	mov	r6, #2
   35cf0:	mov	r5, #0
   35cf4:	b	358b0 <ftello64@plt+0x21b5c>
   35cf8:	ldr	r3, [sl, #260]	; 0x104
   35cfc:	cmp	r3, #0
   35d00:	bne	36fd8 <ftello64@plt+0x23284>
   35d04:	add	r0, sp, #80	; 0x50
   35d08:	bl	4f478 <ftello64@plt+0x3b724>
   35d0c:	ldr	r3, [sp, #80]	; 0x50
   35d10:	add	r2, r3, #1
   35d14:	cmp	r2, r5
   35d18:	mov	r6, r0
   35d1c:	bhi	36fec <ftello64@plt+0x23298>
   35d20:	mov	r2, #0
   35d24:	cmp	r3, #0
   35d28:	str	r2, [sp, #84]	; 0x54
   35d2c:	bne	35d84 <ftello64@plt+0x22030>
   35d30:	b	376bc <ftello64@plt+0x23968>
   35d34:	ldr	r2, [r4, #16]
   35d38:	ldr	r1, [r4, #20]
   35d3c:	ldr	r0, [r4, #48]	; 0x30
   35d40:	adds	r2, r2, #1
   35d44:	str	r2, [r4, #16]
   35d48:	adc	r1, r1, #0
   35d4c:	add	r2, r3, #1
   35d50:	str	r1, [r4, #20]
   35d54:	str	r2, [r4, #40]	; 0x28
   35d58:	ldrb	r0, [r0, r3]
   35d5c:	cmp	r7, r0
   35d60:	bne	36fec <ftello64@plt+0x23298>
   35d64:	ldr	r3, [sp, #84]	; 0x54
   35d68:	ldr	r1, [sp, #80]	; 0x50
   35d6c:	add	r3, r3, #1
   35d70:	cmp	r3, r1
   35d74:	mov	r2, r3
   35d78:	sub	r5, r5, #1
   35d7c:	str	r3, [sp, #84]	; 0x54
   35d80:	bcs	376bc <ftello64@plt+0x23968>
   35d84:	ldr	r3, [r4, #32]
   35d88:	ldrb	r7, [r6, r2]
   35d8c:	cmp	r3, #0
   35d90:	bne	35da4 <ftello64@plt+0x22050>
   35d94:	ldr	r3, [r4, #40]	; 0x28
   35d98:	ldr	r2, [r4, #44]	; 0x2c
   35d9c:	cmp	r3, r2
   35da0:	bcc	35d34 <ftello64@plt+0x21fe0>
   35da4:	mov	r0, r4
   35da8:	bl	565dc <ftello64@plt+0x42888>
   35dac:	uxtb	r0, r0
   35db0:	b	35d5c <ftello64@plt+0x22008>
   35db4:	mov	r0, #20
   35db8:	bl	131cc <gcry_xmalloc@plt>
   35dbc:	ldr	r3, [sl, #260]	; 0x104
   35dc0:	ldr	r2, [sp, #28]
   35dc4:	cmp	r3, #0
   35dc8:	mov	r6, r0
   35dcc:	str	r0, [r2, #4]
   35dd0:	bne	36fc4 <ftello64@plt+0x23270>
   35dd4:	ldr	r3, [sp, #36]	; 0x24
   35dd8:	subs	r5, r5, #20
   35ddc:	movne	r5, #1
   35de0:	cmp	r3, #0
   35de4:	movne	r3, r5
   35de8:	moveq	r3, #1
   35dec:	cmp	r3, #0
   35df0:	moveq	r5, r6
   35df4:	addeq	r6, r5, #20
   35df8:	beq	36c9c <ftello64@plt+0x22f48>
   35dfc:	ldr	r0, [pc, #2212]	; 366a8 <ftello64@plt+0x22954>
   35e00:	bl	4eb24 <ftello64@plt+0x3add0>
   35e04:	mov	r0, #0
   35e08:	ldr	r1, [sp, #24]
   35e0c:	bl	182a0 <ftello64@plt+0x454c>
   35e10:	mov	r0, #14
   35e14:	b	36ac8 <ftello64@plt+0x22d74>
   35e18:	cmp	r5, #65536	; 0x10000
   35e1c:	bhi	3710c <ftello64@plt+0x233b8>
   35e20:	add	r0, r5, #7
   35e24:	bl	131cc <gcry_xmalloc@plt>
   35e28:	ldr	r3, [sp, #28]
   35e2c:	cmp	r5, #0
   35e30:	mov	r6, r0
   35e34:	str	r0, [r3, #4]
   35e38:	str	r5, [r6], #4
   35e3c:	addne	r5, r5, #4
   35e40:	addne	r5, r0, r5
   35e44:	bne	35e80 <ftello64@plt+0x2212c>
   35e48:	b	37314 <ftello64@plt+0x235c0>
   35e4c:	ldr	r2, [r4, #16]
   35e50:	ldr	r1, [r4, #20]
   35e54:	ldr	r0, [r4, #48]	; 0x30
   35e58:	adds	r2, r2, #1
   35e5c:	str	r2, [r4, #16]
   35e60:	adc	r1, r1, #0
   35e64:	add	r2, r3, #1
   35e68:	str	r1, [r4, #20]
   35e6c:	str	r2, [r4, #40]	; 0x28
   35e70:	ldrb	r0, [r0, r3]
   35e74:	strb	r0, [r6], #1
   35e78:	cmp	r5, r6
   35e7c:	beq	37314 <ftello64@plt+0x235c0>
   35e80:	ldr	r3, [r4, #32]
   35e84:	cmp	r3, #0
   35e88:	bne	35e9c <ftello64@plt+0x22148>
   35e8c:	ldr	r3, [r4, #40]	; 0x28
   35e90:	ldr	r2, [r4, #44]	; 0x2c
   35e94:	cmp	r3, r2
   35e98:	bcc	35e4c <ftello64@plt+0x220f8>
   35e9c:	mov	r0, r4
   35ea0:	bl	565dc <ftello64@plt+0x42888>
   35ea4:	uxtb	r0, r0
   35ea8:	b	35e74 <ftello64@plt+0x22120>
   35eac:	ldr	r3, [sp, #28]
   35eb0:	mov	r1, #13
   35eb4:	cmp	r5, #16777216	; 0x1000000
   35eb8:	str	r1, [r3]
   35ebc:	bhi	37144 <ftello64@plt+0x233f0>
   35ec0:	mov	r1, #151	; 0x97
   35ec4:	mov	r0, #1
   35ec8:	bl	13c10 <gcry_xcalloc@plt>
   35ecc:	ldr	r3, [sp, #28]
   35ed0:	cmp	r5, #0
   35ed4:	mov	r6, r0
   35ed8:	mov	r0, #1
   35edc:	str	r6, [r3, #4]
   35ee0:	str	r0, [r6]
   35ee4:	bne	377d0 <ftello64@plt+0x23a7c>
   35ee8:	bl	131cc <gcry_xmalloc@plt>
   35eec:	ldr	r3, [sp, #28]
   35ef0:	ldr	r3, [r3, #4]
   35ef4:	str	r0, [r6, #16]
   35ef8:	str	r5, [r3, #20]
   35efc:	mov	r0, r3
   35f00:	bl	35440 <ftello64@plt+0x216ec>
   35f04:	ldr	r3, [sp, #28]
   35f08:	mov	r1, #71	; 0x47
   35f0c:	ldr	r0, [r3, #4]
   35f10:	bl	355a8 <ftello64@plt+0x21854>
   35f14:	ldr	r3, [sl, #260]	; 0x104
   35f18:	cmp	r3, #0
   35f1c:	bne	379c8 <ftello64@plt+0x23c74>
   35f20:	ldr	r1, [sp, #24]
   35f24:	mov	r0, #0
   35f28:	bl	182a0 <ftello64@plt+0x454c>
   35f2c:	b	36aa8 <ftello64@plt+0x22d54>
   35f30:	ldr	r3, [sp, #24]
   35f34:	cmp	r5, #0
   35f38:	ldr	fp, [r3]
   35f3c:	beq	36f0c <ftello64@plt+0x231b8>
   35f40:	ldr	r3, [fp, #32]
   35f44:	cmp	r3, #0
   35f48:	bne	37618 <ftello64@plt+0x238c4>
   35f4c:	ldr	r3, [fp, #40]	; 0x28
   35f50:	ldr	r2, [fp, #44]	; 0x2c
   35f54:	cmp	r3, r2
   35f58:	bcs	37618 <ftello64@plt+0x238c4>
   35f5c:	ldr	r2, [fp, #16]
   35f60:	ldr	r1, [fp, #20]
   35f64:	ldr	r0, [fp, #48]	; 0x30
   35f68:	adds	r2, r2, #1
   35f6c:	str	r2, [fp, #16]
   35f70:	adc	r1, r1, #0
   35f74:	add	r2, r3, #1
   35f78:	str	r1, [fp, #20]
   35f7c:	str	r2, [fp, #40]	; 0x28
   35f80:	ldrb	r7, [r0, r3]
   35f84:	cmp	r5, #1
   35f88:	beq	37964 <ftello64@plt+0x23c10>
   35f8c:	cmp	r7, #0
   35f90:	ldr	r2, [fp, #32]
   35f94:	sub	r6, r5, #2
   35f98:	bne	37e64 <ftello64@plt+0x24110>
   35f9c:	cmp	r2, #0
   35fa0:	bne	381bc <ftello64@plt+0x24468>
   35fa4:	ldr	r3, [fp, #40]	; 0x28
   35fa8:	ldr	r2, [fp, #44]	; 0x2c
   35fac:	cmp	r3, r2
   35fb0:	bcs	381bc <ftello64@plt+0x24468>
   35fb4:	ldr	r2, [fp, #16]
   35fb8:	ldr	r1, [fp, #20]
   35fbc:	ldr	r0, [fp, #48]	; 0x30
   35fc0:	adds	r2, r2, #1
   35fc4:	str	r2, [fp, #16]
   35fc8:	adc	r1, r1, #0
   35fcc:	add	r2, r3, #1
   35fd0:	str	r1, [fp, #20]
   35fd4:	str	r2, [fp, #40]	; 0x28
   35fd8:	ldrb	r0, [r0, r3]
   35fdc:	tst	r0, #128	; 0x80
   35fe0:	moveq	r3, r0
   35fe4:	movne	r3, #0
   35fe8:	str	r3, [sp, #52]	; 0x34
   35fec:	cmp	r6, #3
   35ff0:	bls	385b8 <ftello64@plt+0x24864>
   35ff4:	ldr	r3, [fp, #32]
   35ff8:	cmp	r3, #0
   35ffc:	bne	37b14 <ftello64@plt+0x23dc0>
   36000:	ldr	r3, [fp, #40]	; 0x28
   36004:	ldr	r1, [fp, #44]	; 0x2c
   36008:	cmp	r3, r1
   3600c:	bcs	37b14 <ftello64@plt+0x23dc0>
   36010:	ldr	r2, [fp, #16]
   36014:	ldr	r1, [fp, #20]
   36018:	ldr	r0, [fp, #48]	; 0x30
   3601c:	adds	r2, r2, #1
   36020:	str	r2, [fp, #16]
   36024:	adc	r1, r1, #0
   36028:	add	r2, r3, #1
   3602c:	str	r1, [fp, #20]
   36030:	str	r2, [fp, #40]	; 0x28
   36034:	ldrb	r0, [r0, r3]
   36038:	strb	r0, [sp, #96]	; 0x60
   3603c:	ldr	r3, [fp, #32]
   36040:	cmp	r3, #0
   36044:	bne	37ad4 <ftello64@plt+0x23d80>
   36048:	ldr	r3, [fp, #40]	; 0x28
   3604c:	ldr	r2, [fp, #44]	; 0x2c
   36050:	cmp	r3, r2
   36054:	bcs	37ad4 <ftello64@plt+0x23d80>
   36058:	ldr	r2, [fp, #16]
   3605c:	ldr	r1, [fp, #20]
   36060:	ldr	r0, [fp, #48]	; 0x30
   36064:	adds	r2, r2, #1
   36068:	str	r2, [fp, #16]
   3606c:	adc	r1, r1, #0
   36070:	add	r2, r3, #1
   36074:	str	r1, [fp, #20]
   36078:	str	r2, [fp, #40]	; 0x28
   3607c:	ldrb	r3, [r0, r3]
   36080:	strb	r3, [sp, #97]	; 0x61
   36084:	ldr	r3, [fp, #40]	; 0x28
   36088:	ldr	r2, [fp, #44]	; 0x2c
   3608c:	cmp	r3, r2
   36090:	bcs	37aec <ftello64@plt+0x23d98>
   36094:	ldr	r2, [fp, #16]
   36098:	ldr	r1, [fp, #20]
   3609c:	ldr	r0, [fp, #48]	; 0x30
   360a0:	adds	r2, r2, #1
   360a4:	str	r2, [fp, #16]
   360a8:	adc	r1, r1, #0
   360ac:	add	r2, r3, #1
   360b0:	str	r1, [fp, #20]
   360b4:	str	r2, [fp, #40]	; 0x28
   360b8:	ldrb	r3, [r0, r3]
   360bc:	strb	r3, [sp, #98]	; 0x62
   360c0:	ldr	r3, [fp, #40]	; 0x28
   360c4:	ldr	r2, [fp, #44]	; 0x2c
   360c8:	cmp	r3, r2
   360cc:	bcs	37b04 <ftello64@plt+0x23db0>
   360d0:	ldr	r2, [fp, #16]
   360d4:	ldr	r1, [fp, #20]
   360d8:	ldr	r0, [fp, #48]	; 0x30
   360dc:	adds	r2, r2, #1
   360e0:	str	r2, [fp, #16]
   360e4:	adc	r1, r1, #0
   360e8:	add	r2, r3, #1
   360ec:	str	r1, [fp, #20]
   360f0:	str	r2, [fp, #40]	; 0x28
   360f4:	ldrb	r6, [r0, r3]
   360f8:	ldrh	r2, [sp, #96]	; 0x60
   360fc:	ldr	r3, [pc, #1448]	; 366ac <ftello64@plt+0x22958>
   36100:	strb	r6, [sp, #99]	; 0x63
   36104:	cmp	r2, r3
   36108:	sub	ip, r5, #6
   3610c:	beq	38008 <ftello64@plt+0x242b4>
   36110:	ldr	r8, [sl, #260]	; 0x104
   36114:	cmp	r8, #0
   36118:	beq	3858c <ftello64@plt+0x24838>
   3611c:	mov	r5, ip
   36120:	mov	r8, #0
   36124:	mov	r6, r8
   36128:	mov	r2, r7
   3612c:	ldr	r3, [sp, #52]	; 0x34
   36130:	ldr	r1, [pc, #1400]	; 366b0 <ftello64@plt+0x2295c>
   36134:	ldr	r0, [sl]
   36138:	bl	13bf8 <gpgrt_fprintf@plt>
   3613c:	str	r8, [sp, #68]	; 0x44
   36140:	str	r8, [sp, #36]	; 0x24
   36144:	ldr	r1, [sp, #24]
   36148:	ldr	r3, [r1, #8]
   3614c:	cmp	r3, #0
   36150:	beq	36174 <ftello64@plt+0x22420>
   36154:	ldr	r2, [r1, #16]
   36158:	cmp	r2, #0
   3615c:	bne	36174 <ftello64@plt+0x22420>
   36160:	cmp	r6, #0
   36164:	bne	37fd0 <ftello64@plt+0x2427c>
   36168:	ldr	r2, [r1, #4]
   3616c:	cmp	r2, #2
   36170:	beq	38420 <ftello64@plt+0x246cc>
   36174:	mov	r0, r8
   36178:	bl	13448 <gcry_free@plt>
   3617c:	ldr	r1, [sp, #24]
   36180:	mov	r0, #0
   36184:	bl	182a0 <ftello64@plt+0x454c>
   36188:	mov	r1, r5
   3618c:	mov	r0, fp
   36190:	mov	r2, #0
   36194:	bl	57cac <ftello64@plt+0x43f58>
   36198:	ldr	r3, [sp, #28]
   3619c:	ldr	r3, [r3, #4]
   361a0:	cmp	r3, #0
   361a4:	beq	35784 <ftello64@plt+0x21a30>
   361a8:	ldr	r3, [pc, #1284]	; 366b4 <ftello64@plt+0x22960>
   361ac:	ldr	r2, [pc, #1284]	; 366b8 <ftello64@plt+0x22964>
   361b0:	ldr	r1, [pc, #1284]	; 366bc <ftello64@plt+0x22968>
   361b4:	ldr	r0, [pc, #1284]	; 366c0 <ftello64@plt+0x2296c>
   361b8:	bl	4eeac <ftello64@plt+0x3b158>
   361bc:	ldr	r3, [sp, #40]	; 0x28
   361c0:	eor	r3, r3, #1
   361c4:	cmp	r5, #5
   361c8:	movhi	r3, #0
   361cc:	andls	r3, r3, #1
   361d0:	cmp	r3, #0
   361d4:	bne	37190 <ftello64@plt+0x2343c>
   361d8:	ldr	r3, [r4, #32]
   361dc:	cmp	r3, #0
   361e0:	bne	373a8 <ftello64@plt+0x23654>
   361e4:	ldr	r1, [r4, #40]	; 0x28
   361e8:	ldr	r2, [r4, #44]	; 0x2c
   361ec:	cmp	r1, r2
   361f0:	bcs	373a8 <ftello64@plt+0x23654>
   361f4:	ldr	r3, [r4, #16]
   361f8:	ldr	ip, [r4, #20]
   361fc:	ldr	r0, [r4, #48]	; 0x30
   36200:	adds	r3, r3, #1
   36204:	adc	ip, ip, #0
   36208:	str	r3, [r4, #16]
   3620c:	add	r3, r1, #1
   36210:	str	ip, [r4, #20]
   36214:	str	r3, [r4, #40]	; 0x28
   36218:	ldrb	r1, [r0, r1]
   3621c:	cmp	r5, #0
   36220:	subne	r5, r5, #1
   36224:	str	r1, [sp, #32]
   36228:	beq	36230 <ftello64@plt+0x224dc>
   3622c:	ldr	r3, [r4, #40]	; 0x28
   36230:	cmp	r2, r3
   36234:	bls	373cc <ftello64@plt+0x23678>
   36238:	ldr	r2, [r4, #16]
   3623c:	ldr	r1, [r4, #20]
   36240:	ldr	r0, [r4, #48]	; 0x30
   36244:	adds	r2, r2, #1
   36248:	str	r2, [r4, #16]
   3624c:	adc	r1, r1, #0
   36250:	add	r2, r3, #1
   36254:	str	r1, [r4, #20]
   36258:	str	r2, [r4, #40]	; 0x28
   3625c:	ldrb	r6, [r0, r3]
   36260:	cmp	r5, #0
   36264:	add	r0, r6, #27
   36268:	ldrb	r9, [sp, #40]	; 0x28
   3626c:	beq	37564 <ftello64@plt+0x23810>
   36270:	bl	131cc <gcry_xmalloc@plt>
   36274:	ldr	r3, [sp, #28]
   36278:	sub	r5, r5, #1
   3627c:	cmp	r5, #0
   36280:	str	r0, [r3, #4]
   36284:	ldr	r3, [sp, #68]	; 0x44
   36288:	mov	r7, r0
   3628c:	strb	r3, [r0, #8]
   36290:	ldr	r3, [sp, #32]
   36294:	str	r6, [r0, #20]
   36298:	str	r3, [r0, #12]
   3629c:	strb	r9, [r0, #9]
   362a0:	beq	3758c <ftello64@plt+0x23838>
   362a4:	cmp	r5, #4
   362a8:	movls	r3, #0
   362ac:	movhi	r3, #1
   362b0:	cmp	r6, #0
   362b4:	moveq	r3, #0
   362b8:	cmp	r3, #0
   362bc:	beq	37460 <ftello64@plt+0x2370c>
   362c0:	add	r9, r0, #23
   362c4:	mov	r8, #0
   362c8:	b	3631c <ftello64@plt+0x225c8>
   362cc:	ldr	r2, [r4, #16]
   362d0:	ldr	r1, [r4, #20]
   362d4:	ldr	r0, [r4, #48]	; 0x30
   362d8:	adds	r2, r2, #1
   362dc:	str	r2, [r4, #16]
   362e0:	adc	r1, r1, #0
   362e4:	add	r2, r3, #1
   362e8:	str	r1, [r4, #20]
   362ec:	str	r2, [r4, #40]	; 0x28
   362f0:	ldrb	r0, [r0, r3]
   362f4:	sub	r5, r5, #1
   362f8:	cmp	r5, #4
   362fc:	add	r8, r8, #1
   36300:	movls	r3, #0
   36304:	movhi	r3, #1
   36308:	cmp	r6, r8
   3630c:	movle	r3, #0
   36310:	cmp	r3, #0
   36314:	strb	r0, [r9, #1]!
   36318:	beq	37464 <ftello64@plt+0x23710>
   3631c:	ldr	r3, [r4, #32]
   36320:	cmp	r3, #0
   36324:	bne	36338 <ftello64@plt+0x225e4>
   36328:	ldr	r3, [r4, #40]	; 0x28
   3632c:	ldr	r2, [r4, #44]	; 0x2c
   36330:	cmp	r3, r2
   36334:	bcc	362cc <ftello64@plt+0x22578>
   36338:	mov	r0, r4
   3633c:	bl	565dc <ftello64@plt+0x42888>
   36340:	uxtb	r0, r0
   36344:	b	362f4 <ftello64@plt+0x225a0>
   36348:	cmp	r5, #2048	; 0x800
   3634c:	bhi	37168 <ftello64@plt+0x23414>
   36350:	add	r1, r5, #80	; 0x50
   36354:	mov	r0, #1
   36358:	bl	13c10 <gcry_xcalloc@plt>
   3635c:	ldr	r2, [sp, #28]
   36360:	mov	r3, #1
   36364:	cmp	r5, #0
   36368:	mov	r7, r0
   3636c:	str	r5, [r0, #4]
   36370:	str	r0, [r2, #4]
   36374:	str	r3, [r7], #76	; 0x4c
   36378:	beq	37298 <ftello64@plt+0x23544>
   3637c:	add	r6, r5, #76	; 0x4c
   36380:	add	r6, r0, r6
   36384:	mov	r8, r7
   36388:	b	363c0 <ftello64@plt+0x2266c>
   3638c:	ldr	r2, [r4, #16]
   36390:	ldr	r1, [r4, #20]
   36394:	ldr	r0, [r4, #48]	; 0x30
   36398:	adds	r2, r2, #1
   3639c:	str	r2, [r4, #16]
   363a0:	adc	r1, r1, #0
   363a4:	add	r2, r3, #1
   363a8:	str	r1, [r4, #20]
   363ac:	str	r2, [r4, #40]	; 0x28
   363b0:	ldrb	r0, [r0, r3]
   363b4:	strb	r0, [r8], #1
   363b8:	cmp	r8, r6
   363bc:	beq	37294 <ftello64@plt+0x23540>
   363c0:	ldr	r3, [r4, #32]
   363c4:	cmp	r3, #0
   363c8:	bne	363dc <ftello64@plt+0x22688>
   363cc:	ldr	r3, [r4, #40]	; 0x28
   363d0:	ldr	r2, [r4, #44]	; 0x2c
   363d4:	cmp	r3, r2
   363d8:	bcc	3638c <ftello64@plt+0x22638>
   363dc:	mov	r0, r4
   363e0:	bl	565dc <ftello64@plt+0x42888>
   363e4:	uxtb	r0, r0
   363e8:	b	363b4 <ftello64@plt+0x22660>
   363ec:	cmp	r5, #3
   363f0:	bne	36ed4 <ftello64@plt+0x23180>
   363f4:	ldr	r3, [r4, #32]
   363f8:	cmp	r3, #0
   363fc:	bne	37628 <ftello64@plt+0x238d4>
   36400:	ldrd	r2, [r4, #40]	; 0x28
   36404:	cmp	r2, r3
   36408:	bcs	37628 <ftello64@plt+0x238d4>
   3640c:	ldr	r1, [r4, #16]
   36410:	ldr	r0, [r4, #20]
   36414:	ldr	ip, [r4, #48]	; 0x30
   36418:	adds	r1, r1, #1
   3641c:	adc	r0, r0, #0
   36420:	str	r1, [r4, #16]
   36424:	add	r1, r2, #1
   36428:	str	r0, [r4, #20]
   3642c:	str	r1, [r4, #40]	; 0x28
   36430:	ldrb	r2, [ip, r2]
   36434:	cmp	r2, #80	; 0x50
   36438:	bne	36ed0 <ftello64@plt+0x2317c>
   3643c:	cmp	r1, r3
   36440:	bcs	37940 <ftello64@plt+0x23bec>
   36444:	ldr	r2, [r4, #16]
   36448:	ldr	r0, [r4, #20]
   3644c:	ldr	ip, [r4, #48]	; 0x30
   36450:	adds	r2, r2, #1
   36454:	adc	r0, r0, #0
   36458:	str	r2, [r4, #16]
   3645c:	add	r2, r1, #1
   36460:	str	r0, [r4, #20]
   36464:	str	r2, [r4, #40]	; 0x28
   36468:	ldrb	r1, [ip, r1]
   3646c:	cmp	r1, #71	; 0x47
   36470:	bne	36ed0 <ftello64@plt+0x2317c>
   36474:	cmp	r2, r3
   36478:	bcs	379b4 <ftello64@plt+0x23c60>
   3647c:	ldr	r3, [r4, #16]
   36480:	ldr	r1, [r4, #20]
   36484:	ldr	r0, [r4, #48]	; 0x30
   36488:	adds	r3, r3, #1
   3648c:	adc	r1, r1, #0
   36490:	str	r3, [r4, #16]
   36494:	add	r3, r2, #1
   36498:	str	r1, [r4, #20]
   3649c:	str	r3, [r4, #40]	; 0x28
   364a0:	ldrb	r5, [r0, r2]
   364a4:	subs	r5, r5, #80	; 0x50
   364a8:	movne	r5, #1
   364ac:	cmp	r5, #0
   364b0:	bne	36ed0 <ftello64@plt+0x2317c>
   364b4:	ldr	r3, [sl, #260]	; 0x104
   364b8:	cmp	r3, #0
   364bc:	beq	36dc0 <ftello64@plt+0x2306c>
   364c0:	ldr	r1, [sl]
   364c4:	ldr	r0, [pc, #504]	; 366c4 <ftello64@plt+0x22970>
   364c8:	bl	13a0c <gpgrt_fputs@plt>
   364cc:	ldr	r1, [sp, #24]
   364d0:	mov	r0, r5
   364d4:	bl	182a0 <ftello64@plt+0x454c>
   364d8:	b	36ab8 <ftello64@plt+0x22d64>
   364dc:	mov	r0, #16
   364e0:	bl	131cc <gcry_xmalloc@plt>
   364e4:	ldr	r2, [sp, #28]
   364e8:	mov	r3, #0
   364ec:	cmp	r8, #18
   364f0:	movne	r7, r5
   364f4:	str	r0, [r2, #4]
   364f8:	ldr	r2, [sp, #68]	; 0x44
   364fc:	mov	r6, r0
   36500:	strb	r2, [r0, #8]
   36504:	ldr	r2, [sp, #40]	; 0x28
   36508:	str	r3, [r0, #4]
   3650c:	strb	r2, [r0, #9]
   36510:	str	r3, [r0, #12]
   36514:	strbne	r3, [r0, #10]
   36518:	beq	36f30 <ftello64@plt+0x231dc>
   3651c:	cmp	r7, #9
   36520:	movhi	r3, #0
   36524:	movls	r3, #1
   36528:	cmp	r5, #0
   3652c:	moveq	r3, #0
   36530:	cmp	r3, #0
   36534:	bne	38180 <ftello64@plt+0x2442c>
   36538:	ldr	r3, [sl, #260]	; 0x104
   3653c:	str	r7, [r6]
   36540:	cmp	r3, #0
   36544:	beq	3656c <ftello64@plt+0x22818>
   36548:	cmp	r5, #0
   3654c:	ldr	r0, [sl]
   36550:	beq	37c5c <ftello64@plt+0x23f08>
   36554:	mov	r2, r5
   36558:	ldr	r1, [pc, #360]	; 366c8 <ftello64@plt+0x22974>
   3655c:	bl	13bf8 <gpgrt_fprintf@plt>
   36560:	ldrb	r2, [r6, #10]
   36564:	cmp	r2, #0
   36568:	bne	37f40 <ftello64@plt+0x241ec>
   3656c:	ldr	r1, [sp, #24]
   36570:	mov	r0, #0
   36574:	str	r4, [r6, #12]
   36578:	bl	182a0 <ftello64@plt+0x454c>
   3657c:	sub	r9, r9, #5
   36580:	cmp	r9, #1
   36584:	orrls	fp, fp, #1
   36588:	cmp	fp, #0
   3658c:	bne	36aa8 <ftello64@plt+0x22d54>
   36590:	cmp	r8, #17
   36594:	beq	36aa8 <ftello64@plt+0x22d54>
   36598:	b	36ab8 <ftello64@plt+0x22d64>
   3659c:	mov	r0, #12
   365a0:	bl	131cc <gcry_xmalloc@plt>
   365a4:	ldr	r3, [r4, #32]
   365a8:	ldr	r2, [sp, #28]
   365ac:	cmp	r3, #0
   365b0:	mov	r5, r0
   365b4:	str	r0, [r2, #4]
   365b8:	bne	36fb4 <ftello64@plt+0x23260>
   365bc:	ldr	r3, [r4, #40]	; 0x28
   365c0:	ldr	r2, [r4, #44]	; 0x2c
   365c4:	cmp	r3, r2
   365c8:	bcs	36fb4 <ftello64@plt+0x23260>
   365cc:	ldr	r2, [r4, #16]
   365d0:	ldr	r1, [r4, #20]
   365d4:	ldr	r0, [r4, #48]	; 0x30
   365d8:	adds	r2, r2, #1
   365dc:	str	r2, [r4, #16]
   365e0:	adc	r1, r1, #0
   365e4:	add	r2, r3, #1
   365e8:	str	r1, [r4, #20]
   365ec:	str	r2, [r4, #40]	; 0x28
   365f0:	ldrb	r2, [r0, r3]
   365f4:	ldr	r3, [sl, #260]	; 0x104
   365f8:	mov	r6, #0
   365fc:	cmp	r3, #0
   36600:	ldr	r3, [sp, #68]	; 0x44
   36604:	strb	r2, [r5, #5]
   36608:	strb	r3, [r5, #4]
   3660c:	str	r4, [r5, #8]
   36610:	str	r6, [r5]
   36614:	beq	36dc0 <ftello64@plt+0x2306c>
   36618:	ldr	r0, [sl]
   3661c:	ldr	r1, [pc, #168]	; 366cc <ftello64@plt+0x22978>
   36620:	bl	13bf8 <gpgrt_fprintf@plt>
   36624:	ldr	r1, [sp, #24]
   36628:	mov	r0, r6
   3662c:	bl	182a0 <ftello64@plt+0x454c>
   36630:	b	36ab8 <ftello64@plt+0x22d64>
   36634:	mov	r1, #132	; 0x84
   36638:	mov	r0, #1
   3663c:	bl	13c10 <gcry_xcalloc@plt>
   36640:	ldr	r3, [sp, #28]
   36644:	mov	r2, r5
   36648:	mov	r1, r8
   3664c:	str	r0, [r3, #4]
   36650:	mov	r3, r6
   36654:	str	r0, [sp]
   36658:	mov	r0, r4
   3665c:	bl	326e4 <ftello64@plt+0x1e990>
   36660:	ldr	r1, [sp, #24]
   36664:	mov	r6, r0
   36668:	mov	r0, #0
   3666c:	bl	182a0 <ftello64@plt+0x454c>
   36670:	cmp	r6, #0
   36674:	beq	36e38 <ftello64@plt+0x230e4>
   36678:	cmn	r6, #1
   3667c:	bne	36a60 <ftello64@plt+0x22d0c>
   36680:	mvn	r0, #0
   36684:	b	36ac8 <ftello64@plt+0x22d74>
   36688:	andeq	r7, r7, ip, lsr #28
   3668c:	andeq	r8, r7, r0, asr r2
   36690:	andeq	r1, r6, r0, ror #6
   36694:	andeq	r1, r6, r0, lsr r5
   36698:	andeq	r1, r6, ip, ror #6
   3669c:	andeq	r1, r6, r8, lsl #7
   366a0:	andeq	r1, r6, ip, ror r3
   366a4:	andeq	r1, r6, r8, ror #10
   366a8:	andeq	r1, r6, r4, ror fp
   366ac:	andeq	r7, r0, r7, rrx
   366b0:	andeq	r1, r6, r8, asr r9
   366b4:	andeq	r0, r6, r0, lsl #13
   366b8:	andeq	r0, r0, pc, lsr r2
   366bc:	andeq	r0, r6, ip, ror sl
   366c0:	andeq	r1, r6, r8, lsr #7
   366c4:	andeq	r1, r6, r8, ror #23
   366c8:	strdeq	r1, [r6], -r0
   366cc:	andeq	r1, r6, ip, asr #20
   366d0:	andeq	r1, r6, r8, lsl #12
   366d4:	andeq	r6, r7, r8, ror #19
   366d8:	andeq	r1, r6, ip, ror #4
   366dc:	andeq	r1, r6, r4, lsr ip
   366e0:	andeq	r1, r6, ip, asr ip
   366e4:			; <UNDEFINED> instruction: 0x000614b0
   366e8:	andeq	r1, r6, r0, lsl #24
   366ec:	andeq	r1, r6, r0, asr #18
   366f0:	andeq	r1, r6, ip, ror #20
   366f4:	muleq	r6, ip, sl
   366f8:	andeq	r1, r6, r8, asr fp
   366fc:	muleq	r6, r8, fp
   36700:	andeq	r1, r6, r8, asr #23
   36704:	andeq	r1, r6, r8, lsl #18
   36708:	ldrdeq	r1, [r6], -r0
   3670c:	strdeq	r0, [r6], -ip
   36710:	muleq	r6, ip, r8
   36714:	andeq	r1, r6, r4, lsr #19
   36718:	andeq	r1, r6, r0, asr #19
   3671c:	muleq	r6, r8, r5
   36720:	andeq	r0, r6, r8, asr #17
   36724:	andeq	r1, r6, r4, asr #15
   36728:	andeq	r0, r0, #14
   3672c:	andeq	r1, r6, r8, asr #8
   36730:	andeq	r1, r6, r4, asr #9
   36734:			; <UNDEFINED> instruction: 0x000613bc
   36738:			; <UNDEFINED> instruction: 0x000618bc
   3673c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   36740:	muleq	r6, r4, r3
   36744:	andeq	r1, r6, r8, lsr #18
   36748:	andeq	r1, r6, r4, ror #19
   3674c:	andeq	r0, r6, r0, lsr r8
   36750:	andeq	r1, r6, r0, lsr #20
   36754:	andeq	r1, r6, r0, lsr sl
   36758:	mov	r1, #12
   3675c:	mov	r0, #1
   36760:	bl	13c10 <gcry_xcalloc@plt>
   36764:	ldr	r3, [sp, #28]
   36768:	cmp	r5, #12
   3676c:	mov	r7, r0
   36770:	str	r0, [r3, #4]
   36774:	bls	37230 <ftello64@plt+0x234dc>
   36778:	ldr	r3, [r4, #32]
   3677c:	sub	r8, r5, #1
   36780:	cmp	r3, #0
   36784:	bne	373dc <ftello64@plt+0x23688>
   36788:	ldrd	r2, [r4, #40]	; 0x28
   3678c:	cmp	r2, r3
   36790:	bcs	373dc <ftello64@plt+0x23688>
   36794:	ldr	r1, [r4, #16]
   36798:	ldr	ip, [r4, #20]
   3679c:	ldr	lr, [r4, #48]	; 0x30
   367a0:	adds	r1, r1, #1
   367a4:	adc	ip, ip, #0
   367a8:	add	r0, r2, #1
   367ac:	str	r1, [r4, #16]
   367b0:	str	ip, [r4, #20]
   367b4:	str	r0, [r4, #40]	; 0x28
   367b8:	ldrb	r1, [lr, r2]
   367bc:	cmp	r1, #3
   367c0:	bne	37c9c <ftello64@plt+0x23f48>
   367c4:	cmp	r3, r0
   367c8:	bls	37440 <ftello64@plt+0x236ec>
   367cc:	ldr	r3, [r4, #16]
   367d0:	ldr	r2, [r4, #20]
   367d4:	ldr	r1, [r4, #48]	; 0x30
   367d8:	adds	r3, r3, #1
   367dc:	str	r3, [r4, #16]
   367e0:	adc	r2, r2, #0
   367e4:	add	r3, r0, #1
   367e8:	str	r2, [r4, #20]
   367ec:	str	r3, [r4, #40]	; 0x28
   367f0:	ldrb	r0, [r1, r0]
   367f4:	strb	r0, [r7, #8]
   367f8:	ldr	r3, [r4, #32]
   367fc:	cmp	r3, #0
   36800:	bne	37418 <ftello64@plt+0x236c4>
   36804:	ldr	r3, [r4, #40]	; 0x28
   36808:	ldr	r2, [r4, #44]	; 0x2c
   3680c:	cmp	r3, r2
   36810:	bcs	37418 <ftello64@plt+0x236c4>
   36814:	ldr	r2, [r4, #16]
   36818:	ldr	r1, [r4, #20]
   3681c:	ldr	r0, [r4, #48]	; 0x30
   36820:	adds	r2, r2, #1
   36824:	str	r2, [r4, #16]
   36828:	adc	r1, r1, #0
   3682c:	add	r2, r3, #1
   36830:	str	r1, [r4, #20]
   36834:	str	r2, [r4, #40]	; 0x28
   36838:	ldrb	r3, [r0, r3]
   3683c:	strb	r3, [r7, #9]
   36840:	ldr	r3, [r4, #40]	; 0x28
   36844:	ldr	r2, [r4, #44]	; 0x2c
   36848:	cmp	r3, r2
   3684c:	bcs	37430 <ftello64@plt+0x236dc>
   36850:	ldr	r2, [r4, #16]
   36854:	ldr	r1, [r4, #20]
   36858:	ldr	r0, [r4, #48]	; 0x30
   3685c:	adds	r2, r2, #1
   36860:	str	r2, [r4, #16]
   36864:	adc	r1, r1, #0
   36868:	add	r2, r3, #1
   3686c:	str	r1, [r4, #20]
   36870:	str	r2, [r4, #40]	; 0x28
   36874:	ldrb	r3, [r0, r3]
   36878:	strb	r3, [r7, #10]
   3687c:	mov	r0, r4
   36880:	bl	31e54 <ftello64@plt+0x1e100>
   36884:	str	r0, [r7]
   36888:	mov	r0, r4
   3688c:	bl	31e54 <ftello64@plt+0x1e100>
   36890:	ldr	r3, [r4, #32]
   36894:	cmp	r3, #0
   36898:	str	r0, [r7, #4]
   3689c:	bne	37450 <ftello64@plt+0x236fc>
   368a0:	ldr	r3, [r4, #40]	; 0x28
   368a4:	ldr	r2, [r4, #44]	; 0x2c
   368a8:	cmp	r3, r2
   368ac:	bcs	37450 <ftello64@plt+0x236fc>
   368b0:	ldr	r2, [r4, #16]
   368b4:	ldr	r1, [r4, #20]
   368b8:	ldr	r0, [r4, #48]	; 0x30
   368bc:	adds	r2, r2, #1
   368c0:	str	r2, [r4, #16]
   368c4:	adc	r1, r1, #0
   368c8:	add	r2, r3, #1
   368cc:	str	r1, [r4, #20]
   368d0:	str	r2, [r4, #40]	; 0x28
   368d4:	ldrb	r0, [r0, r3]
   368d8:	ldr	r6, [sl, #260]	; 0x104
   368dc:	strb	r0, [r7, #11]
   368e0:	cmp	r6, #0
   368e4:	sub	r8, r5, #13
   368e8:	bne	37a58 <ftello64@plt+0x23d04>
   368ec:	mov	r1, r8
   368f0:	mov	r2, #0
   368f4:	mov	r0, r4
   368f8:	bl	57cac <ftello64@plt+0x43f58>
   368fc:	b	36a4c <ftello64@plt+0x22cf8>
   36900:	cmp	r5, #3
   36904:	bls	371f8 <ftello64@plt+0x234a4>
   36908:	ldr	r3, [r4, #32]
   3690c:	cmp	r3, #0
   36910:	bne	37398 <ftello64@plt+0x23644>
   36914:	ldr	r3, [r4, #40]	; 0x28
   36918:	ldr	r2, [r4, #44]	; 0x2c
   3691c:	cmp	r3, r2
   36920:	bcs	37398 <ftello64@plt+0x23644>
   36924:	ldr	r2, [r4, #16]
   36928:	ldr	r1, [r4, #20]
   3692c:	ldr	r0, [r4, #48]	; 0x30
   36930:	adds	r2, r2, #1
   36934:	str	r2, [r4, #16]
   36938:	adc	r1, r1, #0
   3693c:	add	r2, r3, #1
   36940:	str	r1, [r4, #20]
   36944:	str	r2, [r4, #40]	; 0x28
   36948:	ldrb	r2, [r0, r3]
   3694c:	cmp	r2, #4
   36950:	sub	r7, r5, #1
   36954:	bne	37c7c <ftello64@plt+0x23f28>
   36958:	cmp	r7, #200	; 0xc8
   3695c:	bhi	38270 <ftello64@plt+0x2451c>
   36960:	ldr	r3, [r4, #32]
   36964:	cmp	r3, #0
   36968:	bne	37660 <ftello64@plt+0x2390c>
   3696c:	ldrd	r2, [r4, #40]	; 0x28
   36970:	cmp	r2, r3
   36974:	bcs	37660 <ftello64@plt+0x2390c>
   36978:	ldr	r1, [r4, #16]
   3697c:	ldr	r0, [r4, #20]
   36980:	ldr	ip, [r4, #48]	; 0x30
   36984:	adds	r1, r1, #1
   36988:	str	r1, [r4, #16]
   3698c:	adc	r0, r0, #0
   36990:	add	r1, r2, #1
   36994:	str	r0, [r4, #20]
   36998:	str	r1, [r4, #40]	; 0x28
   3699c:	ldrb	r2, [ip, r2]
   369a0:	str	r2, [sp, #32]
   369a4:	cmp	r3, r1
   369a8:	bls	3769c <ftello64@plt+0x23948>
   369ac:	ldr	r2, [r4, #16]
   369b0:	ldr	r0, [r4, #20]
   369b4:	ldr	ip, [r4, #48]	; 0x30
   369b8:	adds	r2, r2, #1
   369bc:	str	r2, [r4, #16]
   369c0:	adc	r0, r0, #0
   369c4:	add	r2, r1, #1
   369c8:	str	r0, [r4, #20]
   369cc:	str	r2, [r4, #40]	; 0x28
   369d0:	ldrb	r8, [ip, r1]
   369d4:	cmp	r3, r2
   369d8:	bls	37688 <ftello64@plt+0x23934>
   369dc:	ldr	r3, [r4, #16]
   369e0:	ldr	r1, [r4, #20]
   369e4:	ldr	r0, [r4, #48]	; 0x30
   369e8:	adds	r3, r3, #1
   369ec:	str	r3, [r4, #16]
   369f0:	adc	r1, r1, #0
   369f4:	add	r3, r2, #1
   369f8:	str	r1, [r4, #20]
   369fc:	str	r3, [r4, #40]	; 0x28
   36a00:	ldrb	r3, [r0, r2]
   36a04:	str	r3, [sp, #36]	; 0x24
   36a08:	cmp	r8, #1
   36a0c:	sub	r7, r5, #4
   36a10:	beq	37f38 <ftello64@plt+0x241e4>
   36a14:	cmp	r8, #3
   36a18:	beq	37b68 <ftello64@plt+0x23e14>
   36a1c:	cmp	r8, #0
   36a20:	beq	37e18 <ftello64@plt+0x240c4>
   36a24:	mov	r1, r8
   36a28:	ldr	r0, [pc, #-864]	; 366d0 <ftello64@plt+0x2297c>
   36a2c:	bl	4eb24 <ftello64@plt+0x3add0>
   36a30:	ldr	r6, [sl, #260]	; 0x104
   36a34:	cmp	r6, #0
   36a38:	bne	3833c <ftello64@plt+0x245e8>
   36a3c:	mov	r1, r7
   36a40:	mov	r2, #0
   36a44:	mov	r0, r4
   36a48:	bl	57cac <ftello64@plt+0x43f58>
   36a4c:	ldr	r1, [sp, #24]
   36a50:	mov	r0, #0
   36a54:	bl	182a0 <ftello64@plt+0x454c>
   36a58:	cmp	r6, #0
   36a5c:	beq	36ab8 <ftello64@plt+0x22d64>
   36a60:	uxth	r0, r6
   36a64:	b	36ac8 <ftello64@plt+0x22d74>
   36a68:	mov	r1, #140	; 0x8c
   36a6c:	mov	r0, #1
   36a70:	bl	13c10 <gcry_xcalloc@plt>
   36a74:	ldr	r2, [sp, #28]
   36a78:	mov	r1, #2
   36a7c:	mov	r3, r0
   36a80:	str	r0, [r2, #4]
   36a84:	mov	r2, r5
   36a88:	mov	r0, r4
   36a8c:	bl	3491c <ftello64@plt+0x20bc8>
   36a90:	ldr	r1, [sp, #24]
   36a94:	mov	r6, r0
   36a98:	mov	r0, #0
   36a9c:	bl	182a0 <ftello64@plt+0x454c>
   36aa0:	cmp	r6, #0
   36aa4:	bne	36678 <ftello64@plt+0x22924>
   36aa8:	ldr	r3, [sp, #28]
   36aac:	ldm	r3, {r0, r1}
   36ab0:	ldr	r3, [sp, #24]
   36ab4:	stmib	r3, {r0, r1}
   36ab8:	ldr	r3, [r4, #56]	; 0x38
   36abc:	cmp	r3, #0
   36ac0:	moveq	r0, #0
   36ac4:	movne	r0, #34	; 0x22
   36ac8:	ldr	r3, [pc, #-1020]	; 366d4 <ftello64@plt+0x22980>
   36acc:	ldr	r2, [sp, #196]	; 0xc4
   36ad0:	ldr	r3, [r3]
   36ad4:	cmp	r2, r3
   36ad8:	bne	384dc <ftello64@plt+0x24788>
   36adc:	add	sp, sp, #204	; 0xcc
   36ae0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36ae4:	mov	r1, #20
   36ae8:	mov	r0, #1
   36aec:	bl	13c10 <gcry_xcalloc@plt>
   36af0:	ldr	r3, [sp, #28]
   36af4:	cmp	r5, #11
   36af8:	mov	r8, r0
   36afc:	str	r0, [r3, #4]
   36b00:	bls	371b8 <ftello64@plt+0x23464>
   36b04:	ldr	r3, [r4, #32]
   36b08:	cmp	r3, #0
   36b0c:	bne	37408 <ftello64@plt+0x236b4>
   36b10:	ldr	r3, [r4, #40]	; 0x28
   36b14:	ldr	r2, [r4, #44]	; 0x2c
   36b18:	cmp	r3, r2
   36b1c:	bcs	37408 <ftello64@plt+0x236b4>
   36b20:	ldr	r2, [r4, #16]
   36b24:	ldr	r1, [r4, #20]
   36b28:	ldr	r0, [r4, #48]	; 0x30
   36b2c:	adds	r2, r2, #1
   36b30:	str	r2, [r4, #16]
   36b34:	adc	r1, r1, #0
   36b38:	add	r2, r3, #1
   36b3c:	str	r1, [r4, #20]
   36b40:	str	r2, [r4, #40]	; 0x28
   36b44:	ldrb	r2, [r0, r3]
   36b48:	sub	r3, r2, #2
   36b4c:	cmp	r3, #1
   36b50:	strb	r2, [r8, #8]
   36b54:	sub	r7, r5, #1
   36b58:	bhi	37a0c <ftello64@plt+0x23cb8>
   36b5c:	mov	r0, r4
   36b60:	bl	31e54 <ftello64@plt+0x1e100>
   36b64:	str	r0, [r8]
   36b68:	mov	r0, r4
   36b6c:	bl	31e54 <ftello64@plt+0x1e100>
   36b70:	ldr	r3, [r4, #32]
   36b74:	cmp	r3, #0
   36b78:	str	r0, [r8, #4]
   36b7c:	bne	37650 <ftello64@plt+0x238fc>
   36b80:	ldr	r3, [r4, #40]	; 0x28
   36b84:	ldr	r2, [r4, #44]	; 0x2c
   36b88:	cmp	r3, r2
   36b8c:	bcs	37650 <ftello64@plt+0x238fc>
   36b90:	ldr	r2, [r4, #16]
   36b94:	ldr	r1, [r4, #20]
   36b98:	ldr	r0, [r4, #48]	; 0x30
   36b9c:	adds	r2, r2, #1
   36ba0:	str	r2, [r4, #16]
   36ba4:	adc	r1, r1, #0
   36ba8:	add	r2, r3, #1
   36bac:	str	r1, [r4, #20]
   36bb0:	str	r2, [r4, #40]	; 0x28
   36bb4:	ldrb	r0, [r0, r3]
   36bb8:	ldr	r2, [sl, #260]	; 0x104
   36bbc:	mov	r3, #0
   36bc0:	cmp	r2, r3
   36bc4:	strb	r0, [r8, #9]
   36bc8:	sub	r7, r5, #10
   36bcc:	strb	r3, [r8, #10]
   36bd0:	bne	37b3c <ftello64@plt+0x23de8>
   36bd4:	bl	2de88 <ftello64@plt+0x1a134>
   36bd8:	subs	fp, r0, #0
   36bdc:	beq	36d94 <ftello64@plt+0x23040>
   36be0:	movgt	r5, #0
   36be4:	addgt	r9, r8, #12
   36be8:	bgt	36bfc <ftello64@plt+0x22ea8>
   36bec:	b	36db0 <ftello64@plt+0x2305c>
   36bf0:	add	r5, r5, #1
   36bf4:	cmp	fp, r5
   36bf8:	beq	36db0 <ftello64@plt+0x2305c>
   36bfc:	ldrb	r3, [r8, #9]
   36c00:	cmp	r3, #18
   36c04:	cmpeq	r5, #1
   36c08:	beq	37900 <ftello64@plt+0x23bac>
   36c0c:	add	r1, sp, #84	; 0x54
   36c10:	mov	r0, r4
   36c14:	str	r7, [sp, #84]	; 0x54
   36c18:	bl	32474 <ftello64@plt+0x1e720>
   36c1c:	ldr	r3, [sp, #84]	; 0x54
   36c20:	sub	r7, r7, r3
   36c24:	cmp	r0, #0
   36c28:	str	r0, [r9, r5, lsl #2]
   36c2c:	beq	379a4 <ftello64@plt+0x23c50>
   36c30:	ldr	r3, [sl, #260]	; 0x104
   36c34:	cmp	r3, #0
   36c38:	beq	36bf0 <ftello64@plt+0x22e9c>
   36c3c:	ldr	r1, [pc, #-1388]	; 366d8 <ftello64@plt+0x22984>
   36c40:	ldr	r0, [sl]
   36c44:	bl	13bf8 <gpgrt_fprintf@plt>
   36c48:	ldr	r1, [r9, r5, lsl #2]
   36c4c:	ldr	r2, [sl, #264]	; 0x108
   36c50:	ldr	r0, [sl]
   36c54:	bl	2e0a0 <ftello64@plt+0x1a34c>
   36c58:	ldr	r1, [sl]
   36c5c:	mov	r0, #10
   36c60:	bl	13634 <gpgrt_fputc@plt>
   36c64:	b	36bf0 <ftello64@plt+0x22e9c>
   36c68:	ldr	r2, [r4, #16]
   36c6c:	ldr	r1, [r4, #20]
   36c70:	ldr	r0, [r4, #48]	; 0x30
   36c74:	adds	r2, r2, #1
   36c78:	str	r2, [r4, #16]
   36c7c:	adc	r1, r1, #0
   36c80:	add	r2, r3, #1
   36c84:	str	r1, [r4, #20]
   36c88:	str	r2, [r4, #40]	; 0x28
   36c8c:	ldrb	r0, [r0, r3]
   36c90:	strb	r0, [r5], #1
   36c94:	cmp	r6, r5
   36c98:	beq	36dc0 <ftello64@plt+0x2306c>
   36c9c:	ldr	r3, [r4, #32]
   36ca0:	cmp	r3, #0
   36ca4:	bne	36cb8 <ftello64@plt+0x22f64>
   36ca8:	ldr	r3, [r4, #40]	; 0x28
   36cac:	ldr	r2, [r4, #44]	; 0x2c
   36cb0:	cmp	r3, r2
   36cb4:	bcc	36c68 <ftello64@plt+0x22f14>
   36cb8:	mov	r0, r4
   36cbc:	bl	565dc <ftello64@plt+0x42888>
   36cc0:	uxtb	r0, r0
   36cc4:	b	36c90 <ftello64@plt+0x22f3c>
   36cc8:	ldr	r3, [sl, #260]	; 0x104
   36ccc:	cmp	r3, #0
   36cd0:	beq	36e14 <ftello64@plt+0x230c0>
   36cd4:	mov	r3, r5
   36cd8:	mov	r2, r8
   36cdc:	ldr	r1, [pc, #-1544]	; 366dc <ftello64@plt+0x22988>
   36ce0:	ldr	r0, [sl]
   36ce4:	bl	13bf8 <gpgrt_fprintf@plt>
   36ce8:	cmp	r8, #0
   36cec:	beq	36e14 <ftello64@plt+0x230c0>
   36cf0:	mov	r3, #0
   36cf4:	ldr	r1, [sl]
   36cf8:	ldr	r0, [pc, #-1568]	; 366e0 <ftello64@plt+0x2298c>
   36cfc:	str	r3, [sp, #84]	; 0x54
   36d00:	bl	13a0c <gpgrt_fputs@plt>
   36d04:	ldr	r3, [sp, #40]	; 0x28
   36d08:	cmp	r3, #0
   36d0c:	bne	36e84 <ftello64@plt+0x23130>
   36d10:	cmp	r5, #0
   36d14:	beq	36eb0 <ftello64@plt+0x2315c>
   36d18:	add	r6, sp, #84	; 0x54
   36d1c:	b	36d58 <ftello64@plt+0x23004>
   36d20:	ldr	r2, [r4, #16]
   36d24:	ldr	r1, [r4, #20]
   36d28:	ldr	r0, [r4, #48]	; 0x30
   36d2c:	adds	r2, r2, #1
   36d30:	adc	r1, r1, #0
   36d34:	str	r2, [r4, #16]
   36d38:	add	r2, r3, #1
   36d3c:	str	r1, [r4, #20]
   36d40:	str	r2, [r4, #40]	; 0x28
   36d44:	mov	r1, r6
   36d48:	ldrb	r0, [r0, r3]
   36d4c:	bl	32098 <ftello64@plt+0x1e344>
   36d50:	subs	r5, r5, #1
   36d54:	beq	36eb0 <ftello64@plt+0x2315c>
   36d58:	ldr	r3, [r4, #32]
   36d5c:	cmp	r3, #0
   36d60:	bne	36d74 <ftello64@plt+0x23020>
   36d64:	ldr	r3, [r4, #40]	; 0x28
   36d68:	ldr	r2, [r4, #44]	; 0x2c
   36d6c:	cmp	r3, r2
   36d70:	bcc	36d20 <ftello64@plt+0x22fcc>
   36d74:	mov	r0, r4
   36d78:	bl	565dc <ftello64@plt+0x42888>
   36d7c:	mov	r1, r6
   36d80:	mov	r7, r0
   36d84:	bl	32098 <ftello64@plt+0x1e344>
   36d88:	cmn	r7, #1
   36d8c:	bne	36d50 <ftello64@plt+0x22ffc>
   36d90:	b	36eb0 <ftello64@plt+0x2315c>
   36d94:	ldr	r3, [sl, #260]	; 0x104
   36d98:	ldrb	r0, [r8, #9]
   36d9c:	cmp	r3, #0
   36da0:	bne	381cc <ftello64@plt+0x24478>
   36da4:	bl	32148 <ftello64@plt+0x1e3f4>
   36da8:	mov	r3, #0
   36dac:	str	r3, [r8, #12]
   36db0:	mov	r1, r7
   36db4:	mov	r2, #0
   36db8:	mov	r0, r4
   36dbc:	bl	57cac <ftello64@plt+0x43f58>
   36dc0:	ldr	r1, [sp, #24]
   36dc4:	mov	r0, #0
   36dc8:	bl	182a0 <ftello64@plt+0x454c>
   36dcc:	b	36ab8 <ftello64@plt+0x22d64>
   36dd0:	ldr	r0, [pc, #-1780]	; 366e4 <ftello64@plt+0x22990>
   36dd4:	ldr	r1, [pc, #-1704]	; 36734 <ftello64@plt+0x229e0>
   36dd8:	bl	4eb24 <ftello64@plt+0x3add0>
   36ddc:	mov	r0, #14
   36de0:	b	36ac8 <ftello64@plt+0x22d74>
   36de4:	ldr	r2, [r4, #16]
   36de8:	ldr	r1, [r4, #20]
   36dec:	ldr	r0, [r4, #48]	; 0x30
   36df0:	adds	r2, r2, #1
   36df4:	str	r2, [r4, #16]
   36df8:	adc	r1, r1, #0
   36dfc:	add	r2, r3, #1
   36e00:	str	r1, [r4, #20]
   36e04:	str	r2, [r4, #40]	; 0x28
   36e08:	ldrb	r3, [r0, r3]
   36e0c:	mov	r0, r3
   36e10:	b	3588c <ftello64@plt+0x21b38>
   36e14:	ldr	r2, [sp, #40]	; 0x28
   36e18:	mov	r1, r5
   36e1c:	mov	r0, r4
   36e20:	bl	57cac <ftello64@plt+0x43f58>
   36e24:	mov	r0, #0
   36e28:	ldr	r1, [sp, #24]
   36e2c:	bl	182a0 <ftello64@plt+0x454c>
   36e30:	mov	r0, #2
   36e34:	b	36ac8 <ftello64@plt+0x22d74>
   36e38:	sub	r9, r9, #5
   36e3c:	cmp	r9, #1
   36e40:	movhi	r9, fp
   36e44:	orrls	r9, fp, #1
   36e48:	cmp	r9, #0
   36e4c:	bne	36aa8 <ftello64@plt+0x22d54>
   36e50:	b	36ab8 <ftello64@plt+0x22d64>
   36e54:	ldr	r2, [r4, #16]
   36e58:	ldr	r1, [r4, #20]
   36e5c:	ldr	r0, [r4, #48]	; 0x30
   36e60:	adds	r2, r2, #1
   36e64:	str	r2, [r4, #16]
   36e68:	adc	r1, r1, #0
   36e6c:	add	r2, r3, #1
   36e70:	str	r1, [r4, #20]
   36e74:	str	r2, [r4, #40]	; 0x28
   36e78:	ldrb	r0, [r0, r3]
   36e7c:	add	r1, sp, #84	; 0x54
   36e80:	bl	32098 <ftello64@plt+0x1e344>
   36e84:	ldr	r3, [r4, #32]
   36e88:	cmp	r3, #0
   36e8c:	bne	36ea0 <ftello64@plt+0x2314c>
   36e90:	ldr	r3, [r4, #40]	; 0x28
   36e94:	ldr	r2, [r4, #44]	; 0x2c
   36e98:	cmp	r3, r2
   36e9c:	bcc	36e54 <ftello64@plt+0x23100>
   36ea0:	mov	r0, r4
   36ea4:	bl	565dc <ftello64@plt+0x42888>
   36ea8:	cmn	r0, #1
   36eac:	bne	36e7c <ftello64@plt+0x23128>
   36eb0:	ldr	r1, [sl]
   36eb4:	mov	r0, #10
   36eb8:	bl	13634 <gpgrt_fputc@plt>
   36ebc:	mov	r0, #0
   36ec0:	ldr	r1, [sp, #24]
   36ec4:	bl	182a0 <ftello64@plt+0x454c>
   36ec8:	mov	r0, #2
   36ecc:	b	36ac8 <ftello64@plt+0x22d74>
   36ed0:	mov	r5, #2
   36ed4:	ldr	r0, [pc, #-2036]	; 366e8 <ftello64@plt+0x22994>
   36ed8:	bl	4eb24 <ftello64@plt+0x3add0>
   36edc:	ldr	r3, [sl, #260]	; 0x104
   36ee0:	cmp	r3, #0
   36ee4:	bne	37a94 <ftello64@plt+0x23d40>
   36ee8:	mov	r1, r5
   36eec:	mov	r0, r4
   36ef0:	mov	r2, #0
   36ef4:	bl	57cac <ftello64@plt+0x43f58>
   36ef8:	mov	r0, #0
   36efc:	ldr	r1, [sp, #24]
   36f00:	bl	182a0 <ftello64@plt+0x454c>
   36f04:	mov	r0, #14
   36f08:	b	36ac8 <ftello64@plt+0x22d74>
   36f0c:	ldr	r3, [sl, #260]	; 0x104
   36f10:	cmp	r3, #0
   36f14:	moveq	r8, r5
   36f18:	beq	36174 <ftello64@plt+0x22420>
   36f1c:	ldr	r1, [pc, #-2104]	; 366ec <ftello64@plt+0x22998>
   36f20:	ldr	r0, [sl]
   36f24:	bl	13bf8 <gpgrt_fprintf@plt>
   36f28:	mov	r8, r5
   36f2c:	b	36174 <ftello64@plt+0x22420>
   36f30:	ldr	r3, [r4, #32]
   36f34:	cmp	r3, #0
   36f38:	bne	37aa4 <ftello64@plt+0x23d50>
   36f3c:	ldr	r3, [r4, #40]	; 0x28
   36f40:	ldr	r2, [r4, #44]	; 0x2c
   36f44:	cmp	r3, r2
   36f48:	bcs	37aa4 <ftello64@plt+0x23d50>
   36f4c:	ldr	r2, [r4, #16]
   36f50:	ldr	r1, [r4, #20]
   36f54:	ldr	r0, [r4, #48]	; 0x30
   36f58:	adds	r2, r2, #1
   36f5c:	adc	r1, r1, #0
   36f60:	str	r2, [r4, #16]
   36f64:	add	r2, r3, #1
   36f68:	str	r1, [r4, #20]
   36f6c:	str	r2, [r4, #40]	; 0x28
   36f70:	ldrb	r1, [r0, r3]
   36f74:	cmp	r5, #0
   36f78:	subne	r7, r5, #1
   36f7c:	moveq	r7, r5
   36f80:	cmp	r1, #1
   36f84:	moveq	r3, #2
   36f88:	strbeq	r3, [r6, #10]
   36f8c:	beq	3651c <ftello64@plt+0x227c8>
   36f90:	ldr	r0, [pc, #-2216]	; 366f0 <ftello64@plt+0x2299c>
   36f94:	bl	4eb24 <ftello64@plt+0x3add0>
   36f98:	ldr	r3, [sl, #260]	; 0x104
   36f9c:	cmp	r3, #0
   36fa0:	beq	36ef8 <ftello64@plt+0x231a4>
   36fa4:	ldr	r1, [sl]
   36fa8:	ldr	r0, [pc, #-2236]	; 366f4 <ftello64@plt+0x229a0>
   36fac:	bl	13a0c <gpgrt_fputs@plt>
   36fb0:	b	36ef8 <ftello64@plt+0x231a4>
   36fb4:	mov	r0, r4
   36fb8:	bl	565dc <ftello64@plt+0x42888>
   36fbc:	uxtb	r2, r0
   36fc0:	b	365f4 <ftello64@plt+0x228a0>
   36fc4:	ldr	r0, [sl]
   36fc8:	mov	r2, r5
   36fcc:	ldr	r1, [pc, #-2268]	; 366f8 <ftello64@plt+0x229a4>
   36fd0:	bl	13bf8 <gpgrt_fprintf@plt>
   36fd4:	b	35dd4 <ftello64@plt+0x22080>
   36fd8:	mov	r2, r5
   36fdc:	ldr	r1, [pc, #-2280]	; 366fc <ftello64@plt+0x229a8>
   36fe0:	ldr	r0, [sl]
   36fe4:	bl	13bf8 <gpgrt_fprintf@plt>
   36fe8:	b	35d04 <ftello64@plt+0x21fb0>
   36fec:	ldr	r3, [sl, #260]	; 0x104
   36ff0:	cmp	r3, #0
   36ff4:	beq	36ee8 <ftello64@plt+0x23194>
   36ff8:	mov	r3, #0
   36ffc:	mov	r2, r5
   37000:	ldr	r1, [pc, #-2312]	; 36700 <ftello64@plt+0x229ac>
   37004:	ldr	r0, [sl]
   37008:	str	r3, [sp, #84]	; 0x54
   3700c:	bl	13bf8 <gpgrt_fprintf@plt>
   37010:	ldr	r3, [sp, #40]	; 0x28
   37014:	cmp	r3, #0
   37018:	bne	370d0 <ftello64@plt+0x2337c>
   3701c:	cmp	r5, #0
   37020:	beq	382e4 <ftello64@plt+0x24590>
   37024:	add	r6, sp, #84	; 0x54
   37028:	b	37064 <ftello64@plt+0x23310>
   3702c:	ldr	r2, [r4, #16]
   37030:	ldr	r1, [r4, #20]
   37034:	ldr	r0, [r4, #48]	; 0x30
   37038:	adds	r2, r2, #1
   3703c:	adc	r1, r1, #0
   37040:	str	r2, [r4, #16]
   37044:	add	r2, r3, #1
   37048:	str	r1, [r4, #20]
   3704c:	str	r2, [r4, #40]	; 0x28
   37050:	mov	r1, r6
   37054:	ldrb	r0, [r0, r3]
   37058:	bl	32098 <ftello64@plt+0x1e344>
   3705c:	subs	r5, r5, #1
   37060:	beq	382e4 <ftello64@plt+0x24590>
   37064:	ldr	r3, [r4, #32]
   37068:	cmp	r3, #0
   3706c:	bne	37080 <ftello64@plt+0x2332c>
   37070:	ldr	r3, [r4, #40]	; 0x28
   37074:	ldr	r2, [r4, #44]	; 0x2c
   37078:	cmp	r3, r2
   3707c:	bcc	3702c <ftello64@plt+0x232d8>
   37080:	mov	r0, r4
   37084:	bl	565dc <ftello64@plt+0x42888>
   37088:	mov	r1, r6
   3708c:	mov	r7, r0
   37090:	bl	32098 <ftello64@plt+0x1e344>
   37094:	cmn	r7, #1
   37098:	bne	3705c <ftello64@plt+0x23308>
   3709c:	b	370fc <ftello64@plt+0x233a8>
   370a0:	ldr	r2, [r4, #16]
   370a4:	ldr	r1, [r4, #20]
   370a8:	ldr	r0, [r4, #48]	; 0x30
   370ac:	adds	r2, r2, #1
   370b0:	str	r2, [r4, #16]
   370b4:	adc	r1, r1, #0
   370b8:	add	r2, r3, #1
   370bc:	str	r1, [r4, #20]
   370c0:	str	r2, [r4, #40]	; 0x28
   370c4:	ldrb	r0, [r0, r3]
   370c8:	add	r1, sp, #84	; 0x54
   370cc:	bl	32098 <ftello64@plt+0x1e344>
   370d0:	ldr	r3, [r4, #32]
   370d4:	cmp	r3, #0
   370d8:	bne	370ec <ftello64@plt+0x23398>
   370dc:	ldr	r3, [r4, #40]	; 0x28
   370e0:	ldr	r2, [r4, #44]	; 0x2c
   370e4:	cmp	r3, r2
   370e8:	bcc	370a0 <ftello64@plt+0x2334c>
   370ec:	mov	r0, r4
   370f0:	bl	565dc <ftello64@plt+0x42888>
   370f4:	cmn	r0, #1
   370f8:	bne	370c8 <ftello64@plt+0x23374>
   370fc:	ldr	r1, [sl]
   37100:	mov	r0, #10
   37104:	bl	13634 <gpgrt_fputc@plt>
   37108:	b	36ee8 <ftello64@plt+0x23194>
   3710c:	mov	r1, r8
   37110:	ldr	r0, [pc, #-2572]	; 3670c <ftello64@plt+0x229b8>
   37114:	bl	4eb24 <ftello64@plt+0x3add0>
   37118:	ldr	r3, [sl, #260]	; 0x104
   3711c:	cmp	r3, #0
   37120:	beq	36ee8 <ftello64@plt+0x23194>
   37124:	ldr	r3, [pc, #-2544]	; 3673c <ftello64@plt+0x229e8>
   37128:	cmp	r8, #16
   3712c:	ldr	r2, [pc, #-2548]	; 36740 <ftello64@plt+0x229ec>
   37130:	ldr	r0, [sl]
   37134:	movne	r2, r3
   37138:	ldr	r1, [pc, #-2620]	; 36704 <ftello64@plt+0x229b0>
   3713c:	bl	13bf8 <gpgrt_fprintf@plt>
   37140:	b	36ee8 <ftello64@plt+0x23194>
   37144:	ldr	r0, [pc, #-2624]	; 3670c <ftello64@plt+0x229b8>
   37148:	bl	4eb24 <ftello64@plt+0x3add0>
   3714c:	ldr	r3, [sl, #260]	; 0x104
   37150:	cmp	r3, #0
   37154:	beq	36ee8 <ftello64@plt+0x23194>
   37158:	ldr	r0, [sl]
   3715c:	ldr	r1, [pc, #-2652]	; 36708 <ftello64@plt+0x229b4>
   37160:	bl	13bf8 <gpgrt_fprintf@plt>
   37164:	b	36ee8 <ftello64@plt+0x23194>
   37168:	mov	r1, #13
   3716c:	ldr	r0, [pc, #-2664]	; 3670c <ftello64@plt+0x229b8>
   37170:	bl	4eb24 <ftello64@plt+0x3add0>
   37174:	ldr	r3, [sl, #260]	; 0x104
   37178:	cmp	r3, #0
   3717c:	beq	36ee8 <ftello64@plt+0x23194>
   37180:	ldr	r0, [sl]
   37184:	ldr	r1, [pc, #-2684]	; 36710 <ftello64@plt+0x229bc>
   37188:	bl	13bf8 <gpgrt_fprintf@plt>
   3718c:	b	36ee8 <ftello64@plt+0x23194>
   37190:	mov	r2, r5
   37194:	mov	r1, #11
   37198:	ldr	r0, [pc, #-2700]	; 36714 <ftello64@plt+0x229c0>
   3719c:	bl	4eb24 <ftello64@plt+0x3add0>
   371a0:	ldr	r3, [sl, #260]	; 0x104
   371a4:	cmp	r3, #0
   371a8:	beq	36ef8 <ftello64@plt+0x231a4>
   371ac:	ldr	r1, [sl]
   371b0:	ldr	r0, [pc, #-2720]	; 36718 <ftello64@plt+0x229c4>
   371b4:	b	36fac <ftello64@plt+0x23258>
   371b8:	mov	r1, #1
   371bc:	ldr	r0, [pc, #-2724]	; 36720 <ftello64@plt+0x229cc>
   371c0:	bl	4eb24 <ftello64@plt+0x3add0>
   371c4:	ldr	r3, [sl, #260]	; 0x104
   371c8:	cmp	r3, #0
   371cc:	moveq	r7, r5
   371d0:	ldreq	r6, [pc, #-2736]	; 36728 <ftello64@plt+0x229d4>
   371d4:	bne	38408 <ftello64@plt+0x246b4>
   371d8:	mov	r1, r7
   371dc:	mov	r0, r4
   371e0:	mov	r2, #0
   371e4:	bl	57cac <ftello64@plt+0x43f58>
   371e8:	ldr	r1, [sp, #24]
   371ec:	mov	r0, #0
   371f0:	bl	182a0 <ftello64@plt+0x454c>
   371f4:	b	36678 <ftello64@plt+0x22924>
   371f8:	mov	r1, #3
   371fc:	ldr	r0, [pc, #-2788]	; 36720 <ftello64@plt+0x229cc>
   37200:	bl	4eb24 <ftello64@plt+0x3add0>
   37204:	ldr	r3, [sl, #260]	; 0x104
   37208:	cmp	r3, #0
   3720c:	moveq	r7, r5
   37210:	ldreq	r6, [pc, #-2800]	; 36728 <ftello64@plt+0x229d4>
   37214:	beq	36a3c <ftello64@plt+0x22ce8>
   37218:	ldr	r0, [sl]
   3721c:	ldr	r1, [pc, #-2824]	; 3671c <ftello64@plt+0x229c8>
   37220:	mov	r7, r5
   37224:	bl	13bf8 <gpgrt_fprintf@plt>
   37228:	ldr	r6, [pc, #-2824]	; 36728 <ftello64@plt+0x229d4>
   3722c:	b	36a3c <ftello64@plt+0x22ce8>
   37230:	mov	r1, #4
   37234:	ldr	r0, [pc, #-2844]	; 36720 <ftello64@plt+0x229cc>
   37238:	bl	4eb24 <ftello64@plt+0x3add0>
   3723c:	ldr	r3, [sl, #260]	; 0x104
   37240:	cmp	r3, #0
   37244:	moveq	r8, r5
   37248:	ldreq	r6, [pc, #-2856]	; 36728 <ftello64@plt+0x229d4>
   3724c:	beq	368ec <ftello64@plt+0x22b98>
   37250:	ldr	r1, [sl]
   37254:	ldr	r0, [pc, #-2872]	; 36724 <ftello64@plt+0x229d0>
   37258:	mov	r8, r5
   3725c:	bl	13a0c <gpgrt_fputs@plt>
   37260:	ldr	r6, [pc, #-2880]	; 36728 <ftello64@plt+0x229d4>
   37264:	b	368ec <ftello64@plt+0x22b98>
   37268:	ldr	r0, [pc, #-2884]	; 3672c <ftello64@plt+0x229d8>
   3726c:	mov	r2, r8
   37270:	ldr	r1, [pc, #-2884]	; 36734 <ftello64@plt+0x229e0>
   37274:	bl	4eb24 <ftello64@plt+0x3add0>
   37278:	mov	r0, #14
   3727c:	b	36ac8 <ftello64@plt+0x22d74>
   37280:	ldr	r0, [pc, #-2904]	; 36730 <ftello64@plt+0x229dc>
   37284:	ldr	r1, [pc, #-2904]	; 36734 <ftello64@plt+0x229e0>
   37288:	bl	4eb24 <ftello64@plt+0x3add0>
   3728c:	mov	r0, #2
   37290:	bl	14378 <ftello64@plt+0x624>
   37294:	add	r7, r7, r5
   37298:	ldr	r2, [sl, #260]	; 0x104
   3729c:	mov	r3, #0
   372a0:	cmp	r2, r3
   372a4:	strb	r3, [r7]
   372a8:	beq	35f20 <ftello64@plt+0x221cc>
   372ac:	ldr	r5, [sp, #28]
   372b0:	ldr	r1, [pc, #-2944]	; 36738 <ftello64@plt+0x229e4>
   372b4:	ldr	r0, [sl]
   372b8:	ldr	r3, [r5, #4]
   372bc:	ldr	r6, [r3, #4]
   372c0:	bl	13bf8 <gpgrt_fprintf@plt>
   372c4:	cmp	r6, #0
   372c8:	ldr	r5, [r5, #4]
   372cc:	beq	379f0 <ftello64@plt+0x23c9c>
   372d0:	add	r5, r5, #75	; 0x4b
   372d4:	ldr	r7, [pc, #-2960]	; 3674c <ftello64@plt+0x229f8>
   372d8:	add	r6, r5, r6
   372dc:	b	372f0 <ftello64@plt+0x2359c>
   372e0:	mov	r0, r2
   372e4:	bl	13634 <gpgrt_fputc@plt>
   372e8:	cmp	r5, r6
   372ec:	beq	379f0 <ftello64@plt+0x23c9c>
   372f0:	ldrb	r2, [r5, #1]!
   372f4:	ldr	r1, [sl]
   372f8:	sub	r3, r2, #32
   372fc:	cmp	r3, #90	; 0x5a
   37300:	bls	372e0 <ftello64@plt+0x2358c>
   37304:	mov	r0, r1
   37308:	mov	r1, r7
   3730c:	bl	13bf8 <gpgrt_fprintf@plt>
   37310:	b	372e8 <ftello64@plt+0x23594>
   37314:	ldr	r0, [sl, #260]	; 0x104
   37318:	cmp	r0, #0
   3731c:	beq	377c4 <ftello64@plt+0x23a70>
   37320:	ldr	r6, [sp, #28]
   37324:	ldr	r3, [pc, #-3056]	; 3673c <ftello64@plt+0x229e8>
   37328:	cmp	r8, #16
   3732c:	ldr	r1, [r6, #4]
   37330:	ldr	r2, [pc, #-3064]	; 36740 <ftello64@plt+0x229ec>
   37334:	ldr	r0, [sl]
   37338:	ldr	r5, [r1]
   3733c:	movne	r2, r3
   37340:	ldr	r1, [pc, #-3076]	; 36744 <ftello64@plt+0x229f0>
   37344:	bl	13bf8 <gpgrt_fprintf@plt>
   37348:	cmp	r5, #0
   3734c:	ldr	r7, [r6, #4]
   37350:	beq	377a8 <ftello64@plt+0x23a54>
   37354:	add	r7, r7, #3
   37358:	ldr	r6, [pc, #-3092]	; 3674c <ftello64@plt+0x229f8>
   3735c:	add	r5, r7, r5
   37360:	b	37374 <ftello64@plt+0x23620>
   37364:	mov	r0, r2
   37368:	bl	13634 <gpgrt_fputc@plt>
   3736c:	cmp	r5, r7
   37370:	beq	377a8 <ftello64@plt+0x23a54>
   37374:	ldrb	r2, [r7, #1]!
   37378:	ldr	r1, [sl]
   3737c:	sub	r3, r2, #32
   37380:	cmp	r3, #90	; 0x5a
   37384:	bls	37364 <ftello64@plt+0x23610>
   37388:	mov	r0, r1
   3738c:	mov	r1, r6
   37390:	bl	13bf8 <gpgrt_fprintf@plt>
   37394:	b	3736c <ftello64@plt+0x23618>
   37398:	mov	r0, r4
   3739c:	bl	565dc <ftello64@plt+0x42888>
   373a0:	uxtb	r2, r0
   373a4:	b	3694c <ftello64@plt+0x22bf8>
   373a8:	mov	r0, r4
   373ac:	bl	565dc <ftello64@plt+0x42888>
   373b0:	cmp	r5, #0
   373b4:	subne	r5, r5, #1
   373b8:	uxtb	r3, r0
   373bc:	str	r3, [sp, #32]
   373c0:	ldr	r3, [r4, #32]
   373c4:	cmp	r3, #0
   373c8:	beq	379ac <ftello64@plt+0x23c58>
   373cc:	mov	r0, r4
   373d0:	bl	565dc <ftello64@plt+0x42888>
   373d4:	uxtb	r6, r0
   373d8:	b	36260 <ftello64@plt+0x2250c>
   373dc:	mov	r0, r4
   373e0:	bl	565dc <ftello64@plt+0x42888>
   373e4:	uxtb	r1, r0
   373e8:	cmp	r1, #3
   373ec:	bne	37c9c <ftello64@plt+0x23f48>
   373f0:	ldr	r3, [r4, #32]
   373f4:	cmp	r3, #0
   373f8:	bne	37440 <ftello64@plt+0x236ec>
   373fc:	ldr	r0, [r4, #40]	; 0x28
   37400:	ldr	r3, [r4, #44]	; 0x2c
   37404:	b	367c4 <ftello64@plt+0x22a70>
   37408:	mov	r0, r4
   3740c:	bl	565dc <ftello64@plt+0x42888>
   37410:	uxtb	r2, r0
   37414:	b	36b48 <ftello64@plt+0x22df4>
   37418:	mov	r0, r4
   3741c:	bl	565dc <ftello64@plt+0x42888>
   37420:	ldr	r3, [r4, #32]
   37424:	cmp	r3, #0
   37428:	strb	r0, [r7, #9]
   3742c:	beq	36840 <ftello64@plt+0x22aec>
   37430:	mov	r0, r4
   37434:	bl	565dc <ftello64@plt+0x42888>
   37438:	uxtb	r3, r0
   3743c:	b	36878 <ftello64@plt+0x22b24>
   37440:	mov	r0, r4
   37444:	bl	565dc <ftello64@plt+0x42888>
   37448:	uxtb	r0, r0
   3744c:	b	367f4 <ftello64@plt+0x22aa0>
   37450:	mov	r0, r4
   37454:	bl	565dc <ftello64@plt+0x42888>
   37458:	uxtb	r0, r0
   3745c:	b	368d8 <ftello64@plt+0x22b84>
   37460:	mov	r8, r3
   37464:	cmp	r6, r8
   37468:	ble	3846c <ftello64@plt+0x24718>
   3746c:	add	r3, r8, #24
   37470:	mvn	r2, #23
   37474:	add	r0, r7, r3
   37478:	sub	r2, r2, r7
   3747c:	mov	r1, #0
   37480:	strb	r1, [r0], #1
   37484:	add	r3, r2, r0
   37488:	cmp	r3, r6
   3748c:	blt	37480 <ftello64@plt+0x2372c>
   37490:	mov	r0, r4
   37494:	bl	31e54 <ftello64@plt+0x1e100>
   37498:	cmp	r5, #0
   3749c:	str	r0, [r7, #16]
   374a0:	beq	374a8 <ftello64@plt+0x23754>
   374a4:	sub	r5, r5, #4
   374a8:	ldr	r3, [sl, #260]	; 0x104
   374ac:	str	r5, [r7]
   374b0:	cmp	r3, #0
   374b4:	str	r4, [r7, #4]
   374b8:	beq	36dc0 <ftello64@plt+0x2306c>
   374bc:	ldr	r2, [sp, #32]
   374c0:	str	r0, [sp]
   374c4:	sub	r3, r2, #32
   374c8:	cmp	r3, #89	; 0x59
   374cc:	ldr	r1, [pc, #-3468]	; 36748 <ftello64@plt+0x229f4>
   374d0:	mov	r3, r2
   374d4:	ldr	r0, [sl]
   374d8:	movhi	r2, #63	; 0x3f
   374dc:	bl	13bf8 <gpgrt_fprintf@plt>
   374e0:	cmp	r6, #0
   374e4:	beq	37530 <ftello64@plt+0x237dc>
   374e8:	add	r5, r6, #23
   374ec:	ldr	r8, [pc, #-3496]	; 3674c <ftello64@plt+0x229f8>
   374f0:	add	r5, r7, r5
   374f4:	add	r6, r7, #23
   374f8:	b	3750c <ftello64@plt+0x237b8>
   374fc:	mov	r0, r2
   37500:	bl	13634 <gpgrt_fputc@plt>
   37504:	cmp	r5, r6
   37508:	beq	37530 <ftello64@plt+0x237dc>
   3750c:	ldrb	r2, [r6, #1]!
   37510:	ldr	r1, [sl]
   37514:	sub	r3, r2, #32
   37518:	cmp	r3, #90	; 0x5a
   3751c:	bls	374fc <ftello64@plt+0x237a8>
   37520:	mov	r0, r1
   37524:	mov	r1, r8
   37528:	bl	13bf8 <gpgrt_fprintf@plt>
   3752c:	b	37504 <ftello64@plt+0x237b0>
   37530:	ldr	r1, [pc, #-3560]	; 36750 <ftello64@plt+0x229fc>
   37534:	ldr	r0, [sl]
   37538:	bl	13bf8 <gpgrt_fprintf@plt>
   3753c:	ldr	r3, [sp, #40]	; 0x28
   37540:	cmp	r3, #0
   37544:	beq	37ab4 <ftello64@plt+0x23d60>
   37548:	ldr	r0, [sl]
   3754c:	ldr	r1, [pc, #-3584]	; 36754 <ftello64@plt+0x22a00>
   37550:	bl	13bf8 <gpgrt_fprintf@plt>
   37554:	ldr	r1, [sp, #24]
   37558:	mov	r0, #0
   3755c:	bl	182a0 <ftello64@plt+0x454c>
   37560:	b	36ab8 <ftello64@plt+0x22d64>
   37564:	bl	131cc <gcry_xmalloc@plt>
   37568:	ldr	r3, [sp, #28]
   3756c:	str	r0, [r3, #4]
   37570:	ldr	r3, [sp, #68]	; 0x44
   37574:	mov	r7, r0
   37578:	strb	r3, [r0, #8]
   3757c:	ldr	r3, [sp, #32]
   37580:	str	r6, [r0, #20]
   37584:	str	r3, [r0, #12]
   37588:	strb	r9, [r0, #9]
   3758c:	cmp	r6, #0
   37590:	beq	37a44 <ftello64@plt+0x23cf0>
   37594:	add	r5, r6, #23
   37598:	mvn	r9, #22
   3759c:	add	r5, r5, r7
   375a0:	sub	r9, r9, r7
   375a4:	add	fp, r7, #23
   375a8:	b	375e0 <ftello64@plt+0x2388c>
   375ac:	ldr	r2, [r4, #16]
   375b0:	ldr	r1, [r4, #20]
   375b4:	ldr	r0, [r4, #48]	; 0x30
   375b8:	adds	r2, r2, #1
   375bc:	str	r2, [r4, #16]
   375c0:	adc	r1, r1, #0
   375c4:	add	r2, r3, #1
   375c8:	str	r1, [r4, #20]
   375cc:	str	r2, [r4, #40]	; 0x28
   375d0:	ldrb	r0, [r0, r3]
   375d4:	strb	r0, [fp, #1]!
   375d8:	cmp	fp, r5
   375dc:	beq	37a44 <ftello64@plt+0x23cf0>
   375e0:	ldr	r3, [r4, #32]
   375e4:	add	r8, r9, fp
   375e8:	cmp	r3, #0
   375ec:	bne	37600 <ftello64@plt+0x238ac>
   375f0:	ldr	r3, [r4, #40]	; 0x28
   375f4:	ldr	r2, [r4, #44]	; 0x2c
   375f8:	cmp	r3, r2
   375fc:	bcc	375ac <ftello64@plt+0x23858>
   37600:	mov	r0, r4
   37604:	bl	565dc <ftello64@plt+0x42888>
   37608:	cmn	r0, #1
   3760c:	beq	37a38 <ftello64@plt+0x23ce4>
   37610:	uxtb	r0, r0
   37614:	b	375d4 <ftello64@plt+0x23880>
   37618:	mov	r0, fp
   3761c:	bl	565dc <ftello64@plt+0x42888>
   37620:	uxtb	r7, r0
   37624:	b	35f84 <ftello64@plt+0x22230>
   37628:	mov	r0, r4
   3762c:	bl	565dc <ftello64@plt+0x42888>
   37630:	cmp	r0, #80	; 0x50
   37634:	bne	36ed0 <ftello64@plt+0x2317c>
   37638:	ldr	r3, [r4, #32]
   3763c:	cmp	r3, #0
   37640:	bne	37940 <ftello64@plt+0x23bec>
   37644:	ldr	r1, [r4, #40]	; 0x28
   37648:	ldr	r3, [r4, #44]	; 0x2c
   3764c:	b	3643c <ftello64@plt+0x226e8>
   37650:	mov	r0, r4
   37654:	bl	565dc <ftello64@plt+0x42888>
   37658:	uxtb	r0, r0
   3765c:	b	36bb8 <ftello64@plt+0x22e64>
   37660:	mov	r0, r4
   37664:	bl	565dc <ftello64@plt+0x42888>
   37668:	ldr	r3, [r4, #32]
   3766c:	cmp	r3, #0
   37670:	uxtb	r3, r0
   37674:	str	r3, [sp, #32]
   37678:	bne	3769c <ftello64@plt+0x23948>
   3767c:	ldr	r1, [r4, #40]	; 0x28
   37680:	ldr	r3, [r4, #44]	; 0x2c
   37684:	b	369a4 <ftello64@plt+0x22c50>
   37688:	mov	r0, r4
   3768c:	bl	565dc <ftello64@plt+0x42888>
   37690:	uxtb	r3, r0
   37694:	str	r3, [sp, #36]	; 0x24
   37698:	b	36a08 <ftello64@plt+0x22cb4>
   3769c:	mov	r0, r4
   376a0:	bl	565dc <ftello64@plt+0x42888>
   376a4:	ldr	r3, [r4, #32]
   376a8:	cmp	r3, #0
   376ac:	uxtb	r8, r0
   376b0:	bne	37688 <ftello64@plt+0x23934>
   376b4:	ldrd	r2, [r4, #40]	; 0x28
   376b8:	b	369d4 <ftello64@plt+0x22c80>
   376bc:	cmp	r5, #4096	; 0x1000
   376c0:	ldr	r3, [sl, #260]	; 0x104
   376c4:	bhi	36ff0 <ftello64@plt+0x2329c>
   376c8:	cmp	r3, #0
   376cc:	bne	381e4 <ftello64@plt+0x24490>
   376d0:	add	r0, r5, #11
   376d4:	bl	131cc <gcry_xmalloc@plt>
   376d8:	ldr	r2, [r4, #32]
   376dc:	ldr	r1, [sp, #28]
   376e0:	cmp	r2, #0
   376e4:	mov	r3, r0
   376e8:	str	r0, [r1, #4]
   376ec:	bne	37b24 <ftello64@plt+0x23dd0>
   376f0:	ldr	r2, [r4, #40]	; 0x28
   376f4:	ldr	r1, [r4, #44]	; 0x2c
   376f8:	cmp	r2, r1
   376fc:	bcs	37b24 <ftello64@plt+0x23dd0>
   37700:	ldr	r1, [r4, #16]
   37704:	ldr	r0, [r4, #20]
   37708:	ldr	ip, [r4, #48]	; 0x30
   3770c:	adds	r1, r1, #1
   37710:	adc	r0, r0, #0
   37714:	str	r1, [r4, #16]
   37718:	add	r1, r2, #1
   3771c:	str	r0, [r4, #20]
   37720:	str	r1, [r4, #40]	; 0x28
   37724:	ldrb	r0, [ip, r2]
   37728:	sub	r2, r5, #1
   3772c:	cmp	r2, #0
   37730:	stm	r3, {r0, r2}
   37734:	add	r6, r3, #8
   37738:	beq	36dc0 <ftello64@plt+0x2306c>
   3773c:	add	r5, r5, #7
   37740:	add	r5, r3, r5
   37744:	b	3777c <ftello64@plt+0x23a28>
   37748:	ldr	r2, [r4, #16]
   3774c:	ldr	r1, [r4, #20]
   37750:	ldr	r0, [r4, #48]	; 0x30
   37754:	adds	r2, r2, #1
   37758:	str	r2, [r4, #16]
   3775c:	adc	r1, r1, #0
   37760:	add	r2, r3, #1
   37764:	str	r1, [r4, #20]
   37768:	str	r2, [r4, #40]	; 0x28
   3776c:	ldrb	r0, [r0, r3]
   37770:	strb	r0, [r6], #1
   37774:	cmp	r5, r6
   37778:	beq	36dc0 <ftello64@plt+0x2306c>
   3777c:	ldr	r3, [r4, #32]
   37780:	cmp	r3, #0
   37784:	bne	37798 <ftello64@plt+0x23a44>
   37788:	ldr	r3, [r4, #40]	; 0x28
   3778c:	ldr	r2, [r4, #44]	; 0x2c
   37790:	cmp	r3, r2
   37794:	bcc	37748 <ftello64@plt+0x239f4>
   37798:	mov	r0, r4
   3779c:	bl	565dc <ftello64@plt+0x42888>
   377a0:	uxtb	r0, r0
   377a4:	b	37770 <ftello64@plt+0x23a1c>
   377a8:	ldr	r0, [sl]
   377ac:	ldr	r1, [pc, #3596]	; 385c0 <ftello64@plt+0x2486c>
   377b0:	bl	13bf8 <gpgrt_fprintf@plt>
   377b4:	ldr	r1, [sp, #24]
   377b8:	mov	r0, #0
   377bc:	bl	182a0 <ftello64@plt+0x454c>
   377c0:	b	3657c <ftello64@plt+0x22828>
   377c4:	ldr	r1, [sp, #24]
   377c8:	bl	182a0 <ftello64@plt+0x454c>
   377cc:	b	3657c <ftello64@plt+0x22828>
   377d0:	mov	r0, r5
   377d4:	bl	131cc <gcry_xmalloc@plt>
   377d8:	ldr	r3, [sp, #28]
   377dc:	ldr	r3, [r3, #4]
   377e0:	str	r0, [r6, #16]
   377e4:	ldr	r6, [r3, #16]
   377e8:	str	r5, [r3, #20]
   377ec:	add	r5, r6, r5
   377f0:	b	37828 <ftello64@plt+0x23ad4>
   377f4:	ldr	r2, [r4, #16]
   377f8:	ldr	r1, [r4, #20]
   377fc:	ldr	r0, [r4, #48]	; 0x30
   37800:	adds	r2, r2, #1
   37804:	str	r2, [r4, #16]
   37808:	adc	r1, r1, #0
   3780c:	add	r2, r3, #1
   37810:	str	r1, [r4, #20]
   37814:	str	r2, [r4, #40]	; 0x28
   37818:	ldrb	r0, [r0, r3]
   3781c:	strb	r0, [r6], #1
   37820:	cmp	r5, r6
   37824:	beq	37854 <ftello64@plt+0x23b00>
   37828:	ldr	r3, [r4, #32]
   3782c:	cmp	r3, #0
   37830:	bne	37844 <ftello64@plt+0x23af0>
   37834:	ldr	r3, [r4, #40]	; 0x28
   37838:	ldr	r2, [r4, #44]	; 0x2c
   3783c:	cmp	r3, r2
   37840:	bcc	377f4 <ftello64@plt+0x23aa0>
   37844:	mov	r0, r4
   37848:	bl	565dc <ftello64@plt+0x42888>
   3784c:	uxtb	r0, r0
   37850:	b	3781c <ftello64@plt+0x23ac8>
   37854:	ldr	r3, [sp, #28]
   37858:	ldr	r3, [r3, #4]
   3785c:	b	35efc <ftello64@plt+0x221a8>
   37860:	ldr	r0, [pc, #3420]	; 385c4 <ftello64@plt+0x24870>
   37864:	mov	r2, r7
   37868:	ldr	r1, [pc, #3416]	; 385c8 <ftello64@plt+0x24874>
   3786c:	bl	4eb24 <ftello64@plt+0x3add0>
   37870:	mov	r0, #14
   37874:	b	36ac8 <ftello64@plt+0x22d74>
   37878:	add	r9, sp, #90	; 0x5a
   3787c:	add	r5, sp, #96	; 0x60
   37880:	mov	r6, #2
   37884:	ldr	r3, [r4, #32]
   37888:	cmp	r3, #0
   3788c:	bne	378e8 <ftello64@plt+0x23b94>
   37890:	ldr	r3, [r4, #40]	; 0x28
   37894:	ldr	r2, [r4, #44]	; 0x2c
   37898:	cmp	r3, r2
   3789c:	bcs	378e8 <ftello64@plt+0x23b94>
   378a0:	ldr	r2, [r4, #16]
   378a4:	ldr	r1, [r4, #20]
   378a8:	ldr	r0, [r4, #48]	; 0x30
   378ac:	adds	r2, r2, #1
   378b0:	str	r2, [r4, #16]
   378b4:	adc	r1, r1, #0
   378b8:	add	r2, r3, #1
   378bc:	str	r1, [r4, #20]
   378c0:	str	r2, [r4, #40]	; 0x28
   378c4:	ldrb	r0, [r0, r3]
   378c8:	add	r6, r6, #1
   378cc:	cmp	r6, #6
   378d0:	strb	r0, [r9], #1
   378d4:	strb	r0, [r5], #1
   378d8:	bne	37884 <ftello64@plt+0x23b30>
   378dc:	ldr	r5, [sp, #96]	; 0x60
   378e0:	rev	r5, r5
   378e4:	b	3589c <ftello64@plt+0x21b48>
   378e8:	mov	r0, r4
   378ec:	bl	565dc <ftello64@plt+0x42888>
   378f0:	cmn	r0, #1
   378f4:	beq	382ac <ftello64@plt+0x24558>
   378f8:	uxtb	r0, r0
   378fc:	b	378c8 <ftello64@plt+0x23b74>
   37900:	mov	r3, #0
   37904:	cmp	r7, #0
   37908:	str	r3, [sp, #84]	; 0x54
   3790c:	str	r3, [r8, #16]
   37910:	add	r3, r8, #16
   37914:	beq	379a4 <ftello64@plt+0x23c50>
   37918:	mov	r1, r7
   3791c:	add	r2, sp, #84	; 0x54
   37920:	mov	r0, r4
   37924:	bl	3222c <ftello64@plt+0x1e4d8>
   37928:	ldr	r3, [sp, #84]	; 0x54
   3792c:	sub	r7, r7, r3
   37930:	cmp	r0, #0
   37934:	beq	36c30 <ftello64@plt+0x22edc>
   37938:	mov	r6, r0
   3793c:	b	371d8 <ftello64@plt+0x23484>
   37940:	mov	r0, r4
   37944:	bl	565dc <ftello64@plt+0x42888>
   37948:	cmp	r0, #71	; 0x47
   3794c:	bne	36ed0 <ftello64@plt+0x2317c>
   37950:	ldr	r3, [r4, #32]
   37954:	cmp	r3, #0
   37958:	bne	379b4 <ftello64@plt+0x23c60>
   3795c:	ldrd	r2, [r4, #40]	; 0x28
   37960:	b	36474 <ftello64@plt+0x22720>
   37964:	mov	r5, #0
   37968:	str	r5, [sp, #52]	; 0x34
   3796c:	ldr	r8, [sl, #260]	; 0x104
   37970:	cmp	r8, #0
   37974:	bne	36120 <ftello64@plt+0x223cc>
   37978:	mov	r6, r8
   3797c:	str	r8, [sp, #68]	; 0x44
   37980:	str	r8, [sp, #36]	; 0x24
   37984:	b	36144 <ftello64@plt+0x223f0>
   37988:	ldr	r3, [sp, #40]	; 0x28
   3798c:	cmp	r3, #0
   37990:	beq	37eb4 <ftello64@plt+0x24160>
   37994:	ldr	r0, [pc, #3120]	; 385cc <ftello64@plt+0x24878>
   37998:	bl	4eb24 <ftello64@plt+0x3add0>
   3799c:	mov	r0, #14
   379a0:	b	36ac8 <ftello64@plt+0x22d74>
   379a4:	ldr	r6, [pc, #3108]	; 385d0 <ftello64@plt+0x2487c>
   379a8:	b	371d8 <ftello64@plt+0x23484>
   379ac:	ldr	r2, [r4, #44]	; 0x2c
   379b0:	b	3622c <ftello64@plt+0x224d8>
   379b4:	mov	r0, r4
   379b8:	bl	565dc <ftello64@plt+0x42888>
   379bc:	subs	r5, r0, #80	; 0x50
   379c0:	movne	r5, #1
   379c4:	b	364ac <ftello64@plt+0x22758>
   379c8:	ldr	r3, [sp, #28]
   379cc:	ldr	r0, [sl]
   379d0:	ldr	r1, [pc, #3068]	; 385d4 <ftello64@plt+0x24880>
   379d4:	ldr	r2, [r3, #4]
   379d8:	add	r2, r2, #76	; 0x4c
   379dc:	bl	13bf8 <gpgrt_fprintf@plt>
   379e0:	ldr	r1, [sp, #24]
   379e4:	mov	r0, #0
   379e8:	bl	182a0 <ftello64@plt+0x454c>
   379ec:	b	36aa8 <ftello64@plt+0x22d54>
   379f0:	ldr	r0, [sl]
   379f4:	ldr	r1, [pc, #3012]	; 385c0 <ftello64@plt+0x2486c>
   379f8:	bl	13bf8 <gpgrt_fprintf@plt>
   379fc:	ldr	r1, [sp, #24]
   37a00:	mov	r0, #0
   37a04:	bl	182a0 <ftello64@plt+0x454c>
   37a08:	b	36aa8 <ftello64@plt+0x22d54>
   37a0c:	mov	r1, #1
   37a10:	ldr	r0, [pc, #3008]	; 385d8 <ftello64@plt+0x24884>
   37a14:	bl	4eb24 <ftello64@plt+0x3add0>
   37a18:	ldr	r3, [sl, #260]	; 0x104
   37a1c:	cmp	r3, #0
   37a20:	beq	379a4 <ftello64@plt+0x23c50>
   37a24:	ldr	r1, [sl]
   37a28:	ldr	r0, [pc, #2988]	; 385dc <ftello64@plt+0x24888>
   37a2c:	bl	13a0c <gpgrt_fputs@plt>
   37a30:	ldr	r6, [pc, #2968]	; 385d0 <ftello64@plt+0x2487c>
   37a34:	b	371d8 <ftello64@plt+0x23484>
   37a38:	cmp	r6, r8
   37a3c:	movgt	r5, #0
   37a40:	bgt	3746c <ftello64@plt+0x23718>
   37a44:	mov	r0, r4
   37a48:	bl	31e54 <ftello64@plt+0x1e100>
   37a4c:	mov	r5, #0
   37a50:	str	r0, [r7, #16]
   37a54:	b	374a8 <ftello64@plt+0x23754>
   37a58:	ldrb	r3, [r7, #10]
   37a5c:	ldrb	r1, [r7, #9]
   37a60:	ldrb	r2, [r7, #8]
   37a64:	str	r3, [sp, #12]
   37a68:	mov	r3, #3
   37a6c:	str	r0, [sp, #16]
   37a70:	str	r1, [sp, #8]
   37a74:	str	r2, [sp, #4]
   37a78:	str	r3, [sp]
   37a7c:	ldr	r0, [sl]
   37a80:	ldrd	r2, [r7]
   37a84:	ldr	r1, [pc, #2900]	; 385e0 <ftello64@plt+0x2488c>
   37a88:	bl	13bf8 <gpgrt_fprintf@plt>
   37a8c:	mov	r6, #0
   37a90:	b	368ec <ftello64@plt+0x22b98>
   37a94:	ldr	r1, [sl]
   37a98:	ldr	r0, [pc, #2884]	; 385e4 <ftello64@plt+0x24890>
   37a9c:	bl	13a0c <gpgrt_fputs@plt>
   37aa0:	b	36ee8 <ftello64@plt+0x23194>
   37aa4:	mov	r0, r4
   37aa8:	bl	565dc <ftello64@plt+0x42888>
   37aac:	uxtb	r1, r0
   37ab0:	b	36f74 <ftello64@plt+0x23220>
   37ab4:	ldr	r2, [r7]
   37ab8:	ldr	r0, [sl]
   37abc:	ldr	r1, [pc, #2852]	; 385e8 <ftello64@plt+0x24894>
   37ac0:	bl	13bf8 <gpgrt_fprintf@plt>
   37ac4:	ldr	r1, [sp, #24]
   37ac8:	ldr	r0, [sp, #40]	; 0x28
   37acc:	bl	182a0 <ftello64@plt+0x454c>
   37ad0:	b	36ab8 <ftello64@plt+0x22d64>
   37ad4:	mov	r0, fp
   37ad8:	bl	565dc <ftello64@plt+0x42888>
   37adc:	ldr	r3, [fp, #32]
   37ae0:	cmp	r3, #0
   37ae4:	strb	r0, [sp, #97]	; 0x61
   37ae8:	beq	36084 <ftello64@plt+0x22330>
   37aec:	mov	r0, fp
   37af0:	bl	565dc <ftello64@plt+0x42888>
   37af4:	ldr	r3, [fp, #32]
   37af8:	cmp	r3, #0
   37afc:	strb	r0, [sp, #98]	; 0x62
   37b00:	beq	360c0 <ftello64@plt+0x2236c>
   37b04:	mov	r0, fp
   37b08:	bl	565dc <ftello64@plt+0x42888>
   37b0c:	uxtb	r6, r0
   37b10:	b	360f8 <ftello64@plt+0x223a4>
   37b14:	mov	r0, fp
   37b18:	bl	565dc <ftello64@plt+0x42888>
   37b1c:	uxtb	r0, r0
   37b20:	b	36038 <ftello64@plt+0x222e4>
   37b24:	mov	r0, r4
   37b28:	bl	565dc <ftello64@plt+0x42888>
   37b2c:	ldr	r3, [sp, #28]
   37b30:	ldr	r3, [r3, #4]
   37b34:	uxtb	r0, r0
   37b38:	b	37728 <ftello64@plt+0x239d4>
   37b3c:	ldr	r1, [r8, #4]
   37b40:	ldr	r2, [r8]
   37b44:	mov	r3, r0
   37b48:	str	r1, [sp, #4]
   37b4c:	str	r2, [sp]
   37b50:	ldr	r1, [pc, #2708]	; 385ec <ftello64@plt+0x24898>
   37b54:	ldrb	r2, [r8, #8]
   37b58:	ldr	r0, [sl]
   37b5c:	bl	13bf8 <gpgrt_fprintf@plt>
   37b60:	ldrb	r0, [r8, #9]
   37b64:	b	36bd4 <ftello64@plt+0x22e80>
   37b68:	mov	r3, #9
   37b6c:	cmp	r7, r3
   37b70:	bcc	381f4 <ftello64@plt+0x244a0>
   37b74:	sub	r9, r7, r3
   37b78:	add	r1, r9, #27
   37b7c:	mov	r0, #1
   37b80:	str	r9, [sp, #40]	; 0x28
   37b84:	bl	13c10 <gcry_xcalloc@plt>
   37b88:	bic	r3, r8, #2
   37b8c:	cmp	r3, #1
   37b90:	ldr	r3, [sp, #28]
   37b94:	mov	r2, #4
   37b98:	sub	r6, r8, #3
   37b9c:	str	r9, [sp, #28]
   37ba0:	clz	r6, r6
   37ba4:	lsr	r6, r6, #5
   37ba8:	str	r0, [r3, #4]
   37bac:	ldr	r3, [sp, #32]
   37bb0:	mov	fp, r0
   37bb4:	strb	r3, [r0, #1]
   37bb8:	ldr	r3, [sp, #36]	; 0x24
   37bbc:	str	r8, [r0, #4]
   37bc0:	strb	r3, [r0, #8]
   37bc4:	strb	r2, [r0]
   37bc8:	addeq	r9, r0, #8
   37bcc:	beq	37c30 <ftello64@plt+0x23edc>
   37bd0:	b	37e58 <ftello64@plt+0x24104>
   37bd4:	ldr	r2, [r4, #16]
   37bd8:	ldr	r1, [r4, #20]
   37bdc:	ldr	r0, [r4, #48]	; 0x30
   37be0:	adds	r2, r2, #1
   37be4:	str	r2, [r4, #16]
   37be8:	adc	r1, r1, #0
   37bec:	add	r2, r3, #1
   37bf0:	str	r1, [r4, #20]
   37bf4:	str	r2, [r4, #40]	; 0x28
   37bf8:	ldrb	r0, [r0, r3]
   37bfc:	sub	r2, r7, #1
   37c00:	mvn	r6, #3
   37c04:	sub	r6, r6, r2
   37c08:	add	r6, r6, r5
   37c0c:	cmp	r6, #7
   37c10:	movgt	r3, #0
   37c14:	movle	r3, #1
   37c18:	cmp	r2, #0
   37c1c:	moveq	r3, #0
   37c20:	cmp	r3, #0
   37c24:	strb	r0, [r9, #1]!
   37c28:	beq	37cc8 <ftello64@plt+0x23f74>
   37c2c:	mov	r7, r2
   37c30:	ldr	r3, [r4, #32]
   37c34:	cmp	r3, #0
   37c38:	bne	37c4c <ftello64@plt+0x23ef8>
   37c3c:	ldr	r3, [r4, #40]	; 0x28
   37c40:	ldr	r2, [r4, #44]	; 0x2c
   37c44:	cmp	r3, r2
   37c48:	bcc	37bd4 <ftello64@plt+0x23e80>
   37c4c:	mov	r0, r4
   37c50:	bl	565dc <ftello64@plt+0x42888>
   37c54:	uxtb	r0, r0
   37c58:	b	37bfc <ftello64@plt+0x23ea8>
   37c5c:	ldr	r1, [pc, #2444]	; 385f0 <ftello64@plt+0x2489c>
   37c60:	bl	13bf8 <gpgrt_fprintf@plt>
   37c64:	b	36560 <ftello64@plt+0x2280c>
   37c68:	ldr	r0, [pc, #2436]	; 385f4 <ftello64@plt+0x248a0>
   37c6c:	ldr	r1, [pc, #2388]	; 385c8 <ftello64@plt+0x24874>
   37c70:	bl	4eb24 <ftello64@plt+0x3add0>
   37c74:	mov	r0, #14
   37c78:	b	36ac8 <ftello64@plt+0x22d74>
   37c7c:	mov	r1, #3
   37c80:	ldr	r0, [pc, #2384]	; 385d8 <ftello64@plt+0x24884>
   37c84:	bl	4eb24 <ftello64@plt+0x3add0>
   37c88:	ldr	r3, [sl, #260]	; 0x104
   37c8c:	cmp	r3, #0
   37c90:	bne	382c0 <ftello64@plt+0x2456c>
   37c94:	ldr	r6, [pc, #2356]	; 385d0 <ftello64@plt+0x2487c>
   37c98:	b	36a3c <ftello64@plt+0x22ce8>
   37c9c:	ldr	r0, [pc, #2388]	; 385f8 <ftello64@plt+0x248a4>
   37ca0:	bl	4eb24 <ftello64@plt+0x3add0>
   37ca4:	ldr	r3, [sl, #260]	; 0x104
   37ca8:	cmp	r3, #0
   37cac:	ldreq	r6, [pc, #2332]	; 385d0 <ftello64@plt+0x2487c>
   37cb0:	beq	368ec <ftello64@plt+0x22b98>
   37cb4:	ldr	r1, [sl]
   37cb8:	ldr	r0, [pc, #2364]	; 385fc <ftello64@plt+0x248a8>
   37cbc:	bl	13a0c <gpgrt_fputs@plt>
   37cc0:	ldr	r6, [pc, #2312]	; 385d0 <ftello64@plt+0x2487c>
   37cc4:	b	368ec <ftello64@plt+0x22b98>
   37cc8:	cmp	r8, #3
   37ccc:	mov	r6, r3
   37cd0:	bne	382d4 <ftello64@plt+0x24580>
   37cd4:	ldr	r3, [r4, #32]
   37cd8:	cmp	r3, #0
   37cdc:	bne	3829c <ftello64@plt+0x24548>
   37ce0:	ldr	r3, [r4, #40]	; 0x28
   37ce4:	ldr	r2, [r4, #44]	; 0x2c
   37ce8:	cmp	r3, r2
   37cec:	bcs	3829c <ftello64@plt+0x24548>
   37cf0:	ldr	r2, [r4, #16]
   37cf4:	ldr	r1, [r4, #20]
   37cf8:	ldr	r0, [r4, #48]	; 0x30
   37cfc:	adds	r2, r2, #1
   37d00:	str	r2, [r4, #16]
   37d04:	adc	r1, r1, #0
   37d08:	add	r2, r3, #1
   37d0c:	str	r1, [r4, #20]
   37d10:	str	r2, [r4, #40]	; 0x28
   37d14:	ldrb	r0, [r0, r3]
   37d18:	mov	r3, #1
   37d1c:	sub	r7, r7, #2
   37d20:	mov	r6, r3
   37d24:	str	r3, [sp, #44]	; 0x2c
   37d28:	str	r0, [fp, #20]
   37d2c:	ldrb	r3, [sp, #40]	; 0x28
   37d30:	cmp	r3, #0
   37d34:	strb	r3, [fp, #24]
   37d38:	beq	37dfc <ftello64@plt+0x240a8>
   37d3c:	ldr	r3, [sp, #28]
   37d40:	cmp	r7, #0
   37d44:	cmpne	r3, #0
   37d48:	ble	384d4 <ftello64@plt+0x24780>
   37d4c:	add	r5, fp, #24
   37d50:	str	r6, [sp, #40]	; 0x28
   37d54:	mov	r9, r7
   37d58:	mov	r6, r5
   37d5c:	mov	r5, r3
   37d60:	b	37da4 <ftello64@plt+0x24050>
   37d64:	ldr	r1, [r4, #16]
   37d68:	ldr	r0, [r4, #20]
   37d6c:	ldr	ip, [r4, #48]	; 0x30
   37d70:	adds	r1, r1, #1
   37d74:	adc	r0, r0, #0
   37d78:	str	r1, [r4, #16]
   37d7c:	add	r1, r2, #1
   37d80:	str	r0, [r4, #20]
   37d84:	str	r1, [r4, #40]	; 0x28
   37d88:	ldrb	r0, [ip, r2]
   37d8c:	sub	r9, r9, #1
   37d90:	sub	r2, r7, r9
   37d94:	cmp	r9, #0
   37d98:	cmpne	r2, r5
   37d9c:	strb	r0, [r6, #1]!
   37da0:	bge	37dd0 <ftello64@plt+0x2407c>
   37da4:	ldr	r2, [r4, #32]
   37da8:	cmp	r2, #0
   37dac:	bne	37dc0 <ftello64@plt+0x2406c>
   37db0:	ldr	r2, [r4, #40]	; 0x28
   37db4:	ldr	r1, [r4, #44]	; 0x2c
   37db8:	cmp	r2, r1
   37dbc:	bcc	37d64 <ftello64@plt+0x24010>
   37dc0:	mov	r0, r4
   37dc4:	bl	565dc <ftello64@plt+0x42888>
   37dc8:	uxtb	r0, r0
   37dcc:	b	37d8c <ftello64@plt+0x24038>
   37dd0:	ldr	r6, [sp, #40]	; 0x28
   37dd4:	bic	r3, r8, #2
   37dd8:	cmp	r3, #1
   37ddc:	moveq	r7, r9
   37de0:	beq	37dfc <ftello64@plt+0x240a8>
   37de4:	mov	r2, #5
   37de8:	ldr	r1, [pc, #2064]	; 38600 <ftello64@plt+0x248ac>
   37dec:	mov	r0, #0
   37df0:	bl	13484 <dcgettext@plt>
   37df4:	mov	r7, r9
   37df8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   37dfc:	cmp	r7, #0
   37e00:	bne	385a4 <ftello64@plt+0x24850>
   37e04:	ldr	r3, [sl, #260]	; 0x104
   37e08:	cmp	r3, #0
   37e0c:	bne	37f50 <ftello64@plt+0x241fc>
   37e10:	mov	r6, #0
   37e14:	b	36a3c <ftello64@plt+0x22ce8>
   37e18:	add	r1, r5, #23
   37e1c:	mov	r0, #1
   37e20:	bl	13c10 <gcry_xcalloc@plt>
   37e24:	ldr	r2, [sp, #28]
   37e28:	mov	r6, r8
   37e2c:	mov	r3, #4
   37e30:	str	r7, [sp, #28]
   37e34:	str	r7, [sp, #40]	; 0x28
   37e38:	str	r0, [r2, #4]
   37e3c:	ldr	r2, [sp, #32]
   37e40:	mov	fp, r0
   37e44:	strb	r2, [r0, #1]
   37e48:	ldr	r2, [sp, #36]	; 0x24
   37e4c:	str	r8, [r0, #4]
   37e50:	strb	r2, [r0, #8]
   37e54:	strb	r3, [r0]
   37e58:	mov	r3, #0
   37e5c:	str	r3, [sp, #44]	; 0x2c
   37e60:	b	37d2c <ftello64@plt+0x23fd8>
   37e64:	cmp	r2, #0
   37e68:	bne	381a8 <ftello64@plt+0x24454>
   37e6c:	ldr	r3, [fp, #40]	; 0x28
   37e70:	ldr	r1, [fp, #44]	; 0x2c
   37e74:	cmp	r3, r1
   37e78:	bcs	381a8 <ftello64@plt+0x24454>
   37e7c:	ldr	r0, [fp, #16]
   37e80:	ldr	ip, [fp, #20]
   37e84:	adds	r0, r0, #1
   37e88:	adc	ip, ip, #0
   37e8c:	add	r3, r3, #1
   37e90:	cmp	r6, #3
   37e94:	str	r3, [fp, #40]	; 0x28
   37e98:	str	r0, [fp, #16]
   37e9c:	str	ip, [fp, #20]
   37ea0:	movls	r5, r6
   37ea4:	strls	r2, [sp, #52]	; 0x34
   37ea8:	bls	3796c <ftello64@plt+0x23c18>
   37eac:	str	r2, [sp, #52]	; 0x34
   37eb0:	b	36008 <ftello64@plt+0x222b4>
   37eb4:	mov	r2, r6
   37eb8:	add	r1, sp, #88	; 0x58
   37ebc:	ldr	r0, [sp, #44]	; 0x2c
   37ec0:	bl	569d4 <ftello64@plt+0x42c80>
   37ec4:	subs	r6, r0, #0
   37ec8:	bne	36678 <ftello64@plt+0x22924>
   37ecc:	cmp	r5, #0
   37ed0:	cmpeq	r8, #8
   37ed4:	beq	3848c <ftello64@plt+0x24738>
   37ed8:	cmp	r5, #0
   37edc:	beq	36ab8 <ftello64@plt+0x22d64>
   37ee0:	add	r8, sp, #96	; 0x60
   37ee4:	ldr	r9, [sp, #44]	; 0x2c
   37ee8:	b	37f0c <ftello64@plt+0x241b8>
   37eec:	mov	r2, r0
   37ef0:	mov	r1, r8
   37ef4:	mov	r0, r9
   37ef8:	bl	569d4 <ftello64@plt+0x42c80>
   37efc:	cmp	r0, #0
   37f00:	bne	384cc <ftello64@plt+0x24778>
   37f04:	subs	r5, r5, r7
   37f08:	beq	36ab8 <ftello64@plt+0x22d64>
   37f0c:	cmp	r5, #100	; 0x64
   37f10:	movcc	r2, r5
   37f14:	movcs	r2, #100	; 0x64
   37f18:	mov	r1, r8
   37f1c:	mov	r0, r4
   37f20:	bl	566d0 <ftello64@plt+0x4297c>
   37f24:	cmn	r0, #1
   37f28:	mov	r7, r0
   37f2c:	bne	37eec <ftello64@plt+0x24198>
   37f30:	ldr	r6, [pc, #1740]	; 38604 <ftello64@plt+0x248b0>
   37f34:	b	36a60 <ftello64@plt+0x22d0c>
   37f38:	mov	r3, #8
   37f3c:	b	37b6c <ftello64@plt+0x23e18>
   37f40:	ldr	r0, [sl]
   37f44:	ldr	r1, [pc, #1724]	; 38608 <ftello64@plt+0x248b4>
   37f48:	bl	13bf8 <gpgrt_fprintf@plt>
   37f4c:	b	3656c <ftello64@plt+0x22818>
   37f50:	ldr	r3, [sp, #36]	; 0x24
   37f54:	str	r8, [sp]
   37f58:	str	r3, [sp, #4]
   37f5c:	mov	r2, #4
   37f60:	ldr	r3, [sp, #32]
   37f64:	ldr	r1, [pc, #1696]	; 3860c <ftello64@plt+0x248b8>
   37f68:	ldr	r0, [sl]
   37f6c:	bl	13bf8 <gpgrt_fprintf@plt>
   37f70:	ldr	r3, [sp, #28]
   37f74:	cmp	r3, #0
   37f78:	bne	38448 <ftello64@plt+0x246f4>
   37f7c:	ldr	r1, [pc, #1676]	; 38610 <ftello64@plt+0x248bc>
   37f80:	ldr	r0, [sl]
   37f84:	bl	13bf8 <gpgrt_fprintf@plt>
   37f88:	ldr	r3, [sp, #44]	; 0x2c
   37f8c:	cmp	r3, #0
   37f90:	beq	37e10 <ftello64@plt+0x240bc>
   37f94:	ldr	r1, [pc, #1656]	; 38614 <ftello64@plt+0x248c0>
   37f98:	ldr	r0, [sl]
   37f9c:	bl	13bf8 <gpgrt_fprintf@plt>
   37fa0:	mov	r3, #0
   37fa4:	str	r3, [sp]
   37fa8:	mov	r2, #8
   37fac:	add	r1, fp, #9
   37fb0:	ldr	r0, [sl]
   37fb4:	bl	1349c <gpgrt_write_hexstring@plt>
   37fb8:	cmp	r6, #0
   37fbc:	bne	384e0 <ftello64@plt+0x2478c>
   37fc0:	ldr	r0, [sl]
   37fc4:	ldr	r1, [pc, #1604]	; 38610 <ftello64@plt+0x248bc>
   37fc8:	bl	13bf8 <gpgrt_fprintf@plt>
   37fcc:	b	37e10 <ftello64@plt+0x240bc>
   37fd0:	cmp	r6, #2
   37fd4:	bne	382ec <ftello64@plt+0x24598>
   37fd8:	ldr	r2, [sp, #24]
   37fdc:	ldr	r2, [r2, #4]
   37fe0:	sub	r2, r2, #13
   37fe4:	bics	r2, r2, #4
   37fe8:	bne	36174 <ftello64@plt+0x22420>
   37fec:	ldr	r1, [sp, #36]	; 0x24
   37ff0:	str	r8, [r3, #60]	; 0x3c
   37ff4:	strb	r1, [r3, #64]	; 0x40
   37ff8:	ldr	r1, [sp, #68]	; 0x44
   37ffc:	mov	r8, r2
   38000:	str	r1, [r3, #56]	; 0x38
   38004:	b	36174 <ftello64@plt+0x22420>
   38008:	ldrb	r3, [sp, #98]	; 0x62
   3800c:	cmp	r3, #103	; 0x67
   38010:	bne	36110 <ftello64@plt+0x223bc>
   38014:	sub	r3, r6, #1
   38018:	cmp	r3, #1
   3801c:	mov	r9, #0
   38020:	bhi	38554 <ftello64@plt+0x24800>
   38024:	cmp	ip, #5
   38028:	bls	3816c <ftello64@plt+0x24418>
   3802c:	ldr	r2, [fp, #32]
   38030:	cmp	r2, #0
   38034:	bne	3825c <ftello64@plt+0x24508>
   38038:	ldr	r2, [fp, #40]	; 0x28
   3803c:	ldr	r1, [fp, #44]	; 0x2c
   38040:	cmp	r2, r1
   38044:	bcs	3825c <ftello64@plt+0x24508>
   38048:	ldr	r1, [fp, #16]
   3804c:	ldr	r0, [fp, #20]
   38050:	ldr	ip, [fp, #48]	; 0x30
   38054:	adds	r1, r1, #1
   38058:	str	r1, [fp, #16]
   3805c:	adc	r0, r0, #0
   38060:	add	r1, r2, #1
   38064:	str	r0, [fp, #20]
   38068:	str	r1, [fp, #40]	; 0x28
   3806c:	ldrb	r3, [ip, r2]
   38070:	str	r3, [sp, #36]	; 0x24
   38074:	mov	r0, fp
   38078:	bl	31e54 <ftello64@plt+0x1e100>
   3807c:	ldr	r2, [fp, #32]
   38080:	cmp	r2, #0
   38084:	str	r0, [sp, #68]	; 0x44
   38088:	bne	3824c <ftello64@plt+0x244f8>
   3808c:	ldr	r2, [fp, #40]	; 0x28
   38090:	ldr	r1, [fp, #44]	; 0x2c
   38094:	cmp	r2, r1
   38098:	bcs	3824c <ftello64@plt+0x244f8>
   3809c:	ldr	r1, [fp, #16]
   380a0:	ldr	r0, [fp, #20]
   380a4:	ldr	ip, [fp, #48]	; 0x30
   380a8:	adds	r1, r1, #1
   380ac:	str	r1, [fp, #16]
   380b0:	adc	r0, r0, #0
   380b4:	add	r1, r2, #1
   380b8:	str	r0, [fp, #20]
   380bc:	str	r1, [fp, #40]	; 0x28
   380c0:	ldrb	r2, [ip, r2]
   380c4:	subs	r5, r5, #12
   380c8:	movne	r8, #1
   380cc:	moveq	r8, #0
   380d0:	cmp	r2, #0
   380d4:	moveq	r8, #0
   380d8:	cmp	r8, #0
   380dc:	bne	38364 <ftello64@plt+0x24610>
   380e0:	ldr	r3, [sl, #260]	; 0x104
   380e4:	cmp	r3, #0
   380e8:	beq	36144 <ftello64@plt+0x223f0>
   380ec:	ldr	r3, [pc, #1316]	; 38618 <ftello64@plt+0x248c4>
   380f0:	cmp	r6, #2
   380f4:	ldr	r2, [pc, #1312]	; 3861c <ftello64@plt+0x248c8>
   380f8:	movne	r2, r3
   380fc:	cmp	r8, #0
   38100:	ldr	r0, [sl]
   38104:	beq	38220 <ftello64@plt+0x244cc>
   38108:	ldr	r1, [sp, #36]	; 0x24
   3810c:	ldr	r3, [pc, #1292]	; 38620 <ftello64@plt+0x248cc>
   38110:	stm	sp, {r1, r3}
   38114:	ldr	r3, [sp, #68]	; 0x44
   38118:	ldr	r1, [pc, #1284]	; 38624 <ftello64@plt+0x248d0>
   3811c:	bl	13bf8 <gpgrt_fprintf@plt>
   38120:	ldrb	r2, [r8]
   38124:	cmp	r2, #0
   38128:	movne	r9, r8
   3812c:	ldrne	r7, [pc, #1268]	; 38628 <ftello64@plt+0x248d4>
   38130:	bne	3814c <ftello64@plt+0x243f8>
   38134:	b	3823c <ftello64@plt+0x244e8>
   38138:	mov	r0, r2
   3813c:	bl	13634 <gpgrt_fputc@plt>
   38140:	ldrb	r2, [r9, #1]!
   38144:	cmp	r2, #0
   38148:	beq	3823c <ftello64@plt+0x244e8>
   3814c:	sub	r3, r2, #32
   38150:	cmp	r3, #90	; 0x5a
   38154:	ldr	r1, [sl]
   38158:	bls	38138 <ftello64@plt+0x243e4>
   3815c:	mov	r0, r1
   38160:	mov	r1, r7
   38164:	bl	13bf8 <gpgrt_fprintf@plt>
   38168:	b	38140 <ftello64@plt+0x243ec>
   3816c:	mov	r8, r9
   38170:	mov	r5, ip
   38174:	str	r9, [sp, #68]	; 0x44
   38178:	str	r9, [sp, #36]	; 0x24
   3817c:	b	380e0 <ftello64@plt+0x2438c>
   38180:	mov	r1, r8
   38184:	ldr	r0, [pc, #1184]	; 3862c <ftello64@plt+0x248d8>
   38188:	bl	4eb24 <ftello64@plt+0x3add0>
   3818c:	ldr	r3, [sl, #260]	; 0x104
   38190:	cmp	r3, #0
   38194:	bne	3847c <ftello64@plt+0x24728>
   38198:	ldr	r2, [sp, #40]	; 0x28
   3819c:	mov	r1, r7
   381a0:	mov	r0, r4
   381a4:	b	36ef4 <ftello64@plt+0x231a0>
   381a8:	mov	r0, fp
   381ac:	bl	565dc <ftello64@plt+0x42888>
   381b0:	mov	r3, #0
   381b4:	str	r3, [sp, #52]	; 0x34
   381b8:	b	35fec <ftello64@plt+0x22298>
   381bc:	mov	r0, fp
   381c0:	bl	565dc <ftello64@plt+0x42888>
   381c4:	uxtb	r0, r0
   381c8:	b	35fdc <ftello64@plt+0x22288>
   381cc:	mov	r2, r0
   381d0:	ldr	r1, [pc, #1112]	; 38630 <ftello64@plt+0x248dc>
   381d4:	ldr	r0, [sl]
   381d8:	bl	13bf8 <gpgrt_fprintf@plt>
   381dc:	ldrb	r0, [r8, #9]
   381e0:	b	36da4 <ftello64@plt+0x23050>
   381e4:	ldr	r1, [sl]
   381e8:	ldr	r0, [pc, #1092]	; 38634 <ftello64@plt+0x248e0>
   381ec:	bl	13a0c <gpgrt_fputs@plt>
   381f0:	b	376d0 <ftello64@plt+0x2397c>
   381f4:	mov	r1, r8
   381f8:	ldr	r0, [pc, #1080]	; 38638 <ftello64@plt+0x248e4>
   381fc:	bl	4eb24 <ftello64@plt+0x3add0>
   38200:	ldr	r3, [sl, #260]	; 0x104
   38204:	cmp	r3, #0
   38208:	beq	37c94 <ftello64@plt+0x23f40>
   3820c:	ldr	r0, [sl]
   38210:	ldr	r1, [pc, #1060]	; 3863c <ftello64@plt+0x248e8>
   38214:	bl	13bf8 <gpgrt_fprintf@plt>
   38218:	ldr	r6, [pc, #944]	; 385d0 <ftello64@plt+0x2487c>
   3821c:	b	36a3c <ftello64@plt+0x22ce8>
   38220:	ldr	r3, [pc, #1048]	; 38640 <ftello64@plt+0x248ec>
   38224:	ldr	r1, [pc, #1016]	; 38624 <ftello64@plt+0x248d0>
   38228:	str	r3, [sp, #4]
   3822c:	ldr	r3, [sp, #36]	; 0x24
   38230:	str	r3, [sp]
   38234:	ldr	r3, [sp, #68]	; 0x44
   38238:	bl	13bf8 <gpgrt_fprintf@plt>
   3823c:	ldr	r1, [sl]
   38240:	mov	r0, #10
   38244:	bl	13634 <gpgrt_fputc@plt>
   38248:	b	36144 <ftello64@plt+0x223f0>
   3824c:	mov	r0, fp
   38250:	bl	565dc <ftello64@plt+0x42888>
   38254:	uxtb	r2, r0
   38258:	b	380c4 <ftello64@plt+0x24370>
   3825c:	mov	r0, fp
   38260:	bl	565dc <ftello64@plt+0x42888>
   38264:	uxtb	r3, r0
   38268:	str	r3, [sp, #36]	; 0x24
   3826c:	b	38074 <ftello64@plt+0x24320>
   38270:	mov	r1, #3
   38274:	ldr	r0, [pc, #968]	; 38644 <ftello64@plt+0x248f0>
   38278:	bl	4eb24 <ftello64@plt+0x3add0>
   3827c:	ldr	r3, [sl, #260]	; 0x104
   38280:	cmp	r3, #0
   38284:	beq	37c94 <ftello64@plt+0x23f40>
   38288:	ldr	r0, [sl]
   3828c:	ldr	r1, [pc, #948]	; 38648 <ftello64@plt+0x248f4>
   38290:	bl	13bf8 <gpgrt_fprintf@plt>
   38294:	ldr	r6, [pc, #820]	; 385d0 <ftello64@plt+0x2487c>
   38298:	b	36a3c <ftello64@plt+0x22ce8>
   3829c:	mov	r0, r4
   382a0:	bl	565dc <ftello64@plt+0x42888>
   382a4:	uxtb	r0, r0
   382a8:	b	37d18 <ftello64@plt+0x23fc4>
   382ac:	ldr	r0, [pc, #920]	; 3864c <ftello64@plt+0x248f8>
   382b0:	ldr	r1, [pc, #784]	; 385c8 <ftello64@plt+0x24874>
   382b4:	bl	4eb24 <ftello64@plt+0x3add0>
   382b8:	mov	r0, #14
   382bc:	b	36ac8 <ftello64@plt+0x22d74>
   382c0:	ldr	r0, [sl]
   382c4:	ldr	r1, [pc, #900]	; 38650 <ftello64@plt+0x248fc>
   382c8:	bl	13bf8 <gpgrt_fprintf@plt>
   382cc:	ldr	r6, [pc, #764]	; 385d0 <ftello64@plt+0x2487c>
   382d0:	b	36a3c <ftello64@plt+0x22ce8>
   382d4:	mov	r3, #1
   382d8:	mov	r7, r2
   382dc:	str	r3, [sp, #44]	; 0x2c
   382e0:	b	37d2c <ftello64@plt+0x23fd8>
   382e4:	mov	r5, #0
   382e8:	b	370fc <ftello64@plt+0x233a8>
   382ec:	cmp	r6, #1
   382f0:	bne	36174 <ftello64@plt+0x22420>
   382f4:	ldr	r1, [sp, #24]
   382f8:	ldr	r1, [r1, #4]
   382fc:	sub	r1, r1, #5
   38300:	cmp	r1, #1
   38304:	bhi	36174 <ftello64@plt+0x22420>
   38308:	ldr	r1, [sp, #36]	; 0x24
   3830c:	str	r8, [r3, #88]	; 0x58
   38310:	strb	r1, [r3, #82]	; 0x52
   38314:	ldr	r1, [sp, #68]	; 0x44
   38318:	mov	r8, r2
   3831c:	str	r1, [r3, #84]	; 0x54
   38320:	b	36174 <ftello64@plt+0x22420>
   38324:	ldr	r0, [pc, #808]	; 38654 <ftello64@plt+0x24900>
   38328:	mov	r2, r8
   3832c:	ldr	r1, [pc, #660]	; 385c8 <ftello64@plt+0x24874>
   38330:	bl	4eb24 <ftello64@plt+0x3add0>
   38334:	mov	r0, #14
   38338:	b	36ac8 <ftello64@plt+0x22d74>
   3833c:	ldr	r0, [sl]
   38340:	ldr	r1, [pc, #784]	; 38658 <ftello64@plt+0x24904>
   38344:	bl	13bf8 <gpgrt_fprintf@plt>
   38348:	mov	r6, #0
   3834c:	b	36a3c <ftello64@plt+0x22ce8>
   38350:	ldr	r0, [pc, #772]	; 3865c <ftello64@plt+0x24908>
   38354:	ldr	r1, [pc, #620]	; 385c8 <ftello64@plt+0x24874>
   38358:	bl	4eb24 <ftello64@plt+0x3add0>
   3835c:	mov	r0, #14
   38360:	b	36ac8 <ftello64@plt+0x22d74>
   38364:	add	r0, r2, #1
   38368:	str	r2, [sp, #76]	; 0x4c
   3836c:	bl	13214 <gcry_malloc@plt>
   38370:	ldr	r2, [sp, #76]	; 0x4c
   38374:	subs	r8, r0, #0
   38378:	strne	r4, [sp, #76]	; 0x4c
   3837c:	subne	r7, r8, #1
   38380:	movne	r4, r2
   38384:	bne	383dc <ftello64@plt+0x24688>
   38388:	b	38508 <ftello64@plt+0x247b4>
   3838c:	ldr	r3, [fp, #16]
   38390:	ldr	r0, [fp, #20]
   38394:	ldr	ip, [fp, #48]	; 0x30
   38398:	adds	r3, r3, #1
   3839c:	adc	r0, r0, #0
   383a0:	str	r3, [fp, #16]
   383a4:	add	r3, r1, #1
   383a8:	str	r0, [fp, #20]
   383ac:	str	r3, [fp, #40]	; 0x28
   383b0:	ldrb	r0, [ip, r1]
   383b4:	subs	r5, r5, #1
   383b8:	movne	r1, #1
   383bc:	moveq	r1, #0
   383c0:	add	r9, r9, #1
   383c4:	cmp	r4, r9
   383c8:	movls	r1, #0
   383cc:	andhi	r1, r1, #1
   383d0:	cmp	r1, #0
   383d4:	strb	r0, [r7, #1]!
   383d8:	beq	38460 <ftello64@plt+0x2470c>
   383dc:	ldr	r3, [fp, #32]
   383e0:	cmp	r3, #0
   383e4:	bne	383f8 <ftello64@plt+0x246a4>
   383e8:	ldr	r1, [fp, #40]	; 0x28
   383ec:	ldr	r3, [fp, #44]	; 0x2c
   383f0:	cmp	r1, r3
   383f4:	bcc	3838c <ftello64@plt+0x24638>
   383f8:	mov	r0, fp
   383fc:	bl	565dc <ftello64@plt+0x42888>
   38400:	uxtb	r0, r0
   38404:	b	383b4 <ftello64@plt+0x24660>
   38408:	ldr	r1, [sl]
   3840c:	ldr	r0, [pc, #588]	; 38660 <ftello64@plt+0x2490c>
   38410:	mov	r7, r5
   38414:	bl	13a0c <gpgrt_fputs@plt>
   38418:	ldr	r6, [pc, #432]	; 385d0 <ftello64@plt+0x2487c>
   3841c:	b	371d8 <ftello64@plt+0x23484>
   38420:	ldr	r1, [sp, #52]	; 0x34
   38424:	tst	r1, #1
   38428:	beq	36174 <ftello64@plt+0x22420>
   3842c:	ldrb	r2, [r3]
   38430:	and	r1, r1, #2
   38434:	orr	r2, r2, #1
   38438:	bic	r2, r2, #2
   3843c:	orr	r2, r1, r2
   38440:	strb	r2, [r3]
   38444:	b	36174 <ftello64@plt+0x22420>
   38448:	sub	r2, r3, #1
   3844c:	ldr	r1, [pc, #528]	; 38664 <ftello64@plt+0x24910>
   38450:	lsl	r2, r2, #3
   38454:	ldr	r0, [sl]
   38458:	bl	13bf8 <gpgrt_fprintf@plt>
   3845c:	b	37f7c <ftello64@plt+0x24228>
   38460:	ldr	r4, [sp, #76]	; 0x4c
   38464:	strb	r1, [r8, r9]
   38468:	b	380e0 <ftello64@plt+0x2438c>
   3846c:	mov	r0, r4
   38470:	bl	31e54 <ftello64@plt+0x1e100>
   38474:	str	r0, [r7, #16]
   38478:	b	374a4 <ftello64@plt+0x23750>
   3847c:	ldr	r1, [sl]
   38480:	ldr	r0, [pc, #480]	; 38668 <ftello64@plt+0x24914>
   38484:	bl	13a0c <gpgrt_fputs@plt>
   38488:	b	38198 <ftello64@plt+0x24444>
   3848c:	ldr	r0, [pc, #472]	; 3866c <ftello64@plt+0x24918>
   38490:	bl	4ec70 <ftello64@plt+0x3af1c>
   38494:	ldr	r5, [sp, #44]	; 0x2c
   38498:	add	r8, sp, #96	; 0x60
   3849c:	mov	r2, #100	; 0x64
   384a0:	mov	r1, r8
   384a4:	mov	r0, r4
   384a8:	bl	566d0 <ftello64@plt+0x4297c>
   384ac:	cmn	r0, #1
   384b0:	mov	r2, r0
   384b4:	beq	36ab8 <ftello64@plt+0x22d64>
   384b8:	mov	r1, r8
   384bc:	mov	r0, r5
   384c0:	bl	569d4 <ftello64@plt+0x42c80>
   384c4:	cmp	r0, #0
   384c8:	beq	3849c <ftello64@plt+0x24748>
   384cc:	mov	r6, r0
   384d0:	b	36678 <ftello64@plt+0x22924>
   384d4:	mov	r9, r7
   384d8:	b	37dd4 <ftello64@plt+0x24080>
   384dc:	bl	134b4 <__stack_chk_fail@plt>
   384e0:	ldr	r3, [fp, #20]
   384e4:	ldr	r1, [pc, #388]	; 38670 <ftello64@plt+0x2491c>
   384e8:	and	r0, r3, #15
   384ec:	lsr	r2, r3, #4
   384f0:	add	r0, r0, #16
   384f4:	add	r2, r2, #6
   384f8:	lsl	r2, r0, r2
   384fc:	ldr	r0, [sl]
   38500:	bl	13bf8 <gpgrt_fprintf@plt>
   38504:	b	37fc0 <ftello64@plt+0x2426c>
   38508:	bl	1385c <gpg_err_code_from_syserror@plt>
   3850c:	cmp	r0, #0
   38510:	beq	36174 <ftello64@plt+0x22420>
   38514:	mov	r6, r0
   38518:	mov	r0, r8
   3851c:	bl	13448 <gcry_free@plt>
   38520:	ldr	r4, [sp, #24]
   38524:	mov	r0, r8
   38528:	mov	r1, r4
   3852c:	bl	182a0 <ftello64@plt+0x454c>
   38530:	mov	r2, r8
   38534:	mov	r1, r5
   38538:	mov	r0, fp
   3853c:	bl	57cac <ftello64@plt+0x43f58>
   38540:	mov	r0, r8
   38544:	mov	r1, r4
   38548:	bl	182a0 <ftello64@plt+0x454c>
   3854c:	uxth	r0, r6
   38550:	b	36ac8 <ftello64@plt+0x22d74>
   38554:	ldr	r8, [sl, #260]	; 0x104
   38558:	cmp	r8, #0
   3855c:	beq	38594 <ftello64@plt+0x24840>
   38560:	cmp	r6, #0
   38564:	ldr	r0, [sl]
   38568:	beq	3611c <ftello64@plt+0x223c8>
   3856c:	mov	r2, r6
   38570:	ldr	r1, [pc, #252]	; 38674 <ftello64@plt+0x24920>
   38574:	mov	r5, ip
   38578:	mov	r8, r9
   3857c:	bl	13bf8 <gpgrt_fprintf@plt>
   38580:	str	r9, [sp, #68]	; 0x44
   38584:	str	r9, [sp, #36]	; 0x24
   38588:	b	36144 <ftello64@plt+0x223f0>
   3858c:	mov	r5, ip
   38590:	b	37978 <ftello64@plt+0x23c24>
   38594:	mov	r5, ip
   38598:	str	r8, [sp, #68]	; 0x44
   3859c:	str	r8, [sp, #36]	; 0x24
   385a0:	b	36144 <ftello64@plt+0x223f0>
   385a4:	ldr	r3, [pc, #204]	; 38678 <ftello64@plt+0x24924>
   385a8:	ldr	r2, [pc, #204]	; 3867c <ftello64@plt+0x24928>
   385ac:	ldr	r1, [pc, #204]	; 38680 <ftello64@plt+0x2492c>
   385b0:	ldr	r0, [pc, #204]	; 38684 <ftello64@plt+0x24930>
   385b4:	bl	4eeac <ftello64@plt+0x3b158>
   385b8:	mov	r5, r6
   385bc:	b	3796c <ftello64@plt+0x23c18>
   385c0:	andeq	pc, r5, r0, lsr #28
   385c4:	andeq	r1, r6, ip, asr #7
   385c8:			; <UNDEFINED> instruction: 0x000613bc
   385cc:	andeq	r1, r6, r4, ror #9
   385d0:	andeq	r0, r0, #14
   385d4:	strdeq	r1, [r6], -r0
   385d8:	andeq	r0, r6, r4, lsl #17
   385dc:	andeq	r1, r6, r4, asr #14
   385e0:	andeq	r1, r6, r8, lsr r8
   385e4:	andeq	r1, r6, r8, lsl ip
   385e8:	andeq	r1, r6, r0, asr #20
   385ec:	andeq	r1, r6, ip, ror #14
   385f0:	andeq	r1, r6, r8, lsl fp
   385f4:	andeq	r1, r6, ip, ror #7
   385f8:	andeq	r1, r6, r8, ror #15
   385fc:	andeq	r1, r6, r0, lsl r8
   38600:	andeq	r1, r6, r8, ror #12
   38604:	andeq	r3, r0, #1020	; 0x3fc
   38608:	andeq	r1, r6, r4, asr #22
   3860c:			; <UNDEFINED> instruction: 0x000616b4
   38610:	andeq	r5, r6, r8, asr #18
   38614:	andeq	r1, r6, r4, lsl #14
   38618:	andeq	r1, r6, r4, lsr #7
   3861c:	andeq	lr, r5, r8, ror #26
   38620:	andeq	r1, r6, r8, lsl #25
   38624:	andeq	r1, r6, r4, ror #24
   38628:	andeq	r0, r6, r0, lsr r8
   3862c:	andeq	r0, r6, r8, asr #17
   38630:	andeq	r1, r6, r8, lsr #15
   38634:			; <UNDEFINED> instruction: 0x00061bb0
   38638:	andeq	r1, r6, r8, asr #12
   3863c:	muleq	r6, r8, r5
   38640:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   38644:	strdeq	r0, [r6], -ip
   38648:	andeq	r1, r6, r4, ror #11
   3864c:	andeq	r1, r6, ip, lsr #8
   38650:			; <UNDEFINED> instruction: 0x000615bc
   38654:	andeq	r1, r6, r8, ror r4
   38658:	andeq	r1, r6, r0, lsr #12
   3865c:	andeq	r1, r6, ip, lsl #8
   38660:	andeq	r1, r6, r0, lsr #14
   38664:	strdeq	r1, [r6], -r0
   38668:	andeq	r1, r6, r8, asr #21
   3866c:	andeq	r1, r6, r4, lsl r5
   38670:	andeq	r1, r6, ip, lsl #14
   38674:	andeq	r1, r6, r4, lsl #19
   38678:	andeq	r0, r6, r8, lsl #13
   3867c:	andeq	r0, r0, r3, asr #9
   38680:	andeq	r0, r6, ip, ror sl
   38684:	andeq	r1, r6, ip, lsr #13
   38688:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3868c:	sub	sp, sp, #36	; 0x24
   38690:	ldr	fp, [pc, #132]	; 3871c <ftello64@plt+0x249c8>
   38694:	ldr	sl, [pc, #132]	; 38720 <ftello64@plt+0x249cc>
   38698:	mov	r6, r3
   3869c:	mov	r9, r0
   386a0:	ldr	r3, [fp]
   386a4:	mov	r8, r1
   386a8:	mov	r7, r2
   386ac:	add	r5, sp, #24
   386b0:	mov	r4, #0
   386b4:	str	r3, [sp, #28]
   386b8:	mov	r3, #0
   386bc:	mov	r2, r3
   386c0:	str	r6, [sp, #20]
   386c4:	str	r7, [sp, #16]
   386c8:	str	sl, [sp, #12]
   386cc:	str	r4, [sp, #8]
   386d0:	str	r4, [sp, #4]
   386d4:	str	r5, [sp]
   386d8:	mov	r1, r8
   386dc:	mov	r0, r9
   386e0:	bl	3570c <ftello64@plt+0x219b8>
   386e4:	ldr	r2, [sp, #24]
   386e8:	cmp	r2, #0
   386ec:	clz	r3, r0
   386f0:	lsr	r3, r3, #5
   386f4:	moveq	r3, #0
   386f8:	cmp	r3, #0
   386fc:	bne	386b8 <ftello64@plt+0x24964>
   38700:	ldr	r2, [sp, #28]
   38704:	ldr	r3, [fp]
   38708:	cmp	r2, r3
   3870c:	bne	38718 <ftello64@plt+0x249c4>
   38710:	add	sp, sp, #36	; 0x24
   38714:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38718:	bl	134b4 <__stack_chk_fail@plt>
   3871c:	andeq	r6, r7, r8, ror #19
   38720:	muleq	r6, r0, ip
   38724:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38728:	cmp	r3, #0
   3872c:	sub	sp, sp, #36	; 0x24
   38730:	ldr	r3, [pc, #144]	; 387c8 <ftello64@plt+0x24a74>
   38734:	ldr	fp, [sp, #72]	; 0x48
   38738:	ldr	sl, [pc, #140]	; 387cc <ftello64@plt+0x24a78>
   3873c:	ldr	r3, [r3]
   38740:	mov	r9, r0
   38744:	mov	r8, r1
   38748:	mov	r7, r2
   3874c:	movne	r6, #2
   38750:	moveq	r6, #1
   38754:	add	r5, sp, #24
   38758:	mov	r4, #0
   3875c:	str	r3, [sp, #28]
   38760:	ldr	r3, [sp, #76]	; 0x4c
   38764:	mov	r2, r6
   38768:	str	r3, [sp, #20]
   3876c:	strd	sl, [sp, #12]
   38770:	mov	r3, r7
   38774:	str	r4, [sp, #8]
   38778:	str	r4, [sp, #4]
   3877c:	str	r5, [sp]
   38780:	mov	r1, r8
   38784:	mov	r0, r9
   38788:	bl	3570c <ftello64@plt+0x219b8>
   3878c:	ldr	r2, [sp, #24]
   38790:	cmp	r2, #0
   38794:	clz	r3, r0
   38798:	lsr	r3, r3, #5
   3879c:	moveq	r3, #0
   387a0:	cmp	r3, #0
   387a4:	bne	38760 <ftello64@plt+0x24a0c>
   387a8:	ldr	r3, [pc, #24]	; 387c8 <ftello64@plt+0x24a74>
   387ac:	ldr	r2, [sp, #28]
   387b0:	ldr	r3, [r3]
   387b4:	cmp	r2, r3
   387b8:	bne	387c4 <ftello64@plt+0x24a70>
   387bc:	add	sp, sp, #36	; 0x24
   387c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   387c4:	bl	134b4 <__stack_chk_fail@plt>
   387c8:	andeq	r6, r7, r8, ror #19
   387cc:	muleq	r6, r8, ip
   387d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   387d4:	subs	r8, r1, #0
   387d8:	ldr	fp, [pc, #184]	; 38898 <ftello64@plt+0x24b44>
   387dc:	sub	sp, sp, #68	; 0x44
   387e0:	ldr	r1, [fp]
   387e4:	str	r1, [sp, #60]	; 0x3c
   387e8:	beq	3888c <ftello64@plt+0x24b38>
   387ec:	mov	sl, r3
   387f0:	ldr	r7, [pc, #164]	; 3889c <ftello64@plt+0x24b48>
   387f4:	mov	r3, #0
   387f8:	mov	r9, r2
   387fc:	mov	r4, r3
   38800:	add	r6, sp, #24
   38804:	str	r0, [sp, #36]	; 0x24
   38808:	str	r3, [sp, #40]	; 0x28
   3880c:	str	r3, [sp, #44]	; 0x2c
   38810:	str	r3, [sp, #48]	; 0x30
   38814:	str	r3, [sp, #52]	; 0x34
   38818:	str	r3, [sp, #56]	; 0x38
   3881c:	mov	r3, #0
   38820:	str	sl, [sp, #20]
   38824:	str	r9, [sp, #16]
   38828:	str	r7, [sp, #12]
   3882c:	str	r4, [sp, #8]
   38830:	stm	sp, {r6, r8}
   38834:	mov	r2, r3
   38838:	add	r1, sp, #28
   3883c:	add	r0, sp, #36	; 0x24
   38840:	str	r4, [sp, #28]
   38844:	str	r4, [sp, #32]
   38848:	bl	3570c <ftello64@plt+0x219b8>
   3884c:	subs	r5, r0, #0
   38850:	beq	3881c <ftello64@plt+0x24ac8>
   38854:	ldr	r3, [sp, #48]	; 0x30
   38858:	cmp	r3, #0
   3885c:	bne	3887c <ftello64@plt+0x24b28>
   38860:	ldr	r2, [sp, #60]	; 0x3c
   38864:	ldr	r3, [fp]
   38868:	mov	r0, r5
   3886c:	cmp	r2, r3
   38870:	bne	38894 <ftello64@plt+0x24b40>
   38874:	add	sp, sp, #68	; 0x44
   38878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3887c:	add	r1, sp, #36	; 0x24
   38880:	mov	r0, #0
   38884:	bl	182a0 <ftello64@plt+0x454c>
   38888:	b	38860 <ftello64@plt+0x24b0c>
   3888c:	ldr	r0, [pc, #12]	; 388a0 <ftello64@plt+0x24b4c>
   38890:	bl	4ec2c <ftello64@plt+0x3aed8>
   38894:	bl	134b4 <__stack_chk_fail@plt>
   38898:	andeq	r6, r7, r8, ror #19
   3889c:	andeq	r1, r6, r8, asr #25
   388a0:	andeq	r1, r6, r0, lsr #25
   388a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   388a8:	mov	r7, r3
   388ac:	ldr	r3, [pc, #260]	; 389b8 <ftello64@plt+0x24c64>
   388b0:	sub	sp, sp, #76	; 0x4c
   388b4:	mov	ip, #0
   388b8:	ldr	r3, [r3]
   388bc:	ldr	fp, [sp, #112]	; 0x70
   388c0:	ldr	sl, [sp, #116]	; 0x74
   388c4:	ldr	r9, [pc, #240]	; 389bc <ftello64@plt+0x24c68>
   388c8:	mov	r8, r1
   388cc:	mov	r6, r2
   388d0:	mov	r4, ip
   388d4:	mov	r5, r0
   388d8:	str	r0, [sp, #44]	; 0x2c
   388dc:	str	r3, [sp, #68]	; 0x44
   388e0:	str	ip, [sp, #48]	; 0x30
   388e4:	str	ip, [sp, #52]	; 0x34
   388e8:	str	ip, [sp, #56]	; 0x38
   388ec:	str	ip, [sp, #60]	; 0x3c
   388f0:	str	ip, [sp, #64]	; 0x40
   388f4:	b	38938 <ftello64@plt+0x24be4>
   388f8:	add	r2, sp, #32
   388fc:	mov	r3, #0
   38900:	str	r2, [sp]
   38904:	str	sl, [sp, #20]
   38908:	str	fp, [sp, #16]
   3890c:	str	r9, [sp, #12]
   38910:	str	r4, [sp, #8]
   38914:	str	r8, [sp, #4]
   38918:	add	r0, sp, #44	; 0x2c
   3891c:	mov	r2, r3
   38920:	add	r1, sp, #36	; 0x24
   38924:	str	r4, [sp, #36]	; 0x24
   38928:	str	r4, [sp, #40]	; 0x28
   3892c:	bl	3570c <ftello64@plt+0x219b8>
   38930:	cmp	r0, #0
   38934:	bne	38978 <ftello64@plt+0x24c24>
   38938:	mov	r0, r5
   3893c:	bl	577bc <ftello64@plt+0x43a68>
   38940:	cmp	r0, r6
   38944:	sbcs	r3, r1, r7
   38948:	blt	388f8 <ftello64@plt+0x24ba4>
   3894c:	ldr	r3, [sp, #56]	; 0x38
   38950:	cmp	r3, #0
   38954:	bne	389a0 <ftello64@plt+0x24c4c>
   38958:	ldr	r2, [pc, #88]	; 389b8 <ftello64@plt+0x24c64>
   3895c:	ldr	r1, [sp, #68]	; 0x44
   38960:	mov	r0, r3
   38964:	ldr	r2, [r2]
   38968:	cmp	r1, r2
   3896c:	bne	389b4 <ftello64@plt+0x24c60>
   38970:	add	sp, sp, #76	; 0x4c
   38974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38978:	ldr	r2, [sp, #56]	; 0x38
   3897c:	mov	r3, r0
   38980:	cmp	r2, #0
   38984:	beq	38958 <ftello64@plt+0x24c04>
   38988:	str	r0, [sp, #28]
   3898c:	add	r1, sp, #44	; 0x2c
   38990:	mov	r0, #0
   38994:	bl	182a0 <ftello64@plt+0x454c>
   38998:	ldr	r3, [sp, #28]
   3899c:	b	38958 <ftello64@plt+0x24c04>
   389a0:	add	r1, sp, #44	; 0x2c
   389a4:	mov	r0, #0
   389a8:	bl	182a0 <ftello64@plt+0x454c>
   389ac:	mov	r3, #0
   389b0:	b	38958 <ftello64@plt+0x24c04>
   389b4:	bl	134b4 <__stack_chk_fail@plt>
   389b8:	andeq	r6, r7, r8, ror #19
   389bc:	ldrdeq	r1, [r6], -r0
   389c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   389c4:	mov	r7, r3
   389c8:	ldr	fp, [pc, #204]	; 38a9c <ftello64@plt+0x24d48>
   389cc:	sub	sp, sp, #76	; 0x4c
   389d0:	mov	r4, #0
   389d4:	ldr	r3, [fp]
   389d8:	subs	r5, r1, #0
   389dc:	str	r0, [sp, #44]	; 0x2c
   389e0:	str	r4, [sp, #48]	; 0x30
   389e4:	str	r3, [sp, #68]	; 0x44
   389e8:	str	r4, [sp, #52]	; 0x34
   389ec:	str	r4, [sp, #56]	; 0x38
   389f0:	str	r4, [sp, #60]	; 0x3c
   389f4:	str	r4, [sp, #64]	; 0x40
   389f8:	beq	38a90 <ftello64@plt+0x24d3c>
   389fc:	ldr	sl, [pc, #156]	; 38aa0 <ftello64@plt+0x24d4c>
   38a00:	mov	r6, r2
   38a04:	add	r9, sp, #32
   38a08:	mov	r8, #1
   38a0c:	mov	r3, #0
   38a10:	mov	r2, r3
   38a14:	strd	r6, [sp, #16]
   38a18:	stmib	sp, {r4, r8, sl}
   38a1c:	add	r1, sp, #36	; 0x24
   38a20:	str	r9, [sp]
   38a24:	add	r0, sp, #44	; 0x2c
   38a28:	str	r4, [sp, #36]	; 0x24
   38a2c:	str	r4, [sp, #40]	; 0x28
   38a30:	bl	3570c <ftello64@plt+0x219b8>
   38a34:	subs	r5, r5, #1
   38a38:	movne	r3, #1
   38a3c:	moveq	r3, #0
   38a40:	cmp	r0, #0
   38a44:	movne	r3, #0
   38a48:	cmp	r3, #0
   38a4c:	mov	r2, r0
   38a50:	bne	38a0c <ftello64@plt+0x24cb8>
   38a54:	ldr	r1, [sp, #56]	; 0x38
   38a58:	cmp	r1, #0
   38a5c:	beq	38a74 <ftello64@plt+0x24d20>
   38a60:	str	r0, [sp, #28]
   38a64:	add	r1, sp, #44	; 0x2c
   38a68:	mov	r0, r3
   38a6c:	bl	182a0 <ftello64@plt+0x454c>
   38a70:	ldr	r2, [sp, #28]
   38a74:	ldr	r1, [sp, #68]	; 0x44
   38a78:	ldr	r3, [fp]
   38a7c:	mov	r0, r2
   38a80:	cmp	r1, r3
   38a84:	bne	38a98 <ftello64@plt+0x24d44>
   38a88:	add	sp, sp, #76	; 0x4c
   38a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38a90:	mov	r2, r5
   38a94:	b	38a74 <ftello64@plt+0x24d20>
   38a98:	bl	134b4 <__stack_chk_fail@plt>
   38a9c:	andeq	r6, r7, r8, ror #19
   38aa0:	ldrdeq	r1, [r6], -r8
   38aa4:	push	{r4, r5, r6, r7, r8, lr}
   38aa8:	mov	r7, r0
   38aac:	mov	r0, #8
   38ab0:	mov	r5, r2
   38ab4:	mov	r4, r1
   38ab8:	bl	131cc <gcry_xmalloc@plt>
   38abc:	mov	r2, #0
   38ac0:	mov	r3, #63	; 0x3f
   38ac4:	mov	r6, r0
   38ac8:	str	r2, [r0, #4]
   38acc:	add	r0, r5, #11
   38ad0:	str	r3, [r6]
   38ad4:	bl	131cc <gcry_xmalloc@plt>
   38ad8:	cmp	r5, #0
   38adc:	str	r7, [r0]
   38ae0:	str	r0, [r6, #4]
   38ae4:	str	r5, [r0, #4]
   38ae8:	beq	38b04 <ftello64@plt+0x24db0>
   38aec:	add	r0, r0, #8
   38af0:	add	r2, r4, r5
   38af4:	ldrb	r3, [r4], #1
   38af8:	cmp	r4, r2
   38afc:	strb	r3, [r0], #1
   38b00:	bne	38af4 <ftello64@plt+0x24da0>
   38b04:	mov	r0, r6
   38b08:	pop	{r4, r5, r6, r7, r8, pc}
   38b0c:	sub	r0, r0, #30
   38b10:	cmp	r0, #19
   38b14:	ldrls	pc, [pc, r0, lsl #2]
   38b18:	b	38b74 <ftello64@plt+0x24e20>
   38b1c:	andeq	r8, r3, ip, ror #22
   38b20:	andeq	r8, r3, ip, ror #22
   38b24:	andeq	r8, r3, r4, ror fp
   38b28:	andeq	r8, r3, ip, ror #22
   38b2c:	andeq	r8, r3, ip, ror #22
   38b30:	andeq	r8, r3, r4, ror fp
   38b34:	andeq	r8, r3, r4, ror fp
   38b38:	andeq	r8, r3, r4, ror fp
   38b3c:	andeq	r8, r3, r4, ror fp
   38b40:	andeq	r8, r3, r4, ror fp
   38b44:	andeq	r8, r3, r4, ror fp
   38b48:	andeq	r8, r3, r4, ror fp
   38b4c:	andeq	r8, r3, r4, ror fp
   38b50:	andeq	r8, r3, r4, ror fp
   38b54:	andeq	r8, r3, r4, ror fp
   38b58:	andeq	r8, r3, r4, ror fp
   38b5c:	andeq	r8, r3, ip, ror #22
   38b60:	andeq	r8, r3, ip, ror #22
   38b64:	andeq	r8, r3, ip, ror #22
   38b68:	andeq	r8, r3, ip, ror #22
   38b6c:	mov	r0, #1
   38b70:	bx	lr
   38b74:	mov	r0, #0
   38b78:	bx	lr
   38b7c:	cmn	r0, #1
   38b80:	push	{r4, r5, r6, lr}
   38b84:	beq	38c40 <ftello64@plt+0x24eec>
   38b88:	ldr	r6, [pc, #304]	; 38cc0 <ftello64@plt+0x24f6c>
   38b8c:	mov	r4, r0
   38b90:	ldr	r3, [r6]
   38b94:	cmp	r3, r0
   38b98:	popeq	{r4, r5, r6, pc}
   38b9c:	ldr	r5, [pc, #288]	; 38cc4 <ftello64@plt+0x24f70>
   38ba0:	ldr	r3, [r5]
   38ba4:	cmp	r3, #0
   38ba8:	beq	38be4 <ftello64@plt+0x24e90>
   38bac:	mov	r0, #1
   38bb0:	bl	13790 <_gpgrt_get_std_stream@plt>
   38bb4:	ldr	r3, [r5]
   38bb8:	cmp	r3, r0
   38bbc:	beq	38bdc <ftello64@plt+0x24e88>
   38bc0:	mov	r0, #2
   38bc4:	bl	13790 <_gpgrt_get_std_stream@plt>
   38bc8:	ldr	r3, [r5]
   38bcc:	cmp	r3, r0
   38bd0:	beq	38bdc <ftello64@plt+0x24e88>
   38bd4:	mov	r0, r3
   38bd8:	bl	1364c <gpgrt_fclose@plt>
   38bdc:	mov	r3, #0
   38be0:	str	r3, [r5]
   38be4:	mov	r0, r4
   38be8:	bl	4ffc4 <ftello64@plt+0x3c270>
   38bec:	cmp	r0, #0
   38bf0:	beq	38ca8 <ftello64@plt+0x24f54>
   38bf4:	cmp	r4, #1
   38bf8:	beq	38c30 <ftello64@plt+0x24edc>
   38bfc:	cmp	r4, #2
   38c00:	beq	38c30 <ftello64@plt+0x24edc>
   38c04:	ldr	r1, [pc, #188]	; 38cc8 <ftello64@plt+0x24f74>
   38c08:	mov	r0, r4
   38c0c:	bl	13694 <gpgrt_fdopen@plt>
   38c10:	str	r0, [r5]
   38c14:	cmp	r0, #0
   38c18:	beq	38c8c <ftello64@plt+0x24f38>
   38c1c:	str	r4, [r6]
   38c20:	mov	r1, #0
   38c24:	ldr	r0, [pc, #160]	; 38ccc <ftello64@plt+0x24f78>
   38c28:	pop	{r4, r5, r6, lr}
   38c2c:	b	13400 <gcry_set_progress_handler@plt>
   38c30:	mov	r0, r4
   38c34:	bl	13790 <_gpgrt_get_std_stream@plt>
   38c38:	str	r0, [r5]
   38c3c:	b	38c14 <ftello64@plt+0x24ec0>
   38c40:	ldr	r4, [pc, #124]	; 38cc4 <ftello64@plt+0x24f70>
   38c44:	ldr	r3, [r4]
   38c48:	cmp	r3, #0
   38c4c:	popeq	{r4, r5, r6, pc}
   38c50:	mov	r0, #1
   38c54:	bl	13790 <_gpgrt_get_std_stream@plt>
   38c58:	ldr	r3, [r4]
   38c5c:	cmp	r3, r0
   38c60:	beq	38c80 <ftello64@plt+0x24f2c>
   38c64:	mov	r0, #2
   38c68:	bl	13790 <_gpgrt_get_std_stream@plt>
   38c6c:	ldr	r3, [r4]
   38c70:	cmp	r3, r0
   38c74:	beq	38c80 <ftello64@plt+0x24f2c>
   38c78:	mov	r0, r3
   38c7c:	bl	1364c <gpgrt_fclose@plt>
   38c80:	mov	r3, #0
   38c84:	str	r3, [r4]
   38c88:	pop	{r4, r5, r6, pc}
   38c8c:	bl	138b0 <__errno_location@plt>
   38c90:	ldr	r0, [r0]
   38c94:	bl	136e8 <strerror@plt>
   38c98:	mov	r1, r4
   38c9c:	mov	r2, r0
   38ca0:	ldr	r0, [pc, #40]	; 38cd0 <ftello64@plt+0x24f7c>
   38ca4:	bl	4eba8 <ftello64@plt+0x3ae54>
   38ca8:	bl	138b0 <__errno_location@plt>
   38cac:	ldr	r0, [r0]
   38cb0:	bl	136e8 <strerror@plt>
   38cb4:	mov	r1, r0
   38cb8:	ldr	r0, [pc, #20]	; 38cd4 <ftello64@plt+0x24f80>
   38cbc:	bl	4eba8 <ftello64@plt+0x3ae54>
   38cc0:	andeq	r7, r7, r8, ror #3
   38cc4:	andeq	r7, r7, ip, lsr pc
   38cc8:	andeq	sp, r5, r8, lsr #10
   38ccc:	andeq	r8, r3, r4, asr #28
   38cd0:	strdeq	r1, [r6], -ip
   38cd4:	andeq	r1, r6, r0, ror #25
   38cd8:	ldr	r3, [pc, #12]	; 38cec <ftello64@plt+0x24f98>
   38cdc:	ldr	r0, [r3]
   38ce0:	adds	r0, r0, #0
   38ce4:	movne	r0, #1
   38ce8:	bx	lr
   38cec:	andeq	r7, r7, ip, lsr pc
   38cf0:	push	{r1, r2, r3}
   38cf4:	push	{r4, r5, r6, r7, r8, r9, lr}
   38cf8:	sub	sp, sp, #8
   38cfc:	ldr	r6, [pc, #292]	; 38e28 <ftello64@plt+0x250d4>
   38d00:	ldr	r7, [pc, #292]	; 38e2c <ftello64@plt+0x250d8>
   38d04:	ldr	r4, [sp, #36]	; 0x24
   38d08:	ldr	r1, [r6]
   38d0c:	ldr	r3, [r7]
   38d10:	cmp	r1, #0
   38d14:	str	r3, [sp, #4]
   38d18:	beq	38db4 <ftello64@plt+0x25060>
   38d1c:	ldr	r3, [pc, #268]	; 38e30 <ftello64@plt+0x250dc>
   38d20:	mov	r5, r0
   38d24:	ldr	r3, [r3]
   38d28:	cmp	r3, #0
   38d2c:	beq	38d3c <ftello64@plt+0x24fe8>
   38d30:	bl	38b0c <ftello64@plt+0x24db8>
   38d34:	cmp	r0, #0
   38d38:	beq	38db4 <ftello64@plt+0x25060>
   38d3c:	ldr	r0, [pc, #240]	; 38e34 <ftello64@plt+0x250e0>
   38d40:	bl	13a0c <gpgrt_fputs@plt>
   38d44:	mov	r0, r5
   38d48:	bl	4ef8c <ftello64@plt+0x3b238>
   38d4c:	ldr	r1, [r6]
   38d50:	bl	13a0c <gpgrt_fputs@plt>
   38d54:	cmp	r4, #0
   38d58:	ldr	r1, [r6]
   38d5c:	beq	38d9c <ftello64@plt+0x25048>
   38d60:	mov	r0, #32
   38d64:	bl	13634 <gpgrt_fputc@plt>
   38d68:	ldr	r8, [pc, #200]	; 38e38 <ftello64@plt+0x250e4>
   38d6c:	ldr	r1, [r6]
   38d70:	ldr	r9, [pc, #196]	; 38e3c <ftello64@plt+0x250e8>
   38d74:	add	r5, sp, #40	; 0x28
   38d78:	str	r5, [sp]
   38d7c:	ldrb	r0, [r4]
   38d80:	cmp	r0, #0
   38d84:	bne	38dec <ftello64@plt+0x25098>
   38d88:	ldr	r4, [r5]
   38d8c:	add	r5, r5, #4
   38d90:	cmp	r4, #0
   38d94:	str	r5, [sp]
   38d98:	bne	38d7c <ftello64@plt+0x25028>
   38d9c:	mov	r0, #10
   38da0:	bl	13634 <gpgrt_fputc@plt>
   38da4:	ldr	r0, [r6]
   38da8:	bl	134f0 <gpgrt_fflush@plt>
   38dac:	cmp	r0, #0
   38db0:	bne	38dd4 <ftello64@plt+0x25080>
   38db4:	ldr	r2, [sp, #4]
   38db8:	ldr	r3, [r7]
   38dbc:	cmp	r2, r3
   38dc0:	bne	38e24 <ftello64@plt+0x250d0>
   38dc4:	add	sp, sp, #8
   38dc8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   38dcc:	add	sp, sp, #12
   38dd0:	bx	lr
   38dd4:	ldr	r3, [pc, #100]	; 38e40 <ftello64@plt+0x250ec>
   38dd8:	ldr	r3, [r3, #552]	; 0x228
   38ddc:	cmp	r3, #0
   38de0:	beq	38db4 <ftello64@plt+0x25060>
   38de4:	mov	r0, #0
   38de8:	bl	14378 <ftello64@plt+0x624>
   38dec:	cmp	r0, #10
   38df0:	beq	38e18 <ftello64@plt+0x250c4>
   38df4:	cmp	r0, #13
   38df8:	beq	38e0c <ftello64@plt+0x250b8>
   38dfc:	bl	13634 <gpgrt_fputc@plt>
   38e00:	add	r4, r4, #1
   38e04:	ldr	r1, [r6]
   38e08:	b	38d7c <ftello64@plt+0x25028>
   38e0c:	mov	r0, r8
   38e10:	bl	13a0c <gpgrt_fputs@plt>
   38e14:	b	38e00 <ftello64@plt+0x250ac>
   38e18:	mov	r0, r9
   38e1c:	bl	13a0c <gpgrt_fputs@plt>
   38e20:	b	38e00 <ftello64@plt+0x250ac>
   38e24:	bl	134b4 <__stack_chk_fail@plt>
   38e28:	andeq	r7, r7, ip, lsr pc
   38e2c:	andeq	r6, r7, r8, ror #19
   38e30:	andeq	r8, r7, ip, lsr r2
   38e34:	andeq	r1, r6, r4, lsr #26
   38e38:	andeq	pc, r5, r4, lsl #12
   38e3c:	andeq	pc, r5, r0, lsl #12
   38e40:	andeq	r8, r7, r0, asr r2
   38e44:	push	{r4, r5, r6, r7, lr}
   38e48:	sub	sp, sp, #76	; 0x4c
   38e4c:	ldr	r4, [pc, #152]	; 38eec <ftello64@plt+0x25198>
   38e50:	cmp	r2, #10
   38e54:	mov	r6, r1
   38e58:	ldr	r0, [r4]
   38e5c:	mov	r7, r3
   38e60:	str	r0, [sp, #68]	; 0x44
   38e64:	beq	38eb4 <ftello64@plt+0x25160>
   38e68:	ldr	r3, [sp, #96]	; 0x60
   38e6c:	add	r5, sp, #16
   38e70:	str	r3, [sp, #8]
   38e74:	stm	sp, {r2, r7}
   38e78:	mov	r3, r6
   38e7c:	mov	r0, r5
   38e80:	ldr	r2, [pc, #104]	; 38ef0 <ftello64@plt+0x2519c>
   38e84:	mov	r1, #50	; 0x32
   38e88:	bl	13a30 <gpgrt_snprintf@plt>
   38e8c:	mov	r2, #0
   38e90:	mov	r1, r5
   38e94:	mov	r0, #50	; 0x32
   38e98:	bl	38cf0 <ftello64@plt+0x24f9c>
   38e9c:	ldr	r2, [sp, #68]	; 0x44
   38ea0:	ldr	r3, [r4]
   38ea4:	cmp	r2, r3
   38ea8:	bne	38ee8 <ftello64@plt+0x25194>
   38eac:	add	sp, sp, #76	; 0x4c
   38eb0:	pop	{r4, r5, r6, r7, pc}
   38eb4:	ldr	r1, [pc, #56]	; 38ef4 <ftello64@plt+0x251a0>
   38eb8:	mov	r0, r6
   38ebc:	bl	1328c <strcmp@plt>
   38ec0:	cmp	r0, #0
   38ec4:	movne	r2, #88	; 0x58
   38ec8:	bne	38e68 <ftello64@plt+0x25114>
   38ecc:	add	r5, sp, #16
   38ed0:	mov	r3, r6
   38ed4:	mov	r0, r5
   38ed8:	ldr	r2, [pc, #24]	; 38ef8 <ftello64@plt+0x251a4>
   38edc:	mov	r1, #50	; 0x32
   38ee0:	bl	13a30 <gpgrt_snprintf@plt>
   38ee4:	b	38e8c <ftello64@plt+0x25138>
   38ee8:	bl	134b4 <__stack_chk_fail@plt>
   38eec:	andeq	r6, r7, r8, ror #19
   38ef0:	andeq	r1, r6, ip, asr #26
   38ef4:	andeq	r1, r6, r0, lsr sp
   38ef8:	andeq	r1, r6, ip, lsr sp
   38efc:	mov	r2, #0
   38f00:	mov	r1, r2
   38f04:	b	38cf0 <ftello64@plt+0x24f9c>
   38f08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38f0c:	sub	sp, sp, #12
   38f10:	mov	r4, r0
   38f14:	mov	r0, #1
   38f18:	mov	fp, r1
   38f1c:	str	r2, [sp, #4]
   38f20:	bl	13790 <_gpgrt_get_std_stream@plt>
   38f24:	ldr	sl, [pc, #384]	; 390ac <ftello64@plt+0x25358>
   38f28:	ldr	r3, [sl]
   38f2c:	cmp	r3, r0
   38f30:	beq	38f40 <ftello64@plt+0x251ec>
   38f34:	mov	r0, #1
   38f38:	bl	13790 <_gpgrt_get_std_stream@plt>
   38f3c:	bl	134f0 <gpgrt_fflush@plt>
   38f40:	ldr	r3, [sp, #4]
   38f44:	cmp	r3, #0
   38f48:	movne	r0, #46	; 0x2e
   38f4c:	bne	38f5c <ftello64@plt+0x25208>
   38f50:	cmp	fp, #0
   38f54:	movne	r0, #48	; 0x30
   38f58:	moveq	r0, #47	; 0x2f
   38f5c:	mov	r1, r4
   38f60:	mov	r2, #0
   38f64:	bl	38cf0 <ftello64@plt+0x24f9c>
   38f68:	mov	r6, #200	; 0xc8
   38f6c:	ldr	r9, [pc, #316]	; 390b0 <ftello64@plt+0x2535c>
   38f70:	mov	r5, r6
   38f74:	mov	r7, #0
   38f78:	sub	r3, r6, #1
   38f7c:	cmp	r3, r5
   38f80:	addgt	r4, r7, r5
   38f84:	bgt	38fd0 <ftello64@plt+0x2527c>
   38f88:	add	r6, r6, #100	; 0x64
   38f8c:	cmp	fp, #0
   38f90:	mov	r0, r6
   38f94:	beq	39094 <ftello64@plt+0x25340>
   38f98:	bl	131d8 <gcry_xmalloc_secure@plt>
   38f9c:	mov	r4, r0
   38fa0:	cmp	r7, #0
   38fa4:	moveq	r7, r4
   38fa8:	moveq	r5, #0
   38fac:	beq	38fd0 <ftello64@plt+0x2527c>
   38fb0:	mov	r1, r7
   38fb4:	mov	r2, r5
   38fb8:	mov	r0, r4
   38fbc:	bl	133e8 <memcpy@plt>
   38fc0:	mov	r0, r7
   38fc4:	bl	13448 <gcry_free@plt>
   38fc8:	mov	r7, r4
   38fcc:	add	r4, r4, r5
   38fd0:	ldr	r8, [r9, #484]	; 0x1e4
   38fd4:	b	38fe8 <ftello64@plt+0x25294>
   38fd8:	bl	138b0 <__errno_location@plt>
   38fdc:	ldr	r3, [r0]
   38fe0:	cmp	r3, #4
   38fe4:	bne	39030 <ftello64@plt+0x252dc>
   38fe8:	mov	r2, #1
   38fec:	mov	r1, r4
   38ff0:	mov	r0, r8
   38ff4:	bl	13304 <read@plt>
   38ff8:	cmn	r0, #1
   38ffc:	beq	38fd8 <ftello64@plt+0x25284>
   39000:	cmp	r0, #0
   39004:	bne	39070 <ftello64@plt+0x2531c>
   39008:	ldr	r3, [sl, #4]
   3900c:	cmp	r3, #2
   39010:	bgt	390a0 <ftello64@plt+0x2534c>
   39014:	add	r3, r3, #1
   39018:	mov	r2, #4
   3901c:	str	r3, [sl, #4]
   39020:	strb	r2, [r4]
   39024:	mov	r4, r7
   39028:	mov	r3, #4
   3902c:	strb	r3, [r4], #1
   39030:	mov	r2, #0
   39034:	strb	r2, [r4]
   39038:	mov	r1, r2
   3903c:	mov	r0, #49	; 0x31
   39040:	bl	38cf0 <ftello64@plt+0x24f9c>
   39044:	ldr	r3, [sp, #4]
   39048:	cmp	r3, #0
   3904c:	beq	39064 <ftello64@plt+0x25310>
   39050:	ldrb	r3, [r7]
   39054:	ldr	r7, [pc, #88]	; 390b4 <ftello64@plt+0x25360>
   39058:	and	r3, r3, #223	; 0xdf
   3905c:	cmp	r3, #89	; 0x59
   39060:	movne	r7, #0
   39064:	mov	r0, r7
   39068:	add	sp, sp, #12
   3906c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39070:	cmp	r0, #1
   39074:	bne	39030 <ftello64@plt+0x252dc>
   39078:	ldrb	r3, [r4]
   3907c:	cmp	r3, #10
   39080:	beq	39030 <ftello64@plt+0x252dc>
   39084:	cmp	r3, #4
   39088:	beq	39024 <ftello64@plt+0x252d0>
   3908c:	add	r5, r5, #1
   39090:	b	38f78 <ftello64@plt+0x25224>
   39094:	bl	131cc <gcry_xmalloc@plt>
   39098:	mov	r4, r0
   3909c:	b	38fa0 <ftello64@plt+0x2524c>
   390a0:	mov	r0, #1
   390a4:	bl	131fc <raise@plt>
   390a8:	b	39030 <ftello64@plt+0x252dc>
   390ac:	andeq	r7, r7, ip, lsr pc
   390b0:	andeq	r8, r7, r0, asr r2
   390b4:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   390b8:	mov	r2, #0
   390bc:	b	38cf0 <ftello64@plt+0x24f9c>
   390c0:	push	{r1, r2, r3}
   390c4:	push	{r4, r5, r6, r7, lr}
   390c8:	sub	sp, sp, #8
   390cc:	ldr	r4, [pc, #212]	; 391a8 <ftello64@plt+0x25454>
   390d0:	ldr	r5, [pc, #212]	; 391ac <ftello64@plt+0x25458>
   390d4:	ldr	r6, [sp, #28]
   390d8:	ldr	r1, [r4]
   390dc:	ldr	r3, [r5]
   390e0:	cmp	r1, #0
   390e4:	str	r3, [sp, #4]
   390e8:	beq	3916c <ftello64@plt+0x25418>
   390ec:	ldr	r3, [pc, #188]	; 391b0 <ftello64@plt+0x2545c>
   390f0:	mov	r7, r0
   390f4:	ldr	r3, [r3]
   390f8:	cmp	r3, #0
   390fc:	beq	3910c <ftello64@plt+0x253b8>
   39100:	bl	38b0c <ftello64@plt+0x24db8>
   39104:	cmp	r0, #0
   39108:	beq	3916c <ftello64@plt+0x25418>
   3910c:	ldr	r0, [pc, #160]	; 391b4 <ftello64@plt+0x25460>
   39110:	bl	13a0c <gpgrt_fputs@plt>
   39114:	mov	r0, r7
   39118:	bl	4ef8c <ftello64@plt+0x3b238>
   3911c:	ldr	r1, [r4]
   39120:	bl	13a0c <gpgrt_fputs@plt>
   39124:	cmp	r6, #0
   39128:	beq	39150 <ftello64@plt+0x253fc>
   3912c:	ldr	r1, [r4]
   39130:	mov	r0, #32
   39134:	bl	13634 <gpgrt_fputc@plt>
   39138:	add	r3, sp, #32
   3913c:	mov	r1, r6
   39140:	mov	r2, r3
   39144:	ldr	r0, [r4]
   39148:	str	r3, [sp]
   3914c:	bl	132e0 <gpgrt_vfprintf@plt>
   39150:	ldr	r1, [r4]
   39154:	mov	r0, #10
   39158:	bl	13634 <gpgrt_fputc@plt>
   3915c:	ldr	r0, [r4]
   39160:	bl	134f0 <gpgrt_fflush@plt>
   39164:	cmp	r0, #0
   39168:	bne	3918c <ftello64@plt+0x25438>
   3916c:	ldr	r2, [sp, #4]
   39170:	ldr	r3, [r5]
   39174:	cmp	r2, r3
   39178:	bne	391a4 <ftello64@plt+0x25450>
   3917c:	add	sp, sp, #8
   39180:	pop	{r4, r5, r6, r7, lr}
   39184:	add	sp, sp, #12
   39188:	bx	lr
   3918c:	ldr	r3, [pc, #36]	; 391b8 <ftello64@plt+0x25464>
   39190:	ldr	r3, [r3, #552]	; 0x228
   39194:	cmp	r3, #0
   39198:	beq	3916c <ftello64@plt+0x25418>
   3919c:	mov	r0, #0
   391a0:	bl	14378 <ftello64@plt+0x624>
   391a4:	bl	134b4 <__stack_chk_fail@plt>
   391a8:	andeq	r7, r7, ip, lsr pc
   391ac:	andeq	r6, r7, r8, ror #19
   391b0:	andeq	r8, r7, ip, lsr r2
   391b4:	andeq	r1, r6, r4, lsr #26
   391b8:	andeq	r8, r7, r0, asr r2
   391bc:	push	{r4, r5, r6, r7, r8, lr}
   391c0:	sub	sp, sp, #8
   391c4:	ldr	r6, [pc, #112]	; 3923c <ftello64@plt+0x254e8>
   391c8:	ldr	r7, [r6]
   391cc:	cmp	r7, #0
   391d0:	beq	391e4 <ftello64@plt+0x25490>
   391d4:	ldr	r3, [pc, #100]	; 39240 <ftello64@plt+0x254ec>
   391d8:	ldr	r8, [r3]
   391dc:	cmp	r8, #0
   391e0:	beq	391ec <ftello64@plt+0x25498>
   391e4:	add	sp, sp, #8
   391e8:	pop	{r4, r5, r6, r7, r8, pc}
   391ec:	mov	r4, r0
   391f0:	mov	r0, #96	; 0x60
   391f4:	mov	r5, r1
   391f8:	bl	4ef8c <ftello64@plt+0x3b238>
   391fc:	mov	r3, r4
   39200:	ldr	r1, [pc, #60]	; 39244 <ftello64@plt+0x254f0>
   39204:	str	r5, [sp]
   39208:	mov	r2, r0
   3920c:	mov	r0, r7
   39210:	bl	13bf8 <gpgrt_fprintf@plt>
   39214:	ldr	r0, [r6]
   39218:	bl	134f0 <gpgrt_fflush@plt>
   3921c:	cmp	r0, #0
   39220:	beq	391e4 <ftello64@plt+0x25490>
   39224:	ldr	r3, [pc, #28]	; 39248 <ftello64@plt+0x254f4>
   39228:	ldr	r3, [r3, #552]	; 0x228
   3922c:	cmp	r3, #0
   39230:	beq	391e4 <ftello64@plt+0x25490>
   39234:	mov	r0, r8
   39238:	bl	14378 <ftello64@plt+0x624>
   3923c:	andeq	r7, r7, ip, lsr pc
   39240:	andeq	r8, r7, ip, lsr r2
   39244:	andeq	r1, r6, ip, asr sp
   39248:	andeq	r8, r7, r0, asr r2
   3924c:	push	{r4, r5, r6, r7, r8, lr}
   39250:	sub	sp, sp, #8
   39254:	ldr	r6, [pc, #116]	; 392d0 <ftello64@plt+0x2557c>
   39258:	ldr	r7, [r6]
   3925c:	cmp	r7, #0
   39260:	beq	39274 <ftello64@plt+0x25520>
   39264:	ldr	r3, [pc, #104]	; 392d4 <ftello64@plt+0x25580>
   39268:	ldr	r8, [r3]
   3926c:	cmp	r8, #0
   39270:	beq	3927c <ftello64@plt+0x25528>
   39274:	add	sp, sp, #8
   39278:	pop	{r4, r5, r6, r7, r8, pc}
   3927c:	mov	r5, r0
   39280:	mov	r0, #96	; 0x60
   39284:	mov	r4, r1
   39288:	bl	4ef8c <ftello64@plt+0x3b238>
   3928c:	uxth	r1, r4
   39290:	str	r1, [sp]
   39294:	mov	r3, r5
   39298:	ldr	r1, [pc, #56]	; 392d8 <ftello64@plt+0x25584>
   3929c:	mov	r2, r0
   392a0:	mov	r0, r7
   392a4:	bl	13bf8 <gpgrt_fprintf@plt>
   392a8:	ldr	r0, [r6]
   392ac:	bl	134f0 <gpgrt_fflush@plt>
   392b0:	cmp	r0, #0
   392b4:	beq	39274 <ftello64@plt+0x25520>
   392b8:	ldr	r3, [pc, #28]	; 392dc <ftello64@plt+0x25588>
   392bc:	ldr	r3, [r3, #552]	; 0x228
   392c0:	cmp	r3, #0
   392c4:	beq	39274 <ftello64@plt+0x25520>
   392c8:	mov	r0, r8
   392cc:	bl	14378 <ftello64@plt+0x624>
   392d0:	andeq	r7, r7, ip, lsr pc
   392d4:	andeq	r8, r7, ip, lsr r2
   392d8:	andeq	r1, r6, ip, asr sp
   392dc:	andeq	r8, r7, r0, asr r2
   392e0:	push	{r4, r5, r6, r7, r8, lr}
   392e4:	sub	sp, sp, #8
   392e8:	ldr	r4, [pc, #124]	; 3936c <ftello64@plt+0x25618>
   392ec:	ldr	r6, [r4]
   392f0:	cmp	r6, #0
   392f4:	beq	3930c <ftello64@plt+0x255b8>
   392f8:	ldr	r3, [pc, #112]	; 39370 <ftello64@plt+0x2561c>
   392fc:	ldr	ip, [r4, #8]
   39300:	ldr	r2, [r3]
   39304:	orrs	r5, ip, r2
   39308:	beq	39314 <ftello64@plt+0x255c0>
   3930c:	add	sp, sp, #8
   39310:	pop	{r4, r5, r6, r7, r8, pc}
   39314:	mov	r3, #1
   39318:	mov	r7, r0
   3931c:	mov	r0, #99	; 0x63
   39320:	mov	r8, r1
   39324:	str	r3, [r4, #8]
   39328:	bl	4ef8c <ftello64@plt+0x3b238>
   3932c:	mov	r3, r7
   39330:	ldr	r1, [pc, #60]	; 39374 <ftello64@plt+0x25620>
   39334:	str	r8, [sp]
   39338:	mov	r2, r0
   3933c:	mov	r0, r6
   39340:	bl	13bf8 <gpgrt_fprintf@plt>
   39344:	ldr	r0, [r4]
   39348:	bl	134f0 <gpgrt_fflush@plt>
   3934c:	cmp	r0, #0
   39350:	beq	3930c <ftello64@plt+0x255b8>
   39354:	ldr	r3, [pc, #28]	; 39378 <ftello64@plt+0x25624>
   39358:	ldr	r3, [r3, #552]	; 0x228
   3935c:	cmp	r3, #0
   39360:	beq	3930c <ftello64@plt+0x255b8>
   39364:	mov	r0, r5
   39368:	bl	14378 <ftello64@plt+0x624>
   3936c:	andeq	r7, r7, ip, lsr pc
   39370:	andeq	r8, r7, ip, lsr r2
   39374:	andeq	r1, r6, ip, asr sp
   39378:	andeq	r8, r7, r0, asr r2
   3937c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39380:	mov	sl, r2
   39384:	ldr	r2, [pc, #680]	; 39634 <ftello64@plt+0x258e0>
   39388:	sub	sp, sp, #20
   3938c:	ldr	r2, [r2]
   39390:	str	r1, [sp, #8]
   39394:	cmp	r2, #0
   39398:	ldr	r7, [sp, #56]	; 0x38
   3939c:	beq	3951c <ftello64@plt+0x257c8>
   393a0:	ldr	r2, [pc, #656]	; 39638 <ftello64@plt+0x258e4>
   393a4:	mov	r5, r3
   393a8:	mov	r3, r0
   393ac:	ldr	r2, [r2]
   393b0:	cmp	r2, #0
   393b4:	beq	393c4 <ftello64@plt+0x25670>
   393b8:	bl	38b0c <ftello64@plt+0x24db8>
   393bc:	cmp	r0, #0
   393c0:	beq	3951c <ftello64@plt+0x257c8>
   393c4:	cmn	r7, #1
   393c8:	mov	r0, r3
   393cc:	moveq	r9, #31
   393d0:	moveq	r7, #0
   393d4:	movne	r9, #32
   393d8:	bl	4ef8c <ftello64@plt+0x3b238>
   393dc:	ldr	r3, [pc, #592]	; 39634 <ftello64@plt+0x258e0>
   393e0:	mov	fp, #1
   393e4:	mov	r8, fp
   393e8:	str	fp, [sp, #4]
   393ec:	str	r0, [sp, #12]
   393f0:	ldr	r0, [r3]
   393f4:	cmp	fp, #0
   393f8:	bne	39540 <ftello64@plt+0x257ec>
   393fc:	cmp	r5, #0
   39400:	beq	394ec <ftello64@plt+0x25798>
   39404:	mov	ip, sl
   39408:	b	3943c <ftello64@plt+0x256e8>
   3940c:	cmp	r7, #0
   39410:	beq	39478 <ftello64@plt+0x25724>
   39414:	mov	r2, #1
   39418:	add	r8, r8, #1
   3941c:	cmp	r8, r7
   39420:	bhi	39574 <ftello64@plt+0x25820>
   39424:	eor	r4, r2, #1
   39428:	subs	r5, r5, #1
   3942c:	moveq	r4, #0
   39430:	cmp	r4, #0
   39434:	mov	r6, ip
   39438:	beq	39578 <ftello64@plt+0x25824>
   3943c:	mov	r6, ip
   39440:	ldrb	r3, [ip], #1
   39444:	cmp	r3, #37	; 0x25
   39448:	beq	3940c <ftello64@plt+0x256b8>
   3944c:	cmp	r3, #127	; 0x7f
   39450:	cmpne	r3, r9
   39454:	movle	r3, #1
   39458:	movgt	r3, #0
   3945c:	ble	3940c <ftello64@plt+0x256b8>
   39460:	cmp	r7, #0
   39464:	movne	r2, r3
   39468:	bne	39418 <ftello64@plt+0x256c4>
   3946c:	mov	r2, r7
   39470:	mov	r4, #1
   39474:	b	39428 <ftello64@plt+0x256d4>
   39478:	add	r6, r6, #1
   3947c:	sub	r5, r5, #1
   39480:	mov	r4, r7
   39484:	mov	fp, r7
   39488:	sub	r3, r6, #1
   3948c:	cmp	r3, sl
   39490:	str	r3, [sp]
   39494:	beq	394b8 <ftello64@plt+0x25764>
   39498:	ldr	r1, [sp]
   3949c:	mov	r3, r0
   394a0:	mov	r2, #1
   394a4:	sub	r1, r1, sl
   394a8:	mov	r0, sl
   394ac:	bl	13478 <gpgrt_fwrite@plt>
   394b0:	ldr	r3, [pc, #380]	; 39634 <ftello64@plt+0x258e0>
   394b4:	ldr	r0, [r3]
   394b8:	ldr	r3, [sp]
   394bc:	ldr	r1, [pc, #376]	; 3963c <ftello64@plt+0x258e8>
   394c0:	mov	sl, r6
   394c4:	ldrb	r2, [r3]
   394c8:	bl	13bf8 <gpgrt_fprintf@plt>
   394cc:	ldr	r3, [pc, #352]	; 39634 <ftello64@plt+0x258e0>
   394d0:	ldr	r0, [r3]
   394d4:	cmp	r5, #0
   394d8:	moveq	r4, #0
   394dc:	cmp	r4, #0
   394e0:	bne	39524 <ftello64@plt+0x257d0>
   394e4:	cmp	r5, #0
   394e8:	bne	393f4 <ftello64@plt+0x256a0>
   394ec:	mov	r1, r0
   394f0:	mov	r0, #10
   394f4:	bl	13634 <gpgrt_fputc@plt>
   394f8:	ldr	r3, [pc, #308]	; 39634 <ftello64@plt+0x258e0>
   394fc:	ldr	r0, [r3]
   39500:	bl	134f0 <gpgrt_fflush@plt>
   39504:	cmp	r0, #0
   39508:	beq	3951c <ftello64@plt+0x257c8>
   3950c:	ldr	r3, [pc, #300]	; 39640 <ftello64@plt+0x258ec>
   39510:	ldr	r3, [r3, #552]	; 0x228
   39514:	cmp	r3, #0
   39518:	bne	3962c <ftello64@plt+0x258d8>
   3951c:	add	sp, sp, #20
   39520:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39524:	mov	r1, r0
   39528:	mov	r0, #10
   3952c:	bl	13634 <gpgrt_fputc@plt>
   39530:	ldr	r3, [pc, #252]	; 39634 <ftello64@plt+0x258e0>
   39534:	cmp	fp, #0
   39538:	ldr	r0, [r3]
   3953c:	beq	393fc <ftello64@plt+0x256a8>
   39540:	ldr	r2, [sp, #12]
   39544:	ldr	r1, [pc, #248]	; 39644 <ftello64@plt+0x258f0>
   39548:	bl	13bf8 <gpgrt_fprintf@plt>
   3954c:	ldr	r3, [sp, #8]
   39550:	ldr	r8, [sp, #4]
   39554:	cmp	r3, #0
   39558:	moveq	r8, #0
   3955c:	cmp	r8, #0
   39560:	bne	395b0 <ftello64@plt+0x2585c>
   39564:	ldr	r3, [pc, #200]	; 39634 <ftello64@plt+0x258e0>
   39568:	str	r8, [sp, #4]
   3956c:	ldr	r0, [r3]
   39570:	b	393fc <ftello64@plt+0x256a8>
   39574:	mov	r4, #1
   39578:	cmp	r2, #0
   3957c:	mov	fp, r4
   39580:	bne	39488 <ftello64@plt+0x25734>
   39584:	cmp	sl, r6
   39588:	beq	394d4 <ftello64@plt+0x25780>
   3958c:	mov	r3, r0
   39590:	sub	r1, r6, sl
   39594:	mov	r0, sl
   39598:	mov	r2, #1
   3959c:	bl	13478 <gpgrt_fwrite@plt>
   395a0:	ldr	r3, [pc, #140]	; 39634 <ftello64@plt+0x258e0>
   395a4:	mov	sl, r6
   395a8:	ldr	r0, [r3]
   395ac:	b	394d4 <ftello64@plt+0x25780>
   395b0:	ldr	r6, [pc, #124]	; 39634 <ftello64@plt+0x258e0>
   395b4:	ldr	r4, [sp, #8]
   395b8:	ldr	r1, [r6]
   395bc:	mov	r0, r4
   395c0:	bl	13a0c <gpgrt_fputs@plt>
   395c4:	mov	r0, r4
   395c8:	bl	13814 <strlen@plt>
   395cc:	ldrb	r3, [r4]
   395d0:	cmp	r3, #0
   395d4:	mov	r8, r0
   395d8:	beq	39620 <ftello64@plt+0x258cc>
   395dc:	ldr	r3, [sp, #8]
   395e0:	ldr	r4, [pc, #76]	; 39634 <ftello64@plt+0x258e0>
   395e4:	add	r3, r3, r0
   395e8:	ldrb	r3, [r3, #-1]
   395ec:	ldr	r0, [r4]
   395f0:	cmp	r3, #32
   395f4:	moveq	r3, #0
   395f8:	streq	r3, [sp, #4]
   395fc:	beq	393fc <ftello64@plt+0x256a8>
   39600:	mov	r1, r0
   39604:	mov	r0, #32
   39608:	bl	13634 <gpgrt_fputc@plt>
   3960c:	mov	r3, #0
   39610:	add	r8, r8, #1
   39614:	str	r3, [sp, #4]
   39618:	ldr	r0, [r4]
   3961c:	b	393fc <ftello64@plt+0x256a8>
   39620:	str	r3, [sp, #4]
   39624:	ldr	r0, [r6]
   39628:	b	393fc <ftello64@plt+0x256a8>
   3962c:	mov	r0, #0
   39630:	bl	14378 <ftello64@plt+0x624>
   39634:	andeq	r7, r7, ip, lsr pc
   39638:	andeq	r8, r7, ip, lsr r2
   3963c:	andeq	r1, r6, r0, lsl #27
   39640:	andeq	r8, r7, r0, asr r2
   39644:	andeq	r1, r6, r0, ror sp
   39648:	push	{lr}		; (str lr, [sp, #-4]!)
   3964c:	sub	sp, sp, #12
   39650:	str	r3, [sp]
   39654:	mov	r3, r2
   39658:	mov	r2, r1
   3965c:	mov	r1, #0
   39660:	bl	3937c <ftello64@plt+0x25628>
   39664:	add	sp, sp, #12
   39668:	pop	{pc}		; (ldr pc, [sp], #4)
   3966c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39670:	sub	sp, sp, #116	; 0x74
   39674:	ldr	sl, [pc, #220]	; 39758 <ftello64@plt+0x25a04>
   39678:	subs	r6, r0, #0
   3967c:	ldr	r3, [sl]
   39680:	str	r3, [sp, #108]	; 0x6c
   39684:	beq	39740 <ftello64@plt+0x259ec>
   39688:	ldr	r9, [pc, #204]	; 3975c <ftello64@plt+0x25a08>
   3968c:	ldr	r8, [pc, #204]	; 39760 <ftello64@plt+0x25a0c>
   39690:	ldr	r7, [pc, #204]	; 39764 <ftello64@plt+0x25a10>
   39694:	mov	r4, #1
   39698:	mov	r5, #0
   3969c:	b	396ac <ftello64@plt+0x25958>
   396a0:	add	r4, r4, #1
   396a4:	cmp	r4, #111	; 0x6f
   396a8:	beq	39718 <ftello64@plt+0x259c4>
   396ac:	mov	r0, r4
   396b0:	bl	2cc78 <ftello64@plt+0x18f24>
   396b4:	subs	r1, r0, #0
   396b8:	beq	396a0 <ftello64@plt+0x2594c>
   396bc:	mov	r0, r6
   396c0:	bl	137cc <gcry_md_is_enabled@plt>
   396c4:	cmp	r0, #0
   396c8:	beq	396a0 <ftello64@plt+0x2594c>
   396cc:	add	r3, r5, #10
   396d0:	cmp	r3, #99	; 0x63
   396d4:	bhi	396a0 <ftello64@plt+0x2594c>
   396d8:	add	r3, sp, #8
   396dc:	add	fp, r3, r5
   396e0:	cmp	r5, #0
   396e4:	movne	r3, r9
   396e8:	moveq	r3, r8
   396ec:	rsb	r1, r5, #100	; 0x64
   396f0:	str	r4, [sp]
   396f4:	mov	r2, r7
   396f8:	mov	r0, fp
   396fc:	bl	13a30 <gpgrt_snprintf@plt>
   39700:	mov	r0, fp
   39704:	bl	13814 <strlen@plt>
   39708:	add	r4, r4, #1
   3970c:	cmp	r4, #111	; 0x6f
   39710:	add	r5, r5, r0
   39714:	bne	396ac <ftello64@plt+0x25958>
   39718:	add	r1, sp, #8
   3971c:	mov	r2, #0
   39720:	mov	r0, #44	; 0x2c
   39724:	bl	38cf0 <ftello64@plt+0x24f9c>
   39728:	ldr	r2, [sp, #108]	; 0x6c
   3972c:	ldr	r3, [sl]
   39730:	cmp	r2, r3
   39734:	bne	39754 <ftello64@plt+0x25a00>
   39738:	add	sp, sp, #116	; 0x74
   3973c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39740:	mov	r2, r6
   39744:	mov	r1, r6
   39748:	mov	r0, #44	; 0x2c
   3974c:	bl	38cf0 <ftello64@plt+0x24f9c>
   39750:	b	39728 <ftello64@plt+0x259d4>
   39754:	bl	134b4 <__stack_chk_fail@plt>
   39758:	andeq	r6, r7, r8, ror #19
   3975c:			; <UNDEFINED> instruction: 0x0005f4b8
   39760:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   39764:	andeq	r1, r6, r8, lsl #27
   39768:	ldr	r3, [pc, #12]	; 3977c <ftello64@plt+0x25a28>
   3976c:	ldr	r0, [r3, #484]	; 0x1e4
   39770:	adds	r0, r0, #1
   39774:	movne	r0, #1
   39778:	bx	lr
   3977c:	andeq	r8, r7, r0, asr r2
   39780:	ldr	r3, [pc, #28]	; 397a4 <ftello64@plt+0x25a50>
   39784:	ldr	r3, [r3, #484]	; 0x1e4
   39788:	cmn	r3, #1
   3978c:	beq	3979c <ftello64@plt+0x25a48>
   39790:	mov	r2, #0
   39794:	mov	r1, r2
   39798:	b	38f08 <ftello64@plt+0x251b4>
   3979c:	mov	r0, r1
   397a0:	b	58540 <ftello64@plt+0x447ec>
   397a4:	andeq	r8, r7, r0, asr r2
   397a8:	ldr	r3, [pc, #112]	; 39820 <ftello64@plt+0x25acc>
   397ac:	ldr	r3, [r3, #484]	; 0x1e4
   397b0:	cmn	r3, #1
   397b4:	bne	39814 <ftello64@plt+0x25ac0>
   397b8:	push	{r4, r5, r6, lr}
   397bc:	mov	r5, r1
   397c0:	mov	r4, r0
   397c4:	b	397f4 <ftello64@plt+0x25aa0>
   397c8:	ldrb	r2, [r0, #1]
   397cc:	cmp	r2, #0
   397d0:	bne	3980c <ftello64@plt+0x25ab8>
   397d4:	cmp	r4, #0
   397d8:	beq	397e8 <ftello64@plt+0x25a94>
   397dc:	ldrb	r2, [r4]
   397e0:	cmp	r2, #0
   397e4:	beq	3980c <ftello64@plt+0x25ab8>
   397e8:	bl	13448 <gcry_free@plt>
   397ec:	mov	r0, r4
   397f0:	bl	1446c <ftello64@plt+0x718>
   397f4:	mov	r0, r5
   397f8:	bl	58540 <ftello64@plt+0x447ec>
   397fc:	ldrb	r2, [r0]
   39800:	mov	r3, r0
   39804:	cmp	r2, #63	; 0x3f
   39808:	beq	397c8 <ftello64@plt+0x25a74>
   3980c:	mov	r0, r3
   39810:	pop	{r4, r5, r6, pc}
   39814:	mov	r2, #0
   39818:	mov	r1, r2
   3981c:	b	38f08 <ftello64@plt+0x251b4>
   39820:	andeq	r8, r7, r0, asr r2
   39824:	push	{r4, r5, r6, lr}
   39828:	bl	397a8 <ftello64@plt+0x25a54>
   3982c:	subs	r4, r0, #0
   39830:	beq	39848 <ftello64@plt+0x25af4>
   39834:	bl	4b294 <ftello64@plt+0x37540>
   39838:	mov	r5, r0
   3983c:	mov	r0, r4
   39840:	bl	13448 <gcry_free@plt>
   39844:	mov	r4, r5
   39848:	mov	r0, r4
   3984c:	pop	{r4, r5, r6, pc}
   39850:	ldr	r3, [pc, #92]	; 398b4 <ftello64@plt+0x25b60>
   39854:	ldr	r3, [r3, #484]	; 0x1e4
   39858:	cmn	r3, #1
   3985c:	bne	398a8 <ftello64@plt+0x25b54>
   39860:	push	{r4, r5, r6, lr}
   39864:	mov	r4, r1
   39868:	mov	r5, r0
   3986c:	b	39888 <ftello64@plt+0x25b34>
   39870:	ldrb	r2, [r0, #1]
   39874:	cmp	r2, #0
   39878:	bne	398a0 <ftello64@plt+0x25b4c>
   3987c:	bl	13448 <gcry_free@plt>
   39880:	mov	r0, r5
   39884:	bl	1446c <ftello64@plt+0x718>
   39888:	mov	r0, r4
   3988c:	bl	586c4 <ftello64@plt+0x44970>
   39890:	ldrb	r2, [r0]
   39894:	mov	r3, r0
   39898:	cmp	r2, #63	; 0x3f
   3989c:	beq	39870 <ftello64@plt+0x25b1c>
   398a0:	mov	r0, r3
   398a4:	pop	{r4, r5, r6, pc}
   398a8:	mov	r2, #0
   398ac:	mov	r1, #1
   398b0:	b	38f08 <ftello64@plt+0x251b4>
   398b4:	andeq	r8, r7, r0, asr r2
   398b8:	ldr	r3, [pc, #12]	; 398cc <ftello64@plt+0x25b78>
   398bc:	ldr	r3, [r3, #484]	; 0x1e4
   398c0:	cmn	r3, #1
   398c4:	bxne	lr
   398c8:	b	586cc <ftello64@plt+0x44978>
   398cc:	andeq	r8, r7, r0, asr r2
   398d0:	ldr	r3, [pc, #148]	; 3996c <ftello64@plt+0x25c18>
   398d4:	push	{r4, r5, r6, r7, r8, lr}
   398d8:	ldr	r3, [r3, #484]	; 0x1e4
   398dc:	cmn	r3, #1
   398e0:	bne	39950 <ftello64@plt+0x25bfc>
   398e4:	mov	r5, r1
   398e8:	mov	r7, r2
   398ec:	mov	r6, r0
   398f0:	b	3990c <ftello64@plt+0x25bb8>
   398f4:	ldrb	r3, [r4, #1]
   398f8:	cmp	r3, #0
   398fc:	bne	3992c <ftello64@plt+0x25bd8>
   39900:	bl	13448 <gcry_free@plt>
   39904:	mov	r0, r6
   39908:	bl	1446c <ftello64@plt+0x718>
   3990c:	mov	r0, r5
   39910:	bl	58540 <ftello64@plt+0x447ec>
   39914:	mov	r4, r0
   39918:	bl	493b4 <ftello64@plt+0x35660>
   3991c:	ldrb	r3, [r4]
   39920:	mov	r0, r4
   39924:	cmp	r3, #63	; 0x3f
   39928:	beq	398f4 <ftello64@plt+0x25ba0>
   3992c:	bl	586cc <ftello64@plt+0x44978>
   39930:	mov	r1, r7
   39934:	mov	r0, r4
   39938:	bl	52648 <ftello64@plt+0x3e8f4>
   3993c:	mov	r5, r0
   39940:	mov	r0, r4
   39944:	bl	13448 <gcry_free@plt>
   39948:	mov	r0, r5
   3994c:	pop	{r4, r5, r6, r7, r8, pc}
   39950:	mov	r2, #1
   39954:	mov	r1, #0
   39958:	bl	38f08 <ftello64@plt+0x251b4>
   3995c:	adds	r5, r0, #0
   39960:	movne	r5, #1
   39964:	mov	r0, r5
   39968:	pop	{r4, r5, r6, r7, r8, pc}
   3996c:	andeq	r8, r7, r0, asr r2
   39970:	mov	r2, #0
   39974:	b	398d0 <ftello64@plt+0x25b7c>
   39978:	ldr	r3, [pc, #140]	; 39a0c <ftello64@plt+0x25cb8>
   3997c:	push	{r4, r5, r6, lr}
   39980:	ldr	r3, [r3, #484]	; 0x1e4
   39984:	cmn	r3, #1
   39988:	moveq	r5, r1
   3998c:	moveq	r6, r0
   39990:	beq	399b0 <ftello64@plt+0x25c5c>
   39994:	b	399f0 <ftello64@plt+0x25c9c>
   39998:	ldrb	r3, [r4, #1]
   3999c:	cmp	r3, #0
   399a0:	bne	399d0 <ftello64@plt+0x25c7c>
   399a4:	bl	13448 <gcry_free@plt>
   399a8:	mov	r0, r6
   399ac:	bl	1446c <ftello64@plt+0x718>
   399b0:	mov	r0, r5
   399b4:	bl	58540 <ftello64@plt+0x447ec>
   399b8:	mov	r4, r0
   399bc:	bl	493b4 <ftello64@plt+0x35660>
   399c0:	ldrb	r3, [r4]
   399c4:	mov	r0, r4
   399c8:	cmp	r3, #63	; 0x3f
   399cc:	beq	39998 <ftello64@plt+0x25c44>
   399d0:	bl	586cc <ftello64@plt+0x44978>
   399d4:	mov	r0, r4
   399d8:	bl	52788 <ftello64@plt+0x3ea34>
   399dc:	mov	r5, r0
   399e0:	mov	r0, r4
   399e4:	bl	13448 <gcry_free@plt>
   399e8:	mov	r0, r5
   399ec:	pop	{r4, r5, r6, pc}
   399f0:	mov	r2, #1
   399f4:	mov	r1, #0
   399f8:	bl	38f08 <ftello64@plt+0x251b4>
   399fc:	adds	r5, r0, #0
   39a00:	movne	r5, #1
   39a04:	mov	r0, r5
   39a08:	pop	{r4, r5, r6, pc}
   39a0c:	andeq	r8, r7, r0, asr r2
   39a10:	ldr	r3, [pc, #164]	; 39abc <ftello64@plt+0x25d68>
   39a14:	push	{r4, r5, r6, r7, r8, lr}
   39a18:	mov	r5, r1
   39a1c:	ldr	r3, [r3, #484]	; 0x1e4
   39a20:	mov	r7, r2
   39a24:	cmn	r3, #1
   39a28:	mov	r6, r0
   39a2c:	beq	39a78 <ftello64@plt+0x25d24>
   39a30:	mov	r2, #0
   39a34:	mov	r1, r2
   39a38:	bl	38f08 <ftello64@plt+0x251b4>
   39a3c:	subs	r4, r0, #0
   39a40:	beq	39a78 <ftello64@plt+0x25d24>
   39a44:	mov	r1, r7
   39a48:	bl	52970 <ftello64@plt+0x3ec1c>
   39a4c:	mov	r5, r0
   39a50:	mov	r0, r4
   39a54:	bl	13448 <gcry_free@plt>
   39a58:	mov	r0, r5
   39a5c:	pop	{r4, r5, r6, r7, r8, pc}
   39a60:	ldrb	r3, [r4, #1]
   39a64:	cmp	r3, #0
   39a68:	bne	39a98 <ftello64@plt+0x25d44>
   39a6c:	bl	13448 <gcry_free@plt>
   39a70:	mov	r0, r6
   39a74:	bl	1446c <ftello64@plt+0x718>
   39a78:	mov	r0, r5
   39a7c:	bl	58540 <ftello64@plt+0x447ec>
   39a80:	mov	r4, r0
   39a84:	bl	493b4 <ftello64@plt+0x35660>
   39a88:	ldrb	r3, [r4]
   39a8c:	mov	r0, r4
   39a90:	cmp	r3, #63	; 0x3f
   39a94:	beq	39a60 <ftello64@plt+0x25d0c>
   39a98:	bl	586cc <ftello64@plt+0x44978>
   39a9c:	mov	r1, r7
   39aa0:	mov	r0, r4
   39aa4:	bl	52970 <ftello64@plt+0x3ec1c>
   39aa8:	mov	r5, r0
   39aac:	mov	r0, r4
   39ab0:	bl	13448 <gcry_free@plt>
   39ab4:	mov	r0, r5
   39ab8:	pop	{r4, r5, r6, r7, r8, pc}
   39abc:	andeq	r8, r7, r0, asr r2
   39ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39ac4:	cmp	r3, #0
   39ac8:	ldr	r8, [pc, #768]	; 39dd0 <ftello64@plt+0x2607c>
   39acc:	sub	sp, sp, #52	; 0x34
   39ad0:	mov	sl, r0
   39ad4:	ldr	r3, [r8]
   39ad8:	mov	r6, r1
   39adc:	mov	r4, r2
   39ae0:	str	r3, [sp, #44]	; 0x2c
   39ae4:	bne	39cf8 <ftello64@plt+0x25fa4>
   39ae8:	cmp	r6, #0
   39aec:	mvnne	fp, #0
   39af0:	movne	r7, #10
   39af4:	movne	r9, #13
   39af8:	bne	39b44 <ftello64@plt+0x25df0>
   39afc:	b	39c18 <ftello64@plt+0x25ec4>
   39b00:	cmp	r3, r1
   39b04:	beq	39ce0 <ftello64@plt+0x25f8c>
   39b08:	add	r2, r6, r3
   39b0c:	add	r3, r3, #1
   39b10:	str	r3, [r6, #4]
   39b14:	strb	r7, [r2, #12]
   39b18:	cmp	sl, #0
   39b1c:	beq	39b40 <ftello64@plt+0x25dec>
   39b20:	ldr	r3, [sl, #4]
   39b24:	ldr	r2, [sl, #8]
   39b28:	cmp	r3, r2
   39b2c:	beq	39cc8 <ftello64@plt+0x25f74>
   39b30:	add	r2, sl, r3
   39b34:	add	r3, r3, #1
   39b38:	str	r3, [sl, #4]
   39b3c:	strb	r5, [r2, #12]
   39b40:	mov	fp, r5
   39b44:	ldr	r3, [r4, #32]
   39b48:	cmp	r3, #0
   39b4c:	bne	39c60 <ftello64@plt+0x25f0c>
   39b50:	ldr	r1, [r4, #40]	; 0x28
   39b54:	ldr	r3, [r4, #44]	; 0x2c
   39b58:	cmp	r1, r3
   39b5c:	bcs	39c60 <ftello64@plt+0x25f0c>
   39b60:	ldr	r3, [r4, #16]
   39b64:	ldr	r2, [r4, #20]
   39b68:	ldr	r0, [r4, #48]	; 0x30
   39b6c:	adds	r3, r3, #1
   39b70:	str	r3, [r4, #16]
   39b74:	adc	r2, r2, #0
   39b78:	add	r3, r1, #1
   39b7c:	str	r2, [r4, #20]
   39b80:	str	r3, [r4, #40]	; 0x28
   39b84:	ldrb	r5, [r0, r1]
   39b88:	cmp	r5, #10
   39b8c:	cmpeq	fp, #13
   39b90:	moveq	r2, #1
   39b94:	movne	r2, #0
   39b98:	ldr	r3, [r6, #4]
   39b9c:	ldr	r1, [r6, #8]
   39ba0:	beq	39b00 <ftello64@plt+0x25dac>
   39ba4:	cmp	r5, #10
   39ba8:	beq	39c78 <ftello64@plt+0x25f24>
   39bac:	cmp	fp, #13
   39bb0:	bne	39cac <ftello64@plt+0x25f58>
   39bb4:	cmp	r3, r1
   39bb8:	beq	39d9c <ftello64@plt+0x26048>
   39bbc:	add	r2, r3, #1
   39bc0:	add	r3, r6, r3
   39bc4:	cmp	r2, r1
   39bc8:	str	r2, [r6, #4]
   39bcc:	strb	r7, [r3, #12]
   39bd0:	beq	39d84 <ftello64@plt+0x26030>
   39bd4:	add	r3, r6, r2
   39bd8:	add	r2, r2, #1
   39bdc:	str	r2, [r6, #4]
   39be0:	strb	r5, [r3, #12]
   39be4:	b	39b18 <ftello64@plt+0x25dc4>
   39be8:	ldr	r2, [r4, #16]
   39bec:	ldr	r1, [r4, #20]
   39bf0:	ldr	r0, [r4, #48]	; 0x30
   39bf4:	adds	r2, r2, #1
   39bf8:	adc	r1, r1, #0
   39bfc:	add	ip, r3, #1
   39c00:	str	r2, [r4, #16]
   39c04:	str	r1, [r4, #20]
   39c08:	str	ip, [r4, #40]	; 0x28
   39c0c:	ldrb	r5, [r0, r3]
   39c10:	cmp	sl, #0
   39c14:	bne	39d1c <ftello64@plt+0x25fc8>
   39c18:	ldr	r3, [r4, #32]
   39c1c:	cmp	r3, #0
   39c20:	bne	39c34 <ftello64@plt+0x25ee0>
   39c24:	ldr	r3, [r4, #40]	; 0x28
   39c28:	ldr	r2, [r4, #44]	; 0x2c
   39c2c:	cmp	r3, r2
   39c30:	bcc	39be8 <ftello64@plt+0x25e94>
   39c34:	mov	r0, r4
   39c38:	bl	565dc <ftello64@plt+0x42888>
   39c3c:	cmn	r0, #1
   39c40:	mov	r5, r0
   39c44:	bne	39c10 <ftello64@plt+0x25ebc>
   39c48:	ldr	r2, [sp, #44]	; 0x2c
   39c4c:	ldr	r3, [r8]
   39c50:	cmp	r2, r3
   39c54:	bne	39dcc <ftello64@plt+0x26078>
   39c58:	add	sp, sp, #52	; 0x34
   39c5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39c60:	mov	r0, r4
   39c64:	bl	565dc <ftello64@plt+0x42888>
   39c68:	cmn	r0, #1
   39c6c:	mov	r5, r0
   39c70:	bne	39b88 <ftello64@plt+0x25e34>
   39c74:	b	39c48 <ftello64@plt+0x25ef4>
   39c78:	cmp	r3, r1
   39c7c:	beq	39d58 <ftello64@plt+0x26004>
   39c80:	add	r2, r3, #1
   39c84:	add	r3, r6, r3
   39c88:	cmp	r2, r1
   39c8c:	str	r2, [r6, #4]
   39c90:	strb	r9, [r3, #12]
   39c94:	beq	39d40 <ftello64@plt+0x25fec>
   39c98:	add	r3, r6, r2
   39c9c:	add	r2, r2, #1
   39ca0:	str	r2, [r6, #4]
   39ca4:	strb	r7, [r3, #12]
   39ca8:	b	39b18 <ftello64@plt+0x25dc4>
   39cac:	cmp	r3, r1
   39cb0:	beq	39d70 <ftello64@plt+0x2601c>
   39cb4:	add	r2, r6, r3
   39cb8:	add	r3, r3, #1
   39cbc:	str	r3, [r6, #4]
   39cc0:	strb	r5, [r2, #12]
   39cc4:	b	39b18 <ftello64@plt+0x25dc4>
   39cc8:	mov	r2, #0
   39ccc:	mov	r1, r2
   39cd0:	mov	r0, sl
   39cd4:	bl	13430 <gcry_md_write@plt>
   39cd8:	ldr	r3, [sl, #4]
   39cdc:	b	39b30 <ftello64@plt+0x25ddc>
   39ce0:	mov	r2, #0
   39ce4:	mov	r1, r2
   39ce8:	mov	r0, r6
   39cec:	bl	13430 <gcry_md_write@plt>
   39cf0:	ldr	r3, [r6, #4]
   39cf4:	b	39b08 <ftello64@plt+0x25db4>
   39cf8:	add	r0, sp, #4
   39cfc:	mov	r2, #40	; 0x28
   39d00:	mov	r1, #0
   39d04:	bl	13904 <memset@plt>
   39d08:	add	r2, sp, #4
   39d0c:	ldr	r1, [pc, #192]	; 39dd4 <ftello64@plt+0x26080>
   39d10:	mov	r0, r4
   39d14:	bl	56334 <ftello64@plt+0x425e0>
   39d18:	b	39ae8 <ftello64@plt+0x25d94>
   39d1c:	ldr	r3, [sl, #4]
   39d20:	ldr	r2, [sl, #8]
   39d24:	cmp	r3, r2
   39d28:	beq	39db4 <ftello64@plt+0x26060>
   39d2c:	add	r2, sl, r3
   39d30:	add	r3, r3, #1
   39d34:	str	r3, [sl, #4]
   39d38:	strb	r5, [r2, #12]
   39d3c:	b	39c18 <ftello64@plt+0x25ec4>
   39d40:	mov	r2, #0
   39d44:	mov	r1, r2
   39d48:	mov	r0, r6
   39d4c:	bl	13430 <gcry_md_write@plt>
   39d50:	ldr	r2, [r6, #4]
   39d54:	b	39c98 <ftello64@plt+0x25f44>
   39d58:	mov	r1, r2
   39d5c:	mov	r0, r6
   39d60:	bl	13430 <gcry_md_write@plt>
   39d64:	ldr	r3, [r6, #4]
   39d68:	ldr	r1, [r6, #8]
   39d6c:	b	39c80 <ftello64@plt+0x25f2c>
   39d70:	mov	r1, r2
   39d74:	mov	r0, r6
   39d78:	bl	13430 <gcry_md_write@plt>
   39d7c:	ldr	r3, [r6, #4]
   39d80:	b	39cb4 <ftello64@plt+0x25f60>
   39d84:	mov	r2, #0
   39d88:	mov	r1, r2
   39d8c:	mov	r0, r6
   39d90:	bl	13430 <gcry_md_write@plt>
   39d94:	ldr	r2, [r6, #4]
   39d98:	b	39bd4 <ftello64@plt+0x25e80>
   39d9c:	mov	r1, r2
   39da0:	mov	r0, r6
   39da4:	bl	13430 <gcry_md_write@plt>
   39da8:	ldr	r3, [r6, #4]
   39dac:	ldr	r1, [r6, #8]
   39db0:	b	39bbc <ftello64@plt+0x25e68>
   39db4:	mov	r2, #0
   39db8:	mov	r1, r2
   39dbc:	mov	r0, sl
   39dc0:	bl	13430 <gcry_md_write@plt>
   39dc4:	ldr	r3, [sl, #4]
   39dc8:	b	39d2c <ftello64@plt+0x25fd8>
   39dcc:	bl	134b4 <__stack_chk_fail@plt>
   39dd0:	andeq	r6, r7, r8, ror #19
   39dd4:	andeq	fp, r2, r8, lsr #22
   39dd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39ddc:	mov	r5, r1
   39de0:	ldr	r6, [pc, #1176]	; 3a280 <ftello64@plt+0x2652c>
   39de4:	ldr	r7, [pc, #1176]	; 3a284 <ftello64@plt+0x26530>
   39de8:	sub	sp, sp, #76	; 0x4c
   39dec:	ldr	ip, [r6, #20]
   39df0:	ldr	r1, [r7]
   39df4:	cmp	ip, #0
   39df8:	mov	r8, r3
   39dfc:	str	r1, [sp, #68]	; 0x44
   39e00:	ldr	r9, [sp, #112]	; 0x70
   39e04:	beq	39eac <ftello64@plt+0x26158>
   39e08:	ldr	r0, [pc, #1144]	; 3a288 <ftello64@plt+0x26534>
   39e0c:	bl	13d00 <gcry_strdup@plt>
   39e10:	subs	r4, r0, #0
   39e14:	beq	39ec8 <ftello64@plt+0x26174>
   39e18:	ldr	r5, [r6, #20]
   39e1c:	cmp	r5, #0
   39e20:	beq	39ee8 <ftello64@plt+0x26194>
   39e24:	mov	r0, r5
   39e28:	bl	132b0 <gpgrt_set_binary@plt>
   39e2c:	mov	sl, #0
   39e30:	ldr	r0, [r6, #20]
   39e34:	cmp	r0, #0
   39e38:	beq	39e84 <ftello64@plt+0x26130>
   39e3c:	bl	13cd0 <gpgrt_fileno@plt>
   39e40:	bl	2c4b0 <ftello64@plt+0x1875c>
   39e44:	cmp	r0, #0
   39e48:	bne	39fac <ftello64@plt+0x26258>
   39e4c:	cmp	r5, #0
   39e50:	andeq	sl, sl, #1
   39e54:	movne	sl, #1
   39e58:	cmp	sl, #0
   39e5c:	bne	39e84 <ftello64@plt+0x26130>
   39e60:	mov	r0, r4
   39e64:	bl	2c4b8 <ftello64@plt+0x18764>
   39e68:	cmp	r0, #0
   39e6c:	bne	3a0c0 <ftello64@plt+0x2636c>
   39e70:	ldr	r1, [pc, #1044]	; 3a28c <ftello64@plt+0x26538>
   39e74:	mov	r0, r4
   39e78:	bl	13970 <gpgrt_fopen@plt>
   39e7c:	subs	r5, r0, #0
   39e80:	beq	3a1bc <ftello64@plt+0x26468>
   39e84:	mov	r6, #0
   39e88:	str	r4, [r8]
   39e8c:	str	r5, [r9]
   39e90:	ldr	r2, [sp, #68]	; 0x44
   39e94:	ldr	r3, [r7]
   39e98:	mov	r0, r6
   39e9c:	cmp	r2, r3
   39ea0:	bne	3a27c <ftello64@plt+0x26528>
   39ea4:	add	sp, sp, #76	; 0x4c
   39ea8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39eac:	ldr	r4, [r6, #16]
   39eb0:	cmp	r4, #0
   39eb4:	beq	39fe8 <ftello64@plt+0x26294>
   39eb8:	mov	r0, r4
   39ebc:	bl	13d00 <gcry_strdup@plt>
   39ec0:	subs	r4, r0, #0
   39ec4:	bne	39e18 <ftello64@plt+0x260c4>
   39ec8:	bl	1385c <gpg_err_code_from_syserror@plt>
   39ecc:	cmp	r0, #0
   39ed0:	uxthne	r0, r0
   39ed4:	orrne	r6, r0, #33554432	; 0x2000000
   39ed8:	bne	39fa0 <ftello64@plt+0x2624c>
   39edc:	mov	r5, #0
   39ee0:	mov	r4, r5
   39ee4:	b	39e84 <ftello64@plt+0x26130>
   39ee8:	mov	r0, r4
   39eec:	bl	55e80 <ftello64@plt+0x4212c>
   39ef0:	cmp	r0, #0
   39ef4:	bne	39f04 <ftello64@plt+0x261b0>
   39ef8:	ldrb	r3, [r4]
   39efc:	cmp	r3, #0
   39f00:	bne	3a060 <ftello64@plt+0x2630c>
   39f04:	mov	r2, #0
   39f08:	mov	r1, #1
   39f0c:	mov	r0, r4
   39f10:	bl	4f5b8 <ftello64@plt+0x3b864>
   39f14:	cmn	r0, #1
   39f18:	mov	sl, r0
   39f1c:	beq	3a154 <ftello64@plt+0x26400>
   39f20:	ldr	r1, [pc, #868]	; 3a28c <ftello64@plt+0x26538>
   39f24:	bl	1361c <gpgrt_fdopen_nc@plt>
   39f28:	subs	r5, r0, #0
   39f2c:	beq	3a1e0 <ftello64@plt+0x2648c>
   39f30:	ldr	r0, [r6, #20]
   39f34:	cmp	r0, #0
   39f38:	beq	39e84 <ftello64@plt+0x26130>
   39f3c:	bl	13cd0 <gpgrt_fileno@plt>
   39f40:	bl	2c4b0 <ftello64@plt+0x1875c>
   39f44:	subs	sl, r0, #0
   39f48:	beq	39e4c <ftello64@plt+0x260f8>
   39f4c:	mov	r2, #5
   39f50:	ldr	r1, [pc, #824]	; 3a290 <ftello64@plt+0x2653c>
   39f54:	mov	r0, #0
   39f58:	bl	13484 <dcgettext@plt>
   39f5c:	mov	r8, r0
   39f60:	ldr	r0, [pc, #812]	; 3a294 <ftello64@plt+0x26540>
   39f64:	bl	13b50 <gpg_strerror@plt>
   39f68:	mov	r1, r4
   39f6c:	mov	r2, r0
   39f70:	mov	r0, r8
   39f74:	bl	4eb24 <ftello64@plt+0x3add0>
   39f78:	mov	r0, #1
   39f7c:	bl	13790 <_gpgrt_get_std_stream@plt>
   39f80:	cmp	r5, r0
   39f84:	beq	39fe0 <ftello64@plt+0x2628c>
   39f88:	ldr	r3, [r6, #20]
   39f8c:	cmp	r3, r5
   39f90:	beq	39fe0 <ftello64@plt+0x2628c>
   39f94:	mov	r0, r5
   39f98:	bl	1364c <gpgrt_fclose@plt>
   39f9c:	ldr	r6, [pc, #752]	; 3a294 <ftello64@plt+0x26540>
   39fa0:	mov	r0, r4
   39fa4:	bl	13448 <gcry_free@plt>
   39fa8:	b	39e90 <ftello64@plt+0x2613c>
   39fac:	mov	r2, #5
   39fb0:	ldr	r1, [pc, #728]	; 3a290 <ftello64@plt+0x2653c>
   39fb4:	mov	r0, #0
   39fb8:	bl	13484 <dcgettext@plt>
   39fbc:	mov	r8, r0
   39fc0:	ldr	r0, [pc, #716]	; 3a294 <ftello64@plt+0x26540>
   39fc4:	bl	13b50 <gpg_strerror@plt>
   39fc8:	mov	r1, r4
   39fcc:	mov	r2, r0
   39fd0:	mov	r0, r8
   39fd4:	bl	4eb24 <ftello64@plt+0x3add0>
   39fd8:	cmp	r5, #0
   39fdc:	bne	39f78 <ftello64@plt+0x26224>
   39fe0:	ldr	r6, [pc, #684]	; 3a294 <ftello64@plt+0x26540>
   39fe4:	b	39fa0 <ftello64@plt+0x2624c>
   39fe8:	cmp	r5, #8
   39fec:	mov	sl, r2
   39ff0:	mov	fp, r0
   39ff4:	beq	3a10c <ftello64@plt+0x263b8>
   39ff8:	ldrb	r3, [r6, #560]	; 0x230
   39ffc:	tst	r3, #2
   3a000:	bne	3a13c <ftello64@plt+0x263e8>
   3a004:	cmp	sl, #0
   3a008:	beq	3a020 <ftello64@plt+0x262cc>
   3a00c:	mov	r0, sl
   3a010:	bl	578e8 <ftello64@plt+0x43b94>
   3a014:	bl	2fee8 <ftello64@plt+0x1c194>
   3a018:	subs	r4, r0, #0
   3a01c:	bne	39e18 <ftello64@plt+0x260c4>
   3a020:	mov	r1, r5
   3a024:	mov	r0, fp
   3a028:	bl	2fff4 <ftello64@plt+0x1c2a0>
   3a02c:	subs	r4, r0, #0
   3a030:	bne	39e18 <ftello64@plt+0x260c4>
   3a034:	ldr	r6, [pc, #604]	; 3a298 <ftello64@plt+0x26544>
   3a038:	b	39fa0 <ftello64@plt+0x2624c>
   3a03c:	bl	2fff4 <ftello64@plt+0x1c2a0>
   3a040:	subs	r5, r0, #0
   3a044:	beq	3a180 <ftello64@plt+0x2642c>
   3a048:	ldrb	r3, [r5]
   3a04c:	cmp	r3, #0
   3a050:	beq	3a180 <ftello64@plt+0x2642c>
   3a054:	mov	r0, r4
   3a058:	bl	13448 <gcry_free@plt>
   3a05c:	mov	r4, r5
   3a060:	mov	r0, r4
   3a064:	bl	2fe18 <ftello64@plt+0x1c0c4>
   3a068:	subs	r1, r0, #0
   3a06c:	beq	3a03c <ftello64@plt+0x262e8>
   3a070:	ldr	r0, [r6, #20]
   3a074:	cmp	r0, #0
   3a078:	beq	39e60 <ftello64@plt+0x2610c>
   3a07c:	bl	13cd0 <gpgrt_fileno@plt>
   3a080:	bl	2c4b0 <ftello64@plt+0x1875c>
   3a084:	cmp	r0, #0
   3a088:	beq	39e60 <ftello64@plt+0x2610c>
   3a08c:	mov	r2, #5
   3a090:	ldr	r1, [pc, #504]	; 3a290 <ftello64@plt+0x2653c>
   3a094:	mov	r0, #0
   3a098:	bl	13484 <dcgettext@plt>
   3a09c:	ldr	r6, [pc, #496]	; 3a294 <ftello64@plt+0x26540>
   3a0a0:	mov	r5, r0
   3a0a4:	ldr	r0, [pc, #488]	; 3a294 <ftello64@plt+0x26540>
   3a0a8:	bl	13b50 <gpg_strerror@plt>
   3a0ac:	mov	r1, r4
   3a0b0:	mov	r2, r0
   3a0b4:	mov	r0, r5
   3a0b8:	bl	4eb24 <ftello64@plt+0x3add0>
   3a0bc:	b	39fa0 <ftello64@plt+0x2624c>
   3a0c0:	mov	r0, #1
   3a0c4:	bl	13b2c <gpg_err_set_errno@plt>
   3a0c8:	bl	1385c <gpg_err_code_from_syserror@plt>
   3a0cc:	subs	r5, r0, #0
   3a0d0:	beq	3a190 <ftello64@plt+0x2643c>
   3a0d4:	uxth	r5, r5
   3a0d8:	ldr	r1, [pc, #432]	; 3a290 <ftello64@plt+0x2653c>
   3a0dc:	orr	r6, r5, #33554432	; 0x2000000
   3a0e0:	mov	r2, #5
   3a0e4:	mov	r0, #0
   3a0e8:	bl	13484 <dcgettext@plt>
   3a0ec:	mov	r5, r0
   3a0f0:	mov	r0, r6
   3a0f4:	bl	13b50 <gpg_strerror@plt>
   3a0f8:	mov	r1, r4
   3a0fc:	mov	r2, r0
   3a100:	mov	r0, r5
   3a104:	bl	4eb24 <ftello64@plt+0x3add0>
   3a108:	b	39fa0 <ftello64@plt+0x2624c>
   3a10c:	mov	r2, r5
   3a110:	ldr	r1, [pc, #388]	; 3a29c <ftello64@plt+0x26548>
   3a114:	bl	13454 <memcmp@plt>
   3a118:	cmp	r0, #0
   3a11c:	bne	39ff8 <ftello64@plt+0x262a4>
   3a120:	mov	r2, #5
   3a124:	ldr	r1, [pc, #372]	; 3a2a0 <ftello64@plt+0x2654c>
   3a128:	bl	13484 <dcgettext@plt>
   3a12c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3a130:	mov	r5, r4
   3a134:	mov	sl, #1
   3a138:	b	39e30 <ftello64@plt+0x260dc>
   3a13c:	mov	r1, r5
   3a140:	mov	r0, fp
   3a144:	mov	r2, #0
   3a148:	bl	4b4c0 <ftello64@plt+0x3776c>
   3a14c:	mov	r4, r0
   3a150:	b	39e18 <ftello64@plt+0x260c4>
   3a154:	mov	r0, #1
   3a158:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a15c:	mov	r5, r0
   3a160:	bl	132b0 <gpgrt_set_binary@plt>
   3a164:	ldr	r0, [r6, #20]
   3a168:	cmp	r0, #0
   3a16c:	movne	sl, #0
   3a170:	bne	39e3c <ftello64@plt+0x260e8>
   3a174:	adds	sl, r5, #0
   3a178:	movne	sl, #1
   3a17c:	b	39e58 <ftello64@plt+0x26104>
   3a180:	mov	r0, r5
   3a184:	bl	13448 <gcry_free@plt>
   3a188:	ldr	r6, [pc, #264]	; 3a298 <ftello64@plt+0x26544>
   3a18c:	b	39fa0 <ftello64@plt+0x2624c>
   3a190:	mov	r2, #5
   3a194:	ldr	r1, [pc, #244]	; 3a290 <ftello64@plt+0x2653c>
   3a198:	bl	13484 <dcgettext@plt>
   3a19c:	mov	r6, r0
   3a1a0:	mov	r0, r5
   3a1a4:	bl	13b50 <gpg_strerror@plt>
   3a1a8:	mov	r1, r4
   3a1ac:	mov	r2, r0
   3a1b0:	mov	r0, r6
   3a1b4:	bl	4eb24 <ftello64@plt+0x3add0>
   3a1b8:	b	39e84 <ftello64@plt+0x26130>
   3a1bc:	bl	1385c <gpg_err_code_from_syserror@plt>
   3a1c0:	subs	r3, r0, #0
   3a1c4:	beq	3a190 <ftello64@plt+0x2643c>
   3a1c8:	uxth	r3, r3
   3a1cc:	orr	r6, r3, #33554432	; 0x2000000
   3a1d0:	mov	r0, r5
   3a1d4:	mov	r2, #5
   3a1d8:	ldr	r1, [pc, #176]	; 3a290 <ftello64@plt+0x2653c>
   3a1dc:	b	3a0e8 <ftello64@plt+0x26394>
   3a1e0:	bl	1385c <gpg_err_code_from_syserror@plt>
   3a1e4:	cmp	r0, #0
   3a1e8:	beq	3a238 <ftello64@plt+0x264e4>
   3a1ec:	mov	r3, sl
   3a1f0:	uxth	r6, r0
   3a1f4:	ldr	r2, [pc, #168]	; 3a2a4 <ftello64@plt+0x26550>
   3a1f8:	add	r0, sp, #4
   3a1fc:	mov	r1, #64	; 0x40
   3a200:	bl	13a30 <gpgrt_snprintf@plt>
   3a204:	mov	r2, #5
   3a208:	ldr	r1, [pc, #152]	; 3a2a8 <ftello64@plt+0x26554>
   3a20c:	mov	r0, r5
   3a210:	bl	13484 <dcgettext@plt>
   3a214:	orr	r6, r6, #33554432	; 0x2000000
   3a218:	mov	r5, r0
   3a21c:	mov	r0, r6
   3a220:	bl	13b50 <gpg_strerror@plt>
   3a224:	add	r1, sp, #4
   3a228:	mov	r2, r0
   3a22c:	mov	r0, r5
   3a230:	bl	4eb24 <ftello64@plt+0x3add0>
   3a234:	b	39fa0 <ftello64@plt+0x2624c>
   3a238:	mov	r3, sl
   3a23c:	add	r0, sp, #4
   3a240:	ldr	r2, [pc, #92]	; 3a2a4 <ftello64@plt+0x26550>
   3a244:	mov	r1, #64	; 0x40
   3a248:	bl	13a30 <gpgrt_snprintf@plt>
   3a24c:	mov	r2, #5
   3a250:	ldr	r1, [pc, #80]	; 3a2a8 <ftello64@plt+0x26554>
   3a254:	mov	r0, r5
   3a258:	bl	13484 <dcgettext@plt>
   3a25c:	mov	r6, r0
   3a260:	mov	r0, r5
   3a264:	bl	13b50 <gpg_strerror@plt>
   3a268:	add	r1, sp, #4
   3a26c:	mov	r2, r0
   3a270:	mov	r0, r6
   3a274:	bl	4eb24 <ftello64@plt+0x3add0>
   3a278:	b	39e84 <ftello64@plt+0x26130>
   3a27c:	bl	134b4 <__stack_chk_fail@plt>
   3a280:	andeq	r8, r7, r0, asr r2
   3a284:	andeq	r6, r7, r8, ror #19
   3a288:	andeq	r1, r6, ip, lsr #27
   3a28c:	andeq	sp, r5, r4, lsr r1
   3a290:	andeq	r1, r6, r8, ror #27
   3a294:	andeq	r8, r0, #107	; 0x6b
   3a298:	andeq	r0, r0, #1
   3a29c:	andeq	lr, r5, r4, asr #23
   3a2a0:			; <UNDEFINED> instruction: 0x00061db4
   3a2a4:	andeq	r0, r6, r8, ror #5
   3a2a8:	andeq	sp, r5, r0, ror fp
   3a2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a2b0:	mov	r5, r1
   3a2b4:	ldr	r6, [r0, #12]
   3a2b8:	sub	sp, sp, #92	; 0x5c
   3a2bc:	sub	r1, r6, #116	; 0x74
   3a2c0:	cmp	r6, #109	; 0x6d
   3a2c4:	cmpne	r1, #1
   3a2c8:	ldr	r1, [pc, #2548]	; 3acc4 <ftello64@plt+0x26f70>
   3a2cc:	movhi	r6, #0
   3a2d0:	subs	r8, r2, #0
   3a2d4:	ldr	r1, [r1]
   3a2d8:	mov	r2, #0
   3a2dc:	mov	r4, r0
   3a2e0:	mov	r7, r3
   3a2e4:	str	r1, [sp, #84]	; 0x54
   3a2e8:	str	r2, [sp, #24]
   3a2ec:	str	r2, [sp, #28]
   3a2f0:	beq	3a6b8 <ftello64@plt+0x26964>
   3a2f4:	ldrb	r3, [r4, #9]
   3a2f8:	cmp	r3, #0
   3a2fc:	bne	3a4f0 <ftello64@plt+0x2679c>
   3a300:	cmp	r7, #0
   3a304:	bne	3ab40 <ftello64@plt+0x26dec>
   3a308:	cmp	r6, #0
   3a30c:	beq	3a9ec <ftello64@plt+0x26c98>
   3a310:	ldr	r3, [r4]
   3a314:	cmp	r3, #0
   3a318:	beq	3a644 <ftello64@plt+0x268f0>
   3a31c:	str	r6, [sp, #8]
   3a320:	ldr	fp, [pc, #2464]	; 3acc8 <ftello64@plt+0x26f74>
   3a324:	ldr	r9, [pc, #2464]	; 3accc <ftello64@plt+0x26f78>
   3a328:	mov	r6, r4
   3a32c:	mov	sl, r5
   3a330:	str	r7, [sp, #16]
   3a334:	b	3a408 <ftello64@plt+0x266b4>
   3a338:	ldr	r1, [r0, #16]
   3a33c:	ldr	ip, [r0, #20]
   3a340:	ldr	lr, [r0, #48]	; 0x30
   3a344:	adds	r1, r1, #1
   3a348:	str	r1, [r0, #16]
   3a34c:	adc	ip, ip, #0
   3a350:	add	r1, r2, #1
   3a354:	str	ip, [r0, #20]
   3a358:	str	r1, [r0, #40]	; 0x28
   3a35c:	ldrb	r8, [lr, r2]
   3a360:	ldr	r7, [sl]
   3a364:	cmp	r7, #0
   3a368:	beq	3a38c <ftello64@plt+0x26638>
   3a36c:	ldr	r2, [r7, #4]
   3a370:	ldr	r1, [r7, #8]
   3a374:	cmp	r2, r1
   3a378:	beq	3a624 <ftello64@plt+0x268d0>
   3a37c:	add	r1, r7, r2
   3a380:	add	r2, r2, #1
   3a384:	str	r2, [r7, #4]
   3a388:	strb	r8, [r1, #12]
   3a38c:	ldr	r3, [sp, #8]
   3a390:	sub	r2, r8, #13
   3a394:	cmp	r3, #109	; 0x6d
   3a398:	clz	r2, r2
   3a39c:	lsr	r2, r2, #5
   3a3a0:	moveq	r2, #0
   3a3a4:	cmp	r2, #0
   3a3a8:	bne	3a3f4 <ftello64@plt+0x266a0>
   3a3ac:	ldr	r1, [sp, #28]
   3a3b0:	cmp	r1, #0
   3a3b4:	beq	3a3f4 <ftello64@plt+0x266a0>
   3a3b8:	ldrd	r2, [fp, #24]
   3a3bc:	orrs	r0, r2, r3
   3a3c0:	beq	3a3e4 <ftello64@plt+0x26690>
   3a3c4:	ldr	ip, [r9]
   3a3c8:	ldr	r0, [r9, #4]
   3a3cc:	adds	r4, ip, #1
   3a3d0:	adc	r5, r0, #0
   3a3d4:	cmp	r2, r4
   3a3d8:	sbcs	r3, r3, r5
   3a3dc:	strd	r4, [r9]
   3a3e0:	blt	3ab50 <ftello64@plt+0x26dfc>
   3a3e4:	mov	r0, r8
   3a3e8:	bl	13634 <gpgrt_fputc@plt>
   3a3ec:	cmn	r0, #1
   3a3f0:	beq	3a5f0 <ftello64@plt+0x2689c>
   3a3f4:	ldr	r2, [r6]
   3a3f8:	sub	r2, r2, #1
   3a3fc:	cmp	r2, #0
   3a400:	str	r2, [r6]
   3a404:	beq	3a644 <ftello64@plt+0x268f0>
   3a408:	ldr	r0, [r6, #4]
   3a40c:	ldr	r2, [r0, #32]
   3a410:	cmp	r2, #0
   3a414:	bne	3a428 <ftello64@plt+0x266d4>
   3a418:	ldr	r2, [r0, #40]	; 0x28
   3a41c:	ldr	r1, [r0, #44]	; 0x2c
   3a420:	cmp	r2, r1
   3a424:	bcc	3a338 <ftello64@plt+0x265e4>
   3a428:	bl	565dc <ftello64@plt+0x42888>
   3a42c:	cmn	r0, #1
   3a430:	mov	r8, r0
   3a434:	bne	3a360 <ftello64@plt+0x2660c>
   3a438:	ldr	r7, [sp, #16]
   3a43c:	bl	1385c <gpg_err_code_from_syserror@plt>
   3a440:	ldr	r1, [r6]
   3a444:	cmp	r0, #0
   3a448:	uxthne	r0, r0
   3a44c:	orrne	r7, r0, #33554432	; 0x2000000
   3a450:	ldr	r0, [pc, #2168]	; 3acd0 <ftello64@plt+0x26f7c>
   3a454:	mov	r8, r7
   3a458:	bl	4eb24 <ftello64@plt+0x3add0>
   3a45c:	mov	r0, #1
   3a460:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a464:	bl	134f0 <gpgrt_fflush@plt>
   3a468:	cmp	r0, #0
   3a46c:	beq	3a490 <ftello64@plt+0x2673c>
   3a470:	cmp	r8, #0
   3a474:	beq	3a6a0 <ftello64@plt+0x2694c>
   3a478:	mov	r0, r8
   3a47c:	bl	13b50 <gpg_strerror@plt>
   3a480:	ldr	r1, [pc, #2124]	; 3acd4 <ftello64@plt+0x26f80>
   3a484:	mov	r2, r0
   3a488:	ldr	r0, [pc, #2120]	; 3acd8 <ftello64@plt+0x26f84>
   3a48c:	bl	4eb24 <ftello64@plt+0x3add0>
   3a490:	ldr	r3, [sp, #28]
   3a494:	cmp	r3, #0
   3a498:	beq	3a4c8 <ftello64@plt+0x26774>
   3a49c:	mov	r0, #1
   3a4a0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a4a4:	ldr	r3, [sp, #28]
   3a4a8:	cmp	r3, r0
   3a4ac:	beq	3a4c8 <ftello64@plt+0x26774>
   3a4b0:	ldr	r2, [pc, #2064]	; 3acc8 <ftello64@plt+0x26f74>
   3a4b4:	ldr	r2, [r2, #20]
   3a4b8:	cmp	r3, r2
   3a4bc:	beq	3a4c8 <ftello64@plt+0x26774>
   3a4c0:	mov	r0, r3
   3a4c4:	bl	1364c <gpgrt_fclose@plt>
   3a4c8:	ldr	r0, [sp, #24]
   3a4cc:	bl	13448 <gcry_free@plt>
   3a4d0:	ldr	r3, [pc, #2028]	; 3acc4 <ftello64@plt+0x26f70>
   3a4d4:	ldr	r2, [sp, #84]	; 0x54
   3a4d8:	mov	r0, r8
   3a4dc:	ldr	r3, [r3]
   3a4e0:	cmp	r2, r3
   3a4e4:	bne	3acc0 <ftello64@plt+0x26f6c>
   3a4e8:	add	sp, sp, #92	; 0x5c
   3a4ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a4f0:	cmp	r7, #0
   3a4f4:	bne	3a704 <ftello64@plt+0x269b0>
   3a4f8:	cmp	r6, #0
   3a4fc:	beq	3a8b0 <ftello64@plt+0x26b5c>
   3a500:	ldr	r7, [pc, #1984]	; 3acc8 <ftello64@plt+0x26f74>
   3a504:	ldr	r9, [pc, #1984]	; 3accc <ftello64@plt+0x26f78>
   3a508:	mov	r8, r6
   3a50c:	ldr	r0, [r4, #4]
   3a510:	ldr	r3, [r0, #32]
   3a514:	cmp	r3, #0
   3a518:	bne	3a970 <ftello64@plt+0x26c1c>
   3a51c:	ldr	r3, [r0, #40]	; 0x28
   3a520:	ldr	r2, [r0, #44]	; 0x2c
   3a524:	cmp	r3, r2
   3a528:	bcs	3a970 <ftello64@plt+0x26c1c>
   3a52c:	ldr	r2, [r0, #16]
   3a530:	ldr	r1, [r0, #20]
   3a534:	ldr	ip, [r0, #48]	; 0x30
   3a538:	adds	r2, r2, #1
   3a53c:	str	r2, [r0, #16]
   3a540:	adc	r1, r1, #0
   3a544:	add	r2, r3, #1
   3a548:	str	r1, [r0, #20]
   3a54c:	str	r2, [r0, #40]	; 0x28
   3a550:	ldrb	r6, [ip, r3]
   3a554:	ldr	sl, [r5]
   3a558:	cmp	sl, #0
   3a55c:	beq	3a580 <ftello64@plt+0x2682c>
   3a560:	ldr	r2, [sl, #4]
   3a564:	ldr	r1, [sl, #8]
   3a568:	cmp	r2, r1
   3a56c:	beq	3a984 <ftello64@plt+0x26c30>
   3a570:	add	r1, sl, r2
   3a574:	add	r2, r2, #1
   3a578:	str	r2, [sl, #4]
   3a57c:	strb	r6, [r1, #12]
   3a580:	cmp	r8, #109	; 0x6d
   3a584:	sub	r2, r6, #13
   3a588:	clz	r2, r2
   3a58c:	lsr	r2, r2, #5
   3a590:	moveq	r2, #0
   3a594:	cmp	r2, #0
   3a598:	bne	3a50c <ftello64@plt+0x267b8>
   3a59c:	ldr	r1, [sp, #28]
   3a5a0:	cmp	r1, #0
   3a5a4:	beq	3a50c <ftello64@plt+0x267b8>
   3a5a8:	ldrd	r2, [r7, #24]
   3a5ac:	orrs	r0, r2, r3
   3a5b0:	beq	3a5e0 <ftello64@plt+0x2688c>
   3a5b4:	ldr	ip, [r9]
   3a5b8:	ldr	r0, [r9, #4]
   3a5bc:	adds	ip, ip, #1
   3a5c0:	adc	r0, r0, #0
   3a5c4:	str	ip, [sp, #8]
   3a5c8:	str	r0, [sp, #12]
   3a5cc:	ldrd	sl, [sp, #8]
   3a5d0:	cmp	r2, sl
   3a5d4:	sbcs	r3, r3, fp
   3a5d8:	strd	sl, [r9]
   3a5dc:	blt	3abe0 <ftello64@plt+0x26e8c>
   3a5e0:	mov	r0, r6
   3a5e4:	bl	13634 <gpgrt_fputc@plt>
   3a5e8:	cmn	r0, #1
   3a5ec:	bne	3a50c <ftello64@plt+0x267b8>
   3a5f0:	ldr	r0, [sp, #28]
   3a5f4:	bl	134cc <gpgrt_ferror@plt>
   3a5f8:	cmp	r0, #0
   3a5fc:	ldreq	r0, [pc, #1752]	; 3acdc <ftello64@plt+0x26f88>
   3a600:	bne	3ab24 <ftello64@plt+0x26dd0>
   3a604:	mov	r8, r0
   3a608:	ldr	r4, [sp, #24]
   3a60c:	bl	13b50 <gpg_strerror@plt>
   3a610:	mov	r1, r4
   3a614:	mov	r2, r0
   3a618:	ldr	r0, [pc, #1728]	; 3ace0 <ftello64@plt+0x26f8c>
   3a61c:	bl	4eb24 <ftello64@plt+0x3add0>
   3a620:	b	3a45c <ftello64@plt+0x26708>
   3a624:	mov	r2, #0
   3a628:	mov	r1, r2
   3a62c:	mov	r0, r7
   3a630:	bl	13430 <gcry_md_write@plt>
   3a634:	ldr	r2, [r7, #4]
   3a638:	b	3a37c <ftello64@plt+0x26628>
   3a63c:	mov	r0, r6
   3a640:	bl	13448 <gcry_free@plt>
   3a644:	ldr	r3, [sp, #28]
   3a648:	cmp	r3, #0
   3a64c:	beq	3a684 <ftello64@plt+0x26930>
   3a650:	mov	r0, #1
   3a654:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a658:	ldr	r3, [sp, #28]
   3a65c:	cmp	r3, r0
   3a660:	beq	3a684 <ftello64@plt+0x26930>
   3a664:	ldr	r2, [pc, #1628]	; 3acc8 <ftello64@plt+0x26f74>
   3a668:	ldr	r2, [r2, #20]
   3a66c:	cmp	r3, r2
   3a670:	beq	3a684 <ftello64@plt+0x26930>
   3a674:	mov	r0, r3
   3a678:	bl	1364c <gpgrt_fclose@plt>
   3a67c:	cmp	r0, #0
   3a680:	bne	3ab68 <ftello64@plt+0x26e14>
   3a684:	mov	r3, #0
   3a688:	mov	r0, #1
   3a68c:	str	r3, [sp, #28]
   3a690:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a694:	bl	134f0 <gpgrt_fflush@plt>
   3a698:	subs	r8, r0, #0
   3a69c:	beq	3a490 <ftello64@plt+0x2673c>
   3a6a0:	bl	1385c <gpg_err_code_from_syserror@plt>
   3a6a4:	cmp	r0, #0
   3a6a8:	uxthne	r0, r0
   3a6ac:	orrne	r0, r0, #33554432	; 0x2000000
   3a6b0:	mov	r8, r0
   3a6b4:	b	3a47c <ftello64@plt+0x26728>
   3a6b8:	bl	38cd8 <ftello64@plt+0x24f84>
   3a6bc:	add	r9, r4, #24
   3a6c0:	cmp	r0, #0
   3a6c4:	bne	3aab4 <ftello64@plt+0x26d60>
   3a6c8:	add	r3, sp, #28
   3a6cc:	str	r3, [sp]
   3a6d0:	mov	r0, r9
   3a6d4:	add	r3, sp, #24
   3a6d8:	ldr	r2, [r4, #4]
   3a6dc:	ldr	r1, [r4, #20]
   3a6e0:	bl	39dd8 <ftello64@plt+0x26084>
   3a6e4:	subs	r8, r0, #0
   3a6e8:	beq	3a2f4 <ftello64@plt+0x265a0>
   3a6ec:	mov	r0, #1
   3a6f0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3a6f4:	bl	134f0 <gpgrt_fflush@plt>
   3a6f8:	cmp	r0, #0
   3a6fc:	bne	3a478 <ftello64@plt+0x26724>
   3a700:	b	3a490 <ftello64@plt+0x2673c>
   3a704:	ldr	r9, [pc, #1472]	; 3accc <ftello64@plt+0x26f78>
   3a708:	mov	r8, #0
   3a70c:	ldr	r0, [r4, #4]
   3a710:	ldr	r3, [r0, #32]
   3a714:	cmp	r3, #0
   3a718:	bne	3a7fc <ftello64@plt+0x26aa8>
   3a71c:	ldrd	r2, [r0, #40]	; 0x28
   3a720:	cmp	r2, r3
   3a724:	bcs	3a7fc <ftello64@plt+0x26aa8>
   3a728:	ldr	r3, [r0, #16]
   3a72c:	ldr	r1, [r0, #20]
   3a730:	ldr	ip, [r0, #48]	; 0x30
   3a734:	adds	r3, r3, #1
   3a738:	str	r3, [r0, #16]
   3a73c:	adc	r1, r1, #0
   3a740:	add	r3, r2, #1
   3a744:	str	r1, [r0, #20]
   3a748:	str	r3, [r0, #40]	; 0x28
   3a74c:	ldrb	r6, [ip, r2]
   3a750:	ldr	r1, [sp, #28]
   3a754:	cmp	r1, #0
   3a758:	beq	3a798 <ftello64@plt+0x26a44>
   3a75c:	ldr	r3, [pc, #1380]	; 3acc8 <ftello64@plt+0x26f74>
   3a760:	ldrd	r2, [r3, #24]
   3a764:	orrs	r0, r2, r3
   3a768:	beq	3a788 <ftello64@plt+0x26a34>
   3a76c:	ldm	r9, {r0, ip}
   3a770:	adds	sl, r0, #1
   3a774:	adc	fp, ip, #0
   3a778:	cmp	r2, sl
   3a77c:	sbcs	r3, r3, fp
   3a780:	strd	sl, [r9]
   3a784:	blt	3ab50 <ftello64@plt+0x26dfc>
   3a788:	mov	r0, r6
   3a78c:	bl	13634 <gpgrt_fputc@plt>
   3a790:	cmn	r0, #1
   3a794:	beq	3ab24 <ftello64@plt+0x26dd0>
   3a798:	ldr	r7, [r5]
   3a79c:	cmp	r7, #0
   3a7a0:	beq	3a70c <ftello64@plt+0x269b8>
   3a7a4:	cmp	r8, #2
   3a7a8:	beq	3a82c <ftello64@plt+0x26ad8>
   3a7ac:	cmp	r8, #0
   3a7b0:	beq	3a874 <ftello64@plt+0x26b20>
   3a7b4:	cmp	r6, #10
   3a7b8:	beq	3a824 <ftello64@plt+0x26ad0>
   3a7bc:	ldr	r3, [r7, #4]
   3a7c0:	ldr	r2, [r7, #8]
   3a7c4:	cmp	r3, r2
   3a7c8:	beq	3abc8 <ftello64@plt+0x26e74>
   3a7cc:	add	r2, r7, r3
   3a7d0:	mov	r1, #13
   3a7d4:	add	r3, r3, #1
   3a7d8:	cmp	r6, #13
   3a7dc:	str	r3, [r7, #4]
   3a7e0:	strb	r1, [r2, #12]
   3a7e4:	bne	3a884 <ftello64@plt+0x26b30>
   3a7e8:	ldr	r0, [r4, #4]
   3a7ec:	mov	r8, #1
   3a7f0:	ldr	r3, [r0, #32]
   3a7f4:	cmp	r3, #0
   3a7f8:	beq	3a71c <ftello64@plt+0x269c8>
   3a7fc:	bl	565dc <ftello64@plt+0x42888>
   3a800:	cmn	r0, #1
   3a804:	mov	r6, r0
   3a808:	bne	3a750 <ftello64@plt+0x269fc>
   3a80c:	mov	r3, #0
   3a810:	str	r3, [r4, #4]
   3a814:	ldr	r3, [sp, #28]
   3a818:	cmp	r3, #0
   3a81c:	bne	3a650 <ftello64@plt+0x268fc>
   3a820:	b	3a684 <ftello64@plt+0x26930>
   3a824:	mov	r8, #2
   3a828:	b	3a70c <ftello64@plt+0x269b8>
   3a82c:	ldr	r3, [r7, #4]
   3a830:	ldr	r2, [r7, #8]
   3a834:	cmp	r3, r2
   3a838:	movne	r8, r7
   3a83c:	beq	3a9cc <ftello64@plt+0x26c78>
   3a840:	add	r1, r7, r3
   3a844:	mov	r0, #13
   3a848:	add	r3, r3, #1
   3a84c:	str	r3, [r7, #4]
   3a850:	strb	r0, [r1, #12]
   3a854:	ldr	r3, [r8, #4]
   3a858:	cmp	r3, r2
   3a85c:	beq	3a9b4 <ftello64@plt+0x26c60>
   3a860:	add	r2, r8, r3
   3a864:	mov	r1, #10
   3a868:	add	r3, r3, #1
   3a86c:	str	r3, [r8, #4]
   3a870:	strb	r1, [r2, #12]
   3a874:	cmp	r6, #13
   3a878:	beq	3a7e8 <ftello64@plt+0x26a94>
   3a87c:	cmp	r6, #10
   3a880:	beq	3a824 <ftello64@plt+0x26ad0>
   3a884:	ldr	r7, [r5]
   3a888:	ldr	r3, [r7, #4]
   3a88c:	ldr	r2, [r7, #8]
   3a890:	cmp	r3, r2
   3a894:	beq	3a99c <ftello64@plt+0x26c48>
   3a898:	add	r2, r7, r3
   3a89c:	add	r3, r3, #1
   3a8a0:	str	r3, [r7, #4]
   3a8a4:	mov	r8, #0
   3a8a8:	strb	r6, [r2, #12]
   3a8ac:	b	3a70c <ftello64@plt+0x269b8>
   3a8b0:	mov	r0, #32768	; 0x8000
   3a8b4:	bl	13214 <gcry_malloc@plt>
   3a8b8:	subs	r9, r0, #0
   3a8bc:	beq	3aca8 <ftello64@plt+0x26f54>
   3a8c0:	ldr	r8, [pc, #1028]	; 3accc <ftello64@plt+0x26f78>
   3a8c4:	ldr	r7, [pc, #1048]	; 3ace4 <ftello64@plt+0x26f90>
   3a8c8:	mov	r2, #32768	; 0x8000
   3a8cc:	mov	r1, r9
   3a8d0:	ldr	r0, [r4, #4]
   3a8d4:	bl	566d0 <ftello64@plt+0x4297c>
   3a8d8:	cmn	r0, #1
   3a8dc:	mov	r6, r0
   3a8e0:	beq	3a964 <ftello64@plt+0x26c10>
   3a8e4:	ldr	r0, [r5]
   3a8e8:	cmp	r0, #0
   3a8ec:	beq	3a8fc <ftello64@plt+0x26ba8>
   3a8f0:	mov	r2, r6
   3a8f4:	mov	r1, r9
   3a8f8:	bl	13430 <gcry_md_write@plt>
   3a8fc:	ldr	ip, [sp, #28]
   3a900:	cmp	ip, #0
   3a904:	beq	3a95c <ftello64@plt+0x26c08>
   3a908:	ldr	r3, [pc, #952]	; 3acc8 <ftello64@plt+0x26f74>
   3a90c:	ldrd	r0, [r3, #24]
   3a910:	orrs	r3, r0, r1
   3a914:	beq	3a940 <ftello64@plt+0x26bec>
   3a918:	ldrd	r2, [r8]
   3a91c:	adds	sl, r2, r6
   3a920:	adc	fp, r3, r6, asr #31
   3a924:	mov	r3, fp
   3a928:	cmp	r0, sl
   3a92c:	mov	r2, sl
   3a930:	sbcs	r3, r1, r3
   3a934:	mov	r3, fp
   3a938:	strd	r2, [r8]
   3a93c:	blt	3ac88 <ftello64@plt+0x26f34>
   3a940:	mov	r3, ip
   3a944:	mov	r2, r6
   3a948:	mov	r1, #1
   3a94c:	mov	r0, r9
   3a950:	bl	13478 <gpgrt_fwrite@plt>
   3a954:	cmp	r6, r0
   3a958:	bne	3ac50 <ftello64@plt+0x26efc>
   3a95c:	cmp	r6, r7
   3a960:	bgt	3a8c8 <ftello64@plt+0x26b74>
   3a964:	mov	r0, r9
   3a968:	bl	13448 <gcry_free@plt>
   3a96c:	b	3a80c <ftello64@plt+0x26ab8>
   3a970:	bl	565dc <ftello64@plt+0x42888>
   3a974:	cmn	r0, #1
   3a978:	mov	r6, r0
   3a97c:	bne	3a554 <ftello64@plt+0x26800>
   3a980:	b	3a80c <ftello64@plt+0x26ab8>
   3a984:	mov	r2, #0
   3a988:	mov	r1, r2
   3a98c:	mov	r0, sl
   3a990:	bl	13430 <gcry_md_write@plt>
   3a994:	ldr	r2, [sl, #4]
   3a998:	b	3a570 <ftello64@plt+0x2681c>
   3a99c:	mov	r2, #0
   3a9a0:	mov	r1, r2
   3a9a4:	mov	r0, r7
   3a9a8:	bl	13430 <gcry_md_write@plt>
   3a9ac:	ldr	r3, [r7, #4]
   3a9b0:	b	3a898 <ftello64@plt+0x26b44>
   3a9b4:	mov	r2, #0
   3a9b8:	mov	r1, r2
   3a9bc:	mov	r0, r8
   3a9c0:	bl	13430 <gcry_md_write@plt>
   3a9c4:	ldr	r3, [r8, #4]
   3a9c8:	b	3a860 <ftello64@plt+0x26b0c>
   3a9cc:	mov	r2, #0
   3a9d0:	mov	r1, r2
   3a9d4:	mov	r0, r7
   3a9d8:	bl	13430 <gcry_md_write@plt>
   3a9dc:	ldr	r8, [r5]
   3a9e0:	ldr	r3, [r7, #4]
   3a9e4:	ldr	r2, [r8, #8]
   3a9e8:	b	3a840 <ftello64@plt+0x26aec>
   3a9ec:	mov	r0, #32768	; 0x8000
   3a9f0:	bl	131cc <gcry_xmalloc@plt>
   3a9f4:	ldr	r2, [r4]
   3a9f8:	cmp	r2, #0
   3a9fc:	mov	r6, r0
   3aa00:	beq	3a63c <ftello64@plt+0x268e8>
   3aa04:	ldr	r8, [pc, #700]	; 3acc8 <ftello64@plt+0x26f74>
   3aa08:	ldr	r7, [pc, #700]	; 3accc <ftello64@plt+0x26f78>
   3aa0c:	b	3aa68 <ftello64@plt+0x26d14>
   3aa10:	ldrd	r0, [r8, #24]
   3aa14:	orrs	r3, r0, r1
   3aa18:	beq	3aa38 <ftello64@plt+0x26ce4>
   3aa1c:	ldrd	r2, [r7]
   3aa20:	adds	sl, r2, r9
   3aa24:	adc	fp, r3, r9, asr #31
   3aa28:	cmp	r0, sl
   3aa2c:	sbcs	r3, r1, fp
   3aa30:	strd	sl, [r7]
   3aa34:	blt	3ac30 <ftello64@plt+0x26edc>
   3aa38:	mov	r3, ip
   3aa3c:	mov	r2, r9
   3aa40:	mov	r1, #1
   3aa44:	mov	r0, r6
   3aa48:	bl	13478 <gpgrt_fwrite@plt>
   3aa4c:	cmp	r9, r0
   3aa50:	bne	3abf8 <ftello64@plt+0x26ea4>
   3aa54:	ldr	r2, [r4]
   3aa58:	sub	r2, r2, r0
   3aa5c:	cmp	r2, #0
   3aa60:	str	r2, [r4]
   3aa64:	beq	3a63c <ftello64@plt+0x268e8>
   3aa68:	cmp	r2, #32768	; 0x8000
   3aa6c:	movcs	r2, #32768	; 0x8000
   3aa70:	mov	r1, r6
   3aa74:	ldr	r0, [r4, #4]
   3aa78:	bl	566d0 <ftello64@plt+0x4297c>
   3aa7c:	cmn	r0, #1
   3aa80:	mov	r9, r0
   3aa84:	beq	3aba0 <ftello64@plt+0x26e4c>
   3aa88:	ldr	r0, [r5]
   3aa8c:	cmp	r0, #0
   3aa90:	beq	3aaa0 <ftello64@plt+0x26d4c>
   3aa94:	mov	r2, r9
   3aa98:	mov	r1, r6
   3aa9c:	bl	13430 <gcry_md_write@plt>
   3aaa0:	ldr	ip, [sp, #28]
   3aaa4:	cmp	ip, #0
   3aaa8:	bne	3aa10 <ftello64@plt+0x26cbc>
   3aaac:	mov	r0, r9
   3aab0:	b	3aa54 <ftello64@plt+0x26d00>
   3aab4:	mov	r0, #1
   3aab8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3aabc:	bl	134f0 <gpgrt_fflush@plt>
   3aac0:	ldr	r3, [r4, #16]
   3aac4:	ldr	r2, [pc, #540]	; 3ace8 <ftello64@plt+0x26f94>
   3aac8:	str	r3, [sp]
   3aacc:	mov	r1, #50	; 0x32
   3aad0:	ldrb	r3, [r4, #12]
   3aad4:	add	r0, sp, #32
   3aad8:	bl	13a30 <gpgrt_snprintf@plt>
   3aadc:	str	r8, [sp]
   3aae0:	add	r1, sp, #32
   3aae4:	ldr	r3, [r4, #20]
   3aae8:	mov	r2, r9
   3aaec:	mov	r0, #74	; 0x4a
   3aaf0:	bl	3937c <ftello64@plt+0x25628>
   3aaf4:	ldrb	r3, [r4, #9]
   3aaf8:	cmp	r3, #0
   3aafc:	bne	3a6c8 <ftello64@plt+0x26974>
   3ab00:	ldr	r3, [r4]
   3ab04:	ldr	r2, [pc, #480]	; 3acec <ftello64@plt+0x26f98>
   3ab08:	mov	r1, #50	; 0x32
   3ab0c:	add	r0, sp, #32
   3ab10:	bl	13a30 <gpgrt_snprintf@plt>
   3ab14:	add	r1, sp, #32
   3ab18:	mov	r0, #75	; 0x4b
   3ab1c:	bl	390b8 <ftello64@plt+0x25364>
   3ab20:	b	3a6c8 <ftello64@plt+0x26974>
   3ab24:	bl	1385c <gpg_err_code_from_syserror@plt>
   3ab28:	cmp	r0, #0
   3ab2c:	beq	3a604 <ftello64@plt+0x268b0>
   3ab30:	uxth	r0, r0
   3ab34:	orr	r0, r0, #33554432	; 0x2000000
   3ab38:	mov	r8, r0
   3ab3c:	b	3a608 <ftello64@plt+0x268b4>
   3ab40:	ldr	r0, [pc, #424]	; 3acf0 <ftello64@plt+0x26f9c>
   3ab44:	bl	4eb24 <ftello64@plt+0x3add0>
   3ab48:	ldr	r8, [pc, #420]	; 3acf4 <ftello64@plt+0x26fa0>
   3ab4c:	b	3a6ec <ftello64@plt+0x26998>
   3ab50:	ldr	r2, [pc, #416]	; 3acf8 <ftello64@plt+0x26fa4>
   3ab54:	ldr	r1, [sp, #24]
   3ab58:	ldr	r0, [pc, #384]	; 3ace0 <ftello64@plt+0x26f8c>
   3ab5c:	bl	4eb24 <ftello64@plt+0x3add0>
   3ab60:	ldr	r8, [pc, #404]	; 3acfc <ftello64@plt+0x26fa8>
   3ab64:	b	3a6ec <ftello64@plt+0x26998>
   3ab68:	bl	1385c <gpg_err_code_from_syserror@plt>
   3ab6c:	ldr	r4, [sp, #24]
   3ab70:	cmp	r0, #0
   3ab74:	uxthne	r0, r0
   3ab78:	orrne	r0, r0, #33554432	; 0x2000000
   3ab7c:	mov	r8, r0
   3ab80:	bl	13b50 <gpg_strerror@plt>
   3ab84:	mov	r1, r4
   3ab88:	mov	r2, r0
   3ab8c:	ldr	r0, [pc, #364]	; 3ad00 <ftello64@plt+0x26fac>
   3ab90:	bl	4eb24 <ftello64@plt+0x3add0>
   3ab94:	mov	r3, #0
   3ab98:	str	r3, [sp, #28]
   3ab9c:	b	3a45c <ftello64@plt+0x26708>
   3aba0:	bl	1385c <gpg_err_code_from_syserror@plt>
   3aba4:	ldr	r1, [r4]
   3aba8:	subs	r8, r0, #0
   3abac:	ldr	r0, [pc, #284]	; 3acd0 <ftello64@plt+0x26f7c>
   3abb0:	uxthne	r8, r8
   3abb4:	orrne	r8, r8, #33554432	; 0x2000000
   3abb8:	bl	4eb24 <ftello64@plt+0x3add0>
   3abbc:	mov	r0, r6
   3abc0:	bl	13448 <gcry_free@plt>
   3abc4:	b	3a45c <ftello64@plt+0x26708>
   3abc8:	mov	r2, #0
   3abcc:	mov	r1, r2
   3abd0:	mov	r0, r7
   3abd4:	bl	13430 <gcry_md_write@plt>
   3abd8:	ldr	r3, [r7, #4]
   3abdc:	b	3a7cc <ftello64@plt+0x26a78>
   3abe0:	ldr	r2, [pc, #272]	; 3acf8 <ftello64@plt+0x26fa4>
   3abe4:	ldr	r1, [sp, #24]
   3abe8:	ldr	r0, [pc, #276]	; 3ad04 <ftello64@plt+0x26fb0>
   3abec:	bl	4eb24 <ftello64@plt+0x3add0>
   3abf0:	ldr	r8, [pc, #260]	; 3acfc <ftello64@plt+0x26fa8>
   3abf4:	b	3a6ec <ftello64@plt+0x26998>
   3abf8:	bl	1385c <gpg_err_code_from_syserror@plt>
   3abfc:	ldr	r4, [sp, #24]
   3ac00:	cmp	r0, #0
   3ac04:	uxthne	r0, r0
   3ac08:	orrne	r0, r0, #33554432	; 0x2000000
   3ac0c:	mov	r8, r0
   3ac10:	bl	13b50 <gpg_strerror@plt>
   3ac14:	mov	r1, r4
   3ac18:	mov	r2, r0
   3ac1c:	ldr	r0, [pc, #188]	; 3ace0 <ftello64@plt+0x26f8c>
   3ac20:	bl	4eb24 <ftello64@plt+0x3add0>
   3ac24:	mov	r0, r6
   3ac28:	bl	13448 <gcry_free@plt>
   3ac2c:	b	3a45c <ftello64@plt+0x26708>
   3ac30:	ldr	r2, [pc, #192]	; 3acf8 <ftello64@plt+0x26fa4>
   3ac34:	ldr	r1, [sp, #24]
   3ac38:	ldr	r0, [pc, #160]	; 3ace0 <ftello64@plt+0x26f8c>
   3ac3c:	bl	4eb24 <ftello64@plt+0x3add0>
   3ac40:	mov	r0, r6
   3ac44:	bl	13448 <gcry_free@plt>
   3ac48:	ldr	r8, [pc, #172]	; 3acfc <ftello64@plt+0x26fa8>
   3ac4c:	b	3a6ec <ftello64@plt+0x26998>
   3ac50:	bl	1385c <gpg_err_code_from_syserror@plt>
   3ac54:	ldr	r4, [sp, #24]
   3ac58:	cmp	r0, #0
   3ac5c:	uxthne	r0, r0
   3ac60:	orrne	r0, r0, #33554432	; 0x2000000
   3ac64:	mov	r8, r0
   3ac68:	bl	13b50 <gpg_strerror@plt>
   3ac6c:	mov	r1, r4
   3ac70:	mov	r2, r0
   3ac74:	ldr	r0, [pc, #100]	; 3ace0 <ftello64@plt+0x26f8c>
   3ac78:	bl	4eb24 <ftello64@plt+0x3add0>
   3ac7c:	mov	r0, r9
   3ac80:	bl	13448 <gcry_free@plt>
   3ac84:	b	3a45c <ftello64@plt+0x26708>
   3ac88:	ldr	r2, [pc, #104]	; 3acf8 <ftello64@plt+0x26fa4>
   3ac8c:	ldr	r1, [sp, #24]
   3ac90:	ldr	r0, [pc, #72]	; 3ace0 <ftello64@plt+0x26f8c>
   3ac94:	bl	4eb24 <ftello64@plt+0x3add0>
   3ac98:	mov	r0, r9
   3ac9c:	bl	13448 <gcry_free@plt>
   3aca0:	ldr	r8, [pc, #84]	; 3acfc <ftello64@plt+0x26fa8>
   3aca4:	b	3a6ec <ftello64@plt+0x26998>
   3aca8:	bl	1385c <gpg_err_code_from_syserror@plt>
   3acac:	cmp	r0, #0
   3acb0:	moveq	r8, r7
   3acb4:	uxthne	r0, r0
   3acb8:	orrne	r8, r0, #33554432	; 0x2000000
   3acbc:	b	3a45c <ftello64@plt+0x26708>
   3acc0:	bl	134b4 <__stack_chk_fail@plt>
   3acc4:	andeq	r6, r7, r8, ror #19
   3acc8:	andeq	r8, r7, r0, asr r2
   3accc:	andeq	r7, r7, r8, asr #30
   3acd0:	andeq	r1, r6, r8, lsr lr
   3acd4:	andeq	r0, r6, r4, lsl #6
   3acd8:	andeq	r1, r6, r0, asr #29
   3acdc:	andeq	r3, r0, #1020	; 0x3fc
   3ace0:	andeq	r1, r6, r8, lsl #29
   3ace4:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   3ace8:	andeq	r1, r6, r4, lsl #28
   3acec:	ldrdeq	r2, [r6], -r0
   3acf0:	andeq	r1, r6, ip, lsl #28
   3acf4:	andeq	r0, r0, #38	; 0x26
   3acf8:	andeq	r1, r6, r8, ror #28
   3acfc:	andeq	r0, r0, #67	; 0x43
   3ad00:	ldrdeq	sp, [r5], -r0
   3ad04:	andeq	r1, r6, r4, lsr #29
   3ad08:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ad0c:	mov	r4, r2
   3ad10:	mov	r9, r1
   3ad14:	mov	sl, r3
   3ad18:	mov	r8, r0
   3ad1c:	bl	2c1c8 <ftello64@plt+0x18474>
   3ad20:	mov	r1, r0
   3ad24:	mov	r6, r0
   3ad28:	mov	r0, r4
   3ad2c:	bl	305f8 <ftello64@plt+0x1c8a4>
   3ad30:	subs	r5, r0, #0
   3ad34:	beq	3ad74 <ftello64@plt+0x27020>
   3ad38:	mov	r4, #0
   3ad3c:	mov	r3, sl
   3ad40:	mov	r1, r9
   3ad44:	mov	r0, r8
   3ad48:	mov	r2, r5
   3ad4c:	bl	39ac0 <ftello64@plt+0x25d6c>
   3ad50:	mov	r0, r5
   3ad54:	bl	55bd8 <ftello64@plt+0x41e84>
   3ad58:	mov	r7, #0
   3ad5c:	mov	r0, r4
   3ad60:	bl	13448 <gcry_free@plt>
   3ad64:	mov	r0, r6
   3ad68:	bl	2c214 <ftello64@plt+0x184c0>
   3ad6c:	mov	r0, r7
   3ad70:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ad74:	ldr	r3, [pc, #416]	; 3af1c <ftello64@plt+0x271c8>
   3ad78:	ldr	r7, [r3, #80]	; 0x50
   3ad7c:	cmp	r7, #0
   3ad80:	beq	3adc8 <ftello64@plt+0x27074>
   3ad84:	ldr	r3, [r3]
   3ad88:	cmp	r3, #0
   3ad8c:	bne	3adb4 <ftello64@plt+0x27060>
   3ad90:	mov	r0, #0
   3ad94:	bl	55ec4 <ftello64@plt+0x42170>
   3ad98:	subs	r5, r0, #0
   3ad9c:	bne	3ad38 <ftello64@plt+0x26fe4>
   3ada0:	ldr	r3, [pc, #376]	; 3af20 <ftello64@plt+0x271cc>
   3ada4:	ldr	r2, [pc, #376]	; 3af24 <ftello64@plt+0x271d0>
   3ada8:	ldr	r1, [pc, #376]	; 3af28 <ftello64@plt+0x271d4>
   3adac:	ldr	r0, [pc, #376]	; 3af2c <ftello64@plt+0x271d8>
   3adb0:	bl	4eeac <ftello64@plt+0x3b158>
   3adb4:	mov	r2, #5
   3adb8:	ldr	r1, [pc, #368]	; 3af30 <ftello64@plt+0x271dc>
   3adbc:	bl	13484 <dcgettext@plt>
   3adc0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3adc4:	b	3ad90 <ftello64@plt+0x2703c>
   3adc8:	mov	r2, #5
   3adcc:	ldr	r1, [pc, #352]	; 3af34 <ftello64@plt+0x271e0>
   3add0:	bl	13484 <dcgettext@plt>
   3add4:	bl	57f64 <ftello64@plt+0x44210>
   3add8:	mov	r0, r7
   3addc:	bl	13448 <gcry_free@plt>
   3ade0:	mov	r0, r7
   3ade4:	bl	587c8 <ftello64@plt+0x44a74>
   3ade8:	mov	r2, #5
   3adec:	ldr	r1, [pc, #324]	; 3af38 <ftello64@plt+0x271e4>
   3adf0:	mov	r0, r7
   3adf4:	bl	13484 <dcgettext@plt>
   3adf8:	ldr	fp, [pc, #316]	; 3af3c <ftello64@plt+0x271e8>
   3adfc:	mov	r1, r0
   3ae00:	ldr	r0, [pc, #312]	; 3af40 <ftello64@plt+0x271ec>
   3ae04:	bl	397a8 <ftello64@plt+0x25a54>
   3ae08:	mov	r5, r0
   3ae0c:	bl	5881c <ftello64@plt+0x44ac8>
   3ae10:	bl	398b8 <ftello64@plt+0x25b64>
   3ae14:	mov	r1, r7
   3ae18:	mov	r0, r5
   3ae1c:	bl	4961c <ftello64@plt+0x358c8>
   3ae20:	mov	r4, r0
   3ae24:	mov	r0, r5
   3ae28:	bl	13448 <gcry_free@plt>
   3ae2c:	mov	r0, r4
   3ae30:	bl	55ec4 <ftello64@plt+0x42170>
   3ae34:	subs	r5, r0, #0
   3ae38:	beq	3ae5c <ftello64@plt+0x27108>
   3ae3c:	bl	57788 <ftello64@plt+0x43a34>
   3ae40:	bl	2c4b0 <ftello64@plt+0x1875c>
   3ae44:	cmp	r0, #0
   3ae48:	beq	3ad3c <ftello64@plt+0x26fe8>
   3ae4c:	mov	r0, r5
   3ae50:	bl	55bd8 <ftello64@plt+0x41e84>
   3ae54:	mov	r0, #1
   3ae58:	bl	13b2c <gpg_err_set_errno@plt>
   3ae5c:	bl	138b0 <__errno_location@plt>
   3ae60:	ldr	r3, [r0]
   3ae64:	mov	r5, r0
   3ae68:	cmp	r3, #2
   3ae6c:	beq	3aeb0 <ftello64@plt+0x2715c>
   3ae70:	bl	1385c <gpg_err_code_from_syserror@plt>
   3ae74:	mov	r2, #5
   3ae78:	ldr	r1, [pc, #196]	; 3af44 <ftello64@plt+0x271f0>
   3ae7c:	cmp	r0, #0
   3ae80:	uxthne	r0, r0
   3ae84:	orrne	r7, r0, #33554432	; 0x2000000
   3ae88:	mov	r0, #0
   3ae8c:	bl	13484 <dcgettext@plt>
   3ae90:	mov	r8, r0
   3ae94:	ldr	r0, [r5]
   3ae98:	bl	136e8 <strerror@plt>
   3ae9c:	mov	r1, r4
   3aea0:	mov	r2, r0
   3aea4:	mov	r0, r8
   3aea8:	bl	4eb24 <ftello64@plt+0x3add0>
   3aeac:	b	3ad5c <ftello64@plt+0x27008>
   3aeb0:	mov	r0, fp
   3aeb4:	bl	57f64 <ftello64@plt+0x44210>
   3aeb8:	mov	r0, r4
   3aebc:	bl	13448 <gcry_free@plt>
   3aec0:	mov	r0, #0
   3aec4:	bl	587c8 <ftello64@plt+0x44a74>
   3aec8:	mov	r2, #5
   3aecc:	ldr	r1, [pc, #100]	; 3af38 <ftello64@plt+0x271e4>
   3aed0:	mov	r0, #0
   3aed4:	bl	13484 <dcgettext@plt>
   3aed8:	mov	r1, r0
   3aedc:	ldr	r0, [pc, #92]	; 3af40 <ftello64@plt+0x271ec>
   3aee0:	bl	397a8 <ftello64@plt+0x25a54>
   3aee4:	mov	r5, r0
   3aee8:	bl	5881c <ftello64@plt+0x44ac8>
   3aeec:	bl	398b8 <ftello64@plt+0x25b64>
   3aef0:	mov	r1, #0
   3aef4:	mov	r0, r5
   3aef8:	bl	4961c <ftello64@plt+0x358c8>
   3aefc:	mov	r4, r0
   3af00:	mov	r0, r5
   3af04:	bl	13448 <gcry_free@plt>
   3af08:	ldrb	r3, [r4]
   3af0c:	cmp	r3, #0
   3af10:	bne	3ae2c <ftello64@plt+0x270d8>
   3af14:	ldr	r7, [pc, #44]	; 3af48 <ftello64@plt+0x271f4>
   3af18:	b	3ad5c <ftello64@plt+0x27008>
   3af1c:	andeq	r8, r7, r0, asr r2
   3af20:	muleq	r6, r0, sp
   3af24:	muleq	r0, r5, r2
   3af28:	andeq	r1, r6, r8, ror pc
   3af2c:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   3af30:	andeq	r1, r6, r4, ror #30
   3af34:	ldrdeq	r1, [r6], -ip
   3af38:	strdeq	r1, [r6], -r4
   3af3c:	andeq	r1, r6, r4, lsr pc
   3af40:	andeq	r1, r6, r8, lsl pc
   3af44:	andeq	sp, r5, r0, ror fp
   3af48:	andeq	r0, r0, #1
   3af4c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3af50:	mov	r4, r2
   3af54:	mov	r7, r0
   3af58:	mov	r8, r1
   3af5c:	mov	r5, r3
   3af60:	bl	2c1c8 <ftello64@plt+0x18474>
   3af64:	cmp	r4, #0
   3af68:	mov	sl, r0
   3af6c:	bne	3afbc <ftello64@plt+0x27268>
   3af70:	b	3b018 <ftello64@plt+0x272c4>
   3af74:	bl	57788 <ftello64@plt+0x43a34>
   3af78:	bl	2c4b0 <ftello64@plt+0x1875c>
   3af7c:	mov	r2, r6
   3af80:	mov	r1, r5
   3af84:	subs	r9, r0, #0
   3af88:	mov	r0, sl
   3af8c:	bne	3b0a0 <ftello64@plt+0x2734c>
   3af90:	bl	2c3c4 <ftello64@plt+0x18670>
   3af94:	ldr	r3, [sp, #32]
   3af98:	mov	r2, r5
   3af9c:	mov	r1, r8
   3afa0:	mov	r0, r7
   3afa4:	bl	39ac0 <ftello64@plt+0x25d6c>
   3afa8:	mov	r0, r5
   3afac:	bl	55bd8 <ftello64@plt+0x41e84>
   3afb0:	ldr	r4, [r4]
   3afb4:	cmp	r4, #0
   3afb8:	beq	3b068 <ftello64@plt+0x27314>
   3afbc:	add	r6, r4, #8
   3afc0:	mov	r0, r6
   3afc4:	bl	55ec4 <ftello64@plt+0x42170>
   3afc8:	subs	r5, r0, #0
   3afcc:	bne	3af74 <ftello64@plt+0x27220>
   3afd0:	bl	1385c <gpg_err_code_from_syserror@plt>
   3afd4:	mov	r2, #5
   3afd8:	ldr	r1, [pc, #212]	; 3b0b4 <ftello64@plt+0x27360>
   3afdc:	subs	r9, r0, #0
   3afe0:	mov	r0, #0
   3afe4:	uxthne	r9, r9
   3afe8:	orrne	r9, r9, #33554432	; 0x2000000
   3afec:	bl	13484 <dcgettext@plt>
   3aff0:	mov	r4, r0
   3aff4:	mov	r0, r6
   3aff8:	bl	53ca8 <ftello64@plt+0x3ff54>
   3affc:	mov	r1, r0
   3b000:	mov	r0, r4
   3b004:	bl	4eb24 <ftello64@plt+0x3add0>
   3b008:	mov	r0, sl
   3b00c:	bl	2c214 <ftello64@plt+0x184c0>
   3b010:	mov	r0, r9
   3b014:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b018:	ldr	r3, [pc, #152]	; 3b0b8 <ftello64@plt+0x27364>
   3b01c:	ldr	r9, [r3, #80]	; 0x50
   3b020:	cmp	r9, #0
   3b024:	bne	3b078 <ftello64@plt+0x27324>
   3b028:	mov	r0, r5
   3b02c:	mov	r1, sl
   3b030:	bl	305f8 <ftello64@plt+0x1c8a4>
   3b034:	subs	r4, r0, #0
   3b038:	beq	3b078 <ftello64@plt+0x27324>
   3b03c:	mov	r1, r8
   3b040:	ldr	r3, [sp, #32]
   3b044:	mov	r2, r4
   3b048:	mov	r0, r7
   3b04c:	bl	39ac0 <ftello64@plt+0x25d6c>
   3b050:	mov	r0, r4
   3b054:	bl	55bd8 <ftello64@plt+0x41e84>
   3b058:	mov	r0, sl
   3b05c:	bl	2c214 <ftello64@plt+0x184c0>
   3b060:	mov	r0, r9
   3b064:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b068:	mov	r0, sl
   3b06c:	bl	2c214 <ftello64@plt+0x184c0>
   3b070:	mov	r0, r9
   3b074:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b078:	mov	r2, #5
   3b07c:	ldr	r1, [pc, #56]	; 3b0bc <ftello64@plt+0x27368>
   3b080:	mov	r0, #0
   3b084:	bl	13484 <dcgettext@plt>
   3b088:	ldr	r9, [pc, #48]	; 3b0c0 <ftello64@plt+0x2736c>
   3b08c:	bl	4eb24 <ftello64@plt+0x3add0>
   3b090:	mov	r0, sl
   3b094:	bl	2c214 <ftello64@plt+0x184c0>
   3b098:	mov	r0, r9
   3b09c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b0a0:	mov	r0, r5
   3b0a4:	bl	55bd8 <ftello64@plt+0x41e84>
   3b0a8:	mov	r0, #1
   3b0ac:	bl	13b2c <gpg_err_set_errno@plt>
   3b0b0:	b	3afd0 <ftello64@plt+0x2727c>
   3b0b4:	andeq	r1, r6, r4, lsr #31
   3b0b8:	andeq	r8, r7, r0, asr r2
   3b0bc:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   3b0c0:	andeq	r0, r0, #58	; 0x3a
   3b0c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b0c8:	mov	r5, r2
   3b0cc:	mov	r9, r1
   3b0d0:	mov	sl, r3
   3b0d4:	mov	r8, r0
   3b0d8:	bl	2c1c8 <ftello64@plt+0x18474>
   3b0dc:	mov	r6, r0
   3b0e0:	mov	r0, r5
   3b0e4:	bl	2c4b0 <ftello64@plt+0x1875c>
   3b0e8:	subs	r4, r0, #0
   3b0ec:	bne	3b140 <ftello64@plt+0x273ec>
   3b0f0:	ldr	r1, [pc, #160]	; 3b198 <ftello64@plt+0x27444>
   3b0f4:	mov	r0, r5
   3b0f8:	bl	55f44 <ftello64@plt+0x421f0>
   3b0fc:	subs	r7, r0, #0
   3b100:	beq	3b148 <ftello64@plt+0x273f4>
   3b104:	mov	r2, r4
   3b108:	mov	r1, r7
   3b10c:	mov	r0, r6
   3b110:	bl	2c3c4 <ftello64@plt+0x18670>
   3b114:	mov	r3, sl
   3b118:	mov	r2, r7
   3b11c:	mov	r1, r9
   3b120:	mov	r0, r8
   3b124:	bl	39ac0 <ftello64@plt+0x25d6c>
   3b128:	mov	r0, r7
   3b12c:	bl	55bd8 <ftello64@plt+0x41e84>
   3b130:	mov	r0, r6
   3b134:	bl	2c214 <ftello64@plt+0x184c0>
   3b138:	mov	r0, r4
   3b13c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b140:	mov	r0, #1
   3b144:	bl	13b2c <gpg_err_set_errno@plt>
   3b148:	bl	1385c <gpg_err_code_from_syserror@plt>
   3b14c:	mov	r2, #5
   3b150:	ldr	r1, [pc, #68]	; 3b19c <ftello64@plt+0x27448>
   3b154:	subs	r4, r0, #0
   3b158:	mov	r0, #0
   3b15c:	uxthne	r4, r4
   3b160:	orrne	r4, r4, #33554432	; 0x2000000
   3b164:	bl	13484 <dcgettext@plt>
   3b168:	mov	r7, r0
   3b16c:	bl	138b0 <__errno_location@plt>
   3b170:	ldr	r0, [r0]
   3b174:	bl	136e8 <strerror@plt>
   3b178:	mov	r1, r5
   3b17c:	mov	r2, r0
   3b180:	mov	r0, r7
   3b184:	bl	4eb24 <ftello64@plt+0x3add0>
   3b188:	mov	r0, r6
   3b18c:	bl	2c214 <ftello64@plt+0x184c0>
   3b190:	mov	r0, r4
   3b194:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b198:	strheq	sp, [r5], -r0
   3b19c:	andeq	r1, r6, r4, asr #31
   3b1a0:	push	{r4, r5, r6, r7, r8, lr}
   3b1a4:	subs	r6, r0, #0
   3b1a8:	mov	r5, r1
   3b1ac:	beq	3b1bc <ftello64@plt+0x27468>
   3b1b0:	bl	55e80 <ftello64@plt+0x4212c>
   3b1b4:	cmp	r0, #0
   3b1b8:	beq	3b1f4 <ftello64@plt+0x274a0>
   3b1bc:	ldr	r4, [pc, #260]	; 3b2c8 <ftello64@plt+0x27574>
   3b1c0:	ldr	r0, [r4, #284]	; 0x11c
   3b1c4:	cmp	r0, #0
   3b1c8:	beq	3b1d8 <ftello64@plt+0x27484>
   3b1cc:	bl	55e80 <ftello64@plt+0x4212c>
   3b1d0:	cmp	r0, #0
   3b1d4:	beq	3b25c <ftello64@plt+0x27508>
   3b1d8:	mov	r0, #27
   3b1dc:	bl	131cc <gcry_xmalloc@plt>
   3b1e0:	mov	r3, #0
   3b1e4:	mov	r4, r0
   3b1e8:	str	r3, [r0, #20]
   3b1ec:	mov	r0, r4
   3b1f0:	pop	{r4, r5, r6, r7, r8, pc}
   3b1f4:	ldr	r4, [pc, #204]	; 3b2c8 <ftello64@plt+0x27574>
   3b1f8:	ldr	r7, [r4, #284]	; 0x11c
   3b1fc:	cmp	r7, #0
   3b200:	beq	3b270 <ftello64@plt+0x2751c>
   3b204:	mov	r0, r5
   3b208:	bl	578e8 <ftello64@plt+0x43b94>
   3b20c:	mov	r1, r0
   3b210:	mov	r0, r7
   3b214:	bl	495a0 <ftello64@plt+0x3584c>
   3b218:	mov	r5, r0
   3b21c:	mov	r0, r5
   3b220:	bl	13814 <strlen@plt>
   3b224:	add	r0, r0, #27
   3b228:	bl	131cc <gcry_xmalloc@plt>
   3b22c:	mov	r4, r0
   3b230:	mov	r0, r5
   3b234:	bl	13814 <strlen@plt>
   3b238:	mov	r1, r5
   3b23c:	mov	r2, r0
   3b240:	str	r0, [r4, #20]
   3b244:	add	r0, r4, #24
   3b248:	bl	133e8 <memcpy@plt>
   3b24c:	mov	r0, r5
   3b250:	bl	13448 <gcry_free@plt>
   3b254:	mov	r0, r4
   3b258:	pop	{r4, r5, r6, r7, r8, pc}
   3b25c:	ldr	r7, [r4, #284]	; 0x11c
   3b260:	cmp	r7, #0
   3b264:	bne	3b204 <ftello64@plt+0x274b0>
   3b268:	cmp	r6, #0
   3b26c:	beq	3b27c <ftello64@plt+0x27528>
   3b270:	ldrb	r3, [r4, #560]	; 0x230
   3b274:	tst	r3, #4
   3b278:	beq	3b298 <ftello64@plt+0x27544>
   3b27c:	mov	r0, r5
   3b280:	bl	578e8 <ftello64@plt+0x43b94>
   3b284:	mov	r1, r0
   3b288:	mov	r0, r6
   3b28c:	bl	495a0 <ftello64@plt+0x3584c>
   3b290:	mov	r5, r0
   3b294:	b	3b21c <ftello64@plt+0x274c8>
   3b298:	mov	r0, r6
   3b29c:	bl	4b294 <ftello64@plt+0x37540>
   3b2a0:	mov	r4, r0
   3b2a4:	mov	r0, r5
   3b2a8:	bl	578e8 <ftello64@plt+0x43b94>
   3b2ac:	mov	r1, r0
   3b2b0:	mov	r0, r4
   3b2b4:	bl	495a0 <ftello64@plt+0x3584c>
   3b2b8:	mov	r5, r0
   3b2bc:	mov	r0, r4
   3b2c0:	bl	13448 <gcry_free@plt>
   3b2c4:	b	3b21c <ftello64@plt+0x274c8>
   3b2c8:	andeq	r8, r7, r0, asr r2
   3b2cc:	ldr	ip, [pc, #1396]	; 3b848 <ftello64@plt+0x27af4>
   3b2d0:	push	{r4, r5, r6, r7, r8, lr}
   3b2d4:	mov	r6, r0
   3b2d8:	ldr	r7, [pc, #1388]	; 3b84c <ftello64@plt+0x27af8>
   3b2dc:	ldrb	r0, [ip, #560]	; 0x230
   3b2e0:	sub	sp, sp, #24
   3b2e4:	ldr	r3, [r7]
   3b2e8:	tst	r0, #32
   3b2ec:	mov	r5, r1
   3b2f0:	mov	r4, r2
   3b2f4:	str	r3, [sp, #20]
   3b2f8:	bne	3b334 <ftello64@plt+0x275e0>
   3b2fc:	ldr	r3, [ip, #392]	; 0x188
   3b300:	cmp	r3, #0
   3b304:	beq	3b334 <ftello64@plt+0x275e0>
   3b308:	ldrb	r0, [r1, #23]
   3b30c:	ldr	r2, [r3]
   3b310:	cmp	r2, r0
   3b314:	bne	3b328 <ftello64@plt+0x275d4>
   3b318:	b	3b604 <ftello64@plt+0x278b0>
   3b31c:	ldr	r2, [r3]
   3b320:	cmp	r2, r0
   3b324:	beq	3b604 <ftello64@plt+0x278b0>
   3b328:	ldr	r3, [r3, #8]
   3b32c:	cmp	r3, #0
   3b330:	bne	3b31c <ftello64@plt+0x275c8>
   3b334:	ldrb	r2, [r6, #60]	; 0x3c
   3b338:	ldrb	r3, [r5, #21]
   3b33c:	tst	r2, #8
   3b340:	bne	3b388 <ftello64@plt+0x27634>
   3b344:	cmp	r3, #31
   3b348:	beq	3b610 <ftello64@plt+0x278bc>
   3b34c:	cmp	r3, #48	; 0x30
   3b350:	cmpne	r3, #24
   3b354:	moveq	r2, #1
   3b358:	movne	r2, #0
   3b35c:	and	r1, r3, #247	; 0xf7
   3b360:	cmp	r1, #32
   3b364:	orreq	r2, r2, #1
   3b368:	bic	r1, r3, #3
   3b36c:	cmp	r1, #16
   3b370:	orreq	r2, r2, #1
   3b374:	cmp	r2, #0
   3b378:	beq	3b388 <ftello64@plt+0x27634>
   3b37c:	ldrb	r2, [r6, #32]
   3b380:	tst	r2, #4
   3b384:	beq	3b61c <ftello64@plt+0x278c8>
   3b388:	sub	r2, r3, #31
   3b38c:	cmp	r2, #1
   3b390:	bls	3b3c4 <ftello64@plt+0x27670>
   3b394:	bic	r2, r3, #3
   3b398:	sub	r1, r3, #24
   3b39c:	cmp	r2, #16
   3b3a0:	cmpne	r1, #1
   3b3a4:	sub	r3, r3, #40	; 0x28
   3b3a8:	movhi	r2, #1
   3b3ac:	movls	r2, #0
   3b3b0:	tst	r3, #247	; 0xf7
   3b3b4:	movne	r3, r2
   3b3b8:	moveq	r3, #0
   3b3bc:	cmp	r3, #0
   3b3c0:	bne	3b7b0 <ftello64@plt+0x27a5c>
   3b3c4:	ldrb	r1, [r5, #23]
   3b3c8:	mov	r0, r4
   3b3cc:	bl	13be0 <gcry_md_enable@plt>
   3b3d0:	ldrb	r2, [r5, #20]
   3b3d4:	ldr	r3, [r4, #4]
   3b3d8:	ldr	r1, [r4, #8]
   3b3dc:	cmp	r2, #3
   3b3e0:	bls	3b3fc <ftello64@plt+0x276a8>
   3b3e4:	cmp	r3, r1
   3b3e8:	beq	3b734 <ftello64@plt+0x279e0>
   3b3ec:	add	r0, r4, r3
   3b3f0:	add	r3, r3, #1
   3b3f4:	str	r3, [r4, #4]
   3b3f8:	strb	r2, [r0, #12]
   3b3fc:	cmp	r3, r1
   3b400:	beq	3b630 <ftello64@plt+0x278dc>
   3b404:	add	r2, r3, #1
   3b408:	str	r2, [r4, #4]
   3b40c:	ldrb	r0, [r5, #21]
   3b410:	add	r3, r4, r3
   3b414:	strb	r0, [r3, #12]
   3b418:	ldrb	r3, [r5, #20]
   3b41c:	cmp	r3, #3
   3b420:	bhi	3b51c <ftello64@plt+0x277c8>
   3b424:	cmp	r2, r1
   3b428:	ldr	r8, [r5, #12]
   3b42c:	beq	3b720 <ftello64@plt+0x279cc>
   3b430:	ldr	r3, [r4, #4]
   3b434:	lsr	r2, r8, #24
   3b438:	add	r1, r4, r3
   3b43c:	add	r3, r3, #1
   3b440:	str	r3, [r4, #4]
   3b444:	strb	r2, [r1, #12]
   3b448:	ldr	r1, [r4, #8]
   3b44c:	cmp	r3, r1
   3b450:	beq	3b6e8 <ftello64@plt+0x27994>
   3b454:	add	r2, r3, #1
   3b458:	add	r3, r4, r3
   3b45c:	lsr	r0, r8, #16
   3b460:	cmp	r2, r1
   3b464:	str	r2, [r4, #4]
   3b468:	strb	r0, [r3, #12]
   3b46c:	beq	3b6cc <ftello64@plt+0x27978>
   3b470:	add	r3, r2, #1
   3b474:	add	r2, r4, r2
   3b478:	cmp	r3, r1
   3b47c:	lsr	r1, r8, #8
   3b480:	str	r3, [r4, #4]
   3b484:	strb	r1, [r2, #12]
   3b488:	beq	3b698 <ftello64@plt+0x27944>
   3b48c:	add	r2, r4, r3
   3b490:	add	r3, r3, #1
   3b494:	str	r3, [r4, #4]
   3b498:	strb	r8, [r2, #12]
   3b49c:	mov	r3, #0
   3b4a0:	mov	r2, r3
   3b4a4:	mov	r1, #5
   3b4a8:	mov	r0, r4
   3b4ac:	bl	13acc <gcry_md_ctl@plt>
   3b4b0:	mov	r1, r4
   3b4b4:	ldrb	r2, [r5, #23]
   3b4b8:	mov	r0, r6
   3b4bc:	bl	23f90 <ftello64@plt+0x1023c>
   3b4c0:	subs	r8, r0, #0
   3b4c4:	moveq	r4, #1
   3b4c8:	beq	3b500 <ftello64@plt+0x277ac>
   3b4cc:	add	r3, r6, #104	; 0x68
   3b4d0:	add	r2, r5, #64	; 0x40
   3b4d4:	mov	r1, r8
   3b4d8:	ldrb	r0, [r6, #31]
   3b4dc:	bl	41924 <ftello64@plt+0x2dbd0>
   3b4e0:	mov	r4, r0
   3b4e4:	mov	r0, r8
   3b4e8:	bl	13964 <gcry_mpi_release@plt>
   3b4ec:	cmp	r4, #0
   3b4f0:	bne	3b500 <ftello64@plt+0x277ac>
   3b4f4:	ldrb	r3, [r5]
   3b4f8:	tst	r3, #8
   3b4fc:	bne	3b754 <ftello64@plt+0x27a00>
   3b500:	ldr	r2, [sp, #20]
   3b504:	ldr	r3, [r7]
   3b508:	mov	r0, r4
   3b50c:	cmp	r2, r3
   3b510:	bne	3b844 <ftello64@plt+0x27af0>
   3b514:	add	sp, sp, #24
   3b518:	pop	{r4, r5, r6, r7, r8, pc}
   3b51c:	cmp	r2, r1
   3b520:	beq	3b704 <ftello64@plt+0x279b0>
   3b524:	add	r3, r2, #1
   3b528:	str	r3, [r4, #4]
   3b52c:	ldrb	r0, [r5, #22]
   3b530:	add	r2, r4, r2
   3b534:	cmp	r3, r1
   3b538:	strb	r0, [r2, #12]
   3b53c:	beq	3b6b0 <ftello64@plt+0x2795c>
   3b540:	add	r0, r3, #1
   3b544:	str	r0, [r4, #4]
   3b548:	ldrb	r2, [r5, #23]
   3b54c:	add	r3, r4, r3
   3b550:	strb	r2, [r3, #12]
   3b554:	ldr	r2, [r5, #52]	; 0x34
   3b558:	cmp	r2, #0
   3b55c:	beq	3b64c <ftello64@plt+0x278f8>
   3b560:	cmp	r0, r1
   3b564:	ldr	r8, [r2, #4]
   3b568:	beq	3b79c <ftello64@plt+0x27a48>
   3b56c:	ldr	r3, [r4, #4]
   3b570:	lsr	r2, r8, #8
   3b574:	add	r1, r4, r3
   3b578:	add	r3, r3, #1
   3b57c:	str	r3, [r4, #4]
   3b580:	strb	r2, [r1, #12]
   3b584:	ldr	r2, [r4, #8]
   3b588:	cmp	r3, r2
   3b58c:	beq	3b784 <ftello64@plt+0x27a30>
   3b590:	add	r2, r4, r3
   3b594:	add	r3, r3, #1
   3b598:	str	r3, [r4, #4]
   3b59c:	strb	r8, [r2, #12]
   3b5a0:	ldr	r1, [r5, #52]	; 0x34
   3b5a4:	mov	r2, r8
   3b5a8:	add	r8, r8, #6
   3b5ac:	add	r1, r1, #8
   3b5b0:	mov	r0, r4
   3b5b4:	bl	13430 <gcry_md_write@plt>
   3b5b8:	lsr	r1, r8, #16
   3b5bc:	lsr	r3, r8, #8
   3b5c0:	lsr	r2, r8, #24
   3b5c4:	uxtb	r1, r1
   3b5c8:	uxtb	r3, r3
   3b5cc:	uxtb	r8, r8
   3b5d0:	ldrb	lr, [r5, #20]
   3b5d4:	strb	r2, [sp, #14]
   3b5d8:	mvn	ip, #0
   3b5dc:	strb	r1, [sp, #15]
   3b5e0:	mov	r2, #6
   3b5e4:	add	r1, sp, #12
   3b5e8:	mov	r0, r4
   3b5ec:	strb	r3, [sp, #16]
   3b5f0:	strb	r8, [sp, #17]
   3b5f4:	strb	lr, [sp, #12]
   3b5f8:	strb	ip, [sp, #13]
   3b5fc:	bl	13430 <gcry_md_write@plt>
   3b600:	b	3b49c <ftello64@plt+0x27748>
   3b604:	bl	2c7ec <ftello64@plt+0x18a98>
   3b608:	mov	r4, #5
   3b60c:	b	3b500 <ftello64@plt+0x277ac>
   3b610:	ldrb	r3, [r6, #32]
   3b614:	tst	r3, #4
   3b618:	bne	3b3c4 <ftello64@plt+0x27670>
   3b61c:	ldr	r0, [ip, #4]
   3b620:	cmp	r0, #0
   3b624:	beq	3b810 <ftello64@plt+0x27abc>
   3b628:	ldr	r4, [pc, #544]	; 3b850 <ftello64@plt+0x27afc>
   3b62c:	b	3b500 <ftello64@plt+0x277ac>
   3b630:	mov	r2, #0
   3b634:	mov	r1, r2
   3b638:	mov	r0, r4
   3b63c:	bl	13430 <gcry_md_write@plt>
   3b640:	ldr	r3, [r4, #4]
   3b644:	ldr	r1, [r4, #8]
   3b648:	b	3b404 <ftello64@plt+0x276b0>
   3b64c:	cmp	r0, r1
   3b650:	beq	3b830 <ftello64@plt+0x27adc>
   3b654:	add	ip, r0, #1
   3b658:	add	r0, r4, r0
   3b65c:	mov	r2, #0
   3b660:	cmp	ip, r1
   3b664:	str	ip, [r4, #4]
   3b668:	strb	r2, [r0, #12]
   3b66c:	beq	3b81c <ftello64@plt+0x27ac8>
   3b670:	add	lr, r4, ip
   3b674:	mov	r0, #0
   3b678:	add	ip, ip, #1
   3b67c:	str	ip, [r4, #4]
   3b680:	mov	r3, r0
   3b684:	mov	r1, r0
   3b688:	mov	r2, r0
   3b68c:	strb	r0, [lr, #12]
   3b690:	mov	r8, #6
   3b694:	b	3b5d0 <ftello64@plt+0x2787c>
   3b698:	mov	r2, #0
   3b69c:	mov	r1, r2
   3b6a0:	mov	r0, r4
   3b6a4:	bl	13430 <gcry_md_write@plt>
   3b6a8:	ldr	r3, [r4, #4]
   3b6ac:	b	3b48c <ftello64@plt+0x27738>
   3b6b0:	mov	r2, #0
   3b6b4:	mov	r1, r2
   3b6b8:	mov	r0, r4
   3b6bc:	bl	13430 <gcry_md_write@plt>
   3b6c0:	ldr	r3, [r4, #4]
   3b6c4:	ldr	r1, [r4, #8]
   3b6c8:	b	3b540 <ftello64@plt+0x277ec>
   3b6cc:	mov	r2, #0
   3b6d0:	mov	r1, r2
   3b6d4:	mov	r0, r4
   3b6d8:	bl	13430 <gcry_md_write@plt>
   3b6dc:	ldr	r2, [r4, #4]
   3b6e0:	ldr	r1, [r4, #8]
   3b6e4:	b	3b470 <ftello64@plt+0x2771c>
   3b6e8:	mov	r2, #0
   3b6ec:	mov	r1, r2
   3b6f0:	mov	r0, r4
   3b6f4:	bl	13430 <gcry_md_write@plt>
   3b6f8:	ldr	r3, [r4, #4]
   3b6fc:	ldr	r1, [r4, #8]
   3b700:	b	3b454 <ftello64@plt+0x27700>
   3b704:	mov	r2, #0
   3b708:	mov	r1, r2
   3b70c:	mov	r0, r4
   3b710:	bl	13430 <gcry_md_write@plt>
   3b714:	ldr	r2, [r4, #4]
   3b718:	ldr	r1, [r4, #8]
   3b71c:	b	3b524 <ftello64@plt+0x277d0>
   3b720:	mov	r2, #0
   3b724:	mov	r1, r2
   3b728:	mov	r0, r4
   3b72c:	bl	13430 <gcry_md_write@plt>
   3b730:	b	3b430 <ftello64@plt+0x276dc>
   3b734:	mov	r2, #0
   3b738:	mov	r1, r2
   3b73c:	mov	r0, r4
   3b740:	bl	13430 <gcry_md_write@plt>
   3b744:	ldrb	r2, [r5, #20]
   3b748:	ldr	r3, [r4, #4]
   3b74c:	ldr	r1, [r4, #8]
   3b750:	b	3b3ec <ftello64@plt+0x27698>
   3b754:	mov	r2, #5
   3b758:	ldr	r1, [pc, #244]	; 3b854 <ftello64@plt+0x27b00>
   3b75c:	mov	r0, r4
   3b760:	bl	13484 <dcgettext@plt>
   3b764:	mov	r4, r0
   3b768:	mov	r0, r6
   3b76c:	bl	31418 <ftello64@plt+0x1d6c4>
   3b770:	mov	r1, r0
   3b774:	mov	r0, r4
   3b778:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3b77c:	mov	r4, #8
   3b780:	b	3b500 <ftello64@plt+0x277ac>
   3b784:	mov	r2, #0
   3b788:	mov	r1, r2
   3b78c:	mov	r0, r4
   3b790:	bl	13430 <gcry_md_write@plt>
   3b794:	ldr	r3, [r4, #4]
   3b798:	b	3b590 <ftello64@plt+0x2783c>
   3b79c:	mov	r2, #0
   3b7a0:	mov	r1, r2
   3b7a4:	mov	r0, r4
   3b7a8:	bl	13430 <gcry_md_write@plt>
   3b7ac:	b	3b56c <ftello64@plt+0x27818>
   3b7b0:	ldrb	r3, [r6, #32]
   3b7b4:	tst	r3, #1
   3b7b8:	bne	3b3c4 <ftello64@plt+0x27670>
   3b7bc:	ldr	r0, [ip, #4]
   3b7c0:	cmp	r0, #0
   3b7c4:	bne	3b628 <ftello64@plt+0x278d4>
   3b7c8:	ldr	r1, [pc, #136]	; 3b858 <ftello64@plt+0x27b04>
   3b7cc:	mov	r2, #5
   3b7d0:	bl	13484 <dcgettext@plt>
   3b7d4:	mov	r8, r0
   3b7d8:	mov	r0, r6
   3b7dc:	bl	31418 <ftello64@plt+0x1d6c4>
   3b7e0:	mov	r4, r0
   3b7e4:	ldr	r0, [pc, #100]	; 3b850 <ftello64@plt+0x27afc>
   3b7e8:	bl	13b50 <gpg_strerror@plt>
   3b7ec:	ldrb	r2, [r6, #32]
   3b7f0:	mov	r1, r4
   3b7f4:	ldrb	r3, [r5, #21]
   3b7f8:	str	r2, [sp]
   3b7fc:	ldr	r4, [pc, #76]	; 3b850 <ftello64@plt+0x27afc>
   3b800:	mov	r2, r0
   3b804:	mov	r0, r8
   3b808:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3b80c:	b	3b500 <ftello64@plt+0x277ac>
   3b810:	mov	r2, #5
   3b814:	ldr	r1, [pc, #64]	; 3b85c <ftello64@plt+0x27b08>
   3b818:	b	3b7d0 <ftello64@plt+0x27a7c>
   3b81c:	mov	r1, r2
   3b820:	mov	r0, r4
   3b824:	bl	13430 <gcry_md_write@plt>
   3b828:	ldr	ip, [r4, #4]
   3b82c:	b	3b670 <ftello64@plt+0x2791c>
   3b830:	mov	r1, r2
   3b834:	mov	r0, r4
   3b838:	bl	13430 <gcry_md_write@plt>
   3b83c:	ldrd	r0, [r4, #4]
   3b840:	b	3b654 <ftello64@plt+0x27900>
   3b844:	bl	134b4 <__stack_chk_fail@plt>
   3b848:	andeq	r8, r7, r0, asr r2
   3b84c:	andeq	r6, r7, r8, ror #19
   3b850:	andeq	r0, r0, #125	; 0x7d
   3b854:	strheq	r2, [r6], -r4
   3b858:	andeq	r2, r6, r0, lsl #1
   3b85c:	andeq	r2, r6, ip, asr #32
   3b860:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b864:	subs	r8, r2, #0
   3b868:	ldr	r7, [pc, #616]	; 3bad8 <ftello64@plt+0x27d84>
   3b86c:	mov	r6, r3
   3b870:	movne	r3, #0
   3b874:	ldr	r2, [r7]
   3b878:	strne	r3, [r8]
   3b87c:	cmp	r6, #0
   3b880:	movne	r3, #0
   3b884:	strne	r3, [r6]
   3b888:	ldr	r3, [r1]
   3b88c:	ldr	r5, [r0]
   3b890:	sub	sp, sp, #24
   3b894:	cmp	r5, r3
   3b898:	mov	r4, r0
   3b89c:	str	r2, [sp, #20]
   3b8a0:	bls	3b908 <ftello64@plt+0x27bb4>
   3b8a4:	ldr	r2, [pc, #560]	; 3badc <ftello64@plt+0x27d88>
   3b8a8:	sub	r5, r5, r3
   3b8ac:	cmp	r5, r2
   3b8b0:	bls	3ba28 <ftello64@plt+0x27cd4>
   3b8b4:	ldr	r3, [pc, #548]	; 3bae0 <ftello64@plt+0x27d8c>
   3b8b8:	mov	r2, #5
   3b8bc:	str	r2, [sp]
   3b8c0:	umull	r3, r5, r3, r5
   3b8c4:	ldr	r2, [pc, #536]	; 3bae4 <ftello64@plt+0x27d90>
   3b8c8:	ldr	r1, [pc, #536]	; 3bae8 <ftello64@plt+0x27d94>
   3b8cc:	lsr	r5, r5, #16
   3b8d0:	mov	r3, r5
   3b8d4:	mov	r0, #0
   3b8d8:	bl	13cf4 <dcngettext@plt>
   3b8dc:	mov	r9, r0
   3b8e0:	mov	r0, r4
   3b8e4:	bl	31418 <ftello64@plt+0x1d6c4>
   3b8e8:	mov	r2, r5
   3b8ec:	mov	r1, r0
   3b8f0:	mov	r0, r9
   3b8f4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3b8f8:	ldr	r3, [pc, #492]	; 3baec <ftello64@plt+0x27d98>
   3b8fc:	ldr	r3, [r3, #468]	; 0x1d4
   3b900:	cmp	r3, #0
   3b904:	beq	3ba40 <ftello64@plt+0x27cec>
   3b908:	bl	512dc <ftello64@plt+0x3d588>
   3b90c:	ldr	r5, [r4]
   3b910:	cmp	r0, r5
   3b914:	mov	r9, r0
   3b918:	bcs	3b974 <ftello64@plt+0x27c20>
   3b91c:	ldr	r3, [pc, #440]	; 3badc <ftello64@plt+0x27d88>
   3b920:	sub	r5, r5, r0
   3b924:	cmp	r5, r3
   3b928:	bhi	3ba48 <ftello64@plt+0x27cf4>
   3b92c:	mov	r3, #5
   3b930:	ldr	r2, [pc, #440]	; 3baf0 <ftello64@plt+0x27d9c>
   3b934:	ldr	r1, [pc, #440]	; 3baf4 <ftello64@plt+0x27da0>
   3b938:	str	r3, [sp]
   3b93c:	mov	r3, r5
   3b940:	mov	r0, #0
   3b944:	bl	13cf4 <dcngettext@plt>
   3b948:	mov	sl, r0
   3b94c:	mov	r0, r4
   3b950:	bl	31418 <ftello64@plt+0x1d6c4>
   3b954:	mov	r2, r5
   3b958:	mov	r1, r0
   3b95c:	mov	r0, sl
   3b960:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3b964:	ldr	r3, [pc, #384]	; 3baec <ftello64@plt+0x27d98>
   3b968:	ldr	r3, [r3, #468]	; 0x1d4
   3b96c:	cmp	r3, #0
   3b970:	beq	3ba40 <ftello64@plt+0x27cec>
   3b974:	ldr	r3, [r4, #36]	; 0x24
   3b978:	cmp	r3, #0
   3b97c:	beq	3ba04 <ftello64@plt+0x27cb0>
   3b980:	ldr	r3, [pc, #356]	; 3baec <ftello64@plt+0x27d98>
   3b984:	ldr	r3, [r3]
   3b988:	cmp	r3, #0
   3b98c:	bne	3ba6c <ftello64@plt+0x27d18>
   3b990:	ldr	r3, [r4, #4]
   3b994:	ldr	r2, [pc, #348]	; 3baf8 <ftello64@plt+0x27da4>
   3b998:	mov	r1, #11
   3b99c:	add	r0, sp, #8
   3b9a0:	bl	13a30 <gpgrt_snprintf@plt>
   3b9a4:	add	r1, sp, #8
   3b9a8:	mov	r0, #66	; 0x42
   3b9ac:	bl	390b8 <ftello64@plt+0x25364>
   3b9b0:	cmp	r8, #0
   3b9b4:	movne	r3, #1
   3b9b8:	strne	r3, [r8]
   3b9bc:	ldrb	r3, [r4, #60]	; 0x3c
   3b9c0:	tst	r3, #48	; 0x30
   3b9c4:	beq	3ba20 <ftello64@plt+0x27ccc>
   3b9c8:	ldr	r3, [pc, #284]	; 3baec <ftello64@plt+0x27d98>
   3b9cc:	ldr	r3, [r3]
   3b9d0:	cmp	r3, #0
   3b9d4:	bne	3baa8 <ftello64@plt+0x27d54>
   3b9d8:	cmp	r6, #0
   3b9dc:	beq	3ba20 <ftello64@plt+0x27ccc>
   3b9e0:	mov	r0, #0
   3b9e4:	mov	r3, #1
   3b9e8:	str	r3, [r6]
   3b9ec:	ldr	r2, [sp, #20]
   3b9f0:	ldr	r3, [r7]
   3b9f4:	cmp	r2, r3
   3b9f8:	bne	3bad4 <ftello64@plt+0x27d80>
   3b9fc:	add	sp, sp, #24
   3ba00:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ba04:	ldr	r3, [r4, #4]
   3ba08:	cmp	r3, #0
   3ba0c:	cmpne	r9, r3
   3ba10:	bhi	3b980 <ftello64@plt+0x27c2c>
   3ba14:	ldrb	r3, [r4, #60]	; 0x3c
   3ba18:	tst	r3, #48	; 0x30
   3ba1c:	bne	3b9c8 <ftello64@plt+0x27c74>
   3ba20:	mov	r0, #0
   3ba24:	b	3b9ec <ftello64@plt+0x27c98>
   3ba28:	mov	r3, #5
   3ba2c:	str	r3, [sp]
   3ba30:	ldr	r2, [pc, #196]	; 3bafc <ftello64@plt+0x27da8>
   3ba34:	mov	r3, r5
   3ba38:	ldr	r1, [pc, #192]	; 3bb00 <ftello64@plt+0x27dac>
   3ba3c:	b	3b8d4 <ftello64@plt+0x27b80>
   3ba40:	mov	r0, #39	; 0x27
   3ba44:	b	3b9ec <ftello64@plt+0x27c98>
   3ba48:	ldr	r3, [pc, #144]	; 3bae0 <ftello64@plt+0x27d8c>
   3ba4c:	mov	r2, #5
   3ba50:	str	r2, [sp]
   3ba54:	umull	r3, r5, r3, r5
   3ba58:	ldr	r2, [pc, #164]	; 3bb04 <ftello64@plt+0x27db0>
   3ba5c:	ldr	r1, [pc, #164]	; 3bb08 <ftello64@plt+0x27db4>
   3ba60:	lsr	r5, r5, #16
   3ba64:	mov	r3, r5
   3ba68:	b	3b940 <ftello64@plt+0x27bec>
   3ba6c:	mov	r2, #5
   3ba70:	ldr	r1, [pc, #148]	; 3bb0c <ftello64@plt+0x27db8>
   3ba74:	mov	r0, #0
   3ba78:	bl	13484 <dcgettext@plt>
   3ba7c:	mov	r5, r0
   3ba80:	mov	r0, r4
   3ba84:	bl	31418 <ftello64@plt+0x1d6c4>
   3ba88:	mov	r9, r0
   3ba8c:	ldr	r0, [r4, #4]
   3ba90:	bl	51ed8 <ftello64@plt+0x3e184>
   3ba94:	mov	r1, r9
   3ba98:	mov	r2, r0
   3ba9c:	mov	r0, r5
   3baa0:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3baa4:	b	3b990 <ftello64@plt+0x27c3c>
   3baa8:	mov	r2, #5
   3baac:	ldr	r1, [pc, #92]	; 3bb10 <ftello64@plt+0x27dbc>
   3bab0:	mov	r0, #0
   3bab4:	bl	13484 <dcgettext@plt>
   3bab8:	mov	r5, r0
   3babc:	mov	r0, r4
   3bac0:	bl	31418 <ftello64@plt+0x1d6c4>
   3bac4:	mov	r1, r0
   3bac8:	mov	r0, r5
   3bacc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3bad0:	b	3b9d8 <ftello64@plt+0x27c84>
   3bad4:	bl	134b4 <__stack_chk_fail@plt>
   3bad8:	andeq	r6, r7, r8, ror #19
   3badc:	andeq	r5, r1, pc, ror r1
   3bae0:	eorgt	r4, lr, #29360128	; 0x1c00000
   3bae4:	andeq	r2, r6, r8, ror #2
   3bae8:	muleq	r6, ip, r1
   3baec:	andeq	r8, r7, r0, asr r2
   3baf0:	ldrdeq	r2, [r6], -r0
   3baf4:	andeq	r2, r6, ip, lsl r2
   3baf8:	ldrdeq	r2, [r6], -r0
   3bafc:	strdeq	r2, [r6], -r8
   3bb00:	andeq	r2, r6, r0, lsr r1
   3bb04:	andeq	r2, r6, r8, ror #4
   3bb08:			; <UNDEFINED> instruction: 0x000622b0
   3bb0c:	strdeq	r2, [r6], -r8
   3bb10:	andeq	r2, r6, ip, lsl r3
   3bb14:	ldr	r1, [pc, #36]	; 3bb40 <ftello64@plt+0x27dec>
   3bb18:	push	{lr}		; (str lr, [sp, #-4]!)
   3bb1c:	sub	sp, sp, #12
   3bb20:	ldr	r2, [r1, #12]
   3bb24:	ldr	r3, [r1, #8]
   3bb28:	ldr	r0, [pc, #20]	; 3bb44 <ftello64@plt+0x27df0>
   3bb2c:	str	r2, [sp]
   3bb30:	ldm	r1, {r1, r2}
   3bb34:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3bb38:	add	sp, sp, #12
   3bb3c:	pop	{pc}		; (ldr pc, [sp], #4)
   3bb40:	andeq	r8, r7, r8, ror #9
   3bb44:	andeq	r2, r6, r8, asr #6
   3bb48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bb4c:	sub	sp, sp, #76	; 0x4c
   3bb50:	ldr	r6, [pc, #1296]	; 3c068 <ftello64@plt+0x28314>
   3bb54:	ldrd	r8, [sp, #112]	; 0x70
   3bb58:	subs	sl, r3, #0
   3bb5c:	ldr	r3, [r6]
   3bb60:	ldr	r5, [sp, #120]	; 0x78
   3bb64:	str	r3, [sp, #68]	; 0x44
   3bb68:	movne	r3, #0
   3bb6c:	strne	r3, [sl]
   3bb70:	cmp	r8, #0
   3bb74:	movne	r3, #0
   3bb78:	strne	r3, [r8]
   3bb7c:	cmp	r9, #0
   3bb80:	movne	r3, #0
   3bb84:	strne	r3, [r9]
   3bb88:	cmp	r5, #0
   3bb8c:	movne	r3, #0
   3bb90:	strne	r3, [r5]
   3bb94:	mov	r4, r0
   3bb98:	mov	r7, r1
   3bb9c:	mov	r0, #1
   3bba0:	mov	r1, #132	; 0x84
   3bba4:	mov	fp, r2
   3bba8:	bl	13910 <gcry_calloc@plt>
   3bbac:	subs	r3, r0, #0
   3bbb0:	str	r3, [sp, #20]
   3bbb4:	beq	3bc84 <ftello64@plt+0x27f30>
   3bbb8:	ldrb	r0, [r7, #23]
   3bbbc:	bl	2cc98 <ftello64@plt+0x18f44>
   3bbc0:	subs	r1, r0, #0
   3bbc4:	movne	r4, r1
   3bbc8:	beq	3bbf8 <ftello64@plt+0x27ea4>
   3bbcc:	cmp	r5, #0
   3bbd0:	beq	3bc6c <ftello64@plt+0x27f18>
   3bbd4:	ldr	r3, [sp, #20]
   3bbd8:	str	r3, [r5]
   3bbdc:	ldr	r2, [sp, #68]	; 0x44
   3bbe0:	ldr	r3, [r6]
   3bbe4:	mov	r0, r4
   3bbe8:	cmp	r2, r3
   3bbec:	bne	3bfb4 <ftello64@plt+0x28260>
   3bbf0:	add	sp, sp, #76	; 0x4c
   3bbf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bbf8:	ldr	r3, [pc, #1132]	; 3c06c <ftello64@plt+0x28318>
   3bbfc:	ldrb	r2, [r7, #23]
   3bc00:	ldr	r0, [r3, #276]	; 0x114
   3bc04:	bl	5a564 <ftello64@plt+0x46810>
   3bc08:	cmp	r0, #0
   3bc0c:	beq	3bc28 <ftello64@plt+0x27ed4>
   3bc10:	ldrb	r0, [r7, #22]
   3bc14:	bl	2cba0 <ftello64@plt+0x18e4c>
   3bc18:	cmp	r0, #0
   3bc1c:	beq	3bc98 <ftello64@plt+0x27f44>
   3bc20:	mov	r4, r0
   3bc24:	b	3bbcc <ftello64@plt+0x27e78>
   3bc28:	mov	r2, #5
   3bc2c:	ldr	r1, [pc, #1084]	; 3c070 <ftello64@plt+0x2831c>
   3bc30:	bl	13484 <dcgettext@plt>
   3bc34:	mov	r4, r0
   3bc38:	ldrb	r0, [r7, #23]
   3bc3c:	bl	13880 <gcry_md_algo_name@plt>
   3bc40:	ldr	r3, [pc, #1060]	; 3c06c <ftello64@plt+0x28318>
   3bc44:	mov	r7, r0
   3bc48:	ldr	r0, [r3, #276]	; 0x114
   3bc4c:	bl	5a79c <ftello64@plt+0x46a48>
   3bc50:	mov	r1, r7
   3bc54:	mov	r2, r0
   3bc58:	mov	r0, r4
   3bc5c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3bc60:	cmp	r5, #0
   3bc64:	ldr	r4, [pc, #1032]	; 3c074 <ftello64@plt+0x28320>
   3bc68:	bne	3bbd4 <ftello64@plt+0x27e80>
   3bc6c:	ldr	r5, [sp, #20]
   3bc70:	mov	r0, r5
   3bc74:	bl	18020 <ftello64@plt+0x42cc>
   3bc78:	mov	r0, r5
   3bc7c:	bl	13448 <gcry_free@plt>
   3bc80:	b	3bbdc <ftello64@plt+0x27e88>
   3bc84:	bl	1385c <gpg_err_code_from_syserror@plt>
   3bc88:	subs	r4, r0, #0
   3bc8c:	uxthne	r4, r4
   3bc90:	orrne	r4, r4, #33554432	; 0x2000000
   3bc94:	b	3bbdc <ftello64@plt+0x27e88>
   3bc98:	ldrb	r1, [r7, #23]
   3bc9c:	mov	r0, fp
   3bca0:	bl	137cc <gcry_md_is_enabled@plt>
   3bca4:	cmp	r0, #0
   3bca8:	bne	3bcc4 <ftello64@plt+0x27f70>
   3bcac:	mov	r2, #5
   3bcb0:	ldr	r1, [pc, #960]	; 3c078 <ftello64@plt+0x28324>
   3bcb4:	bl	13484 <dcgettext@plt>
   3bcb8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3bcbc:	ldr	r4, [pc, #952]	; 3c07c <ftello64@plt+0x28328>
   3bcc0:	b	3bbcc <ftello64@plt+0x27e78>
   3bcc4:	mov	r0, r4
   3bcc8:	mov	r2, r7
   3bccc:	ldr	r1, [sp, #20]
   3bcd0:	bl	1d27c <ftello64@plt+0x9528>
   3bcd4:	subs	r4, r0, #0
   3bcd8:	ldrne	r4, [pc, #928]	; 3c080 <ftello64@plt+0x2832c>
   3bcdc:	bne	3bbcc <ftello64@plt+0x27e78>
   3bce0:	ldr	r2, [pc, #900]	; 3c06c <ftello64@plt+0x28318>
   3bce4:	ldr	r3, [sp, #20]
   3bce8:	ldr	r2, [r2, #276]	; 0x114
   3bcec:	mov	r0, r3
   3bcf0:	str	r2, [sp, #24]
   3bcf4:	ldrb	r2, [r3, #31]
   3bcf8:	str	r2, [sp, #28]
   3bcfc:	bl	315a8 <ftello64@plt+0x1d854>
   3bd00:	ldr	r3, [sp, #20]
   3bd04:	str	r4, [sp, #4]
   3bd08:	ldr	r2, [sp, #28]
   3bd0c:	add	r3, r3, #104	; 0x68
   3bd10:	mov	r1, #3
   3bd14:	str	r0, [sp]
   3bd18:	ldr	r0, [sp, #24]
   3bd1c:	bl	5a0d8 <ftello64@plt+0x46384>
   3bd20:	cmp	r0, #0
   3bd24:	beq	3bf68 <ftello64@plt+0x28214>
   3bd28:	ldr	r2, [sp, #20]
   3bd2c:	ldrsb	r3, [r2, #60]	; 0x3c
   3bd30:	cmp	r3, #0
   3bd34:	ldrge	r4, [pc, #840]	; 3c084 <ftello64@plt+0x28330>
   3bd38:	bge	3bbcc <ftello64@plt+0x27e78>
   3bd3c:	cmp	sl, #0
   3bd40:	add	r1, r7, #12
   3bd44:	ldrne	r3, [r2, #4]
   3bd48:	ldr	r0, [sp, #20]
   3bd4c:	strne	r3, [sl]
   3bd50:	mov	r2, r8
   3bd54:	mov	r3, r9
   3bd58:	bl	3b860 <ftello64@plt+0x27b0c>
   3bd5c:	cmp	r0, #0
   3bd60:	bne	3bc20 <ftello64@plt+0x27ecc>
   3bd64:	mov	r2, fp
   3bd68:	mov	r1, r7
   3bd6c:	ldr	r0, [sp, #20]
   3bd70:	bl	3b2cc <ftello64@plt+0x27578>
   3bd74:	subs	fp, r0, #0
   3bd78:	movne	r4, fp
   3bd7c:	bne	3bbcc <ftello64@plt+0x27e78>
   3bd80:	ldr	r2, [sp, #20]
   3bd84:	ldrb	r3, [r2, #60]	; 0x3c
   3bd88:	tst	r3, #8
   3bd8c:	bne	3bda4 <ftello64@plt+0x28050>
   3bd90:	ldrb	r3, [r2, #61]	; 0x3d
   3bd94:	lsr	r2, r3, #1
   3bd98:	and	r2, r2, #3
   3bd9c:	cmp	r2, #1
   3bda0:	bls	3bfb8 <ftello64@plt+0x28264>
   3bda4:	ldrb	r3, [r7, #21]
   3bda8:	cmp	r3, #1
   3bdac:	bhi	3bbcc <ftello64@plt+0x27e78>
   3bdb0:	bl	38cd8 <ftello64@plt+0x24f84>
   3bdb4:	cmp	r0, #0
   3bdb8:	beq	3bbcc <ftello64@plt+0x27e78>
   3bdbc:	ldr	r3, [r7, #12]
   3bdc0:	ldrb	r0, [r7, #22]
   3bdc4:	str	r3, [sp, #24]
   3bdc8:	bl	2de68 <ftello64@plt+0x1a114>
   3bdcc:	subs	r3, r0, #0
   3bdd0:	str	r3, [sp, #28]
   3bdd4:	ble	3bfa8 <ftello64@plt+0x28254>
   3bdd8:	add	r2, sp, #44	; 0x2c
   3bddc:	str	fp, [sp, #32]
   3bde0:	str	r4, [sp, #36]	; 0x24
   3bde4:	add	sl, r7, #64	; 0x40
   3bde8:	mov	r9, #0
   3bdec:	mov	r8, #6
   3bdf0:	mov	r4, r3
   3bdf4:	mov	fp, r2
   3bdf8:	ldr	r3, [sl], #4
   3bdfc:	mov	r2, #0
   3be00:	str	r3, [sp]
   3be04:	mov	r1, r2
   3be08:	mov	r3, fp
   3be0c:	mov	r0, #5
   3be10:	bl	133b8 <gcry_mpi_print@plt>
   3be14:	cmp	r0, #0
   3be18:	bne	3c004 <ftello64@plt+0x282b0>
   3be1c:	add	r9, r9, #1
   3be20:	ldr	r3, [sp, #44]	; 0x2c
   3be24:	cmp	r4, r9
   3be28:	add	r8, r8, r3
   3be2c:	bne	3bdf8 <ftello64@plt+0x280a4>
   3be30:	cmp	r8, #100	; 0x64
   3be34:	movcc	r8, #100	; 0x64
   3be38:	ldr	fp, [sp, #32]
   3be3c:	ldr	r4, [sp, #36]	; 0x24
   3be40:	add	r0, r8, #10
   3be44:	add	r8, r8, #4
   3be48:	bl	131cc <gcry_xmalloc@plt>
   3be4c:	ldrb	r2, [r7, #22]
   3be50:	ldr	r1, [sp, #24]
   3be54:	ldrb	r3, [r7, #23]
   3be58:	ldr	ip, [sp, #28]
   3be5c:	cmp	ip, #0
   3be60:	strb	r2, [r0]
   3be64:	mov	r2, r1
   3be68:	strb	r3, [r0, #1]
   3be6c:	mov	r3, r2
   3be70:	strb	r1, [r0, #5]
   3be74:	lsr	r2, r2, #16
   3be78:	lsr	r1, r1, #24
   3be7c:	lsr	r3, r3, #8
   3be80:	str	r0, [sp, #32]
   3be84:	strb	r1, [r0, #2]
   3be88:	strb	r2, [r0, #3]
   3be8c:	strb	r3, [r0, #4]
   3be90:	add	r9, r0, #6
   3be94:	ble	3bef4 <ftello64@plt+0x281a0>
   3be98:	add	r3, sp, #44	; 0x2c
   3be9c:	add	sl, r7, #64	; 0x40
   3bea0:	str	r4, [sp, #24]
   3bea4:	str	r7, [sp, #28]
   3bea8:	mov	r4, ip
   3beac:	mov	r7, r3
   3beb0:	ldr	r2, [sl], #4
   3beb4:	mov	r3, r7
   3beb8:	str	r2, [sp]
   3bebc:	mov	r1, r9
   3bec0:	mov	r2, r8
   3bec4:	mov	r0, #2
   3bec8:	bl	133b8 <gcry_mpi_print@plt>
   3becc:	cmp	r0, #0
   3bed0:	bne	3bff4 <ftello64@plt+0x282a0>
   3bed4:	ldr	r3, [sp, #44]	; 0x2c
   3bed8:	add	fp, fp, #1
   3bedc:	cmp	r4, fp
   3bee0:	add	r9, r9, r3
   3bee4:	sub	r8, r8, r3
   3bee8:	bne	3beb0 <ftello64@plt+0x2815c>
   3beec:	ldr	r4, [sp, #24]
   3bef0:	ldr	r7, [sp, #28]
   3bef4:	ldr	r2, [sp, #32]
   3bef8:	add	r1, sp, #48	; 0x30
   3befc:	sub	r3, r9, r2
   3bf00:	mov	r0, #2
   3bf04:	mov	r9, r2
   3bf08:	bl	13a84 <gcry_md_hash_buffer@plt>
   3bf0c:	mov	r1, #20
   3bf10:	add	r0, sp, #48	; 0x30
   3bf14:	bl	2b42c <ftello64@plt+0x176d8>
   3bf18:	mov	r8, r0
   3bf1c:	ldr	r0, [r7, #12]
   3bf20:	bl	51d74 <ftello64@plt+0x3e020>
   3bf24:	ldr	r3, [r7, #12]
   3bf28:	mvn	r2, #0
   3bf2c:	str	r3, [sp, #8]
   3bf30:	mov	r1, #1
   3bf34:	ldr	r3, [pc, #332]	; 3c088 <ftello64@plt+0x28334>
   3bf38:	str	r8, [sp]
   3bf3c:	str	r0, [sp, #4]
   3bf40:	mov	r0, r9
   3bf44:	bl	138d4 <__sprintf_chk@plt>
   3bf48:	mov	r0, r8
   3bf4c:	bl	13448 <gcry_free@plt>
   3bf50:	mov	r1, r9
   3bf54:	mov	r0, #14
   3bf58:	bl	390b8 <ftello64@plt+0x25364>
   3bf5c:	mov	r0, r9
   3bf60:	bl	13448 <gcry_free@plt>
   3bf64:	b	3bbcc <ftello64@plt+0x27e78>
   3bf68:	mov	r2, #5
   3bf6c:	ldr	r1, [pc, #280]	; 3c08c <ftello64@plt+0x28338>
   3bf70:	bl	13484 <dcgettext@plt>
   3bf74:	mov	r4, r0
   3bf78:	ldr	r0, [sp, #20]
   3bf7c:	bl	31418 <ftello64@plt+0x1d6c4>
   3bf80:	ldr	r3, [pc, #228]	; 3c06c <ftello64@plt+0x28318>
   3bf84:	mov	r7, r0
   3bf88:	ldr	r0, [r3, #276]	; 0x114
   3bf8c:	bl	5a79c <ftello64@plt+0x46a48>
   3bf90:	mov	r1, r7
   3bf94:	mov	r2, r0
   3bf98:	mov	r0, r4
   3bf9c:	bl	4eb24 <ftello64@plt+0x3add0>
   3bfa0:	ldr	r4, [pc, #232]	; 3c090 <ftello64@plt+0x2833c>
   3bfa4:	b	3bbcc <ftello64@plt+0x27e78>
   3bfa8:	mov	r8, #104	; 0x68
   3bfac:	mov	r0, #110	; 0x6e
   3bfb0:	b	3be48 <ftello64@plt+0x280f4>
   3bfb4:	bl	134b4 <__stack_chk_fail@plt>
   3bfb8:	ands	r8, r3, #6
   3bfbc:	beq	3c014 <ftello64@plt+0x282c0>
   3bfc0:	cmp	r8, #2
   3bfc4:	bne	3bda4 <ftello64@plt+0x28050>
   3bfc8:	mov	r2, #5
   3bfcc:	ldr	r1, [pc, #192]	; 3c094 <ftello64@plt+0x28340>
   3bfd0:	bl	13484 <dcgettext@plt>
   3bfd4:	mov	r4, r0
   3bfd8:	ldr	r0, [sp, #20]
   3bfdc:	bl	31418 <ftello64@plt+0x1d6c4>
   3bfe0:	mov	r1, r0
   3bfe4:	mov	r0, r4
   3bfe8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3bfec:	ldr	r4, [pc, #136]	; 3c07c <ftello64@plt+0x28328>
   3bff0:	b	3bbcc <ftello64@plt+0x27e78>
   3bff4:	ldr	r2, [pc, #156]	; 3c098 <ftello64@plt+0x28344>
   3bff8:	ldr	r1, [pc, #156]	; 3c09c <ftello64@plt+0x28348>
   3bffc:	ldr	r0, [pc, #156]	; 3c0a0 <ftello64@plt+0x2834c>
   3c000:	bl	4ee84 <ftello64@plt+0x3b130>
   3c004:	ldr	r2, [pc, #140]	; 3c098 <ftello64@plt+0x28344>
   3c008:	mov	r1, #245	; 0xf5
   3c00c:	ldr	r0, [pc, #140]	; 3c0a0 <ftello64@plt+0x2834c>
   3c010:	bl	4ee84 <ftello64@plt+0x3b130>
   3c014:	mov	r2, #5
   3c018:	ldr	r1, [pc, #132]	; 3c0a4 <ftello64@plt+0x28350>
   3c01c:	bl	13484 <dcgettext@plt>
   3c020:	mov	r9, r0
   3c024:	ldr	r0, [sp, #20]
   3c028:	bl	31418 <ftello64@plt+0x1d6c4>
   3c02c:	mov	r1, r0
   3c030:	mov	r0, r9
   3c034:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3c038:	mov	r2, #5
   3c03c:	ldr	r1, [pc, #100]	; 3c0a8 <ftello64@plt+0x28354>
   3c040:	mov	r0, r8
   3c044:	bl	13484 <dcgettext@plt>
   3c048:	ldr	r1, [pc, #92]	; 3c0ac <ftello64@plt+0x28358>
   3c04c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3c050:	ldr	r3, [pc, #20]	; 3c06c <ftello64@plt+0x28318>
   3c054:	ldrb	r3, [r3, #560]	; 0x230
   3c058:	tst	r3, #1
   3c05c:	beq	3bda4 <ftello64@plt+0x28050>
   3c060:	ldr	r4, [pc, #20]	; 3c07c <ftello64@plt+0x28328>
   3c064:	b	3bbcc <ftello64@plt+0x27e78>
   3c068:	andeq	r6, r7, r8, ror #19
   3c06c:	andeq	r8, r7, r0, asr r2
   3c070:	andeq	r2, r6, r8, ror r3
   3c074:	andeq	r0, r0, #5
   3c078:	andeq	r2, r6, ip, lsr #7
   3c07c:	andeq	r0, r0, #1
   3c080:	andeq	r0, r0, #9
   3c084:	andeq	r0, r0, #6
   3c088:	andeq	r2, r6, ip, ror #9
   3c08c:	ldrdeq	r2, [r6], -ip
   3c090:	andeq	r0, r0, #4
   3c094:	muleq	r6, r4, r4
   3c098:	andeq	r1, r6, r8, ror #31
   3c09c:	andeq	r0, r0, sl, lsl #2
   3c0a0:	ldrdeq	r2, [r6], -r4
   3c0a4:	andeq	r2, r6, ip, lsl #8
   3c0a8:	andeq	r2, r6, r0, asr #8
   3c0ac:	andeq	r2, r6, r4, ror #8
   3c0b0:	push	{lr}		; (str lr, [sp, #-4]!)
   3c0b4:	sub	sp, sp, #20
   3c0b8:	mov	r3, #0
   3c0bc:	str	r3, [sp, #8]
   3c0c0:	str	r3, [sp, #4]
   3c0c4:	str	r3, [sp]
   3c0c8:	bl	3bb48 <ftello64@plt+0x27df4>
   3c0cc:	add	sp, sp, #20
   3c0d0:	pop	{pc}		; (ldr pc, [sp], #4)
   3c0d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c0d8:	mov	r7, r2
   3c0dc:	ldr	sl, [pc, #468]	; 3c2b8 <ftello64@plt+0x28564>
   3c0e0:	ldrb	r2, [r2, #21]
   3c0e4:	sub	sp, sp, #32
   3c0e8:	ldr	r3, [sl]
   3c0ec:	cmp	r2, #32
   3c0f0:	str	r3, [sp, #28]
   3c0f4:	bne	3c294 <ftello64@plt+0x28540>
   3c0f8:	ldr	r3, [r7, #4]
   3c0fc:	ldr	r2, [r1, #48]	; 0x30
   3c100:	mov	r8, r0
   3c104:	cmp	r3, r2
   3c108:	mov	r6, r1
   3c10c:	beq	3c244 <ftello64@plt+0x284f0>
   3c110:	ldr	r9, [pc, #420]	; 3c2bc <ftello64@plt+0x28568>
   3c114:	ldr	r4, [r9]
   3c118:	cmp	r4, #0
   3c11c:	bne	3c230 <ftello64@plt+0x284dc>
   3c120:	ldr	r1, [r6, #68]	; 0x44
   3c124:	mov	r3, #1
   3c128:	cmp	r1, #0
   3c12c:	str	r3, [r9]
   3c130:	ldr	r3, [r6, #72]	; 0x48
   3c134:	beq	3c200 <ftello64@plt+0x284ac>
   3c138:	cmp	r3, #0
   3c13c:	movgt	r5, r4
   3c140:	bgt	3c160 <ftello64@plt+0x2840c>
   3c144:	b	3c208 <ftello64@plt+0x284b4>
   3c148:	ldr	r3, [r6, #72]	; 0x48
   3c14c:	add	r4, r4, #1
   3c150:	cmp	r4, r3
   3c154:	add	r5, r5, #22
   3c158:	bge	3c208 <ftello64@plt+0x284b4>
   3c15c:	ldr	r1, [r6, #68]	; 0x44
   3c160:	add	r1, r1, r5
   3c164:	add	r3, sp, #20
   3c168:	mov	r2, #20
   3c16c:	add	r1, r1, #2
   3c170:	mov	r0, r8
   3c174:	bl	31478 <ftello64@plt+0x1d724>
   3c178:	ldr	r2, [sp, #20]
   3c17c:	ldr	r3, [r7, #4]
   3c180:	cmp	r2, r3
   3c184:	bne	3c148 <ftello64@plt+0x283f4>
   3c188:	ldr	r2, [sp, #24]
   3c18c:	ldr	r3, [r7, #8]
   3c190:	cmp	r2, r3
   3c194:	bne	3c148 <ftello64@plt+0x283f4>
   3c198:	mov	r2, #0
   3c19c:	ldrb	r1, [r7, #23]
   3c1a0:	add	r0, sp, #16
   3c1a4:	bl	1340c <gcry_md_open@plt>
   3c1a8:	subs	r4, r0, #0
   3c1ac:	bne	3c2a8 <ftello64@plt+0x28554>
   3c1b0:	mov	r1, r6
   3c1b4:	ldr	r0, [sp, #16]
   3c1b8:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c1bc:	str	r4, [sp, #8]
   3c1c0:	str	r4, [sp, #4]
   3c1c4:	str	r4, [sp]
   3c1c8:	mov	r3, r4
   3c1cc:	mov	r0, r8
   3c1d0:	ldr	r2, [sp, #16]
   3c1d4:	mov	r1, r7
   3c1d8:	bl	3bb48 <ftello64@plt+0x27df4>
   3c1dc:	subs	r4, r0, #0
   3c1e0:	bne	3c264 <ftello64@plt+0x28510>
   3c1e4:	ldrb	r3, [r7]
   3c1e8:	bic	r3, r3, #3
   3c1ec:	orr	r3, r3, #3
   3c1f0:	strb	r3, [r7]
   3c1f4:	ldr	r0, [sp, #16]
   3c1f8:	bl	132d4 <gcry_md_close@plt>
   3c1fc:	b	3c20c <ftello64@plt+0x284b8>
   3c200:	cmp	r3, #0
   3c204:	bne	3c280 <ftello64@plt+0x2852c>
   3c208:	mov	r4, #1
   3c20c:	mov	r3, #0
   3c210:	str	r3, [r9]
   3c214:	ldr	r2, [sp, #28]
   3c218:	ldr	r3, [sl]
   3c21c:	mov	r0, r4
   3c220:	cmp	r2, r3
   3c224:	bne	3c290 <ftello64@plt+0x2853c>
   3c228:	add	sp, sp, #32
   3c22c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c230:	ldrb	r3, [r6, #61]	; 0x3d
   3c234:	mov	r4, #1
   3c238:	orr	r3, r3, r4
   3c23c:	strb	r3, [r6, #61]	; 0x3d
   3c240:	b	3c214 <ftello64@plt+0x284c0>
   3c244:	ldr	r2, [r1, #52]	; 0x34
   3c248:	cmp	r3, r2
   3c24c:	bne	3c110 <ftello64@plt+0x283bc>
   3c250:	ldr	r3, [pc, #104]	; 3c2c0 <ftello64@plt+0x2856c>
   3c254:	ldr	r2, [pc, #104]	; 3c2c4 <ftello64@plt+0x28570>
   3c258:	ldr	r1, [pc, #104]	; 3c2c8 <ftello64@plt+0x28574>
   3c25c:	ldr	r0, [pc, #104]	; 3c2cc <ftello64@plt+0x28578>
   3c260:	bl	4eeac <ftello64@plt+0x3b158>
   3c264:	uxth	r3, r4
   3c268:	cmp	r3, #8
   3c26c:	ldrb	r3, [r7]
   3c270:	bic	r3, r3, #3
   3c274:	orreq	r3, r3, #1
   3c278:	strb	r3, [r7]
   3c27c:	b	3c1f4 <ftello64@plt+0x284a0>
   3c280:	ldr	r2, [pc, #56]	; 3c2c0 <ftello64@plt+0x2856c>
   3c284:	mov	r1, #700	; 0x2bc
   3c288:	ldr	r0, [pc, #56]	; 3c2c8 <ftello64@plt+0x28574>
   3c28c:	bl	4ee84 <ftello64@plt+0x3b130>
   3c290:	bl	134b4 <__stack_chk_fail@plt>
   3c294:	ldr	r3, [pc, #36]	; 3c2c0 <ftello64@plt+0x2856c>
   3c298:	ldr	r2, [pc, #48]	; 3c2d0 <ftello64@plt+0x2857c>
   3c29c:	ldr	r1, [pc, #36]	; 3c2c8 <ftello64@plt+0x28574>
   3c2a0:	ldr	r0, [pc, #44]	; 3c2d4 <ftello64@plt+0x28580>
   3c2a4:	bl	4eeac <ftello64@plt+0x3b158>
   3c2a8:	ldr	r2, [pc, #16]	; 3c2c0 <ftello64@plt+0x2856c>
   3c2ac:	ldr	r1, [pc, #36]	; 3c2d8 <ftello64@plt+0x28584>
   3c2b0:	ldr	r0, [pc, #16]	; 3c2c8 <ftello64@plt+0x28574>
   3c2b4:	bl	4ee84 <ftello64@plt+0x3b130>
   3c2b8:	andeq	r6, r7, r8, ror #19
   3c2bc:	andeq	r7, r7, r0, asr pc
   3c2c0:	strdeq	r1, [r6], -ip
   3c2c4:	muleq	r0, r2, r2
   3c2c8:	ldrdeq	r2, [r6], -r4
   3c2cc:	andeq	r2, r6, r8, lsl #10
   3c2d0:	muleq	r0, r1, r2
   3c2d4:	strdeq	r2, [r6], -r8
   3c2d8:	andeq	r0, r0, sp, asr #5
   3c2dc:	push	{r4, r5, r6, r7, r8, lr}
   3c2e0:	sub	sp, sp, #8
   3c2e4:	ldr	r6, [pc, #284]	; 3c408 <ftello64@plt+0x286b4>
   3c2e8:	mov	r8, r0
   3c2ec:	ldrb	r0, [r2, #23]
   3c2f0:	ldr	r3, [r6]
   3c2f4:	mov	r5, r2
   3c2f8:	mov	r7, r1
   3c2fc:	str	r3, [sp, #4]
   3c300:	bl	2cc98 <ftello64@plt+0x18f44>
   3c304:	subs	r4, r0, #0
   3c308:	bne	3c340 <ftello64@plt+0x285ec>
   3c30c:	ldr	r3, [pc, #248]	; 3c40c <ftello64@plt+0x286b8>
   3c310:	ldr	r4, [r3, #508]	; 0x1fc
   3c314:	cmp	r4, #0
   3c318:	bne	3c328 <ftello64@plt+0x285d4>
   3c31c:	ldrb	r3, [r5]
   3c320:	tst	r3, #1
   3c324:	bne	3c3c8 <ftello64@plt+0x28674>
   3c328:	mov	r2, #0
   3c32c:	ldrb	r1, [r5, #23]
   3c330:	mov	r0, sp
   3c334:	bl	1340c <gcry_md_open@plt>
   3c338:	subs	r4, r0, #0
   3c33c:	beq	3c35c <ftello64@plt+0x28608>
   3c340:	ldr	r2, [sp, #4]
   3c344:	ldr	r3, [r6]
   3c348:	mov	r0, r4
   3c34c:	cmp	r2, r3
   3c350:	bne	3c404 <ftello64@plt+0x286b0>
   3c354:	add	sp, sp, #8
   3c358:	pop	{r4, r5, r6, r7, r8, pc}
   3c35c:	mov	r1, r8
   3c360:	ldr	r0, [sp]
   3c364:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c368:	mov	r1, r7
   3c36c:	ldr	r0, [sp]
   3c370:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c374:	mov	r3, r4
   3c378:	mov	r2, r4
   3c37c:	add	r1, r5, #12
   3c380:	mov	r0, r7
   3c384:	ldr	r8, [sp]
   3c388:	bl	3b860 <ftello64@plt+0x27b0c>
   3c38c:	subs	r4, r0, #0
   3c390:	bne	3c3d8 <ftello64@plt+0x28684>
   3c394:	mov	r2, r8
   3c398:	mov	r0, r7
   3c39c:	mov	r1, r5
   3c3a0:	bl	3b2cc <ftello64@plt+0x27578>
   3c3a4:	subs	r4, r0, #0
   3c3a8:	bne	3c3d8 <ftello64@plt+0x28684>
   3c3ac:	ldrb	r3, [r5]
   3c3b0:	bic	r3, r3, #3
   3c3b4:	orr	r3, r3, #3
   3c3b8:	strb	r3, [r5]
   3c3bc:	ldr	r0, [sp]
   3c3c0:	bl	132d4 <gcry_md_close@plt>
   3c3c4:	b	3c340 <ftello64@plt+0x285ec>
   3c3c8:	ldr	r2, [pc, #64]	; 3c410 <ftello64@plt+0x286bc>
   3c3cc:	tst	r3, #2
   3c3d0:	moveq	r4, r2
   3c3d4:	b	3c340 <ftello64@plt+0x285ec>
   3c3d8:	uxth	r3, r4
   3c3dc:	cmp	r3, #8
   3c3e0:	ldrbne	r3, [r5]
   3c3e4:	bicne	r3, r3, #3
   3c3e8:	strbne	r3, [r5]
   3c3ec:	bne	3c3bc <ftello64@plt+0x28668>
   3c3f0:	ldrb	r3, [r5]
   3c3f4:	bic	r3, r3, #3
   3c3f8:	orr	r3, r3, #1
   3c3fc:	strb	r3, [r5]
   3c400:	b	3c3bc <ftello64@plt+0x28668>
   3c404:	bl	134b4 <__stack_chk_fail@plt>
   3c408:	andeq	r6, r7, r8, ror #19
   3c40c:	andeq	r8, r7, r0, asr r2
   3c410:	andeq	r0, r0, #8
   3c414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c418:	mov	r4, r2
   3c41c:	ldr	r5, [pc, #1260]	; 3c910 <ftello64@plt+0x28bbc>
   3c420:	sub	sp, sp, #36	; 0x24
   3c424:	ldr	r2, [r3, #4]
   3c428:	mov	r7, r3
   3c42c:	ldr	r3, [r5]
   3c430:	str	r0, [sp, #8]
   3c434:	ldrb	r0, [r4, #22]
   3c438:	mov	r6, r1
   3c43c:	ldr	sl, [r2, #4]
   3c440:	str	r3, [sp, #28]
   3c444:	ldr	r8, [sp, #72]	; 0x48
   3c448:	ldr	fp, [sp, #76]	; 0x4c
   3c44c:	ldr	r9, [sp, #80]	; 0x50
   3c450:	bl	2cba0 <ftello64@plt+0x18e4c>
   3c454:	cmp	r0, #0
   3c458:	movne	r7, r0
   3c45c:	beq	3c47c <ftello64@plt+0x28728>
   3c460:	ldr	r2, [sp, #28]
   3c464:	ldr	r3, [r5]
   3c468:	mov	r0, r7
   3c46c:	cmp	r2, r3
   3c470:	bne	3c89c <ftello64@plt+0x28b48>
   3c474:	add	sp, sp, #36	; 0x24
   3c478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c47c:	ldrb	r0, [r4, #23]
   3c480:	bl	2cc98 <ftello64@plt+0x18f44>
   3c484:	subs	r3, r0, #0
   3c488:	str	r3, [sp, #12]
   3c48c:	movne	r7, r3
   3c490:	bne	3c460 <ftello64@plt+0x2870c>
   3c494:	ldrb	r3, [r4, #21]
   3c498:	sub	r2, r3, #31
   3c49c:	cmp	r3, #25
   3c4a0:	cmpne	r2, #1
   3c4a4:	bhi	3c578 <ftello64@plt+0x28824>
   3c4a8:	ldr	r3, [r8]
   3c4ac:	cmp	r3, #6
   3c4b0:	bne	3c590 <ftello64@plt+0x2883c>
   3c4b4:	cmp	r6, #0
   3c4b8:	beq	3c598 <ftello64@plt+0x28844>
   3c4bc:	cmp	fp, #0
   3c4c0:	beq	3c708 <ftello64@plt+0x289b4>
   3c4c4:	ldr	r2, [r6, #48]	; 0x30
   3c4c8:	ldr	r3, [sl, #48]	; 0x30
   3c4cc:	cmp	r2, r3
   3c4d0:	beq	3c73c <ftello64@plt+0x289e8>
   3c4d4:	mov	r3, #0
   3c4d8:	str	r3, [fp]
   3c4dc:	add	r3, sp, #16
   3c4e0:	str	r3, [sp, #4]
   3c4e4:	ldr	r0, [sp, #4]
   3c4e8:	mov	r2, #0
   3c4ec:	ldrb	r1, [r4, #23]
   3c4f0:	bl	1340c <gcry_md_open@plt>
   3c4f4:	cmp	r0, #0
   3c4f8:	bne	3c8a0 <ftello64@plt+0x28b4c>
   3c4fc:	ldrb	r3, [r4, #21]
   3c500:	sub	r2, r3, #31
   3c504:	cmp	r2, #1
   3c508:	bls	3c608 <ftello64@plt+0x288b4>
   3c50c:	cmp	r3, #25
   3c510:	beq	3c714 <ftello64@plt+0x289c0>
   3c514:	sub	r2, r3, #24
   3c518:	tst	r2, #239	; 0xef
   3c51c:	beq	3c6b8 <ftello64@plt+0x28964>
   3c520:	bic	r2, r3, #3
   3c524:	cmp	r3, #48	; 0x30
   3c528:	cmpne	r2, #16
   3c52c:	bne	3c900 <ftello64@plt+0x28bac>
   3c530:	ldr	r3, [r8]
   3c534:	cmp	r3, #13
   3c538:	bne	3c8ec <ftello64@plt+0x28b98>
   3c53c:	mov	r1, sl
   3c540:	ldr	r0, [sp, #16]
   3c544:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c548:	ldr	r7, [r8, #4]
   3c54c:	ldrb	r3, [r4, #20]
   3c550:	ldr	r8, [sp, #16]
   3c554:	ldr	r1, [r7, #16]
   3c558:	cmp	r1, #0
   3c55c:	beq	3c7f0 <ftello64@plt+0x28a9c>
   3c560:	cmp	r3, #3
   3c564:	ldr	r2, [r7, #20]
   3c568:	bhi	3c804 <ftello64@plt+0x28ab0>
   3c56c:	mov	r0, r8
   3c570:	bl	13430 <gcry_md_write@plt>
   3c574:	b	3c620 <ftello64@plt+0x288cc>
   3c578:	sub	r2, r3, #24
   3c57c:	tst	r2, #239	; 0xef
   3c580:	bne	3c698 <ftello64@plt+0x28944>
   3c584:	ldr	r3, [r8]
   3c588:	cmp	r3, #14
   3c58c:	beq	3c4b4 <ftello64@plt+0x28760>
   3c590:	ldr	r7, [pc, #892]	; 3c914 <ftello64@plt+0x28bc0>
   3c594:	b	3c460 <ftello64@plt+0x2870c>
   3c598:	ldr	r2, [r4, #4]
   3c59c:	ldr	r3, [sl, #48]	; 0x30
   3c5a0:	cmp	r2, r3
   3c5a4:	beq	3c6d4 <ftello64@plt+0x28980>
   3c5a8:	mov	r3, #0
   3c5ac:	str	r3, [sp, #16]
   3c5b0:	add	r3, sp, #16
   3c5b4:	str	r3, [sp, #4]
   3c5b8:	mov	r2, #0
   3c5bc:	ldr	r1, [sp, #4]
   3c5c0:	mov	r0, r7
   3c5c4:	bl	24628 <ftello64@plt+0x108d4>
   3c5c8:	cmp	r0, #0
   3c5cc:	beq	3c760 <ftello64@plt+0x28a0c>
   3c5d0:	ldr	r3, [r0, #4]
   3c5d4:	ldr	r2, [r3]
   3c5d8:	cmp	r2, #14
   3c5dc:	bne	3c5b8 <ftello64@plt+0x28864>
   3c5e0:	ldr	r6, [r3, #4]
   3c5e4:	ldr	r2, [r4, #4]
   3c5e8:	ldr	r3, [r6, #48]	; 0x30
   3c5ec:	cmp	r2, r3
   3c5f0:	bne	3c5b8 <ftello64@plt+0x28864>
   3c5f4:	ldr	r2, [r4, #8]
   3c5f8:	ldr	r3, [r6, #52]	; 0x34
   3c5fc:	cmp	r2, r3
   3c600:	bne	3c5b8 <ftello64@plt+0x28864>
   3c604:	b	3c4e4 <ftello64@plt+0x28790>
   3c608:	ldr	r3, [r8]
   3c60c:	cmp	r3, #6
   3c610:	bne	3c8d8 <ftello64@plt+0x28b84>
   3c614:	ldr	r1, [r8, #4]
   3c618:	ldr	r0, [sp, #16]
   3c61c:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c620:	mov	r1, r4
   3c624:	ldr	r2, [sp, #16]
   3c628:	mov	r0, r6
   3c62c:	bl	3b2cc <ftello64@plt+0x27578>
   3c630:	mov	r7, r0
   3c634:	ldr	r0, [sp, #16]
   3c638:	bl	132d4 <gcry_md_close@plt>
   3c63c:	subs	r3, r6, r9
   3c640:	movne	r3, #1
   3c644:	cmp	r9, #0
   3c648:	moveq	r3, #0
   3c64c:	cmp	r7, #0
   3c650:	movne	r3, #0
   3c654:	cmp	r3, #0
   3c658:	bne	3c688 <ftello64@plt+0x28934>
   3c65c:	ldr	r3, [sp, #12]
   3c660:	cmp	r3, #0
   3c664:	beq	3c460 <ftello64@plt+0x2870c>
   3c668:	mov	r0, r6
   3c66c:	bl	18020 <ftello64@plt+0x42cc>
   3c670:	ldr	r3, [sp, #12]
   3c674:	cmp	r3, #2
   3c678:	bne	3c460 <ftello64@plt+0x2870c>
   3c67c:	mov	r0, r6
   3c680:	bl	13448 <gcry_free@plt>
   3c684:	b	3c460 <ftello64@plt+0x2870c>
   3c688:	mov	r0, r9
   3c68c:	mov	r1, r6
   3c690:	bl	17c74 <ftello64@plt+0x3f20>
   3c694:	b	3c65c <ftello64@plt+0x28908>
   3c698:	bic	r2, r3, #3
   3c69c:	cmp	r3, #48	; 0x30
   3c6a0:	cmpne	r2, #16
   3c6a4:	bne	3c590 <ftello64@plt+0x2883c>
   3c6a8:	ldr	r3, [r8]
   3c6ac:	cmp	r3, #13
   3c6b0:	beq	3c4b4 <ftello64@plt+0x28760>
   3c6b4:	b	3c590 <ftello64@plt+0x2883c>
   3c6b8:	ldr	r3, [r8]
   3c6bc:	cmp	r3, #14
   3c6c0:	bne	3c8c4 <ftello64@plt+0x28b70>
   3c6c4:	mov	r1, sl
   3c6c8:	ldr	r0, [sp, #16]
   3c6cc:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c6d0:	b	3c614 <ftello64@plt+0x288c0>
   3c6d4:	ldr	r2, [r4, #8]
   3c6d8:	ldr	r3, [sl, #52]	; 0x34
   3c6dc:	cmp	r2, r3
   3c6e0:	bne	3c5a8 <ftello64@plt+0x28854>
   3c6e4:	cmp	fp, #0
   3c6e8:	beq	3c704 <ftello64@plt+0x289b0>
   3c6ec:	mov	r3, #1
   3c6f0:	str	r3, [fp]
   3c6f4:	add	r3, sp, #16
   3c6f8:	mov	r6, sl
   3c6fc:	str	r3, [sp, #4]
   3c700:	b	3c4e4 <ftello64@plt+0x28790>
   3c704:	mov	r6, sl
   3c708:	add	r3, sp, #16
   3c70c:	str	r3, [sp, #4]
   3c710:	b	3c4e4 <ftello64@plt+0x28790>
   3c714:	ldr	r3, [r8]
   3c718:	cmp	r3, #6
   3c71c:	bne	3c8b0 <ftello64@plt+0x28b5c>
   3c720:	ldr	r1, [r8, #4]
   3c724:	ldr	r0, [sp, #16]
   3c728:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c72c:	mov	r1, r6
   3c730:	ldr	r0, [sp, #16]
   3c734:	bl	30a60 <ftello64@plt+0x1cd0c>
   3c738:	b	3c620 <ftello64@plt+0x288cc>
   3c73c:	ldr	r2, [r6, #52]	; 0x34
   3c740:	ldr	r3, [sl, #52]	; 0x34
   3c744:	cmp	r2, r3
   3c748:	bne	3c4d4 <ftello64@plt+0x28780>
   3c74c:	mov	r3, #1
   3c750:	str	r3, [fp]
   3c754:	add	r3, sp, #16
   3c758:	str	r3, [sp, #4]
   3c75c:	b	3c4e4 <ftello64@plt+0x28790>
   3c760:	cmp	fp, #0
   3c764:	strne	r0, [fp]
   3c768:	cmp	r9, #0
   3c76c:	beq	3c844 <ftello64@plt+0x28af0>
   3c770:	mov	r2, #132	; 0x84
   3c774:	mov	r1, #0
   3c778:	mov	r0, r9
   3c77c:	mov	r6, r9
   3c780:	bl	13904 <memset@plt>
   3c784:	mov	r3, #1
   3c788:	str	r3, [sp, #12]
   3c78c:	ldrb	r3, [r4, #21]
   3c790:	sub	r2, r3, #31
   3c794:	cmp	r2, #1
   3c798:	bls	3c7cc <ftello64@plt+0x28a78>
   3c79c:	sub	r2, r3, #24
   3c7a0:	and	r1, r2, #239	; 0xef
   3c7a4:	bic	r2, r3, #3
   3c7a8:	cmp	r1, #0
   3c7ac:	cmpne	r2, #16
   3c7b0:	moveq	r2, #1
   3c7b4:	movne	r2, #0
   3c7b8:	cmp	r3, #48	; 0x30
   3c7bc:	movne	r3, r2
   3c7c0:	orreq	r3, r2, #1
   3c7c4:	cmp	r3, #0
   3c7c8:	beq	3c7d4 <ftello64@plt+0x28a80>
   3c7cc:	mov	r3, #4
   3c7d0:	strb	r3, [r6, #33]	; 0x21
   3c7d4:	ldr	r0, [sp, #8]
   3c7d8:	mov	r2, r4
   3c7dc:	mov	r1, r6
   3c7e0:	bl	1d27c <ftello64@plt+0x9528>
   3c7e4:	subs	r7, r0, #0
   3c7e8:	beq	3c4e4 <ftello64@plt+0x28790>
   3c7ec:	b	3c67c <ftello64@plt+0x28928>
   3c7f0:	cmp	r3, #3
   3c7f4:	ldr	r2, [r7, #4]
   3c7f8:	bhi	3c860 <ftello64@plt+0x28b0c>
   3c7fc:	add	r1, r7, #76	; 0x4c
   3c800:	b	3c56c <ftello64@plt+0x28818>
   3c804:	lsr	r1, r2, #24
   3c808:	lsr	r0, r2, #16
   3c80c:	lsr	r3, r2, #8
   3c810:	mvn	ip, #46	; 0x2e
   3c814:	strb	r2, [sp, #24]
   3c818:	strb	r1, [sp, #21]
   3c81c:	mov	r2, #5
   3c820:	add	r1, sp, #20
   3c824:	strb	r0, [sp, #22]
   3c828:	mov	r0, r8
   3c82c:	strb	ip, [sp, #20]
   3c830:	strb	r3, [sp, #23]
   3c834:	bl	13430 <gcry_md_write@plt>
   3c838:	ldr	r1, [r7, #16]
   3c83c:	ldr	r2, [r7, #20]
   3c840:	b	3c56c <ftello64@plt+0x28818>
   3c844:	mov	r1, #132	; 0x84
   3c848:	mov	r0, #1
   3c84c:	bl	13c10 <gcry_xcalloc@plt>
   3c850:	mov	r3, #2
   3c854:	str	r3, [sp, #12]
   3c858:	mov	r6, r0
   3c85c:	b	3c78c <ftello64@plt+0x28a38>
   3c860:	asr	r1, r2, #24
   3c864:	asr	r0, r2, #16
   3c868:	asr	r3, r2, #8
   3c86c:	mvn	ip, #75	; 0x4b
   3c870:	strb	r2, [sp, #24]
   3c874:	strb	r1, [sp, #21]
   3c878:	mov	r2, #5
   3c87c:	strb	r0, [sp, #22]
   3c880:	add	r1, sp, #20
   3c884:	mov	r0, r8
   3c888:	strb	ip, [sp, #20]
   3c88c:	strb	r3, [sp, #23]
   3c890:	bl	13430 <gcry_md_write@plt>
   3c894:	ldr	r2, [r7, #4]
   3c898:	b	3c7fc <ftello64@plt+0x28aa8>
   3c89c:	bl	134b4 <__stack_chk_fail@plt>
   3c8a0:	ldr	r2, [pc, #112]	; 3c918 <ftello64@plt+0x28bc4>
   3c8a4:	ldr	r1, [pc, #112]	; 3c91c <ftello64@plt+0x28bc8>
   3c8a8:	ldr	r0, [pc, #112]	; 3c920 <ftello64@plt+0x28bcc>
   3c8ac:	bl	4ee84 <ftello64@plt+0x3b130>
   3c8b0:	ldr	r3, [pc, #96]	; 3c918 <ftello64@plt+0x28bc4>
   3c8b4:	ldr	r2, [pc, #104]	; 3c924 <ftello64@plt+0x28bd0>
   3c8b8:	ldr	r1, [pc, #96]	; 3c920 <ftello64@plt+0x28bcc>
   3c8bc:	ldr	r0, [pc, #100]	; 3c928 <ftello64@plt+0x28bd4>
   3c8c0:	bl	4eeac <ftello64@plt+0x3b158>
   3c8c4:	ldr	r3, [pc, #76]	; 3c918 <ftello64@plt+0x28bc4>
   3c8c8:	ldr	r2, [pc, #92]	; 3c92c <ftello64@plt+0x28bd8>
   3c8cc:	ldr	r1, [pc, #76]	; 3c920 <ftello64@plt+0x28bcc>
   3c8d0:	ldr	r0, [pc, #88]	; 3c930 <ftello64@plt+0x28bdc>
   3c8d4:	bl	4eeac <ftello64@plt+0x3b158>
   3c8d8:	ldr	r3, [pc, #56]	; 3c918 <ftello64@plt+0x28bc4>
   3c8dc:	mov	r2, #948	; 0x3b4
   3c8e0:	ldr	r1, [pc, #56]	; 3c920 <ftello64@plt+0x28bcc>
   3c8e4:	ldr	r0, [pc, #60]	; 3c928 <ftello64@plt+0x28bd4>
   3c8e8:	bl	4eeac <ftello64@plt+0x3b158>
   3c8ec:	ldr	r3, [pc, #36]	; 3c918 <ftello64@plt+0x28bc4>
   3c8f0:	mov	r2, #968	; 0x3c8
   3c8f4:	ldr	r1, [pc, #36]	; 3c920 <ftello64@plt+0x28bcc>
   3c8f8:	ldr	r0, [pc, #52]	; 3c934 <ftello64@plt+0x28be0>
   3c8fc:	bl	4eeac <ftello64@plt+0x3b158>
   3c900:	ldr	r2, [pc, #16]	; 3c918 <ftello64@plt+0x28bc4>
   3c904:	ldr	r1, [pc, #44]	; 3c938 <ftello64@plt+0x28be4>
   3c908:	ldr	r0, [pc, #16]	; 3c920 <ftello64@plt+0x28bcc>
   3c90c:	bl	4ee84 <ftello64@plt+0x3b130>
   3c910:	andeq	r6, r7, r8, ror #19
   3c914:	andeq	r0, r0, #32
   3c918:	andeq	r2, r6, r4, lsl r0
   3c91c:	andeq	r0, r0, lr, lsr #7
   3c920:	ldrdeq	r2, [r6], -r4
   3c924:			; <UNDEFINED> instruction: 0x000003ba
   3c928:	andeq	r2, r6, r8, asr #10
   3c92c:	andeq	r0, r0, r1, asr #7
   3c930:	andeq	r2, r6, ip, ror #10
   3c934:	muleq	r6, r4, r5
   3c938:	ldrdeq	r0, [r0], -r1
   3c93c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c940:	sub	sp, sp, #60	; 0x3c
   3c944:	ldr	r8, [pc, #1128]	; 3cdb4 <ftello64@plt+0x29060>
   3c948:	ldr	r7, [sp, #100]	; 0x64
   3c94c:	str	r3, [sp, #32]
   3c950:	ldr	r3, [sp, #96]	; 0x60
   3c954:	cmp	r7, #0
   3c958:	str	r3, [sp, #28]
   3c95c:	ldr	r3, [sp, #104]	; 0x68
   3c960:	mov	sl, r1
   3c964:	str	r0, [sp, #24]
   3c968:	movne	r1, #0
   3c96c:	ldr	r0, [r8]
   3c970:	ldr	r5, [sp, #108]	; 0x6c
   3c974:	strne	r1, [r7]
   3c978:	cmp	r3, #0
   3c97c:	movne	r1, #0
   3c980:	str	r0, [sp, #52]	; 0x34
   3c984:	ldr	r0, [r2, #4]
   3c988:	strne	r1, [r3]
   3c98c:	cmp	r5, #0
   3c990:	movne	r3, #0
   3c994:	strne	r3, [r5]
   3c998:	ldr	r3, [r0]
   3c99c:	cmp	r3, #2
   3c9a0:	bne	3cda0 <ftello64@plt+0x2904c>
   3c9a4:	ldr	r1, [sl, #4]
   3c9a8:	ldr	r3, [r1]
   3c9ac:	cmp	r3, #6
   3c9b0:	bne	3cd8c <ftello64@plt+0x29038>
   3c9b4:	ldr	fp, [pc, #1020]	; 3cdb8 <ftello64@plt+0x29064>
   3c9b8:	ldr	r4, [r0, #4]
   3c9bc:	ldr	ip, [r1, #4]
   3c9c0:	ldr	r1, [fp, #508]	; 0x1fc
   3c9c4:	ldrb	r3, [r4, #23]
   3c9c8:	cmp	r1, #0
   3c9cc:	str	ip, [sp, #16]
   3c9d0:	str	r3, [sp, #20]
   3c9d4:	bne	3ca94 <ftello64@plt+0x28d40>
   3c9d8:	ldr	r6, [pc, #988]	; 3cdbc <ftello64@plt+0x29068>
   3c9dc:	ldrb	r0, [r4]
   3c9e0:	ldr	r1, [r6]
   3c9e4:	tst	r0, #1
   3c9e8:	add	r1, r1, #1
   3c9ec:	str	r1, [r6]
   3c9f0:	beq	3ca94 <ftello64@plt+0x28d40>
   3c9f4:	ldr	r3, [r6, #4]
   3c9f8:	cmp	r7, #0
   3c9fc:	add	r3, r3, #1
   3ca00:	str	r3, [r6, #4]
   3ca04:	beq	3ca38 <ftello64@plt+0x28ce4>
   3ca08:	add	r1, sp, #44	; 0x2c
   3ca0c:	mov	r0, ip
   3ca10:	bl	31330 <ftello64@plt+0x1d5dc>
   3ca14:	ldr	r2, [sp, #44]	; 0x2c
   3ca18:	ldr	r3, [r4, #4]
   3ca1c:	cmp	r2, r3
   3ca20:	bne	3ca38 <ftello64@plt+0x28ce4>
   3ca24:	ldr	r3, [r4, #8]
   3ca28:	ldr	r2, [sp, #48]	; 0x30
   3ca2c:	cmp	r2, r3
   3ca30:	moveq	r3, #1
   3ca34:	streq	r3, [r7]
   3ca38:	mov	r2, r5
   3ca3c:	ldr	r0, [sp, #16]
   3ca40:	mov	r3, #0
   3ca44:	add	r1, r4, #12
   3ca48:	bl	3b860 <ftello64@plt+0x27b0c>
   3ca4c:	subs	r9, r0, #0
   3ca50:	bne	3ca78 <ftello64@plt+0x28d24>
   3ca54:	ldrb	r3, [r4]
   3ca58:	tst	r3, #2
   3ca5c:	ldrne	r3, [r6, #8]
   3ca60:	ldreq	r3, [r6, #12]
   3ca64:	ldreq	r9, [pc, #852]	; 3cdc0 <ftello64@plt+0x2906c>
   3ca68:	addne	r3, r3, #1
   3ca6c:	addeq	r3, r3, #1
   3ca70:	strne	r3, [r6, #8]
   3ca74:	streq	r3, [r6, #12]
   3ca78:	ldr	r2, [sp, #52]	; 0x34
   3ca7c:	ldr	r3, [r8]
   3ca80:	mov	r0, r9
   3ca84:	cmp	r2, r3
   3ca88:	bne	3cd88 <ftello64@plt+0x29034>
   3ca8c:	add	sp, sp, #60	; 0x3c
   3ca90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ca94:	ldrb	r0, [r4, #22]
   3ca98:	str	r2, [sp, #36]	; 0x24
   3ca9c:	bl	2cba0 <ftello64@plt+0x18e4c>
   3caa0:	subs	r9, r0, #0
   3caa4:	bne	3ca78 <ftello64@plt+0x28d24>
   3caa8:	ldr	r0, [sp, #20]
   3caac:	bl	2cc98 <ftello64@plt+0x18f44>
   3cab0:	subs	r9, r0, #0
   3cab4:	bne	3ca78 <ftello64@plt+0x28d24>
   3cab8:	ldrb	r1, [r4, #21]
   3cabc:	ldr	r2, [sp, #36]	; 0x24
   3cac0:	cmp	r1, #32
   3cac4:	beq	3cbb0 <ftello64@plt+0x28e5c>
   3cac8:	sub	r0, r1, #24
   3cacc:	tst	r0, #239	; 0xef
   3cad0:	beq	3cb3c <ftello64@plt+0x28de8>
   3cad4:	cmp	r1, #31
   3cad8:	beq	3cc9c <ftello64@plt+0x28f48>
   3cadc:	bic	r0, r1, #3
   3cae0:	cmp	r1, #48	; 0x30
   3cae4:	cmpne	r0, #16
   3cae8:	bne	3cc60 <ftello64@plt+0x28f0c>
   3caec:	mov	r1, r2
   3caf0:	mov	r0, sl
   3caf4:	mov	r2, #13
   3caf8:	bl	24550 <ftello64@plt+0x107fc>
   3cafc:	subs	r6, r0, #0
   3cb00:	beq	3cc34 <ftello64@plt+0x28ee0>
   3cb04:	mov	r3, r9
   3cb08:	mov	r2, r5
   3cb0c:	add	r1, r4, #12
   3cb10:	ldr	r0, [sp, #16]
   3cb14:	bl	3b860 <ftello64@plt+0x27b0c>
   3cb18:	subs	r9, r0, #0
   3cb1c:	beq	3cce8 <ftello64@plt+0x28f94>
   3cb20:	uxth	r3, r9
   3cb24:	cmp	r3, #8
   3cb28:	beq	3cc88 <ftello64@plt+0x28f34>
   3cb2c:	ldrb	r3, [r4]
   3cb30:	bic	r3, r3, #3
   3cb34:	strb	r3, [r4]
   3cb38:	b	3ca78 <ftello64@plt+0x28d24>
   3cb3c:	mov	r1, r2
   3cb40:	mov	r0, sl
   3cb44:	mov	r2, #14
   3cb48:	bl	24550 <ftello64@plt+0x107fc>
   3cb4c:	subs	r6, r0, #0
   3cb50:	beq	3cc0c <ftello64@plt+0x28eb8>
   3cb54:	mov	r2, r5
   3cb58:	ldr	r5, [sp, #16]
   3cb5c:	mov	r3, r9
   3cb60:	add	r1, r4, #12
   3cb64:	mov	r0, r5
   3cb68:	bl	3b860 <ftello64@plt+0x27b0c>
   3cb6c:	subs	r9, r0, #0
   3cb70:	bne	3cb20 <ftello64@plt+0x28dcc>
   3cb74:	ldrb	r3, [r4, #21]
   3cb78:	ldr	r2, [sp, #28]
   3cb7c:	str	r7, [sp, #4]
   3cb80:	str	r2, [sp, #8]
   3cb84:	ldr	r2, [r6, #4]
   3cb88:	cmp	r3, #24
   3cb8c:	mov	r1, r5
   3cb90:	str	r2, [sp]
   3cb94:	mov	r3, sl
   3cb98:	ldr	r0, [sp, #24]
   3cb9c:	moveq	r1, #0
   3cba0:	mov	r2, r4
   3cba4:	bl	3c414 <ftello64@plt+0x286c0>
   3cba8:	mov	r9, r0
   3cbac:	b	3cbf0 <ftello64@plt+0x28e9c>
   3cbb0:	add	r1, sp, #44	; 0x2c
   3cbb4:	ldr	r0, [sp, #16]
   3cbb8:	bl	31330 <ftello64@plt+0x1d5dc>
   3cbbc:	ldr	r2, [sp, #44]	; 0x2c
   3cbc0:	ldr	r3, [r4, #4]
   3cbc4:	cmp	r2, r3
   3cbc8:	bne	3cbdc <ftello64@plt+0x28e88>
   3cbcc:	ldr	r2, [sp, #48]	; 0x30
   3cbd0:	ldr	r3, [r4, #8]
   3cbd4:	cmp	r2, r3
   3cbd8:	beq	3cc9c <ftello64@plt+0x28f48>
   3cbdc:	ldr	r1, [sp, #16]
   3cbe0:	ldr	r0, [sp, #24]
   3cbe4:	mov	r2, r4
   3cbe8:	bl	3c0d4 <ftello64@plt+0x28380>
   3cbec:	mov	r9, r0
   3cbf0:	cmp	r9, #0
   3cbf4:	bne	3cb20 <ftello64@plt+0x28dcc>
   3cbf8:	ldrb	r3, [r4]
   3cbfc:	bic	r3, r3, #3
   3cc00:	orr	r3, r3, #3
   3cc04:	strb	r3, [r4]
   3cc08:	b	3ca78 <ftello64@plt+0x28d24>
   3cc0c:	ldr	r3, [fp]
   3cc10:	cmp	r3, #0
   3cc14:	beq	3cc2c <ftello64@plt+0x28ed8>
   3cc18:	ldrb	r3, [r4, #21]
   3cc1c:	cmp	r3, #40	; 0x28
   3cc20:	beq	3cd50 <ftello64@plt+0x28ffc>
   3cc24:	cmp	r3, #24
   3cc28:	beq	3cd7c <ftello64@plt+0x29028>
   3cc2c:	mov	r9, #32
   3cc30:	b	3cb2c <ftello64@plt+0x28dd8>
   3cc34:	ldr	r3, [fp, #4]
   3cc38:	cmp	r3, #0
   3cc3c:	bne	3cc2c <ftello64@plt+0x28ed8>
   3cc40:	ldr	r0, [sp, #16]
   3cc44:	bl	31418 <ftello64@plt+0x1d6c4>
   3cc48:	ldrb	r2, [r4, #21]
   3cc4c:	mov	r9, #32
   3cc50:	mov	r1, r0
   3cc54:	ldr	r0, [pc, #360]	; 3cdc4 <ftello64@plt+0x29070>
   3cc58:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3cc5c:	b	3cb2c <ftello64@plt+0x28dd8>
   3cc60:	add	r0, r4, #4
   3cc64:	bl	311f8 <ftello64@plt+0x1d4a4>
   3cc68:	ldrb	r1, [r4, #61]	; 0x3d
   3cc6c:	ldrb	r3, [r4, #60]	; 0x3c
   3cc70:	ldrb	r2, [r4, #21]
   3cc74:	str	r1, [sp]
   3cc78:	ldr	r9, [pc, #320]	; 3cdc0 <ftello64@plt+0x2906c>
   3cc7c:	mov	r1, r0
   3cc80:	ldr	r0, [pc, #320]	; 3cdc8 <ftello64@plt+0x29074>
   3cc84:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3cc88:	ldrb	r3, [r4]
   3cc8c:	bic	r3, r3, #3
   3cc90:	orr	r3, r3, #1
   3cc94:	strb	r3, [r4]
   3cc98:	b	3ca78 <ftello64@plt+0x28d24>
   3cc9c:	mov	r3, r9
   3cca0:	mov	r2, r5
   3cca4:	add	r1, r4, #12
   3cca8:	ldr	r0, [sp, #16]
   3ccac:	bl	3b860 <ftello64@plt+0x27b0c>
   3ccb0:	subs	r9, r0, #0
   3ccb4:	bne	3cb20 <ftello64@plt+0x28dcc>
   3ccb8:	ldr	r3, [sl, #4]
   3ccbc:	ldr	r2, [sp, #28]
   3ccc0:	str	r3, [sp]
   3ccc4:	str	r2, [sp, #8]
   3ccc8:	str	r7, [sp, #4]
   3cccc:	ldr	r1, [sp, #16]
   3ccd0:	ldr	r0, [sp, #24]
   3ccd4:	mov	r3, sl
   3ccd8:	mov	r2, r4
   3ccdc:	bl	3c414 <ftello64@plt+0x286c0>
   3cce0:	mov	r9, r0
   3cce4:	b	3cbf0 <ftello64@plt+0x28e9c>
   3cce8:	ldr	r5, [sp, #16]
   3ccec:	mov	r0, r5
   3ccf0:	bl	31400 <ftello64@plt+0x1d6ac>
   3ccf4:	ldr	r3, [r4, #4]
   3ccf8:	ldr	r2, [r0]
   3ccfc:	cmp	r2, r3
   3cd00:	bne	3cd1c <ftello64@plt+0x28fc8>
   3cd04:	ldr	r2, [r0, #4]
   3cd08:	ldr	r3, [r4, #8]
   3cd0c:	ldr	r1, [sp, #32]
   3cd10:	cmp	r2, r3
   3cd14:	moveq	r1, r5
   3cd18:	str	r1, [sp, #32]
   3cd1c:	ldr	r2, [sp, #28]
   3cd20:	mov	r3, #0
   3cd24:	str	r3, [sp, #4]
   3cd28:	str	r2, [sp, #8]
   3cd2c:	ldr	r2, [r6, #4]
   3cd30:	mov	r3, sl
   3cd34:	str	r2, [sp]
   3cd38:	ldr	r1, [sp, #32]
   3cd3c:	ldr	r0, [sp, #24]
   3cd40:	mov	r2, r4
   3cd44:	bl	3c414 <ftello64@plt+0x286c0>
   3cd48:	mov	r9, r0
   3cd4c:	b	3cbf0 <ftello64@plt+0x28e9c>
   3cd50:	ldr	r1, [pc, #116]	; 3cdcc <ftello64@plt+0x29078>
   3cd54:	mov	r2, #5
   3cd58:	bl	13484 <dcgettext@plt>
   3cd5c:	mov	r9, #32
   3cd60:	mov	r5, r0
   3cd64:	ldr	r0, [sp, #16]
   3cd68:	bl	31418 <ftello64@plt+0x1d6c4>
   3cd6c:	mov	r1, r0
   3cd70:	mov	r0, r5
   3cd74:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3cd78:	b	3cb2c <ftello64@plt+0x28dd8>
   3cd7c:	mov	r2, #5
   3cd80:	ldr	r1, [pc, #72]	; 3cdd0 <ftello64@plt+0x2907c>
   3cd84:	b	3cd58 <ftello64@plt+0x29004>
   3cd88:	bl	134b4 <__stack_chk_fail@plt>
   3cd8c:	ldr	r3, [pc, #64]	; 3cdd4 <ftello64@plt+0x29080>
   3cd90:	ldr	r2, [pc, #64]	; 3cdd8 <ftello64@plt+0x29084>
   3cd94:	ldr	r1, [pc, #64]	; 3cddc <ftello64@plt+0x29088>
   3cd98:	ldr	r0, [pc, #64]	; 3cde0 <ftello64@plt+0x2908c>
   3cd9c:	bl	4eeac <ftello64@plt+0x3b158>
   3cda0:	ldr	r3, [pc, #44]	; 3cdd4 <ftello64@plt+0x29080>
   3cda4:	ldr	r2, [pc, #56]	; 3cde4 <ftello64@plt+0x29090>
   3cda8:	ldr	r1, [pc, #44]	; 3cddc <ftello64@plt+0x29088>
   3cdac:	ldr	r0, [pc, #52]	; 3cde8 <ftello64@plt+0x29094>
   3cdb0:	bl	4eeac <ftello64@plt+0x3b158>
   3cdb4:	andeq	r6, r7, r8, ror #19
   3cdb8:	andeq	r8, r7, r0, asr r2
   3cdbc:	andeq	r8, r7, r8, ror #9
   3cdc0:	andeq	r0, r0, #8
   3cdc4:	andeq	r2, r6, r0, asr #12
   3cdc8:	andeq	r2, r6, ip, ror r6
   3cdcc:	ldrdeq	r2, [r6], -ip
   3cdd0:	andeq	r2, r6, r0, lsl r6
   3cdd4:	andeq	r2, r6, r4, lsr r0
   3cdd8:	andeq	r0, r0, fp, lsl r4
   3cddc:	ldrdeq	r2, [r6], -r4
   3cde0:			; <UNDEFINED> instruction: 0x000625b4
   3cde4:	andeq	r0, r0, sl, lsl r4
   3cde8:			; <UNDEFINED> instruction: 0x0005ecb8
   3cdec:	push	{lr}		; (str lr, [sp, #-4]!)
   3cdf0:	sub	sp, sp, #20
   3cdf4:	mov	ip, #0
   3cdf8:	str	r3, [sp, #4]
   3cdfc:	str	ip, [sp, #12]
   3ce00:	str	ip, [sp, #8]
   3ce04:	str	ip, [sp]
   3ce08:	mov	r3, ip
   3ce0c:	bl	3c93c <ftello64@plt+0x28be8>
   3ce10:	add	sp, sp, #20
   3ce14:	pop	{pc}		; (ldr pc, [sp], #4)
   3ce18:	push	{r4, r5, r6, r7, lr}
   3ce1c:	sub	sp, sp, #12
   3ce20:	mov	r5, r1
   3ce24:	mov	r7, r2
   3ce28:	mov	r6, r0
   3ce2c:	mov	r0, #1
   3ce30:	mov	r4, r3
   3ce34:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ce38:	str	r5, [sp]
   3ce3c:	mov	r3, r7
   3ce40:	mov	r2, r6
   3ce44:	ldr	r1, [pc, #152]	; 3cee4 <ftello64@plt+0x29190>
   3ce48:	bl	13bf8 <gpgrt_fprintf@plt>
   3ce4c:	cmp	r5, #0
   3ce50:	beq	3cecc <ftello64@plt+0x29178>
   3ce54:	add	r5, r4, r5
   3ce58:	ldr	r6, [pc, #136]	; 3cee8 <ftello64@plt+0x29194>
   3ce5c:	ldr	r7, [pc, #136]	; 3ceec <ftello64@plt+0x29198>
   3ce60:	sub	r5, r5, #1
   3ce64:	sub	r4, r4, #1
   3ce68:	b	3ce84 <ftello64@plt+0x29130>
   3ce6c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ce70:	ldrb	r2, [r4]
   3ce74:	mov	r1, r6
   3ce78:	bl	13bf8 <gpgrt_fprintf@plt>
   3ce7c:	cmp	r5, r4
   3ce80:	beq	3cecc <ftello64@plt+0x29178>
   3ce84:	ldrb	r2, [r4, #1]!
   3ce88:	mov	r0, #1
   3ce8c:	cmp	r2, #58	; 0x3a
   3ce90:	cmpne	r2, #37	; 0x25
   3ce94:	movne	r3, #1
   3ce98:	moveq	r3, #0
   3ce9c:	sub	r2, r2, #32
   3cea0:	cmp	r2, #94	; 0x5e
   3cea4:	movhi	r2, #0
   3cea8:	andls	r2, r3, #1
   3ceac:	cmp	r2, #0
   3ceb0:	beq	3ce6c <ftello64@plt+0x29118>
   3ceb4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ceb8:	ldrb	r2, [r4]
   3cebc:	mov	r1, r7
   3cec0:	bl	13bf8 <gpgrt_fprintf@plt>
   3cec4:	cmp	r5, r4
   3cec8:	bne	3ce84 <ftello64@plt+0x29130>
   3cecc:	mov	r0, #1
   3ced0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ced4:	ldr	r1, [pc, #20]	; 3cef0 <ftello64@plt+0x2919c>
   3ced8:	add	sp, sp, #12
   3cedc:	pop	{r4, r5, r6, r7, lr}
   3cee0:	b	13bf8 <gpgrt_fprintf@plt>
   3cee4:	andeq	r2, r6, r0, ror r7
   3cee8:	andeq	r1, r6, r0, lsl #27
   3ceec:	andeq	r2, r6, r0, lsl #15
   3cef0:	andeq	r5, r6, r8, asr #18
   3cef4:	push	{r4, r5, r6, r7, r8, lr}
   3cef8:	subs	r5, r1, #0
   3cefc:	sub	sp, sp, #8
   3cf00:	mov	r7, r2
   3cf04:	mov	r4, r0
   3cf08:	beq	3cf44 <ftello64@plt+0x291f0>
   3cf0c:	ldrb	r3, [r4, #29]
   3cf10:	add	r6, r4, #104	; 0x68
   3cf14:	cmp	r3, #5
   3cf18:	beq	3cf5c <ftello64@plt+0x29208>
   3cf1c:	str	r7, [sp]
   3cf20:	mov	r3, r5
   3cf24:	mov	r2, r6
   3cf28:	ldrb	r1, [r4, #31]
   3cf2c:	mov	r0, #6
   3cf30:	bl	59ee4 <ftello64@plt+0x46190>
   3cf34:	cmp	r0, #0
   3cf38:	bne	3cfcc <ftello64@plt+0x29278>
   3cf3c:	add	sp, sp, #8
   3cf40:	pop	{r4, r5, r6, r7, r8, pc}
   3cf44:	bl	315a8 <ftello64@plt+0x1d854>
   3cf48:	ldrb	r3, [r4, #29]
   3cf4c:	add	r6, r4, #104	; 0x68
   3cf50:	cmp	r3, #5
   3cf54:	mov	r5, r0
   3cf58:	bne	3cf1c <ftello64@plt+0x291c8>
   3cf5c:	mov	r0, #0
   3cf60:	bl	5a620 <ftello64@plt+0x468cc>
   3cf64:	mov	r8, r0
   3cf68:	mov	r0, #1
   3cf6c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3cf70:	mov	r1, r0
   3cf74:	mov	r0, r8
   3cf78:	bl	13a0c <gpgrt_fputs@plt>
   3cf7c:	str	r7, [sp]
   3cf80:	mov	r3, r5
   3cf84:	mov	r2, r6
   3cf88:	ldrb	r1, [r4, #31]
   3cf8c:	mov	r0, #6
   3cf90:	bl	59ee4 <ftello64@plt+0x46190>
   3cf94:	cmp	r0, #0
   3cf98:	beq	3cf3c <ftello64@plt+0x291e8>
   3cf9c:	mov	r0, #1
   3cfa0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3cfa4:	ldr	r4, [pc, #52]	; 3cfe0 <ftello64@plt+0x2928c>
   3cfa8:	mov	r5, r0
   3cfac:	mov	r0, #6
   3cfb0:	bl	5a620 <ftello64@plt+0x468cc>
   3cfb4:	mov	r1, r4
   3cfb8:	mov	r2, r0
   3cfbc:	mov	r0, r5
   3cfc0:	add	sp, sp, #8
   3cfc4:	pop	{r4, r5, r6, r7, r8, lr}
   3cfc8:	b	13bf8 <gpgrt_fprintf@plt>
   3cfcc:	mov	r0, #1
   3cfd0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3cfd4:	ldr	r4, [pc, #8]	; 3cfe4 <ftello64@plt+0x29290>
   3cfd8:	mov	r5, r0
   3cfdc:	b	3cfac <ftello64@plt+0x29258>
   3cfe0:	andeq	r2, r6, r0, ror #27
   3cfe4:	andeq	sp, r5, r4, lsr #22
   3cfe8:	push	{r4, r5, r6, r7, r8, lr}
   3cfec:	subs	r5, r0, #0
   3cff0:	popeq	{r4, r5, r6, r7, r8, pc}
   3cff4:	ldrb	r0, [r5, #31]
   3cff8:	bl	2de28 <ftello64@plt+0x1a0d4>
   3cffc:	subs	r7, r0, #0
   3d000:	pople	{r4, r5, r6, r7, r8, pc}
   3d004:	ldr	r8, [pc, #120]	; 3d084 <ftello64@plt+0x29330>
   3d008:	add	r5, r5, #104	; 0x68
   3d00c:	mov	r4, #0
   3d010:	mov	r0, #1
   3d014:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d018:	mov	r6, r0
   3d01c:	ldr	r0, [r5]
   3d020:	bl	131c0 <gcry_mpi_get_nbits@plt>
   3d024:	mov	r2, r4
   3d028:	mov	r1, r8
   3d02c:	mov	r3, r0
   3d030:	mov	r0, r6
   3d034:	bl	13bf8 <gpgrt_fprintf@plt>
   3d038:	mov	r0, #1
   3d03c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d040:	mov	r2, #1
   3d044:	ldr	r1, [r5], #4
   3d048:	bl	2e0a0 <ftello64@plt+0x1a34c>
   3d04c:	mov	r0, #1
   3d050:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d054:	mov	r1, r0
   3d058:	mov	r0, #58	; 0x3a
   3d05c:	bl	13634 <gpgrt_fputc@plt>
   3d060:	mov	r0, #1
   3d064:	add	r4, r4, r0
   3d068:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d06c:	mov	r1, r0
   3d070:	mov	r0, #10
   3d074:	bl	13634 <gpgrt_fputc@plt>
   3d078:	cmp	r7, r4
   3d07c:	bne	3d010 <ftello64@plt+0x292bc>
   3d080:	pop	{r4, r5, r6, r7, r8, pc}
   3d084:	andeq	r2, r6, r4, lsl #15
   3d088:	cmp	r0, #0
   3d08c:	bxeq	lr
   3d090:	push	{r4, lr}
   3d094:	mov	r3, r0
   3d098:	mov	lr, #0
   3d09c:	b	3d0b4 <ftello64@plt+0x29360>
   3d0a0:	ldr	r2, [r3]
   3d0a4:	mov	lr, r3
   3d0a8:	cmp	r2, #0
   3d0ac:	popeq	{r4, pc}
   3d0b0:	mov	r3, r2
   3d0b4:	ldr	r2, [r3, #4]
   3d0b8:	ldr	ip, [r2]
   3d0bc:	cmp	ip, #13
   3d0c0:	bne	3d0a0 <ftello64@plt+0x2934c>
   3d0c4:	ldr	r2, [r2, #4]
   3d0c8:	cmp	r1, #0
   3d0cc:	ldr	ip, [r2, #16]
   3d0d0:	bne	3d180 <ftello64@plt+0x2942c>
   3d0d4:	cmp	ip, #0
   3d0d8:	bne	3d0a0 <ftello64@plt+0x2934c>
   3d0dc:	ldrb	r2, [r2, #68]	; 0x44
   3d0e0:	tst	r2, #24
   3d0e4:	beq	3d0a0 <ftello64@plt+0x2934c>
   3d0e8:	ldr	ip, [r3]
   3d0ec:	cmp	ip, #0
   3d0f0:	beq	3d1b8 <ftello64@plt+0x29464>
   3d0f4:	ldr	r2, [ip, #4]
   3d0f8:	ldr	r2, [r2]
   3d0fc:	sub	r1, r2, #13
   3d100:	cmp	r2, #7
   3d104:	cmpne	r1, #1
   3d108:	bhi	3d12c <ftello64@plt+0x293d8>
   3d10c:	b	3d1b8 <ftello64@plt+0x29464>
   3d110:	ldr	r1, [r2, #4]
   3d114:	ldr	r1, [r1]
   3d118:	sub	r4, r1, #13
   3d11c:	cmp	r1, #7
   3d120:	cmpne	r4, #1
   3d124:	bls	3d138 <ftello64@plt+0x293e4>
   3d128:	mov	ip, r2
   3d12c:	ldr	r2, [ip]
   3d130:	cmp	r2, #0
   3d134:	bne	3d110 <ftello64@plt+0x293bc>
   3d138:	ldr	r2, [r0, #4]
   3d13c:	ldr	r2, [r2]
   3d140:	cmp	r2, #13
   3d144:	bne	3d160 <ftello64@plt+0x2940c>
   3d148:	b	3d1c0 <ftello64@plt+0x2946c>
   3d14c:	ldr	r1, [r2, #4]
   3d150:	ldr	r1, [r1]
   3d154:	cmp	r1, #13
   3d158:	beq	3d198 <ftello64@plt+0x29444>
   3d15c:	mov	r0, r2
   3d160:	ldr	r2, [r0]
   3d164:	cmp	r2, #0
   3d168:	bne	3d14c <ftello64@plt+0x293f8>
   3d16c:	ldr	r3, [pc, #116]	; 3d1e8 <ftello64@plt+0x29494>
   3d170:	ldr	r2, [pc, #116]	; 3d1ec <ftello64@plt+0x29498>
   3d174:	ldr	r1, [pc, #116]	; 3d1f0 <ftello64@plt+0x2949c>
   3d178:	ldr	r0, [pc, #116]	; 3d1f4 <ftello64@plt+0x294a0>
   3d17c:	bl	4eeac <ftello64@plt+0x3b158>
   3d180:	cmp	ip, #0
   3d184:	beq	3d0a0 <ftello64@plt+0x2934c>
   3d188:	ldrb	r2, [r2, #68]	; 0x44
   3d18c:	tst	r2, #24
   3d190:	beq	3d0a0 <ftello64@plt+0x2934c>
   3d194:	b	3d0e8 <ftello64@plt+0x29394>
   3d198:	cmp	lr, #0
   3d19c:	beq	3d1d4 <ftello64@plt+0x29480>
   3d1a0:	cmp	r2, r3
   3d1a4:	strne	r3, [r0]
   3d1a8:	ldrne	r3, [ip]
   3d1ac:	strne	r3, [lr]
   3d1b0:	strne	r2, [ip]
   3d1b4:	pop	{r4, pc}
   3d1b8:	mov	ip, r3
   3d1bc:	b	3d138 <ftello64@plt+0x293e4>
   3d1c0:	ldr	r3, [pc, #32]	; 3d1e8 <ftello64@plt+0x29494>
   3d1c4:	ldr	r2, [pc, #44]	; 3d1f8 <ftello64@plt+0x294a4>
   3d1c8:	ldr	r1, [pc, #32]	; 3d1f0 <ftello64@plt+0x2949c>
   3d1cc:	ldr	r0, [pc, #40]	; 3d1fc <ftello64@plt+0x294a8>
   3d1d0:	bl	4eeac <ftello64@plt+0x3b158>
   3d1d4:	ldr	r3, [pc, #12]	; 3d1e8 <ftello64@plt+0x29494>
   3d1d8:	ldr	r2, [pc, #32]	; 3d200 <ftello64@plt+0x294ac>
   3d1dc:	ldr	r1, [pc, #12]	; 3d1f0 <ftello64@plt+0x2949c>
   3d1e0:	ldr	r0, [pc, #28]	; 3d204 <ftello64@plt+0x294b0>
   3d1e4:	bl	4eeac <ftello64@plt+0x3b158>
   3d1e8:	andeq	r2, r6, r4, ror #13
   3d1ec:	andeq	r0, r0, r5, lsl #14
   3d1f0:	muleq	r6, r0, r7
   3d1f4:			; <UNDEFINED> instruction: 0x000627b0
   3d1f8:	andeq	r0, r0, r6, lsl #14
   3d1fc:			; <UNDEFINED> instruction: 0x000627b8
   3d200:	andeq	r0, r0, r7, lsl #14
   3d204:	andeq	r2, r6, r4, lsr #15
   3d208:	tst	r1, #2
   3d20c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d210:	mov	r5, r1
   3d214:	mov	r8, r0
   3d218:	mov	r6, r2
   3d21c:	mov	r4, r3
   3d220:	bne	3d45c <ftello64@plt+0x29708>
   3d224:	tst	r5, #1
   3d228:	bne	3d33c <ftello64@plt+0x295e8>
   3d22c:	tst	r5, #4
   3d230:	bne	3d35c <ftello64@plt+0x29608>
   3d234:	tst	r5, #8
   3d238:	bne	3d378 <ftello64@plt+0x29624>
   3d23c:	tst	r5, #128	; 0x80
   3d240:	bne	3d394 <ftello64@plt+0x29640>
   3d244:	cmp	r4, #0
   3d248:	beq	3d324 <ftello64@plt+0x295d0>
   3d24c:	mov	r5, #0
   3d250:	mov	r7, r5
   3d254:	mov	sl, r5
   3d258:	mov	r9, r5
   3d25c:	mov	r6, r5
   3d260:	b	3d270 <ftello64@plt+0x2951c>
   3d264:	ldr	r4, [r4]
   3d268:	cmp	r4, #0
   3d26c:	beq	3d2fc <ftello64@plt+0x295a8>
   3d270:	ldr	r2, [r4, #4]
   3d274:	ldr	r3, [r2]
   3d278:	bic	r3, r3, #8
   3d27c:	cmp	r3, #6
   3d280:	bne	3d264 <ftello64@plt+0x29510>
   3d284:	ldr	fp, [r2, #4]
   3d288:	ldrb	r3, [fp, #60]	; 0x3c
   3d28c:	tst	r3, #8
   3d290:	beq	3d2a4 <ftello64@plt+0x29550>
   3d294:	tst	r3, #2
   3d298:	beq	3d444 <ftello64@plt+0x296f0>
   3d29c:	lsr	r6, r3, #2
   3d2a0:	and	r6, r6, #1
   3d2a4:	and	r2, r3, #176	; 0xb0
   3d2a8:	cmp	r2, #128	; 0x80
   3d2ac:	bne	3d264 <ftello64@plt+0x29510>
   3d2b0:	ldr	r2, [fp, #36]	; 0x24
   3d2b4:	cmp	r2, #0
   3d2b8:	bne	3d264 <ftello64@plt+0x29510>
   3d2bc:	ldrb	r2, [fp, #32]
   3d2c0:	tst	r2, #2
   3d2c4:	movne	r9, #1
   3d2c8:	tst	r2, #1
   3d2cc:	beq	3d2e0 <ftello64@plt+0x2958c>
   3d2d0:	tst	r3, #8
   3d2d4:	movne	r7, #1
   3d2d8:	movne	sl, r7
   3d2dc:	moveq	sl, #1
   3d2e0:	tst	r2, #4
   3d2e4:	ldr	r4, [r4]
   3d2e8:	movne	r7, #1
   3d2ec:	tst	r2, #8
   3d2f0:	movne	r5, #1
   3d2f4:	cmp	r4, #0
   3d2f8:	bne	3d270 <ftello64@plt+0x2951c>
   3d2fc:	cmp	r9, #0
   3d300:	bne	3d424 <ftello64@plt+0x296d0>
   3d304:	cmp	sl, #0
   3d308:	bne	3d404 <ftello64@plt+0x296b0>
   3d30c:	cmp	r7, #0
   3d310:	bne	3d3e4 <ftello64@plt+0x29690>
   3d314:	cmp	r5, #0
   3d318:	bne	3d3c4 <ftello64@plt+0x29670>
   3d31c:	cmp	r6, #0
   3d320:	bne	3d3ac <ftello64@plt+0x29658>
   3d324:	mov	r0, #1
   3d328:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d32c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d330:	mov	r1, r0
   3d334:	mov	r0, #58	; 0x3a
   3d338:	b	13634 <gpgrt_fputc@plt>
   3d33c:	mov	r0, #1
   3d340:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d344:	mov	r1, r0
   3d348:	mov	r0, #115	; 0x73
   3d34c:	bl	13634 <gpgrt_fputc@plt>
   3d350:	ldrb	r3, [r6]
   3d354:	tst	r3, #8
   3d358:	beq	3d22c <ftello64@plt+0x294d8>
   3d35c:	mov	r0, #1
   3d360:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d364:	mov	r1, r0
   3d368:	mov	r0, #99	; 0x63
   3d36c:	bl	13634 <gpgrt_fputc@plt>
   3d370:	tst	r5, #8
   3d374:	beq	3d23c <ftello64@plt+0x294e8>
   3d378:	mov	r0, #1
   3d37c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d380:	mov	r1, r0
   3d384:	mov	r0, #97	; 0x61
   3d388:	bl	13634 <gpgrt_fputc@plt>
   3d38c:	tst	r5, #128	; 0x80
   3d390:	beq	3d244 <ftello64@plt+0x294f0>
   3d394:	mov	r0, #1
   3d398:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d39c:	mov	r1, r0
   3d3a0:	mov	r0, #63	; 0x3f
   3d3a4:	bl	13634 <gpgrt_fputc@plt>
   3d3a8:	b	3d244 <ftello64@plt+0x294f0>
   3d3ac:	mov	r0, #1
   3d3b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d3b4:	mov	r1, r0
   3d3b8:	mov	r0, #68	; 0x44
   3d3bc:	bl	13634 <gpgrt_fputc@plt>
   3d3c0:	b	3d324 <ftello64@plt+0x295d0>
   3d3c4:	mov	r0, #1
   3d3c8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d3cc:	mov	r1, r0
   3d3d0:	mov	r0, #65	; 0x41
   3d3d4:	bl	13634 <gpgrt_fputc@plt>
   3d3d8:	cmp	r6, #0
   3d3dc:	beq	3d324 <ftello64@plt+0x295d0>
   3d3e0:	b	3d3ac <ftello64@plt+0x29658>
   3d3e4:	mov	r0, #1
   3d3e8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d3ec:	mov	r1, r0
   3d3f0:	mov	r0, #67	; 0x43
   3d3f4:	bl	13634 <gpgrt_fputc@plt>
   3d3f8:	cmp	r5, #0
   3d3fc:	beq	3d31c <ftello64@plt+0x295c8>
   3d400:	b	3d3c4 <ftello64@plt+0x29670>
   3d404:	mov	r0, #1
   3d408:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d40c:	mov	r1, r0
   3d410:	mov	r0, #83	; 0x53
   3d414:	bl	13634 <gpgrt_fputc@plt>
   3d418:	cmp	r7, #0
   3d41c:	beq	3d314 <ftello64@plt+0x295c0>
   3d420:	b	3d3e4 <ftello64@plt+0x29690>
   3d424:	mov	r0, #1
   3d428:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d42c:	mov	r1, r0
   3d430:	mov	r0, #69	; 0x45
   3d434:	bl	13634 <gpgrt_fputc@plt>
   3d438:	cmp	sl, #0
   3d43c:	beq	3d30c <ftello64@plt+0x295b8>
   3d440:	b	3d404 <ftello64@plt+0x296b0>
   3d444:	mov	r1, fp
   3d448:	mov	r0, r8
   3d44c:	bl	143c0 <ftello64@plt+0x66c>
   3d450:	ldrb	r3, [fp, #60]	; 0x3c
   3d454:	mov	r6, r0
   3d458:	b	3d2a4 <ftello64@plt+0x29550>
   3d45c:	mov	r0, #1
   3d460:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d464:	mov	r1, r0
   3d468:	mov	r0, #101	; 0x65
   3d46c:	bl	13634 <gpgrt_fputc@plt>
   3d470:	b	3d224 <ftello64@plt+0x294d0>
   3d474:	push	{r4, r5, lr}
   3d478:	mov	r2, #5
   3d47c:	sub	sp, sp, #12
   3d480:	ldr	r1, [pc, #184]	; 3d540 <ftello64@plt+0x297ec>
   3d484:	mov	r4, r0
   3d488:	mov	r0, #0
   3d48c:	bl	13484 <dcgettext@plt>
   3d490:	mov	r5, r0
   3d494:	mov	r0, #1
   3d498:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d49c:	mov	r1, r0
   3d4a0:	mov	r0, r5
   3d4a4:	bl	13a0c <gpgrt_fputs@plt>
   3d4a8:	mov	r0, #1
   3d4ac:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d4b0:	mov	r1, r0
   3d4b4:	mov	r0, #32
   3d4b8:	bl	13634 <gpgrt_fputc@plt>
   3d4bc:	mov	r0, r4
   3d4c0:	bl	13814 <strlen@plt>
   3d4c4:	cmp	r0, #32
   3d4c8:	bne	3d4e4 <ftello64@plt+0x29790>
   3d4cc:	mov	r2, #12
   3d4d0:	ldr	r1, [pc, #108]	; 3d544 <ftello64@plt+0x297f0>
   3d4d4:	mov	r0, r4
   3d4d8:	bl	13cac <strncmp@plt>
   3d4dc:	cmp	r0, #0
   3d4e0:	beq	3d514 <ftello64@plt+0x297c0>
   3d4e4:	mov	r0, #1
   3d4e8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d4ec:	mov	r1, r0
   3d4f0:	mov	r0, r4
   3d4f4:	bl	13a0c <gpgrt_fputs@plt>
   3d4f8:	mov	r0, #1
   3d4fc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d500:	mov	r1, r0
   3d504:	mov	r0, #10
   3d508:	add	sp, sp, #12
   3d50c:	pop	{r4, r5, lr}
   3d510:	b	13634 <gpgrt_fputc@plt>
   3d514:	mov	r0, #1
   3d518:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d51c:	add	r3, r4, #20
   3d520:	mov	r2, #8
   3d524:	str	r3, [sp, #4]
   3d528:	str	r2, [sp]
   3d52c:	add	r3, r4, #16
   3d530:	mov	r2, #4
   3d534:	ldr	r1, [pc, #12]	; 3d548 <ftello64@plt+0x297f4>
   3d538:	bl	13bf8 <gpgrt_fprintf@plt>
   3d53c:	b	3d4f8 <ftello64@plt+0x297a4>
   3d540:	andeq	r2, r6, r0, asr #15
   3d544:	ldrdeq	r2, [r6], -r8
   3d548:	andeq	r2, r6, r8, ror #15
   3d54c:	push	{r4, lr}
   3d550:	mov	r4, r0
   3d554:	sub	sp, sp, #8
   3d558:	mov	r0, #1
   3d55c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3d560:	bl	134f0 <gpgrt_fflush@plt>
   3d564:	ldr	r3, [r4, #4]
   3d568:	cmp	r3, #0
   3d56c:	bne	3d59c <ftello64@plt+0x29848>
   3d570:	ldr	r3, [r4, #8]
   3d574:	cmp	r3, #0
   3d578:	bne	3d5c8 <ftello64@plt+0x29874>
   3d57c:	ldr	r3, [r4, #12]
   3d580:	cmp	r3, #0
   3d584:	bne	3d5f4 <ftello64@plt+0x298a0>
   3d588:	ldr	r3, [r4, #16]
   3d58c:	cmp	r3, #0
   3d590:	bne	3d620 <ftello64@plt+0x298cc>
   3d594:	add	sp, sp, #8
   3d598:	pop	{r4, pc}
   3d59c:	mov	r2, #5
   3d5a0:	str	r2, [sp]
   3d5a4:	ldr	r1, [pc, #156]	; 3d648 <ftello64@plt+0x298f4>
   3d5a8:	ldr	r2, [pc, #156]	; 3d64c <ftello64@plt+0x298f8>
   3d5ac:	mov	r0, #0
   3d5b0:	bl	13cf4 <dcngettext@plt>
   3d5b4:	ldr	r1, [r4, #4]
   3d5b8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3d5bc:	ldr	r3, [r4, #8]
   3d5c0:	cmp	r3, #0
   3d5c4:	beq	3d57c <ftello64@plt+0x29828>
   3d5c8:	mov	r2, #5
   3d5cc:	str	r2, [sp]
   3d5d0:	ldr	r1, [pc, #120]	; 3d650 <ftello64@plt+0x298fc>
   3d5d4:	ldr	r2, [pc, #120]	; 3d654 <ftello64@plt+0x29900>
   3d5d8:	mov	r0, #0
   3d5dc:	bl	13cf4 <dcngettext@plt>
   3d5e0:	ldr	r1, [r4, #8]
   3d5e4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3d5e8:	ldr	r3, [r4, #12]
   3d5ec:	cmp	r3, #0
   3d5f0:	beq	3d588 <ftello64@plt+0x29834>
   3d5f4:	mov	r2, #5
   3d5f8:	str	r2, [sp]
   3d5fc:	ldr	r1, [pc, #84]	; 3d658 <ftello64@plt+0x29904>
   3d600:	ldr	r2, [pc, #84]	; 3d65c <ftello64@plt+0x29908>
   3d604:	mov	r0, #0
   3d608:	bl	13cf4 <dcngettext@plt>
   3d60c:	ldr	r1, [r4, #12]
   3d610:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3d614:	ldr	r3, [r4, #16]
   3d618:	cmp	r3, #0
   3d61c:	beq	3d594 <ftello64@plt+0x29840>
   3d620:	mov	r2, #5
   3d624:	str	r2, [sp]
   3d628:	ldr	r1, [pc, #48]	; 3d660 <ftello64@plt+0x2990c>
   3d62c:	ldr	r2, [pc, #48]	; 3d664 <ftello64@plt+0x29910>
   3d630:	mov	r0, #0
   3d634:	bl	13cf4 <dcngettext@plt>
   3d638:	ldr	r1, [r4, #16]
   3d63c:	add	sp, sp, #8
   3d640:	pop	{r4, lr}
   3d644:	b	4eac0 <ftello64@plt+0x3ad6c>
   3d648:	andeq	r2, r6, r8, lsl #16
   3d64c:	strdeq	r2, [r6], -r4
   3d650:	andeq	r2, r6, r0, lsr r8
   3d654:	andeq	r2, r6, ip, lsl r8
   3d658:	andeq	r2, r6, r4, ror r8
   3d65c:	andeq	r2, r6, r4, asr #16
   3d660:	ldrdeq	r2, [r6], -r0
   3d664:	andeq	r2, r6, r4, lsr #17
   3d668:	ldr	r3, [pc, #404]	; 3d804 <ftello64@plt+0x29ab0>
   3d66c:	ldr	r2, [r0, #12]
   3d670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d674:	sub	sp, sp, #204	; 0xcc
   3d678:	ldr	r3, [r3]
   3d67c:	cmp	r2, #0
   3d680:	str	r1, [sp, #36]	; 0x24
   3d684:	str	r3, [sp, #196]	; 0xc4
   3d688:	ble	3d7d4 <ftello64@plt+0x29a80>
   3d68c:	mov	r7, r0
   3d690:	ldr	r9, [pc, #368]	; 3d808 <ftello64@plt+0x29ab4>
   3d694:	mov	sl, #1
   3d698:	mov	r8, #0
   3d69c:	b	3d6d8 <ftello64@plt+0x29984>
   3d6a0:	ldr	r0, [r7, #8]
   3d6a4:	ldr	r5, [pc, #352]	; 3d80c <ftello64@plt+0x29ab8>
   3d6a8:	add	r0, r0, r8
   3d6ac:	mov	r2, #1
   3d6b0:	ldr	r3, [r5]
   3d6b4:	ldrd	r0, [r0, #4]
   3d6b8:	bl	13478 <gpgrt_fwrite@plt>
   3d6bc:	ldr	r0, [r5]
   3d6c0:	bl	134f0 <gpgrt_fflush@plt>
   3d6c4:	ldr	r3, [r7, #12]
   3d6c8:	add	sl, sl, #1
   3d6cc:	cmp	r3, r4
   3d6d0:	add	r8, r8, #12
   3d6d4:	ble	3d7d4 <ftello64@plt+0x29a80>
   3d6d8:	bl	38cd8 <ftello64@plt+0x24f84>
   3d6dc:	cmp	r0, #0
   3d6e0:	moveq	r4, sl
   3d6e4:	beq	3d6a0 <ftello64@plt+0x2994c>
   3d6e8:	ldr	r3, [sp, #36]	; 0x24
   3d6ec:	cmp	r3, #0
   3d6f0:	beq	3d7f0 <ftello64@plt+0x29a9c>
   3d6f4:	add	r1, sp, #44	; 0x2c
   3d6f8:	add	r2, sp, #40	; 0x28
   3d6fc:	ldr	r0, [sp, #36]	; 0x24
   3d700:	bl	31894 <ftello64@plt+0x1db40>
   3d704:	ldr	r3, [sp, #40]	; 0x28
   3d708:	add	fp, sp, #64	; 0x40
   3d70c:	cmp	r3, #0
   3d710:	addne	r6, sp, #44	; 0x2c
   3d714:	movne	r5, fp
   3d718:	movne	r4, #0
   3d71c:	beq	3d750 <ftello64@plt+0x299fc>
   3d720:	ldrb	r1, [r6], #1
   3d724:	mov	r3, r9
   3d728:	mov	r0, r5
   3d72c:	str	r1, [sp]
   3d730:	mvn	r2, #0
   3d734:	mov	r1, #1
   3d738:	bl	138d4 <__sprintf_chk@plt>
   3d73c:	ldr	r3, [sp, #40]	; 0x28
   3d740:	add	r4, r4, #1
   3d744:	cmp	r4, r3
   3d748:	add	r5, r5, #2
   3d74c:	bcc	3d720 <ftello64@plt+0x299cc>
   3d750:	mov	r0, fp
   3d754:	bl	13814 <strlen@plt>
   3d758:	ldrb	r3, [r7, #68]	; 0x44
   3d75c:	ldr	r1, [r7, #8]
   3d760:	str	sl, [sp, #8]
   3d764:	tst	r3, #24
   3d768:	lsr	r3, r3, #4
   3d76c:	and	r2, r3, #2
   3d770:	orrne	r2, r2, #1
   3d774:	and	r3, r3, #4
   3d778:	orr	r3, r2, r3
   3d77c:	ldr	ip, [r7, #44]	; 0x2c
   3d780:	ldr	r2, [r7, #52]	; 0x34
   3d784:	str	r3, [sp, #24]
   3d788:	ldr	r3, [r7, #12]
   3d78c:	str	ip, [sp, #20]
   3d790:	str	r3, [sp, #12]
   3d794:	str	r2, [sp, #16]
   3d798:	ldrb	r2, [r1, r8]
   3d79c:	add	r1, r1, r8
   3d7a0:	ldr	r3, [pc, #104]	; 3d810 <ftello64@plt+0x29abc>
   3d7a4:	str	r2, [sp, #4]
   3d7a8:	ldr	r1, [r1, #8]
   3d7ac:	mvn	r2, #0
   3d7b0:	str	r1, [sp]
   3d7b4:	mov	r1, #1
   3d7b8:	mov	r4, sl
   3d7bc:	add	r0, fp, r0
   3d7c0:	bl	138d4 <__sprintf_chk@plt>
   3d7c4:	mov	r1, fp
   3d7c8:	mov	r0, #70	; 0x46
   3d7cc:	bl	390b8 <ftello64@plt+0x25364>
   3d7d0:	b	3d6a0 <ftello64@plt+0x2994c>
   3d7d4:	ldr	r3, [pc, #40]	; 3d804 <ftello64@plt+0x29ab0>
   3d7d8:	ldr	r2, [sp, #196]	; 0xc4
   3d7dc:	ldr	r3, [r3]
   3d7e0:	cmp	r2, r3
   3d7e4:	bne	3d800 <ftello64@plt+0x29aac>
   3d7e8:	add	sp, sp, #204	; 0xcc
   3d7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d7f0:	ldr	r2, [pc, #28]	; 3d814 <ftello64@plt+0x29ac0>
   3d7f4:	ldr	r1, [pc, #28]	; 3d818 <ftello64@plt+0x29ac4>
   3d7f8:	ldr	r0, [pc, #28]	; 3d81c <ftello64@plt+0x29ac8>
   3d7fc:	bl	4ee84 <ftello64@plt+0x3b130>
   3d800:	bl	134b4 <__stack_chk_fail@plt>
   3d804:	andeq	r6, r7, r8, ror #19
   3d808:	strdeq	pc, [r5], -r8
   3d80c:	andeq	r7, r7, r4, asr pc
   3d810:	strdeq	r2, [r6], -ip
   3d814:	strdeq	r2, [r6], -r8
   3d818:	andeq	r0, r0, r1, asr r3
   3d81c:	muleq	r6, r0, r7
   3d820:	push	{r4, r5, r6, r7, r8, lr}
   3d824:	mov	r4, r1
   3d828:	ldr	r5, [pc, #148]	; 3d8c4 <ftello64@plt+0x29b70>
   3d82c:	sub	sp, sp, #56	; 0x38
   3d830:	mov	r6, r0
   3d834:	ldr	r3, [r5]
   3d838:	add	r1, sp, #12
   3d83c:	mov	r0, r4
   3d840:	str	r3, [sp, #52]	; 0x34
   3d844:	bl	31330 <ftello64@plt+0x1d5dc>
   3d848:	add	r1, sp, #12
   3d84c:	mov	r0, r6
   3d850:	bl	1da00 <ftello64@plt+0x9cac>
   3d854:	mov	r2, #32
   3d858:	add	r1, sp, #20
   3d85c:	mov	r6, r0
   3d860:	mov	r0, r4
   3d864:	bl	30888 <ftello64@plt+0x1cb34>
   3d868:	mov	r7, r0
   3d86c:	add	r0, sp, #12
   3d870:	bl	311f8 <ftello64@plt+0x1d4a4>
   3d874:	mov	r8, r0
   3d878:	mov	r0, r4
   3d87c:	bl	31664 <ftello64@plt+0x1d910>
   3d880:	mov	r2, r8
   3d884:	mov	r1, r7
   3d888:	str	r6, [sp]
   3d88c:	mov	r3, r0
   3d890:	ldr	r0, [pc, #48]	; 3d8c8 <ftello64@plt+0x29b74>
   3d894:	bl	545d8 <ftello64@plt+0x40884>
   3d898:	mov	r4, r0
   3d89c:	mov	r0, r6
   3d8a0:	bl	13448 <gcry_free@plt>
   3d8a4:	ldr	r2, [sp, #52]	; 0x34
   3d8a8:	ldr	r3, [r5]
   3d8ac:	cmp	r2, r3
   3d8b0:	bne	3d8c0 <ftello64@plt+0x29b6c>
   3d8b4:	mov	r0, r4
   3d8b8:	add	sp, sp, #56	; 0x38
   3d8bc:	pop	{r4, r5, r6, r7, r8, pc}
   3d8c0:	bl	134b4 <__stack_chk_fail@plt>
   3d8c4:	andeq	r6, r7, r8, ror #19
   3d8c8:	andeq	r2, r6, r8, lsl r9
   3d8cc:	push	{r4, lr}
   3d8d0:	bl	3d820 <ftello64@plt+0x29acc>
   3d8d4:	mov	r4, r0
   3d8d8:	mov	r1, r0
   3d8dc:	ldr	r0, [pc, #12]	; 3d8f0 <ftello64@plt+0x29b9c>
   3d8e0:	bl	57f64 <ftello64@plt+0x44210>
   3d8e4:	mov	r0, r4
   3d8e8:	pop	{r4, lr}
   3d8ec:	b	13448 <gcry_free@plt>
   3d8f0:	andeq	r2, r6, ip, lsr #18
   3d8f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d8f8:	mov	r4, r2
   3d8fc:	ldr	r6, [pc, #232]	; 3d9ec <ftello64@plt+0x29c98>
   3d900:	sub	sp, sp, #64	; 0x40
   3d904:	mov	r5, r0
   3d908:	ldr	r3, [r6]
   3d90c:	mov	r8, r1
   3d910:	mov	r0, r2
   3d914:	add	r1, sp, #20
   3d918:	str	r3, [sp, #60]	; 0x3c
   3d91c:	bl	31330 <ftello64@plt+0x1d5dc>
   3d920:	ldr	r0, [r4, #64]	; 0x40
   3d924:	cmp	r0, #0
   3d928:	beq	3d9c4 <ftello64@plt+0x29c70>
   3d92c:	ldr	r1, [r0, #4]
   3d930:	mov	r2, #0
   3d934:	add	r0, r0, #76	; 0x4c
   3d938:	bl	4b4c0 <ftello64@plt+0x3776c>
   3d93c:	cmp	r8, #0
   3d940:	mov	r7, r0
   3d944:	beq	3d9dc <ftello64@plt+0x29c88>
   3d948:	ldrb	r2, [r4, #60]	; 0x3c
   3d94c:	ldr	r3, [pc, #156]	; 3d9f0 <ftello64@plt+0x29c9c>
   3d950:	add	r1, sp, #28
   3d954:	tst	r2, #8
   3d958:	mov	r0, r4
   3d95c:	mov	r2, #32
   3d960:	ldr	r5, [pc, #140]	; 3d9f4 <ftello64@plt+0x29ca0>
   3d964:	moveq	r5, r3
   3d968:	bl	30888 <ftello64@plt+0x1cb34>
   3d96c:	mov	r9, r0
   3d970:	add	r0, sp, #20
   3d974:	bl	311f8 <ftello64@plt+0x1d4a4>
   3d978:	mov	sl, r0
   3d97c:	mov	r0, r4
   3d980:	bl	31664 <ftello64@plt+0x1d910>
   3d984:	mov	r2, r5
   3d988:	mov	r3, r9
   3d98c:	ldr	r1, [pc, #100]	; 3d9f8 <ftello64@plt+0x29ca4>
   3d990:	str	sl, [sp]
   3d994:	str	r7, [sp, #8]
   3d998:	str	r0, [sp, #4]
   3d99c:	mov	r0, r8
   3d9a0:	bl	582a4 <ftello64@plt+0x44550>
   3d9a4:	mov	r0, r7
   3d9a8:	bl	13448 <gcry_free@plt>
   3d9ac:	ldr	r2, [sp, #60]	; 0x3c
   3d9b0:	ldr	r3, [r6]
   3d9b4:	cmp	r2, r3
   3d9b8:	bne	3d9e8 <ftello64@plt+0x29c94>
   3d9bc:	add	sp, sp, #64	; 0x40
   3d9c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d9c4:	mov	r0, r5
   3d9c8:	add	r1, sp, #20
   3d9cc:	bl	1da00 <ftello64@plt+0x9cac>
   3d9d0:	cmp	r8, #0
   3d9d4:	mov	r7, r0
   3d9d8:	bne	3d948 <ftello64@plt+0x29bf4>
   3d9dc:	ldr	r0, [pc, #24]	; 3d9fc <ftello64@plt+0x29ca8>
   3d9e0:	bl	57f64 <ftello64@plt+0x44210>
   3d9e4:	b	3d948 <ftello64@plt+0x29bf4>
   3d9e8:	bl	134b4 <__stack_chk_fail@plt>
   3d9ec:	andeq	r6, r7, r8, ror #19
   3d9f0:	andeq	lr, r5, ip, asr sp
   3d9f4:	andeq	lr, r5, r0, ror #26
   3d9f8:	andeq	r2, r6, r4, lsr r9
   3d9fc:	andeq	r5, r6, r8, asr #18
   3da00:	ldr	r3, [pc, #576]	; 3dc48 <ftello64@plt+0x29ef4>
   3da04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3da08:	sub	sp, sp, #68	; 0x44
   3da0c:	ldr	r3, [r3]
   3da10:	subs	r4, r1, #0
   3da14:	str	r3, [sp, #60]	; 0x3c
   3da18:	beq	3dbd4 <ftello64@plt+0x29e80>
   3da1c:	mov	r5, r0
   3da20:	ldr	fp, [pc, #548]	; 3dc4c <ftello64@plt+0x29ef8>
   3da24:	ldr	sl, [pc, #548]	; 3dc50 <ftello64@plt+0x29efc>
   3da28:	b	3da38 <ftello64@plt+0x29ce4>
   3da2c:	ldr	r4, [r4]
   3da30:	cmp	r4, #0
   3da34:	beq	3dbd4 <ftello64@plt+0x29e80>
   3da38:	ldr	r2, [r4, #4]
   3da3c:	ldr	r3, [r2]
   3da40:	bic	r3, r3, #8
   3da44:	cmp	r3, #6
   3da48:	bne	3da2c <ftello64@plt+0x29cd8>
   3da4c:	ldr	r6, [r2, #4]
   3da50:	mov	r3, #0
   3da54:	mov	r0, r6
   3da58:	add	r1, sp, #16
   3da5c:	str	r3, [sp, #20]
   3da60:	bl	31dc4 <ftello64@plt+0x1e070>
   3da64:	subs	r3, r0, #0
   3da68:	beq	3dbf0 <ftello64@plt+0x29e9c>
   3da6c:	bl	13b50 <gpg_strerror@plt>
   3da70:	mov	r8, #63	; 0x3f
   3da74:	mov	r1, r0
   3da78:	ldr	r0, [pc, #468]	; 3dc54 <ftello64@plt+0x29f00>
   3da7c:	bl	4eb24 <ftello64@plt+0x3add0>
   3da80:	ldr	r3, [r4, #4]
   3da84:	mov	r2, #32
   3da88:	add	r1, sp, #28
   3da8c:	ldr	r7, [r3]
   3da90:	mov	r0, r6
   3da94:	cmp	r7, #6
   3da98:	moveq	r7, fp
   3da9c:	movne	r7, sl
   3daa0:	bl	30888 <ftello64@plt+0x1cb34>
   3daa4:	mov	r9, r0
   3daa8:	mov	r0, r6
   3daac:	bl	31418 <ftello64@plt+0x1d6c4>
   3dab0:	add	r1, sp, #24
   3dab4:	mov	r3, r8
   3dab8:	mov	r2, r7
   3dabc:	str	r1, [sp, #8]
   3dac0:	str	r9, [sp]
   3dac4:	ldr	r1, [pc, #396]	; 3dc58 <ftello64@plt+0x29f04>
   3dac8:	str	r0, [sp, #4]
   3dacc:	mov	r0, r5
   3dad0:	bl	582a4 <ftello64@plt+0x44550>
   3dad4:	mov	r2, #5
   3dad8:	ldr	r1, [pc, #380]	; 3dc5c <ftello64@plt+0x29f08>
   3dadc:	mov	r0, #0
   3dae0:	bl	13484 <dcgettext@plt>
   3dae4:	mov	r7, r0
   3dae8:	mov	r0, r6
   3daec:	bl	31664 <ftello64@plt+0x1d910>
   3daf0:	mov	r1, r7
   3daf4:	mov	r2, r0
   3daf8:	mov	r0, r5
   3dafc:	bl	582a4 <ftello64@plt+0x44550>
   3db00:	ldr	r1, [pc, #344]	; 3dc60 <ftello64@plt+0x29f0c>
   3db04:	mov	r0, r5
   3db08:	bl	582a4 <ftello64@plt+0x44550>
   3db0c:	mov	r2, #5
   3db10:	ldr	r1, [pc, #332]	; 3dc64 <ftello64@plt+0x29f10>
   3db14:	mov	r0, #0
   3db18:	bl	13484 <dcgettext@plt>
   3db1c:	mov	r7, r0
   3db20:	mov	r0, r6
   3db24:	bl	3168c <ftello64@plt+0x1d938>
   3db28:	mov	r1, r7
   3db2c:	mov	r2, r0
   3db30:	mov	r0, r5
   3db34:	bl	582a4 <ftello64@plt+0x44550>
   3db38:	ldr	r3, [sp, #20]
   3db3c:	cmp	r3, #0
   3db40:	beq	3dbac <ftello64@plt+0x29e58>
   3db44:	mov	r2, #5
   3db48:	ldr	r1, [pc, #280]	; 3dc68 <ftello64@plt+0x29f14>
   3db4c:	mov	r0, #0
   3db50:	ldr	r6, [sp, #24]
   3db54:	bl	13484 <dcgettext@plt>
   3db58:	mov	r2, r6
   3db5c:	ldr	r3, [pc, #264]	; 3dc6c <ftello64@plt+0x29f18>
   3db60:	ldr	r1, [pc, #264]	; 3dc70 <ftello64@plt+0x29f1c>
   3db64:	str	r0, [sp]
   3db68:	mov	r0, r5
   3db6c:	bl	582a4 <ftello64@plt+0x44550>
   3db70:	ldr	r6, [sp, #20]
   3db74:	mov	r0, r6
   3db78:	bl	13814 <strlen@plt>
   3db7c:	cmp	r0, #32
   3db80:	bne	3db9c <ftello64@plt+0x29e48>
   3db84:	mov	r2, #12
   3db88:	ldr	r1, [pc, #228]	; 3dc74 <ftello64@plt+0x29f20>
   3db8c:	mov	r0, r6
   3db90:	bl	13cac <strncmp@plt>
   3db94:	cmp	r0, #0
   3db98:	beq	3dc1c <ftello64@plt+0x29ec8>
   3db9c:	mov	r2, r6
   3dba0:	ldr	r1, [pc, #208]	; 3dc78 <ftello64@plt+0x29f24>
   3dba4:	mov	r0, r5
   3dba8:	bl	582a4 <ftello64@plt+0x44550>
   3dbac:	ldr	r1, [pc, #200]	; 3dc7c <ftello64@plt+0x29f28>
   3dbb0:	mov	r0, r5
   3dbb4:	bl	582a4 <ftello64@plt+0x44550>
   3dbb8:	ldr	r0, [sp, #16]
   3dbbc:	bl	13448 <gcry_free@plt>
   3dbc0:	ldr	r0, [sp, #20]
   3dbc4:	bl	13448 <gcry_free@plt>
   3dbc8:	ldr	r4, [r4]
   3dbcc:	cmp	r4, #0
   3dbd0:	bne	3da38 <ftello64@plt+0x29ce4>
   3dbd4:	ldr	r3, [pc, #108]	; 3dc48 <ftello64@plt+0x29ef4>
   3dbd8:	ldr	r2, [sp, #60]	; 0x3c
   3dbdc:	ldr	r3, [r3]
   3dbe0:	cmp	r2, r3
   3dbe4:	bne	3dc44 <ftello64@plt+0x29ef0>
   3dbe8:	add	sp, sp, #68	; 0x44
   3dbec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3dbf0:	add	r2, sp, #20
   3dbf4:	ldr	r1, [sp, #16]
   3dbf8:	bl	14500 <ftello64@plt+0x7ac>
   3dbfc:	cmp	r0, #0
   3dc00:	movne	r8, #35	; 0x23
   3dc04:	bne	3da80 <ftello64@plt+0x29d2c>
   3dc08:	ldr	r3, [sp, #20]
   3dc0c:	cmp	r3, #0
   3dc10:	movne	r8, #62	; 0x3e
   3dc14:	moveq	r8, #32
   3dc18:	b	3da80 <ftello64@plt+0x29d2c>
   3dc1c:	add	r3, r6, #20
   3dc20:	mov	r2, #8
   3dc24:	str	r3, [sp, #4]
   3dc28:	str	r2, [sp]
   3dc2c:	add	r3, r6, #16
   3dc30:	mov	r2, #4
   3dc34:	ldr	r1, [pc, #68]	; 3dc80 <ftello64@plt+0x29f2c>
   3dc38:	mov	r0, r5
   3dc3c:	bl	582a4 <ftello64@plt+0x44550>
   3dc40:	b	3dbac <ftello64@plt+0x29e58>
   3dc44:	bl	134b4 <__stack_chk_fail@plt>
   3dc48:	andeq	r6, r7, r8, ror #19
   3dc4c:	andeq	r2, r6, r8, asr #18
   3dc50:	andeq	r2, r6, ip, asr #18
   3dc54:	andeq	r2, r6, r0, asr r9
   3dc58:	andeq	r2, r6, r0, ror r9
   3dc5c:	andeq	r2, r6, r0, lsl #19
   3dc60:	andeq	r0, r6, r0, lsl #11
   3dc64:	andeq	r2, r6, ip, lsl #19
   3dc68:	muleq	r6, r8, r9
   3dc6c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3dc70:	andeq	r2, r6, r4, lsr #19
   3dc74:	ldrdeq	r2, [r6], -r8
   3dc78:	andeq	sp, r5, r4, lsr #22
   3dc7c:	andeq	r5, r6, r8, asr #18
   3dc80:	andeq	r2, r6, r8, ror #15
   3dc84:	ldr	r3, [pc, #328]	; 3ddd4 <ftello64@plt+0x2a080>
   3dc88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dc8c:	sub	sp, sp, #28
   3dc90:	ldr	r3, [r3]
   3dc94:	mov	r4, #0
   3dc98:	subs	r6, r2, #0
   3dc9c:	mov	r8, r0
   3dca0:	mov	fp, r1
   3dca4:	str	r3, [sp, #20]
   3dca8:	str	r4, [sp, #12]
   3dcac:	blt	3dcbc <ftello64@plt+0x29f68>
   3dcb0:	beq	3ddc0 <ftello64@plt+0x2a06c>
   3dcb4:	bl	4e9bc <ftello64@plt+0x3ac68>
   3dcb8:	mov	r4, r0
   3dcbc:	ldr	sl, [pc, #276]	; 3ddd8 <ftello64@plt+0x2a084>
   3dcc0:	ldr	r9, [pc, #276]	; 3dddc <ftello64@plt+0x2a088>
   3dcc4:	add	r7, sp, #16
   3dcc8:	str	r7, [sp]
   3dccc:	add	r3, sp, #12
   3dcd0:	add	r2, sp, #8
   3dcd4:	mov	r1, #26
   3dcd8:	ldr	r0, [r8, #52]	; 0x34
   3dcdc:	bl	33a60 <ftello64@plt+0x1fd0c>
   3dce0:	subs	r5, r0, #0
   3dce4:	beq	3dda4 <ftello64@plt+0x2a050>
   3dce8:	cmp	r6, #2
   3dcec:	bne	3dd08 <ftello64@plt+0x29fb4>
   3dcf0:	mov	r1, r5
   3dcf4:	mov	r3, #0
   3dcf8:	ldr	r2, [sp, #8]
   3dcfc:	mov	r0, #56	; 0x38
   3dd00:	bl	39648 <ftello64@plt+0x258f4>
   3dd04:	b	3dcc8 <ftello64@plt+0x29f74>
   3dd08:	mov	r1, r9
   3dd0c:	mov	r3, sl
   3dd10:	mov	r2, fp
   3dd14:	mov	r0, r4
   3dd18:	bl	582a4 <ftello64@plt+0x44550>
   3dd1c:	ldr	r0, [sp, #16]
   3dd20:	mov	r2, #5
   3dd24:	cmp	r0, #0
   3dd28:	movne	r0, #0
   3dd2c:	ldrne	r1, [pc, #172]	; 3dde0 <ftello64@plt+0x2a08c>
   3dd30:	ldreq	r1, [pc, #172]	; 3dde4 <ftello64@plt+0x2a090>
   3dd34:	bl	13484 <dcgettext@plt>
   3dd38:	cmp	r6, #0
   3dd3c:	ble	3dd70 <ftello64@plt+0x2a01c>
   3dd40:	mov	r1, r0
   3dd44:	ldr	r0, [pc, #156]	; 3dde8 <ftello64@plt+0x2a094>
   3dd48:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3dd4c:	mov	r1, r5
   3dd50:	mov	r0, r4
   3dd54:	mov	r3, #0
   3dd58:	ldr	r2, [sp, #8]
   3dd5c:	bl	58360 <ftello64@plt+0x4460c>
   3dd60:	ldr	r1, [pc, #132]	; 3ddec <ftello64@plt+0x2a098>
   3dd64:	mov	r0, r4
   3dd68:	bl	582a4 <ftello64@plt+0x44550>
   3dd6c:	b	3dcf0 <ftello64@plt+0x29f9c>
   3dd70:	mov	r2, r0
   3dd74:	ldr	r1, [pc, #108]	; 3dde8 <ftello64@plt+0x2a094>
   3dd78:	mov	r0, r4
   3dd7c:	bl	582a4 <ftello64@plt+0x44550>
   3dd80:	mov	r1, r5
   3dd84:	mov	r0, r4
   3dd88:	mov	r3, #0
   3dd8c:	ldr	r2, [sp, #8]
   3dd90:	bl	58360 <ftello64@plt+0x4460c>
   3dd94:	ldr	r1, [pc, #80]	; 3ddec <ftello64@plt+0x2a098>
   3dd98:	mov	r0, r4
   3dd9c:	bl	582a4 <ftello64@plt+0x44550>
   3dda0:	b	3dcc8 <ftello64@plt+0x29f74>
   3dda4:	ldr	r3, [pc, #40]	; 3ddd4 <ftello64@plt+0x2a080>
   3dda8:	ldr	r2, [sp, #20]
   3ddac:	ldr	r3, [r3]
   3ddb0:	cmp	r2, r3
   3ddb4:	bne	3ddd0 <ftello64@plt+0x2a07c>
   3ddb8:	add	sp, sp, #28
   3ddbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ddc0:	mov	r0, #1
   3ddc4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ddc8:	mov	r4, r0
   3ddcc:	b	3dcbc <ftello64@plt+0x29f68>
   3ddd0:	bl	134b4 <__stack_chk_fail@plt>
   3ddd4:	andeq	r6, r7, r8, ror #19
   3ddd8:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3dddc:	andeq	r2, r6, ip, lsr #19
   3dde0:			; <UNDEFINED> instruction: 0x000629b0
   3dde4:	andeq	r2, r6, ip, asr #19
   3dde8:	andeq	sp, r5, r4, lsr #22
   3ddec:	andeq	r5, r6, r8, asr #18
   3ddf0:	ldr	r3, [pc, #396]	; 3df84 <ftello64@plt+0x2a230>
   3ddf4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ddf8:	sub	sp, sp, #76	; 0x4c
   3ddfc:	ldr	r3, [r3]
   3de00:	mov	r4, #0
   3de04:	subs	r6, r2, #0
   3de08:	mov	r8, r0
   3de0c:	mov	sl, r1
   3de10:	str	r3, [sp, #68]	; 0x44
   3de14:	str	r4, [sp, #20]
   3de18:	blt	3de28 <ftello64@plt+0x2a0d4>
   3de1c:	beq	3df70 <ftello64@plt+0x2a21c>
   3de20:	bl	4e9bc <ftello64@plt+0x3ac68>
   3de24:	mov	r4, r0
   3de28:	ldr	r9, [pc, #344]	; 3df88 <ftello64@plt+0x2a234>
   3de2c:	ldr	fp, [pc, #344]	; 3df8c <ftello64@plt+0x2a238>
   3de30:	add	r7, sp, #24
   3de34:	str	r7, [sp]
   3de38:	add	r3, sp, #20
   3de3c:	add	r2, sp, #16
   3de40:	mov	r1, #24
   3de44:	ldr	r0, [r8, #52]	; 0x34
   3de48:	bl	33a60 <ftello64@plt+0x1fd0c>
   3de4c:	subs	r5, r0, #0
   3de50:	beq	3df54 <ftello64@plt+0x2a200>
   3de54:	cmp	r6, #2
   3de58:	bne	3deb8 <ftello64@plt+0x2a164>
   3de5c:	ldr	r3, [sp, #24]
   3de60:	ldr	r2, [sp, #16]
   3de64:	cmp	r3, #0
   3de68:	movne	r3, #3
   3de6c:	moveq	r3, #1
   3de70:	cmp	r2, #256	; 0x100
   3de74:	bhi	3de34 <ftello64@plt+0x2a0e0>
   3de78:	str	r2, [sp, #12]
   3de7c:	str	r2, [sp, #4]
   3de80:	str	r3, [sp]
   3de84:	add	r0, sp, #28
   3de88:	mov	r3, #24
   3de8c:	ldr	r2, [pc, #252]	; 3df90 <ftello64@plt+0x2a23c>
   3de90:	mov	r1, #40	; 0x28
   3de94:	bl	13a30 <gpgrt_snprintf@plt>
   3de98:	mov	r0, #0
   3de9c:	str	r0, [sp]
   3dea0:	add	r1, sp, #28
   3dea4:	ldr	r3, [sp, #12]
   3dea8:	mov	r2, r5
   3deac:	mov	r0, #73	; 0x49
   3deb0:	bl	3937c <ftello64@plt+0x25628>
   3deb4:	b	3de34 <ftello64@plt+0x2a0e0>
   3deb8:	ldr	r1, [pc, #212]	; 3df94 <ftello64@plt+0x2a240>
   3debc:	mov	r3, r9
   3dec0:	mov	r2, sl
   3dec4:	mov	r0, r4
   3dec8:	bl	582a4 <ftello64@plt+0x44550>
   3decc:	ldr	r0, [sp, #24]
   3ded0:	mov	r2, #5
   3ded4:	cmp	r0, #0
   3ded8:	movne	r0, #0
   3dedc:	ldrne	r1, [pc, #180]	; 3df98 <ftello64@plt+0x2a244>
   3dee0:	ldreq	r1, [pc, #180]	; 3df9c <ftello64@plt+0x2a248>
   3dee4:	bl	13484 <dcgettext@plt>
   3dee8:	cmp	r6, #0
   3deec:	ble	3df20 <ftello64@plt+0x2a1cc>
   3def0:	mov	r1, r0
   3def4:	ldr	r0, [pc, #164]	; 3dfa0 <ftello64@plt+0x2a24c>
   3def8:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3defc:	mov	r1, r5
   3df00:	mov	r0, r4
   3df04:	mov	r3, #0
   3df08:	ldr	r2, [sp, #16]
   3df0c:	bl	58360 <ftello64@plt+0x4460c>
   3df10:	mov	r1, fp
   3df14:	mov	r0, r4
   3df18:	bl	582a4 <ftello64@plt+0x44550>
   3df1c:	b	3de5c <ftello64@plt+0x2a108>
   3df20:	mov	r2, r0
   3df24:	ldr	r1, [pc, #116]	; 3dfa0 <ftello64@plt+0x2a24c>
   3df28:	mov	r0, r4
   3df2c:	bl	582a4 <ftello64@plt+0x44550>
   3df30:	mov	r1, r5
   3df34:	mov	r0, r4
   3df38:	mov	r3, #0
   3df3c:	ldr	r2, [sp, #16]
   3df40:	bl	58360 <ftello64@plt+0x4460c>
   3df44:	mov	r1, fp
   3df48:	mov	r0, r4
   3df4c:	bl	582a4 <ftello64@plt+0x44550>
   3df50:	b	3de34 <ftello64@plt+0x2a0e0>
   3df54:	ldr	r3, [pc, #40]	; 3df84 <ftello64@plt+0x2a230>
   3df58:	ldr	r2, [sp, #68]	; 0x44
   3df5c:	ldr	r3, [r3]
   3df60:	cmp	r2, r3
   3df64:	bne	3df80 <ftello64@plt+0x2a22c>
   3df68:	add	sp, sp, #76	; 0x4c
   3df6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3df70:	mov	r0, #1
   3df74:	bl	13790 <_gpgrt_get_std_stream@plt>
   3df78:	mov	r4, r0
   3df7c:	b	3de28 <ftello64@plt+0x2a0d4>
   3df80:	bl	134b4 <__stack_chk_fail@plt>
   3df84:	andeq	r6, r7, r8, ror #19
   3df88:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3df8c:	andeq	r5, r6, r8, asr #18
   3df90:	andeq	r2, r6, r8, lsl sl
   3df94:	andeq	r2, r6, ip, lsr #19
   3df98:	andeq	r2, r6, r0, ror #19
   3df9c:	andeq	r2, r6, r0, lsl #20
   3dfa0:	andeq	sp, r5, r4, lsr #22
   3dfa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dfa8:	subs	r5, r2, #0
   3dfac:	sub	sp, sp, #12
   3dfb0:	mov	r4, r0
   3dfb4:	mov	r8, r1
   3dfb8:	mov	r6, r3
   3dfbc:	movlt	r7, #0
   3dfc0:	blt	3dfd0 <ftello64@plt+0x2a27c>
   3dfc4:	beq	3e1e8 <ftello64@plt+0x2a494>
   3dfc8:	bl	4e9bc <ftello64@plt+0x3ac68>
   3dfcc:	mov	r7, r0
   3dfd0:	cmp	r6, #0
   3dfd4:	mov	r0, r4
   3dfd8:	moveq	r6, #3
   3dfdc:	bl	166c8 <ftello64@plt+0x2974>
   3dfe0:	subs	r3, r0, #0
   3dfe4:	str	r3, [sp, #4]
   3dfe8:	beq	3e164 <ftello64@plt+0x2a410>
   3dfec:	ldr	fp, [pc, #516]	; 3e1f8 <ftello64@plt+0x2a4a4>
   3dff0:	ldr	sl, [pc, #516]	; 3e1fc <ftello64@plt+0x2a4a8>
   3dff4:	ldr	r4, [sp, #4]
   3dff8:	b	3e120 <ftello64@plt+0x2a3cc>
   3dffc:	cmp	r0, #0
   3e000:	beq	3e00c <ftello64@plt+0x2a2b8>
   3e004:	tst	r6, #2
   3e008:	beq	3e150 <ftello64@plt+0x2a3fc>
   3e00c:	mov	r1, sl
   3e010:	mov	r3, fp
   3e014:	mov	r2, r8
   3e018:	mov	r0, r7
   3e01c:	bl	582a4 <ftello64@plt+0x44550>
   3e020:	ldrb	r0, [r4, #20]
   3e024:	mov	r2, #5
   3e028:	ands	r0, r0, #1
   3e02c:	movne	r0, #0
   3e030:	ldrne	r1, [pc, #456]	; 3e200 <ftello64@plt+0x2a4ac>
   3e034:	ldreq	r1, [pc, #456]	; 3e204 <ftello64@plt+0x2a4b0>
   3e038:	bl	13484 <dcgettext@plt>
   3e03c:	cmp	r5, #0
   3e040:	ble	3e174 <ftello64@plt+0x2a420>
   3e044:	mov	r1, r0
   3e048:	ldr	r0, [pc, #440]	; 3e208 <ftello64@plt+0x2a4b4>
   3e04c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   3e050:	ldr	r9, [r4]
   3e054:	mov	r0, r9
   3e058:	bl	13814 <strlen@plt>
   3e05c:	mov	r3, #0
   3e060:	mov	r1, r9
   3e064:	mov	r2, r0
   3e068:	mov	r0, r7
   3e06c:	bl	58360 <ftello64@plt+0x4460c>
   3e070:	ldr	r1, [pc, #404]	; 3e20c <ftello64@plt+0x2a4b8>
   3e074:	mov	r0, r7
   3e078:	bl	582a4 <ftello64@plt+0x44550>
   3e07c:	ldr	r9, [r4, #4]
   3e080:	mov	r0, r9
   3e084:	bl	13814 <strlen@plt>
   3e088:	mov	r1, r9
   3e08c:	mov	r3, #0
   3e090:	mov	r2, r0
   3e094:	mov	r0, r7
   3e098:	bl	58360 <ftello64@plt+0x4460c>
   3e09c:	ldr	r0, [pc, #364]	; 3e210 <ftello64@plt+0x2a4bc>
   3e0a0:	bl	4ed38 <ftello64@plt+0x3afe4>
   3e0a4:	ldr	r9, [r4]
   3e0a8:	mov	r0, r9
   3e0ac:	bl	13814 <strlen@plt>
   3e0b0:	mov	r3, #0
   3e0b4:	mov	r1, r9
   3e0b8:	mov	r2, r0
   3e0bc:	mov	r0, #53	; 0x35
   3e0c0:	bl	39648 <ftello64@plt+0x258f4>
   3e0c4:	ldrb	r3, [r4, #20]
   3e0c8:	ands	r2, r3, #3
   3e0cc:	beq	3e0f4 <ftello64@plt+0x2a3a0>
   3e0d0:	cmp	r2, #3
   3e0d4:	beq	3e1e0 <ftello64@plt+0x2a48c>
   3e0d8:	tst	r3, #1
   3e0dc:	ldr	r2, [pc, #304]	; 3e214 <ftello64@plt+0x2a4c0>
   3e0e0:	ldr	r3, [pc, #304]	; 3e218 <ftello64@plt+0x2a4c4>
   3e0e4:	moveq	r1, r2
   3e0e8:	movne	r1, r3
   3e0ec:	mov	r0, #54	; 0x36
   3e0f0:	bl	390b8 <ftello64@plt+0x25364>
   3e0f4:	ldr	r9, [r4, #4]
   3e0f8:	mov	r0, r9
   3e0fc:	bl	13814 <strlen@plt>
   3e100:	mov	r1, r9
   3e104:	mov	r3, #50	; 0x32
   3e108:	mov	r2, r0
   3e10c:	mov	r0, #55	; 0x37
   3e110:	bl	39648 <ftello64@plt+0x258f4>
   3e114:	ldr	r4, [r4, #24]
   3e118:	cmp	r4, #0
   3e11c:	beq	3e164 <ftello64@plt+0x2a410>
   3e120:	cmp	r5, #2
   3e124:	ldr	r9, [r4]
   3e128:	beq	3e0a8 <ftello64@plt+0x2a354>
   3e12c:	mov	r1, #64	; 0x40
   3e130:	mov	r0, r9
   3e134:	bl	13838 <strchr@plt>
   3e138:	tst	r6, #1
   3e13c:	bne	3dffc <ftello64@plt+0x2a2a8>
   3e140:	adds	r0, r0, #0
   3e144:	movne	r0, #1
   3e148:	ands	r3, r0, r6, lsr #1
   3e14c:	bne	3e00c <ftello64@plt+0x2a2b8>
   3e150:	cmp	r5, #0
   3e154:	bgt	3e0a8 <ftello64@plt+0x2a354>
   3e158:	ldr	r4, [r4, #24]
   3e15c:	cmp	r4, #0
   3e160:	bne	3e120 <ftello64@plt+0x2a3cc>
   3e164:	ldr	r0, [sp, #4]
   3e168:	add	sp, sp, #12
   3e16c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e170:	b	16848 <ftello64@plt+0x2af4>
   3e174:	mov	r2, r0
   3e178:	ldr	r1, [pc, #136]	; 3e208 <ftello64@plt+0x2a4b4>
   3e17c:	mov	r0, r7
   3e180:	bl	582a4 <ftello64@plt+0x44550>
   3e184:	ldr	r9, [r4]
   3e188:	mov	r0, r9
   3e18c:	bl	13814 <strlen@plt>
   3e190:	mov	r3, #0
   3e194:	mov	r1, r9
   3e198:	mov	r2, r0
   3e19c:	mov	r0, r7
   3e1a0:	bl	58360 <ftello64@plt+0x4460c>
   3e1a4:	ldr	r1, [pc, #96]	; 3e20c <ftello64@plt+0x2a4b8>
   3e1a8:	mov	r0, r7
   3e1ac:	bl	582a4 <ftello64@plt+0x44550>
   3e1b0:	ldr	r9, [r4, #4]
   3e1b4:	mov	r0, r9
   3e1b8:	bl	13814 <strlen@plt>
   3e1bc:	mov	r1, r9
   3e1c0:	mov	r3, #0
   3e1c4:	mov	r2, r0
   3e1c8:	mov	r0, r7
   3e1cc:	bl	58360 <ftello64@plt+0x4460c>
   3e1d0:	ldr	r1, [pc, #56]	; 3e210 <ftello64@plt+0x2a4bc>
   3e1d4:	mov	r0, r7
   3e1d8:	bl	582a4 <ftello64@plt+0x44550>
   3e1dc:	b	3e114 <ftello64@plt+0x2a3c0>
   3e1e0:	ldr	r1, [pc, #52]	; 3e21c <ftello64@plt+0x2a4c8>
   3e1e4:	b	3e0ec <ftello64@plt+0x2a398>
   3e1e8:	mov	r0, #1
   3e1ec:	bl	13790 <_gpgrt_get_std_stream@plt>
   3e1f0:	mov	r7, r0
   3e1f4:	b	3dfd0 <ftello64@plt+0x2a27c>
   3e1f8:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3e1fc:	andeq	r2, r6, ip, lsr #19
   3e200:	andeq	r2, r6, r0, lsr sl
   3e204:	andeq	r2, r6, r0, asr sl
   3e208:	andeq	sp, r5, r4, lsr #22
   3e20c:	andeq	r1, r6, ip, lsl #25
   3e210:	andeq	r5, r6, r8, asr #18
   3e214:	andeq	r2, r6, ip, lsr #20
   3e218:	andeq	r2, r6, r8, lsr #20
   3e21c:	andeq	r2, r6, r4, lsr #20
   3e220:	ldr	r3, [pc, #244]	; 3e31c <ftello64@plt+0x2a5c8>
   3e224:	push	{r4, r5, r6, r7, r8, lr}
   3e228:	sub	sp, sp, #24
   3e22c:	ldr	r8, [pc, #236]	; 3e320 <ftello64@plt+0x2a5cc>
   3e230:	ldr	r4, [r3, #544]	; 0x220
   3e234:	ldr	r3, [r8]
   3e238:	cmp	r4, #0
   3e23c:	str	r3, [sp, #20]
   3e240:	beq	3e304 <ftello64@plt+0x2a5b0>
   3e244:	ldrb	r3, [r4]
   3e248:	cmp	r3, #0
   3e24c:	beq	3e2ec <ftello64@plt+0x2a598>
   3e250:	mov	r5, r0
   3e254:	add	r6, sp, #16
   3e258:	mov	r7, #0
   3e25c:	str	r7, [sp, #12]
   3e260:	b	3e280 <ftello64@plt+0x2a52c>
   3e264:	ldr	r2, [sp, #16]
   3e268:	ldr	r1, [sp, #8]
   3e26c:	cmp	r2, #0
   3e270:	movne	r2, #3
   3e274:	moveq	r2, #1
   3e278:	ldrb	r0, [r4]
   3e27c:	bl	3ce18 <ftello64@plt+0x290c4>
   3e280:	ldrb	r1, [r4]
   3e284:	add	r3, sp, #12
   3e288:	str	r6, [sp]
   3e28c:	add	r2, sp, #8
   3e290:	ldr	r0, [r5, #52]	; 0x34
   3e294:	bl	33a60 <ftello64@plt+0x1fd0c>
   3e298:	subs	r3, r0, #0
   3e29c:	bne	3e264 <ftello64@plt+0x2a510>
   3e2a0:	str	r3, [sp, #12]
   3e2a4:	b	3e2c0 <ftello64@plt+0x2a56c>
   3e2a8:	ldr	r2, [sp, #16]
   3e2ac:	ldr	r1, [sp, #8]
   3e2b0:	cmp	r2, #0
   3e2b4:	movne	r2, #2
   3e2b8:	ldrb	r0, [r4]
   3e2bc:	bl	3ce18 <ftello64@plt+0x290c4>
   3e2c0:	ldrb	r1, [r4]
   3e2c4:	add	r3, sp, #12
   3e2c8:	str	r6, [sp]
   3e2cc:	add	r2, sp, #8
   3e2d0:	ldr	r0, [r5, #56]	; 0x38
   3e2d4:	bl	33a60 <ftello64@plt+0x1fd0c>
   3e2d8:	subs	r3, r0, #0
   3e2dc:	bne	3e2a8 <ftello64@plt+0x2a554>
   3e2e0:	ldrb	r3, [r4, #1]!
   3e2e4:	cmp	r3, #0
   3e2e8:	bne	3e25c <ftello64@plt+0x2a508>
   3e2ec:	ldr	r2, [sp, #20]
   3e2f0:	ldr	r3, [r8]
   3e2f4:	cmp	r2, r3
   3e2f8:	bne	3e318 <ftello64@plt+0x2a5c4>
   3e2fc:	add	sp, sp, #24
   3e300:	pop	{r4, r5, r6, r7, r8, pc}
   3e304:	ldr	r3, [pc, #24]	; 3e324 <ftello64@plt+0x2a5d0>
   3e308:	ldr	r2, [pc, #24]	; 3e328 <ftello64@plt+0x2a5d4>
   3e30c:	ldr	r1, [pc, #24]	; 3e32c <ftello64@plt+0x2a5d8>
   3e310:	ldr	r0, [pc, #24]	; 3e330 <ftello64@plt+0x2a5dc>
   3e314:	bl	4eeac <ftello64@plt+0x3b158>
   3e318:	bl	134b4 <__stack_chk_fail@plt>
   3e31c:	andeq	r8, r7, r0, asr r2
   3e320:	andeq	r6, r7, r8, ror #19
   3e324:	andeq	r2, r6, r8, lsl #14
   3e328:	andeq	r0, r0, fp, lsr #6
   3e32c:	muleq	r6, r0, r7
   3e330:	andeq	r2, r6, r8, ror #20
   3e334:	ldr	r3, [pc, #12]	; 3e348 <ftello64@plt+0x2a5f4>
   3e338:	ldr	r3, [r3]
   3e33c:	cmp	r3, #0
   3e340:	bxeq	lr
   3e344:	b	3d668 <ftello64@plt+0x29914>
   3e348:	andeq	r7, r7, r4, asr pc
   3e34c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e350:	ldr	r3, [r1, #68]	; 0x44
   3e354:	ldr	r2, [r1, #72]	; 0x48
   3e358:	cmp	r3, #0
   3e35c:	beq	3e3fc <ftello64@plt+0x2a6a8>
   3e360:	cmp	r2, #0
   3e364:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e368:	mov	r7, #0
   3e36c:	ldr	fp, [pc, #160]	; 3e414 <ftello64@plt+0x2a6c0>
   3e370:	ldr	r6, [pc, #160]	; 3e418 <ftello64@plt+0x2a6c4>
   3e374:	mov	r8, r1
   3e378:	mov	r5, r0
   3e37c:	mov	r9, r7
   3e380:	add	r3, r3, r7
   3e384:	mov	r1, fp
   3e388:	ldrb	r2, [r3, #1]
   3e38c:	mov	r0, r5
   3e390:	bl	13bf8 <gpgrt_fprintf@plt>
   3e394:	ldr	sl, [r8, #68]	; 0x44
   3e398:	add	sl, sl, r7
   3e39c:	add	r4, sl, #2
   3e3a0:	add	sl, sl, #22
   3e3a4:	ldrb	r2, [r4], #1
   3e3a8:	mov	r1, r6
   3e3ac:	mov	r0, r5
   3e3b0:	bl	13bf8 <gpgrt_fprintf@plt>
   3e3b4:	cmp	r4, sl
   3e3b8:	bne	3e3a4 <ftello64@plt+0x2a650>
   3e3bc:	ldr	r3, [r8, #68]	; 0x44
   3e3c0:	ldr	ip, [pc, #84]	; 3e41c <ftello64@plt+0x2a6c8>
   3e3c4:	ldr	r1, [pc, #84]	; 3e420 <ftello64@plt+0x2a6cc>
   3e3c8:	ldrb	r2, [r3, r7]
   3e3cc:	mov	r0, r5
   3e3d0:	ldr	r3, [pc, #76]	; 3e424 <ftello64@plt+0x2a6d0>
   3e3d4:	tst	r2, #64	; 0x40
   3e3d8:	moveq	r3, ip
   3e3dc:	bl	13bf8 <gpgrt_fprintf@plt>
   3e3e0:	ldr	r3, [r8, #72]	; 0x48
   3e3e4:	add	r9, r9, #1
   3e3e8:	cmp	r3, r9
   3e3ec:	add	r7, r7, #22
   3e3f0:	pople	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e3f4:	ldr	r3, [r8, #68]	; 0x44
   3e3f8:	b	3e380 <ftello64@plt+0x2a62c>
   3e3fc:	cmp	r2, #0
   3e400:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e404:	ldr	r2, [pc, #28]	; 3e428 <ftello64@plt+0x2a6d4>
   3e408:	ldr	r1, [pc, #28]	; 3e42c <ftello64@plt+0x2a6d8>
   3e40c:	ldr	r0, [pc, #28]	; 3e430 <ftello64@plt+0x2a6dc>
   3e410:	bl	4ee84 <ftello64@plt+0x3b130>
   3e414:	andeq	r2, r6, ip, ror sl
   3e418:	strdeq	pc, [r5], -r8
   3e41c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3e420:	andeq	r2, r6, ip, lsl #21
   3e424:	strdeq	r3, [r6], -r8
   3e428:	andeq	r2, r6, r0, lsr #14
   3e42c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3e430:	muleq	r6, r0, r7
   3e434:	push	{r4, lr}
   3e438:	mov	r1, #1
   3e43c:	mov	r4, r0
   3e440:	bl	3d088 <ftello64@plt+0x29334>
   3e444:	mov	r0, r4
   3e448:	mov	r1, #0
   3e44c:	pop	{r4, lr}
   3e450:	b	3d088 <ftello64@plt+0x29334>
   3e454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e458:	sub	sp, sp, #124	; 0x7c
   3e45c:	ldr	fp, [pc, #1036]	; 3e870 <ftello64@plt+0x2ab1c>
   3e460:	ldr	r6, [pc, #1036]	; 3e874 <ftello64@plt+0x2ab20>
   3e464:	cmp	r3, #10
   3e468:	ldr	ip, [fp]
   3e46c:	mov	r4, r3
   3e470:	mov	r5, r1
   3e474:	mov	r3, r0
   3e478:	mov	r7, r2
   3e47c:	str	ip, [sp, #116]	; 0x74
   3e480:	ldr	sl, [r6, #96]	; 0x60
   3e484:	ldr	r8, [r6, #104]	; 0x68
   3e488:	beq	3e73c <ftello64@plt+0x2a9e8>
   3e48c:	cmp	r4, #20
   3e490:	moveq	sl, #0
   3e494:	moveq	r4, sl
   3e498:	moveq	r9, #1
   3e49c:	movne	r9, #0
   3e4a0:	ldr	r1, [r6, #136]	; 0x88
   3e4a4:	ldr	r2, [r6, #108]	; 0x6c
   3e4a8:	orrs	r2, r1, r2
   3e4ac:	bne	3e4bc <ftello64@plt+0x2a768>
   3e4b0:	ldr	r2, [r6, #112]	; 0x70
   3e4b4:	cmp	r2, #0
   3e4b8:	movne	r9, #1
   3e4bc:	ldr	r1, [r7, #40]	; 0x28
   3e4c0:	ldr	r2, [r7, #48]	; 0x30
   3e4c4:	cmp	r1, r2
   3e4c8:	beq	3e5b0 <ftello64@plt+0x2a85c>
   3e4cc:	tst	r4, #128	; 0x80
   3e4d0:	bne	3e788 <ftello64@plt+0x2aa34>
   3e4d4:	bic	r4, r4, #128	; 0x80
   3e4d8:	sub	r2, r4, #1
   3e4dc:	cmp	r2, #1
   3e4e0:	bls	3e7ac <ftello64@plt+0x2aa58>
   3e4e4:	cmp	r4, #3
   3e4e8:	beq	3e81c <ftello64@plt+0x2aac8>
   3e4ec:	cmp	r4, #4
   3e4f0:	beq	3e794 <ftello64@plt+0x2aa40>
   3e4f4:	cmp	r5, #0
   3e4f8:	beq	3e85c <ftello64@plt+0x2ab08>
   3e4fc:	ldr	r3, [r6, #280]	; 0x118
   3e500:	cmp	sl, #0
   3e504:	clz	r4, r4
   3e508:	lsr	r4, r4, #5
   3e50c:	moveq	r4, #0
   3e510:	cmp	r3, #1
   3e514:	str	r4, [sp, #12]
   3e518:	bne	3e548 <ftello64@plt+0x2a7f4>
   3e51c:	add	r4, sp, #20
   3e520:	mov	r0, r7
   3e524:	mov	r1, r4
   3e528:	mov	r2, #41	; 0x29
   3e52c:	bl	31948 <ftello64@plt+0x1dbf4>
   3e530:	ldr	r3, [sp, #12]
   3e534:	cmp	r3, #0
   3e538:	bne	3e57c <ftello64@plt+0x2a828>
   3e53c:	ldr	r3, [pc, #820]	; 3e878 <ftello64@plt+0x2ab24>
   3e540:	str	r3, [sp, #8]
   3e544:	b	3e604 <ftello64@plt+0x2a8b0>
   3e548:	mov	r2, #5
   3e54c:	ldr	r1, [pc, #808]	; 3e87c <ftello64@plt+0x2ab28>
   3e550:	mov	r0, #0
   3e554:	bl	13484 <dcgettext@plt>
   3e558:	add	r4, sp, #20
   3e55c:	mov	r1, r4
   3e560:	mov	r2, #41	; 0x29
   3e564:	str	r0, [sp, #8]
   3e568:	mov	r0, r7
   3e56c:	bl	31948 <ftello64@plt+0x1dbf4>
   3e570:	ldr	r3, [sp, #12]
   3e574:	cmp	r3, #0
   3e578:	beq	3e5fc <ftello64@plt+0x2a8a8>
   3e57c:	ldr	r1, [pc, #764]	; 3e880 <ftello64@plt+0x2ab2c>
   3e580:	mov	r2, r4
   3e584:	mov	r0, r5
   3e588:	bl	13bf8 <gpgrt_fprintf@plt>
   3e58c:	mov	r0, r5
   3e590:	ldr	r1, [pc, #748]	; 3e884 <ftello64@plt+0x2ab30>
   3e594:	bl	582a4 <ftello64@plt+0x44550>
   3e598:	ldr	r2, [sp, #116]	; 0x74
   3e59c:	ldr	r3, [fp]
   3e5a0:	cmp	r2, r3
   3e5a4:	bne	3e86c <ftello64@plt+0x2ab18>
   3e5a8:	add	sp, sp, #124	; 0x7c
   3e5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e5b0:	ldr	r1, [r7, #44]	; 0x2c
   3e5b4:	ldr	r2, [r7, #52]	; 0x34
   3e5b8:	cmp	r1, r2
   3e5bc:	bne	3e4cc <ftello64@plt+0x2a778>
   3e5c0:	bic	r4, r4, #128	; 0x80
   3e5c4:	cmp	r4, #1
   3e5c8:	beq	3e834 <ftello64@plt+0x2aae0>
   3e5cc:	cmp	r4, #2
   3e5d0:	bne	3e4e4 <ftello64@plt+0x2a790>
   3e5d4:	mov	r2, #5
   3e5d8:	ldr	r1, [pc, #680]	; 3e888 <ftello64@plt+0x2ab34>
   3e5dc:	mov	r0, #0
   3e5e0:	bl	13484 <dcgettext@plt>
   3e5e4:	str	r0, [sp, #8]
   3e5e8:	add	r4, sp, #20
   3e5ec:	mov	r0, r7
   3e5f0:	mov	r1, r4
   3e5f4:	mov	r2, #41	; 0x29
   3e5f8:	bl	31948 <ftello64@plt+0x1dbf4>
   3e5fc:	cmp	r9, #0
   3e600:	beq	3e760 <ftello64@plt+0x2aa0c>
   3e604:	ldr	r1, [r6, #136]	; 0x88
   3e608:	ldr	r2, [r6, #108]	; 0x6c
   3e60c:	orrs	r3, r1, r2
   3e610:	beq	3e854 <ftello64@plt+0x2ab00>
   3e614:	add	r6, sp, #64	; 0x40
   3e618:	mov	r0, r4
   3e61c:	mov	r1, r6
   3e620:	mov	r2, #51	; 0x33
   3e624:	bl	319f4 <ftello64@plt+0x1dca0>
   3e628:	str	r6, [sp]
   3e62c:	ldr	r3, [pc, #600]	; 3e88c <ftello64@plt+0x2ab38>
   3e630:	mov	r2, #6
   3e634:	ldr	r1, [pc, #596]	; 3e890 <ftello64@plt+0x2ab3c>
   3e638:	mov	r0, r5
   3e63c:	bl	582a4 <ftello64@plt+0x44550>
   3e640:	ldr	r1, [pc, #572]	; 3e884 <ftello64@plt+0x2ab30>
   3e644:	mov	r0, r5
   3e648:	bl	582a4 <ftello64@plt+0x44550>
   3e64c:	adds	r8, r8, #0
   3e650:	movne	r8, #1
   3e654:	cmp	sl, #0
   3e658:	moveq	sl, r8
   3e65c:	movne	sl, #0
   3e660:	cmp	sl, #0
   3e664:	beq	3e598 <ftello64@plt+0x2a844>
   3e668:	ldr	r0, [sp, #8]
   3e66c:	bl	13814 <strlen@plt>
   3e670:	ldr	r3, [pc, #532]	; 3e88c <ftello64@plt+0x2ab38>
   3e674:	ldr	r1, [pc, #536]	; 3e894 <ftello64@plt+0x2ab40>
   3e678:	add	r2, r0, #1
   3e67c:	mov	r0, r5
   3e680:	bl	582a4 <ftello64@plt+0x44550>
   3e684:	ldrb	r3, [sp, #20]
   3e688:	cmp	r3, #0
   3e68c:	beq	3e750 <ftello64@plt+0x2a9fc>
   3e690:	add	r6, sp, #21
   3e694:	mov	r4, #0
   3e698:	ldr	r8, [pc, #504]	; 3e898 <ftello64@plt+0x2ab44>
   3e69c:	ldr	r7, [pc, #504]	; 3e89c <ftello64@plt+0x2ab48>
   3e6a0:	ldr	r9, [pc, #504]	; 3e8a0 <ftello64@plt+0x2ab4c>
   3e6a4:	ldr	sl, [pc, #504]	; 3e8a4 <ftello64@plt+0x2ab50>
   3e6a8:	b	3e6c8 <ftello64@plt+0x2a974>
   3e6ac:	tst	r4, #3
   3e6b0:	moveq	r1, sl
   3e6b4:	movne	r1, r9
   3e6b8:	mov	r0, r5
   3e6bc:	bl	582a4 <ftello64@plt+0x44550>
   3e6c0:	ldrb	r3, [r6]
   3e6c4:	add	r6, r6, #1
   3e6c8:	cmp	r3, #57	; 0x39
   3e6cc:	bls	3e6e0 <ftello64@plt+0x2a98c>
   3e6d0:	cmp	r3, #70	; 0x46
   3e6d4:	subls	r3, r3, #55	; 0x37
   3e6d8:	bls	3e6e4 <ftello64@plt+0x2a990>
   3e6dc:	sub	r3, r3, #87	; 0x57
   3e6e0:	and	r3, r3, #15
   3e6e4:	add	r3, r8, r3, lsl #2
   3e6e8:	mov	r1, r7
   3e6ec:	ldr	r2, [r3, #76]	; 0x4c
   3e6f0:	mov	r0, r5
   3e6f4:	bl	582a4 <ftello64@plt+0x44550>
   3e6f8:	ldrb	r3, [r6]
   3e6fc:	add	r4, r4, #1
   3e700:	cmp	r3, #0
   3e704:	beq	3e750 <ftello64@plt+0x2a9fc>
   3e708:	cmp	r4, #0
   3e70c:	beq	3e6c4 <ftello64@plt+0x2a970>
   3e710:	tst	r4, #7
   3e714:	bne	3e6ac <ftello64@plt+0x2a958>
   3e718:	ldr	r0, [sp, #8]
   3e71c:	bl	13814 <strlen@plt>
   3e720:	ldr	r3, [pc, #356]	; 3e88c <ftello64@plt+0x2ab38>
   3e724:	ldr	r1, [pc, #380]	; 3e8a8 <ftello64@plt+0x2ab54>
   3e728:	add	r2, r0, #1
   3e72c:	mov	r0, r5
   3e730:	bl	582a4 <ftello64@plt+0x44550>
   3e734:	ldrb	r3, [r6]
   3e738:	b	3e6c4 <ftello64@plt+0x2a970>
   3e73c:	mov	r9, #0
   3e740:	mov	r8, r9
   3e744:	mov	sl, r9
   3e748:	mov	r4, r9
   3e74c:	b	3e4a0 <ftello64@plt+0x2a74c>
   3e750:	mov	r0, r5
   3e754:	ldr	r1, [pc, #336]	; 3e8ac <ftello64@plt+0x2ab58>
   3e758:	bl	582a4 <ftello64@plt+0x44550>
   3e75c:	b	3e598 <ftello64@plt+0x2a844>
   3e760:	add	r1, sp, #64	; 0x40
   3e764:	mov	r0, r4
   3e768:	mov	r2, #51	; 0x33
   3e76c:	bl	319f4 <ftello64@plt+0x1dca0>
   3e770:	add	r3, sp, #64	; 0x40
   3e774:	ldr	r2, [sp, #8]
   3e778:	ldr	r1, [pc, #304]	; 3e8b0 <ftello64@plt+0x2ab5c>
   3e77c:	mov	r0, r5
   3e780:	bl	582a4 <ftello64@plt+0x44550>
   3e784:	b	3e640 <ftello64@plt+0x2a8ec>
   3e788:	ldr	r0, [pc, #292]	; 3e8b4 <ftello64@plt+0x2ab60>
   3e78c:	bl	4eb24 <ftello64@plt+0x3add0>
   3e790:	b	3e598 <ftello64@plt+0x2a844>
   3e794:	mov	r2, #5
   3e798:	ldr	r1, [pc, #280]	; 3e8b8 <ftello64@plt+0x2ab64>
   3e79c:	mov	r0, #0
   3e7a0:	bl	13484 <dcgettext@plt>
   3e7a4:	str	r0, [sp, #8]
   3e7a8:	b	3e5e8 <ftello64@plt+0x2a894>
   3e7ac:	mov	r1, #132	; 0x84
   3e7b0:	mov	r0, #1
   3e7b4:	str	r3, [sp, #12]
   3e7b8:	bl	13c10 <gcry_xcalloc@plt>
   3e7bc:	ldr	r3, [sp, #12]
   3e7c0:	add	r2, r7, #40	; 0x28
   3e7c4:	mov	r1, r0
   3e7c8:	str	r0, [sp, #8]
   3e7cc:	mov	r0, r3
   3e7d0:	bl	1b6a8 <ftello64@plt+0x7954>
   3e7d4:	ldr	r3, [sp, #12]
   3e7d8:	ldr	r2, [sp, #8]
   3e7dc:	mov	r0, r3
   3e7e0:	mov	r1, r5
   3e7e4:	orr	r3, r4, #128	; 0x80
   3e7e8:	bl	3e454 <ftello64@plt+0x2a700>
   3e7ec:	ldr	r0, [sp, #8]
   3e7f0:	bl	18118 <ftello64@plt+0x43c4>
   3e7f4:	cmp	r4, #1
   3e7f8:	bne	3e794 <ftello64@plt+0x2aa40>
   3e7fc:	bl	4e9bc <ftello64@plt+0x3ac68>
   3e800:	mov	r2, #5
   3e804:	ldr	r1, [pc, #176]	; 3e8bc <ftello64@plt+0x2ab68>
   3e808:	mov	r5, r0
   3e80c:	mov	r0, #0
   3e810:	bl	13484 <dcgettext@plt>
   3e814:	str	r0, [sp, #8]
   3e818:	b	3e5e8 <ftello64@plt+0x2a894>
   3e81c:	mov	r2, #5
   3e820:	ldr	r1, [pc, #84]	; 3e87c <ftello64@plt+0x2ab28>
   3e824:	mov	r0, #0
   3e828:	bl	13484 <dcgettext@plt>
   3e82c:	str	r0, [sp, #8]
   3e830:	b	3e5e8 <ftello64@plt+0x2a894>
   3e834:	bl	4e9bc <ftello64@plt+0x3ac68>
   3e838:	mov	r2, #5
   3e83c:	ldr	r1, [pc, #124]	; 3e8c0 <ftello64@plt+0x2ab6c>
   3e840:	mov	r5, r0
   3e844:	mov	r0, #0
   3e848:	bl	13484 <dcgettext@plt>
   3e84c:	str	r0, [sp, #8]
   3e850:	b	3e5e8 <ftello64@plt+0x2a894>
   3e854:	str	r4, [sp]
   3e858:	b	3e62c <ftello64@plt+0x2a8d8>
   3e85c:	mov	r0, #1
   3e860:	bl	13790 <_gpgrt_get_std_stream@plt>
   3e864:	mov	r5, r0
   3e868:	b	3e4fc <ftello64@plt+0x2a7a8>
   3e86c:	bl	134b4 <__stack_chk_fail@plt>
   3e870:	andeq	r6, r7, r8, ror #19
   3e874:	andeq	r8, r7, r0, asr r2
   3e878:	muleq	r6, r8, sl
   3e87c:	strdeq	r2, [r6], -ip
   3e880:	andeq	r2, r6, r4, lsl fp
   3e884:	andeq	r5, r6, r8, asr #18
   3e888:	andeq	r2, r6, r0, ror #21
   3e88c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3e890:	andeq	r2, r6, r4, lsr #22
   3e894:	andeq	r2, r6, ip, lsr #22
   3e898:	andeq	r2, r6, r4, ror #13
   3e89c:	andeq	sp, r5, r4, lsr #22
   3e8a0:			; <UNDEFINED> instruction: 0x0005f4b8
   3e8a4:	andeq	r0, r6, r0, lsl #11
   3e8a8:	andeq	r2, r6, r4, lsr fp
   3e8ac:	andeq	pc, r5, r0, lsr #28
   3e8b0:	andeq	r2, r6, ip, lsr fp
   3e8b4:	andeq	r2, r6, r0, lsr #21
   3e8b8:	andeq	r2, r6, r4, asr #21
   3e8bc:	andeq	r2, r6, r4, asr #22
   3e8c0:	andeq	r2, r6, r0, ror #22
   3e8c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e8c8:	mov	r4, r2
   3e8cc:	ldr	r8, [pc, #592]	; 3eb24 <ftello64@plt+0x2add0>
   3e8d0:	ldrb	ip, [r2, #60]	; 0x3c
   3e8d4:	sub	sp, sp, #48	; 0x30
   3e8d8:	ldr	r2, [r8]
   3e8dc:	tst	ip, #8
   3e8e0:	mov	r9, r0
   3e8e4:	mov	r5, r1
   3e8e8:	str	r2, [sp, #44]	; 0x2c
   3e8ec:	beq	3ea10 <ftello64@plt+0x2acbc>
   3e8f0:	cmp	r3, #0
   3e8f4:	bne	3e9f0 <ftello64@plt+0x2ac9c>
   3e8f8:	ldr	r6, [pc, #552]	; 3eb28 <ftello64@plt+0x2add4>
   3e8fc:	mov	sl, #32
   3e900:	mov	r2, #32
   3e904:	add	r1, sp, #12
   3e908:	mov	r0, r4
   3e90c:	bl	30888 <ftello64@plt+0x1cb34>
   3e910:	ldr	r7, [pc, #532]	; 3eb2c <ftello64@plt+0x2add8>
   3e914:	mov	r3, sl
   3e918:	mov	r2, r6
   3e91c:	ldr	r1, [pc, #524]	; 3eb30 <ftello64@plt+0x2addc>
   3e920:	str	r0, [sp]
   3e924:	mov	r0, r5
   3e928:	bl	582a4 <ftello64@plt+0x44550>
   3e92c:	ldr	r3, [r7, #280]	; 0x118
   3e930:	cmp	r3, #1
   3e934:	beq	3e950 <ftello64@plt+0x2abfc>
   3e938:	mov	r0, r4
   3e93c:	bl	31418 <ftello64@plt+0x1d6c4>
   3e940:	ldr	r1, [pc, #492]	; 3eb34 <ftello64@plt+0x2ade0>
   3e944:	mov	r2, r0
   3e948:	mov	r0, r5
   3e94c:	bl	582a4 <ftello64@plt+0x44550>
   3e950:	mov	r0, r4
   3e954:	bl	31664 <ftello64@plt+0x1d910>
   3e958:	ldr	r1, [pc, #472]	; 3eb38 <ftello64@plt+0x2ade4>
   3e95c:	mov	r2, r0
   3e960:	mov	r0, r5
   3e964:	bl	582a4 <ftello64@plt+0x44550>
   3e968:	ldrb	r3, [r4, #60]	; 0x3c
   3e96c:	tst	r3, #8
   3e970:	bne	3ea78 <ftello64@plt+0x2ad24>
   3e974:	ldr	r3, [r7, #364]	; 0x16c
   3e978:	tst	r3, #2048	; 0x800
   3e97c:	bne	3ea98 <ftello64@plt+0x2ad44>
   3e980:	ldrb	r0, [r4, #60]	; 0x3c
   3e984:	ands	r6, r0, #48	; 0x30
   3e988:	bne	3ea30 <ftello64@plt+0x2acdc>
   3e98c:	ldr	sl, [r4, #36]	; 0x24
   3e990:	cmp	sl, #0
   3e994:	bne	3eac0 <ftello64@plt+0x2ad6c>
   3e998:	ldr	r3, [r4, #4]
   3e99c:	cmp	r3, #0
   3e9a0:	bne	3eaec <ftello64@plt+0x2ad98>
   3e9a4:	ldrb	r2, [r4, #31]
   3e9a8:	cmp	r2, #99	; 0x63
   3e9ac:	bhi	3ea20 <ftello64@plt+0x2accc>
   3e9b0:	ldr	r1, [pc, #388]	; 3eb3c <ftello64@plt+0x2ade8>
   3e9b4:	mov	r0, r5
   3e9b8:	bl	582a4 <ftello64@plt+0x44550>
   3e9bc:	ldrb	r3, [r4, #60]	; 0x3c
   3e9c0:	tst	r3, #8
   3e9c4:	beq	3e9d8 <ftello64@plt+0x2ac84>
   3e9c8:	ldr	r2, [r7, #136]	; 0x88
   3e9cc:	ldr	r3, [r7, #108]	; 0x6c
   3e9d0:	orrs	r3, r2, r3
   3e9d4:	beq	3eb08 <ftello64@plt+0x2adb4>
   3e9d8:	ldr	r2, [sp, #44]	; 0x2c
   3e9dc:	ldr	r3, [r8]
   3e9e0:	cmp	r2, r3
   3e9e4:	bne	3eb20 <ftello64@plt+0x2adcc>
   3e9e8:	add	sp, sp, #48	; 0x30
   3e9ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e9f0:	ldr	r6, [pc, #328]	; 3eb40 <ftello64@plt+0x2adec>
   3e9f4:	cmp	r3, #2
   3e9f8:	moveq	sl, #35	; 0x23
   3e9fc:	beq	3e900 <ftello64@plt+0x2abac>
   3ea00:	cmp	r3, #3
   3ea04:	moveq	sl, #62	; 0x3e
   3ea08:	movne	sl, #32
   3ea0c:	b	3e900 <ftello64@plt+0x2abac>
   3ea10:	cmp	r3, #0
   3ea14:	beq	3eab8 <ftello64@plt+0x2ad64>
   3ea18:	ldr	r6, [pc, #292]	; 3eb44 <ftello64@plt+0x2adf0>
   3ea1c:	b	3e9f4 <ftello64@plt+0x2aca0>
   3ea20:	ldr	r1, [pc, #288]	; 3eb48 <ftello64@plt+0x2adf4>
   3ea24:	mov	r0, r5
   3ea28:	bl	582a4 <ftello64@plt+0x44550>
   3ea2c:	b	3e9b0 <ftello64@plt+0x2ac5c>
   3ea30:	ldr	r1, [pc, #276]	; 3eb4c <ftello64@plt+0x2adf8>
   3ea34:	mov	r0, r5
   3ea38:	bl	582a4 <ftello64@plt+0x44550>
   3ea3c:	mov	r2, #5
   3ea40:	ldr	r1, [pc, #264]	; 3eb50 <ftello64@plt+0x2adfc>
   3ea44:	mov	r0, #0
   3ea48:	bl	13484 <dcgettext@plt>
   3ea4c:	mov	r6, r0
   3ea50:	mov	r0, r4
   3ea54:	bl	316ec <ftello64@plt+0x1d998>
   3ea58:	mov	r2, r0
   3ea5c:	mov	r1, r6
   3ea60:	mov	r0, r5
   3ea64:	bl	582a4 <ftello64@plt+0x44550>
   3ea68:	ldr	r1, [pc, #228]	; 3eb54 <ftello64@plt+0x2ae00>
   3ea6c:	mov	r0, r5
   3ea70:	bl	582a4 <ftello64@plt+0x44550>
   3ea74:	b	3e9a4 <ftello64@plt+0x2ac50>
   3ea78:	ldrb	r0, [r4, #31]
   3ea7c:	bl	2cba8 <ftello64@plt+0x18e54>
   3ea80:	tst	r0, #13
   3ea84:	bne	3e974 <ftello64@plt+0x2ac20>
   3ea88:	ldr	r1, [pc, #200]	; 3eb58 <ftello64@plt+0x2ae04>
   3ea8c:	mov	r0, r5
   3ea90:	bl	582a4 <ftello64@plt+0x44550>
   3ea94:	b	3e980 <ftello64@plt+0x2ac2c>
   3ea98:	mov	r1, #0
   3ea9c:	mov	r0, r4
   3eaa0:	bl	3171c <ftello64@plt+0x1d9c8>
   3eaa4:	ldr	r1, [pc, #176]	; 3eb5c <ftello64@plt+0x2ae08>
   3eaa8:	mov	r2, r0
   3eaac:	mov	r0, r5
   3eab0:	bl	582a4 <ftello64@plt+0x44550>
   3eab4:	b	3e980 <ftello64@plt+0x2ac2c>
   3eab8:	ldr	r6, [pc, #160]	; 3eb60 <ftello64@plt+0x2ae0c>
   3eabc:	b	3e8fc <ftello64@plt+0x2aba8>
   3eac0:	ldr	r1, [pc, #132]	; 3eb4c <ftello64@plt+0x2adf8>
   3eac4:	mov	r0, r5
   3eac8:	bl	582a4 <ftello64@plt+0x44550>
   3eacc:	ldr	r1, [pc, #144]	; 3eb64 <ftello64@plt+0x2ae10>
   3ead0:	mov	r0, r6
   3ead4:	mov	r2, #5
   3ead8:	bl	13484 <dcgettext@plt>
   3eadc:	mov	r6, r0
   3eae0:	mov	r0, r4
   3eae4:	bl	3168c <ftello64@plt+0x1d938>
   3eae8:	b	3ea58 <ftello64@plt+0x2ad04>
   3eaec:	ldr	r1, [pc, #88]	; 3eb4c <ftello64@plt+0x2adf8>
   3eaf0:	mov	r0, r5
   3eaf4:	bl	582a4 <ftello64@plt+0x44550>
   3eaf8:	mov	r0, sl
   3eafc:	mov	r2, #5
   3eb00:	ldr	r1, [pc, #96]	; 3eb68 <ftello64@plt+0x2ae14>
   3eb04:	b	3ead8 <ftello64@plt+0x2ad84>
   3eb08:	mov	r2, r4
   3eb0c:	mov	r1, r5
   3eb10:	mov	r0, r9
   3eb14:	mov	r3, #20
   3eb18:	bl	3e454 <ftello64@plt+0x2a700>
   3eb1c:	b	3e9d8 <ftello64@plt+0x2ac84>
   3eb20:	bl	134b4 <__stack_chk_fail@plt>
   3eb24:	andeq	r6, r7, r8, ror #19
   3eb28:	andeq	lr, r5, r0, ror #26
   3eb2c:	andeq	r8, r7, r0, asr r2
   3eb30:	andeq	r2, r6, ip, ror fp
   3eb34:	andeq	r2, r6, r8, lsl #23
   3eb38:	andeq	r2, r6, r0, ror #27
   3eb3c:	andeq	r5, r6, r8, asr #18
   3eb40:	andeq	r2, r6, r8, asr #18
   3eb44:	andeq	r2, r6, ip, asr #18
   3eb48:	andeq	r2, r6, r0, asr #23
   3eb4c:	andeq	r2, r6, r4, lsr #23
   3eb50:	andeq	r2, r6, r8, lsr #23
   3eb54:	andeq	lr, r5, r4, ror sp
   3eb58:	andeq	r2, r6, ip, lsl #23
   3eb5c:	muleq	r6, ip, fp
   3eb60:	andeq	lr, r5, ip, asr sp
   3eb64:			; <UNDEFINED> instruction: 0x00062bb4
   3eb68:	andeq	r2, r6, ip, lsl #19
   3eb6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eb70:	mov	r9, r1
   3eb74:	ldr	r1, [pc, #3964]	; 3faf8 <ftello64@plt+0x2bda4>
   3eb78:	sub	sp, sp, #204	; 0xcc
   3eb7c:	ldr	r8, [pc, #3960]	; 3fafc <ftello64@plt+0x2bda8>
   3eb80:	ldr	ip, [r1]
   3eb84:	str	r0, [sp, #36]	; 0x24
   3eb88:	mov	r1, #1
   3eb8c:	mov	r0, r9
   3eb90:	strd	r2, [sp, #40]	; 0x28
   3eb94:	str	ip, [sp, #196]	; 0xc4
   3eb98:	ldr	fp, [sp, #244]	; 0xf4
   3eb9c:	bl	3d088 <ftello64@plt+0x29334>
   3eba0:	mov	r0, r9
   3eba4:	mov	r1, #0
   3eba8:	bl	3d088 <ftello64@plt+0x29334>
   3ebac:	ldr	r3, [r8, #96]	; 0x60
   3ebb0:	cmp	r3, #0
   3ebb4:	bne	3f0f0 <ftello64@plt+0x2b39c>
   3ebb8:	ldr	r3, [r8, #364]	; 0x16c
   3ebbc:	ands	r3, r3, #4096	; 0x1000
   3ebc0:	beq	3ec88 <ftello64@plt+0x2af34>
   3ebc4:	ldr	r3, [fp, #20]
   3ebc8:	cmp	r3, #0
   3ebcc:	beq	403e4 <ftello64@plt+0x2c690>
   3ebd0:	mov	r1, #6
   3ebd4:	mov	r0, r9
   3ebd8:	bl	24600 <ftello64@plt+0x108ac>
   3ebdc:	cmp	r0, #0
   3ebe0:	beq	3f0b8 <ftello64@plt+0x2b364>
   3ebe4:	ldr	r3, [r0, #4]
   3ebe8:	add	r4, sp, #152	; 0x98
   3ebec:	ldr	r5, [pc, #3852]	; 3fb00 <ftello64@plt+0x2bdac>
   3ebf0:	ldr	r6, [pc, #3852]	; 3fb04 <ftello64@plt+0x2bdb0>
   3ebf4:	ldr	r7, [pc, #3852]	; 3fb08 <ftello64@plt+0x2bdb4>
   3ebf8:	ldr	r0, [r3, #4]
   3ebfc:	mov	r1, r4
   3ec00:	mov	r2, #41	; 0x29
   3ec04:	bl	31948 <ftello64@plt+0x1dbf4>
   3ec08:	mov	r3, #0
   3ec0c:	str	r3, [sp, #132]	; 0x84
   3ec10:	mov	r2, #0
   3ec14:	add	r1, sp, #132	; 0x84
   3ec18:	mov	r0, r9
   3ec1c:	bl	24628 <ftello64@plt+0x108d4>
   3ec20:	cmp	r0, #0
   3ec24:	beq	3f0c8 <ftello64@plt+0x2b374>
   3ec28:	ldr	r3, [r0, #4]
   3ec2c:	ldr	r2, [r3]
   3ec30:	cmp	r2, #13
   3ec34:	bne	3ec10 <ftello64@plt+0x2aebc>
   3ec38:	ldr	r0, [r3, #4]
   3ec3c:	ldr	r3, [r0, #16]
   3ec40:	cmp	r3, #0
   3ec44:	bne	3ec10 <ftello64@plt+0x2aebc>
   3ec48:	ldrb	r3, [r0, #68]	; 0x44
   3ec4c:	tst	r3, #96	; 0x60
   3ec50:	bne	3ec10 <ftello64@plt+0x2aebc>
   3ec54:	add	r0, r0, #76	; 0x4c
   3ec58:	bl	53640 <ftello64@plt+0x3f8ec>
   3ec5c:	subs	r8, r0, #0
   3ec60:	beq	40808 <ftello64@plt+0x2cab4>
   3ec64:	mov	r0, #1
   3ec68:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ec6c:	mov	r3, r8
   3ec70:	mov	r2, r4
   3ec74:	mov	r1, r5
   3ec78:	bl	13bf8 <gpgrt_fprintf@plt>
   3ec7c:	mov	r0, r8
   3ec80:	bl	13448 <gcry_free@plt>
   3ec84:	b	3ec10 <ftello64@plt+0x2aebc>
   3ec88:	mov	r1, #6
   3ec8c:	mov	r0, r9
   3ec90:	str	r3, [sp, #112]	; 0x70
   3ec94:	str	r3, [sp, #116]	; 0x74
   3ec98:	bl	24600 <ftello64@plt+0x108ac>
   3ec9c:	cmp	r0, #0
   3eca0:	beq	3f0b8 <ftello64@plt+0x2b364>
   3eca4:	ldr	r3, [r0, #4]
   3eca8:	ldr	r2, [sp, #40]	; 0x28
   3ecac:	cmp	r2, #0
   3ecb0:	ldr	sl, [r3, #4]
   3ecb4:	bne	406e4 <ftello64@plt+0x2c990>
   3ecb8:	ldr	r3, [r8, #116]	; 0x74
   3ecbc:	cmp	r3, #0
   3ecc0:	beq	3ecd8 <ftello64@plt+0x2af84>
   3ecc4:	add	r1, sp, #112	; 0x70
   3ecc8:	mov	r0, sl
   3eccc:	bl	31dc4 <ftello64@plt+0x1e070>
   3ecd0:	cmp	r0, #0
   3ecd4:	bne	4088c <ftello64@plt+0x2cb38>
   3ecd8:	mov	r3, #0
   3ecdc:	str	r3, [sp, #44]	; 0x2c
   3ece0:	ldr	r3, [fp, #20]
   3ece4:	cmp	r3, #0
   3ece8:	beq	406d8 <ftello64@plt+0x2c984>
   3ecec:	mov	r0, #1
   3ecf0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ecf4:	ldr	r3, [sp, #44]	; 0x2c
   3ecf8:	mov	r2, sl
   3ecfc:	mov	r1, r0
   3ed00:	ldr	r0, [sp, #36]	; 0x24
   3ed04:	bl	3e8c4 <ftello64@plt+0x2ab70>
   3ed08:	ldr	r3, [sp, #240]	; 0xf0
   3ed0c:	cmp	r3, #0
   3ed10:	bne	406c0 <ftello64@plt+0x2c96c>
   3ed14:	ldr	r3, [r8, #116]	; 0x74
   3ed18:	cmp	r3, #0
   3ed1c:	beq	3ed40 <ftello64@plt+0x2afec>
   3ed20:	ldr	r3, [sp, #112]	; 0x70
   3ed24:	cmp	r3, #0
   3ed28:	beq	3ed40 <ftello64@plt+0x2afec>
   3ed2c:	mov	r0, #1
   3ed30:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ed34:	ldr	r2, [sp, #112]	; 0x70
   3ed38:	ldr	r1, [pc, #3632]	; 3fb70 <ftello64@plt+0x2be1c>
   3ed3c:	bl	13bf8 <gpgrt_fprintf@plt>
   3ed40:	ldr	r0, [sp, #116]	; 0x74
   3ed44:	cmp	r0, #0
   3ed48:	beq	3ed5c <ftello64@plt+0x2b008>
   3ed4c:	ldr	r3, [r8, #96]	; 0x60
   3ed50:	cmp	r3, #0
   3ed54:	bne	3ed5c <ftello64@plt+0x2b008>
   3ed58:	bl	3d474 <ftello64@plt+0x29720>
   3ed5c:	ldr	r3, [r8, #100]	; 0x64
   3ed60:	cmp	r3, #0
   3ed64:	bne	406b4 <ftello64@plt+0x2c960>
   3ed68:	ldr	r3, [r8, #132]	; 0x84
   3ed6c:	cmp	r3, #0
   3ed70:	beq	3ee10 <ftello64@plt+0x2b0bc>
   3ed74:	ldrb	r3, [sl, #82]	; 0x52
   3ed78:	cmp	r3, #0
   3ed7c:	bne	3ed8c <ftello64@plt+0x2b038>
   3ed80:	ldr	r3, [sl, #84]	; 0x54
   3ed84:	cmp	r3, #0
   3ed88:	beq	40828 <ftello64@plt+0x2cad4>
   3ed8c:	mov	r0, #1
   3ed90:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ed94:	mov	r4, r0
   3ed98:	ldrb	r0, [sl, #82]	; 0x52
   3ed9c:	bl	1df94 <ftello64@plt+0xa240>
   3eda0:	ldr	r2, [sl, #84]	; 0x54
   3eda4:	mov	r1, #11
   3eda8:	mov	r5, r0
   3edac:	add	r0, sp, #152	; 0x98
   3edb0:	bl	315b4 <ftello64@plt+0x1d860>
   3edb4:	ldr	ip, [sl, #88]	; 0x58
   3edb8:	ldr	r1, [pc, #3524]	; 3fb84 <ftello64@plt+0x2be30>
   3edbc:	ldr	r3, [pc, #3400]	; 3fb0c <ftello64@plt+0x2bdb8>
   3edc0:	cmp	ip, #0
   3edc4:	moveq	r3, r1
   3edc8:	str	r3, [sp]
   3edcc:	mov	r2, r5
   3edd0:	ldr	r1, [pc, #3384]	; 3fb10 <ftello64@plt+0x2bdbc>
   3edd4:	mov	r3, r0
   3edd8:	mov	r0, r4
   3eddc:	bl	13bf8 <gpgrt_fprintf@plt>
   3ede0:	ldr	r3, [sl, #88]	; 0x58
   3ede4:	cmp	r3, #0
   3ede8:	beq	3edfc <ftello64@plt+0x2b0a8>
   3edec:	mov	r0, #1
   3edf0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3edf4:	ldr	r1, [sl, #88]	; 0x58
   3edf8:	bl	53d30 <ftello64@plt+0x3ffdc>
   3edfc:	mov	r0, #1
   3ee00:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ee04:	mov	r1, r0
   3ee08:	mov	r0, #10
   3ee0c:	bl	13634 <gpgrt_fputc@plt>
   3ee10:	mov	r1, #0
   3ee14:	mov	r6, r1
   3ee18:	str	r1, [sp, #108]	; 0x6c
   3ee1c:	mov	r2, #0
   3ee20:	add	r1, sp, #108	; 0x6c
   3ee24:	mov	r0, r9
   3ee28:	bl	24628 <ftello64@plt+0x108d4>
   3ee2c:	cmp	r0, #0
   3ee30:	beq	40304 <ftello64@plt+0x2c5b0>
   3ee34:	ldr	r1, [r0, #4]
   3ee38:	ldr	r3, [r1]
   3ee3c:	cmp	r3, #13
   3ee40:	beq	3f924 <ftello64@plt+0x2bbd0>
   3ee44:	cmp	r3, #14
   3ee48:	beq	400c4 <ftello64@plt+0x2c370>
   3ee4c:	ldr	r2, [r8, #140]	; 0x8c
   3ee50:	sub	r3, r3, #2
   3ee54:	cmp	r2, #0
   3ee58:	clz	r3, r3
   3ee5c:	lsr	r3, r3, #5
   3ee60:	moveq	r3, #0
   3ee64:	cmp	r3, #0
   3ee68:	beq	3ee1c <ftello64@plt+0x2b0c8>
   3ee6c:	cmp	r6, #0
   3ee70:	bne	3ee1c <ftello64@plt+0x2b0c8>
   3ee74:	ldr	r7, [fp]
   3ee78:	ldr	r5, [r1, #4]
   3ee7c:	cmp	r7, #0
   3ee80:	moveq	r3, #32
   3ee84:	str	r6, [sp, #120]	; 0x78
   3ee88:	str	r6, [sp, #124]	; 0x7c
   3ee8c:	streq	r3, [sp, #48]	; 0x30
   3ee90:	bne	408bc <ftello64@plt+0x2cb68>
   3ee94:	ldrb	r3, [r5, #21]
   3ee98:	and	r2, r3, #247	; 0xf7
   3ee9c:	cmp	r3, #48	; 0x30
   3eea0:	cmpne	r2, #32
   3eea4:	bne	40848 <ftello64@plt+0x2caf4>
   3eea8:	add	r3, sp, #128	; 0x80
   3eeac:	add	r2, sp, #124	; 0x7c
   3eeb0:	add	r1, sp, #120	; 0x78
   3eeb4:	mov	r0, r5
   3eeb8:	bl	145a0 <ftello64@plt+0x84c>
   3eebc:	ldr	r4, [pc, #3152]	; 3fb14 <ftello64@plt+0x2bdc0>
   3eec0:	mov	r0, #1
   3eec4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3eec8:	mov	r1, r0
   3eecc:	mov	r0, r4
   3eed0:	bl	13a0c <gpgrt_fputs@plt>
   3eed4:	mov	r0, #1
   3eed8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3eedc:	ldrb	r3, [r5, #21]
   3eee0:	ldrb	r4, [r5, #24]
   3eee4:	sub	r2, r3, #17
   3eee8:	cmp	r2, #2
   3eeec:	ldrb	r2, [r5]
   3eef0:	addls	r3, r3, #32
   3eef4:	movhi	r3, #32
   3eef8:	tst	r2, #16
   3eefc:	str	r3, [sp, #76]	; 0x4c
   3ef00:	movne	r1, #32
   3ef04:	ldrb	r3, [r5, #1]
   3ef08:	moveq	r1, #76	; 0x4c
   3ef0c:	tst	r2, #32
   3ef10:	str	r0, [sp, #52]	; 0x34
   3ef14:	movne	r0, #32
   3ef18:	moveq	r0, #82	; 0x52
   3ef1c:	tst	r2, #64	; 0x40
   3ef20:	str	r0, [sp, #56]	; 0x38
   3ef24:	movne	r0, #80	; 0x50
   3ef28:	moveq	r0, #32
   3ef2c:	tst	r2, #128	; 0x80
   3ef30:	movne	r2, #78	; 0x4e
   3ef34:	moveq	r2, #32
   3ef38:	tst	r3, #2
   3ef3c:	movne	r3, #88	; 0x58
   3ef40:	moveq	r3, #32
   3ef44:	cmp	r4, #9
   3ef48:	str	r0, [sp, #60]	; 0x3c
   3ef4c:	movhi	r0, #84	; 0x54
   3ef50:	strhi	r0, [sp, #80]	; 0x50
   3ef54:	bhi	3ef6c <ftello64@plt+0x2b218>
   3ef58:	cmp	r4, #0
   3ef5c:	addne	r0, r4, #48	; 0x30
   3ef60:	strne	r0, [sp, #80]	; 0x50
   3ef64:	moveq	r0, #32
   3ef68:	streq	r0, [sp, #80]	; 0x50
   3ef6c:	strd	r2, [sp, #68]	; 0x44
   3ef70:	add	r3, r5, #4
   3ef74:	mov	r0, r3
   3ef78:	str	r1, [sp, #64]	; 0x40
   3ef7c:	str	r3, [sp, #84]	; 0x54
   3ef80:	bl	311f8 <ftello64@plt+0x1d4a4>
   3ef84:	mov	r4, r0
   3ef88:	mov	r0, r5
   3ef8c:	bl	31678 <ftello64@plt+0x1d924>
   3ef90:	ldr	r3, [sp, #80]	; 0x50
   3ef94:	ldr	r2, [sp, #68]	; 0x44
   3ef98:	str	r3, [sp, #20]
   3ef9c:	ldr	r3, [sp, #72]	; 0x48
   3efa0:	ldr	r1, [sp, #64]	; 0x40
   3efa4:	str	r3, [sp, #16]
   3efa8:	ldr	r3, [sp, #60]	; 0x3c
   3efac:	str	r2, [sp, #12]
   3efb0:	str	r3, [sp, #8]
   3efb4:	ldr	r3, [sp, #56]	; 0x38
   3efb8:	str	r1, [sp]
   3efbc:	str	r3, [sp, #4]
   3efc0:	str	r4, [sp, #24]
   3efc4:	ldr	r3, [sp, #76]	; 0x4c
   3efc8:	ldr	r2, [sp, #48]	; 0x30
   3efcc:	ldr	r1, [pc, #2884]	; 3fb18 <ftello64@plt+0x2bdc4>
   3efd0:	str	r0, [sp, #28]
   3efd4:	ldr	r0, [sp, #52]	; 0x34
   3efd8:	bl	13bf8 <gpgrt_fprintf@plt>
   3efdc:	ldr	r3, [r8, #364]	; 0x16c
   3efe0:	tst	r3, #512	; 0x200
   3efe4:	bne	40a70 <ftello64@plt+0x2cd1c>
   3efe8:	mov	r0, #1
   3efec:	bl	13790 <_gpgrt_get_std_stream@plt>
   3eff0:	ldr	r1, [pc, #2852]	; 3fb1c <ftello64@plt+0x2bdc8>
   3eff4:	bl	13bf8 <gpgrt_fprintf@plt>
   3eff8:	ldr	r3, [sp, #48]	; 0x30
   3effc:	cmp	r3, #37	; 0x25
   3f000:	beq	40c70 <ftello64@plt+0x2cf1c>
   3f004:	ldr	r3, [r8, #460]	; 0x1cc
   3f008:	cmp	r3, #0
   3f00c:	beq	40b04 <ftello64@plt+0x2cdb0>
   3f010:	mov	r0, #1
   3f014:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f018:	mov	r1, r0
   3f01c:	mov	r0, #10
   3f020:	bl	13634 <gpgrt_fputc@plt>
   3f024:	ldrb	r3, [r5]
   3f028:	tst	r3, #64	; 0x40
   3f02c:	beq	3f03c <ftello64@plt+0x2b2e8>
   3f030:	ldr	r2, [r8, #364]	; 0x16c
   3f034:	tst	r2, #2
   3f038:	bne	40cb0 <ftello64@plt+0x2cf5c>
   3f03c:	tst	r3, #128	; 0x80
   3f040:	bne	40a20 <ftello64@plt+0x2cccc>
   3f044:	ldrb	r3, [r5, #1]
   3f048:	tst	r3, #1
   3f04c:	beq	3f05c <ftello64@plt+0x2b308>
   3f050:	ldr	r3, [r8, #364]	; 0x16c
   3f054:	tst	r3, #16
   3f058:	bne	40cc8 <ftello64@plt+0x2cf74>
   3f05c:	ldr	r0, [sp, #120]	; 0x78
   3f060:	cmp	r0, #0
   3f064:	beq	3f0a8 <ftello64@plt+0x2b354>
   3f068:	mov	r0, #1
   3f06c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f070:	mov	r2, #5
   3f074:	ldr	r1, [pc, #2724]	; 3fb20 <ftello64@plt+0x2bdcc>
   3f078:	mov	r4, r0
   3f07c:	mov	r0, #0
   3f080:	bl	13484 <dcgettext@plt>
   3f084:	ldr	r3, [sp, #120]	; 0x78
   3f088:	ldr	r1, [pc, #2708]	; 3fb24 <ftello64@plt+0x2bdd0>
   3f08c:	mov	r2, r0
   3f090:	mov	r0, r4
   3f094:	bl	13bf8 <gpgrt_fprintf@plt>
   3f098:	ldr	r4, [sp, #124]	; 0x7c
   3f09c:	cmp	r4, #0
   3f0a0:	bne	40b38 <ftello64@plt+0x2cde4>
   3f0a4:	ldr	r0, [sp, #120]	; 0x78
   3f0a8:	bl	13448 <gcry_free@plt>
   3f0ac:	ldr	r0, [sp, #124]	; 0x7c
   3f0b0:	bl	13448 <gcry_free@plt>
   3f0b4:	b	3ee1c <ftello64@plt+0x2b0c8>
   3f0b8:	ldr	r0, [pc, #2664]	; 3fb28 <ftello64@plt+0x2bdd4>
   3f0bc:	bl	4eb24 <ftello64@plt+0x3add0>
   3f0c0:	mov	r0, r9
   3f0c4:	bl	2482c <ftello64@plt+0x10ad8>
   3f0c8:	ldr	r3, [sp, #40]	; 0x28
   3f0cc:	cmp	r3, #0
   3f0d0:	bne	3f874 <ftello64@plt+0x2bb20>
   3f0d4:	ldr	r3, [pc, #2588]	; 3faf8 <ftello64@plt+0x2bda4>
   3f0d8:	ldr	r2, [sp, #196]	; 0xc4
   3f0dc:	ldr	r3, [r3]
   3f0e0:	cmp	r2, r3
   3f0e4:	bne	40d84 <ftello64@plt+0x2d030>
   3f0e8:	add	sp, sp, #204	; 0xcc
   3f0ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f0f0:	mov	r3, #0
   3f0f4:	mov	r1, #6
   3f0f8:	mov	r0, r9
   3f0fc:	str	r3, [sp, #104]	; 0x68
   3f100:	str	r3, [sp, #108]	; 0x6c
   3f104:	bl	24600 <ftello64@plt+0x108ac>
   3f108:	cmp	r0, #0
   3f10c:	beq	3f0b8 <ftello64@plt+0x2b364>
   3f110:	ldr	r2, [r8, #100]	; 0x64
   3f114:	ldr	r4, [r8, #116]	; 0x74
   3f118:	ldr	r1, [sp, #44]	; 0x2c
   3f11c:	orr	r4, r4, r2
   3f120:	ldr	r2, [sp, #40]	; 0x28
   3f124:	ldr	r3, [r0, #4]
   3f128:	orr	r2, r2, r1
   3f12c:	orrs	r4, r4, r2
   3f130:	str	r2, [sp, #48]	; 0x30
   3f134:	ldr	sl, [r3, #4]
   3f138:	moveq	fp, r4
   3f13c:	beq	3f174 <ftello64@plt+0x2b420>
   3f140:	add	r1, sp, #104	; 0x68
   3f144:	mov	r0, sl
   3f148:	bl	31dc4 <ftello64@plt+0x1e070>
   3f14c:	cmp	r0, #0
   3f150:	bne	3f910 <ftello64@plt+0x2bbbc>
   3f154:	ldr	fp, [sp, #104]	; 0x68
   3f158:	ldr	r3, [pc, #2596]	; 3fb84 <ftello64@plt+0x2be30>
   3f15c:	cmp	fp, #0
   3f160:	moveq	fp, r3
   3f164:	ldr	r3, [sp, #48]	; 0x30
   3f168:	cmp	r3, #0
   3f16c:	bne	3f8f0 <ftello64@plt+0x2bb9c>
   3f170:	ldr	r4, [sp, #48]	; 0x30
   3f174:	add	r1, sp, #136	; 0x88
   3f178:	mov	r0, sl
   3f17c:	bl	31330 <ftello64@plt+0x1d5dc>
   3f180:	ldrb	r7, [sl, #60]	; 0x3c
   3f184:	tst	r7, #128	; 0x80
   3f188:	bne	3f884 <ftello64@plt+0x2bb30>
   3f18c:	ldr	r5, [r8, #460]	; 0x1cc
   3f190:	mov	r7, #105	; 0x69
   3f194:	mov	r3, #0
   3f198:	str	r3, [sp, #88]	; 0x58
   3f19c:	str	r3, [sp, #84]	; 0x54
   3f1a0:	cmp	r5, #0
   3f1a4:	movne	r5, #0
   3f1a8:	bne	3f1cc <ftello64@plt+0x2b478>
   3f1ac:	ldr	r3, [r8, #504]	; 0x1f8
   3f1b0:	cmp	r3, #0
   3f1b4:	bne	3f1cc <ftello64@plt+0x2b478>
   3f1b8:	mov	r2, r5
   3f1bc:	mov	r1, sl
   3f1c0:	ldr	r0, [sp, #36]	; 0x24
   3f1c4:	bl	143f4 <ftello64@plt+0x6a0>
   3f1c8:	mov	r5, r0
   3f1cc:	mov	r0, sl
   3f1d0:	bl	315a8 <ftello64@plt+0x1d854>
   3f1d4:	ldr	r3, [sp, #40]	; 0x28
   3f1d8:	cmp	r3, #0
   3f1dc:	mov	r6, r0
   3f1e0:	bne	403f0 <ftello64@plt+0x2c69c>
   3f1e4:	ldr	r3, [pc, #2368]	; 3fb2c <ftello64@plt+0x2bdd8>
   3f1e8:	str	r3, [sp, #52]	; 0x34
   3f1ec:	mov	r0, #1
   3f1f0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f1f4:	mov	r1, r0
   3f1f8:	ldr	r0, [sp, #52]	; 0x34
   3f1fc:	bl	13a0c <gpgrt_fputs@plt>
   3f200:	cmp	r7, #0
   3f204:	beq	3f21c <ftello64@plt+0x2b4c8>
   3f208:	mov	r0, #1
   3f20c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f210:	mov	r1, r0
   3f214:	mov	r0, r7
   3f218:	bl	13634 <gpgrt_fputc@plt>
   3f21c:	mov	r0, #1
   3f220:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f224:	ldrb	r3, [sl, #31]
   3f228:	ldr	r2, [sp, #136]	; 0x88
   3f22c:	ldr	r1, [sp, #140]	; 0x8c
   3f230:	str	r3, [sp, #64]	; 0x40
   3f234:	str	r2, [sp, #60]	; 0x3c
   3f238:	str	r1, [sp, #56]	; 0x38
   3f23c:	mov	r7, r0
   3f240:	mov	r0, sl
   3f244:	bl	31800 <ftello64@plt+0x1daac>
   3f248:	str	r0, [sp, #52]	; 0x34
   3f24c:	ldr	r0, [sl, #4]
   3f250:	bl	317c8 <ftello64@plt+0x1da74>
   3f254:	ldr	r3, [sp, #52]	; 0x34
   3f258:	ldr	r1, [sp, #56]	; 0x38
   3f25c:	ldr	r2, [sp, #60]	; 0x3c
   3f260:	str	r3, [sp, #8]
   3f264:	str	r1, [sp, #4]
   3f268:	str	r2, [sp]
   3f26c:	ldr	r3, [sp, #64]	; 0x40
   3f270:	mov	r2, r6
   3f274:	ldr	r1, [pc, #2228]	; 3fb30 <ftello64@plt+0x2bddc>
   3f278:	str	r0, [sp, #12]
   3f27c:	mov	r0, r7
   3f280:	bl	13bf8 <gpgrt_fprintf@plt>
   3f284:	cmp	r5, #0
   3f288:	beq	3f2a0 <ftello64@plt+0x2b54c>
   3f28c:	mov	r0, #1
   3f290:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f294:	mov	r1, r0
   3f298:	mov	r0, r5
   3f29c:	bl	13634 <gpgrt_fputc@plt>
   3f2a0:	mov	r0, #1
   3f2a4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f2a8:	mov	r1, r0
   3f2ac:	mov	r0, #58	; 0x3a
   3f2b0:	bl	13634 <gpgrt_fputc@plt>
   3f2b4:	mov	r0, #1
   3f2b8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f2bc:	mov	r1, r0
   3f2c0:	mov	r0, #58	; 0x3a
   3f2c4:	bl	13634 <gpgrt_fputc@plt>
   3f2c8:	mov	r0, #1
   3f2cc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f2d0:	mov	r1, r0
   3f2d4:	mov	r0, #58	; 0x3a
   3f2d8:	bl	13634 <gpgrt_fputc@plt>
   3f2dc:	mov	r3, r9
   3f2e0:	add	r2, sl, #60	; 0x3c
   3f2e4:	ldrb	r1, [sl, #32]
   3f2e8:	ldr	r0, [sp, #36]	; 0x24
   3f2ec:	bl	3d208 <ftello64@plt+0x294b4>
   3f2f0:	mov	r0, #1
   3f2f4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f2f8:	mov	r1, r0
   3f2fc:	mov	r0, #58	; 0x3a
   3f300:	bl	13634 <gpgrt_fputc@plt>
   3f304:	mov	r0, #1
   3f308:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f30c:	mov	r1, r0
   3f310:	mov	r0, #58	; 0x3a
   3f314:	bl	13634 <gpgrt_fputc@plt>
   3f318:	ldr	r3, [sp, #48]	; 0x30
   3f31c:	cmp	r3, #0
   3f320:	beq	3f34c <ftello64@plt+0x2b5f8>
   3f324:	cmp	r4, #0
   3f328:	bne	40904 <ftello64@plt+0x2cbb0>
   3f32c:	ldr	r4, [sp, #108]	; 0x6c
   3f330:	cmp	r4, #0
   3f334:	beq	4091c <ftello64@plt+0x2cbc8>
   3f338:	mov	r0, #1
   3f33c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f340:	mov	r1, r0
   3f344:	mov	r0, r4
   3f348:	bl	13a0c <gpgrt_fputs@plt>
   3f34c:	mov	r0, #1
   3f350:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f354:	mov	r1, r0
   3f358:	mov	r0, #58	; 0x3a
   3f35c:	bl	13634 <gpgrt_fputc@plt>
   3f360:	mov	r0, #1
   3f364:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f368:	mov	r1, r0
   3f36c:	mov	r0, #58	; 0x3a
   3f370:	bl	13634 <gpgrt_fputc@plt>
   3f374:	ldrb	r2, [sl, #31]
   3f378:	sub	r3, r2, #18
   3f37c:	cmp	r2, #22
   3f380:	cmpne	r3, #1
   3f384:	movhi	r3, #0
   3f388:	movls	r3, #1
   3f38c:	strhi	r3, [sp, #52]	; 0x34
   3f390:	strhi	r3, [sp, #56]	; 0x38
   3f394:	bhi	3f3d8 <ftello64@plt+0x2b684>
   3f398:	ldr	r0, [sl, #104]	; 0x68
   3f39c:	bl	597ec <ftello64@plt+0x45a98>
   3f3a0:	mov	r1, #0
   3f3a4:	mov	r4, r0
   3f3a8:	str	r0, [sp, #56]	; 0x38
   3f3ac:	bl	59c7c <ftello64@plt+0x45f28>
   3f3b0:	mov	r3, r4
   3f3b4:	cmp	r0, #0
   3f3b8:	movne	r3, r0
   3f3bc:	mov	r0, #1
   3f3c0:	mov	r4, r3
   3f3c4:	str	r3, [sp, #52]	; 0x34
   3f3c8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f3cc:	mov	r1, r0
   3f3d0:	mov	r0, r4
   3f3d4:	bl	13a0c <gpgrt_fputs@plt>
   3f3d8:	mov	r0, #1
   3f3dc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f3e0:	mov	r1, r0
   3f3e4:	mov	r0, #58	; 0x3a
   3f3e8:	bl	13634 <gpgrt_fputc@plt>
   3f3ec:	ldr	r2, [sp, #52]	; 0x34
   3f3f0:	mov	r1, r6
   3f3f4:	mov	r0, sl
   3f3f8:	bl	3cef4 <ftello64@plt+0x291a0>
   3f3fc:	mov	r0, #1
   3f400:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f404:	mov	r1, r0
   3f408:	mov	r0, #58	; 0x3a
   3f40c:	bl	13634 <gpgrt_fputc@plt>
   3f410:	ldr	r0, [sl, #84]	; 0x54
   3f414:	cmp	r0, #0
   3f418:	bne	4051c <ftello64@plt+0x2c7c8>
   3f41c:	mov	r0, #1
   3f420:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f424:	mov	r1, r0
   3f428:	mov	r0, #58	; 0x3a
   3f42c:	bl	13634 <gpgrt_fputc@plt>
   3f430:	mov	r0, #1
   3f434:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f438:	ldr	ip, [sl, #88]	; 0x58
   3f43c:	ldr	r1, [pc, #1856]	; 3fb84 <ftello64@plt+0x2be30>
   3f440:	cmp	ip, #0
   3f444:	ldr	r3, [pc, #1820]	; 3fb68 <ftello64@plt+0x2be14>
   3f448:	ldrb	r2, [sl, #82]	; 0x52
   3f44c:	moveq	r3, r1
   3f450:	ldr	r1, [pc, #1812]	; 3fb6c <ftello64@plt+0x2be18>
   3f454:	bl	13bf8 <gpgrt_fprintf@plt>
   3f458:	ldr	r3, [sl, #88]	; 0x58
   3f45c:	cmp	r3, #0
   3f460:	beq	3f498 <ftello64@plt+0x2b744>
   3f464:	mov	r0, #1
   3f468:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f46c:	ldr	r5, [sl, #88]	; 0x58
   3f470:	mov	r4, r0
   3f474:	mov	r0, r5
   3f478:	bl	13814 <strlen@plt>
   3f47c:	mov	r3, #0
   3f480:	str	r3, [sp]
   3f484:	mov	r1, r5
   3f488:	ldr	r3, [pc, #1792]	; 3fb90 <ftello64@plt+0x2be3c>
   3f48c:	mov	r2, r0
   3f490:	mov	r0, r4
   3f494:	bl	13958 <gpgrt_write_sanitized@plt>
   3f498:	mov	r0, #1
   3f49c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f4a0:	mov	r1, r0
   3f4a4:	mov	r0, #58	; 0x3a
   3f4a8:	bl	13634 <gpgrt_fputc@plt>
   3f4ac:	mov	r0, #1
   3f4b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f4b4:	mov	r1, r0
   3f4b8:	mov	r0, #10
   3f4bc:	bl	13634 <gpgrt_fputc@plt>
   3f4c0:	mov	r0, #1
   3f4c4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f4c8:	mov	r1, sl
   3f4cc:	bl	3e34c <ftello64@plt+0x2a5f8>
   3f4d0:	mov	r3, #0
   3f4d4:	mov	r1, r3
   3f4d8:	mov	r2, sl
   3f4dc:	ldr	r0, [sp, #36]	; 0x24
   3f4e0:	bl	3e454 <ftello64@plt+0x2a700>
   3f4e4:	cmp	fp, #0
   3f4e8:	beq	3f500 <ftello64@plt+0x2b7ac>
   3f4ec:	mov	r0, #1
   3f4f0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f4f4:	mov	r2, fp
   3f4f8:	ldr	r1, [pc, #1616]	; 3fb50 <ftello64@plt+0x2bdfc>
   3f4fc:	bl	13bf8 <gpgrt_fprintf@plt>
   3f500:	ldr	r3, [r8, #100]	; 0x64
   3f504:	cmp	r3, #0
   3f508:	bne	40510 <ftello64@plt+0x2c7bc>
   3f50c:	mov	r3, #0
   3f510:	str	r3, [sp, #100]	; 0x64
   3f514:	mov	r2, #0
   3f518:	add	r1, sp, #100	; 0x64
   3f51c:	mov	r0, r9
   3f520:	bl	24628 <ftello64@plt+0x108d4>
   3f524:	subs	r5, r0, #0
   3f528:	beq	40254 <ftello64@plt+0x2c500>
   3f52c:	ldr	r3, [r5, #4]
   3f530:	ldr	r7, [r3]
   3f534:	cmp	r7, #13
   3f538:	beq	3fe84 <ftello64@plt+0x2c130>
   3f53c:	cmp	r7, #14
   3f540:	beq	3fbc4 <ftello64@plt+0x2be70>
   3f544:	ldr	r2, [r8, #140]	; 0x8c
   3f548:	sub	r7, r7, #2
   3f54c:	cmp	r2, #0
   3f550:	clz	r7, r7
   3f554:	lsr	r7, r7, #5
   3f558:	moveq	r7, #0
   3f55c:	cmp	r7, #0
   3f560:	beq	3f514 <ftello64@plt+0x2b7c0>
   3f564:	ldr	r4, [r3, #4]
   3f568:	mov	r3, #0
   3f56c:	str	r3, [sp, #120]	; 0x78
   3f570:	str	r3, [sp, #124]	; 0x7c
   3f574:	ldrb	r3, [r4, #21]
   3f578:	and	r2, r3, #247	; 0xf7
   3f57c:	cmp	r3, #48	; 0x30
   3f580:	cmpne	r2, #32
   3f584:	bne	4047c <ftello64@plt+0x2c728>
   3f588:	add	r3, sp, #128	; 0x80
   3f58c:	add	r2, sp, #124	; 0x7c
   3f590:	add	r1, sp, #120	; 0x78
   3f594:	mov	r0, r4
   3f598:	bl	145a0 <ftello64@plt+0x84c>
   3f59c:	ldr	r3, [pc, #1392]	; 3fb14 <ftello64@plt+0x2bdc0>
   3f5a0:	str	r3, [sp, #64]	; 0x40
   3f5a4:	str	r0, [sp, #92]	; 0x5c
   3f5a8:	ldr	r6, [r8, #92]	; 0x5c
   3f5ac:	cmp	r6, #0
   3f5b0:	streq	r6, [sp, #80]	; 0x50
   3f5b4:	moveq	r5, #32
   3f5b8:	bne	405a8 <ftello64@plt+0x2c854>
   3f5bc:	ldr	r3, [r8, #460]	; 0x1cc
   3f5c0:	cmp	r3, #0
   3f5c4:	beq	4095c <ftello64@plt+0x2cc08>
   3f5c8:	mov	r3, #0
   3f5cc:	str	r3, [sp, #60]	; 0x3c
   3f5d0:	str	r3, [sp, #116]	; 0x74
   3f5d4:	mov	r0, #1
   3f5d8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f5dc:	mov	r1, r0
   3f5e0:	ldr	r0, [sp, #64]	; 0x40
   3f5e4:	bl	13a0c <gpgrt_fputs@plt>
   3f5e8:	mov	r0, #1
   3f5ec:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f5f0:	mov	r1, r0
   3f5f4:	mov	r0, #58	; 0x3a
   3f5f8:	bl	13634 <gpgrt_fputc@plt>
   3f5fc:	cmp	r5, #32
   3f600:	beq	3f618 <ftello64@plt+0x2b8c4>
   3f604:	mov	r0, #1
   3f608:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f60c:	mov	r1, r0
   3f610:	mov	r0, r5
   3f614:	bl	13634 <gpgrt_fputc@plt>
   3f618:	mov	r0, #1
   3f61c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f620:	ldr	r3, [r4, #4]
   3f624:	ldrb	r2, [r4, #22]
   3f628:	str	r3, [sp, #72]	; 0x48
   3f62c:	ldr	r3, [r4, #8]
   3f630:	str	r2, [sp, #76]	; 0x4c
   3f634:	str	r3, [sp, #64]	; 0x40
   3f638:	mov	r7, r0
   3f63c:	mov	r0, r4
   3f640:	bl	3182c <ftello64@plt+0x1dad8>
   3f644:	str	r0, [sp, #68]	; 0x44
   3f648:	mov	r0, r4
   3f64c:	bl	31858 <ftello64@plt+0x1db04>
   3f650:	ldr	r1, [sp, #68]	; 0x44
   3f654:	ldr	r3, [sp, #64]	; 0x40
   3f658:	str	r1, [sp, #4]
   3f65c:	str	r3, [sp]
   3f660:	ldr	r2, [sp, #76]	; 0x4c
   3f664:	ldr	r3, [sp, #72]	; 0x48
   3f668:	ldr	r1, [pc, #1220]	; 3fb34 <ftello64@plt+0x2bde0>
   3f66c:	str	r0, [sp, #8]
   3f670:	mov	r0, r7
   3f674:	bl	13bf8 <gpgrt_fprintf@plt>
   3f678:	ldrh	r3, [r4, #24]
   3f67c:	cmp	r3, #0
   3f680:	bne	4058c <ftello64@plt+0x2c838>
   3f684:	mov	r0, #1
   3f688:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f68c:	ldr	r1, [pc, #1276]	; 3fb90 <ftello64@plt+0x2be3c>
   3f690:	bl	13bf8 <gpgrt_fprintf@plt>
   3f694:	ldr	r3, [r4, #28]
   3f698:	cmp	r3, #0
   3f69c:	beq	3f6d8 <ftello64@plt+0x2b984>
   3f6a0:	mov	r0, #1
   3f6a4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f6a8:	ldr	r1, [r4, #28]
   3f6ac:	str	r1, [sp, #64]	; 0x40
   3f6b0:	mov	r7, r0
   3f6b4:	mov	r0, r1
   3f6b8:	bl	13814 <strlen@plt>
   3f6bc:	mov	r3, #0
   3f6c0:	str	r3, [sp]
   3f6c4:	ldr	r1, [sp, #64]	; 0x40
   3f6c8:	ldr	r3, [pc, #1216]	; 3fb90 <ftello64@plt+0x2be3c>
   3f6cc:	mov	r2, r0
   3f6d0:	mov	r0, r7
   3f6d4:	bl	13958 <gpgrt_write_sanitized@plt>
   3f6d8:	mov	r0, #1
   3f6dc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f6e0:	ldr	r1, [pc, #1192]	; 3fb90 <ftello64@plt+0x2be3c>
   3f6e4:	bl	13bf8 <gpgrt_fprintf@plt>
   3f6e8:	cmp	r5, #37	; 0x25
   3f6ec:	beq	40784 <ftello64@plt+0x2ca30>
   3f6f0:	ldr	r5, [sp, #60]	; 0x3c
   3f6f4:	cmp	r5, #0
   3f6f8:	beq	3f71c <ftello64@plt+0x2b9c8>
   3f6fc:	mov	r0, #1
   3f700:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f704:	mov	r3, #0
   3f708:	str	r3, [sp]
   3f70c:	ldr	r2, [sp, #116]	; 0x74
   3f710:	ldr	r3, [pc, #1144]	; 3fb90 <ftello64@plt+0x2be3c>
   3f714:	mov	r1, r5
   3f718:	bl	13958 <gpgrt_write_sanitized@plt>
   3f71c:	mov	r0, #1
   3f720:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f724:	ldrb	r3, [r4]
   3f728:	ldrb	r2, [r4, #21]
   3f72c:	ldr	r1, [pc, #1028]	; 3fb38 <ftello64@plt+0x2bde4>
   3f730:	tst	r3, #16
   3f734:	movne	r3, #120	; 0x78
   3f738:	moveq	r3, #108	; 0x6c
   3f73c:	bl	13bf8 <gpgrt_fprintf@plt>
   3f740:	ldr	r3, [sp, #120]	; 0x78
   3f744:	cmp	r3, #0
   3f748:	beq	3f760 <ftello64@plt+0x2ba0c>
   3f74c:	mov	r0, #1
   3f750:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f754:	ldr	r2, [sp, #92]	; 0x5c
   3f758:	ldr	r1, [pc, #988]	; 3fb3c <ftello64@plt+0x2bde8>
   3f75c:	bl	13bf8 <gpgrt_fprintf@plt>
   3f760:	mov	r0, #1
   3f764:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f768:	mov	r1, r0
   3f76c:	ldr	r0, [pc, #1000]	; 3fb5c <ftello64@plt+0x2be08>
   3f770:	bl	13a0c <gpgrt_fputs@plt>
   3f774:	ldr	r3, [r8, #508]	; 0x1fc
   3f778:	cmp	r3, #0
   3f77c:	beq	3f79c <ftello64@plt+0x2ba48>
   3f780:	ldr	r3, [r8, #92]	; 0x5c
   3f784:	ldr	r2, [sp, #80]	; 0x50
   3f788:	cmp	r3, #0
   3f78c:	andne	r3, r2, #1
   3f790:	moveq	r3, #0
   3f794:	cmp	r3, #0
   3f798:	bne	409cc <ftello64@plt+0x2cc78>
   3f79c:	mov	r0, r4
   3f7a0:	bl	26d90 <ftello64@plt+0x1303c>
   3f7a4:	subs	r5, r0, #0
   3f7a8:	beq	3f7c0 <ftello64@plt+0x2ba6c>
   3f7ac:	mov	r0, #1
   3f7b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f7b4:	mov	r1, r0
   3f7b8:	mov	r0, r5
   3f7bc:	bl	13a0c <gpgrt_fputs@plt>
   3f7c0:	mov	r0, #1
   3f7c4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f7c8:	ldrb	r2, [r4, #23]
   3f7cc:	ldr	r1, [pc, #876]	; 3fb40 <ftello64@plt+0x2bdec>
   3f7d0:	bl	13bf8 <gpgrt_fprintf@plt>
   3f7d4:	ldr	r3, [sp, #124]	; 0x7c
   3f7d8:	cmp	r3, #0
   3f7dc:	beq	3f828 <ftello64@plt+0x2bad4>
   3f7e0:	mov	r0, #1
   3f7e4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f7e8:	mov	r1, r0
   3f7ec:	ldr	r0, [pc, #864]	; 3fb54 <ftello64@plt+0x2be00>
   3f7f0:	bl	13a0c <gpgrt_fputs@plt>
   3f7f4:	mov	r0, #1
   3f7f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f7fc:	mov	r3, #0
   3f800:	ldr	r1, [sp, #124]	; 0x7c
   3f804:	str	r3, [sp]
   3f808:	ldr	r2, [sp, #128]	; 0x80
   3f80c:	ldr	r3, [pc, #892]	; 3fb90 <ftello64@plt+0x2be3c>
   3f810:	bl	13958 <gpgrt_write_sanitized@plt>
   3f814:	mov	r0, #1
   3f818:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f81c:	mov	r1, r0
   3f820:	mov	r0, #58	; 0x3a
   3f824:	bl	13634 <gpgrt_fputc@plt>
   3f828:	mov	r0, #1
   3f82c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f830:	mov	r1, r0
   3f834:	mov	r0, #10
   3f838:	bl	13634 <gpgrt_fputc@plt>
   3f83c:	ldr	r3, [r8, #544]	; 0x220
   3f840:	cmp	r3, #0
   3f844:	beq	3f850 <ftello64@plt+0x2bafc>
   3f848:	mov	r0, r4
   3f84c:	bl	3e220 <ftello64@plt+0x2a4cc>
   3f850:	ldr	r0, [sp, #120]	; 0x78
   3f854:	bl	13448 <gcry_free@plt>
   3f858:	ldr	r0, [sp, #124]	; 0x7c
   3f85c:	bl	13448 <gcry_free@plt>
   3f860:	ldr	r0, [sp, #60]	; 0x3c
   3f864:	bl	13448 <gcry_free@plt>
   3f868:	mov	r0, r5
   3f86c:	bl	13448 <gcry_free@plt>
   3f870:	b	3f514 <ftello64@plt+0x2b7c0>
   3f874:	mov	r0, #1
   3f878:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f87c:	bl	134f0 <gpgrt_fflush@plt>
   3f880:	b	3f0d4 <ftello64@plt+0x2b380>
   3f884:	ands	r3, r7, #48	; 0x30
   3f888:	ldr	r5, [r8, #460]	; 0x1cc
   3f88c:	bne	40758 <ftello64@plt+0x2ca04>
   3f890:	ldr	r7, [sl, #36]	; 0x24
   3f894:	cmp	r7, #0
   3f898:	bne	40838 <ftello64@plt+0x2cae4>
   3f89c:	cmp	r5, #0
   3f8a0:	bne	40ac0 <ftello64@plt+0x2cd6c>
   3f8a4:	ldr	r3, [r8, #504]	; 0x1f8
   3f8a8:	cmp	r3, #0
   3f8ac:	strne	r5, [sp, #84]	; 0x54
   3f8b0:	strne	r5, [sp, #88]	; 0x58
   3f8b4:	movne	r7, r5
   3f8b8:	bne	3f1cc <ftello64@plt+0x2b478>
   3f8bc:	mov	r3, r5
   3f8c0:	mov	r2, sl
   3f8c4:	mov	r1, r9
   3f8c8:	ldr	r0, [sp, #36]	; 0x24
   3f8cc:	bl	143cc <ftello64@plt+0x678>
   3f8d0:	ldr	r5, [r8, #460]	; 0x1cc
   3f8d4:	sub	r3, r0, #117	; 0x75
   3f8d8:	clz	r3, r3
   3f8dc:	lsr	r3, r3, #5
   3f8e0:	mov	r7, r0
   3f8e4:	str	r0, [sp, #84]	; 0x54
   3f8e8:	str	r3, [sp, #88]	; 0x58
   3f8ec:	b	3f1a0 <ftello64@plt+0x2b44c>
   3f8f0:	mov	r3, #0
   3f8f4:	mov	r0, r3
   3f8f8:	add	r2, sp, #108	; 0x6c
   3f8fc:	mov	r1, fp
   3f900:	bl	14500 <ftello64@plt+0x7ac>
   3f904:	adds	r4, r0, #0
   3f908:	movne	r4, #1
   3f90c:	b	3f174 <ftello64@plt+0x2b420>
   3f910:	bl	13b50 <gpg_strerror@plt>
   3f914:	mov	r1, r0
   3f918:	ldr	r0, [pc, #652]	; 3fbac <ftello64@plt+0x2be58>
   3f91c:	bl	4eb24 <ftello64@plt+0x3add0>
   3f920:	b	3f154 <ftello64@plt+0x2b400>
   3f924:	ldr	r3, [r8, #280]	; 0x118
   3f928:	ldr	r4, [r1, #4]
   3f92c:	cmp	r3, #1
   3f930:	moveq	r5, #10
   3f934:	beq	3f940 <ftello64@plt+0x2bbec>
   3f938:	bl	311a4 <ftello64@plt+0x1d450>
   3f93c:	mov	r5, r0
   3f940:	ldrb	r3, [r4, #68]	; 0x44
   3f944:	tst	r3, #96	; 0x60
   3f948:	beq	40270 <ftello64@plt+0x2c51c>
   3f94c:	ldr	r3, [r8, #364]	; 0x16c
   3f950:	tst	r3, #64	; 0x40
   3f954:	beq	4032c <ftello64@plt+0x2c5d8>
   3f958:	ldr	r3, [pc, #540]	; 3fb7c <ftello64@plt+0x2be28>
   3f95c:	ldr	r3, [r3]
   3f960:	cmp	r3, #0
   3f964:	beq	40290 <ftello64@plt+0x2c53c>
   3f968:	ldr	r3, [r4, #16]
   3f96c:	cmp	r3, #0
   3f970:	beq	40290 <ftello64@plt+0x2c53c>
   3f974:	mov	r1, sl
   3f978:	mov	r0, r4
   3f97c:	bl	3d668 <ftello64@plt+0x29914>
   3f980:	ldrb	r3, [r4, #68]	; 0x44
   3f984:	tst	r3, #96	; 0x60
   3f988:	bne	40290 <ftello64@plt+0x2c53c>
   3f98c:	ldr	r3, [r8, #364]	; 0x16c
   3f990:	tst	r3, #32
   3f994:	beq	3f9a4 <ftello64@plt+0x2bc50>
   3f998:	ldr	r3, [fp, #20]
   3f99c:	cmp	r3, #0
   3f9a0:	beq	40290 <ftello64@plt+0x2c53c>
   3f9a4:	ldr	r3, [r8, #464]	; 0x1d0
   3f9a8:	mov	r0, #1
   3f9ac:	cmp	r3, #0
   3f9b0:	movne	r3, #10
   3f9b4:	moveq	r3, #12
   3f9b8:	add	r5, r5, r3
   3f9bc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f9c0:	mov	r2, r5
   3f9c4:	ldr	r3, [pc, #440]	; 3fb84 <ftello64@plt+0x2be30>
   3f9c8:	ldr	r1, [pc, #372]	; 3fb44 <ftello64@plt+0x2bdf0>
   3f9cc:	bl	13bf8 <gpgrt_fprintf@plt>
   3f9d0:	mov	r0, #1
   3f9d4:	add	r6, r4, #76	; 0x4c
   3f9d8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f9dc:	mov	r1, r6
   3f9e0:	ldr	r2, [r4, #4]
   3f9e4:	bl	53d28 <ftello64@plt+0x3ffd4>
   3f9e8:	mov	r0, #1
   3f9ec:	bl	13790 <_gpgrt_get_std_stream@plt>
   3f9f0:	mov	r1, r0
   3f9f4:	mov	r0, #10
   3f9f8:	bl	13634 <gpgrt_fputc@plt>
   3f9fc:	ldr	r3, [r8, #128]	; 0x80
   3fa00:	cmp	r3, #0
   3fa04:	bne	4034c <ftello64@plt+0x2c5f8>
   3fa08:	ldr	r3, [r8, #132]	; 0x84
   3fa0c:	cmp	r3, #0
   3fa10:	beq	3fac0 <ftello64@plt+0x2bd6c>
   3fa14:	ldrb	r3, [r4, #64]	; 0x40
   3fa18:	cmp	r3, #0
   3fa1c:	bne	3fa38 <ftello64@plt+0x2bce4>
   3fa20:	ldr	r3, [r4, #56]	; 0x38
   3fa24:	cmp	r3, #0
   3fa28:	bne	3fa38 <ftello64@plt+0x2bce4>
   3fa2c:	ldr	r3, [r4, #60]	; 0x3c
   3fa30:	cmp	r3, #0
   3fa34:	beq	3fac0 <ftello64@plt+0x2bd6c>
   3fa38:	mov	r0, #1
   3fa3c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fa40:	mov	r6, r0
   3fa44:	ldrb	r0, [r4, #64]	; 0x40
   3fa48:	bl	1df94 <ftello64@plt+0xa240>
   3fa4c:	ldr	r2, [r4, #56]	; 0x38
   3fa50:	mov	r1, #11
   3fa54:	mov	r7, r0
   3fa58:	add	r0, sp, #152	; 0x98
   3fa5c:	bl	315b4 <ftello64@plt+0x1d860>
   3fa60:	ldr	ip, [r4, #60]	; 0x3c
   3fa64:	ldr	r3, [pc, #280]	; 3fb84 <ftello64@plt+0x2be30>
   3fa68:	ldr	r1, [pc, #156]	; 3fb0c <ftello64@plt+0x2bdb8>
   3fa6c:	cmp	ip, #0
   3fa70:	moveq	r1, r3
   3fa74:	str	r1, [sp, #8]
   3fa78:	mov	r2, r5
   3fa7c:	str	r7, [sp]
   3fa80:	ldr	r1, [pc, #192]	; 3fb48 <ftello64@plt+0x2bdf4>
   3fa84:	str	r0, [sp, #4]
   3fa88:	mov	r0, r6
   3fa8c:	bl	13bf8 <gpgrt_fprintf@plt>
   3fa90:	ldr	r3, [r4, #60]	; 0x3c
   3fa94:	cmp	r3, #0
   3fa98:	beq	3faac <ftello64@plt+0x2bd58>
   3fa9c:	mov	r0, #1
   3faa0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3faa4:	ldr	r1, [r4, #60]	; 0x3c
   3faa8:	bl	53d30 <ftello64@plt+0x3ffdc>
   3faac:	mov	r0, #1
   3fab0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fab4:	mov	r1, r0
   3fab8:	mov	r0, #10
   3fabc:	bl	13634 <gpgrt_fputc@plt>
   3fac0:	ldr	r6, [r8, #364]	; 0x16c
   3fac4:	ands	r6, r6, #1
   3fac8:	beq	3ee1c <ftello64@plt+0x2b0c8>
   3facc:	ldr	r1, [r4, #8]
   3fad0:	cmp	r1, #0
   3fad4:	moveq	r6, r1
   3fad8:	beq	3ee1c <ftello64@plt+0x2b0c8>
   3fadc:	ldr	r2, [r4, #12]
   3fae0:	mov	r3, sl
   3fae4:	str	r4, [sp]
   3fae8:	ldr	r0, [sp, #36]	; 0x24
   3faec:	bl	144a8 <ftello64@plt+0x754>
   3faf0:	mov	r6, #0
   3faf4:	b	3ee1c <ftello64@plt+0x2b0c8>
   3faf8:	andeq	r6, r7, r8, ror #19
   3fafc:	andeq	r8, r7, r0, asr r2
   3fb00:	andeq	r2, r6, ip, asr #25
   3fb04:	andeq	r8, r0, r0, lsr r0
   3fb08:	andeq	r2, r6, r4, lsr #25
   3fb0c:	andeq	r2, r6, r0, lsl ip
   3fb10:	andeq	r2, r6, r8, ror #25
   3fb14:	andeq	lr, r5, r0, lsl lr
   3fb18:	andeq	r2, r6, r4, lsl #27
   3fb1c:	andeq	r0, r6, r0, lsl #11
   3fb20:	muleq	r6, ip, sp
   3fb24:			; <UNDEFINED> instruction: 0x00062db4
   3fb28:	andeq	r2, r6, r8, lsl ip
   3fb2c:	andeq	r2, r6, r0, ror #23
   3fb30:	andeq	lr, r5, r4, lsl #27
   3fb34:	andeq	lr, r5, r4, lsl lr
   3fb38:	andeq	r2, r6, ip, lsl #25
   3fb3c:	muleq	r6, r4, ip
   3fb40:	muleq	r6, ip, ip
   3fb44:	andeq	lr, r5, ip, lsr #27
   3fb48:	andeq	r2, r6, r0, lsr #26
   3fb4c:	andeq	r2, r6, r4, asr ip
   3fb50:	andeq	r2, r6, r4, lsr ip
   3fb54:	andeq	r2, r6, ip, ror #24
   3fb58:	andeq	r2, r6, r0, lsr #22
   3fb5c:	andeq	r2, r6, r8, lsl #21
   3fb60:	ldrdeq	lr, [r5], -r8
   3fb64:	andeq	r2, r6, r8, asr #24
   3fb68:			; <UNDEFINED> instruction: 0x0005f4b8
   3fb6c:	andeq	r2, r6, ip, lsr #24
   3fb70:	ldrdeq	r2, [r6], -r4
   3fb74:	andeq	r2, r6, r8, lsl #24
   3fb78:	andeq	r2, r6, r0, lsl #24
   3fb7c:	andeq	r7, r7, r4, asr pc
   3fb80:	andeq	r2, r6, r4, lsl #26
   3fb84:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   3fb88:	andeq	r2, r6, r0, lsl sp
   3fb8c:	andeq	r2, r6, r8, ror #23
   3fb90:			; <UNDEFINED> instruction: 0x000635b4
   3fb94:	andeq	lr, r5, ip, lsr #28
   3fb98:	andeq	lr, r5, r8, asr #28
   3fb9c:	strdeq	r2, [r6], -r0
   3fba0:	ldrdeq	lr, [r5], -r4
   3fba4:	andeq	r2, r6, ip, lsr sp
   3fba8:	strdeq	r2, [r6], -r8
   3fbac:	andeq	r2, r6, r0, asr r9
   3fbb0:	strdeq	pc, [r5], -r8
   3fbb4:	andeq	r2, r6, r0, ror #27
   3fbb8:	andeq	r2, r6, r4, ror ip
   3fbbc:	andeq	r2, r6, r0, asr #27
   3fbc0:	ldrdeq	r2, [r6], -r8
   3fbc4:	ldr	r0, [sp, #104]	; 0x68
   3fbc8:	mov	r5, #0
   3fbcc:	ldr	r4, [r3, #4]
   3fbd0:	bl	13448 <gcry_free@plt>
   3fbd4:	ldr	r0, [sp, #108]	; 0x6c
   3fbd8:	str	r5, [sp, #104]	; 0x68
   3fbdc:	bl	13448 <gcry_free@plt>
   3fbe0:	ldr	r2, [r8, #100]	; 0x64
   3fbe4:	ldr	r3, [r8, #116]	; 0x74
   3fbe8:	str	r5, [sp, #108]	; 0x6c
   3fbec:	orr	r3, r3, r2
   3fbf0:	ldr	r2, [sp, #44]	; 0x2c
   3fbf4:	orr	r3, r3, r2
   3fbf8:	ldr	r2, [sp, #40]	; 0x28
   3fbfc:	orr	r3, r3, r2
   3fc00:	cmp	fp, r5
   3fc04:	moveq	fp, r3
   3fc08:	orrne	fp, r3, #1
   3fc0c:	cmp	fp, r5
   3fc10:	bne	401e0 <ftello64@plt+0x2c48c>
   3fc14:	ldr	r5, [pc, #-164]	; 3fb78 <ftello64@plt+0x2be24>
   3fc18:	add	r1, sp, #144	; 0x90
   3fc1c:	mov	r0, r4
   3fc20:	bl	31330 <ftello64@plt+0x1d5dc>
   3fc24:	mov	r3, #0
   3fc28:	str	r3, [sp, #72]	; 0x48
   3fc2c:	mov	r0, #1
   3fc30:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fc34:	mov	r1, r0
   3fc38:	mov	r0, r5
   3fc3c:	bl	13a0c <gpgrt_fputs@plt>
   3fc40:	ldrb	r3, [r4, #60]	; 0x3c
   3fc44:	tst	r3, #128	; 0x80
   3fc48:	beq	40334 <ftello64@plt+0x2c5e0>
   3fc4c:	tst	r3, #48	; 0x30
   3fc50:	bne	40684 <ftello64@plt+0x2c930>
   3fc54:	ldr	r3, [r4, #36]	; 0x24
   3fc58:	cmp	r3, #0
   3fc5c:	bne	4076c <ftello64@plt+0x2ca18>
   3fc60:	ldr	r3, [r8, #504]	; 0x1f8
   3fc64:	ldr	r2, [r8, #460]	; 0x1cc
   3fc68:	orrs	r3, r2, r3
   3fc6c:	ldr	r2, [sp, #84]	; 0x54
   3fc70:	moveq	r3, #1
   3fc74:	movne	r3, #0
   3fc78:	cmp	r2, #0
   3fc7c:	moveq	r3, #0
   3fc80:	cmp	r3, #0
   3fc84:	bne	40c98 <ftello64@plt+0x2cf44>
   3fc88:	mov	r0, r4
   3fc8c:	bl	315a8 <ftello64@plt+0x1d854>
   3fc90:	mov	r5, r0
   3fc94:	mov	r0, #1
   3fc98:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fc9c:	ldr	r3, [sp, #144]	; 0x90
   3fca0:	ldr	r2, [sp, #148]	; 0x94
   3fca4:	str	r3, [sp, #68]	; 0x44
   3fca8:	str	r2, [sp, #64]	; 0x40
   3fcac:	ldrb	r7, [r4, #31]
   3fcb0:	mov	r6, r0
   3fcb4:	mov	r0, r4
   3fcb8:	bl	31800 <ftello64@plt+0x1daac>
   3fcbc:	str	r0, [sp, #60]	; 0x3c
   3fcc0:	ldr	r0, [r4, #4]
   3fcc4:	bl	317c8 <ftello64@plt+0x1da74>
   3fcc8:	ldr	r1, [sp, #60]	; 0x3c
   3fccc:	ldr	r2, [sp, #64]	; 0x40
   3fcd0:	ldr	r3, [sp, #68]	; 0x44
   3fcd4:	str	r1, [sp, #8]
   3fcd8:	str	r2, [sp, #4]
   3fcdc:	str	r3, [sp]
   3fce0:	mov	r2, r5
   3fce4:	mov	r3, r7
   3fce8:	ldr	r1, [pc, #-420]	; 3fb4c <ftello64@plt+0x2bdf8>
   3fcec:	str	r0, [sp, #12]
   3fcf0:	mov	r0, r6
   3fcf4:	bl	13bf8 <gpgrt_fprintf@plt>
   3fcf8:	mov	r3, #0
   3fcfc:	add	r2, r4, #60	; 0x3c
   3fd00:	ldrb	r1, [r4, #32]
   3fd04:	ldr	r0, [sp, #36]	; 0x24
   3fd08:	bl	3d208 <ftello64@plt+0x294b4>
   3fd0c:	mov	r0, #1
   3fd10:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fd14:	mov	r1, r0
   3fd18:	mov	r0, #58	; 0x3a
   3fd1c:	bl	13634 <gpgrt_fputc@plt>
   3fd20:	mov	r0, #1
   3fd24:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fd28:	mov	r1, r0
   3fd2c:	mov	r0, #58	; 0x3a
   3fd30:	bl	13634 <gpgrt_fputc@plt>
   3fd34:	ldr	r3, [sp, #48]	; 0x30
   3fd38:	cmp	r3, #0
   3fd3c:	beq	3fd6c <ftello64@plt+0x2c018>
   3fd40:	ldr	r3, [sp, #72]	; 0x48
   3fd44:	cmp	r3, #0
   3fd48:	bne	4069c <ftello64@plt+0x2c948>
   3fd4c:	ldr	r6, [sp, #108]	; 0x6c
   3fd50:	cmp	r6, #0
   3fd54:	beq	40734 <ftello64@plt+0x2c9e0>
   3fd58:	mov	r0, #1
   3fd5c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fd60:	mov	r1, r0
   3fd64:	mov	r0, r6
   3fd68:	bl	13a0c <gpgrt_fputs@plt>
   3fd6c:	mov	r0, #1
   3fd70:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fd74:	mov	r1, r0
   3fd78:	mov	r0, #58	; 0x3a
   3fd7c:	bl	13634 <gpgrt_fputc@plt>
   3fd80:	mov	r0, #1
   3fd84:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fd88:	mov	r1, r0
   3fd8c:	mov	r0, #58	; 0x3a
   3fd90:	bl	13634 <gpgrt_fputc@plt>
   3fd94:	ldrb	r3, [r4, #31]
   3fd98:	sub	r2, r3, #18
   3fd9c:	cmp	r3, #22
   3fda0:	cmpne	r2, #1
   3fda4:	bhi	3fdf0 <ftello64@plt+0x2c09c>
   3fda8:	ldr	r0, [sp, #56]	; 0x38
   3fdac:	bl	13448 <gcry_free@plt>
   3fdb0:	ldr	r0, [r4, #104]	; 0x68
   3fdb4:	bl	597ec <ftello64@plt+0x45a98>
   3fdb8:	mov	r1, #0
   3fdbc:	mov	r6, r0
   3fdc0:	str	r0, [sp, #56]	; 0x38
   3fdc4:	bl	59c7c <ftello64@plt+0x45f28>
   3fdc8:	mov	r3, r6
   3fdcc:	cmp	r0, #0
   3fdd0:	movne	r3, r0
   3fdd4:	mov	r0, #1
   3fdd8:	mov	r6, r3
   3fddc:	str	r3, [sp, #52]	; 0x34
   3fde0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fde4:	mov	r1, r0
   3fde8:	mov	r0, r6
   3fdec:	bl	13a0c <gpgrt_fputs@plt>
   3fdf0:	mov	r0, #1
   3fdf4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fdf8:	mov	r1, r0
   3fdfc:	mov	r0, #58	; 0x3a
   3fe00:	bl	13634 <gpgrt_fputc@plt>
   3fe04:	ldr	r2, [sp, #52]	; 0x34
   3fe08:	mov	r1, r5
   3fe0c:	mov	r0, r4
   3fe10:	bl	3cef4 <ftello64@plt+0x291a0>
   3fe14:	mov	r0, #1
   3fe18:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fe1c:	mov	r1, r0
   3fe20:	mov	r0, #58	; 0x3a
   3fe24:	bl	13634 <gpgrt_fputc@plt>
   3fe28:	mov	r0, #1
   3fe2c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fe30:	mov	r1, r0
   3fe34:	mov	r0, #10
   3fe38:	bl	13634 <gpgrt_fputc@plt>
   3fe3c:	mov	r3, #0
   3fe40:	mov	r1, r3
   3fe44:	mov	r2, r4
   3fe48:	ldr	r0, [sp, #36]	; 0x24
   3fe4c:	bl	3e454 <ftello64@plt+0x2a700>
   3fe50:	cmp	fp, #0
   3fe54:	beq	3fe6c <ftello64@plt+0x2c118>
   3fe58:	mov	r0, #1
   3fe5c:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fe60:	mov	r2, fp
   3fe64:	ldr	r1, [pc, #-796]	; 3fb50 <ftello64@plt+0x2bdfc>
   3fe68:	bl	13bf8 <gpgrt_fprintf@plt>
   3fe6c:	ldr	r3, [r8, #100]	; 0x64
   3fe70:	cmp	r3, #0
   3fe74:	beq	3f514 <ftello64@plt+0x2b7c0>
   3fe78:	mov	r0, r4
   3fe7c:	bl	3cfe8 <ftello64@plt+0x29294>
   3fe80:	b	3f514 <ftello64@plt+0x2b7c0>
   3fe84:	ldr	r2, [pc, #-784]	; 3fb7c <ftello64@plt+0x2be28>
   3fe88:	ldr	r4, [r3, #4]
   3fe8c:	ldr	r3, [r2]
   3fe90:	cmp	r3, #0
   3fe94:	beq	3feb0 <ftello64@plt+0x2c15c>
   3fe98:	ldr	r3, [r4, #16]
   3fe9c:	cmp	r3, #0
   3fea0:	beq	4041c <ftello64@plt+0x2c6c8>
   3fea4:	mov	r1, sl
   3fea8:	mov	r0, r4
   3feac:	bl	3d668 <ftello64@plt+0x29914>
   3feb0:	ldrb	r3, [r4, #68]	; 0x44
   3feb4:	tst	r3, #32
   3feb8:	beq	404e0 <ftello64@plt+0x2c78c>
   3febc:	ldr	r3, [r4, #16]
   3fec0:	cmp	r3, #0
   3fec4:	beq	40940 <ftello64@plt+0x2cbec>
   3fec8:	mov	r0, #1
   3fecc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fed0:	mov	r5, #114	; 0x72
   3fed4:	mov	r1, r0
   3fed8:	ldr	r0, [pc, #-836]	; 3fb9c <ftello64@plt+0x2be48>
   3fedc:	bl	13a0c <gpgrt_fputs@plt>
   3fee0:	mov	r0, #1
   3fee4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fee8:	mov	r1, r0
   3feec:	mov	r0, r5
   3fef0:	bl	13634 <gpgrt_fputc@plt>
   3fef4:	mov	r0, #1
   3fef8:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fefc:	ldr	r6, [pc, #-852]	; 3fbb0 <ftello64@plt+0x2be5c>
   3ff00:	mov	r1, r0
   3ff04:	ldr	r0, [pc, #-952]	; 3fb54 <ftello64@plt+0x2be00>
   3ff08:	bl	13a0c <gpgrt_fputs@plt>
   3ff0c:	mov	r0, #1
   3ff10:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ff14:	mov	r5, r0
   3ff18:	ldr	r0, [r4, #52]	; 0x34
   3ff1c:	bl	317c8 <ftello64@plt+0x1da74>
   3ff20:	ldr	r1, [pc, #-976]	; 3fb58 <ftello64@plt+0x2be04>
   3ff24:	mov	r2, r0
   3ff28:	mov	r0, r5
   3ff2c:	bl	13bf8 <gpgrt_fprintf@plt>
   3ff30:	mov	r0, #1
   3ff34:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ff38:	mov	r5, r0
   3ff3c:	ldr	r0, [r4, #44]	; 0x2c
   3ff40:	bl	317c8 <ftello64@plt+0x1da74>
   3ff44:	ldr	r1, [pc, #-1012]	; 3fb58 <ftello64@plt+0x2be04>
   3ff48:	mov	r2, r0
   3ff4c:	mov	r0, r5
   3ff50:	bl	13bf8 <gpgrt_fprintf@plt>
   3ff54:	mov	r0, r4
   3ff58:	bl	3155c <ftello64@plt+0x1d808>
   3ff5c:	mov	r5, #0
   3ff60:	mov	r0, #1
   3ff64:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ff68:	ldr	r3, [r4, #24]
   3ff6c:	mov	r1, r6
   3ff70:	ldrb	r2, [r3, r5]
   3ff74:	add	r5, r5, #1
   3ff78:	bl	13bf8 <gpgrt_fprintf@plt>
   3ff7c:	cmp	r5, #20
   3ff80:	bne	3ff60 <ftello64@plt+0x2c20c>
   3ff84:	mov	r0, #1
   3ff88:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ff8c:	ldr	r1, [pc, #-1080]	; 3fb5c <ftello64@plt+0x2be08>
   3ff90:	bl	13bf8 <gpgrt_fprintf@plt>
   3ff94:	ldr	r5, [r4, #16]
   3ff98:	mov	r0, #1
   3ff9c:	cmp	r5, #0
   3ffa0:	beq	404b0 <ftello64@plt+0x2c75c>
   3ffa4:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ffa8:	ldr	r3, [r4, #20]
   3ffac:	ldr	r2, [r4, #12]
   3ffb0:	ldr	r1, [pc, #-1112]	; 3fb60 <ftello64@plt+0x2be0c>
   3ffb4:	bl	13bf8 <gpgrt_fprintf@plt>
   3ffb8:	mov	r0, #1
   3ffbc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ffc0:	mov	r1, r0
   3ffc4:	ldr	r0, [pc, #-1128]	; 3fb64 <ftello64@plt+0x2be10>
   3ffc8:	bl	13a0c <gpgrt_fputs@plt>
   3ffcc:	ldr	r0, [r4, #56]	; 0x38
   3ffd0:	cmp	r0, #0
   3ffd4:	bne	403fc <ftello64@plt+0x2c6a8>
   3ffd8:	mov	r0, #1
   3ffdc:	bl	13790 <_gpgrt_get_std_stream@plt>
   3ffe0:	mov	r1, r0
   3ffe4:	mov	r0, #58	; 0x3a
   3ffe8:	bl	13634 <gpgrt_fputc@plt>
   3ffec:	mov	r0, #1
   3fff0:	bl	13790 <_gpgrt_get_std_stream@plt>
   3fff4:	ldr	ip, [r4, #60]	; 0x3c
   3fff8:	ldr	r1, [pc, #-1148]	; 3fb84 <ftello64@plt+0x2be30>
   3fffc:	cmp	ip, #0
   40000:	ldr	r3, [pc, #-1184]	; 3fb68 <ftello64@plt+0x2be14>
   40004:	ldrb	r2, [r4, #64]	; 0x40
   40008:	moveq	r3, r1
   4000c:	ldr	r1, [pc, #-1192]	; 3fb6c <ftello64@plt+0x2be18>
   40010:	bl	13bf8 <gpgrt_fprintf@plt>
   40014:	ldr	r3, [r4, #60]	; 0x3c
   40018:	cmp	r3, #0
   4001c:	beq	40054 <ftello64@plt+0x2c300>
   40020:	mov	r0, #1
   40024:	bl	13790 <_gpgrt_get_std_stream@plt>
   40028:	ldr	r5, [r4, #60]	; 0x3c
   4002c:	mov	r6, r0
   40030:	mov	r0, r5
   40034:	bl	13814 <strlen@plt>
   40038:	mov	r3, #0
   4003c:	str	r3, [sp]
   40040:	mov	r1, r5
   40044:	ldr	r3, [pc, #-1212]	; 3fb90 <ftello64@plt+0x2be3c>
   40048:	mov	r2, r0
   4004c:	mov	r0, r6
   40050:	bl	13958 <gpgrt_write_sanitized@plt>
   40054:	mov	r0, #1
   40058:	bl	13790 <_gpgrt_get_std_stream@plt>
   4005c:	mov	r1, r0
   40060:	mov	r0, #58	; 0x3a
   40064:	bl	13634 <gpgrt_fputc@plt>
   40068:	mov	r0, #1
   4006c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40070:	mov	r1, r0
   40074:	mov	r0, #10
   40078:	bl	13634 <gpgrt_fputc@plt>
   4007c:	ldr	r3, [r4, #16]
   40080:	cmp	r3, #0
   40084:	bne	3f514 <ftello64@plt+0x2b7c0>
   40088:	ldr	r3, [r8, #120]	; 0x78
   4008c:	cmp	r3, #0
   40090:	beq	3f514 <ftello64@plt+0x2b7c0>
   40094:	ldr	r3, [r8, #264]	; 0x108
   40098:	sub	r3, r3, #6
   4009c:	cmp	r3, #1
   400a0:	bhi	3f514 <ftello64@plt+0x2b7c0>
   400a4:	mov	r0, #1
   400a8:	bl	13790 <_gpgrt_get_std_stream@plt>
   400ac:	add	r3, r4, #76	; 0x4c
   400b0:	mov	r2, sl
   400b4:	mov	r1, r0
   400b8:	ldr	r0, [sp, #36]	; 0x24
   400bc:	bl	1456c <ftello64@plt+0x818>
   400c0:	b	3f514 <ftello64@plt+0x2b7c0>
   400c4:	ldr	r4, [r1, #4]
   400c8:	ldrb	r3, [r4, #60]	; 0x3c
   400cc:	tst	r3, #48	; 0x30
   400d0:	bne	400e0 <ftello64@plt+0x2c38c>
   400d4:	ldr	r3, [r4, #36]	; 0x24
   400d8:	cmp	r3, #0
   400dc:	beq	400ec <ftello64@plt+0x2c398>
   400e0:	ldr	r3, [r8, #364]	; 0x16c
   400e4:	tst	r3, #128	; 0x80
   400e8:	beq	4032c <ftello64@plt+0x2c5d8>
   400ec:	ldr	r0, [sp, #116]	; 0x74
   400f0:	bl	13448 <gcry_free@plt>
   400f4:	mov	r5, #0
   400f8:	ldr	r0, [sp, #112]	; 0x70
   400fc:	str	r5, [sp, #116]	; 0x74
   40100:	bl	13448 <gcry_free@plt>
   40104:	ldr	r3, [sp, #44]	; 0x2c
   40108:	str	r5, [sp, #112]	; 0x70
   4010c:	cmp	r3, r5
   40110:	bne	4053c <ftello64@plt+0x2c7e8>
   40114:	ldr	r3, [r8, #116]	; 0x74
   40118:	cmp	r3, r5
   4011c:	beq	40134 <ftello64@plt+0x2c3e0>
   40120:	add	r1, sp, #112	; 0x70
   40124:	mov	r0, r4
   40128:	bl	31dc4 <ftello64@plt+0x1e070>
   4012c:	cmp	r0, #0
   40130:	bne	40990 <ftello64@plt+0x2cc3c>
   40134:	mov	r0, #1
   40138:	bl	13790 <_gpgrt_get_std_stream@plt>
   4013c:	ldr	r3, [sp, #44]	; 0x2c
   40140:	mov	r2, r4
   40144:	mov	r1, r0
   40148:	ldr	r0, [sp, #36]	; 0x24
   4014c:	bl	3e8c4 <ftello64@plt+0x2ab70>
   40150:	ldr	r3, [sp, #240]	; 0xf0
   40154:	cmp	r3, #1
   40158:	bgt	40168 <ftello64@plt+0x2c414>
   4015c:	ldr	r3, [r8, #112]	; 0x70
   40160:	cmp	r3, #0
   40164:	beq	40198 <ftello64@plt+0x2c444>
   40168:	mov	r3, #0
   4016c:	ldr	r0, [sp, #36]	; 0x24
   40170:	mov	r1, r3
   40174:	mov	r2, r4
   40178:	bl	3e454 <ftello64@plt+0x2a700>
   4017c:	ldr	r0, [sp, #116]	; 0x74
   40180:	cmp	r0, #0
   40184:	beq	40198 <ftello64@plt+0x2c444>
   40188:	ldr	r3, [r8, #96]	; 0x60
   4018c:	cmp	r3, #0
   40190:	bne	40198 <ftello64@plt+0x2c444>
   40194:	bl	3d474 <ftello64@plt+0x29720>
   40198:	ldr	r3, [r8, #116]	; 0x74
   4019c:	cmp	r3, #0
   401a0:	beq	401c4 <ftello64@plt+0x2c470>
   401a4:	ldr	r3, [sp, #112]	; 0x70
   401a8:	cmp	r3, #0
   401ac:	beq	401c4 <ftello64@plt+0x2c470>
   401b0:	mov	r0, #1
   401b4:	bl	13790 <_gpgrt_get_std_stream@plt>
   401b8:	ldr	r2, [sp, #112]	; 0x70
   401bc:	ldr	r1, [pc, #-1620]	; 3fb70 <ftello64@plt+0x2be1c>
   401c0:	bl	13bf8 <gpgrt_fprintf@plt>
   401c4:	ldr	r6, [r8, #100]	; 0x64
   401c8:	cmp	r6, #0
   401cc:	beq	3ee1c <ftello64@plt+0x2b0c8>
   401d0:	mov	r0, r4
   401d4:	bl	3cfe8 <ftello64@plt+0x29294>
   401d8:	mov	r6, #0
   401dc:	b	3ee1c <ftello64@plt+0x2b0c8>
   401e0:	add	r1, sp, #104	; 0x68
   401e4:	mov	r0, r4
   401e8:	bl	31dc4 <ftello64@plt+0x1e070>
   401ec:	cmp	r0, r5
   401f0:	bne	404cc <ftello64@plt+0x2c778>
   401f4:	ldr	fp, [sp, #104]	; 0x68
   401f8:	ldr	r3, [pc, #-1660]	; 3fb84 <ftello64@plt+0x2be30>
   401fc:	cmp	fp, #0
   40200:	moveq	fp, r3
   40204:	ldr	r3, [sp, #48]	; 0x30
   40208:	cmp	r3, #0
   4020c:	beq	3fc14 <ftello64@plt+0x2bec0>
   40210:	mov	r3, #0
   40214:	add	r2, sp, #108	; 0x6c
   40218:	mov	r0, r3
   4021c:	mov	r1, fp
   40220:	bl	14500 <ftello64@plt+0x7ac>
   40224:	add	r1, sp, #144	; 0x90
   40228:	ldr	r5, [pc, #-1724]	; 3fb74 <ftello64@plt+0x2be20>
   4022c:	adds	r3, r0, #0
   40230:	movne	r3, #1
   40234:	mov	r0, r4
   40238:	str	r3, [sp, #72]	; 0x48
   4023c:	bl	31330 <ftello64@plt+0x1d5dc>
   40240:	ldr	r2, [sp, #40]	; 0x28
   40244:	ldr	r3, [pc, #-1748]	; 3fb78 <ftello64@plt+0x2be24>
   40248:	cmp	r2, #0
   4024c:	moveq	r5, r3
   40250:	b	3fc2c <ftello64@plt+0x2bed8>
   40254:	ldr	r0, [sp, #56]	; 0x38
   40258:	bl	13448 <gcry_free@plt>
   4025c:	ldr	r0, [sp, #104]	; 0x68
   40260:	bl	13448 <gcry_free@plt>
   40264:	ldr	r0, [sp, #108]	; 0x6c
   40268:	bl	13448 <gcry_free@plt>
   4026c:	b	3f0c8 <ftello64@plt+0x2b374>
   40270:	ldr	r3, [pc, #-1788]	; 3fb7c <ftello64@plt+0x2be28>
   40274:	ldr	r3, [r3]
   40278:	cmp	r3, #0
   4027c:	beq	3f98c <ftello64@plt+0x2bc38>
   40280:	ldr	r3, [r4, #16]
   40284:	cmp	r3, #0
   40288:	bne	3f974 <ftello64@plt+0x2bc20>
   4028c:	b	3f98c <ftello64@plt+0x2bc38>
   40290:	ldr	r7, [sp, #36]	; 0x24
   40294:	mov	r2, r4
   40298:	mov	r1, sl
   4029c:	mov	r0, r7
   402a0:	bl	143e8 <ftello64@plt+0x694>
   402a4:	ldr	r3, [r8, #464]	; 0x1d0
   402a8:	mov	r2, #0
   402ac:	cmp	r3, r2
   402b0:	movne	r3, #9
   402b4:	moveq	r3, #11
   402b8:	mov	r1, r2
   402bc:	add	r5, r5, r3
   402c0:	mov	r6, r0
   402c4:	mov	r0, r7
   402c8:	bl	143e8 <ftello64@plt+0x694>
   402cc:	mov	r2, #10
   402d0:	mov	r1, #0
   402d4:	bl	132a4 <strtol@plt>
   402d8:	sub	r5, r5, r0
   402dc:	cmp	r5, #41	; 0x29
   402e0:	movcs	r5, #0
   402e4:	mov	r0, #1
   402e8:	bl	13790 <_gpgrt_get_std_stream@plt>
   402ec:	str	r6, [sp]
   402f0:	mov	r2, r5
   402f4:	ldr	r3, [pc, #-1912]	; 3fb84 <ftello64@plt+0x2be30>
   402f8:	ldr	r1, [pc, #-1920]	; 3fb80 <ftello64@plt+0x2be2c>
   402fc:	bl	13bf8 <gpgrt_fprintf@plt>
   40300:	b	3f9d0 <ftello64@plt+0x2bc7c>
   40304:	mov	r0, #1
   40308:	bl	13790 <_gpgrt_get_std_stream@plt>
   4030c:	mov	r1, r0
   40310:	mov	r0, #10
   40314:	bl	13634 <gpgrt_fputc@plt>
   40318:	ldr	r0, [sp, #116]	; 0x74
   4031c:	bl	13448 <gcry_free@plt>
   40320:	ldr	r0, [sp, #112]	; 0x70
   40324:	bl	13448 <gcry_free@plt>
   40328:	b	3f0c8 <ftello64@plt+0x2b374>
   4032c:	mov	r6, #1
   40330:	b	3ee1c <ftello64@plt+0x2b0c8>
   40334:	mov	r0, #1
   40338:	bl	13790 <_gpgrt_get_std_stream@plt>
   4033c:	mov	r1, r0
   40340:	mov	r0, #105	; 0x69
   40344:	bl	13634 <gpgrt_fputc@plt>
   40348:	b	3fc88 <ftello64@plt+0x2bf34>
   4034c:	mov	r0, r6
   40350:	bl	53640 <ftello64@plt+0x3f8ec>
   40354:	subs	r6, r0, #0
   40358:	beq	403d8 <ftello64@plt+0x2c684>
   4035c:	mov	r1, #64	; 0x40
   40360:	bl	13838 <strchr@plt>
   40364:	subs	r7, r0, #0
   40368:	beq	403d8 <ftello64@plt+0x2c684>
   4036c:	mov	r3, #0
   40370:	strb	r3, [r7]
   40374:	mov	r0, r6
   40378:	bl	13814 <strlen@plt>
   4037c:	add	r1, sp, #152	; 0x98
   40380:	mov	r2, r6
   40384:	mov	r3, r0
   40388:	mov	r0, #2
   4038c:	bl	13a84 <gcry_md_hash_buffer@plt>
   40390:	add	r0, sp, #152	; 0x98
   40394:	mov	r1, #160	; 0xa0
   40398:	bl	52b00 <ftello64@plt+0x3edac>
   4039c:	subs	r3, r0, #0
   403a0:	str	r3, [sp, #48]	; 0x30
   403a4:	beq	403d8 <ftello64@plt+0x2c684>
   403a8:	add	r7, r7, #1
   403ac:	mov	r0, #1
   403b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   403b4:	str	r7, [sp, #4]
   403b8:	ldr	r7, [sp, #48]	; 0x30
   403bc:	ldr	r3, [pc, #-2112]	; 3fb84 <ftello64@plt+0x2be30>
   403c0:	str	r7, [sp]
   403c4:	mov	r2, r5
   403c8:	ldr	r1, [pc, #-2120]	; 3fb88 <ftello64@plt+0x2be34>
   403cc:	bl	13bf8 <gpgrt_fprintf@plt>
   403d0:	mov	r0, r7
   403d4:	bl	13448 <gcry_free@plt>
   403d8:	mov	r0, r6
   403dc:	bl	13448 <gcry_free@plt>
   403e0:	b	3fa08 <ftello64@plt+0x2bcb4>
   403e4:	ldr	r0, [sp, #36]	; 0x24
   403e8:	bl	143c8 <ftello64@plt+0x674>
   403ec:	b	3ebd0 <ftello64@plt+0x2ae7c>
   403f0:	ldr	r3, [pc, #-2156]	; 3fb8c <ftello64@plt+0x2be38>
   403f4:	str	r3, [sp, #52]	; 0x34
   403f8:	b	3f1ec <ftello64@plt+0x2b498>
   403fc:	bl	317c8 <ftello64@plt+0x1da74>
   40400:	mov	r5, r0
   40404:	mov	r0, #1
   40408:	bl	13790 <_gpgrt_get_std_stream@plt>
   4040c:	mov	r1, r0
   40410:	mov	r0, r5
   40414:	bl	13a0c <gpgrt_fputs@plt>
   40418:	b	3ffd8 <ftello64@plt+0x2c284>
   4041c:	ldrb	r3, [r4, #68]	; 0x44
   40420:	tst	r3, #32
   40424:	bne	40940 <ftello64@plt+0x2cbec>
   40428:	tst	r3, #64	; 0x40
   4042c:	movne	r5, #101	; 0x65
   40430:	beq	4044c <ftello64@plt+0x2c6f8>
   40434:	mov	r0, #1
   40438:	bl	13790 <_gpgrt_get_std_stream@plt>
   4043c:	mov	r1, r0
   40440:	ldr	r0, [pc, #-2208]	; 3fba8 <ftello64@plt+0x2be54>
   40444:	bl	13a0c <gpgrt_fputs@plt>
   40448:	b	3fee0 <ftello64@plt+0x2c18c>
   4044c:	ldr	r3, [r8, #504]	; 0x1f8
   40450:	cmp	r3, #0
   40454:	beq	407ac <ftello64@plt+0x2ca58>
   40458:	ldr	r3, [r4, #16]
   4045c:	mov	r0, #1
   40460:	cmp	r3, #0
   40464:	beq	40d88 <ftello64@plt+0x2d034>
   40468:	bl	13790 <_gpgrt_get_std_stream@plt>
   4046c:	mov	r1, r0
   40470:	ldr	r0, [pc, #-2268]	; 3fb9c <ftello64@plt+0x2be48>
   40474:	bl	13a0c <gpgrt_fputs@plt>
   40478:	b	3fef4 <ftello64@plt+0x2c1a0>
   4047c:	cmp	r3, #24
   40480:	cmpne	r3, #31
   40484:	moveq	r2, #1
   40488:	movne	r2, #0
   4048c:	bic	r3, r3, #3
   40490:	cmp	r3, #16
   40494:	movne	r3, r2
   40498:	orreq	r3, r2, #1
   4049c:	cmp	r3, #0
   404a0:	beq	40a98 <ftello64@plt+0x2cd44>
   404a4:	ldr	r3, [pc, #-2316]	; 3fba0 <ftello64@plt+0x2be4c>
   404a8:	str	r3, [sp, #64]	; 0x40
   404ac:	b	3f5a8 <ftello64@plt+0x2b854>
   404b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   404b4:	ldr	r2, [r4, #4]
   404b8:	ldr	r3, [pc, #-2352]	; 3fb90 <ftello64@plt+0x2be3c>
   404bc:	str	r5, [sp]
   404c0:	add	r1, r4, #76	; 0x4c
   404c4:	bl	13958 <gpgrt_write_sanitized@plt>
   404c8:	b	3ffb8 <ftello64@plt+0x2c264>
   404cc:	bl	13b50 <gpg_strerror@plt>
   404d0:	mov	r1, r0
   404d4:	ldr	r0, [pc, #-2352]	; 3fbac <ftello64@plt+0x2be58>
   404d8:	bl	4eb24 <ftello64@plt+0x3add0>
   404dc:	b	401f4 <ftello64@plt+0x2c4a0>
   404e0:	tst	r3, #64	; 0x40
   404e4:	beq	4044c <ftello64@plt+0x2c6f8>
   404e8:	mov	r5, #101	; 0x65
   404ec:	ldr	r3, [r4, #16]
   404f0:	cmp	r3, #0
   404f4:	beq	40434 <ftello64@plt+0x2c6e0>
   404f8:	mov	r0, #1
   404fc:	bl	13790 <_gpgrt_get_std_stream@plt>
   40500:	mov	r1, r0
   40504:	ldr	r0, [pc, #-2416]	; 3fb9c <ftello64@plt+0x2be48>
   40508:	bl	13a0c <gpgrt_fputs@plt>
   4050c:	b	3fee0 <ftello64@plt+0x2c18c>
   40510:	mov	r0, sl
   40514:	bl	3cfe8 <ftello64@plt+0x29294>
   40518:	b	3f50c <ftello64@plt+0x2b7b8>
   4051c:	bl	317c8 <ftello64@plt+0x1da74>
   40520:	mov	r4, r0
   40524:	mov	r0, #1
   40528:	bl	13790 <_gpgrt_get_std_stream@plt>
   4052c:	mov	r1, r0
   40530:	mov	r0, r4
   40534:	bl	13a0c <gpgrt_fputs@plt>
   40538:	b	3f41c <ftello64@plt+0x2b6c8>
   4053c:	add	r1, sp, #112	; 0x70
   40540:	mov	r0, r4
   40544:	bl	31dc4 <ftello64@plt+0x1e070>
   40548:	cmp	r0, #0
   4054c:	bne	409a4 <ftello64@plt+0x2cc50>
   40550:	mov	r3, #0
   40554:	mov	r0, r3
   40558:	add	r2, sp, #116	; 0x74
   4055c:	ldr	r1, [sp, #112]	; 0x70
   40560:	bl	14500 <ftello64@plt+0x7ac>
   40564:	cmp	r0, #0
   40568:	movne	r3, #2
   4056c:	strne	r3, [sp, #44]	; 0x2c
   40570:	bne	40134 <ftello64@plt+0x2c3e0>
   40574:	ldr	r3, [sp, #116]	; 0x74
   40578:	cmp	r3, #0
   4057c:	movne	r3, #3
   40580:	moveq	r3, #1
   40584:	str	r3, [sp, #44]	; 0x2c
   40588:	b	40134 <ftello64@plt+0x2c3e0>
   4058c:	mov	r0, #1
   40590:	bl	13790 <_gpgrt_get_std_stream@plt>
   40594:	ldrb	r3, [r4, #25]
   40598:	ldrb	r2, [r4, #24]
   4059c:	ldr	r1, [pc, #-2576]	; 3fb94 <ftello64@plt+0x2be40>
   405a0:	bl	13bf8 <gpgrt_fprintf@plt>
   405a4:	b	3f684 <ftello64@plt+0x2b930>
   405a8:	mov	r0, #1
   405ac:	bl	13790 <_gpgrt_get_std_stream@plt>
   405b0:	bl	134f0 <gpgrt_fflush@plt>
   405b4:	ldr	r3, [r8, #508]	; 0x1fc
   405b8:	cmp	r3, #0
   405bc:	streq	r3, [sp, #60]	; 0x3c
   405c0:	bne	409b8 <ftello64@plt+0x2cc64>
   405c4:	ldr	r2, [sp, #60]	; 0x3c
   405c8:	mov	r3, #0
   405cc:	str	r2, [sp]
   405d0:	str	r3, [sp, #12]
   405d4:	str	r3, [sp, #8]
   405d8:	str	r3, [sp, #4]
   405dc:	mov	r2, r5
   405e0:	mov	r1, r9
   405e4:	ldr	r0, [sp, #36]	; 0x24
   405e8:	bl	3c93c <ftello64@plt+0x28be8>
   405ec:	uxth	r3, r0
   405f0:	cmp	r3, #8
   405f4:	mov	r6, r0
   405f8:	beq	40a18 <ftello64@plt+0x2ccc4>
   405fc:	bhi	40650 <ftello64@plt+0x2c8fc>
   40600:	cmp	r3, #0
   40604:	movne	r5, #37	; 0x25
   40608:	bne	40668 <ftello64@plt+0x2c914>
   4060c:	mov	r5, #33	; 0x21
   40610:	ldr	r3, [r8, #508]	; 0x1fc
   40614:	cmp	r3, #0
   40618:	str	r3, [sp, #80]	; 0x50
   4061c:	beq	3f5bc <ftello64@plt+0x2b868>
   40620:	cmp	r6, #0
   40624:	movne	r3, #0
   40628:	strne	r3, [sp, #80]	; 0x50
   4062c:	beq	40ae8 <ftello64@plt+0x2cd94>
   40630:	ldr	r0, [sp, #60]	; 0x3c
   40634:	cmp	r5, #37	; 0x25
   40638:	moveq	r7, #0
   4063c:	andne	r7, r7, #1
   40640:	bl	18118 <ftello64@plt+0x43c4>
   40644:	cmp	r7, #0
   40648:	beq	3f5c8 <ftello64@plt+0x2b874>
   4064c:	b	3f5bc <ftello64@plt+0x2b868>
   40650:	cmp	r3, #9
   40654:	moveq	r5, #63	; 0x3f
   40658:	beq	40668 <ftello64@plt+0x2c914>
   4065c:	cmp	r3, #53	; 0x35
   40660:	moveq	r5, #63	; 0x3f
   40664:	movne	r5, #37	; 0x25
   40668:	ldr	r3, [r8, #508]	; 0x1fc
   4066c:	cmp	r3, #0
   40670:	str	r3, [sp, #80]	; 0x50
   40674:	beq	3f5c8 <ftello64@plt+0x2b874>
   40678:	subs	r7, r5, #63	; 0x3f
   4067c:	movne	r7, #1
   40680:	b	40620 <ftello64@plt+0x2c8cc>
   40684:	mov	r0, #1
   40688:	bl	13790 <_gpgrt_get_std_stream@plt>
   4068c:	mov	r1, r0
   40690:	mov	r0, #114	; 0x72
   40694:	bl	13634 <gpgrt_fputc@plt>
   40698:	b	3fc88 <ftello64@plt+0x2bf34>
   4069c:	mov	r0, #1
   406a0:	bl	13790 <_gpgrt_get_std_stream@plt>
   406a4:	mov	r1, r0
   406a8:	mov	r0, #35	; 0x23
   406ac:	bl	13634 <gpgrt_fputc@plt>
   406b0:	b	3fd6c <ftello64@plt+0x2c018>
   406b4:	mov	r0, sl
   406b8:	bl	3cfe8 <ftello64@plt+0x29294>
   406bc:	b	3ed68 <ftello64@plt+0x2b014>
   406c0:	mov	r3, #0
   406c4:	mov	r1, r3
   406c8:	mov	r2, sl
   406cc:	ldr	r0, [sp, #36]	; 0x24
   406d0:	bl	3e454 <ftello64@plt+0x2a700>
   406d4:	b	3ed14 <ftello64@plt+0x2afc0>
   406d8:	ldr	r0, [sp, #36]	; 0x24
   406dc:	bl	143c8 <ftello64@plt+0x674>
   406e0:	b	3ecec <ftello64@plt+0x2af98>
   406e4:	add	r1, sp, #112	; 0x70
   406e8:	mov	r0, sl
   406ec:	bl	31dc4 <ftello64@plt+0x1e070>
   406f0:	cmp	r0, #0
   406f4:	bne	408a8 <ftello64@plt+0x2cb54>
   406f8:	mov	r3, #0
   406fc:	mov	r0, r3
   40700:	add	r2, sp, #116	; 0x74
   40704:	ldr	r1, [sp, #112]	; 0x70
   40708:	bl	14500 <ftello64@plt+0x7ac>
   4070c:	cmp	r0, #0
   40710:	movne	r3, #2
   40714:	strne	r3, [sp, #44]	; 0x2c
   40718:	bne	3ece0 <ftello64@plt+0x2af8c>
   4071c:	ldr	r3, [sp, #116]	; 0x74
   40720:	cmp	r3, #0
   40724:	movne	r3, #3
   40728:	moveq	r3, #1
   4072c:	str	r3, [sp, #44]	; 0x2c
   40730:	b	3ece0 <ftello64@plt+0x2af8c>
   40734:	ldr	r3, [sp, #44]	; 0x2c
   40738:	cmp	r3, #0
   4073c:	beq	3fd6c <ftello64@plt+0x2c018>
   40740:	mov	r0, #1
   40744:	bl	13790 <_gpgrt_get_std_stream@plt>
   40748:	mov	r1, r0
   4074c:	mov	r0, #43	; 0x2b
   40750:	bl	13634 <gpgrt_fputc@plt>
   40754:	b	3fd6c <ftello64@plt+0x2c018>
   40758:	mov	r3, #0
   4075c:	str	r3, [sp, #88]	; 0x58
   40760:	str	r3, [sp, #84]	; 0x54
   40764:	mov	r7, #114	; 0x72
   40768:	b	3f1a0 <ftello64@plt+0x2b44c>
   4076c:	mov	r0, #1
   40770:	bl	13790 <_gpgrt_get_std_stream@plt>
   40774:	mov	r1, r0
   40778:	mov	r0, #101	; 0x65
   4077c:	bl	13634 <gpgrt_fputc@plt>
   40780:	b	3fc88 <ftello64@plt+0x2bf34>
   40784:	mov	r0, #1
   40788:	bl	13790 <_gpgrt_get_std_stream@plt>
   4078c:	mov	r5, r0
   40790:	mov	r0, r6
   40794:	bl	13b50 <gpg_strerror@plt>
   40798:	ldr	r1, [pc, #-3080]	; 3fb98 <ftello64@plt+0x2be44>
   4079c:	mov	r2, r0
   407a0:	mov	r0, r5
   407a4:	bl	13bf8 <gpgrt_fprintf@plt>
   407a8:	b	3f71c <ftello64@plt+0x2b9c8>
   407ac:	ldr	r3, [sp, #88]	; 0x58
   407b0:	cmp	r3, #0
   407b4:	movne	r5, #117	; 0x75
   407b8:	bne	404ec <ftello64@plt+0x2c798>
   407bc:	mov	r1, r9
   407c0:	mov	r3, r4
   407c4:	mov	r2, sl
   407c8:	ldr	r0, [sp, #36]	; 0x24
   407cc:	bl	143cc <ftello64@plt+0x678>
   407d0:	ldr	r2, [r4, #16]
   407d4:	ldr	r3, [pc, #-3124]	; 3fba8 <ftello64@plt+0x2be54>
   407d8:	cmp	r2, #0
   407dc:	ldr	r6, [pc, #-3144]	; 3fb9c <ftello64@plt+0x2be48>
   407e0:	moveq	r6, r3
   407e4:	mov	r5, r0
   407e8:	mov	r0, #1
   407ec:	bl	13790 <_gpgrt_get_std_stream@plt>
   407f0:	mov	r1, r0
   407f4:	mov	r0, r6
   407f8:	bl	13a0c <gpgrt_fputs@plt>
   407fc:	cmp	r5, #0
   40800:	beq	3fef4 <ftello64@plt+0x2c1a0>
   40804:	b	3fee0 <ftello64@plt+0x2c18c>
   40808:	bl	1385c <gpg_err_code_from_syserror@plt>
   4080c:	cmp	r0, r6
   40810:	beq	3ec10 <ftello64@plt+0x2aebc>
   40814:	bl	13b50 <gpg_strerror@plt>
   40818:	mov	r1, r0
   4081c:	mov	r0, r7
   40820:	bl	4eb24 <ftello64@plt+0x3add0>
   40824:	b	3ec10 <ftello64@plt+0x2aebc>
   40828:	ldr	r3, [sl, #88]	; 0x58
   4082c:	cmp	r3, #0
   40830:	bne	3ed8c <ftello64@plt+0x2b038>
   40834:	b	3ee10 <ftello64@plt+0x2b0bc>
   40838:	str	r3, [sp, #88]	; 0x58
   4083c:	str	r3, [sp, #84]	; 0x54
   40840:	mov	r7, #101	; 0x65
   40844:	b	3f1a0 <ftello64@plt+0x2b44c>
   40848:	cmp	r3, #24
   4084c:	cmpne	r3, #31
   40850:	moveq	r2, #1
   40854:	movne	r2, #0
   40858:	bic	r3, r3, #3
   4085c:	cmp	r3, #16
   40860:	movne	r3, r2
   40864:	orreq	r3, r2, #1
   40868:	cmp	r3, #0
   4086c:	ldrne	r4, [pc, #-3284]	; 3fba0 <ftello64@plt+0x2be4c>
   40870:	bne	3eec0 <ftello64@plt+0x2b16c>
   40874:	mov	r0, #1
   40878:	bl	13790 <_gpgrt_get_std_stream@plt>
   4087c:	ldrb	r2, [r5, #21]
   40880:	ldr	r1, [pc, #-3300]	; 3fba4 <ftello64@plt+0x2be50>
   40884:	bl	13bf8 <gpgrt_fprintf@plt>
   40888:	b	3ee1c <ftello64@plt+0x2b0c8>
   4088c:	bl	13b50 <gpg_strerror@plt>
   40890:	mov	r1, r0
   40894:	ldr	r0, [pc, #-3312]	; 3fbac <ftello64@plt+0x2be58>
   40898:	bl	4eb24 <ftello64@plt+0x3add0>
   4089c:	ldr	r3, [sp, #40]	; 0x28
   408a0:	str	r3, [sp, #44]	; 0x2c
   408a4:	b	3ece0 <ftello64@plt+0x2af8c>
   408a8:	bl	13b50 <gpg_strerror@plt>
   408ac:	mov	r1, r0
   408b0:	ldr	r0, [pc, #-3340]	; 3fbac <ftello64@plt+0x2be58>
   408b4:	bl	4eb24 <ftello64@plt+0x3add0>
   408b8:	b	406f8 <ftello64@plt+0x2c9a4>
   408bc:	mov	r2, r0
   408c0:	mov	r3, r6
   408c4:	mov	r1, r9
   408c8:	ldr	r0, [sp, #36]	; 0x24
   408cc:	bl	3cdec <ftello64@plt+0x29098>
   408d0:	uxth	r3, r0
   408d4:	cmp	r3, #8
   408d8:	mov	r7, r0
   408dc:	beq	40d5c <ftello64@plt+0x2d008>
   408e0:	bhi	40a48 <ftello64@plt+0x2ccf4>
   408e4:	cmp	r3, #0
   408e8:	bne	40a58 <ftello64@plt+0x2cd04>
   408ec:	ldr	r3, [fp, #4]
   408f0:	mov	r2, #33	; 0x21
   408f4:	add	r3, r3, #1
   408f8:	str	r2, [sp, #48]	; 0x30
   408fc:	str	r3, [fp, #4]
   40900:	b	3ee94 <ftello64@plt+0x2b140>
   40904:	mov	r0, #1
   40908:	bl	13790 <_gpgrt_get_std_stream@plt>
   4090c:	mov	r1, r0
   40910:	mov	r0, #35	; 0x23
   40914:	bl	13634 <gpgrt_fputc@plt>
   40918:	b	3f34c <ftello64@plt+0x2b5f8>
   4091c:	ldr	r3, [sp, #44]	; 0x2c
   40920:	cmp	r3, #0
   40924:	beq	3f34c <ftello64@plt+0x2b5f8>
   40928:	mov	r0, #1
   4092c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40930:	mov	r1, r0
   40934:	mov	r0, #43	; 0x2b
   40938:	bl	13634 <gpgrt_fputc@plt>
   4093c:	b	3f34c <ftello64@plt+0x2b5f8>
   40940:	mov	r0, #1
   40944:	bl	13790 <_gpgrt_get_std_stream@plt>
   40948:	mov	r5, #114	; 0x72
   4094c:	mov	r1, r0
   40950:	ldr	r0, [pc, #-3504]	; 3fba8 <ftello64@plt+0x2be54>
   40954:	bl	13a0c <gpgrt_fputs@plt>
   40958:	b	3fee0 <ftello64@plt+0x2c18c>
   4095c:	add	r3, sp, #132	; 0x84
   40960:	add	r2, sp, #116	; 0x74
   40964:	add	r1, r4, #4
   40968:	ldr	r0, [sp, #36]	; 0x24
   4096c:	bl	1d9e0 <ftello64@plt+0x9c8c>
   40970:	ldr	r3, [r8, #92]	; 0x5c
   40974:	cmp	r3, #0
   40978:	str	r0, [sp, #60]	; 0x3c
   4097c:	bne	3f5d4 <ftello64@plt+0x2b880>
   40980:	ldr	r3, [sp, #132]	; 0x84
   40984:	cmp	r3, #0
   40988:	movne	r5, #63	; 0x3f
   4098c:	b	3f5d4 <ftello64@plt+0x2b880>
   40990:	bl	13b50 <gpg_strerror@plt>
   40994:	mov	r1, r0
   40998:	ldr	r0, [pc, #-3572]	; 3fbac <ftello64@plt+0x2be58>
   4099c:	bl	4eb24 <ftello64@plt+0x3add0>
   409a0:	b	40134 <ftello64@plt+0x2c3e0>
   409a4:	bl	13b50 <gpg_strerror@plt>
   409a8:	mov	r1, r0
   409ac:	ldr	r0, [pc, #-3592]	; 3fbac <ftello64@plt+0x2be58>
   409b0:	bl	4eb24 <ftello64@plt+0x3add0>
   409b4:	b	40550 <ftello64@plt+0x2c7fc>
   409b8:	mov	r1, #132	; 0x84
   409bc:	mov	r0, #1
   409c0:	bl	13c10 <gcry_xcalloc@plt>
   409c4:	str	r0, [sp, #60]	; 0x3c
   409c8:	b	405c4 <ftello64@plt+0x2c870>
   409cc:	ldr	r3, [sp, #112]	; 0x70
   409d0:	cmp	r3, #0
   409d4:	beq	40a10 <ftello64@plt+0x2ccbc>
   409d8:	ldr	r6, [pc, #-3632]	; 3fbb0 <ftello64@plt+0x2be5c>
   409dc:	add	r7, sp, #151	; 0x97
   409e0:	add	r5, sp, #152	; 0x98
   409e4:	mov	r0, #1
   409e8:	bl	13790 <_gpgrt_get_std_stream@plt>
   409ec:	ldrb	r2, [r7, #1]
   409f0:	mov	r1, r6
   409f4:	bl	13bf8 <gpgrt_fprintf@plt>
   409f8:	add	r3, r7, #2
   409fc:	ldr	r2, [sp, #112]	; 0x70
   40a00:	sub	r3, r3, r5
   40a04:	cmp	r2, r3
   40a08:	add	r7, r7, #1
   40a0c:	bhi	409e4 <ftello64@plt+0x2cc90>
   40a10:	mov	r5, #0
   40a14:	b	3f7c0 <ftello64@plt+0x2ba6c>
   40a18:	mov	r5, #45	; 0x2d
   40a1c:	b	40610 <ftello64@plt+0x2c8bc>
   40a20:	ldr	r3, [r8, #364]	; 0x16c
   40a24:	tst	r3, #12
   40a28:	beq	3f044 <ftello64@plt+0x2b2f0>
   40a2c:	lsr	r3, r3, #2
   40a30:	and	r3, r3, #3
   40a34:	mov	r2, #0
   40a38:	mov	r1, #3
   40a3c:	mov	r0, r5
   40a40:	bl	3dfa4 <ftello64@plt+0x2a250>
   40a44:	b	3f044 <ftello64@plt+0x2b2f0>
   40a48:	cmp	r3, #9
   40a4c:	beq	40d74 <ftello64@plt+0x2d020>
   40a50:	cmp	r3, #53	; 0x35
   40a54:	beq	40d74 <ftello64@plt+0x2d020>
   40a58:	ldr	r3, [fp, #16]
   40a5c:	mov	r2, #37	; 0x25
   40a60:	add	r3, r3, #1
   40a64:	str	r2, [sp, #48]	; 0x30
   40a68:	str	r3, [fp, #16]
   40a6c:	b	3ee94 <ftello64@plt+0x2b140>
   40a70:	mov	r0, #1
   40a74:	bl	13790 <_gpgrt_get_std_stream@plt>
   40a78:	mov	r4, r0
   40a7c:	mov	r0, r5
   40a80:	bl	316bc <ftello64@plt+0x1d968>
   40a84:	ldr	r1, [pc, #-3800]	; 3fbb4 <ftello64@plt+0x2be60>
   40a88:	mov	r2, r0
   40a8c:	mov	r0, r4
   40a90:	bl	13bf8 <gpgrt_fprintf@plt>
   40a94:	b	3efe8 <ftello64@plt+0x2b294>
   40a98:	mov	r0, #1
   40a9c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40aa0:	ldrb	r3, [r4]
   40aa4:	ldrb	r2, [r4, #21]
   40aa8:	ldr	r1, [pc, #-3832]	; 3fbb8 <ftello64@plt+0x2be64>
   40aac:	tst	r3, #16
   40ab0:	movne	r3, #120	; 0x78
   40ab4:	moveq	r3, #108	; 0x6c
   40ab8:	bl	13bf8 <gpgrt_fprintf@plt>
   40abc:	b	3f514 <ftello64@plt+0x2b7c0>
   40ac0:	mov	r0, sl
   40ac4:	bl	315a8 <ftello64@plt+0x1d854>
   40ac8:	ldr	r5, [sp, #40]	; 0x28
   40acc:	cmp	r5, #0
   40ad0:	mov	r6, r0
   40ad4:	bne	40cdc <ftello64@plt+0x2cf88>
   40ad8:	mov	r7, r5
   40adc:	str	r5, [sp, #88]	; 0x58
   40ae0:	str	r5, [sp, #84]	; 0x54
   40ae4:	b	3f1e4 <ftello64@plt+0x2b490>
   40ae8:	add	r2, sp, #112	; 0x70
   40aec:	add	r1, sp, #152	; 0x98
   40af0:	ldr	r0, [sp, #60]	; 0x3c
   40af4:	bl	31894 <ftello64@plt+0x1db40>
   40af8:	mov	r3, #1
   40afc:	str	r3, [sp, #80]	; 0x50
   40b00:	b	40630 <ftello64@plt+0x2c8dc>
   40b04:	ldr	r1, [sp, #84]	; 0x54
   40b08:	add	r2, sp, #132	; 0x84
   40b0c:	ldr	r0, [sp, #36]	; 0x24
   40b10:	bl	1d9e0 <ftello64@plt+0x9c8c>
   40b14:	mov	r4, r0
   40b18:	mov	r0, #1
   40b1c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40b20:	mov	r1, r4
   40b24:	ldr	r2, [sp, #132]	; 0x84
   40b28:	bl	53d28 <ftello64@plt+0x3ffd4>
   40b2c:	mov	r0, r4
   40b30:	bl	13448 <gcry_free@plt>
   40b34:	b	3f010 <ftello64@plt+0x2b2bc>
   40b38:	ldr	r5, [sp, #128]	; 0x80
   40b3c:	str	r6, [sp, #48]	; 0x30
   40b40:	cmp	r5, #0
   40b44:	mov	r2, #0
   40b48:	mov	r6, r4
   40b4c:	beq	40be8 <ftello64@plt+0x2ce94>
   40b50:	ldrb	r1, [r6]
   40b54:	cmp	r1, #10
   40b58:	beq	40bf8 <ftello64@plt+0x2cea4>
   40b5c:	mov	r2, r5
   40b60:	mov	r1, #10
   40b64:	mov	r0, r6
   40b68:	bl	139dc <memchr@plt>
   40b6c:	subs	r7, r0, #0
   40b70:	beq	40c04 <ftello64@plt+0x2ceb0>
   40b74:	mov	r0, #1
   40b78:	bl	13790 <_gpgrt_get_std_stream@plt>
   40b7c:	mov	r2, #5
   40b80:	ldr	r1, [pc, #-4044]	; 3fbbc <ftello64@plt+0x2be68>
   40b84:	mov	r4, r0
   40b88:	mov	r0, #0
   40b8c:	bl	13484 <dcgettext@plt>
   40b90:	ldr	r1, [pc, #-4056]	; 3fbc0 <ftello64@plt+0x2be6c>
   40b94:	mov	r2, r0
   40b98:	mov	r0, r4
   40b9c:	bl	13bf8 <gpgrt_fprintf@plt>
   40ba0:	mov	r0, #1
   40ba4:	bl	13790 <_gpgrt_get_std_stream@plt>
   40ba8:	sub	r4, r7, r6
   40bac:	mov	r3, #0
   40bb0:	mov	r2, r4
   40bb4:	mov	r1, r6
   40bb8:	str	r3, [sp]
   40bbc:	bl	13958 <gpgrt_write_sanitized@plt>
   40bc0:	mov	r0, #1
   40bc4:	bl	13790 <_gpgrt_get_std_stream@plt>
   40bc8:	sub	r5, r5, r4
   40bcc:	mov	r1, r0
   40bd0:	mov	r0, #10
   40bd4:	bl	13634 <gpgrt_fputc@plt>
   40bd8:	mov	r2, r7
   40bdc:	cmp	r5, #0
   40be0:	mov	r6, r7
   40be4:	bne	40b50 <ftello64@plt+0x2cdfc>
   40be8:	ldr	r6, [sp, #48]	; 0x30
   40bec:	cmp	r2, #0
   40bf0:	bne	40bec <ftello64@plt+0x2ce98>
   40bf4:	b	3f0a4 <ftello64@plt+0x2b350>
   40bf8:	add	r7, r6, #1
   40bfc:	sub	r5, r5, #1
   40c00:	b	40bdc <ftello64@plt+0x2ce88>
   40c04:	mov	r0, #1
   40c08:	mov	r4, r6
   40c0c:	ldr	r6, [sp, #48]	; 0x30
   40c10:	str	r7, [sp, #48]	; 0x30
   40c14:	bl	13790 <_gpgrt_get_std_stream@plt>
   40c18:	mov	r2, #5
   40c1c:	ldr	r1, [pc, #376]	; 40d9c <ftello64@plt+0x2d048>
   40c20:	mov	r7, r0
   40c24:	ldr	r0, [sp, #48]	; 0x30
   40c28:	bl	13484 <dcgettext@plt>
   40c2c:	ldr	r1, [pc, #364]	; 40da0 <ftello64@plt+0x2d04c>
   40c30:	mov	r2, r0
   40c34:	mov	r0, r7
   40c38:	bl	13bf8 <gpgrt_fprintf@plt>
   40c3c:	mov	r0, #1
   40c40:	bl	13790 <_gpgrt_get_std_stream@plt>
   40c44:	ldr	r3, [sp, #48]	; 0x30
   40c48:	mov	r1, r4
   40c4c:	str	r3, [sp]
   40c50:	mov	r2, r5
   40c54:	bl	13958 <gpgrt_write_sanitized@plt>
   40c58:	mov	r0, #1
   40c5c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40c60:	mov	r1, r0
   40c64:	mov	r0, #10
   40c68:	bl	13634 <gpgrt_fputc@plt>
   40c6c:	b	3f0a4 <ftello64@plt+0x2b350>
   40c70:	mov	r0, #1
   40c74:	bl	13790 <_gpgrt_get_std_stream@plt>
   40c78:	mov	r4, r0
   40c7c:	mov	r0, r7
   40c80:	bl	13b50 <gpg_strerror@plt>
   40c84:	ldr	r1, [pc, #280]	; 40da4 <ftello64@plt+0x2d050>
   40c88:	mov	r2, r0
   40c8c:	mov	r0, r4
   40c90:	bl	13bf8 <gpgrt_fprintf@plt>
   40c94:	b	3f010 <ftello64@plt+0x2b2bc>
   40c98:	mov	r0, #1
   40c9c:	bl	13790 <_gpgrt_get_std_stream@plt>
   40ca0:	ldr	r2, [sp, #84]	; 0x54
   40ca4:	ldr	r1, [pc, #252]	; 40da8 <ftello64@plt+0x2d054>
   40ca8:	bl	13bf8 <gpgrt_fprintf@plt>
   40cac:	b	3fc88 <ftello64@plt+0x2bf34>
   40cb0:	mov	r2, #0
   40cb4:	mov	r1, #3
   40cb8:	mov	r0, r5
   40cbc:	bl	3dc84 <ftello64@plt+0x29f30>
   40cc0:	ldrb	r3, [r5]
   40cc4:	b	3f03c <ftello64@plt+0x2b2e8>
   40cc8:	mov	r0, r5
   40ccc:	mov	r2, #0
   40cd0:	mov	r1, #3
   40cd4:	bl	3ddf0 <ftello64@plt+0x2a09c>
   40cd8:	b	3f05c <ftello64@plt+0x2b308>
   40cdc:	mov	r0, #1
   40ce0:	bl	13790 <_gpgrt_get_std_stream@plt>
   40ce4:	mov	r1, r0
   40ce8:	ldr	r0, [pc, #188]	; 40dac <ftello64@plt+0x2d058>
   40cec:	bl	13a0c <gpgrt_fputs@plt>
   40cf0:	mov	r0, #1
   40cf4:	bl	13790 <_gpgrt_get_std_stream@plt>
   40cf8:	ldrb	r3, [sl, #31]
   40cfc:	ldr	r2, [sp, #136]	; 0x88
   40d00:	ldr	r5, [sp, #140]	; 0x8c
   40d04:	str	r3, [sp, #64]	; 0x40
   40d08:	str	r2, [sp, #60]	; 0x3c
   40d0c:	str	r0, [sp, #52]	; 0x34
   40d10:	mov	r0, sl
   40d14:	bl	31800 <ftello64@plt+0x1daac>
   40d18:	str	r0, [sp, #56]	; 0x38
   40d1c:	ldr	r0, [sl, #4]
   40d20:	bl	317c8 <ftello64@plt+0x1da74>
   40d24:	ldr	r1, [sp, #56]	; 0x38
   40d28:	ldr	r2, [sp, #60]	; 0x3c
   40d2c:	str	r1, [sp, #8]
   40d30:	str	r2, [sp]
   40d34:	str	r5, [sp, #4]
   40d38:	ldr	r3, [sp, #64]	; 0x40
   40d3c:	mov	r2, r6
   40d40:	ldr	r1, [pc, #104]	; 40db0 <ftello64@plt+0x2d05c>
   40d44:	str	r7, [sp, #88]	; 0x58
   40d48:	str	r7, [sp, #84]	; 0x54
   40d4c:	str	r0, [sp, #12]
   40d50:	ldr	r0, [sp, #52]	; 0x34
   40d54:	bl	13bf8 <gpgrt_fprintf@plt>
   40d58:	b	3f2a0 <ftello64@plt+0x2b54c>
   40d5c:	ldr	r3, [fp, #8]
   40d60:	mov	r2, #45	; 0x2d
   40d64:	add	r3, r3, #1
   40d68:	str	r2, [sp, #48]	; 0x30
   40d6c:	str	r3, [fp, #8]
   40d70:	b	3ee94 <ftello64@plt+0x2b140>
   40d74:	ldr	r3, [fp, #12]
   40d78:	add	r3, r3, #1
   40d7c:	str	r3, [fp, #12]
   40d80:	b	3ee1c <ftello64@plt+0x2b0c8>
   40d84:	bl	134b4 <__stack_chk_fail@plt>
   40d88:	bl	13790 <_gpgrt_get_std_stream@plt>
   40d8c:	mov	r1, r0
   40d90:	ldr	r0, [pc, #28]	; 40db4 <ftello64@plt+0x2d060>
   40d94:	bl	13a0c <gpgrt_fputs@plt>
   40d98:	b	3fef4 <ftello64@plt+0x2c1a0>
   40d9c:	andeq	r2, r6, r0, asr #27
   40da0:	ldrdeq	r2, [r6], -r8
   40da4:	andeq	lr, r5, r8, asr #28
   40da8:	andeq	r2, r6, r0, lsl #15
   40dac:	andeq	r2, r6, r8, ror #23
   40db0:	andeq	lr, r5, r4, lsl #27
   40db4:	strdeq	r2, [r6], -r8
   40db8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40dbc:	sub	sp, sp, #52	; 0x34
   40dc0:	ldr	r6, [pc, #720]	; 41098 <ftello64@plt+0x2d344>
   40dc4:	ldr	r8, [pc, #720]	; 4109c <ftello64@plt+0x2d348>
   40dc8:	mov	r9, r0
   40dcc:	ldr	r3, [r6, #92]	; 0x5c
   40dd0:	ldr	ip, [r8]
   40dd4:	cmp	r3, #0
   40dd8:	mov	r3, #0
   40ddc:	str	r3, [sp, #20]
   40de0:	str	r3, [sp, #24]
   40de4:	str	r3, [sp, #16]
   40de8:	str	r3, [sp, #28]
   40dec:	str	r3, [sp, #32]
   40df0:	str	r3, [sp, #36]	; 0x24
   40df4:	str	r3, [sp, #40]	; 0x28
   40df8:	movne	r3, #1
   40dfc:	strne	r3, [sp, #20]
   40e00:	mov	r7, r1
   40e04:	mov	r5, r2
   40e08:	str	ip, [sp, #44]	; 0x2c
   40e0c:	bl	1f600 <ftello64@plt+0xb8ac>
   40e10:	subs	r4, r0, #0
   40e14:	beq	40f9c <ftello64@plt+0x2d248>
   40e18:	bl	20cf8 <ftello64@plt+0xcfa4>
   40e1c:	cmp	r0, #0
   40e20:	bne	40fb0 <ftello64@plt+0x2d25c>
   40e24:	mov	fp, #0
   40e28:	orr	r5, r7, r5
   40e2c:	mov	sl, fp
   40e30:	str	fp, [sp, #8]
   40e34:	add	r1, sp, #16
   40e38:	mov	r0, r4
   40e3c:	bl	1f96c <ftello64@plt+0xbc18>
   40e40:	subs	r3, r0, #0
   40e44:	beq	40edc <ftello64@plt+0x2d188>
   40e48:	uxth	r3, r3
   40e4c:	cmp	r3, #222	; 0xde
   40e50:	cmpne	r3, #3
   40e54:	bne	40f64 <ftello64@plt+0x2d210>
   40e58:	mov	r0, r4
   40e5c:	bl	20d70 <ftello64@plt+0xd01c>
   40e60:	cmp	r0, #0
   40e64:	beq	40e34 <ftello64@plt+0x2d0e0>
   40e68:	str	r0, [sp, #8]
   40e6c:	mov	r0, #1
   40e70:	bl	13790 <_gpgrt_get_std_stream@plt>
   40e74:	bl	134f0 <gpgrt_fflush@plt>
   40e78:	ldr	r3, [sp, #8]
   40e7c:	uxth	r2, r3
   40e80:	cmp	r2, #27
   40e84:	beq	40e9c <ftello64@plt+0x2d148>
   40e88:	mov	r0, r3
   40e8c:	bl	13b50 <gpg_strerror@plt>
   40e90:	mov	r1, r0
   40e94:	ldr	r0, [pc, #516]	; 410a0 <ftello64@plt+0x2d34c>
   40e98:	bl	4eb24 <ftello64@plt+0x3add0>
   40e9c:	mov	r0, r4
   40ea0:	bl	20020 <ftello64@plt+0xc2cc>
   40ea4:	cmp	r0, #0
   40ea8:	bne	41054 <ftello64@plt+0x2d300>
   40eac:	ldr	r3, [r6, #92]	; 0x5c
   40eb0:	cmp	r3, #0
   40eb4:	beq	40f74 <ftello64@plt+0x2d220>
   40eb8:	ldr	r3, [r6, #96]	; 0x60
   40ebc:	cmp	r3, #0
   40ec0:	bne	40f74 <ftello64@plt+0x2d220>
   40ec4:	ldr	r3, [sp, #20]
   40ec8:	cmp	r3, #0
   40ecc:	beq	40f74 <ftello64@plt+0x2d220>
   40ed0:	add	r0, sp, #20
   40ed4:	bl	3d54c <ftello64@plt+0x297f8>
   40ed8:	b	40f74 <ftello64@plt+0x2d220>
   40edc:	cmp	r5, #0
   40ee0:	mov	fp, r5
   40ee4:	bne	40f3c <ftello64@plt+0x2d1e8>
   40ee8:	ldr	r2, [r6, #364]	; 0x16c
   40eec:	ldr	r1, [r6, #96]	; 0x60
   40ef0:	and	r2, r2, #4096	; 0x1000
   40ef4:	orrs	r3, r2, r1
   40ef8:	beq	40fd0 <ftello64@plt+0x2d27c>
   40efc:	ldr	r1, [sp, #16]
   40f00:	mov	r0, r9
   40f04:	bl	1d478 <ftello64@plt+0x9724>
   40f08:	ldr	r2, [r6, #136]	; 0x88
   40f0c:	add	r3, sp, #20
   40f10:	str	r3, [sp, #4]
   40f14:	str	r2, [sp]
   40f18:	mov	r3, fp
   40f1c:	mov	r2, r7
   40f20:	ldr	r1, [sp, #16]
   40f24:	mov	r0, r9
   40f28:	bl	3eb6c <ftello64@plt+0x2ae18>
   40f2c:	ldr	r0, [sp, #16]
   40f30:	bl	24498 <ftello64@plt+0x10744>
   40f34:	str	sl, [sp, #16]
   40f38:	b	40e58 <ftello64@plt+0x2d104>
   40f3c:	ldr	r1, [sp, #16]
   40f40:	bl	144f4 <ftello64@plt+0x7a0>
   40f44:	cmp	r0, #0
   40f48:	andne	r3, r7, #1
   40f4c:	moveq	r3, #0
   40f50:	cmp	r3, #0
   40f54:	bne	40f2c <ftello64@plt+0x2d1d8>
   40f58:	clz	fp, r0
   40f5c:	lsr	fp, fp, #5
   40f60:	b	40ee8 <ftello64@plt+0x2d194>
   40f64:	bl	13b50 <gpg_strerror@plt>
   40f68:	mov	r1, r0
   40f6c:	ldr	r0, [pc, #304]	; 410a4 <ftello64@plt+0x2d350>
   40f70:	bl	4eb24 <ftello64@plt+0x3add0>
   40f74:	ldr	r0, [sp, #16]
   40f78:	bl	24498 <ftello64@plt+0x10744>
   40f7c:	mov	r0, r4
   40f80:	bl	1f508 <ftello64@plt+0xb7b4>
   40f84:	ldr	r2, [sp, #44]	; 0x2c
   40f88:	ldr	r3, [r8]
   40f8c:	cmp	r2, r3
   40f90:	bne	41094 <ftello64@plt+0x2d340>
   40f94:	add	sp, sp, #52	; 0x34
   40f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40f9c:	bl	1385c <gpg_err_code_from_syserror@plt>
   40fa0:	cmp	r0, #0
   40fa4:	uxthne	r0, r0
   40fa8:	orrne	r0, r0, #33554432	; 0x2000000
   40fac:	beq	40e24 <ftello64@plt+0x2d0d0>
   40fb0:	uxth	r3, r0
   40fb4:	cmp	r3, #27
   40fb8:	beq	40f74 <ftello64@plt+0x2d220>
   40fbc:	bl	13b50 <gpg_strerror@plt>
   40fc0:	mov	r1, r0
   40fc4:	ldr	r0, [pc, #220]	; 410a8 <ftello64@plt+0x2d354>
   40fc8:	bl	4eb24 <ftello64@plt+0x3add0>
   40fcc:	b	40f74 <ftello64@plt+0x2d220>
   40fd0:	mov	r0, r4
   40fd4:	bl	1f80c <ftello64@plt+0xbab8>
   40fd8:	ldr	r2, [sp, #8]
   40fdc:	cmp	r2, r0
   40fe0:	str	r0, [sp, #12]
   40fe4:	beq	40efc <ftello64@plt+0x2d1a8>
   40fe8:	mov	r0, #1
   40fec:	bl	13790 <_gpgrt_get_std_stream@plt>
   40ff0:	ldr	r2, [sp, #12]
   40ff4:	ldr	r1, [pc, #176]	; 410ac <ftello64@plt+0x2d358>
   40ff8:	bl	13bf8 <gpgrt_fprintf@plt>
   40ffc:	ldr	r0, [sp, #12]
   41000:	bl	13814 <strlen@plt>
   41004:	subs	r3, r0, #0
   41008:	strne	r4, [sp, #8]
   4100c:	movne	r4, r3
   41010:	beq	41034 <ftello64@plt+0x2d2e0>
   41014:	mov	r0, #1
   41018:	bl	13790 <_gpgrt_get_std_stream@plt>
   4101c:	mov	r1, r0
   41020:	mov	r0, #45	; 0x2d
   41024:	bl	13634 <gpgrt_fputc@plt>
   41028:	subs	r4, r4, #1
   4102c:	bne	41014 <ftello64@plt+0x2d2c0>
   41030:	ldr	r4, [sp, #8]
   41034:	mov	r0, #1
   41038:	bl	13790 <_gpgrt_get_std_stream@plt>
   4103c:	ldr	r3, [sp, #12]
   41040:	str	r3, [sp, #8]
   41044:	mov	r1, r0
   41048:	mov	r0, #10
   4104c:	bl	13634 <gpgrt_fputc@plt>
   41050:	b	40efc <ftello64@plt+0x2d1a8>
   41054:	mov	r0, r4
   41058:	bl	20020 <ftello64@plt+0xc2cc>
   4105c:	mov	r3, #5
   41060:	str	r3, [sp]
   41064:	ldr	r2, [pc, #68]	; 410b0 <ftello64@plt+0x2d35c>
   41068:	ldr	r1, [pc, #68]	; 410b4 <ftello64@plt+0x2d360>
   4106c:	mov	r3, r0
   41070:	mov	r0, #0
   41074:	bl	13cf4 <dcngettext@plt>
   41078:	mov	r5, r0
   4107c:	mov	r0, r4
   41080:	bl	20020 <ftello64@plt+0xc2cc>
   41084:	mov	r1, r0
   41088:	mov	r0, r5
   4108c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   41090:	b	40eac <ftello64@plt+0x2d158>
   41094:	bl	134b4 <__stack_chk_fail@plt>
   41098:	andeq	r8, r7, r0, asr r2
   4109c:	andeq	r6, r7, r8, ror #19
   410a0:	andeq	r2, r6, r4, lsl #28
   410a4:	andeq	ip, r5, r4, asr sl
   410a8:	andeq	r2, r6, r4, ror #27
   410ac:	andeq	sp, r5, ip, lsr #8
   410b0:	andeq	r2, r6, r4, lsr #28
   410b4:	andeq	r2, r6, r8, asr lr
   410b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   410bc:	mov	r4, #0
   410c0:	ldr	sl, [pc, #488]	; 412b0 <ftello64@plt+0x2d55c>
   410c4:	sub	sp, sp, #60	; 0x3c
   410c8:	mov	r7, r2
   410cc:	ldr	ip, [sl]
   410d0:	mov	r5, r0
   410d4:	mov	fp, r1
   410d8:	mov	r0, r4
   410dc:	mov	r2, #5
   410e0:	ldr	r1, [pc, #460]	; 412b4 <ftello64@plt+0x2d560>
   410e4:	mov	r9, r3
   410e8:	str	ip, [sp, #52]	; 0x34
   410ec:	str	r4, [sp, #20]
   410f0:	bl	13484 <dcgettext@plt>
   410f4:	add	r6, sp, #28
   410f8:	cmp	r7, r4
   410fc:	str	r4, [sp, #28]
   41100:	str	r4, [r6, #4]
   41104:	str	r4, [r6, #8]
   41108:	str	r4, [r6, #12]
   4110c:	str	r4, [r6, #16]
   41110:	str	r4, [r6, #20]
   41114:	str	r0, [sp, #12]
   41118:	bne	41130 <ftello64@plt+0x2d3dc>
   4111c:	ldr	r4, [pc, #404]	; 412b8 <ftello64@plt+0x2d564>
   41120:	ldr	r3, [r4, #92]	; 0x5c
   41124:	cmp	r3, #0
   41128:	movne	r3, #1
   4112c:	strne	r3, [sp, #28]
   41130:	add	r8, sp, #20
   41134:	str	r7, [sp]
   41138:	mov	r3, fp
   4113c:	str	r8, [sp, #4]
   41140:	mov	r2, #0
   41144:	add	r1, sp, #24
   41148:	mov	r0, r5
   4114c:	bl	1c094 <ftello64@plt+0x8340>
   41150:	subs	r4, r0, #0
   41154:	bne	41280 <ftello64@plt+0x2d52c>
   41158:	ldr	r4, [pc, #344]	; 412b8 <ftello64@plt+0x2d564>
   4115c:	ldr	r3, [r4, #364]	; 0x16c
   41160:	tst	r3, #256	; 0x100
   41164:	beq	41174 <ftello64@plt+0x2d420>
   41168:	ldr	r3, [r4, #96]	; 0x60
   4116c:	cmp	r3, #0
   41170:	beq	411e4 <ftello64@plt+0x2d490>
   41174:	ldr	r3, [r4, #136]	; 0x88
   41178:	mov	r2, r7
   4117c:	ldr	r1, [sp, #20]
   41180:	stm	sp, {r3, r6}
   41184:	mov	r0, r5
   41188:	mov	r3, r9
   4118c:	bl	3eb6c <ftello64@plt+0x2ae18>
   41190:	ldr	r0, [sp, #20]
   41194:	bl	24498 <ftello64@plt+0x10744>
   41198:	mov	r3, r8
   4119c:	mov	r2, #0
   411a0:	ldr	r1, [sp, #24]
   411a4:	mov	r0, r5
   411a8:	bl	1b548 <ftello64@plt+0x77f4>
   411ac:	cmp	r0, #0
   411b0:	beq	4115c <ftello64@plt+0x2d408>
   411b4:	mov	r0, r5
   411b8:	ldr	r1, [sp, #24]
   411bc:	bl	1b658 <ftello64@plt+0x7904>
   411c0:	ldr	r3, [r4, #92]	; 0x5c
   411c4:	cmp	r3, #0
   411c8:	bne	4125c <ftello64@plt+0x2d508>
   411cc:	ldr	r2, [sp, #52]	; 0x34
   411d0:	ldr	r3, [sl]
   411d4:	cmp	r2, r3
   411d8:	bne	412ac <ftello64@plt+0x2d558>
   411dc:	add	sp, sp, #60	; 0x3c
   411e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   411e4:	ldr	r0, [sp, #24]
   411e8:	bl	1dbbc <ftello64@plt+0x9e68>
   411ec:	bl	1f80c <ftello64@plt+0xbab8>
   411f0:	mov	fp, r0
   411f4:	mov	r0, #1
   411f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   411fc:	mov	r3, fp
   41200:	ldr	r2, [sp, #12]
   41204:	ldr	r1, [pc, #176]	; 412bc <ftello64@plt+0x2d568>
   41208:	bl	13bf8 <gpgrt_fprintf@plt>
   4120c:	mov	r0, fp
   41210:	bl	13814 <strlen@plt>
   41214:	mov	fp, r0
   41218:	ldr	r0, [sp, #12]
   4121c:	bl	13814 <strlen@plt>
   41220:	add	fp, fp, r0
   41224:	add	fp, fp, #2
   41228:	mov	r0, #1
   4122c:	bl	13790 <_gpgrt_get_std_stream@plt>
   41230:	mov	r1, r0
   41234:	mov	r0, #45	; 0x2d
   41238:	bl	13634 <gpgrt_fputc@plt>
   4123c:	subs	fp, fp, #1
   41240:	bne	41228 <ftello64@plt+0x2d4d4>
   41244:	mov	r0, #1
   41248:	bl	13790 <_gpgrt_get_std_stream@plt>
   4124c:	mov	r1, r0
   41250:	mov	r0, #10
   41254:	bl	13634 <gpgrt_fputc@plt>
   41258:	b	41174 <ftello64@plt+0x2d420>
   4125c:	ldr	r3, [r4, #96]	; 0x60
   41260:	cmp	r3, #0
   41264:	bne	411cc <ftello64@plt+0x2d478>
   41268:	ldr	r3, [sp, #28]
   4126c:	cmp	r3, #0
   41270:	beq	411cc <ftello64@plt+0x2d478>
   41274:	mov	r0, r6
   41278:	bl	3d54c <ftello64@plt+0x297f8>
   4127c:	b	411cc <ftello64@plt+0x2d478>
   41280:	bl	13b50 <gpg_strerror@plt>
   41284:	mov	r1, r0
   41288:	ldr	r0, [pc, #48]	; 412c0 <ftello64@plt+0x2d56c>
   4128c:	bl	4eb24 <ftello64@plt+0x3add0>
   41290:	mov	r0, r5
   41294:	ldr	r1, [sp, #24]
   41298:	bl	1b658 <ftello64@plt+0x7904>
   4129c:	mov	r1, r4
   412a0:	ldr	r0, [pc, #28]	; 412c4 <ftello64@plt+0x2d570>
   412a4:	bl	391bc <ftello64@plt+0x25468>
   412a8:	b	411cc <ftello64@plt+0x2d478>
   412ac:	bl	134b4 <__stack_chk_fail@plt>
   412b0:	andeq	r6, r7, r8, ror #19
   412b4:	andeq	r2, r6, r8, lsl #29
   412b8:	andeq	r8, r7, r0, asr r2
   412bc:			; <UNDEFINED> instruction: 0x00062eb8
   412c0:	muleq	r6, r0, lr
   412c4:	andeq	r2, r6, r8, lsr #29
   412c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   412cc:	mov	r5, r1
   412d0:	ldr	r6, [pc, #976]	; 416a8 <ftello64@plt+0x2d954>
   412d4:	ldr	r8, [pc, #976]	; 416ac <ftello64@plt+0x2d958>
   412d8:	sub	sp, sp, #68	; 0x44
   412dc:	ldr	r1, [r6, #96]	; 0x60
   412e0:	ldr	r3, [r8]
   412e4:	cmp	r1, #0
   412e8:	mov	r7, r2
   412ec:	str	r3, [sp, #60]	; 0x3c
   412f0:	mov	r4, r0
   412f4:	bne	41478 <ftello64@plt+0x2d724>
   412f8:	mov	r0, r4
   412fc:	bl	143c8 <ftello64@plt+0x674>
   41300:	mov	r0, r4
   41304:	bl	14590 <ftello64@plt+0x83c>
   41308:	cmp	r7, #0
   4130c:	bne	41360 <ftello64@plt+0x2d60c>
   41310:	cmp	r5, #0
   41314:	ldr	r3, [r6, #124]	; 0x7c
   41318:	beq	4134c <ftello64@plt+0x2d5f8>
   4131c:	mov	r2, r7
   41320:	mov	r1, r5
   41324:	mov	r0, r4
   41328:	bl	410b8 <ftello64@plt+0x2d364>
   4132c:	mov	r0, r4
   41330:	bl	14594 <ftello64@plt+0x840>
   41334:	ldr	r2, [sp, #60]	; 0x3c
   41338:	ldr	r3, [r8]
   4133c:	cmp	r2, r3
   41340:	bne	416a4 <ftello64@plt+0x2d950>
   41344:	add	sp, sp, #68	; 0x44
   41348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4134c:	mov	r2, r3
   41350:	mov	r1, r5
   41354:	mov	r0, r4
   41358:	bl	40db8 <ftello64@plt+0x2d064>
   4135c:	b	4132c <ftello64@plt+0x2d5d8>
   41360:	ldr	r3, [r6, #92]	; 0x5c
   41364:	add	r7, sp, #36	; 0x24
   41368:	cmp	r3, #0
   4136c:	mov	r3, #0
   41370:	str	r3, [r7, #4]
   41374:	str	r3, [sp, #28]
   41378:	str	r3, [sp, #36]	; 0x24
   4137c:	str	r3, [sp, #32]
   41380:	str	r3, [r7, #8]
   41384:	str	r3, [r7, #12]
   41388:	str	r3, [r7, #16]
   4138c:	str	r3, [r7, #20]
   41390:	bne	41600 <ftello64@plt+0x2d8ac>
   41394:	cmp	r5, #0
   41398:	beq	4132c <ftello64@plt+0x2d5d8>
   4139c:	add	r3, sp, #28
   413a0:	add	fp, sp, #32
   413a4:	str	r3, [sp, #16]
   413a8:	b	413c8 <ftello64@plt+0x2d674>
   413ac:	bl	13b50 <gpg_strerror@plt>
   413b0:	mov	r1, r0
   413b4:	ldr	r0, [pc, #756]	; 416b0 <ftello64@plt+0x2d95c>
   413b8:	bl	4eb24 <ftello64@plt+0x3add0>
   413bc:	ldr	r5, [r5]
   413c0:	cmp	r5, #0
   413c4:	beq	41448 <ftello64@plt+0x2d6f4>
   413c8:	mov	r3, #1
   413cc:	add	r9, r5, #8
   413d0:	str	r3, [sp, #4]
   413d4:	str	fp, [sp]
   413d8:	mov	r3, r9
   413dc:	mov	r2, #0
   413e0:	ldr	r1, [sp, #16]
   413e4:	mov	r0, r4
   413e8:	bl	1c9f4 <ftello64@plt+0x8ca0>
   413ec:	subs	sl, r0, #0
   413f0:	beq	415bc <ftello64@plt+0x2d868>
   413f4:	uxth	r3, sl
   413f8:	cmp	r3, #9
   413fc:	bne	413ac <ftello64@plt+0x2d658>
   41400:	ldr	r3, [r6]
   41404:	cmp	r3, #0
   41408:	beq	413bc <ftello64@plt+0x2d668>
   4140c:	mov	r2, #5
   41410:	ldr	r1, [pc, #668]	; 416b4 <ftello64@plt+0x2d960>
   41414:	mov	r0, #0
   41418:	bl	13484 <dcgettext@plt>
   4141c:	str	r0, [sp, #20]
   41420:	mov	r0, sl
   41424:	bl	13b50 <gpg_strerror@plt>
   41428:	ldr	r3, [sp, #20]
   4142c:	mov	r1, r9
   41430:	mov	r2, r0
   41434:	mov	r0, r3
   41438:	bl	4eac0 <ftello64@plt+0x3ad6c>
   4143c:	ldr	r5, [r5]
   41440:	cmp	r5, #0
   41444:	bne	413c8 <ftello64@plt+0x2d674>
   41448:	ldr	r3, [r6, #92]	; 0x5c
   4144c:	cmp	r3, #0
   41450:	beq	4132c <ftello64@plt+0x2d5d8>
   41454:	ldr	r3, [r6, #96]	; 0x60
   41458:	cmp	r3, #0
   4145c:	bne	4132c <ftello64@plt+0x2d5d8>
   41460:	ldr	r3, [sp, #36]	; 0x24
   41464:	cmp	r3, #0
   41468:	beq	4132c <ftello64@plt+0x2d5d8>
   4146c:	mov	r0, r7
   41470:	bl	3d54c <ftello64@plt+0x297f8>
   41474:	b	4132c <ftello64@plt+0x2d5d8>
   41478:	add	r3, sp, #28
   4147c:	mov	ip, r3
   41480:	add	r1, sp, #27
   41484:	add	r2, sp, #26
   41488:	add	r3, sp, #25
   4148c:	str	ip, [sp, #12]
   41490:	str	r1, [sp, #8]
   41494:	str	r2, [sp, #4]
   41498:	add	r1, sp, #24
   4149c:	add	r2, sp, #32
   414a0:	str	r3, [sp]
   414a4:	add	r3, sp, #36	; 0x24
   414a8:	bl	143bc <ftello64@plt+0x668>
   414ac:	mov	r0, #1
   414b0:	bl	13790 <_gpgrt_get_std_stream@plt>
   414b4:	ldr	r1, [pc, #508]	; 416b8 <ftello64@plt+0x2d964>
   414b8:	bl	13bf8 <gpgrt_fprintf@plt>
   414bc:	ldr	r3, [sp, #36]	; 0x24
   414c0:	cmp	r3, #0
   414c4:	bne	4165c <ftello64@plt+0x2d908>
   414c8:	ldrb	r2, [sp, #24]
   414cc:	ldr	r3, [r6, #264]	; 0x108
   414d0:	cmp	r2, r3
   414d4:	bne	41620 <ftello64@plt+0x2d8cc>
   414d8:	cmp	r3, #7
   414dc:	cmpne	r3, #1
   414e0:	bhi	41564 <ftello64@plt+0x2d810>
   414e4:	ldrb	r2, [sp, #25]
   414e8:	ldr	r3, [r6, #216]	; 0xd8
   414ec:	cmp	r2, r3
   414f0:	beq	41504 <ftello64@plt+0x2d7b0>
   414f4:	mov	r0, #1
   414f8:	bl	13790 <_gpgrt_get_std_stream@plt>
   414fc:	ldr	r1, [pc, #440]	; 416bc <ftello64@plt+0x2d968>
   41500:	bl	13bf8 <gpgrt_fprintf@plt>
   41504:	ldrb	r2, [sp, #26]
   41508:	ldr	r3, [r6, #220]	; 0xdc
   4150c:	cmp	r2, r3
   41510:	beq	41524 <ftello64@plt+0x2d7d0>
   41514:	mov	r0, #1
   41518:	bl	13790 <_gpgrt_get_std_stream@plt>
   4151c:	ldr	r1, [pc, #412]	; 416c0 <ftello64@plt+0x2d96c>
   41520:	bl	13bf8 <gpgrt_fprintf@plt>
   41524:	ldrb	r2, [sp, #27]
   41528:	ldr	r3, [r6, #224]	; 0xe0
   4152c:	cmp	r2, r3
   41530:	beq	41544 <ftello64@plt+0x2d7f0>
   41534:	mov	r0, #1
   41538:	bl	13790 <_gpgrt_get_std_stream@plt>
   4153c:	ldr	r1, [pc, #384]	; 416c4 <ftello64@plt+0x2d970>
   41540:	bl	13bf8 <gpgrt_fprintf@plt>
   41544:	ldrb	r2, [sp, #28]
   41548:	ldr	r3, [r6, #204]	; 0xcc
   4154c:	cmp	r2, r3
   41550:	beq	41564 <ftello64@plt+0x2d810>
   41554:	mov	r0, #1
   41558:	bl	13790 <_gpgrt_get_std_stream@plt>
   4155c:	ldr	r1, [pc, #356]	; 416c8 <ftello64@plt+0x2d974>
   41560:	bl	13bf8 <gpgrt_fprintf@plt>
   41564:	mov	r0, #1
   41568:	bl	13790 <_gpgrt_get_std_stream@plt>
   4156c:	ldr	r2, [sp, #36]	; 0x24
   41570:	ldr	r3, [sp, #32]
   41574:	str	r2, [sp]
   41578:	ldr	r1, [pc, #332]	; 416cc <ftello64@plt+0x2d978>
   4157c:	ldrb	r2, [sp, #24]
   41580:	bl	13bf8 <gpgrt_fprintf@plt>
   41584:	ldrb	r3, [sp, #24]
   41588:	cmp	r3, #1
   4158c:	bls	41680 <ftello64@plt+0x2d92c>
   41590:	mov	r0, #1
   41594:	bl	13790 <_gpgrt_get_std_stream@plt>
   41598:	ldr	r1, [pc, #304]	; 416d0 <ftello64@plt+0x2d97c>
   4159c:	bl	13bf8 <gpgrt_fprintf@plt>
   415a0:	b	412f8 <ftello64@plt+0x2d5a4>
   415a4:	mov	r3, fp
   415a8:	mov	r2, #0
   415ac:	mov	r0, r4
   415b0:	bl	1b548 <ftello64@plt+0x77f4>
   415b4:	cmp	r0, #0
   415b8:	bne	41644 <ftello64@plt+0x2d8f0>
   415bc:	ldr	r2, [r6, #136]	; 0x88
   415c0:	mov	r3, #0
   415c4:	ldr	r1, [sp, #32]
   415c8:	stm	sp, {r2, r7}
   415cc:	mov	r0, r4
   415d0:	mov	r2, r3
   415d4:	bl	3eb6c <ftello64@plt+0x2ae18>
   415d8:	ldr	r0, [sp, #32]
   415dc:	bl	24498 <ftello64@plt+0x10744>
   415e0:	ldr	r1, [sp, #28]
   415e4:	cmp	r1, #0
   415e8:	bne	415a4 <ftello64@plt+0x2d850>
   415ec:	mov	r0, r4
   415f0:	bl	1b658 <ftello64@plt+0x7904>
   415f4:	mov	r3, #0
   415f8:	str	r3, [sp, #28]
   415fc:	b	413bc <ftello64@plt+0x2d668>
   41600:	cmp	r5, r3
   41604:	mov	r3, #1
   41608:	str	r3, [sp, #36]	; 0x24
   4160c:	bne	4139c <ftello64@plt+0x2d648>
   41610:	ldr	r3, [r6, #96]	; 0x60
   41614:	cmp	r3, #0
   41618:	beq	4146c <ftello64@plt+0x2d718>
   4161c:	b	4132c <ftello64@plt+0x2d5d8>
   41620:	mov	r0, #1
   41624:	bl	13790 <_gpgrt_get_std_stream@plt>
   41628:	ldr	r1, [pc, #164]	; 416d4 <ftello64@plt+0x2d980>
   4162c:	bl	13bf8 <gpgrt_fprintf@plt>
   41630:	ldr	r3, [r6, #264]	; 0x108
   41634:	cmp	r3, #7
   41638:	cmpne	r3, #1
   4163c:	bhi	41564 <ftello64@plt+0x2d810>
   41640:	b	414e4 <ftello64@plt+0x2d790>
   41644:	ldr	r1, [sp, #28]
   41648:	mov	r0, r4
   4164c:	bl	1b658 <ftello64@plt+0x7904>
   41650:	mov	r3, #0
   41654:	str	r3, [sp, #28]
   41658:	b	413bc <ftello64@plt+0x2d668>
   4165c:	bl	512dc <ftello64@plt+0x3d588>
   41660:	ldr	r3, [sp, #36]	; 0x24
   41664:	cmp	r0, r3
   41668:	bcc	414c8 <ftello64@plt+0x2d774>
   4166c:	mov	r0, #1
   41670:	bl	13790 <_gpgrt_get_std_stream@plt>
   41674:	ldr	r1, [pc, #92]	; 416d8 <ftello64@plt+0x2d984>
   41678:	bl	13bf8 <gpgrt_fprintf@plt>
   4167c:	b	414c8 <ftello64@plt+0x2d774>
   41680:	mov	r0, #1
   41684:	bl	13790 <_gpgrt_get_std_stream@plt>
   41688:	ldrb	r1, [sp, #27]
   4168c:	ldrb	r3, [sp, #26]
   41690:	ldrb	r2, [sp, #25]
   41694:	str	r1, [sp]
   41698:	ldr	r1, [pc, #60]	; 416dc <ftello64@plt+0x2d988>
   4169c:	bl	13bf8 <gpgrt_fprintf@plt>
   416a0:	b	41590 <ftello64@plt+0x2d83c>
   416a4:	bl	134b4 <__stack_chk_fail@plt>
   416a8:	andeq	r8, r7, r0, asr r2
   416ac:	andeq	r6, r7, r8, ror #19
   416b0:	muleq	r6, r0, lr
   416b4:	andeq	ip, r5, r8, lsr #24
   416b8:	andeq	r2, r6, r0, asr #29
   416bc:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   416c0:	ldrdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   416c4:	andeq	lr, r5, r0, lsr lr
   416c8:	andeq	ip, r5, ip, asr #27
   416cc:	andeq	r2, r6, r8, asr #29
   416d0:	andeq	r5, r6, r8, asr #18
   416d4:	andeq	r4, r6, r4, ror #31
   416d8:	andeq	lr, r5, r0, lsl r3
   416dc:	ldrdeq	r2, [r6], -r4
   416e0:	push	{r4, r5, r6, lr}
   416e4:	mov	r4, r1
   416e8:	mov	r5, r0
   416ec:	bl	143c8 <ftello64@plt+0x674>
   416f0:	cmp	r4, #0
   416f4:	beq	41710 <ftello64@plt+0x2d9bc>
   416f8:	mov	r1, r4
   416fc:	mov	r0, r5
   41700:	mov	r3, #0
   41704:	mov	r2, #1
   41708:	pop	{r4, r5, r6, lr}
   4170c:	b	410b8 <ftello64@plt+0x2d364>
   41710:	mov	r2, r4
   41714:	mov	r0, r5
   41718:	mov	r1, #1
   4171c:	pop	{r4, r5, r6, lr}
   41720:	b	40db8 <ftello64@plt+0x2d064>
   41724:	push	{r4, r5, lr}
   41728:	sub	sp, sp, #44	; 0x2c
   4172c:	ldr	r5, [pc, #92]	; 41790 <ftello64@plt+0x2da3c>
   41730:	ldr	ip, [sp, #56]	; 0x38
   41734:	ldr	r4, [sp, #60]	; 0x3c
   41738:	ldr	lr, [r5]
   4173c:	adds	r4, r4, #0
   41740:	str	ip, [sp]
   41744:	add	ip, sp, #12
   41748:	movne	r4, #1
   4174c:	str	lr, [sp, #36]	; 0x24
   41750:	str	ip, [sp, #4]
   41754:	mov	lr, #0
   41758:	str	r4, [sp, #32]
   4175c:	str	lr, [sp, #16]
   41760:	str	lr, [sp, #12]
   41764:	str	lr, [sp, #20]
   41768:	str	lr, [sp, #24]
   4176c:	str	lr, [sp, #28]
   41770:	bl	3eb6c <ftello64@plt+0x2ae18>
   41774:	ldr	r2, [sp, #36]	; 0x24
   41778:	ldr	r3, [r5]
   4177c:	cmp	r2, r3
   41780:	bne	4178c <ftello64@plt+0x2da38>
   41784:	add	sp, sp, #44	; 0x2c
   41788:	pop	{r4, r5, pc}
   4178c:	bl	134b4 <__stack_chk_fail@plt>
   41790:	andeq	r6, r7, r8, ror #19
   41794:	cmn	r0, #1
   41798:	push	{r4, r5, r6, lr}
   4179c:	beq	41834 <ftello64@plt+0x2dae0>
   417a0:	ldr	r6, [pc, #244]	; 4189c <ftello64@plt+0x2db48>
   417a4:	mov	r4, r0
   417a8:	ldr	r3, [r6]
   417ac:	cmp	r3, r0
   417b0:	popeq	{r4, r5, r6, pc}
   417b4:	ldr	r5, [pc, #228]	; 418a0 <ftello64@plt+0x2db4c>
   417b8:	ldr	r3, [r5]
   417bc:	cmp	r3, #0
   417c0:	beq	417e4 <ftello64@plt+0x2da90>
   417c4:	bl	4e9bc <ftello64@plt+0x3ac68>
   417c8:	ldr	r3, [r5]
   417cc:	cmp	r3, r0
   417d0:	beq	417dc <ftello64@plt+0x2da88>
   417d4:	mov	r0, r3
   417d8:	bl	1364c <gpgrt_fclose@plt>
   417dc:	mov	r3, #0
   417e0:	str	r3, [r5]
   417e4:	mov	r0, r4
   417e8:	bl	4ffc4 <ftello64@plt+0x3c270>
   417ec:	cmp	r0, #0
   417f0:	beq	41884 <ftello64@plt+0x2db30>
   417f4:	cmp	r4, #1
   417f8:	beq	41824 <ftello64@plt+0x2dad0>
   417fc:	cmp	r4, #2
   41800:	beq	41824 <ftello64@plt+0x2dad0>
   41804:	ldr	r1, [pc, #152]	; 418a4 <ftello64@plt+0x2db50>
   41808:	mov	r0, r4
   4180c:	bl	13694 <gpgrt_fdopen@plt>
   41810:	str	r0, [r5]
   41814:	cmp	r0, #0
   41818:	beq	41868 <ftello64@plt+0x2db14>
   4181c:	str	r4, [r6]
   41820:	pop	{r4, r5, r6, pc}
   41824:	mov	r0, r4
   41828:	bl	13790 <_gpgrt_get_std_stream@plt>
   4182c:	str	r0, [r5]
   41830:	b	41814 <ftello64@plt+0x2dac0>
   41834:	ldr	r4, [pc, #100]	; 418a0 <ftello64@plt+0x2db4c>
   41838:	ldr	r3, [r4]
   4183c:	cmp	r3, #0
   41840:	popeq	{r4, r5, r6, pc}
   41844:	bl	4e9bc <ftello64@plt+0x3ac68>
   41848:	ldr	r3, [r4]
   4184c:	cmp	r3, r0
   41850:	beq	4185c <ftello64@plt+0x2db08>
   41854:	mov	r0, r3
   41858:	bl	1364c <gpgrt_fclose@plt>
   4185c:	mov	r3, #0
   41860:	str	r3, [r4]
   41864:	pop	{r4, r5, r6, pc}
   41868:	bl	138b0 <__errno_location@plt>
   4186c:	ldr	r0, [r0]
   41870:	bl	136e8 <strerror@plt>
   41874:	mov	r1, r4
   41878:	mov	r2, r0
   4187c:	ldr	r0, [pc, #36]	; 418a8 <ftello64@plt+0x2db54>
   41880:	bl	4eba8 <ftello64@plt+0x3ae54>
   41884:	bl	138b0 <__errno_location@plt>
   41888:	ldr	r0, [r0]
   4188c:	bl	136e8 <strerror@plt>
   41890:	mov	r1, r0
   41894:	ldr	r0, [pc, #16]	; 418ac <ftello64@plt+0x2db58>
   41898:	bl	4eba8 <ftello64@plt+0x3ae54>
   4189c:	andeq	r7, r7, ip, ror #3
   418a0:	andeq	r7, r7, r4, asr pc
   418a4:	andeq	sp, r5, r4, lsr r1
   418a8:	andeq	r2, r6, r0, lsl #30
   418ac:	andeq	r2, r6, r0, ror #29
   418b0:	push	{r4, r5, r6, lr}
   418b4:	mov	r5, r2
   418b8:	mov	r2, #0
   418bc:	bl	13604 <gcry_sexp_find_token@plt>
   418c0:	subs	r4, r0, #0
   418c4:	beq	418ec <ftello64@plt+0x2db98>
   418c8:	mov	r2, r5
   418cc:	mov	r1, #1
   418d0:	bl	13718 <gcry_sexp_nth_mpi@plt>
   418d4:	subs	r5, r0, #0
   418d8:	beq	41900 <ftello64@plt+0x2dbac>
   418dc:	mov	r0, r4
   418e0:	bl	133c4 <gcry_sexp_release@plt>
   418e4:	mov	r0, r5
   418e8:	pop	{r4, r5, r6, pc}
   418ec:	ldr	r3, [pc, #32]	; 41914 <ftello64@plt+0x2dbc0>
   418f0:	mov	r2, #42	; 0x2a
   418f4:	ldr	r1, [pc, #28]	; 41918 <ftello64@plt+0x2dbc4>
   418f8:	ldr	r0, [pc, #28]	; 4191c <ftello64@plt+0x2dbc8>
   418fc:	bl	4eeac <ftello64@plt+0x3b158>
   41900:	ldr	r3, [pc, #12]	; 41914 <ftello64@plt+0x2dbc0>
   41904:	mov	r2, #44	; 0x2c
   41908:	ldr	r1, [pc, #8]	; 41918 <ftello64@plt+0x2dbc4>
   4190c:	ldr	r0, [pc, #12]	; 41920 <ftello64@plt+0x2dbcc>
   41910:	bl	4eeac <ftello64@plt+0x3b158>
   41914:	andeq	r2, r6, r0, lsr #31
   41918:	andeq	r2, r6, r0, asr #31
   4191c:	ldrdeq	r2, [r6], -r4
   41920:	ldrdeq	r2, [r6], -ip
   41924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41928:	cmp	r0, #17
   4192c:	ldr	r4, [pc, #1456]	; 41ee4 <ftello64@plt+0x2e190>
   41930:	sub	sp, sp, #116	; 0x74
   41934:	mov	r6, r0
   41938:	ldr	r0, [r4]
   4193c:	mov	r8, r1
   41940:	mov	r5, r2
   41944:	mov	r7, r3
   41948:	str	r0, [sp, #108]	; 0x6c
   4194c:	beq	41af8 <ftello64@plt+0x2dda4>
   41950:	bic	r3, r6, #4
   41954:	cmp	r3, #16
   41958:	beq	41998 <ftello64@plt+0x2dc44>
   4195c:	bic	r3, r6, #2
   41960:	cmp	r3, #1
   41964:	beq	41b8c <ftello64@plt+0x2de38>
   41968:	cmp	r6, #19
   4196c:	beq	41c30 <ftello64@plt+0x2dedc>
   41970:	cmp	r6, #22
   41974:	movne	r6, #4
   41978:	beq	41a58 <ftello64@plt+0x2dd04>
   4197c:	ldr	r2, [sp, #108]	; 0x6c
   41980:	ldr	r3, [r4]
   41984:	mov	r0, r6
   41988:	cmp	r2, r3
   4198c:	bne	41e78 <ftello64@plt+0x2e124>
   41990:	add	sp, sp, #116	; 0x74
   41994:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41998:	ldr	r2, [r7, #8]
   4199c:	ldr	r3, [r7, #4]
   419a0:	mov	r1, #0
   419a4:	str	r2, [sp, #4]
   419a8:	str	r3, [sp]
   419ac:	ldr	r2, [pc, #1332]	; 41ee8 <ftello64@plt+0x2e194>
   419b0:	ldr	r3, [r7]
   419b4:	add	r0, sp, #36	; 0x24
   419b8:	bl	13a18 <gcry_sexp_build@plt>
   419bc:	mov	r7, r0
   419c0:	cmp	r7, #0
   419c4:	bne	41c98 <ftello64@plt+0x2df44>
   419c8:	cmp	r6, #22
   419cc:	beq	41aac <ftello64@plt+0x2dd58>
   419d0:	mov	r3, r8
   419d4:	ldr	r2, [pc, #1296]	; 41eec <ftello64@plt+0x2e198>
   419d8:	mov	r1, r7
   419dc:	add	r0, sp, #32
   419e0:	bl	13a18 <gcry_sexp_build@plt>
   419e4:	cmp	r0, #0
   419e8:	streq	r7, [sp, #28]
   419ec:	bne	41ce4 <ftello64@plt+0x2df90>
   419f0:	cmp	r6, #19
   419f4:	beq	41be4 <ftello64@plt+0x2de90>
   419f8:	bic	r3, r6, #4
   419fc:	cmp	r3, #16
   41a00:	beq	41bb0 <ftello64@plt+0x2de5c>
   41a04:	bic	r6, r6, #2
   41a08:	cmp	r6, #1
   41a0c:	bne	41ec0 <ftello64@plt+0x2e16c>
   41a10:	ldr	r0, [r5]
   41a14:	cmp	r0, #0
   41a18:	beq	41adc <ftello64@plt+0x2dd88>
   41a1c:	mov	r3, r0
   41a20:	ldr	r2, [pc, #1224]	; 41ef0 <ftello64@plt+0x2e19c>
   41a24:	mov	r1, #0
   41a28:	add	r0, sp, #28
   41a2c:	bl	13a18 <gcry_sexp_build@plt>
   41a30:	mov	r6, r0
   41a34:	cmp	r6, #0
   41a38:	ldr	r0, [sp, #28]
   41a3c:	bne	41ae0 <ftello64@plt+0x2dd8c>
   41a40:	ldr	r2, [sp, #36]	; 0x24
   41a44:	ldr	r1, [sp, #32]
   41a48:	bl	13760 <gcry_pk_verify@plt>
   41a4c:	mov	r6, r0
   41a50:	ldr	r0, [sp, #28]
   41a54:	b	41ae0 <ftello64@plt+0x2dd8c>
   41a58:	ldr	r0, [r7]
   41a5c:	bl	597ec <ftello64@plt+0x45a98>
   41a60:	subs	r9, r0, #0
   41a64:	beq	41ca8 <ftello64@plt+0x2df54>
   41a68:	ldr	r2, [r7, #4]
   41a6c:	mov	r3, r9
   41a70:	str	r2, [sp]
   41a74:	mov	r1, #0
   41a78:	ldr	r2, [pc, #1140]	; 41ef4 <ftello64@plt+0x2e1a0>
   41a7c:	add	r0, sp, #36	; 0x24
   41a80:	bl	13a18 <gcry_sexp_build@plt>
   41a84:	mov	r6, r0
   41a88:	mov	r0, r9
   41a8c:	bl	13448 <gcry_free@plt>
   41a90:	ldr	r0, [r7]
   41a94:	bl	59a74 <ftello64@plt+0x45d20>
   41a98:	cmp	r0, #0
   41a9c:	moveq	r7, #0
   41aa0:	movne	r7, #32
   41aa4:	cmp	r6, #0
   41aa8:	bne	41c98 <ftello64@plt+0x2df44>
   41aac:	mov	r3, r8
   41ab0:	ldr	r2, [pc, #1088]	; 41ef8 <ftello64@plt+0x2e1a4>
   41ab4:	mov	r1, #0
   41ab8:	add	r0, sp, #32
   41abc:	bl	13a18 <gcry_sexp_build@plt>
   41ac0:	cmp	r0, #0
   41ac4:	bne	41e7c <ftello64@plt+0x2e128>
   41ac8:	ldrd	r8, [r5]
   41acc:	str	r0, [sp, #28]
   41ad0:	cmp	r9, #0
   41ad4:	cmpne	r8, #0
   41ad8:	bne	41c6c <ftello64@plt+0x2df18>
   41adc:	ldr	r6, [pc, #1048]	; 41efc <ftello64@plt+0x2e1a8>
   41ae0:	bl	133c4 <gcry_sexp_release@plt>
   41ae4:	ldr	r0, [sp, #32]
   41ae8:	bl	133c4 <gcry_sexp_release@plt>
   41aec:	ldr	r0, [sp, #36]	; 0x24
   41af0:	bl	133c4 <gcry_sexp_release@plt>
   41af4:	b	4197c <ftello64@plt+0x2dc28>
   41af8:	ldr	r1, [r3, #12]
   41afc:	ldr	r2, [r3, #8]
   41b00:	ldr	r3, [r3, #4]
   41b04:	add	r0, sp, #36	; 0x24
   41b08:	str	r1, [sp, #8]
   41b0c:	str	r2, [sp, #4]
   41b10:	str	r3, [sp]
   41b14:	ldr	r2, [pc, #996]	; 41f00 <ftello64@plt+0x2e1ac>
   41b18:	ldr	r3, [r7]
   41b1c:	mov	r1, #0
   41b20:	bl	13a18 <gcry_sexp_build@plt>
   41b24:	mov	r7, r0
   41b28:	cmp	r7, #0
   41b2c:	bne	41c98 <ftello64@plt+0x2df44>
   41b30:	mov	r3, r8
   41b34:	ldr	r2, [pc, #944]	; 41eec <ftello64@plt+0x2e198>
   41b38:	mov	r1, r7
   41b3c:	add	r0, sp, #32
   41b40:	bl	13a18 <gcry_sexp_build@plt>
   41b44:	cmp	r0, #0
   41b48:	bne	41ce4 <ftello64@plt+0x2df90>
   41b4c:	cmp	r6, #17
   41b50:	str	r7, [sp, #28]
   41b54:	bne	419f0 <ftello64@plt+0x2dc9c>
   41b58:	ldr	r3, [r5]
   41b5c:	cmp	r3, #0
   41b60:	beq	41c24 <ftello64@plt+0x2ded0>
   41b64:	ldr	r0, [r5, #4]
   41b68:	cmp	r0, #0
   41b6c:	beq	41adc <ftello64@plt+0x2dd88>
   41b70:	str	r0, [sp]
   41b74:	mov	r1, r7
   41b78:	ldr	r2, [pc, #900]	; 41f04 <ftello64@plt+0x2e1b0>
   41b7c:	add	r0, sp, #28
   41b80:	bl	13a18 <gcry_sexp_build@plt>
   41b84:	mov	r6, r0
   41b88:	b	41a34 <ftello64@plt+0x2dce0>
   41b8c:	ldr	r2, [r7, #4]
   41b90:	ldr	r3, [r7]
   41b94:	mov	r1, #0
   41b98:	str	r2, [sp]
   41b9c:	add	r0, sp, #36	; 0x24
   41ba0:	ldr	r2, [pc, #864]	; 41f08 <ftello64@plt+0x2e1b4>
   41ba4:	bl	13a18 <gcry_sexp_build@plt>
   41ba8:	mov	r7, r0
   41bac:	b	419c0 <ftello64@plt+0x2dc6c>
   41bb0:	ldr	r3, [r5]
   41bb4:	cmp	r3, #0
   41bb8:	beq	41c18 <ftello64@plt+0x2dec4>
   41bbc:	ldr	r0, [r5, #4]
   41bc0:	cmp	r0, #0
   41bc4:	beq	41adc <ftello64@plt+0x2dd88>
   41bc8:	str	r0, [sp]
   41bcc:	ldr	r2, [pc, #824]	; 41f0c <ftello64@plt+0x2e1b8>
   41bd0:	mov	r1, #0
   41bd4:	add	r0, sp, #28
   41bd8:	bl	13a18 <gcry_sexp_build@plt>
   41bdc:	mov	r6, r0
   41be0:	b	41a34 <ftello64@plt+0x2dce0>
   41be4:	ldr	r3, [r5]
   41be8:	cmp	r3, #0
   41bec:	beq	41c18 <ftello64@plt+0x2dec4>
   41bf0:	ldr	r0, [r5, #4]
   41bf4:	cmp	r0, #0
   41bf8:	beq	41adc <ftello64@plt+0x2dd88>
   41bfc:	str	r0, [sp]
   41c00:	ldr	r2, [pc, #776]	; 41f10 <ftello64@plt+0x2e1bc>
   41c04:	mov	r1, #0
   41c08:	add	r0, sp, #28
   41c0c:	bl	13a18 <gcry_sexp_build@plt>
   41c10:	mov	r6, r0
   41c14:	b	41a34 <ftello64@plt+0x2dce0>
   41c18:	mov	r0, r3
   41c1c:	ldr	r6, [pc, #728]	; 41efc <ftello64@plt+0x2e1a8>
   41c20:	b	41ae0 <ftello64@plt+0x2dd8c>
   41c24:	mov	r0, r7
   41c28:	ldr	r6, [pc, #716]	; 41efc <ftello64@plt+0x2e1a8>
   41c2c:	b	41ae0 <ftello64@plt+0x2dd8c>
   41c30:	ldr	r0, [r7]
   41c34:	bl	597ec <ftello64@plt+0x45a98>
   41c38:	subs	r9, r0, #0
   41c3c:	beq	41cbc <ftello64@plt+0x2df68>
   41c40:	ldr	r2, [r7, #4]
   41c44:	mov	r3, r9
   41c48:	str	r2, [sp]
   41c4c:	mov	r1, #0
   41c50:	ldr	r2, [pc, #700]	; 41f14 <ftello64@plt+0x2e1c0>
   41c54:	add	r0, sp, #36	; 0x24
   41c58:	bl	13a18 <gcry_sexp_build@plt>
   41c5c:	mov	r7, r0
   41c60:	mov	r0, r9
   41c64:	bl	13448 <gcry_free@plt>
   41c68:	b	41b28 <ftello64@plt+0x2ddd4>
   41c6c:	mov	r0, r8
   41c70:	bl	131c0 <gcry_mpi_get_nbits@plt>
   41c74:	add	r0, r0, #7
   41c78:	lsr	r6, r0, #3
   41c7c:	cmp	r6, r7
   41c80:	bhi	41c8c <ftello64@plt+0x2df38>
   41c84:	cmp	r0, #7
   41c88:	bhi	41cf4 <ftello64@plt+0x2dfa0>
   41c8c:	ldr	r0, [sp, #28]
   41c90:	ldr	r6, [pc, #612]	; 41efc <ftello64@plt+0x2e1a8>
   41c94:	b	41ae0 <ftello64@plt+0x2dd8c>
   41c98:	ldr	r2, [pc, #632]	; 41f18 <ftello64@plt+0x2e1c4>
   41c9c:	mov	r1, #115	; 0x73
   41ca0:	ldr	r0, [pc, #628]	; 41f1c <ftello64@plt+0x2e1c8>
   41ca4:	bl	4ee84 <ftello64@plt+0x3b130>
   41ca8:	bl	1385c <gpg_err_code_from_syserror@plt>
   41cac:	subs	r6, r0, #0
   41cb0:	uxthne	r6, r6
   41cb4:	orrne	r6, r6, #33554432	; 0x2000000
   41cb8:	b	41a90 <ftello64@plt+0x2dd3c>
   41cbc:	bl	1385c <gpg_err_code_from_syserror@plt>
   41cc0:	subs	r1, r0, #0
   41cc4:	bne	41c98 <ftello64@plt+0x2df44>
   41cc8:	mov	r3, r8
   41ccc:	ldr	r2, [pc, #536]	; 41eec <ftello64@plt+0x2e198>
   41cd0:	add	r0, sp, #32
   41cd4:	bl	13a18 <gcry_sexp_build@plt>
   41cd8:	cmp	r0, #0
   41cdc:	streq	r0, [sp, #28]
   41ce0:	beq	41be4 <ftello64@plt+0x2de90>
   41ce4:	ldr	r2, [pc, #556]	; 41f18 <ftello64@plt+0x2e1c4>
   41ce8:	mov	r1, #128	; 0x80
   41cec:	ldr	r0, [pc, #552]	; 41f1c <ftello64@plt+0x2e1c8>
   41cf0:	bl	4ee84 <ftello64@plt+0x3b130>
   41cf4:	mov	r0, r9
   41cf8:	bl	131c0 <gcry_mpi_get_nbits@plt>
   41cfc:	add	r0, r0, #7
   41d00:	lsr	sl, r0, #3
   41d04:	cmp	sl, r7
   41d08:	bhi	41c8c <ftello64@plt+0x2df38>
   41d0c:	cmp	r0, #7
   41d10:	bls	41c8c <ftello64@plt+0x2df38>
   41d14:	cmp	r6, r7
   41d18:	bcc	41d6c <ftello64@plt+0x2e018>
   41d1c:	cmp	sl, r7
   41d20:	bcc	41df0 <ftello64@plt+0x2e09c>
   41d24:	str	r9, [sp]
   41d28:	mov	r3, r8
   41d2c:	ldr	r2, [pc, #492]	; 41f20 <ftello64@plt+0x2e1cc>
   41d30:	mov	r1, #0
   41d34:	add	r0, sp, #28
   41d38:	bl	13a18 <gcry_sexp_build@plt>
   41d3c:	mov	r6, r0
   41d40:	ldr	r3, [r5]
   41d44:	cmp	r3, r8
   41d48:	beq	41d54 <ftello64@plt+0x2e000>
   41d4c:	mov	r0, r8
   41d50:	bl	13964 <gcry_mpi_release@plt>
   41d54:	ldr	r3, [r5, #4]
   41d58:	cmp	r3, r9
   41d5c:	beq	41a34 <ftello64@plt+0x2dce0>
   41d60:	mov	r0, r9
   41d64:	bl	13964 <gcry_mpi_release@plt>
   41d68:	b	41a34 <ftello64@plt+0x2dce0>
   41d6c:	mov	r1, #2
   41d70:	mov	r0, r8
   41d74:	bl	133d0 <gcry_mpi_get_flag@plt>
   41d78:	cmp	r0, #0
   41d7c:	bne	41d1c <ftello64@plt+0x2dfc8>
   41d80:	add	fp, sp, #44	; 0x2c
   41d84:	add	r3, sp, #40	; 0x28
   41d88:	str	r8, [sp]
   41d8c:	mov	r1, fp
   41d90:	mov	r2, #64	; 0x40
   41d94:	mov	r0, #5
   41d98:	str	r3, [sp, #20]
   41d9c:	bl	133b8 <gcry_mpi_print@plt>
   41da0:	subs	r6, r0, #0
   41da4:	bne	41e8c <ftello64@plt+0x2e138>
   41da8:	ldr	r2, [sp, #40]	; 0x28
   41dac:	cmp	r2, r7
   41db0:	bcs	41eac <ftello64@plt+0x2e158>
   41db4:	sub	r6, r7, r2
   41db8:	mov	r1, fp
   41dbc:	add	r0, fp, r6
   41dc0:	bl	13340 <memmove@plt>
   41dc4:	mov	r2, r6
   41dc8:	mov	r3, #64	; 0x40
   41dcc:	mov	r1, #0
   41dd0:	mov	r0, fp
   41dd4:	bl	133f4 <__memset_chk@plt>
   41dd8:	mov	r1, fp
   41ddc:	lsl	r2, r7, #3
   41de0:	mov	r0, #0
   41de4:	bl	13cdc <gcry_mpi_set_opaque_copy@plt>
   41de8:	mov	r8, r0
   41dec:	b	41d1c <ftello64@plt+0x2dfc8>
   41df0:	mov	r1, #2
   41df4:	mov	r0, r9
   41df8:	bl	133d0 <gcry_mpi_get_flag@plt>
   41dfc:	cmp	r0, #0
   41e00:	bne	41d24 <ftello64@plt+0x2dfd0>
   41e04:	add	fp, sp, #44	; 0x2c
   41e08:	add	r3, sp, #40	; 0x28
   41e0c:	str	r3, [sp, #20]
   41e10:	str	r9, [sp]
   41e14:	ldr	r3, [sp, #20]
   41e18:	mov	r2, #64	; 0x40
   41e1c:	mov	r1, fp
   41e20:	mov	r0, #5
   41e24:	bl	133b8 <gcry_mpi_print@plt>
   41e28:	subs	r6, r0, #0
   41e2c:	bne	41d40 <ftello64@plt+0x2dfec>
   41e30:	ldr	r2, [sp, #40]	; 0x28
   41e34:	cmp	r2, r7
   41e38:	bcs	41ed0 <ftello64@plt+0x2e17c>
   41e3c:	sub	r9, r7, r2
   41e40:	add	r0, fp, r9
   41e44:	mov	r1, fp
   41e48:	bl	13340 <memmove@plt>
   41e4c:	mov	r2, r9
   41e50:	mov	r3, #64	; 0x40
   41e54:	mov	r1, r6
   41e58:	mov	r0, fp
   41e5c:	bl	133f4 <__memset_chk@plt>
   41e60:	lsl	r2, r7, #3
   41e64:	mov	r1, fp
   41e68:	mov	r0, r6
   41e6c:	bl	13cdc <gcry_mpi_set_opaque_copy@plt>
   41e70:	mov	r9, r0
   41e74:	b	41d24 <ftello64@plt+0x2dfd0>
   41e78:	bl	134b4 <__stack_chk_fail@plt>
   41e7c:	ldr	r2, [pc, #148]	; 41f18 <ftello64@plt+0x2e1c4>
   41e80:	mov	r1, #123	; 0x7b
   41e84:	ldr	r0, [pc, #144]	; 41f1c <ftello64@plt+0x2e1c8>
   41e88:	bl	4ee84 <ftello64@plt+0x3b130>
   41e8c:	cmp	sl, r7
   41e90:	bcs	41d40 <ftello64@plt+0x2dfec>
   41e94:	mov	r1, #2
   41e98:	mov	r0, r9
   41e9c:	bl	133d0 <gcry_mpi_get_flag@plt>
   41ea0:	cmp	r0, #0
   41ea4:	bne	41d40 <ftello64@plt+0x2dfec>
   41ea8:	b	41e10 <ftello64@plt+0x2e0bc>
   41eac:	ldr	r3, [pc, #100]	; 41f18 <ftello64@plt+0x2e1c4>
   41eb0:	mov	r2, #180	; 0xb4
   41eb4:	ldr	r1, [pc, #96]	; 41f1c <ftello64@plt+0x2e1c8>
   41eb8:	ldr	r0, [pc, #100]	; 41f24 <ftello64@plt+0x2e1d0>
   41ebc:	bl	4eeac <ftello64@plt+0x3b158>
   41ec0:	ldr	r2, [pc, #80]	; 41f18 <ftello64@plt+0x2e1c4>
   41ec4:	mov	r1, #221	; 0xdd
   41ec8:	ldr	r0, [pc, #76]	; 41f1c <ftello64@plt+0x2e1c8>
   41ecc:	bl	4ee84 <ftello64@plt+0x3b130>
   41ed0:	ldr	r3, [pc, #64]	; 41f18 <ftello64@plt+0x2e1c4>
   41ed4:	mov	r2, #189	; 0xbd
   41ed8:	ldr	r1, [pc, #60]	; 41f1c <ftello64@plt+0x2e1c8>
   41edc:	ldr	r0, [pc, #64]	; 41f24 <ftello64@plt+0x2e1d0>
   41ee0:	bl	4eeac <ftello64@plt+0x3b158>
   41ee4:	andeq	r6, r7, r8, ror #19
   41ee8:	andeq	r0, r6, r4, rrx
   41eec:	andeq	r2, r6, r4, ror #31
   41ef0:	strdeq	r3, [r6], -r0
   41ef4:	andeq	r3, r6, ip
   41ef8:	andeq	r3, r6, ip, lsr r0
   41efc:	andeq	r0, r0, #30
   41f00:	andeq	r0, r6, ip, lsr r0
   41f04:	andeq	r3, r6, ip, rrx
   41f08:	andeq	r0, r6, r8, lsl #1
   41f0c:	ldrdeq	r3, [r6], -r4
   41f10:	andeq	r3, r6, r8, lsl #1
   41f14:	andeq	r2, r6, r8, ror #31
   41f18:			; <UNDEFINED> instruction: 0x00062fb4
   41f1c:	andeq	r2, r6, r0, asr #31
   41f20:	strheq	r3, [r6], -r8
   41f24:	andeq	r3, r6, r4, lsr #1
   41f28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f2c:	mov	r4, r0
   41f30:	ldr	r6, [pc, #780]	; 42244 <ftello64@plt+0x2e4f0>
   41f34:	sub	sp, sp, #60	; 0x3c
   41f38:	bic	r0, r0, #4
   41f3c:	ldr	ip, [r6]
   41f40:	cmp	r0, #16
   41f44:	mov	r0, #0
   41f48:	mov	r8, r1
   41f4c:	mov	r9, r2
   41f50:	mov	sl, r3
   41f54:	str	ip, [sp, #52]	; 0x34
   41f58:	str	r0, [sp, #12]
   41f5c:	str	r0, [sp, #16]
   41f60:	str	r0, [sp, #20]
   41f64:	ldr	r7, [sp, #96]	; 0x60
   41f68:	beq	41fb4 <ftello64@plt+0x2e260>
   41f6c:	sub	r3, r4, #1
   41f70:	cmp	r3, #1
   41f74:	bls	41ff8 <ftello64@plt+0x2e2a4>
   41f78:	cmp	r4, #18
   41f7c:	beq	42128 <ftello64@plt+0x2e3d4>
   41f80:	bl	133c4 <gcry_sexp_release@plt>
   41f84:	ldr	r0, [sp, #20]
   41f88:	bl	133c4 <gcry_sexp_release@plt>
   41f8c:	ldr	r5, [pc, #692]	; 42248 <ftello64@plt+0x2e4f4>
   41f90:	ldr	r0, [sp, #12]
   41f94:	bl	133c4 <gcry_sexp_release@plt>
   41f98:	ldr	r2, [sp, #52]	; 0x34
   41f9c:	ldr	r3, [r6]
   41fa0:	mov	r0, r5
   41fa4:	cmp	r2, r3
   41fa8:	bne	42240 <ftello64@plt+0x2e4ec>
   41fac:	add	sp, sp, #60	; 0x3c
   41fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41fb4:	ldr	r2, [r7, #8]
   41fb8:	ldr	r3, [r7, #4]
   41fbc:	mov	r1, r0
   41fc0:	str	r2, [sp, #4]
   41fc4:	str	r3, [sp]
   41fc8:	ldr	r2, [pc, #636]	; 4224c <ftello64@plt+0x2e4f8>
   41fcc:	ldr	r3, [r7]
   41fd0:	add	r0, sp, #20
   41fd4:	bl	13a18 <gcry_sexp_build@plt>
   41fd8:	subs	r5, r0, #0
   41fdc:	beq	4201c <ftello64@plt+0x2e2c8>
   41fe0:	ldr	r1, [sp, #16]
   41fe4:	mov	r0, r1
   41fe8:	bl	133c4 <gcry_sexp_release@plt>
   41fec:	ldr	r0, [sp, #20]
   41ff0:	bl	133c4 <gcry_sexp_release@plt>
   41ff4:	b	41f90 <ftello64@plt+0x2e23c>
   41ff8:	ldr	r3, [r7, #4]
   41ffc:	mov	r1, r0
   42000:	str	r3, [sp]
   42004:	ldr	r2, [pc, #580]	; 42250 <ftello64@plt+0x2e4fc>
   42008:	ldr	r3, [r7]
   4200c:	add	r0, sp, #20
   42010:	bl	13a18 <gcry_sexp_build@plt>
   42014:	subs	r5, r0, #0
   42018:	bne	41fe0 <ftello64@plt+0x2e28c>
   4201c:	mov	r1, r5
   42020:	mov	r3, r9
   42024:	ldr	r2, [pc, #552]	; 42254 <ftello64@plt+0x2e500>
   42028:	add	r0, sp, #16
   4202c:	bl	13a18 <gcry_sexp_build@plt>
   42030:	mov	r5, r0
   42034:	cmp	r5, #0
   42038:	ldr	r1, [sp, #16]
   4203c:	bne	41fe4 <ftello64@plt+0x2e290>
   42040:	ldr	r2, [sp, #20]
   42044:	add	r0, sp, #12
   42048:	bl	135f8 <gcry_pk_encrypt@plt>
   4204c:	mov	r5, r0
   42050:	ldr	r0, [sp, #16]
   42054:	bl	133c4 <gcry_sexp_release@plt>
   42058:	ldr	r0, [sp, #20]
   4205c:	bl	133c4 <gcry_sexp_release@plt>
   42060:	cmp	r5, #0
   42064:	bne	41f90 <ftello64@plt+0x2e23c>
   42068:	cmp	r4, #18
   4206c:	mov	r2, #5
   42070:	ldr	r0, [sp, #12]
   42074:	beq	420a8 <ftello64@plt+0x2e354>
   42078:	ldr	r1, [pc, #472]	; 42258 <ftello64@plt+0x2e504>
   4207c:	bl	418b0 <ftello64@plt+0x2db5c>
   42080:	sub	r4, r4, #1
   42084:	cmp	r4, #2
   42088:	str	r0, [r8]
   4208c:	bls	41f90 <ftello64@plt+0x2e23c>
   42090:	mov	r2, #5
   42094:	ldr	r1, [pc, #448]	; 4225c <ftello64@plt+0x2e508>
   42098:	ldr	r0, [sp, #12]
   4209c:	bl	418b0 <ftello64@plt+0x2db5c>
   420a0:	str	r0, [r8, #4]
   420a4:	b	41f90 <ftello64@plt+0x2e23c>
   420a8:	ldr	r1, [pc, #432]	; 42260 <ftello64@plt+0x2e50c>
   420ac:	bl	418b0 <ftello64@plt+0x2db5c>
   420b0:	mov	r2, #5
   420b4:	ldr	r1, [pc, #424]	; 42264 <ftello64@plt+0x2e510>
   420b8:	mov	fp, r0
   420bc:	ldr	r0, [sp, #12]
   420c0:	bl	418b0 <ftello64@plt+0x2db5c>
   420c4:	mov	r4, r0
   420c8:	ldr	r0, [sp, #12]
   420cc:	bl	133c4 <gcry_sexp_release@plt>
   420d0:	ldr	r3, [pc, #400]	; 42268 <ftello64@plt+0x2e514>
   420d4:	str	r5, [sp, #12]
   420d8:	ldr	r3, [r3, #8]
   420dc:	tst	r3, #4
   420e0:	bne	4219c <ftello64@plt+0x2e448>
   420e4:	mov	r3, #0
   420e8:	mov	r0, sl
   420ec:	add	r1, sp, #32
   420f0:	add	r2, sp, #28
   420f4:	str	r3, [sp, #24]
   420f8:	bl	31894 <ftello64@plt+0x1db40>
   420fc:	ldr	r3, [sp, #28]
   42100:	cmp	r3, #20
   42104:	beq	421b8 <ftello64@plt+0x2e464>
   42108:	mov	r0, fp
   4210c:	bl	13964 <gcry_mpi_release@plt>
   42110:	ldr	r5, [pc, #340]	; 4226c <ftello64@plt+0x2e518>
   42114:	mov	r0, r4
   42118:	bl	13964 <gcry_mpi_release@plt>
   4211c:	ldr	r0, [sp, #24]
   42120:	bl	13964 <gcry_mpi_release@plt>
   42124:	b	41f90 <ftello64@plt+0x2e23c>
   42128:	add	r1, sp, #28
   4212c:	mov	r0, r7
   42130:	bl	42dfc <ftello64@plt+0x2f0a8>
   42134:	subs	r5, r0, #0
   42138:	bne	42034 <ftello64@plt+0x2e2e0>
   4213c:	ldr	r0, [r7]
   42140:	bl	597ec <ftello64@plt+0x45a98>
   42144:	subs	fp, r0, #0
   42148:	beq	421fc <ftello64@plt+0x2e4a8>
   4214c:	ldr	r0, [r7]
   42150:	bl	59b00 <ftello64@plt+0x45dac>
   42154:	ldr	ip, [pc, #276]	; 42270 <ftello64@plt+0x2e51c>
   42158:	ldr	r3, [r7, #4]
   4215c:	ldr	r2, [pc, #272]	; 42274 <ftello64@plt+0x2e520>
   42160:	mov	r1, r5
   42164:	str	r3, [sp]
   42168:	mov	r3, fp
   4216c:	cmp	r0, #0
   42170:	movne	r2, ip
   42174:	add	r0, sp, #20
   42178:	bl	13a18 <gcry_sexp_build@plt>
   4217c:	mov	r5, r0
   42180:	mov	r0, fp
   42184:	bl	13448 <gcry_free@plt>
   42188:	cmp	r5, #0
   4218c:	beq	42218 <ftello64@plt+0x2e4c4>
   42190:	ldr	r0, [sp, #28]
   42194:	bl	13964 <gcry_mpi_release@plt>
   42198:	b	42034 <ftello64@plt+0x2e2e0>
   4219c:	ldr	r0, [pc, #212]	; 42278 <ftello64@plt+0x2e524>
   421a0:	bl	4ec70 <ftello64@plt+0x3af1c>
   421a4:	mov	r0, r4
   421a8:	bl	139a0 <gcry_mpi_dump@plt>
   421ac:	ldr	r0, [pc, #200]	; 4227c <ftello64@plt+0x2e528>
   421b0:	bl	4ed38 <ftello64@plt+0x3afe4>
   421b4:	b	420e4 <ftello64@plt+0x2e390>
   421b8:	add	r1, sp, #24
   421bc:	mov	r3, r9
   421c0:	add	r2, sp, #32
   421c4:	str	r1, [sp, #4]
   421c8:	str	r7, [sp]
   421cc:	mov	r1, fp
   421d0:	mov	r0, #1
   421d4:	bl	424fc <ftello64@plt+0x2e7a8>
   421d8:	mov	r5, r0
   421dc:	mov	r0, fp
   421e0:	bl	13964 <gcry_mpi_release@plt>
   421e4:	cmp	r5, #0
   421e8:	bne	42114 <ftello64@plt+0x2e3c0>
   421ec:	ldr	r3, [sp, #24]
   421f0:	str	r4, [r8]
   421f4:	str	r3, [r8, #4]
   421f8:	b	41f90 <ftello64@plt+0x2e23c>
   421fc:	bl	1385c <gpg_err_code_from_syserror@plt>
   42200:	cmp	r0, #0
   42204:	bne	42234 <ftello64@plt+0x2e4e0>
   42208:	ldr	r0, [sp, #28]
   4220c:	bl	13964 <gcry_mpi_release@plt>
   42210:	ldr	r1, [sp, #16]
   42214:	b	42040 <ftello64@plt+0x2e2ec>
   42218:	mov	r1, r5
   4221c:	ldr	r3, [sp, #28]
   42220:	ldr	r2, [pc, #44]	; 42254 <ftello64@plt+0x2e500>
   42224:	add	r0, sp, #16
   42228:	bl	13a18 <gcry_sexp_build@plt>
   4222c:	mov	r5, r0
   42230:	b	42190 <ftello64@plt+0x2e43c>
   42234:	uxth	r0, r0
   42238:	orr	r5, r0, #33554432	; 0x2000000
   4223c:	b	42190 <ftello64@plt+0x2e43c>
   42240:	bl	134b4 <__stack_chk_fail@plt>
   42244:	andeq	r6, r7, r8, ror #19
   42248:	andeq	r0, r0, #4
   4224c:	andeq	r0, r6, r4, rrx
   42250:	andeq	r0, r6, r8, lsl #1
   42254:	andeq	r2, r6, r4, ror #31
   42258:			; <UNDEFINED> instruction: 0x00060abc
   4225c:	andeq	r3, r6, r0, ror r1
   42260:	strdeq	r3, [r6], -r8
   42264:	andeq	sp, r5, r4, asr #8
   42268:	andeq	r8, r7, r0, asr r2
   4226c:	andeq	r0, r0, #139	; 0x8b
   42270:	andeq	r3, r6, r4, lsl #2
   42274:	andeq	r3, r6, r8, lsr r1
   42278:	andeq	r3, r6, ip, asr r1
   4227c:	andeq	r5, r6, r8, asr #18
   42280:	push	{r4, r5, r6, lr}
   42284:	sub	sp, sp, #32
   42288:	ldr	r5, [pc, #440]	; 42448 <ftello64@plt+0x2e6f4>
   4228c:	cmp	r0, #17
   42290:	mov	r4, r1
   42294:	ldr	r3, [r5]
   42298:	str	r3, [sp, #28]
   4229c:	beq	4233c <ftello64@plt+0x2e5e8>
   422a0:	bic	r3, r0, #4
   422a4:	cmp	r3, #16
   422a8:	beq	422ec <ftello64@plt+0x2e598>
   422ac:	sub	r3, r0, #1
   422b0:	cmp	r3, #2
   422b4:	bls	42378 <ftello64@plt+0x2e624>
   422b8:	sub	r3, r0, #18
   422bc:	cmp	r3, #1
   422c0:	bls	42400 <ftello64@plt+0x2e6ac>
   422c4:	cmp	r0, #22
   422c8:	movne	r4, #4
   422cc:	beq	423bc <ftello64@plt+0x2e668>
   422d0:	ldr	r2, [sp, #28]
   422d4:	ldr	r3, [r5]
   422d8:	mov	r0, r4
   422dc:	cmp	r2, r3
   422e0:	bne	42444 <ftello64@plt+0x2e6f0>
   422e4:	add	sp, sp, #32
   422e8:	pop	{r4, r5, r6, pc}
   422ec:	ldr	r2, [r4, #8]
   422f0:	ldr	r3, [r4, #4]
   422f4:	ldr	r1, [r1, #12]
   422f8:	add	r0, sp, #24
   422fc:	str	r1, [sp, #8]
   42300:	str	r2, [sp, #4]
   42304:	str	r3, [sp]
   42308:	ldr	r2, [pc, #316]	; 4244c <ftello64@plt+0x2e6f8>
   4230c:	ldr	r3, [r4]
   42310:	mov	r1, #0
   42314:	bl	13a18 <gcry_sexp_build@plt>
   42318:	mov	r4, r0
   4231c:	cmp	r4, #0
   42320:	bne	422d0 <ftello64@plt+0x2e57c>
   42324:	ldr	r0, [sp, #24]
   42328:	bl	13934 <gcry_pk_testkey@plt>
   4232c:	mov	r4, r0
   42330:	ldr	r0, [sp, #24]
   42334:	bl	133c4 <gcry_sexp_release@plt>
   42338:	b	422d0 <ftello64@plt+0x2e57c>
   4233c:	ldr	r0, [r1, #16]
   42340:	ldr	r2, [r4, #8]
   42344:	ldr	r3, [r4, #4]
   42348:	ldr	r1, [r1, #12]
   4234c:	str	r0, [sp, #12]
   42350:	str	r1, [sp, #8]
   42354:	str	r2, [sp, #4]
   42358:	str	r3, [sp]
   4235c:	ldr	r2, [pc, #236]	; 42450 <ftello64@plt+0x2e6fc>
   42360:	ldr	r3, [r4]
   42364:	mov	r1, #0
   42368:	add	r0, sp, #24
   4236c:	bl	13a18 <gcry_sexp_build@plt>
   42370:	mov	r4, r0
   42374:	b	4231c <ftello64@plt+0x2e5c8>
   42378:	ldr	r3, [r1, #20]
   4237c:	ldr	r0, [r1, #16]
   42380:	ldr	r2, [r4, #8]
   42384:	ldr	r1, [r1, #12]
   42388:	str	r3, [sp, #16]
   4238c:	ldr	r3, [r4, #4]
   42390:	str	r0, [sp, #12]
   42394:	str	r1, [sp, #8]
   42398:	str	r2, [sp, #4]
   4239c:	str	r3, [sp]
   423a0:	ldr	r2, [pc, #172]	; 42454 <ftello64@plt+0x2e700>
   423a4:	ldr	r3, [r4]
   423a8:	mov	r1, #0
   423ac:	add	r0, sp, #24
   423b0:	bl	13a18 <gcry_sexp_build@plt>
   423b4:	mov	r4, r0
   423b8:	b	4231c <ftello64@plt+0x2e5c8>
   423bc:	ldr	r0, [r4]
   423c0:	bl	597ec <ftello64@plt+0x45a98>
   423c4:	subs	r6, r0, #0
   423c8:	beq	4242c <ftello64@plt+0x2e6d8>
   423cc:	ldr	r2, [r4, #8]
   423d0:	ldr	r3, [r4, #4]
   423d4:	str	r2, [sp, #4]
   423d8:	ldr	r2, [pc, #120]	; 42458 <ftello64@plt+0x2e704>
   423dc:	str	r3, [sp]
   423e0:	mov	r3, r6
   423e4:	mov	r1, #0
   423e8:	add	r0, sp, #24
   423ec:	bl	13a18 <gcry_sexp_build@plt>
   423f0:	mov	r4, r0
   423f4:	mov	r0, r6
   423f8:	bl	13448 <gcry_free@plt>
   423fc:	b	4231c <ftello64@plt+0x2e5c8>
   42400:	ldr	r0, [r1]
   42404:	bl	597ec <ftello64@plt+0x45a98>
   42408:	subs	r6, r0, #0
   4240c:	beq	4242c <ftello64@plt+0x2e6d8>
   42410:	ldr	r2, [r4, #8]
   42414:	ldr	r3, [r4, #4]
   42418:	str	r2, [sp, #4]
   4241c:	str	r3, [sp]
   42420:	ldr	r2, [pc, #52]	; 4245c <ftello64@plt+0x2e708>
   42424:	mov	r3, r6
   42428:	b	423e4 <ftello64@plt+0x2e690>
   4242c:	bl	1385c <gpg_err_code_from_syserror@plt>
   42430:	cmp	r0, #0
   42434:	uxthne	r0, r0
   42438:	orrne	r4, r0, #33554432	; 0x2000000
   4243c:	bne	422d0 <ftello64@plt+0x2e57c>
   42440:	b	42324 <ftello64@plt+0x2e5d0>
   42444:	bl	134b4 <__stack_chk_fail@plt>
   42448:	andeq	r6, r7, r8, ror #19
   4244c:	andeq	r3, r6, r0, lsr #3
   42450:	andeq	r3, r6, r4, ror r1
   42454:	andeq	r3, r6, r8, asr #3
   42458:	andeq	r3, r6, r4, lsr #4
   4245c:	strdeq	r3, [r6], -ip
   42460:	push	{r4, r5, r6, lr}
   42464:	mov	r5, r0
   42468:	mov	r0, #4
   4246c:	bl	13214 <gcry_malloc@plt>
   42470:	subs	r4, r0, #0
   42474:	popeq	{r4, r5, r6, pc}
   42478:	mov	r2, #3
   4247c:	mov	r3, #1
   42480:	cmp	r5, #256	; 0x100
   42484:	strb	r2, [r4]
   42488:	strb	r3, [r4, #1]
   4248c:	bls	424e8 <ftello64@plt+0x2e794>
   42490:	add	r3, r3, #384	; 0x180
   42494:	cmp	r5, r3
   42498:	movcc	r2, #8
   4249c:	movcs	r2, #9
   424a0:	movcc	r1, #9
   424a4:	movcs	r1, #10
   424a8:	ldr	r3, [pc, #68]	; 424f4 <ftello64@plt+0x2e7a0>
   424ac:	strb	r1, [r4, #2]
   424b0:	strb	r2, [r4, #3]
   424b4:	ldr	r3, [r3, #8]
   424b8:	tst	r3, #4
   424bc:	bne	424d4 <ftello64@plt+0x2e780>
   424c0:	mov	r1, r4
   424c4:	mov	r2, #32
   424c8:	mov	r0, #0
   424cc:	pop	{r4, r5, r6, lr}
   424d0:	b	13c94 <gcry_mpi_set_opaque@plt>
   424d4:	mov	r2, #4
   424d8:	mov	r1, r4
   424dc:	ldr	r0, [pc, #20]	; 424f8 <ftello64@plt+0x2e7a4>
   424e0:	bl	4edb0 <ftello64@plt+0x3b05c>
   424e4:	b	424c0 <ftello64@plt+0x2e76c>
   424e8:	mov	r2, #7
   424ec:	mov	r1, #8
   424f0:	b	424a8 <ftello64@plt+0x2e754>
   424f4:	andeq	r8, r7, r0, asr r2
   424f8:	andeq	r3, r6, ip, lsr #5
   424fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42500:	sub	sp, sp, #316	; 0x13c
   42504:	ldr	r7, [pc, #2144]	; 42d6c <ftello64@plt+0x2f018>
   42508:	ldr	r9, [sp, #356]	; 0x164
   4250c:	ldr	r5, [sp, #352]	; 0x160
   42510:	ldr	ip, [r7]
   42514:	mov	lr, #0
   42518:	str	r0, [sp, #12]
   4251c:	mov	r4, r1
   42520:	str	lr, [r9]
   42524:	mov	r1, r5
   42528:	mov	r0, #18
   4252c:	mov	fp, r2
   42530:	str	r3, [sp, #16]
   42534:	str	ip, [sp, #308]	; 0x134
   42538:	bl	2dea8 <ftello64@plt+0x1a154>
   4253c:	cmp	r0, #0
   42540:	str	r0, [sp, #36]	; 0x24
   42544:	beq	426f4 <ftello64@plt+0x2e9a0>
   42548:	ldr	r0, [r5, #4]
   4254c:	bl	131c0 <gcry_mpi_get_nbits@plt>
   42550:	add	r0, r0, #7
   42554:	lsr	r3, r0, #3
   42558:	mov	r0, r3
   4255c:	str	r3, [sp, #48]	; 0x30
   42560:	bl	13688 <gcry_malloc_secure@plt>
   42564:	subs	r8, r0, #0
   42568:	beq	4276c <ftello64@plt+0x2ea18>
   4256c:	str	r4, [sp]
   42570:	add	r3, sp, #48	; 0x30
   42574:	ldr	r2, [sp, #48]	; 0x30
   42578:	mov	r1, r8
   4257c:	mov	r0, #5
   42580:	bl	133b8 <gcry_mpi_print@plt>
   42584:	subs	r6, r0, #0
   42588:	bne	42730 <ftello64@plt+0x2e9dc>
   4258c:	ldr	r4, [sp, #36]	; 0x24
   42590:	ldr	r6, [sp, #48]	; 0x30
   42594:	add	r4, r4, #7
   42598:	lsr	r4, r4, #3
   4259c:	cmp	r4, r6
   425a0:	bhi	42794 <ftello64@plt+0x2ea40>
   425a4:	tst	r6, #1
   425a8:	bne	42780 <ftello64@plt+0x2ea2c>
   425ac:	cmp	r4, r6
   425b0:	bne	426fc <ftello64@plt+0x2e9a8>
   425b4:	ldr	sl, [pc, #1972]	; 42d70 <ftello64@plt+0x2f01c>
   425b8:	ldr	r3, [sl, #8]
   425bc:	tst	r3, #4
   425c0:	bne	4271c <ftello64@plt+0x2e9c8>
   425c4:	mov	r1, #2
   425c8:	ldr	r0, [r5, #8]
   425cc:	bl	133d0 <gcry_mpi_get_flag@plt>
   425d0:	cmp	r0, #0
   425d4:	beq	427a4 <ftello64@plt+0x2ea50>
   425d8:	add	r1, sp, #36	; 0x24
   425dc:	ldr	r0, [r5, #8]
   425e0:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   425e4:	ldr	r6, [sp, #36]	; 0x24
   425e8:	ldr	r2, [sl, #8]
   425ec:	add	r6, r6, #7
   425f0:	tst	r2, #4
   425f4:	lsr	r6, r6, #3
   425f8:	mov	r3, r0
   425fc:	bne	42750 <ftello64@plt+0x2e9fc>
   42600:	cmp	r6, #4
   42604:	bne	426cc <ftello64@plt+0x2e978>
   42608:	ldrb	r2, [r3]
   4260c:	cmp	r2, #3
   42610:	bne	426cc <ftello64@plt+0x2e978>
   42614:	ldrb	r2, [r3, #1]
   42618:	cmp	r2, #1
   4261c:	bne	426cc <ftello64@plt+0x2e978>
   42620:	ldrb	r1, [r3, #2]
   42624:	ldr	r2, [sl, #8]
   42628:	ldrb	r3, [r3, #3]
   4262c:	tst	r2, #4
   42630:	str	r1, [sp, #20]
   42634:	str	r3, [sp, #24]
   42638:	bne	42980 <ftello64@plt+0x2ec2c>
   4263c:	ldr	r3, [sp, #20]
   42640:	sub	r3, r3, #8
   42644:	cmp	r3, #2
   42648:	bhi	426cc <ftello64@plt+0x2e978>
   4264c:	ldr	r3, [sp, #24]
   42650:	sub	r3, r3, #7
   42654:	cmp	r3, #2
   42658:	bhi	426cc <ftello64@plt+0x2e978>
   4265c:	bl	55df8 <ftello64@plt+0x420a4>
   42660:	ldr	r1, [r5]
   42664:	str	r0, [sp, #28]
   42668:	bl	14d0c <ftello64@plt+0xfb8>
   4266c:	mov	r1, #18
   42670:	mov	r6, r0
   42674:	ldr	r0, [sp, #28]
   42678:	bl	56944 <ftello64@plt+0x42bf0>
   4267c:	cmp	r6, #0
   42680:	beq	427b4 <ftello64@plt+0x2ea60>
   42684:	ldr	r4, [sp, #28]
   42688:	mov	r2, #20
   4268c:	ldr	r1, [pc, #1760]	; 42d74 <ftello64@plt+0x2f020>
   42690:	mov	r0, r4
   42694:	bl	569d4 <ftello64@plt+0x42c80>
   42698:	mov	r1, fp
   4269c:	mov	r2, #20
   426a0:	mov	r0, r4
   426a4:	bl	569d4 <ftello64@plt+0x42c80>
   426a8:	mov	r2, #256	; 0x100
   426ac:	add	r1, sp, #52	; 0x34
   426b0:	mov	r0, r4
   426b4:	bl	57418 <ftello64@plt+0x436c4>
   426b8:	mov	r0, r4
   426bc:	bl	55bd8 <ftello64@plt+0x41e84>
   426c0:	mov	r0, r8
   426c4:	bl	13448 <gcry_free@plt>
   426c8:	b	426d8 <ftello64@plt+0x2e984>
   426cc:	mov	r0, r8
   426d0:	bl	13448 <gcry_free@plt>
   426d4:	ldr	r6, [pc, #1692]	; 42d78 <ftello64@plt+0x2f024>
   426d8:	ldr	r2, [sp, #308]	; 0x134
   426dc:	ldr	r3, [r7]
   426e0:	mov	r0, r6
   426e4:	cmp	r2, r3
   426e8:	bne	42cd4 <ftello64@plt+0x2ef80>
   426ec:	add	sp, sp, #316	; 0x13c
   426f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   426f4:	ldr	r6, [pc, #1664]	; 42d7c <ftello64@plt+0x2f028>
   426f8:	b	426d8 <ftello64@plt+0x2e984>
   426fc:	ldr	sl, [pc, #1644]	; 42d70 <ftello64@plt+0x2f01c>
   42700:	sub	r2, r6, r4
   42704:	mov	r1, #0
   42708:	add	r0, r8, r4
   4270c:	bl	13904 <memset@plt>
   42710:	ldr	r3, [sl, #8]
   42714:	tst	r3, #4
   42718:	beq	425c4 <ftello64@plt+0x2e870>
   4271c:	mov	r2, r4
   42720:	mov	r1, r8
   42724:	ldr	r0, [pc, #1620]	; 42d80 <ftello64@plt+0x2f02c>
   42728:	bl	4edb0 <ftello64@plt+0x3b05c>
   4272c:	b	425c4 <ftello64@plt+0x2e870>
   42730:	mov	r0, r8
   42734:	bl	13448 <gcry_free@plt>
   42738:	mov	r0, r6
   4273c:	bl	13b50 <gpg_strerror@plt>
   42740:	mov	r1, r0
   42744:	ldr	r0, [pc, #1592]	; 42d84 <ftello64@plt+0x2f030>
   42748:	bl	4eb24 <ftello64@plt+0x3add0>
   4274c:	b	426d8 <ftello64@plt+0x2e984>
   42750:	mov	r1, r0
   42754:	str	r0, [sp, #20]
   42758:	mov	r2, r6
   4275c:	ldr	r0, [pc, #1572]	; 42d88 <ftello64@plt+0x2f034>
   42760:	bl	4edb0 <ftello64@plt+0x3b05c>
   42764:	ldr	r3, [sp, #20]
   42768:	b	42600 <ftello64@plt+0x2e8ac>
   4276c:	bl	1385c <gpg_err_code_from_syserror@plt>
   42770:	subs	r6, r0, #0
   42774:	uxthne	r6, r6
   42778:	orrne	r6, r6, #33554432	; 0x2000000
   4277c:	b	426d8 <ftello64@plt+0x2e984>
   42780:	mov	r2, r4
   42784:	add	r1, r8, #1
   42788:	mov	r0, r8
   4278c:	bl	13340 <memmove@plt>
   42790:	b	425ac <ftello64@plt+0x2e858>
   42794:	mov	r0, r8
   42798:	bl	13448 <gcry_free@plt>
   4279c:	ldr	r6, [pc, #1512]	; 42d8c <ftello64@plt+0x2f038>
   427a0:	b	426d8 <ftello64@plt+0x2e984>
   427a4:	mov	r0, r8
   427a8:	bl	13448 <gcry_free@plt>
   427ac:	ldr	r6, [pc, #1500]	; 42d90 <ftello64@plt+0x2f03c>
   427b0:	b	426d8 <ftello64@plt+0x2e984>
   427b4:	ldr	r1, [r5, #8]
   427b8:	ldr	r5, [sp, #28]
   427bc:	mov	r0, r5
   427c0:	bl	14d0c <ftello64@plt+0xfb8>
   427c4:	mov	r2, #20
   427c8:	ldr	r1, [pc, #1444]	; 42d74 <ftello64@plt+0x2f020>
   427cc:	mov	r6, r0
   427d0:	mov	r0, r5
   427d4:	bl	569d4 <ftello64@plt+0x42c80>
   427d8:	mov	r1, fp
   427dc:	mov	r2, #20
   427e0:	mov	r0, r5
   427e4:	bl	569d4 <ftello64@plt+0x42c80>
   427e8:	add	r1, sp, #52	; 0x34
   427ec:	mov	r2, #256	; 0x100
   427f0:	mov	r0, r5
   427f4:	bl	57418 <ftello64@plt+0x436c4>
   427f8:	mov	fp, r5
   427fc:	mov	r5, r0
   42800:	mov	r0, fp
   42804:	bl	55bd8 <ftello64@plt+0x41e84>
   42808:	cmp	r6, #0
   4280c:	bne	426c0 <ftello64@plt+0x2e96c>
   42810:	ldr	r3, [sl, #8]
   42814:	tst	r3, #4
   42818:	bne	429c0 <ftello64@plt+0x2ec6c>
   4281c:	mov	r2, #0
   42820:	ldr	r1, [sp, #20]
   42824:	add	r0, sp, #48	; 0x30
   42828:	bl	1340c <gcry_md_open@plt>
   4282c:	subs	r6, r0, #0
   42830:	bne	429a8 <ftello64@plt+0x2ec54>
   42834:	mov	r2, #4
   42838:	ldr	r1, [pc, #1364]	; 42d94 <ftello64@plt+0x2f040>
   4283c:	ldr	r0, [sp, #48]	; 0x30
   42840:	bl	13430 <gcry_md_write@plt>
   42844:	mov	r2, r4
   42848:	mov	r1, r8
   4284c:	ldr	r0, [sp, #48]	; 0x30
   42850:	bl	13430 <gcry_md_write@plt>
   42854:	mov	r2, r5
   42858:	add	r1, sp, #52	; 0x34
   4285c:	ldr	r0, [sp, #48]	; 0x30
   42860:	bl	13430 <gcry_md_write@plt>
   42864:	mov	r3, r6
   42868:	mov	r2, r6
   4286c:	mov	r1, #5
   42870:	ldr	r0, [sp, #48]	; 0x30
   42874:	bl	13acc <gcry_md_ctl@plt>
   42878:	ldr	r0, [sp, #20]
   4287c:	bl	13280 <gcry_md_get_algo_dlen@plt>
   42880:	cmp	r0, #31
   42884:	bls	42d58 <ftello64@plt+0x2f004>
   42888:	ldr	fp, [sp, #20]
   4288c:	ldr	r0, [sp, #48]	; 0x30
   42890:	mov	r1, fp
   42894:	bl	1334c <gcry_md_read@plt>
   42898:	mov	r5, r0
   4289c:	mov	r0, fp
   428a0:	bl	13280 <gcry_md_get_algo_dlen@plt>
   428a4:	mov	r1, r5
   428a8:	mov	r2, r0
   428ac:	mov	r0, r8
   428b0:	bl	133e8 <memcpy@plt>
   428b4:	ldr	r0, [sp, #48]	; 0x30
   428b8:	bl	132d4 <gcry_md_close@plt>
   428bc:	ldr	r0, [sp, #24]
   428c0:	bl	13a54 <gcry_cipher_get_algo_keylen@plt>
   428c4:	cmp	r4, r0
   428c8:	bcc	42d44 <ftello64@plt+0x2eff0>
   428cc:	ldr	r0, [sp, #24]
   428d0:	bl	13a54 <gcry_cipher_get_algo_keylen@plt>
   428d4:	mov	r5, r0
   428d8:	ldr	r0, [sp, #20]
   428dc:	bl	13280 <gcry_md_get_algo_dlen@plt>
   428e0:	cmp	r5, r0
   428e4:	bhi	42d30 <ftello64@plt+0x2efdc>
   428e8:	sub	r2, r4, r5
   428ec:	mov	r1, r6
   428f0:	add	r0, r8, r5
   428f4:	bl	13904 <memset@plt>
   428f8:	ldr	r3, [sl, #8]
   428fc:	tst	r3, #4
   42900:	bne	429f0 <ftello64@plt+0x2ec9c>
   42904:	ldr	r1, [sp, #24]
   42908:	mov	r3, #0
   4290c:	mov	r2, #7
   42910:	add	r0, sp, #40	; 0x28
   42914:	bl	1370c <gcry_cipher_open@plt>
   42918:	subs	r6, r0, #0
   4291c:	bne	429d4 <ftello64@plt+0x2ec80>
   42920:	mov	r2, r5
   42924:	mov	r1, r8
   42928:	ldr	r0, [sp, #40]	; 0x28
   4292c:	bl	13394 <gcry_cipher_setkey@plt>
   42930:	mov	r6, r0
   42934:	mov	r0, r8
   42938:	bl	13448 <gcry_free@plt>
   4293c:	cmp	r6, #0
   42940:	bne	42a04 <ftello64@plt+0x2ecb0>
   42944:	ldr	r0, [sp, #16]
   42948:	bl	131c0 <gcry_mpi_get_nbits@plt>
   4294c:	ldr	r3, [sp, #12]
   42950:	clz	r3, r3
   42954:	lsr	r3, r3, #5
   42958:	add	r0, r0, #7
   4295c:	lsr	r4, r0, #3
   42960:	and	r2, r4, #7
   42964:	cmp	r2, r3
   42968:	beq	42a24 <ftello64@plt+0x2ecd0>
   4296c:	mov	r1, r4
   42970:	ldr	r0, [pc, #1056]	; 42d98 <ftello64@plt+0x2f044>
   42974:	bl	4eb24 <ftello64@plt+0x3add0>
   42978:	ldr	r6, [pc, #1036]	; 42d8c <ftello64@plt+0x2f038>
   4297c:	b	426d8 <ftello64@plt+0x2e984>
   42980:	mov	r0, r1
   42984:	bl	2ccd8 <ftello64@plt+0x18f84>
   42988:	mov	r6, r0
   4298c:	ldr	r0, [sp, #24]
   42990:	bl	2ca70 <ftello64@plt+0x18d1c>
   42994:	mov	r1, r6
   42998:	mov	r2, r0
   4299c:	ldr	r0, [pc, #1016]	; 42d9c <ftello64@plt+0x2f048>
   429a0:	bl	4ec70 <ftello64@plt+0x3af1c>
   429a4:	b	4263c <ftello64@plt+0x2e8e8>
   429a8:	bl	13b50 <gpg_strerror@plt>
   429ac:	ldr	r1, [sp, #20]
   429b0:	mov	r2, r0
   429b4:	ldr	r0, [pc, #996]	; 42da0 <ftello64@plt+0x2f04c>
   429b8:	bl	4eb24 <ftello64@plt+0x3add0>
   429bc:	b	426c0 <ftello64@plt+0x2e96c>
   429c0:	mov	r2, r5
   429c4:	add	r1, sp, #52	; 0x34
   429c8:	ldr	r0, [pc, #980]	; 42da4 <ftello64@plt+0x2f050>
   429cc:	bl	4edb0 <ftello64@plt+0x3b05c>
   429d0:	b	4281c <ftello64@plt+0x2eac8>
   429d4:	bl	13b50 <gpg_strerror@plt>
   429d8:	mov	r1, r0
   429dc:	ldr	r0, [pc, #964]	; 42da8 <ftello64@plt+0x2f054>
   429e0:	bl	4eb24 <ftello64@plt+0x3add0>
   429e4:	mov	r0, r8
   429e8:	bl	13448 <gcry_free@plt>
   429ec:	b	426d8 <ftello64@plt+0x2e984>
   429f0:	mov	r2, r5
   429f4:	mov	r1, r8
   429f8:	ldr	r0, [pc, #940]	; 42dac <ftello64@plt+0x2f058>
   429fc:	bl	4edb0 <ftello64@plt+0x3b05c>
   42a00:	b	42904 <ftello64@plt+0x2ebb0>
   42a04:	ldr	r0, [sp, #40]	; 0x28
   42a08:	bl	13c28 <gcry_cipher_close@plt>
   42a0c:	mov	r0, r6
   42a10:	bl	13b50 <gpg_strerror@plt>
   42a14:	mov	r1, r0
   42a18:	ldr	r0, [pc, #912]	; 42db0 <ftello64@plt+0x2f05c>
   42a1c:	bl	4eb24 <ftello64@plt+0x3add0>
   42a20:	b	426d8 <ftello64@plt+0x2e984>
   42a24:	lsl	r0, r4, #1
   42a28:	add	r0, r0, #9
   42a2c:	bl	13688 <gcry_malloc_secure@plt>
   42a30:	subs	r5, r0, #0
   42a34:	beq	42c54 <ftello64@plt+0x2ef00>
   42a38:	ldr	r3, [sp, #12]
   42a3c:	cmp	r3, #0
   42a40:	beq	42b30 <ftello64@plt+0x2eddc>
   42a44:	ldr	r3, [sp, #16]
   42a48:	add	r8, r4, #9
   42a4c:	add	r8, r5, r8
   42a50:	str	r3, [sp]
   42a54:	mov	r1, r8
   42a58:	add	r3, sp, #44	; 0x2c
   42a5c:	mov	r2, r4
   42a60:	mov	r0, #5
   42a64:	bl	133b8 <gcry_mpi_print@plt>
   42a68:	subs	fp, r0, #0
   42a6c:	bne	42c84 <ftello64@plt+0x2ef30>
   42a70:	ldr	r3, [sl, #8]
   42a74:	tst	r3, #4
   42a78:	bne	42c40 <ftello64@plt+0x2eeec>
   42a7c:	add	r3, r5, #1
   42a80:	add	fp, r4, #8
   42a84:	mov	r1, r3
   42a88:	str	r3, [sp, #16]
   42a8c:	mov	r2, fp
   42a90:	mov	r3, r8
   42a94:	str	r4, [sp]
   42a98:	ldr	r0, [sp, #40]	; 0x28
   42a9c:	bl	1343c <gcry_cipher_encrypt@plt>
   42aa0:	mov	r2, r4
   42aa4:	mov	r1, #0
   42aa8:	str	r0, [sp, #12]
   42aac:	mov	r0, r8
   42ab0:	bl	13904 <memset@plt>
   42ab4:	ldr	r0, [sp, #40]	; 0x28
   42ab8:	bl	13c28 <gcry_cipher_close@plt>
   42abc:	ldr	r3, [sp, #12]
   42ac0:	cmp	r3, #0
   42ac4:	bne	42cac <ftello64@plt+0x2ef58>
   42ac8:	ldr	r3, [sl, #8]
   42acc:	uxtb	r2, fp
   42ad0:	tst	r3, #4
   42ad4:	strb	r2, [r5]
   42ad8:	bne	42c70 <ftello64@plt+0x2ef1c>
   42adc:	add	r2, r2, #1
   42ae0:	mov	r1, r5
   42ae4:	lsl	r2, r2, #3
   42ae8:	mov	r0, #0
   42aec:	bl	13c94 <gcry_mpi_set_opaque@plt>
   42af0:	cmp	r0, #0
   42af4:	str	r0, [sp, #48]	; 0x30
   42af8:	strne	r0, [r9]
   42afc:	bne	426d8 <ftello64@plt+0x2e984>
   42b00:	bl	1385c <gpg_err_code_from_syserror@plt>
   42b04:	subs	r6, r0, #0
   42b08:	mov	r0, r5
   42b0c:	uxthne	r6, r6
   42b10:	orrne	r6, r6, #33554432	; 0x2000000
   42b14:	bl	13448 <gcry_free@plt>
   42b18:	mov	r0, r6
   42b1c:	bl	13b50 <gpg_strerror@plt>
   42b20:	mov	r1, r0
   42b24:	ldr	r0, [pc, #648]	; 42db4 <ftello64@plt+0x2f060>
   42b28:	bl	4eb24 <ftello64@plt+0x3add0>
   42b2c:	b	426d8 <ftello64@plt+0x2e984>
   42b30:	add	r1, sp, #36	; 0x24
   42b34:	ldr	r0, [sp, #16]
   42b38:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   42b3c:	ldr	r3, [sp, #36]	; 0x24
   42b40:	add	r3, r3, #7
   42b44:	lsr	r8, r3, #3
   42b48:	cmp	r4, r8
   42b4c:	cmpcs	r3, #7
   42b50:	movls	r3, #1
   42b54:	movhi	r3, #0
   42b58:	str	r8, [sp, #44]	; 0x2c
   42b5c:	cmp	r0, #0
   42b60:	moveq	r3, #1
   42b64:	cmp	r3, #0
   42b68:	beq	42b7c <ftello64@plt+0x2ee28>
   42b6c:	mov	r0, r5
   42b70:	bl	13448 <gcry_free@plt>
   42b74:	ldr	r6, [pc, #572]	; 42db8 <ftello64@plt+0x2f064>
   42b78:	b	426d8 <ftello64@plt+0x2e984>
   42b7c:	mov	r1, r0
   42b80:	mov	r2, r8
   42b84:	mov	r0, r5
   42b88:	bl	133e8 <memcpy@plt>
   42b8c:	ldrb	fp, [r5]
   42b90:	sub	r8, r8, #1
   42b94:	cmp	fp, r8
   42b98:	bne	42cd8 <ftello64@plt+0x2ef84>
   42b9c:	ldr	r3, [sl, #8]
   42ba0:	add	r4, r5, r4
   42ba4:	tst	r3, #4
   42ba8:	add	r8, r5, #1
   42bac:	bne	42ce4 <ftello64@plt+0x2ef90>
   42bb0:	mov	r3, r8
   42bb4:	mov	r2, fp
   42bb8:	mov	r1, r4
   42bbc:	str	fp, [sp]
   42bc0:	ldr	r0, [sp, #40]	; 0x28
   42bc4:	bl	13ab4 <gcry_cipher_decrypt@plt>
   42bc8:	mov	r8, r0
   42bcc:	ldr	r0, [sp, #40]	; 0x28
   42bd0:	bl	13c28 <gcry_cipher_close@plt>
   42bd4:	cmp	r8, #0
   42bd8:	bne	42d0c <ftello64@plt+0x2efb8>
   42bdc:	ldr	r3, [sl, #8]
   42be0:	sub	fp, fp, #8
   42be4:	tst	r3, #4
   42be8:	bne	42cf8 <ftello64@plt+0x2efa4>
   42bec:	mov	r1, #0
   42bf0:	mov	r3, fp
   42bf4:	mov	r2, r4
   42bf8:	str	r1, [sp]
   42bfc:	add	r0, sp, #48	; 0x30
   42c00:	mov	r1, #5
   42c04:	bl	13a48 <gcry_mpi_scan@plt>
   42c08:	mov	r4, r0
   42c0c:	mov	r0, r5
   42c10:	bl	13448 <gcry_free@plt>
   42c14:	cmp	r4, #0
   42c18:	ldreq	r3, [sp, #48]	; 0x30
   42c1c:	streq	r3, [r9]
   42c20:	beq	426d8 <ftello64@plt+0x2e984>
   42c24:	mov	r0, r4
   42c28:	bl	13b50 <gpg_strerror@plt>
   42c2c:	mov	r6, r4
   42c30:	mov	r1, r0
   42c34:	ldr	r0, [pc, #384]	; 42dbc <ftello64@plt+0x2f068>
   42c38:	bl	4eb24 <ftello64@plt+0x3add0>
   42c3c:	b	426d8 <ftello64@plt+0x2e984>
   42c40:	mov	r2, r4
   42c44:	mov	r1, r8
   42c48:	ldr	r0, [pc, #368]	; 42dc0 <ftello64@plt+0x2f06c>
   42c4c:	bl	4edb0 <ftello64@plt+0x3b05c>
   42c50:	b	42a7c <ftello64@plt+0x2ed28>
   42c54:	bl	1385c <gpg_err_code_from_syserror@plt>
   42c58:	subs	r6, r0, #0
   42c5c:	ldr	r0, [sp, #40]	; 0x28
   42c60:	uxthne	r6, r6
   42c64:	orrne	r6, r6, #33554432	; 0x2000000
   42c68:	bl	13c28 <gcry_cipher_close@plt>
   42c6c:	b	426d8 <ftello64@plt+0x2e984>
   42c70:	ldr	r1, [sp, #16]
   42c74:	ldr	r0, [pc, #328]	; 42dc4 <ftello64@plt+0x2f070>
   42c78:	bl	4edb0 <ftello64@plt+0x3b05c>
   42c7c:	ldrb	r2, [r5]
   42c80:	b	42adc <ftello64@plt+0x2ed88>
   42c84:	bl	13b50 <gpg_strerror@plt>
   42c88:	mov	r6, fp
   42c8c:	mov	r1, r0
   42c90:	ldr	r0, [pc, #304]	; 42dc8 <ftello64@plt+0x2f074>
   42c94:	bl	4eb24 <ftello64@plt+0x3add0>
   42c98:	ldr	r0, [sp, #40]	; 0x28
   42c9c:	bl	13c28 <gcry_cipher_close@plt>
   42ca0:	mov	r0, r5
   42ca4:	bl	13448 <gcry_free@plt>
   42ca8:	b	426d8 <ftello64@plt+0x2e984>
   42cac:	mov	r0, r3
   42cb0:	bl	13b50 <gpg_strerror@plt>
   42cb4:	mov	r1, r0
   42cb8:	ldr	r0, [pc, #268]	; 42dcc <ftello64@plt+0x2f078>
   42cbc:	bl	4eb24 <ftello64@plt+0x3add0>
   42cc0:	ldr	r3, [sp, #12]
   42cc4:	mov	r0, r5
   42cc8:	mov	r6, r3
   42ccc:	bl	13448 <gcry_free@plt>
   42cd0:	b	426d8 <ftello64@plt+0x2e984>
   42cd4:	bl	134b4 <__stack_chk_fail@plt>
   42cd8:	ldr	r0, [pc, #240]	; 42dd0 <ftello64@plt+0x2f07c>
   42cdc:	bl	4eb24 <ftello64@plt+0x3add0>
   42ce0:	b	42b6c <ftello64@plt+0x2ee18>
   42ce4:	mov	r2, fp
   42ce8:	mov	r1, r8
   42cec:	ldr	r0, [pc, #224]	; 42dd4 <ftello64@plt+0x2f080>
   42cf0:	bl	4edb0 <ftello64@plt+0x3b05c>
   42cf4:	b	42bb0 <ftello64@plt+0x2ee5c>
   42cf8:	mov	r2, fp
   42cfc:	mov	r1, r4
   42d00:	ldr	r0, [pc, #208]	; 42dd8 <ftello64@plt+0x2f084>
   42d04:	bl	4edb0 <ftello64@plt+0x3b05c>
   42d08:	b	42bec <ftello64@plt+0x2ee98>
   42d0c:	mov	r0, r8
   42d10:	bl	13b50 <gpg_strerror@plt>
   42d14:	mov	r6, r8
   42d18:	mov	r1, r0
   42d1c:	ldr	r0, [pc, #184]	; 42ddc <ftello64@plt+0x2f088>
   42d20:	bl	4eb24 <ftello64@plt+0x3add0>
   42d24:	mov	r0, r5
   42d28:	bl	13448 <gcry_free@plt>
   42d2c:	b	426d8 <ftello64@plt+0x2e984>
   42d30:	ldr	r3, [pc, #168]	; 42de0 <ftello64@plt+0x2f08c>
   42d34:	ldr	r2, [pc, #168]	; 42de4 <ftello64@plt+0x2f090>
   42d38:	ldr	r1, [pc, #168]	; 42de8 <ftello64@plt+0x2f094>
   42d3c:	ldr	r0, [pc, #168]	; 42dec <ftello64@plt+0x2f098>
   42d40:	bl	4eeac <ftello64@plt+0x3b158>
   42d44:	ldr	r3, [pc, #148]	; 42de0 <ftello64@plt+0x2f08c>
   42d48:	mov	r2, #268	; 0x10c
   42d4c:	ldr	r1, [pc, #148]	; 42de8 <ftello64@plt+0x2f094>
   42d50:	ldr	r0, [pc, #152]	; 42df0 <ftello64@plt+0x2f09c>
   42d54:	bl	4eeac <ftello64@plt+0x3b158>
   42d58:	ldr	r3, [pc, #128]	; 42de0 <ftello64@plt+0x2f08c>
   42d5c:	ldr	r2, [pc, #144]	; 42df4 <ftello64@plt+0x2f0a0>
   42d60:	ldr	r1, [pc, #128]	; 42de8 <ftello64@plt+0x2f094>
   42d64:	ldr	r0, [pc, #140]	; 42df8 <ftello64@plt+0x2f0a4>
   42d68:	bl	4eeac <ftello64@plt+0x3b158>
   42d6c:	andeq	r6, r7, r8, ror #19
   42d70:	andeq	r8, r7, r0, asr r2
   42d74:	andeq	r3, r6, ip, asr #6
   42d78:	andeq	r0, r0, #6
   42d7c:	andeq	r0, r0, #66	; 0x42
   42d80:	strdeq	r3, [r6], -r4
   42d84:	andeq	r3, r6, r0, asr #5
   42d88:	andeq	r3, r6, r0, lsl r3
   42d8c:	andeq	r0, r0, #89	; 0x59
   42d90:	andeq	r0, r0, #59	; 0x3b
   42d94:	andeq	r3, r6, r8, asr r2
   42d98:	andeq	r3, r6, r8, asr #9
   42d9c:	andeq	r3, r6, r4, lsr #6
   42da0:	andeq	r3, r6, r4, lsl #7
   42da4:	andeq	r3, r6, r4, ror #6
   42da8:	andeq	r3, r6, r8, ror r4
   42dac:	andeq	r3, r6, r8, ror #8
   42db0:	andeq	r3, r6, r0, lsr #9
   42db4:	andeq	r3, r6, r8, ror #10
   42db8:	andeq	r0, r0, #30
   42dbc:	strdeq	r3, [r6], -r4
   42dc0:	andeq	r3, r6, r8, lsl r5
   42dc4:	andeq	r3, r6, r4, asr r5
   42dc8:	strdeq	r3, [r6], -r8
   42dcc:	andeq	r3, r6, ip, lsr #10
   42dd0:	andeq	r3, r6, ip, lsl #11
   42dd4:	andeq	r3, r6, r4, lsr #11
   42dd8:	andeq	r3, r6, r0, ror #11
   42ddc:			; <UNDEFINED> instruction: 0x000635b8
   42de0:	andeq	r3, r6, r0, ror #4
   42de4:	andeq	r0, r0, lr, lsl #2
   42de8:			; <UNDEFINED> instruction: 0x000633b4
   42dec:	andeq	r3, r6, r0, lsr r4
   42df0:	strdeq	r3, [r6], -r4
   42df4:	andeq	r0, r0, r5, lsl #2
   42df8:	andeq	r3, r6, r8, asr #7
   42dfc:	push	{r4, r5, r6, r7, r8, lr}
   42e00:	mov	r6, r1
   42e04:	ldr	r4, [pc, #240]	; 42efc <ftello64@plt+0x2f1a8>
   42e08:	sub	sp, sp, #8
   42e0c:	mov	r2, #0
   42e10:	ldr	r3, [r4]
   42e14:	mov	r1, r0
   42e18:	str	r2, [r6]
   42e1c:	mov	r0, #18
   42e20:	str	r3, [sp, #4]
   42e24:	bl	2dea8 <ftello64@plt+0x1a154>
   42e28:	subs	r8, r0, #0
   42e2c:	beq	42ed0 <ftello64@plt+0x2f17c>
   42e30:	bl	13b74 <gcry_mpi_snew@plt>
   42e34:	ldr	r7, [pc, #196]	; 42f00 <ftello64@plt+0x2f1ac>
   42e38:	ldr	r3, [r7, #8]
   42e3c:	tst	r3, #4
   42e40:	mov	r5, r0
   42e44:	bne	42ec0 <ftello64@plt+0x2f16c>
   42e48:	sub	r1, r8, #1
   42e4c:	mov	r2, #1
   42e50:	mov	r0, r5
   42e54:	bl	1337c <gcry_mpi_randomize@plt>
   42e58:	ldr	r3, [r7, #8]
   42e5c:	tst	r3, #4
   42e60:	bne	42e8c <ftello64@plt+0x2f138>
   42e64:	cmp	r5, #0
   42e68:	strne	r5, [r6]
   42e6c:	movne	r0, #0
   42e70:	beq	42edc <ftello64@plt+0x2f188>
   42e74:	ldr	r2, [sp, #4]
   42e78:	ldr	r3, [r4]
   42e7c:	cmp	r2, r3
   42e80:	bne	42ed8 <ftello64@plt+0x2f184>
   42e84:	add	sp, sp, #8
   42e88:	pop	{r4, r5, r6, r7, r8, pc}
   42e8c:	mov	r3, r5
   42e90:	mov	r2, #0
   42e94:	mov	r1, sp
   42e98:	mov	r0, #4
   42e9c:	bl	13a9c <gcry_mpi_aprint@plt>
   42ea0:	cmp	r0, #0
   42ea4:	bne	42eec <ftello64@plt+0x2f198>
   42ea8:	ldr	r1, [sp]
   42eac:	ldr	r0, [pc, #80]	; 42f04 <ftello64@plt+0x2f1b0>
   42eb0:	bl	4ec70 <ftello64@plt+0x3af1c>
   42eb4:	ldr	r0, [sp]
   42eb8:	bl	13448 <gcry_free@plt>
   42ebc:	b	42e64 <ftello64@plt+0x2f110>
   42ec0:	mov	r1, r8
   42ec4:	ldr	r0, [pc, #60]	; 42f08 <ftello64@plt+0x2f1b4>
   42ec8:	bl	4ec70 <ftello64@plt+0x3af1c>
   42ecc:	b	42e48 <ftello64@plt+0x2f0f4>
   42ed0:	ldr	r0, [pc, #52]	; 42f0c <ftello64@plt+0x2f1b8>
   42ed4:	b	42e74 <ftello64@plt+0x2f120>
   42ed8:	bl	134b4 <__stack_chk_fail@plt>
   42edc:	ldr	r2, [pc, #44]	; 42f10 <ftello64@plt+0x2f1bc>
   42ee0:	ldr	r1, [pc, #44]	; 42f14 <ftello64@plt+0x2f1c0>
   42ee4:	ldr	r0, [pc, #44]	; 42f18 <ftello64@plt+0x2f1c4>
   42ee8:	bl	4ee84 <ftello64@plt+0x3b130>
   42eec:	ldr	r2, [pc, #40]	; 42f1c <ftello64@plt+0x2f1c8>
   42ef0:	mov	r1, #452	; 0x1c4
   42ef4:	ldr	r0, [pc, #28]	; 42f18 <ftello64@plt+0x2f1c4>
   42ef8:	bl	4ee84 <ftello64@plt+0x3b130>
   42efc:	andeq	r6, r7, r8, ror #19
   42f00:	andeq	r8, r7, r0, asr r2
   42f04:	andeq	r3, r6, r0, asr #12
   42f08:	andeq	r3, r6, r0, lsr #12
   42f0c:	andeq	r0, r0, #66	; 0x42
   42f10:	andeq	r3, r6, ip, lsl #5
   42f14:	ldrdeq	r0, [r0], -sp
   42f18:			; <UNDEFINED> instruction: 0x000633b4
   42f1c:	andeq	r3, r6, r4, lsl #5
   42f20:	push	{lr}		; (str lr, [sp, #-4]!)
   42f24:	subs	lr, r2, #0
   42f28:	sub	sp, sp, #12
   42f2c:	beq	42f5c <ftello64@plt+0x2f208>
   42f30:	mov	r2, r1
   42f34:	ldr	r1, [sp, #16]
   42f38:	mov	ip, r3
   42f3c:	str	r0, [sp, #4]
   42f40:	str	r1, [sp]
   42f44:	mov	r3, lr
   42f48:	mov	r1, ip
   42f4c:	mov	r0, #0
   42f50:	bl	424fc <ftello64@plt+0x2e7a8>
   42f54:	add	sp, sp, #12
   42f58:	pop	{pc}		; (ldr pc, [sp], #4)
   42f5c:	ldr	r0, [pc, #4]	; 42f68 <ftello64@plt+0x2f214>
   42f60:	add	sp, sp, #12
   42f64:	pop	{pc}		; (ldr pc, [sp], #4)
   42f68:	andeq	r0, r0, #30
   42f6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   42f70:	sub	sp, sp, #28
   42f74:	ldr	r9, [pc, #528]	; 4318c <ftello64@plt+0x2f438>
   42f78:	mov	r4, r1
   42f7c:	mov	r5, r2
   42f80:	ldr	r3, [r9]
   42f84:	mov	fp, r0
   42f88:	str	r3, [sp, #20]
   42f8c:	bl	2c1c8 <ftello64@plt+0x18474>
   42f90:	cmp	r4, #0
   42f94:	moveq	r7, r4
   42f98:	ldrne	r7, [r5]
   42f9c:	mov	sl, r0
   42fa0:	mov	r0, r7
   42fa4:	bl	55ec4 <ftello64@plt+0x42170>
   42fa8:	subs	r8, r0, #0
   42fac:	beq	43104 <ftello64@plt+0x2f3b0>
   42fb0:	bl	57788 <ftello64@plt+0x43a34>
   42fb4:	bl	2c4b0 <ftello64@plt+0x1875c>
   42fb8:	cmp	r0, #0
   42fbc:	bne	430f4 <ftello64@plt+0x2f3a0>
   42fc0:	mov	r2, r7
   42fc4:	mov	r1, r8
   42fc8:	mov	r0, sl
   42fcc:	bl	2c3c4 <ftello64@plt+0x18670>
   42fd0:	ldr	r3, [pc, #440]	; 43190 <ftello64@plt+0x2f43c>
   42fd4:	ldr	r3, [r3, #144]	; 0x90
   42fd8:	cmp	r3, #0
   42fdc:	beq	43098 <ftello64@plt+0x2f344>
   42fe0:	mov	r6, #0
   42fe4:	cmp	r4, #1
   42fe8:	str	r6, [sp, #16]
   42fec:	ble	43158 <ftello64@plt+0x2f404>
   42ff0:	add	r4, r5, r4, lsl #2
   42ff4:	add	r5, r5, #4
   42ff8:	ldr	r1, [r4, #-4]!
   42ffc:	add	r0, sp, #16
   43000:	bl	4a410 <ftello64@plt+0x366bc>
   43004:	cmp	r5, r4
   43008:	bne	42ff8 <ftello64@plt+0x2f2a4>
   4300c:	ldr	r3, [sp, #16]
   43010:	mov	r2, r8
   43014:	mov	r1, #0
   43018:	str	r7, [sp]
   4301c:	mov	r0, fp
   43020:	bl	28e18 <ftello64@plt+0x150c4>
   43024:	mov	r4, r0
   43028:	ldr	r0, [sp, #16]
   4302c:	bl	4a3b8 <ftello64@plt+0x36664>
   43030:	mov	r0, r8
   43034:	bl	55bd8 <ftello64@plt+0x41e84>
   43038:	cmp	r6, #0
   4303c:	beq	43060 <ftello64@plt+0x2f30c>
   43040:	ldr	r2, [r6, #16]
   43044:	cmn	r4, #1
   43048:	moveq	r3, #1
   4304c:	movne	r3, #0
   43050:	cmp	r2, #0
   43054:	moveq	r3, #0
   43058:	cmp	r3, #0
   4305c:	bne	430d8 <ftello64@plt+0x2f384>
   43060:	uxth	r3, r4
   43064:	cmp	r3, #58	; 0x3a
   43068:	beq	430d8 <ftello64@plt+0x2f384>
   4306c:	mov	r0, r6
   43070:	bl	2a500 <ftello64@plt+0x167ac>
   43074:	mov	r0, sl
   43078:	bl	2c214 <ftello64@plt+0x184c0>
   4307c:	ldr	r2, [sp, #20]
   43080:	ldr	r3, [r9]
   43084:	mov	r0, r4
   43088:	cmp	r2, r3
   4308c:	bne	43188 <ftello64@plt+0x2f434>
   43090:	add	sp, sp, #28
   43094:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43098:	mov	r0, r8
   4309c:	str	r3, [sp, #12]
   430a0:	bl	2b3c0 <ftello64@plt+0x1766c>
   430a4:	ldr	r3, [sp, #12]
   430a8:	cmp	r0, #0
   430ac:	beq	42fe0 <ftello64@plt+0x2f28c>
   430b0:	str	r3, [sp, #12]
   430b4:	bl	2a4e4 <ftello64@plt+0x16790>
   430b8:	mov	r1, r8
   430bc:	mov	r6, r0
   430c0:	bl	2b384 <ftello64@plt+0x17630>
   430c4:	ldr	r3, [sp, #12]
   430c8:	cmp	r4, #1
   430cc:	str	r3, [sp, #16]
   430d0:	bgt	42ff0 <ftello64@plt+0x2f29c>
   430d4:	b	43010 <ftello64@plt+0x2f2bc>
   430d8:	mov	r2, #5
   430dc:	ldr	r1, [pc, #176]	; 43194 <ftello64@plt+0x2f440>
   430e0:	mov	r0, #0
   430e4:	bl	13484 <dcgettext@plt>
   430e8:	bl	4eb24 <ftello64@plt+0x3add0>
   430ec:	mov	r4, #0
   430f0:	b	4306c <ftello64@plt+0x2f318>
   430f4:	mov	r0, r8
   430f8:	bl	55bd8 <ftello64@plt+0x41e84>
   430fc:	mov	r0, #1
   43100:	bl	13b2c <gpg_err_set_errno@plt>
   43104:	bl	1385c <gpg_err_code_from_syserror@plt>
   43108:	mov	r2, #5
   4310c:	ldr	r1, [pc, #132]	; 43198 <ftello64@plt+0x2f444>
   43110:	subs	r5, r0, #0
   43114:	mov	r0, #0
   43118:	uxthne	r5, r5
   4311c:	orrne	r5, r5, #33554432	; 0x2000000
   43120:	bl	13484 <dcgettext@plt>
   43124:	mov	r4, r5
   43128:	mov	r6, r0
   4312c:	mov	r0, r7
   43130:	bl	53ca8 <ftello64@plt+0x3ff54>
   43134:	mov	r7, r0
   43138:	mov	r0, r5
   4313c:	bl	13b50 <gpg_strerror@plt>
   43140:	mov	r1, r7
   43144:	mov	r2, r0
   43148:	mov	r0, r6
   4314c:	bl	4eb24 <ftello64@plt+0x3add0>
   43150:	mov	r6, #0
   43154:	b	4306c <ftello64@plt+0x2f318>
   43158:	mov	r3, r6
   4315c:	mov	r2, r8
   43160:	mov	r1, r6
   43164:	str	r7, [sp]
   43168:	mov	r0, fp
   4316c:	bl	28e18 <ftello64@plt+0x150c4>
   43170:	mov	r4, r0
   43174:	ldr	r0, [sp, #16]
   43178:	bl	4a3b8 <ftello64@plt+0x36664>
   4317c:	mov	r0, r8
   43180:	bl	55bd8 <ftello64@plt+0x41e84>
   43184:	b	43060 <ftello64@plt+0x2f30c>
   43188:	bl	134b4 <__stack_chk_fail@plt>
   4318c:	andeq	r6, r7, r8, ror #19
   43190:	andeq	r8, r7, r0, asr r2
   43194:	andeq	r3, r6, r0, ror #12
   43198:	andeq	sp, r5, r0, ror fp
   4319c:	push	{r4, r5, r6, r7, lr}
   431a0:	mov	r6, r0
   431a4:	sub	sp, sp, #12
   431a8:	mov	r0, r1
   431ac:	mov	r5, r1
   431b0:	mov	r7, r2
   431b4:	bl	13814 <strlen@plt>
   431b8:	add	r0, r0, #10
   431bc:	bl	131cc <gcry_xmalloc@plt>
   431c0:	ldr	r3, [pc, #48]	; 431f8 <ftello64@plt+0x2f4a4>
   431c4:	mvn	r2, #0
   431c8:	str	r7, [sp]
   431cc:	str	r5, [sp, #4]
   431d0:	mov	r1, #1
   431d4:	mov	r4, r0
   431d8:	bl	138d4 <__sprintf_chk@plt>
   431dc:	mov	r0, r6
   431e0:	mov	r1, r4
   431e4:	bl	390b8 <ftello64@plt+0x25364>
   431e8:	mov	r0, r4
   431ec:	add	sp, sp, #12
   431f0:	pop	{r4, r5, r6, r7, lr}
   431f4:	b	13448 <gcry_free@plt>
   431f8:	strdeq	r3, [r6], -r4
   431fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   43200:	sub	sp, sp, #12
   43204:	mov	r4, r1
   43208:	mov	r6, r0
   4320c:	bl	2c1c8 <ftello64@plt+0x18474>
   43210:	mov	r1, r4
   43214:	mov	r2, #1
   43218:	mov	r7, r0
   4321c:	mov	r0, #37	; 0x25
   43220:	bl	4319c <ftello64@plt+0x2f448>
   43224:	mov	r0, r4
   43228:	bl	55ec4 <ftello64@plt+0x42170>
   4322c:	subs	r5, r0, #0
   43230:	beq	432fc <ftello64@plt+0x2f5a8>
   43234:	mov	r3, #0
   43238:	mov	r2, #1
   4323c:	mov	r1, #3
   43240:	bl	56030 <ftello64@plt+0x422dc>
   43244:	mov	r0, r5
   43248:	bl	57788 <ftello64@plt+0x43a34>
   4324c:	bl	2c4b0 <ftello64@plt+0x1875c>
   43250:	cmp	r0, #0
   43254:	bne	432ec <ftello64@plt+0x2f598>
   43258:	mov	r2, r4
   4325c:	mov	r1, r5
   43260:	mov	r0, r7
   43264:	bl	2c3c4 <ftello64@plt+0x18670>
   43268:	ldr	r3, [pc, #240]	; 43360 <ftello64@plt+0x2f60c>
   4326c:	ldr	r3, [r3, #144]	; 0x90
   43270:	cmp	r3, #0
   43274:	beq	432c8 <ftello64@plt+0x2f574>
   43278:	mov	r8, #0
   4327c:	mov	r3, #0
   43280:	mov	r1, r3
   43284:	mov	r2, r5
   43288:	mov	r0, r6
   4328c:	str	r4, [sp]
   43290:	bl	28e18 <ftello64@plt+0x150c4>
   43294:	mov	r6, r0
   43298:	mov	r0, r5
   4329c:	bl	55bd8 <ftello64@plt+0x41e84>
   432a0:	mov	r0, #38	; 0x26
   432a4:	bl	38efc <ftello64@plt+0x251a8>
   432a8:	bl	26cfc <ftello64@plt+0x12fa8>
   432ac:	mov	r0, r8
   432b0:	bl	2a500 <ftello64@plt+0x167ac>
   432b4:	mov	r0, r7
   432b8:	bl	2c214 <ftello64@plt+0x184c0>
   432bc:	mov	r0, r6
   432c0:	add	sp, sp, #12
   432c4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   432c8:	mov	r0, r5
   432cc:	bl	2b3c0 <ftello64@plt+0x1766c>
   432d0:	cmp	r0, #0
   432d4:	beq	43278 <ftello64@plt+0x2f524>
   432d8:	bl	2a4e4 <ftello64@plt+0x16790>
   432dc:	mov	r1, r5
   432e0:	mov	r8, r0
   432e4:	bl	2b384 <ftello64@plt+0x17630>
   432e8:	b	4327c <ftello64@plt+0x2f528>
   432ec:	mov	r0, r5
   432f0:	bl	55bd8 <ftello64@plt+0x41e84>
   432f4:	mov	r0, #1
   432f8:	bl	13b2c <gpg_err_set_errno@plt>
   432fc:	bl	1385c <gpg_err_code_from_syserror@plt>
   43300:	mov	r2, #5
   43304:	ldr	r1, [pc, #88]	; 43364 <ftello64@plt+0x2f610>
   43308:	mov	r8, #0
   4330c:	subs	r6, r0, #0
   43310:	mov	r0, #0
   43314:	uxthne	r6, r6
   43318:	orrne	r6, r6, #33554432	; 0x2000000
   4331c:	bl	13484 <dcgettext@plt>
   43320:	mov	r5, r0
   43324:	mov	r0, r4
   43328:	bl	53ca8 <ftello64@plt+0x3ff54>
   4332c:	mov	r9, r0
   43330:	bl	138b0 <__errno_location@plt>
   43334:	ldr	r0, [r0]
   43338:	bl	136e8 <strerror@plt>
   4333c:	mov	r1, r9
   43340:	mov	r2, r0
   43344:	mov	r0, r5
   43348:	bl	4eb24 <ftello64@plt+0x3add0>
   4334c:	mov	r1, r4
   43350:	mov	r2, #1
   43354:	mov	r0, #39	; 0x27
   43358:	bl	4319c <ftello64@plt+0x2f448>
   4335c:	b	432ac <ftello64@plt+0x2f558>
   43360:	andeq	r8, r7, r0, asr r2
   43364:	andeq	sp, r5, r0, ror fp
   43368:	push	{r4, r5, r6, r7, r8, lr}
   4336c:	sub	sp, sp, #2048	; 0x800
   43370:	ldr	r7, [pc, #228]	; 4345c <ftello64@plt+0x2f708>
   43374:	sub	sp, sp, #8
   43378:	subs	r4, r1, #0
   4337c:	ldr	r3, [r7]
   43380:	mov	r6, r0
   43384:	str	r3, [sp, #2052]	; 0x804
   43388:	beq	433cc <ftello64@plt+0x2f678>
   4338c:	subgt	r5, r2, #4
   43390:	addgt	r4, r5, r4, lsl #2
   43394:	ble	433ac <ftello64@plt+0x2f658>
   43398:	ldr	r1, [r5, #4]!
   4339c:	mov	r0, r6
   433a0:	bl	431fc <ftello64@plt+0x2f4a8>
   433a4:	cmp	r5, r4
   433a8:	bne	43398 <ftello64@plt+0x2f644>
   433ac:	mov	r0, #0
   433b0:	ldr	r2, [sp, #2052]	; 0x804
   433b4:	ldr	r3, [r7]
   433b8:	cmp	r2, r3
   433bc:	bne	43458 <ftello64@plt+0x2f704>
   433c0:	add	sp, sp, #2048	; 0x800
   433c4:	add	sp, sp, #8
   433c8:	pop	{r4, r5, r6, r7, r8, pc}
   433cc:	ldr	r5, [pc, #140]	; 43460 <ftello64@plt+0x2f70c>
   433d0:	mov	r8, r4
   433d4:	b	4341c <ftello64@plt+0x2f6c8>
   433d8:	ldrb	r3, [sp, #4]
   433dc:	add	r4, r4, #1
   433e0:	cmp	r3, #0
   433e4:	beq	43438 <ftello64@plt+0x2f6e4>
   433e8:	add	r0, sp, #4
   433ec:	bl	13814 <strlen@plt>
   433f0:	add	r3, sp, #2048	; 0x800
   433f4:	add	r3, r3, #8
   433f8:	sub	r0, r0, #1
   433fc:	add	r3, r3, r0
   43400:	ldrb	r2, [r3, #-2052]	; 0xfffff7fc
   43404:	cmp	r2, #10
   43408:	bne	43438 <ftello64@plt+0x2f6e4>
   4340c:	add	r1, sp, #4
   43410:	mov	r0, r6
   43414:	strb	r8, [r3, #-2052]	; 0xfffff7fc
   43418:	bl	431fc <ftello64@plt+0x2f4a8>
   4341c:	ldr	r2, [r5]
   43420:	mov	r1, #2048	; 0x800
   43424:	add	r0, sp, #4
   43428:	bl	13370 <fgets@plt>
   4342c:	cmp	r0, #0
   43430:	bne	433d8 <ftello64@plt+0x2f684>
   43434:	b	433b0 <ftello64@plt+0x2f65c>
   43438:	mov	r2, #5
   4343c:	ldr	r1, [pc, #32]	; 43464 <ftello64@plt+0x2f710>
   43440:	mov	r0, #0
   43444:	bl	13484 <dcgettext@plt>
   43448:	mov	r1, r4
   4344c:	bl	4eb24 <ftello64@plt+0x3add0>
   43450:	mov	r0, #1
   43454:	b	433b0 <ftello64@plt+0x2f65c>
   43458:	bl	134b4 <__stack_chk_fail@plt>
   4345c:	andeq	r6, r7, r8, ror #19
   43460:	andeq	r7, r7, r8, lsl #4
   43464:	strdeq	r3, [r6], -ip
   43468:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4346c:	mov	r7, r1
   43470:	mov	r9, r2
   43474:	mov	r5, r0
   43478:	bl	2c1c8 <ftello64@plt+0x18474>
   4347c:	mov	r8, r0
   43480:	mov	r0, r7
   43484:	bl	2c4b0 <ftello64@plt+0x1875c>
   43488:	subs	r4, r0, #0
   4348c:	bne	434e0 <ftello64@plt+0x2f78c>
   43490:	ldr	r1, [pc, #300]	; 435c4 <ftello64@plt+0x2f870>
   43494:	mov	r0, r7
   43498:	bl	55f44 <ftello64@plt+0x421f0>
   4349c:	subs	r6, r0, #0
   434a0:	beq	434e8 <ftello64@plt+0x2f794>
   434a4:	mov	r2, r4
   434a8:	mov	r1, r6
   434ac:	mov	r0, r8
   434b0:	bl	2c3c4 <ftello64@plt+0x18670>
   434b4:	ldr	r3, [pc, #268]	; 435c8 <ftello64@plt+0x2f874>
   434b8:	ldr	r7, [r3, #144]	; 0x90
   434bc:	cmp	r7, #0
   434c0:	beq	43550 <ftello64@plt+0x2f7fc>
   434c4:	mov	r0, r5
   434c8:	mov	r3, r9
   434cc:	mov	r2, r6
   434d0:	mov	r1, r4
   434d4:	bl	28ee4 <ftello64@plt+0x15190>
   434d8:	mov	r5, r0
   434dc:	b	43530 <ftello64@plt+0x2f7dc>
   434e0:	mov	r0, #1
   434e4:	bl	13b2c <gpg_err_set_errno@plt>
   434e8:	bl	1385c <gpg_err_code_from_syserror@plt>
   434ec:	mov	r2, #5
   434f0:	ldr	r1, [pc, #212]	; 435cc <ftello64@plt+0x2f878>
   434f4:	mov	r6, #0
   434f8:	mov	r4, r6
   434fc:	subs	r5, r0, #0
   43500:	mov	r0, #0
   43504:	uxthne	r5, r5
   43508:	orrne	r5, r5, #33554432	; 0x2000000
   4350c:	bl	13484 <dcgettext@plt>
   43510:	mov	r9, r0
   43514:	bl	138b0 <__errno_location@plt>
   43518:	ldr	r0, [r0]
   4351c:	bl	136e8 <strerror@plt>
   43520:	mov	r1, r7
   43524:	mov	r2, r0
   43528:	mov	r0, r9
   4352c:	bl	4eb24 <ftello64@plt+0x3add0>
   43530:	mov	r0, r6
   43534:	bl	55bd8 <ftello64@plt+0x41e84>
   43538:	mov	r0, r8
   4353c:	bl	2c214 <ftello64@plt+0x184c0>
   43540:	mov	r0, r4
   43544:	bl	2a500 <ftello64@plt+0x167ac>
   43548:	mov	r0, r5
   4354c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43550:	mov	r0, r6
   43554:	bl	2b3c0 <ftello64@plt+0x1766c>
   43558:	subs	r4, r0, #0
   4355c:	beq	434c4 <ftello64@plt+0x2f770>
   43560:	bl	2a4e4 <ftello64@plt+0x16790>
   43564:	mov	r1, r6
   43568:	mov	r4, r0
   4356c:	bl	2b384 <ftello64@plt+0x17630>
   43570:	mov	r0, r5
   43574:	mov	r3, r9
   43578:	mov	r2, r6
   4357c:	mov	r1, r7
   43580:	bl	28ee4 <ftello64@plt+0x15190>
   43584:	cmp	r4, #0
   43588:	mov	r5, r0
   4358c:	beq	43530 <ftello64@plt+0x2f7dc>
   43590:	ldr	r3, [r4, #16]
   43594:	cmp	r3, #0
   43598:	beq	43530 <ftello64@plt+0x2f7dc>
   4359c:	cmn	r0, #1
   435a0:	beq	435bc <ftello64@plt+0x2f868>
   435a4:	ldr	r2, [pc, #36]	; 435d0 <ftello64@plt+0x2f87c>
   435a8:	ldr	r3, [pc, #36]	; 435d4 <ftello64@plt+0x2f880>
   435ac:	uxth	r1, r0
   435b0:	cmp	r1, r2
   435b4:	moveq	r5, r3
   435b8:	b	43530 <ftello64@plt+0x2f7dc>
   435bc:	ldr	r5, [pc, #16]	; 435d4 <ftello64@plt+0x2f880>
   435c0:	b	43530 <ftello64@plt+0x2f7dc>
   435c4:	strheq	sp, [r5], -r0
   435c8:	andeq	r8, r7, r0, asr r2
   435cc:	andeq	r3, r6, r4, lsr #14
   435d0:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   435d4:	andeq	r0, r0, #58	; 0x3a
   435d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   435dc:	mov	r4, #0
   435e0:	str	r4, [r2]
   435e4:	str	r4, [r3]
   435e8:	mov	r7, r2
   435ec:	mov	r6, r3
   435f0:	mov	r5, r0
   435f4:	bl	13814 <strlen@plt>
   435f8:	add	r0, r0, #2
   435fc:	bl	13214 <gcry_malloc@plt>
   43600:	subs	r8, r0, #0
   43604:	beq	43664 <ftello64@plt+0x2f910>
   43608:	mov	r1, r5
   4360c:	bl	1346c <stpcpy@plt>
   43610:	ldr	r3, [pc, #132]	; 4369c <ftello64@plt+0x2f948>
   43614:	ldrh	r3, [r3]
   43618:	strh	r3, [r0]
   4361c:	mov	r0, r5
   43620:	bl	13814 <strlen@plt>
   43624:	add	r0, r0, #5
   43628:	bl	13214 <gcry_malloc@plt>
   4362c:	subs	r9, r0, #0
   43630:	beq	4367c <ftello64@plt+0x2f928>
   43634:	mov	r1, r5
   43638:	bl	1346c <stpcpy@plt>
   4363c:	ldr	r2, [pc, #92]	; 436a0 <ftello64@plt+0x2f94c>
   43640:	str	r8, [r7]
   43644:	str	r9, [r6]
   43648:	ldrb	r1, [r2, #4]
   4364c:	mov	r3, r0
   43650:	ldr	r0, [r2]
   43654:	strb	r1, [r3, #4]
   43658:	str	r0, [r3]
   4365c:	mov	r0, r4
   43660:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43664:	bl	1385c <gpg_err_code_from_syserror@plt>
   43668:	subs	r4, r0, #0
   4366c:	uxthne	r4, r4
   43670:	orrne	r4, r4, #134217728	; 0x8000000
   43674:	mov	r0, r4
   43678:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4367c:	bl	1385c <gpg_err_code_from_syserror@plt>
   43680:	subs	r4, r0, #0
   43684:	mov	r0, r8
   43688:	uxthne	r4, r4
   4368c:	orrne	r4, r4, #134217728	; 0x8000000
   43690:	bl	13448 <gcry_free@plt>
   43694:	mov	r0, r4
   43698:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4369c:	andeq	r5, r6, ip, ror #2
   436a0:	andeq	r3, r6, ip, lsr r7
   436a4:	push	{r4, r5, r6, r7, r8, lr}
   436a8:	subs	r6, r0, #0
   436ac:	beq	4381c <ftello64@plt+0x2fac8>
   436b0:	mov	r4, r1
   436b4:	ldr	r1, [r6, #4]
   436b8:	clz	r3, r4
   436bc:	adds	r1, r1, #0
   436c0:	movne	r1, #1
   436c4:	lsr	r3, r3, #5
   436c8:	cmp	r1, r3
   436cc:	beq	4381c <ftello64@plt+0x2fac8>
   436d0:	mov	r1, #60	; 0x3c
   436d4:	mov	r0, #1
   436d8:	mov	r7, r2
   436dc:	bl	13910 <gcry_calloc@plt>
   436e0:	subs	r5, r0, #0
   436e4:	beq	43790 <ftello64@plt+0x2fa3c>
   436e8:	ldr	r0, [r6, #8]
   436ec:	adds	r4, r4, #0
   436f0:	movne	r4, #1
   436f4:	cmp	r0, #0
   436f8:	str	r4, [r5, #4]
   436fc:	str	r6, [r5]
   43700:	str	r7, [r5, #24]
   43704:	beq	437b0 <ftello64@plt+0x2fa5c>
   43708:	ldr	r4, [r6, #12]
   4370c:	cmp	r4, #0
   43710:	beq	437e4 <ftello64@plt+0x2fa90>
   43714:	ldr	r3, [r0]
   43718:	cmp	r3, #0
   4371c:	addne	r2, r0, #4
   43720:	movne	r3, #0
   43724:	bne	43740 <ftello64@plt+0x2f9ec>
   43728:	b	437a4 <ftello64@plt+0x2fa50>
   4372c:	mov	r1, r2
   43730:	add	r2, r2, #4
   43734:	ldr	ip, [r1]
   43738:	cmp	ip, #0
   4373c:	beq	43798 <ftello64@plt+0x2fa44>
   43740:	add	r3, r3, #1
   43744:	cmp	r3, r4
   43748:	bne	4372c <ftello64@plt+0x2f9d8>
   4374c:	add	r7, r4, #5
   43750:	lsl	r1, r7, #2
   43754:	bl	139f4 <gcry_realloc@plt>
   43758:	cmp	r0, #0
   4375c:	beq	4380c <ftello64@plt+0x2fab8>
   43760:	add	r3, r4, #1
   43764:	cmp	r7, r3
   43768:	str	r0, [r6, #8]
   4376c:	str	r7, [r6, #12]
   43770:	str	r5, [r0, r4, lsl #2]
   43774:	bls	43790 <ftello64@plt+0x2fa3c>
   43778:	add	r4, r0, r4, lsl #2
   4377c:	mov	r2, #0
   43780:	add	r3, r3, #1
   43784:	cmp	r3, r7
   43788:	str	r2, [r4, #4]!
   4378c:	bcc	43780 <ftello64@plt+0x2fa2c>
   43790:	mov	r0, r5
   43794:	pop	{r4, r5, r6, r7, r8, pc}
   43798:	str	r5, [r1]
   4379c:	mov	r0, r5
   437a0:	pop	{r4, r5, r6, r7, r8, pc}
   437a4:	str	r5, [r0]
   437a8:	mov	r0, r5
   437ac:	pop	{r4, r5, r6, r7, r8, pc}
   437b0:	mov	r0, #3
   437b4:	str	r0, [r6, #12]
   437b8:	mov	r1, #4
   437bc:	bl	13910 <gcry_calloc@plt>
   437c0:	cmp	r0, #0
   437c4:	mov	r4, r0
   437c8:	str	r0, [r6, #8]
   437cc:	bne	43708 <ftello64@plt+0x2f9b4>
   437d0:	str	r0, [r6, #12]
   437d4:	mov	r0, r5
   437d8:	bl	13448 <gcry_free@plt>
   437dc:	mov	r5, r4
   437e0:	b	43790 <ftello64@plt+0x2fa3c>
   437e4:	mov	r1, #20
   437e8:	bl	139f4 <gcry_realloc@plt>
   437ec:	cmp	r0, #0
   437f0:	beq	4380c <ftello64@plt+0x2fab8>
   437f4:	mov	r7, #5
   437f8:	str	r0, [r6, #8]
   437fc:	str	r7, [r6, #12]
   43800:	mov	r3, #1
   43804:	str	r5, [r0]
   43808:	b	43778 <ftello64@plt+0x2fa24>
   4380c:	mov	r0, r5
   43810:	bl	13448 <gcry_free@plt>
   43814:	mov	r5, #0
   43818:	b	43790 <ftello64@plt+0x2fa3c>
   4381c:	ldr	r3, [pc, #12]	; 43830 <ftello64@plt+0x2fadc>
   43820:	mov	r2, #94	; 0x5e
   43824:	ldr	r1, [pc, #8]	; 43834 <ftello64@plt+0x2fae0>
   43828:	ldr	r0, [pc, #8]	; 43838 <ftello64@plt+0x2fae4>
   4382c:	bl	13d3c <__assert_fail@plt>
   43830:	andeq	r3, r6, r4, asr #14
   43834:	andeq	r3, r6, r8, ror #14
   43838:	andeq	r3, r6, r0, lsl #15
   4383c:	push	{r4, r5, r6, r7, r8, lr}
   43840:	mov	r3, #0
   43844:	ldr	r7, [pc, #188]	; 43908 <ftello64@plt+0x2fbb4>
   43848:	mov	r6, r2
   4384c:	mov	r5, r0
   43850:	ldr	r4, [r7]
   43854:	mov	r8, r1
   43858:	cmp	r4, r3
   4385c:	str	r3, [r2]
   43860:	bne	43874 <ftello64@plt+0x2fb20>
   43864:	b	43894 <ftello64@plt+0x2fb40>
   43868:	ldr	r4, [r4]
   4386c:	cmp	r4, #0
   43870:	beq	43894 <ftello64@plt+0x2fb40>
   43874:	mov	r1, r5
   43878:	add	r0, r4, #28
   4387c:	bl	4eed8 <ftello64@plt+0x3b184>
   43880:	cmp	r0, #0
   43884:	beq	43868 <ftello64@plt+0x2fb14>
   43888:	str	r4, [r6]
   4388c:	ldr	r0, [pc, #120]	; 4390c <ftello64@plt+0x2fbb8>
   43890:	pop	{r4, r5, r6, r7, r8, pc}
   43894:	mov	r0, r5
   43898:	bl	13814 <strlen@plt>
   4389c:	add	r0, r0, #32
   438a0:	bl	13214 <gcry_malloc@plt>
   438a4:	subs	r4, r0, #0
   438a8:	beq	438f4 <ftello64@plt+0x2fba0>
   438ac:	mov	r1, r5
   438b0:	add	r0, r4, #28
   438b4:	bl	135e0 <strcpy@plt>
   438b8:	mov	r3, #0
   438bc:	ldr	r2, [r7]
   438c0:	subs	r8, r8, r3
   438c4:	movne	r8, #1
   438c8:	mov	r0, r3
   438cc:	str	r8, [r4, #4]
   438d0:	str	r4, [r6]
   438d4:	str	r3, [r4, #8]
   438d8:	str	r3, [r4, #12]
   438dc:	str	r3, [r4, #16]
   438e0:	str	r3, [r4, #20]
   438e4:	str	r3, [r4, #24]
   438e8:	str	r2, [r4]
   438ec:	str	r4, [r7]
   438f0:	pop	{r4, r5, r6, r7, r8, pc}
   438f4:	bl	1385c <gpg_err_code_from_syserror@plt>
   438f8:	cmp	r0, #0
   438fc:	uxthne	r0, r0
   43900:	orrne	r0, r0, #134217728	; 0x8000000
   43904:	pop	{r4, r5, r6, r7, r8, pc}
   43908:	andeq	r7, r7, r8, asr pc
   4390c:	stmdaeq	r0, {r0, r1, r5, pc}
   43910:	cmp	r0, #0
   43914:	bxeq	lr
   43918:	push	{r4, lr}
   4391c:	mov	r1, #2
   43920:	add	r0, r0, #28
   43924:	bl	139e8 <access@plt>
   43928:	clz	r0, r0
   4392c:	lsr	r0, r0, #5
   43930:	pop	{r4, pc}
   43934:	mov	r2, #1
   43938:	b	436a4 <ftello64@plt+0x2f950>
   4393c:	mov	r2, #0
   43940:	b	436a4 <ftello64@plt+0x2f950>
   43944:	push	{r4, lr}
   43948:	subs	r4, r0, #0
   4394c:	popeq	{r4, pc}
   43950:	ldr	r2, [r4]
   43954:	ldr	r3, [r2, #8]
   43958:	cmp	r3, #0
   4395c:	beq	43990 <ftello64@plt+0x2fc3c>
   43960:	ldr	r1, [r2, #12]
   43964:	cmp	r1, #0
   43968:	beq	43990 <ftello64@plt+0x2fc3c>
   4396c:	add	r1, r3, r1, lsl #2
   43970:	sub	r1, r1, #4
   43974:	sub	r3, r3, #4
   43978:	mov	ip, #0
   4397c:	ldr	r2, [r3, #4]!
   43980:	cmp	r2, r4
   43984:	streq	ip, [r3]
   43988:	cmp	r3, r1
   4398c:	bne	4397c <ftello64@plt+0x2fc28>
   43990:	ldr	r0, [r4, #28]
   43994:	bl	43ec4 <ftello64@plt+0x30170>
   43998:	ldr	r0, [r4, #40]	; 0x28
   4399c:	bl	43ec4 <ftello64@plt+0x30170>
   439a0:	ldr	r0, [r4, #8]
   439a4:	cmp	r0, #0
   439a8:	beq	439b8 <ftello64@plt+0x2fc64>
   439ac:	bl	13a00 <fclose@plt>
   439b0:	mov	r3, #0
   439b4:	str	r3, [r4, #8]
   439b8:	ldr	r0, [r4, #52]	; 0x34
   439bc:	bl	13448 <gcry_free@plt>
   439c0:	ldr	r0, [r4, #56]	; 0x38
   439c4:	bl	13448 <gcry_free@plt>
   439c8:	mov	r0, r4
   439cc:	pop	{r4, lr}
   439d0:	b	13448 <gcry_free@plt>
   439d4:	push	{r4, lr}
   439d8:	mov	r4, r0
   439dc:	ldr	r0, [r0, #40]	; 0x28
   439e0:	cmp	r0, #0
   439e4:	beq	439ec <ftello64@plt+0x2fc98>
   439e8:	bl	43ec4 <ftello64@plt+0x30170>
   439ec:	add	r2, r4, #28
   439f0:	add	r3, r4, #40	; 0x28
   439f4:	ldm	r2, {r0, r1, r2}
   439f8:	mov	ip, #0
   439fc:	stm	r3, {r0, r1, r2}
   43a00:	str	ip, [r4, #28]
   43a04:	pop	{r4, pc}
   43a08:	push	{r4, lr}
   43a0c:	mov	r4, r0
   43a10:	ldr	r0, [r0, #28]
   43a14:	cmp	r0, #0
   43a18:	beq	43a20 <ftello64@plt+0x2fccc>
   43a1c:	bl	43ec4 <ftello64@plt+0x30170>
   43a20:	add	r2, r4, #40	; 0x28
   43a24:	add	r3, r4, #28
   43a28:	ldm	r2, {r0, r1, r2}
   43a2c:	mov	ip, #0
   43a30:	stm	r3, {r0, r1, r2}
   43a34:	str	ip, [r4, #40]	; 0x28
   43a38:	pop	{r4, pc}
   43a3c:	cmp	r0, #0
   43a40:	bxeq	lr
   43a44:	ldr	r0, [r0]
   43a48:	cmp	r0, #0
   43a4c:	addne	r0, r0, #28
   43a50:	bx	lr
   43a54:	cmp	r0, #0
   43a58:	strne	r1, [r0, #20]
   43a5c:	movne	r0, #0
   43a60:	ldreq	r0, [pc]	; 43a68 <ftello64@plt+0x2fd14>
   43a64:	bx	lr
   43a68:	stmdaeq	r0, {r0, r3, r6}
   43a6c:	push	{r4, r5, r6, r7, r8, lr}
   43a70:	subs	r6, r0, #0
   43a74:	popeq	{r4, r5, r6, r7, r8, pc}
   43a78:	ldr	r3, [r6]
   43a7c:	cmp	r3, #0
   43a80:	popeq	{r4, r5, r6, r7, r8, pc}
   43a84:	ldr	r2, [r3, #8]
   43a88:	cmp	r2, #0
   43a8c:	popeq	{r4, r5, r6, r7, r8, pc}
   43a90:	ldr	r1, [r3, #12]
   43a94:	cmp	r1, #0
   43a98:	beq	43ae0 <ftello64@plt+0x2fd8c>
   43a9c:	mov	r4, #0
   43aa0:	mov	r7, r4
   43aa4:	b	43aac <ftello64@plt+0x2fd58>
   43aa8:	ldr	r2, [r3, #8]
   43aac:	ldr	r5, [r2, r4, lsl #2]
   43ab0:	cmp	r5, #0
   43ab4:	beq	43ad0 <ftello64@plt+0x2fd7c>
   43ab8:	ldr	r0, [r5, #8]
   43abc:	cmp	r0, #0
   43ac0:	beq	43ad0 <ftello64@plt+0x2fd7c>
   43ac4:	bl	13a00 <fclose@plt>
   43ac8:	ldr	r3, [r6]
   43acc:	str	r7, [r5, #8]
   43ad0:	ldr	r2, [r3, #12]
   43ad4:	add	r4, r4, #1
   43ad8:	cmp	r2, r4
   43adc:	bhi	43aa8 <ftello64@plt+0x2fd54>
   43ae0:	ldr	r3, [r6, #8]
   43ae4:	cmp	r3, #0
   43ae8:	popeq	{r4, r5, r6, r7, r8, pc}
   43aec:	ldr	r3, [pc, #12]	; 43b00 <ftello64@plt+0x2fdac>
   43af0:	ldr	r2, [pc, #12]	; 43b04 <ftello64@plt+0x2fdb0>
   43af4:	ldr	r1, [pc, #12]	; 43b08 <ftello64@plt+0x2fdb4>
   43af8:	ldr	r0, [pc, #12]	; 43b0c <ftello64@plt+0x2fdb8>
   43afc:	bl	13d3c <__assert_fail@plt>
   43b00:	andeq	r3, r6, r4, asr r7
   43b04:	andeq	r0, r0, r3, lsl #2
   43b08:	andeq	r3, r6, r8, ror #14
   43b0c:	andeq	r3, r6, ip, lsr #15
   43b10:	push	{r4, r5, r6, r7, r8, lr}
   43b14:	ldr	r4, [r0]
   43b18:	cmp	r4, #0
   43b1c:	beq	43b98 <ftello64@plt+0x2fe44>
   43b20:	add	r7, r4, #28
   43b24:	mov	r5, r1
   43b28:	mov	r0, r7
   43b2c:	mov	r1, #2
   43b30:	bl	139e8 <access@plt>
   43b34:	cmp	r0, #0
   43b38:	bne	43b98 <ftello64@plt+0x2fe44>
   43b3c:	ldr	r1, [r4, #16]
   43b40:	cmp	r1, #0
   43b44:	beq	43be4 <ftello64@plt+0x2fe90>
   43b48:	cmp	r5, #0
   43b4c:	ldr	r3, [r4, #20]
   43b50:	beq	43ba4 <ftello64@plt+0x2fe50>
   43b54:	cmp	r3, #0
   43b58:	bne	43b98 <ftello64@plt+0x2fe44>
   43b5c:	mvn	r1, #0
   43b60:	ldr	r0, [r4, #16]
   43b64:	bl	144d4 <ftello64@plt+0x780>
   43b68:	subs	r6, r0, #0
   43b6c:	moveq	r3, #1
   43b70:	streq	r3, [r4, #20]
   43b74:	beq	43b9c <ftello64@plt+0x2fe48>
   43b78:	bl	1385c <gpg_err_code_from_syserror@plt>
   43b7c:	mov	r1, r7
   43b80:	subs	r6, r0, #0
   43b84:	ldr	r0, [pc, #140]	; 43c18 <ftello64@plt+0x2fec4>
   43b88:	uxthne	r6, r6
   43b8c:	orrne	r6, r6, #134217728	; 0x8000000
   43b90:	bl	4eac0 <ftello64@plt+0x3ad6c>
   43b94:	b	43b9c <ftello64@plt+0x2fe48>
   43b98:	mov	r6, #0
   43b9c:	mov	r0, r6
   43ba0:	pop	{r4, r5, r6, r7, r8, pc}
   43ba4:	cmp	r3, #0
   43ba8:	beq	43b98 <ftello64@plt+0x2fe44>
   43bac:	ldr	r0, [r4, #16]
   43bb0:	bl	144dc <ftello64@plt+0x788>
   43bb4:	cmp	r0, #0
   43bb8:	moveq	r6, r5
   43bbc:	streq	r5, [r4, #20]
   43bc0:	beq	43b9c <ftello64@plt+0x2fe48>
   43bc4:	bl	1385c <gpg_err_code_from_syserror@plt>
   43bc8:	mov	r1, r7
   43bcc:	subs	r6, r0, #0
   43bd0:	ldr	r0, [pc, #68]	; 43c1c <ftello64@plt+0x2fec8>
   43bd4:	uxthne	r6, r6
   43bd8:	orrne	r6, r6, #134217728	; 0x8000000
   43bdc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   43be0:	b	43b9c <ftello64@plt+0x2fe48>
   43be4:	mov	r0, r7
   43be8:	bl	144c8 <ftello64@plt+0x774>
   43bec:	cmp	r0, #0
   43bf0:	str	r0, [r4, #16]
   43bf4:	bne	43b48 <ftello64@plt+0x2fdf4>
   43bf8:	bl	1385c <gpg_err_code_from_syserror@plt>
   43bfc:	mov	r1, r7
   43c00:	subs	r6, r0, #0
   43c04:	ldr	r0, [pc, #20]	; 43c20 <ftello64@plt+0x2fecc>
   43c08:	uxthne	r6, r6
   43c0c:	orrne	r6, r6, #134217728	; 0x8000000
   43c10:	bl	4eac0 <ftello64@plt+0x3ad6c>
   43c14:	b	43b9c <ftello64@plt+0x2fe48>
   43c18:	andeq	sp, r5, r8, lsl ip
   43c1c:	andeq	sp, r5, ip, lsr #24
   43c20:	strdeq	sp, [r5], -r8
   43c24:	push	{r4, r5, r6, r7, r8, lr}
   43c28:	mov	r4, r0
   43c2c:	mov	r7, r1
   43c30:	mov	r0, #1
   43c34:	mov	r1, #12
   43c38:	mov	r5, r3
   43c3c:	mov	r6, r2
   43c40:	bl	13910 <gcry_calloc@plt>
   43c44:	cmp	r0, #0
   43c48:	moveq	r3, #1
   43c4c:	ldrne	r3, [r4]
   43c50:	streq	r3, [r7]
   43c54:	strne	r6, [r0, #4]
   43c58:	strne	r5, [r0, #8]
   43c5c:	strne	r3, [r0]
   43c60:	strne	r0, [r4]
   43c64:	pop	{r4, r5, r6, r7, r8, pc}
   43c68:	push	{r4, r5, r6, r7, r8, lr}
   43c6c:	mov	r5, r2
   43c70:	ldr	r7, [r2, #16]
   43c74:	ldr	r2, [r0, #32]
   43c78:	lsl	r4, r1, #5
   43c7c:	cmp	r7, #20
   43c80:	mov	r6, r0
   43c84:	add	r3, r5, #20
   43c88:	add	r0, r2, r4
   43c8c:	bls	43cd8 <ftello64@plt+0x2ff84>
   43c90:	ldr	ip, [r3]
   43c94:	ldr	r7, [r3, #4]
   43c98:	ldr	r5, [r3, #8]
   43c9c:	ldr	lr, [r3, #12]
   43ca0:	str	ip, [r2, r1, lsl #5]
   43ca4:	str	r7, [r0, #4]
   43ca8:	str	r5, [r0, #8]
   43cac:	str	lr, [r0, #12]
   43cb0:	ldr	ip, [r3, #16]
   43cb4:	str	ip, [r0, #16]
   43cb8:	ldr	r2, [r6, #32]
   43cbc:	mov	r3, #0
   43cc0:	add	r4, r2, r4
   43cc4:	str	r3, [r4, #20]
   43cc8:	mov	r3, #0
   43ccc:	mov	r0, r3
   43cd0:	strh	r3, [r4, #28]
   43cd4:	pop	{r4, r5, r6, r7, r8, pc}
   43cd8:	mov	r1, r3
   43cdc:	mov	r2, r7
   43ce0:	bl	133e8 <memcpy@plt>
   43ce4:	cmp	r7, #20
   43ce8:	beq	43cb8 <ftello64@plt+0x2ff64>
   43cec:	ldr	r1, [r6, #32]
   43cf0:	rsb	r8, r7, #20
   43cf4:	add	r1, r1, r4
   43cf8:	add	r0, r1, r8
   43cfc:	mov	r2, r7
   43d00:	bl	13340 <memmove@plt>
   43d04:	ldr	r0, [r6, #32]
   43d08:	mov	r2, r8
   43d0c:	mov	r1, #0
   43d10:	add	r0, r0, r4
   43d14:	bl	13904 <memset@plt>
   43d18:	mov	r0, #16
   43d1c:	bl	13214 <gcry_malloc@plt>
   43d20:	cmp	r0, #0
   43d24:	beq	43d74 <ftello64@plt+0x30020>
   43d28:	ldr	r1, [r5, #8]!
   43d2c:	ldr	r3, [r6, #60]	; 0x3c
   43d30:	str	r1, [r0, #8]
   43d34:	ldr	r1, [r5, #4]
   43d38:	mov	r2, #1
   43d3c:	str	r3, [r0]
   43d40:	str	r1, [r0, #12]
   43d44:	str	r0, [r6, #60]	; 0x3c
   43d48:	b	43d54 <ftello64@plt+0x30000>
   43d4c:	ldr	r3, [r3]
   43d50:	mov	r2, r1
   43d54:	cmp	r3, #0
   43d58:	add	r1, r2, #1
   43d5c:	bne	43d4c <ftello64@plt+0x2fff8>
   43d60:	ldr	r3, [r6, #32]
   43d64:	str	r2, [r0, #4]
   43d68:	add	r4, r3, r4
   43d6c:	str	r2, [r4, #20]
   43d70:	b	43cc8 <ftello64@plt+0x2ff74>
   43d74:	bl	1385c <gpg_err_code_from_syserror@plt>
   43d78:	cmp	r0, #0
   43d7c:	popeq	{r4, r5, r6, r7, r8, pc}
   43d80:	uxth	r0, r0
   43d84:	orr	r0, r0, #134217728	; 0x8000000
   43d88:	pop	{r4, r5, r6, r7, r8, pc}
   43d8c:	ldr	r3, [r0, #12]
   43d90:	cmp	r3, #0
   43d94:	bxne	lr
   43d98:	ldr	r3, [r0]
   43d9c:	push	{r4, r5, r6, lr}
   43da0:	mov	r5, r1
   43da4:	ldr	r1, [r0, #4]
   43da8:	mov	r6, r2
   43dac:	add	r2, r3, r2
   43db0:	cmp	r2, r1
   43db4:	mov	r4, r0
   43db8:	ldr	r0, [r0, #8]
   43dbc:	bcs	43de8 <ftello64@plt+0x30094>
   43dc0:	cmp	r5, #0
   43dc4:	mov	r1, r5
   43dc8:	mov	r2, r6
   43dcc:	add	r0, r0, r3
   43dd0:	beq	43e0c <ftello64@plt+0x300b8>
   43dd4:	bl	133e8 <memcpy@plt>
   43dd8:	ldr	r2, [r4]
   43ddc:	add	r6, r2, r6
   43de0:	str	r6, [r4]
   43de4:	pop	{r4, r5, r6, pc}
   43de8:	add	r3, r6, #1024	; 0x400
   43dec:	add	r1, r3, r1
   43df0:	str	r1, [r4, #4]
   43df4:	bl	139f4 <gcry_realloc@plt>
   43df8:	cmp	r0, #0
   43dfc:	beq	43e14 <ftello64@plt+0x300c0>
   43e00:	ldr	r3, [r4]
   43e04:	str	r0, [r4, #8]
   43e08:	b	43dc0 <ftello64@plt+0x3006c>
   43e0c:	bl	13904 <memset@plt>
   43e10:	b	43dd8 <ftello64@plt+0x30084>
   43e14:	mov	r3, #1
   43e18:	str	r3, [r4, #12]
   43e1c:	pop	{r4, r5, r6, pc}
   43e20:	push	{r4, lr}
   43e24:	sub	sp, sp, #8
   43e28:	ldr	r4, [pc, #52]	; 43e64 <ftello64@plt+0x30110>
   43e2c:	rev	ip, r1
   43e30:	mov	r2, #4
   43e34:	ldr	r3, [r4]
   43e38:	mov	r1, sp
   43e3c:	str	r3, [sp, #4]
   43e40:	str	ip, [sp]
   43e44:	bl	43d8c <ftello64@plt+0x30038>
   43e48:	ldr	r2, [sp, #4]
   43e4c:	ldr	r3, [r4]
   43e50:	cmp	r2, r3
   43e54:	bne	43e60 <ftello64@plt+0x3010c>
   43e58:	add	sp, sp, #8
   43e5c:	pop	{r4, pc}
   43e60:	bl	134b4 <__stack_chk_fail@plt>
   43e64:	andeq	r6, r7, r8, ror #19
   43e68:	push	{r4, r5, r6, r7, r8, lr}
   43e6c:	mov	r4, #0
   43e70:	str	r4, [r0]
   43e74:	mov	r5, r0
   43e78:	mov	r7, r1
   43e7c:	mov	r0, #1
   43e80:	mov	r1, #88	; 0x58
   43e84:	mov	r6, r2
   43e88:	bl	13910 <gcry_calloc@plt>
   43e8c:	subs	r3, r0, #0
   43e90:	beq	43eb0 <ftello64@plt+0x3015c>
   43e94:	str	r7, [r3]
   43e98:	str	r6, [r3, #4]
   43e9c:	ldrd	r6, [sp, #24]
   43ea0:	mov	r0, r4
   43ea4:	str	r3, [r5]
   43ea8:	strd	r6, [r3, #8]
   43eac:	pop	{r4, r5, r6, r7, r8, pc}
   43eb0:	bl	1385c <gpg_err_code_from_syserror@plt>
   43eb4:	cmp	r0, #0
   43eb8:	uxthne	r0, r0
   43ebc:	orrne	r0, r0, #134217728	; 0x8000000
   43ec0:	pop	{r4, r5, r6, r7, r8, pc}
   43ec4:	push	{r4, r5, r6, lr}
   43ec8:	subs	r4, r0, #0
   43ecc:	popeq	{r4, r5, r6, pc}
   43ed0:	ldr	r5, [r4, #80]	; 0x50
   43ed4:	cmp	r5, #0
   43ed8:	beq	43efc <ftello64@plt+0x301a8>
   43edc:	ldr	r3, [r5, #12]
   43ee0:	ldr	r0, [r5, #8]
   43ee4:	cmp	r3, #0
   43ee8:	moveq	r2, #1
   43eec:	streq	r3, [r5, #8]
   43ef0:	streq	r2, [r5, #12]
   43ef4:	bne	43f68 <ftello64@plt+0x30214>
   43ef8:	bl	13448 <gcry_free@plt>
   43efc:	ldr	r0, [r4, #32]
   43f00:	bl	13448 <gcry_free@plt>
   43f04:	ldr	r0, [r4, #16]
   43f08:	bl	13448 <gcry_free@plt>
   43f0c:	ldr	r3, [r4, #36]	; 0x24
   43f10:	cmp	r3, #0
   43f14:	movgt	r5, #0
   43f18:	movgt	r6, r5
   43f1c:	ble	43f44 <ftello64@plt+0x301f0>
   43f20:	ldr	r3, [r4, #40]	; 0x28
   43f24:	add	r6, r6, #1
   43f28:	add	r3, r3, r5
   43f2c:	add	r5, r5, #20
   43f30:	ldr	r0, [r3, #8]
   43f34:	bl	13448 <gcry_free@plt>
   43f38:	ldr	r3, [r4, #36]	; 0x24
   43f3c:	cmp	r6, r3
   43f40:	blt	43f20 <ftello64@plt+0x301cc>
   43f44:	ldr	r0, [r4, #40]	; 0x28
   43f48:	bl	13448 <gcry_free@plt>
   43f4c:	ldr	r0, [r4, #48]	; 0x30
   43f50:	bl	13448 <gcry_free@plt>
   43f54:	ldr	r0, [r4]
   43f58:	bl	13448 <gcry_free@plt>
   43f5c:	mov	r0, r4
   43f60:	pop	{r4, r5, r6, lr}
   43f64:	b	13448 <gcry_free@plt>
   43f68:	bl	13448 <gcry_free@plt>
   43f6c:	mov	r0, #0
   43f70:	str	r0, [r5, #8]
   43f74:	b	43ef8 <ftello64@plt+0x301a4>
   43f78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43f7c:	mov	fp, r0
   43f80:	ldr	r7, [pc, #2444]	; 44914 <ftello64@plt+0x30bc0>
   43f84:	sub	sp, sp, #36	; 0x24
   43f88:	mov	r0, #0
   43f8c:	ldr	ip, [r7]
   43f90:	mov	r5, r1
   43f94:	str	r0, [fp]
   43f98:	mov	r1, #88	; 0x58
   43f9c:	mov	r0, #1
   43fa0:	strd	r2, [sp, #4]
   43fa4:	str	ip, [sp, #28]
   43fa8:	bl	13910 <gcry_calloc@plt>
   43fac:	subs	r4, r0, #0
   43fb0:	beq	4481c <ftello64@plt+0x30ac8>
   43fb4:	ldr	r0, [r5, #4]
   43fb8:	mov	r1, #32
   43fbc:	add	r0, r0, #1
   43fc0:	str	r0, [r4, #28]
   43fc4:	bl	13910 <gcry_calloc@plt>
   43fc8:	cmp	r0, #0
   43fcc:	str	r0, [r4, #32]
   43fd0:	beq	44634 <ftello64@plt+0x308e0>
   43fd4:	ldr	r0, [r5, #8]
   43fd8:	cmp	r0, #0
   43fdc:	str	r0, [r4, #36]	; 0x24
   43fe0:	bne	44620 <ftello64@plt+0x308cc>
   43fe4:	ldr	r0, [r5, #12]
   43fe8:	cmp	r0, #0
   43fec:	str	r0, [r4, #44]	; 0x2c
   43ff0:	beq	44008 <ftello64@plt+0x302b4>
   43ff4:	mov	r1, #4
   43ff8:	bl	13910 <gcry_calloc@plt>
   43ffc:	cmp	r0, #0
   44000:	str	r0, [r4, #48]	; 0x30
   44004:	beq	44634 <ftello64@plt+0x308e0>
   44008:	add	r2, r5, #16
   4400c:	mov	r1, #0
   44010:	mov	r0, r4
   44014:	bl	43c68 <ftello64@plt+0x2ff14>
   44018:	subs	r6, r0, #0
   4401c:	bne	44654 <ftello64@plt+0x30900>
   44020:	ldr	r3, [r5, #4]
   44024:	cmp	r3, #0
   44028:	beq	446e0 <ftello64@plt+0x3098c>
   4402c:	add	r8, r5, #56	; 0x38
   44030:	mov	r3, #1
   44034:	mov	r2, r8
   44038:	mov	r1, r3
   4403c:	mov	r0, r4
   44040:	add	r9, r3, #1
   44044:	bl	43c68 <ftello64@plt+0x2ff14>
   44048:	cmp	r0, #0
   4404c:	bne	44650 <ftello64@plt+0x308fc>
   44050:	ldr	r8, [r8]
   44054:	mov	r3, r9
   44058:	cmp	r8, #0
   4405c:	bne	44034 <ftello64@plt+0x302e0>
   44060:	ldr	r3, [r4, #28]
   44064:	cmp	r3, r9
   44068:	bne	44900 <ftello64@plt+0x30bac>
   4406c:	ldr	r1, [r5, #8]
   44070:	ldr	lr, [r4, #36]	; 0x24
   44074:	cmp	r1, #0
   44078:	bne	446e8 <ftello64@plt+0x30994>
   4407c:	cmp	lr, r1
   44080:	bne	448ec <ftello64@plt+0x30b98>
   44084:	ldr	r3, [r4, #44]	; 0x2c
   44088:	cmp	r3, #0
   4408c:	ble	440b4 <ftello64@plt+0x30360>
   44090:	ldr	r2, [r4, #48]	; 0x30
   44094:	mov	r3, #0
   44098:	sub	r2, r2, #4
   4409c:	mov	r0, r3
   440a0:	str	r0, [r2, #4]!
   440a4:	ldr	r1, [r4, #44]	; 0x2c
   440a8:	add	r3, r3, #1
   440ac:	cmp	r3, r1
   440b0:	blt	440a0 <ftello64@plt+0x3034c>
   440b4:	mov	r3, #0
   440b8:	mov	r0, #1024	; 0x400
   440bc:	str	r3, [r4, #64]	; 0x40
   440c0:	str	r3, [r4, #76]	; 0x4c
   440c4:	str	r0, [r4, #68]	; 0x44
   440c8:	bl	13214 <gcry_malloc@plt>
   440cc:	add	r5, r4, #64	; 0x40
   440d0:	cmp	r0, #0
   440d4:	str	r0, [r4, #72]	; 0x48
   440d8:	beq	44830 <ftello64@plt+0x30adc>
   440dc:	mov	r8, #0
   440e0:	add	r1, sp, #24
   440e4:	mov	r2, #4
   440e8:	mov	r0, r5
   440ec:	str	r5, [r4, #80]	; 0x50
   440f0:	mov	r9, #2
   440f4:	str	r8, [sp, #24]
   440f8:	bl	43d8c <ftello64@plt+0x30038>
   440fc:	add	r1, sp, #23
   44100:	mov	r2, #1
   44104:	mov	r0, r5
   44108:	strb	r9, [sp, #23]
   4410c:	bl	43d8c <ftello64@plt+0x30038>
   44110:	mov	r3, #1
   44114:	mov	r2, r3
   44118:	add	r1, sp, #23
   4411c:	mov	r0, r5
   44120:	strb	r3, [sp, #23]
   44124:	bl	43d8c <ftello64@plt+0x30038>
   44128:	ldr	r3, [sp, #72]	; 0x48
   4412c:	mov	r2, r9
   44130:	cmp	r3, r8
   44134:	movne	r3, r9
   44138:	moveq	r3, r8
   4413c:	add	r1, sp, #24
   44140:	mov	r0, r5
   44144:	strb	r3, [sp, #25]
   44148:	strb	r8, [sp, #24]
   4414c:	bl	43d8c <ftello64@plt+0x30038>
   44150:	add	r1, sp, #24
   44154:	mov	r2, #4
   44158:	mov	r0, r5
   4415c:	str	r8, [sp, #24]
   44160:	bl	43d8c <ftello64@plt+0x30038>
   44164:	add	r1, sp, #24
   44168:	mov	r2, #4
   4416c:	mov	r0, r5
   44170:	str	r8, [sp, #24]
   44174:	bl	43d8c <ftello64@plt+0x30038>
   44178:	ldrh	r3, [r4, #28]
   4417c:	mov	r2, r9
   44180:	add	r1, sp, #24
   44184:	rev16	r3, r3
   44188:	mov	r0, r5
   4418c:	strh	r3, [sp, #24]
   44190:	bl	43d8c <ftello64@plt+0x30038>
   44194:	mov	r3, #7168	; 0x1c00
   44198:	mov	r2, r9
   4419c:	add	r1, sp, #24
   441a0:	mov	r0, r5
   441a4:	strh	r3, [sp, #24]
   441a8:	bl	43d8c <ftello64@plt+0x30038>
   441ac:	ldr	r3, [r4, #28]
   441b0:	cmp	r3, r8
   441b4:	movgt	r9, r8
   441b8:	ble	44240 <ftello64@plt+0x304ec>
   441bc:	ldr	r1, [r4, #32]
   441c0:	lsl	sl, r8, #5
   441c4:	add	r1, r1, sl
   441c8:	mov	r2, #20
   441cc:	mov	r0, r5
   441d0:	bl	43d8c <ftello64@plt+0x30038>
   441d4:	ldr	r3, [r4, #32]
   441d8:	ldr	r1, [r4, #64]	; 0x40
   441dc:	add	r3, r3, sl
   441e0:	mov	r2, #4
   441e4:	str	r1, [r3, #24]
   441e8:	mov	r0, r5
   441ec:	add	r1, sp, #24
   441f0:	str	r9, [sp, #24]
   441f4:	bl	43d8c <ftello64@plt+0x30038>
   441f8:	ldr	r3, [r4, #32]
   441fc:	mov	r2, #2
   44200:	add	r3, r3, sl
   44204:	add	r1, sp, #24
   44208:	ldrh	r3, [r3, #28]
   4420c:	mov	r0, r5
   44210:	add	r8, r8, #1
   44214:	rev16	r3, r3
   44218:	strh	r3, [sp, #24]
   4421c:	bl	43d8c <ftello64@plt+0x30038>
   44220:	mov	r2, #2
   44224:	add	r1, sp, #24
   44228:	mov	r0, r5
   4422c:	strh	r9, [sp, #24]
   44230:	bl	43d8c <ftello64@plt+0x30038>
   44234:	ldr	r3, [r4, #28]
   44238:	cmp	r8, r3
   4423c:	blt	441bc <ftello64@plt+0x30468>
   44240:	ldrh	r3, [r4, #24]
   44244:	add	r1, sp, #24
   44248:	mov	r2, #2
   4424c:	rev16	r3, r3
   44250:	mov	r0, r5
   44254:	strh	r3, [sp, #24]
   44258:	bl	43d8c <ftello64@plt+0x30038>
   4425c:	ldr	r1, [r4, #20]
   44260:	cmp	r1, #0
   44264:	beq	44274 <ftello64@plt+0x30520>
   44268:	ldr	r2, [r4, #24]
   4426c:	mov	r0, r5
   44270:	bl	43d8c <ftello64@plt+0x30038>
   44274:	ldrh	r3, [r4, #36]	; 0x24
   44278:	mov	r2, #2
   4427c:	add	r1, sp, #24
   44280:	rev16	r3, r3
   44284:	mov	r0, r5
   44288:	strh	r3, [sp, #24]
   4428c:	bl	43d8c <ftello64@plt+0x30038>
   44290:	mov	r3, #3072	; 0xc00
   44294:	mov	r2, #2
   44298:	add	r1, sp, #24
   4429c:	mov	r0, r5
   442a0:	strh	r3, [sp, #24]
   442a4:	bl	43d8c <ftello64@plt+0x30038>
   442a8:	ldr	r3, [r4, #36]	; 0x24
   442ac:	cmp	r3, #0
   442b0:	movgt	r8, #0
   442b4:	movgt	sl, r8
   442b8:	movgt	r9, r8
   442bc:	ble	44358 <ftello64@plt+0x30604>
   442c0:	ldr	r3, [r4, #40]	; 0x28
   442c4:	ldr	r1, [r4, #64]	; 0x40
   442c8:	add	r3, r3, r8
   442cc:	mov	r2, #4
   442d0:	str	r1, [r3, #4]
   442d4:	mov	r0, r5
   442d8:	add	r1, sp, #24
   442dc:	str	r9, [sp, #24]
   442e0:	bl	43d8c <ftello64@plt+0x30038>
   442e4:	ldr	r3, [r4, #40]	; 0x28
   442e8:	mov	r0, r5
   442ec:	add	r3, r3, r8
   442f0:	add	sl, sl, #1
   442f4:	ldr	r1, [r3, #12]
   442f8:	bl	43e20 <ftello64@plt+0x300cc>
   442fc:	ldr	r3, [r4, #40]	; 0x28
   44300:	mov	r2, #2
   44304:	add	r3, r3, r8
   44308:	add	r1, sp, #24
   4430c:	ldrh	r3, [r3, #16]
   44310:	mov	r0, r5
   44314:	add	r8, r8, #20
   44318:	rev16	r3, r3
   4431c:	strh	r3, [sp, #24]
   44320:	bl	43d8c <ftello64@plt+0x30038>
   44324:	mov	r2, #1
   44328:	add	r1, sp, #23
   4432c:	mov	r0, r5
   44330:	strb	r9, [sp, #23]
   44334:	bl	43d8c <ftello64@plt+0x30038>
   44338:	mov	r2, #1
   4433c:	add	r1, sp, #23
   44340:	mov	r0, r5
   44344:	strb	r9, [sp, #23]
   44348:	bl	43d8c <ftello64@plt+0x30038>
   4434c:	ldr	r3, [r4, #36]	; 0x24
   44350:	cmp	sl, r3
   44354:	blt	442c0 <ftello64@plt+0x3056c>
   44358:	ldrh	r3, [r4, #44]	; 0x2c
   4435c:	mov	r2, #2
   44360:	add	r1, sp, #24
   44364:	rev16	r3, r3
   44368:	mov	r0, r5
   4436c:	strh	r3, [sp, #24]
   44370:	bl	43d8c <ftello64@plt+0x30038>
   44374:	mov	r3, #1024	; 0x400
   44378:	mov	r2, #2
   4437c:	add	r1, sp, #24
   44380:	mov	r0, r5
   44384:	strh	r3, [sp, #24]
   44388:	bl	43d8c <ftello64@plt+0x30038>
   4438c:	ldr	r3, [r4, #44]	; 0x2c
   44390:	cmp	r3, #0
   44394:	movgt	r8, #0
   44398:	ble	443bc <ftello64@plt+0x30668>
   4439c:	ldr	r3, [r4, #48]	; 0x30
   443a0:	mov	r0, r5
   443a4:	ldr	r1, [r3, r8, lsl #2]
   443a8:	bl	43e20 <ftello64@plt+0x300cc>
   443ac:	ldr	r3, [r4, #44]	; 0x2c
   443b0:	add	r8, r8, #1
   443b4:	cmp	r8, r3
   443b8:	blt	4439c <ftello64@plt+0x30648>
   443bc:	mov	sl, #0
   443c0:	mov	r0, r5
   443c4:	mov	r2, #1
   443c8:	add	r1, sp, #23
   443cc:	strb	sl, [sp, #23]
   443d0:	bl	43d8c <ftello64@plt+0x30038>
   443d4:	mov	r0, r5
   443d8:	add	r1, sp, #23
   443dc:	mov	r2, #1
   443e0:	strb	sl, [sp, #23]
   443e4:	bl	43d8c <ftello64@plt+0x30038>
   443e8:	mov	r0, r5
   443ec:	mov	r2, #2
   443f0:	add	r1, sp, #24
   443f4:	strh	sl, [sp, #24]
   443f8:	bl	43d8c <ftello64@plt+0x30038>
   443fc:	mov	r0, r5
   44400:	mov	r2, #4
   44404:	add	r1, sp, #24
   44408:	str	sl, [sp, #24]
   4440c:	bl	43d8c <ftello64@plt+0x30038>
   44410:	mov	r2, #4
   44414:	add	r1, sp, #24
   44418:	mov	r0, r5
   4441c:	str	sl, [sp, #24]
   44420:	bl	43d8c <ftello64@plt+0x30038>
   44424:	bl	512dc <ftello64@plt+0x3d588>
   44428:	add	r8, r4, #52	; 0x34
   4442c:	add	r9, r4, #56	; 0x38
   44430:	mov	r1, r0
   44434:	mov	r0, r5
   44438:	bl	43e20 <ftello64@plt+0x300cc>
   4443c:	add	r1, sp, #24
   44440:	mov	r0, r5
   44444:	mov	r2, #4
   44448:	str	sl, [sp, #24]
   4444c:	bl	43d8c <ftello64@plt+0x30038>
   44450:	ldr	r1, [r4, #28]
   44454:	cmp	r1, sl
   44458:	movgt	r5, sl
   4445c:	ldrgt	ip, [r4, #56]	; 0x38
   44460:	ble	44848 <ftello64@plt+0x30af4>
   44464:	ldr	r3, [r4, #32]
   44468:	lsl	sl, r5, #5
   4446c:	add	r3, r3, sl
   44470:	ldr	r0, [r3, #20]
   44474:	ldr	r2, [r3, #24]
   44478:	cmp	r0, #0
   4447c:	beq	446a0 <ftello64@plt+0x3094c>
   44480:	cmp	ip, #0
   44484:	bne	444a4 <ftello64@plt+0x30750>
   44488:	ldr	r3, [r4, #64]	; 0x40
   4448c:	mov	r0, r8
   44490:	mov	r1, r9
   44494:	bl	43c24 <ftello64@plt+0x2fed0>
   44498:	ldr	r3, [r4, #32]
   4449c:	add	sl, r3, sl
   444a0:	ldr	r0, [sl, #20]
   444a4:	ldr	r1, [r4, #60]	; 0x3c
   444a8:	cmp	r1, #0
   444ac:	beq	444d8 <ftello64@plt+0x30784>
   444b0:	ldr	r3, [r1, #4]
   444b4:	cmp	r3, r0
   444b8:	bne	444cc <ftello64@plt+0x30778>
   444bc:	b	446c4 <ftello64@plt+0x30970>
   444c0:	ldr	r3, [r1, #4]
   444c4:	cmp	r0, r3
   444c8:	beq	446c4 <ftello64@plt+0x30970>
   444cc:	ldr	r1, [r1]
   444d0:	cmp	r1, #0
   444d4:	bne	444c0 <ftello64@plt+0x3076c>
   444d8:	ldr	r1, [pc, #1080]	; 44918 <ftello64@plt+0x30bc4>
   444dc:	ldr	r2, [pc, #1080]	; 4491c <ftello64@plt+0x30bc8>
   444e0:	ldr	r0, [pc, #1080]	; 44920 <ftello64@plt+0x30bcc>
   444e4:	bl	4ec70 <ftello64@plt+0x3af1c>
   444e8:	ldr	ip, [r4, #56]	; 0x38
   444ec:	ldr	r1, [r4, #28]
   444f0:	add	r5, r5, #1
   444f4:	cmp	r5, r1
   444f8:	blt	44464 <ftello64@plt+0x30710>
   444fc:	ldr	r3, [r4, #80]	; 0x50
   44500:	cmp	ip, #0
   44504:	str	r3, [sp, #12]
   44508:	ldr	sl, [r3]
   4450c:	bne	44524 <ftello64@plt+0x307d0>
   44510:	mov	r3, sl
   44514:	mov	r2, #8
   44518:	mov	r1, r9
   4451c:	mov	r0, r8
   44520:	bl	43c24 <ftello64@plt+0x2fed0>
   44524:	ldr	r2, [r4, #36]	; 0x24
   44528:	cmp	r2, #0
   4452c:	movgt	r5, #0
   44530:	ble	44574 <ftello64@plt+0x30820>
   44534:	ldr	r3, [r4, #56]	; 0x38
   44538:	cmp	r3, #0
   4453c:	bne	44568 <ftello64@plt+0x30814>
   44540:	ldr	r2, [r4, #40]	; 0x28
   44544:	add	r3, r5, r5, lsl #2
   44548:	mov	r1, r9
   4454c:	add	r0, r2, r3, lsl #2
   44550:	ldr	r3, [r2, r3, lsl #2]
   44554:	ldr	r2, [r0, #4]
   44558:	add	r3, sl, r3
   4455c:	mov	r0, r8
   44560:	bl	43c24 <ftello64@plt+0x2fed0>
   44564:	ldr	r2, [r4, #36]	; 0x24
   44568:	add	r5, r5, #1
   4456c:	cmp	r5, r2
   44570:	blt	44534 <ftello64@plt+0x307e0>
   44574:	ldmib	sp, {r1, r2}
   44578:	ldr	r0, [sp, #12]
   4457c:	bl	43d8c <ftello64@plt+0x30038>
   44580:	ldr	r3, [r4, #56]	; 0x38
   44584:	cmp	r3, #0
   44588:	bne	445a8 <ftello64@plt+0x30854>
   4458c:	ldr	r3, [sp, #12]
   44590:	mov	r2, #12
   44594:	mov	r1, r9
   44598:	ldr	r3, [r3]
   4459c:	mov	r0, r8
   445a0:	sub	r3, r3, sl
   445a4:	bl	43c24 <ftello64@plt+0x2fed0>
   445a8:	ldr	r5, [r4, #80]	; 0x50
   445ac:	mov	r2, #20
   445b0:	mov	r0, r5
   445b4:	mov	r1, #0
   445b8:	bl	43d8c <ftello64@plt+0x30038>
   445bc:	ldr	r3, [r5, #12]
   445c0:	cmp	r3, #0
   445c4:	bne	4489c <ftello64@plt+0x30b48>
   445c8:	ldr	sl, [r5, #8]
   445cc:	mov	r2, #1
   445d0:	cmp	sl, #0
   445d4:	str	r3, [r5, #8]
   445d8:	str	r2, [r5, #12]
   445dc:	ldr	r5, [r5]
   445e0:	beq	44888 <ftello64@plt+0x30b34>
   445e4:	cmp	r5, #19
   445e8:	bls	448d8 <ftello64@plt+0x30b84>
   445ec:	ldr	r2, [r4, #56]	; 0x38
   445f0:	cmp	r2, #0
   445f4:	beq	44728 <ftello64@plt+0x309d4>
   445f8:	mov	r0, sl
   445fc:	bl	13448 <gcry_free@plt>
   44600:	ldr	r0, [r4, #60]	; 0x3c
   44604:	cmp	r0, #0
   44608:	ldrne	r6, [pc, #788]	; 44924 <ftello64@plt+0x30bd0>
   4460c:	bne	44660 <ftello64@plt+0x3090c>
   44610:	ldr	r6, [pc, #780]	; 44924 <ftello64@plt+0x30bd0>
   44614:	mov	r0, r4
   44618:	bl	43ec4 <ftello64@plt+0x30170>
   4461c:	b	44684 <ftello64@plt+0x30930>
   44620:	mov	r1, #20
   44624:	bl	13910 <gcry_calloc@plt>
   44628:	cmp	r0, #0
   4462c:	str	r0, [r4, #40]	; 0x28
   44630:	bne	43fe4 <ftello64@plt+0x30290>
   44634:	bl	1385c <gpg_err_code_from_syserror@plt>
   44638:	subs	r6, r0, #0
   4463c:	bne	4483c <ftello64@plt+0x30ae8>
   44640:	ldr	r0, [r4, #60]	; 0x3c
   44644:	cmp	r0, #0
   44648:	bne	44660 <ftello64@plt+0x3090c>
   4464c:	b	4467c <ftello64@plt+0x30928>
   44650:	mov	r6, r0
   44654:	ldr	r0, [r4, #60]	; 0x3c
   44658:	cmp	r0, #0
   4465c:	beq	44614 <ftello64@plt+0x308c0>
   44660:	ldr	r5, [r0]
   44664:	bl	13448 <gcry_free@plt>
   44668:	subs	r0, r5, #0
   4466c:	bne	44660 <ftello64@plt+0x3090c>
   44670:	cmp	r6, #0
   44674:	str	r0, [r4, #60]	; 0x3c
   44678:	bne	44614 <ftello64@plt+0x308c0>
   4467c:	mov	r6, #0
   44680:	str	r4, [fp]
   44684:	ldr	r2, [sp, #28]
   44688:	ldr	r3, [r7]
   4468c:	mov	r0, r6
   44690:	cmp	r2, r3
   44694:	bne	448d4 <ftello64@plt+0x30b80>
   44698:	add	sp, sp, #36	; 0x24
   4469c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   446a0:	cmp	ip, #0
   446a4:	bne	444f0 <ftello64@plt+0x3079c>
   446a8:	mov	r1, r9
   446ac:	sub	r3, r2, #8
   446b0:	mov	r0, r8
   446b4:	bl	43c24 <ftello64@plt+0x2fed0>
   446b8:	ldr	ip, [r4, #56]	; 0x38
   446bc:	ldr	r1, [r4, #28]
   446c0:	b	444f0 <ftello64@plt+0x3079c>
   446c4:	add	r1, r1, #8
   446c8:	mov	r2, #8
   446cc:	ldr	r0, [r4, #80]	; 0x50
   446d0:	bl	43d8c <ftello64@plt+0x30038>
   446d4:	ldr	ip, [r4, #56]	; 0x38
   446d8:	ldr	r1, [r4, #28]
   446dc:	b	444f0 <ftello64@plt+0x3079c>
   446e0:	mov	r9, #1
   446e4:	b	44060 <ftello64@plt+0x3030c>
   446e8:	mov	r1, #0
   446ec:	ldr	r2, [r4, #40]	; 0x28
   446f0:	add	r3, r5, #96	; 0x60
   446f4:	mov	r0, r1
   446f8:	ldr	ip, [r3, #4]
   446fc:	add	r1, r1, #1
   44700:	str	ip, [r2]
   44704:	ldr	ip, [r3, #8]
   44708:	strb	r0, [r2, #18]
   4470c:	ldr	r3, [r3]
   44710:	add	r2, r2, #20
   44714:	cmp	r3, #0
   44718:	str	ip, [r2, #-8]
   4471c:	strh	r0, [r2, #-4]
   44720:	bne	446f8 <ftello64@plt+0x309a4>
   44724:	b	4407c <ftello64@plt+0x30328>
   44728:	mov	r3, r5
   4472c:	mov	r1, r9
   44730:	mov	r0, r8
   44734:	bl	43c24 <ftello64@plt+0x2fed0>
   44738:	ldr	r3, [r4, #56]	; 0x38
   4473c:	cmp	r3, #0
   44740:	bne	445f8 <ftello64@plt+0x308a4>
   44744:	ldr	r8, [r4, #52]	; 0x34
   44748:	cmp	r8, #0
   4474c:	beq	447c4 <ftello64@plt+0x30a70>
   44750:	ldr	r2, [r8, #4]
   44754:	add	r1, r2, #4
   44758:	cmp	r5, r1
   4475c:	bcs	44774 <ftello64@plt+0x30a20>
   44760:	b	448c0 <ftello64@plt+0x30b6c>
   44764:	ldr	r2, [r8, #4]
   44768:	add	r3, r2, #4
   4476c:	cmp	r5, r3
   44770:	bcc	448c0 <ftello64@plt+0x30b6c>
   44774:	ldrb	r3, [r8, #11]
   44778:	mov	r0, r8
   4477c:	strb	r3, [sl, r2]
   44780:	ldr	r3, [r8, #4]
   44784:	ldrh	r2, [r8, #10]
   44788:	add	r3, sl, r3
   4478c:	strb	r2, [r3, #1]
   44790:	ldr	r3, [r8, #4]
   44794:	ldr	r2, [r8, #8]
   44798:	add	r3, sl, r3
   4479c:	lsr	r2, r2, #8
   447a0:	strb	r2, [r3, #2]
   447a4:	ldr	r3, [r8, #4]
   447a8:	ldr	r2, [r8, #8]
   447ac:	add	r3, sl, r3
   447b0:	strb	r2, [r3, #3]
   447b4:	ldr	r8, [r8]
   447b8:	bl	13448 <gcry_free@plt>
   447bc:	cmp	r8, #0
   447c0:	bne	44764 <ftello64@plt+0x30a10>
   447c4:	sub	r3, r5, #20
   447c8:	mov	r2, #0
   447cc:	str	r2, [r4, #52]	; 0x34
   447d0:	add	r1, sl, r3
   447d4:	mov	r2, sl
   447d8:	mov	r0, #2
   447dc:	bl	13a84 <gcry_md_hash_buffer@plt>
   447e0:	mov	r0, r5
   447e4:	bl	13214 <gcry_malloc@plt>
   447e8:	subs	r8, r0, #0
   447ec:	beq	44850 <ftello64@plt+0x30afc>
   447f0:	mov	r2, r5
   447f4:	mov	r1, sl
   447f8:	bl	133e8 <memcpy@plt>
   447fc:	mov	r0, sl
   44800:	bl	13448 <gcry_free@plt>
   44804:	ldr	r0, [r4, #60]	; 0x3c
   44808:	str	r8, [r4]
   4480c:	cmp	r0, #0
   44810:	str	r5, [r4, #4]
   44814:	bne	44660 <ftello64@plt+0x3090c>
   44818:	b	4467c <ftello64@plt+0x30928>
   4481c:	bl	1385c <gpg_err_code_from_syserror@plt>
   44820:	subs	r6, r0, #0
   44824:	uxthne	r6, r6
   44828:	orrne	r6, r6, #134217728	; 0x8000000
   4482c:	b	44684 <ftello64@plt+0x30930>
   44830:	mov	r3, #1
   44834:	str	r3, [r4, #76]	; 0x4c
   44838:	b	440dc <ftello64@plt+0x30388>
   4483c:	uxth	r6, r6
   44840:	orr	r6, r6, #134217728	; 0x8000000
   44844:	b	44654 <ftello64@plt+0x30900>
   44848:	ldr	ip, [r4, #56]	; 0x38
   4484c:	b	444fc <ftello64@plt+0x307a8>
   44850:	mov	r0, sl
   44854:	bl	13448 <gcry_free@plt>
   44858:	bl	1385c <gpg_err_code_from_syserror@plt>
   4485c:	subs	r6, r0, #0
   44860:	ldr	r0, [r4, #60]	; 0x3c
   44864:	bne	44874 <ftello64@plt+0x30b20>
   44868:	cmp	r0, #0
   4486c:	bne	44660 <ftello64@plt+0x3090c>
   44870:	b	4467c <ftello64@plt+0x30928>
   44874:	uxth	r6, r6
   44878:	cmp	r0, #0
   4487c:	orr	r6, r6, #134217728	; 0x8000000
   44880:	bne	44660 <ftello64@plt+0x3090c>
   44884:	b	44614 <ftello64@plt+0x308c0>
   44888:	ldr	r0, [r4, #60]	; 0x3c
   4488c:	ldr	r6, [pc, #144]	; 44924 <ftello64@plt+0x30bd0>
   44890:	cmp	r0, #0
   44894:	bne	44660 <ftello64@plt+0x3090c>
   44898:	b	44614 <ftello64@plt+0x308c0>
   4489c:	ldr	r0, [r5, #8]
   448a0:	bl	13448 <gcry_free@plt>
   448a4:	ldr	r0, [r4, #60]	; 0x3c
   448a8:	mov	r3, #0
   448ac:	cmp	r0, r3
   448b0:	ldr	r6, [pc, #108]	; 44924 <ftello64@plt+0x30bd0>
   448b4:	str	r3, [r5, #8]
   448b8:	bne	44660 <ftello64@plt+0x3090c>
   448bc:	b	44614 <ftello64@plt+0x308c0>
   448c0:	ldr	r3, [pc, #96]	; 44928 <ftello64@plt+0x30bd4>
   448c4:	ldr	r2, [pc, #96]	; 4492c <ftello64@plt+0x30bd8>
   448c8:	ldr	r1, [pc, #72]	; 44918 <ftello64@plt+0x30bc4>
   448cc:	ldr	r0, [pc, #92]	; 44930 <ftello64@plt+0x30bdc>
   448d0:	bl	13d3c <__assert_fail@plt>
   448d4:	bl	134b4 <__stack_chk_fail@plt>
   448d8:	ldr	r3, [pc, #72]	; 44928 <ftello64@plt+0x30bd4>
   448dc:	ldr	r2, [pc, #80]	; 44934 <ftello64@plt+0x30be0>
   448e0:	ldr	r1, [pc, #48]	; 44918 <ftello64@plt+0x30bc4>
   448e4:	ldr	r0, [pc, #76]	; 44938 <ftello64@plt+0x30be4>
   448e8:	bl	13d3c <__assert_fail@plt>
   448ec:	ldr	r3, [pc, #72]	; 4493c <ftello64@plt+0x30be8>
   448f0:	mov	r2, #440	; 0x1b8
   448f4:	ldr	r1, [pc, #28]	; 44918 <ftello64@plt+0x30bc4>
   448f8:	ldr	r0, [pc, #64]	; 44940 <ftello64@plt+0x30bec>
   448fc:	bl	13d3c <__assert_fail@plt>
   44900:	ldr	r3, [pc, #60]	; 44944 <ftello64@plt+0x30bf0>
   44904:	ldr	r2, [pc, #60]	; 44948 <ftello64@plt+0x30bf4>
   44908:	ldr	r1, [pc, #8]	; 44918 <ftello64@plt+0x30bc4>
   4490c:	ldr	r0, [pc, #56]	; 4494c <ftello64@plt+0x30bf8>
   44910:	bl	13d3c <__assert_fail@plt>
   44914:	andeq	r6, r7, r8, ror #19
   44918:	strdeq	r3, [r6], -r0
   4491c:	andeq	r0, r0, r7, lsl #4
   44920:	andeq	r3, r6, r0, lsr r8
   44924:	stmdaeq	r0, {r1, r2, r4, r6, pc}
   44928:	ldrdeq	r3, [r6], -ip
   4492c:	andeq	r0, r0, r3, lsr #5
   44930:	andeq	r3, r6, r0, ror #16
   44934:	muleq	r0, r3, r2
   44938:	andeq	r3, r6, r8, asr r8
   4493c:	andeq	r3, r6, r8, asr #15
   44940:	andeq	r3, r6, ip, lsl r8
   44944:			; <UNDEFINED> instruction: 0x000637b4
   44948:	andeq	r0, r0, r1, lsr #3
   4494c:	andeq	r3, r6, r8, lsl #16
   44950:	ldm	r0, {r0, r3}
   44954:	str	r3, [r1]
   44958:	bx	lr
   4495c:	ldrd	r0, [r0, #8]
   44960:	bx	lr
   44964:	ldr	r3, [r0, #4]
   44968:	cmp	r3, #31
   4496c:	bxls	lr
   44970:	ldr	r3, [r0]
   44974:	ldrb	r3, [r3, #4]
   44978:	cmp	r3, #1
   4497c:	bxne	lr
   44980:	push	{r4, r5, r6, lr}
   44984:	mov	r4, r0
   44988:	mov	r5, r1
   4498c:	bl	512dc <ftello64@plt+0x3d588>
   44990:	ldr	r3, [r4]
   44994:	cmp	r5, #0
   44998:	lsr	r2, r0, #24
   4499c:	strb	r2, [r3, #20]
   449a0:	ldr	r3, [r4]
   449a4:	lsr	r1, r0, #16
   449a8:	lsr	r2, r0, #8
   449ac:	strb	r1, [r3, #21]
   449b0:	ldr	r3, [r4]
   449b4:	strb	r2, [r3, #22]
   449b8:	ldr	r3, [r4]
   449bc:	strb	r0, [r3, #23]
   449c0:	ldrne	r2, [r4]
   449c4:	ldrbne	r3, [r2, #7]
   449c8:	orrne	r3, r3, #2
   449cc:	strbne	r3, [r2, #7]
   449d0:	pop	{r4, r5, r6, pc}
   449d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   449d8:	subs	r3, r2, #0
   449dc:	sub	sp, sp, #28
   449e0:	movne	r2, r3
   449e4:	mov	r5, r1
   449e8:	mov	sl, r0
   449ec:	str	r3, [sp, #16]
   449f0:	movne	r3, #0
   449f4:	strne	r3, [r2]
   449f8:	cmp	sl, #0
   449fc:	movne	r3, #0
   44a00:	strne	r3, [sl]
   44a04:	mov	r0, r5
   44a08:	bl	13d54 <ftello64@plt>
   44a0c:	mvn	r3, #0
   44a10:	mvn	r2, #0
   44a14:	cmp	r1, r3
   44a18:	cmpeq	r0, r2
   44a1c:	mov	r8, r0
   44a20:	mov	r9, r1
   44a24:	beq	44b08 <ftello64@plt+0x30db4>
   44a28:	mov	r0, r5
   44a2c:	bl	13cc4 <getc@plt>
   44a30:	mov	r6, r0
   44a34:	cmn	r6, #1
   44a38:	mov	r0, r5
   44a3c:	beq	44adc <ftello64@plt+0x30d88>
   44a40:	bl	13cc4 <getc@plt>
   44a44:	cmn	r0, #1
   44a48:	mov	r7, r0
   44a4c:	beq	44ae8 <ftello64@plt+0x30d94>
   44a50:	mov	r0, r5
   44a54:	bl	13cc4 <getc@plt>
   44a58:	cmn	r0, #1
   44a5c:	mov	r4, r0
   44a60:	beq	44ae8 <ftello64@plt+0x30d94>
   44a64:	mov	r0, r5
   44a68:	bl	13cc4 <getc@plt>
   44a6c:	cmn	r0, #1
   44a70:	str	r0, [sp, #12]
   44a74:	beq	44ae8 <ftello64@plt+0x30d94>
   44a78:	mov	r0, r5
   44a7c:	bl	13cc4 <getc@plt>
   44a80:	ldr	r2, [sp, #12]
   44a84:	cmn	r0, #1
   44a88:	mov	fp, r0
   44a8c:	beq	44ae8 <ftello64@plt+0x30d94>
   44a90:	lsl	r1, r7, #16
   44a94:	orr	r1, r1, r6, lsl #24
   44a98:	orr	r1, r1, r4, lsl #8
   44a9c:	orr	r1, r1, r2
   44aa0:	cmp	r1, #4
   44aa4:	bls	44af8 <ftello64@plt+0x30da4>
   44aa8:	cmp	r0, #0
   44aac:	bne	44b24 <ftello64@plt+0x30dd0>
   44ab0:	sub	r1, r1, #5
   44ab4:	mov	r2, #1
   44ab8:	mov	r0, r5
   44abc:	bl	13c64 <fseek@plt>
   44ac0:	cmp	r0, #0
   44ac4:	bne	44bb0 <ftello64@plt+0x30e5c>
   44ac8:	ldr	r2, [sp, #16]
   44acc:	cmp	r2, #0
   44ad0:	movne	r3, #1
   44ad4:	strne	r3, [r2]
   44ad8:	b	449f8 <ftello64@plt+0x30ca4>
   44adc:	bl	133ac <ferror@plt>
   44ae0:	cmp	r0, #0
   44ae4:	beq	44bfc <ftello64@plt+0x30ea8>
   44ae8:	mov	r0, r5
   44aec:	bl	133ac <ferror@plt>
   44af0:	cmp	r0, #0
   44af4:	bne	44b08 <ftello64@plt+0x30db4>
   44af8:	ldr	fp, [pc, #328]	; 44c48 <ftello64@plt+0x30ef4>
   44afc:	mov	r0, fp
   44b00:	add	sp, sp, #28
   44b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b08:	bl	1385c <gpg_err_code_from_syserror@plt>
   44b0c:	subs	fp, r0, #0
   44b10:	uxthne	r3, fp
   44b14:	orrne	fp, r3, #134217728	; 0x8000000
   44b18:	mov	r0, fp
   44b1c:	add	sp, sp, #28
   44b20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44b24:	cmp	r1, #5242880	; 0x500000
   44b28:	strd	r8, [sp, #16]
   44b2c:	mov	r8, r4
   44b30:	mov	r9, sl
   44b34:	mov	r4, r1
   44b38:	mov	sl, r2
   44b3c:	bhi	44c04 <ftello64@plt+0x30eb0>
   44b40:	cmp	r9, #0
   44b44:	beq	44bcc <ftello64@plt+0x30e78>
   44b48:	mov	r0, r1
   44b4c:	bl	13214 <gcry_malloc@plt>
   44b50:	subs	r3, r0, #0
   44b54:	str	r3, [sp, #12]
   44b58:	beq	44be4 <ftello64@plt+0x30e90>
   44b5c:	ldr	r0, [sp, #12]
   44b60:	mov	r3, r5
   44b64:	mov	r2, #1
   44b68:	strb	r6, [r0]
   44b6c:	strb	r7, [r0, #1]
   44b70:	strb	r8, [r0, #2]
   44b74:	strb	sl, [r0, #3]
   44b78:	strb	fp, [r0, #4]
   44b7c:	sub	r1, r4, #5
   44b80:	add	r0, r0, #5
   44b84:	bl	135ec <fread@plt>
   44b88:	cmp	r0, #1
   44b8c:	beq	44c24 <ftello64@plt+0x30ed0>
   44b90:	bl	1385c <gpg_err_code_from_syserror@plt>
   44b94:	subs	r3, r0, #0
   44b98:	moveq	fp, r3
   44b9c:	uxthne	r3, r3
   44ba0:	orrne	fp, r3, #134217728	; 0x8000000
   44ba4:	ldr	r0, [sp, #12]
   44ba8:	bl	13448 <gcry_free@plt>
   44bac:	b	44afc <ftello64@plt+0x30da8>
   44bb0:	bl	1385c <gpg_err_code_from_syserror@plt>
   44bb4:	cmp	r0, #0
   44bb8:	uxthne	r3, r0
   44bbc:	orrne	fp, r3, #134217728	; 0x8000000
   44bc0:	mov	r0, fp
   44bc4:	add	sp, sp, #28
   44bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44bcc:	sub	r1, r1, #5
   44bd0:	mov	r0, r5
   44bd4:	mov	r2, #1
   44bd8:	bl	13c64 <fseek@plt>
   44bdc:	subs	fp, r0, #0
   44be0:	beq	44afc <ftello64@plt+0x30da8>
   44be4:	bl	1385c <gpg_err_code_from_syserror@plt>
   44be8:	subs	r3, r0, #0
   44bec:	moveq	fp, r3
   44bf0:	uxthne	r3, r3
   44bf4:	orrne	fp, r3, #134217728	; 0x8000000
   44bf8:	b	44afc <ftello64@plt+0x30da8>
   44bfc:	mov	fp, r6
   44c00:	b	44afc <ftello64@plt+0x30da8>
   44c04:	sub	r1, r1, #5
   44c08:	mov	r0, r5
   44c0c:	mov	r2, #1
   44c10:	bl	13c64 <fseek@plt>
   44c14:	cmp	r0, #0
   44c18:	ldreq	fp, [pc, #44]	; 44c4c <ftello64@plt+0x30ef8>
   44c1c:	beq	44afc <ftello64@plt+0x30da8>
   44c20:	b	44be4 <ftello64@plt+0x30e90>
   44c24:	ldrd	r2, [sp, #16]
   44c28:	mov	r0, r9
   44c2c:	ldr	r1, [sp, #12]
   44c30:	strd	r2, [sp]
   44c34:	mov	r2, r4
   44c38:	bl	43e68 <ftello64@plt+0x30114>
   44c3c:	subs	fp, r0, #0
   44c40:	beq	44afc <ftello64@plt+0x30da8>
   44c44:	b	44ba4 <ftello64@plt+0x30e50>
   44c48:	stmdaeq	r0, {r1, r6}
   44c4c:	stmdaeq	r0, {r0, r1, r6}
   44c50:	push	{r4, r5, lr}
   44c54:	sub	sp, sp, #12
   44c58:	ldr	r4, [pc, #108]	; 44ccc <ftello64@plt+0x30f78>
   44c5c:	mov	r5, r1
   44c60:	mov	r1, sp
   44c64:	ldr	r3, [r4]
   44c68:	str	r3, [sp, #4]
   44c6c:	bl	44950 <ftello64@plt+0x30bfc>
   44c70:	ldr	r1, [sp]
   44c74:	cmp	r1, #5242880	; 0x500000
   44c78:	bhi	44cc0 <ftello64@plt+0x30f6c>
   44c7c:	mov	r3, r5
   44c80:	mov	r2, #1
   44c84:	bl	13598 <fwrite@plt>
   44c88:	cmp	r0, #1
   44c8c:	moveq	r0, #0
   44c90:	bne	44cac <ftello64@plt+0x30f58>
   44c94:	ldr	r2, [sp, #4]
   44c98:	ldr	r3, [r4]
   44c9c:	cmp	r2, r3
   44ca0:	bne	44cc8 <ftello64@plt+0x30f74>
   44ca4:	add	sp, sp, #12
   44ca8:	pop	{r4, r5, pc}
   44cac:	bl	1385c <gpg_err_code_from_syserror@plt>
   44cb0:	cmp	r0, #0
   44cb4:	uxthne	r0, r0
   44cb8:	orrne	r0, r0, #134217728	; 0x8000000
   44cbc:	b	44c94 <ftello64@plt+0x30f40>
   44cc0:	ldr	r0, [pc, #8]	; 44cd0 <ftello64@plt+0x30f7c>
   44cc4:	b	44c94 <ftello64@plt+0x30f40>
   44cc8:	bl	134b4 <__stack_chk_fail@plt>
   44ccc:	andeq	r6, r7, r8, ror #19
   44cd0:	stmdaeq	r0, {r0, r1, r6}
   44cd4:	push	{r4, r5, r6, r7, lr}
   44cd8:	mov	r5, #32
   44cdc:	ldr	r4, [pc, #164]	; 44d88 <ftello64@plt+0x31034>
   44ce0:	sub	sp, sp, #44	; 0x2c
   44ce4:	mov	r2, r5
   44ce8:	ldr	r3, [r4]
   44cec:	mov	r6, r0
   44cf0:	mov	r7, r1
   44cf4:	add	r0, sp, #4
   44cf8:	mov	r1, #0
   44cfc:	str	r3, [sp, #36]	; 0x24
   44d00:	bl	13904 <memset@plt>
   44d04:	ldr	r3, [pc, #128]	; 44d8c <ftello64@plt+0x31038>
   44d08:	cmp	r7, #0
   44d0c:	strh	r3, [sp, #8]
   44d10:	movne	r3, #2
   44d14:	strbne	r3, [sp, #11]
   44d18:	ldr	r3, [pc, #112]	; 44d90 <ftello64@plt+0x3103c>
   44d1c:	mov	r0, #0
   44d20:	str	r3, [sp, #12]
   44d24:	strb	r5, [sp, #7]
   44d28:	bl	13424 <time@plt>
   44d2c:	mov	r3, r6
   44d30:	mov	r2, #1
   44d34:	mov	r1, #32
   44d38:	rev	ip, r0
   44d3c:	add	r0, sp, #4
   44d40:	str	ip, [sp, #20]
   44d44:	str	ip, [sp, #24]
   44d48:	bl	13598 <fwrite@plt>
   44d4c:	cmp	r0, #1
   44d50:	moveq	r0, #0
   44d54:	bne	44d70 <ftello64@plt+0x3101c>
   44d58:	ldr	r2, [sp, #36]	; 0x24
   44d5c:	ldr	r3, [r4]
   44d60:	cmp	r2, r3
   44d64:	bne	44d84 <ftello64@plt+0x31030>
   44d68:	add	sp, sp, #44	; 0x2c
   44d6c:	pop	{r4, r5, r6, r7, pc}
   44d70:	bl	1385c <gpg_err_code_from_syserror@plt>
   44d74:	cmp	r0, #0
   44d78:	uxthne	r0, r0
   44d7c:	orrne	r0, r0, #134217728	; 0x8000000
   44d80:	b	44d58 <ftello64@plt+0x31004>
   44d84:	bl	134b4 <__stack_chk_fail@plt>
   44d88:	andeq	r6, r7, r8, ror #19
   44d8c:	andeq	r0, r0, r1, lsl #2
   44d90:	ldrbvs	r4, [r8], -fp, asr #4
   44d94:	cmp	r1, #0
   44d98:	push	{r4, r5, r6, lr}
   44d9c:	mov	r6, r0
   44da0:	beq	44dc0 <ftello64@plt+0x3106c>
   44da4:	add	r5, r0, r1, lsl #3
   44da8:	mov	r4, r0
   44dac:	ldr	r0, [r4, #4]
   44db0:	add	r4, r4, #8
   44db4:	bl	13448 <gcry_free@plt>
   44db8:	cmp	r4, r5
   44dbc:	bne	44dac <ftello64@plt+0x31058>
   44dc0:	mov	r0, r6
   44dc4:	pop	{r4, r5, r6, lr}
   44dc8:	b	13448 <gcry_free@plt>
   44dcc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44dd0:	sub	sp, sp, #12
   44dd4:	ldr	r4, [pc, #564]	; 45010 <ftello64@plt+0x312bc>
   44dd8:	mov	fp, r1
   44ddc:	mov	r1, sp
   44de0:	ldr	ip, [r4]
   44de4:	mov	sl, r2
   44de8:	mov	r7, r3
   44dec:	str	ip, [sp, #4]
   44df0:	bl	44950 <ftello64@plt+0x30bfc>
   44df4:	ldr	r2, [sp]
   44df8:	cmp	r2, #39	; 0x27
   44dfc:	bls	44f2c <ftello64@plt+0x311d8>
   44e00:	ldrh	r3, [r0, #18]
   44e04:	mov	r6, r0
   44e08:	rev16	r3, r3
   44e0c:	uxth	r3, r3
   44e10:	cmp	r3, #27
   44e14:	bls	44f2c <ftello64@plt+0x311d8>
   44e18:	ldrh	lr, [r0, #16]
   44e1c:	mov	ip, #0
   44e20:	mov	r1, #0
   44e24:	rev16	lr, lr
   44e28:	mov	r0, r2
   44e2c:	uxth	lr, lr
   44e30:	mul	r3, r3, lr
   44e34:	add	r3, r3, #20
   44e38:	adds	r8, r3, #2
   44e3c:	adc	r9, ip, ip
   44e40:	cmp	r9, r1
   44e44:	cmpeq	r8, r2
   44e48:	mov	lr, r3
   44e4c:	bhi	44f2c <ftello64@plt+0x311d8>
   44e50:	ldrh	ip, [r6, r3]
   44e54:	rev16	ip, ip
   44e58:	uxtah	r3, r3, ip
   44e5c:	add	r5, r3, #6
   44e60:	cmp	r2, r5
   44e64:	bcc	44f2c <ftello64@plt+0x311d8>
   44e68:	add	r3, r6, r3
   44e6c:	ldrh	r8, [r3, #4]
   44e70:	rev16	r8, r8
   44e74:	uxth	r8, r8
   44e78:	cmp	r8, #11
   44e7c:	bls	44f2c <ftello64@plt+0x311d8>
   44e80:	ldrh	r9, [r3, #2]
   44e84:	rev16	r9, r9
   44e88:	uxth	r9, r9
   44e8c:	mla	r3, r9, r8, r5
   44e90:	cmp	r2, r3
   44e94:	bcc	44f2c <ftello64@plt+0x311d8>
   44e98:	cmn	fp, #1
   44e9c:	beq	44f48 <ftello64@plt+0x311f4>
   44ea0:	cmp	fp, r9
   44ea4:	bhi	44f2c <ftello64@plt+0x311d8>
   44ea8:	mla	r8, r8, fp, r5
   44eac:	mov	r3, r6
   44eb0:	ldr	r0, [r3, r8]!
   44eb4:	rev	r0, r0
   44eb8:	ldr	r1, [r3, #4]
   44ebc:	rev	r1, r1
   44ec0:	add	ip, r1, r0
   44ec4:	clz	r3, r1
   44ec8:	lsr	r3, r3, #5
   44ecc:	cmp	r2, ip
   44ed0:	movcs	r2, r3
   44ed4:	orrcc	r2, r3, #1
   44ed8:	cmp	r2, #0
   44edc:	bne	44f2c <ftello64@plt+0x311d8>
   44ee0:	ldr	r3, [sp, #48]	; 0x30
   44ee4:	cmp	r3, #0
   44ee8:	bne	44f14 <ftello64@plt+0x311c0>
   44eec:	cmp	r7, r1
   44ef0:	bne	44f2c <ftello64@plt+0x311d8>
   44ef4:	mov	r2, r7
   44ef8:	mov	r1, sl
   44efc:	add	r0, r6, r0
   44f00:	bl	13454 <memcmp@plt>
   44f04:	cmp	r0, #0
   44f08:	bne	44f2c <ftello64@plt+0x311d8>
   44f0c:	add	r0, fp, #1
   44f10:	b	44f30 <ftello64@plt+0x311dc>
   44f14:	mov	r3, r7
   44f18:	mov	r2, sl
   44f1c:	add	r0, r6, r0
   44f20:	bl	49ae8 <ftello64@plt+0x35d94>
   44f24:	cmp	r0, #0
   44f28:	bne	44f0c <ftello64@plt+0x311b8>
   44f2c:	mov	r0, #0
   44f30:	ldr	r2, [sp, #4]
   44f34:	ldr	r3, [r4]
   44f38:	cmp	r2, r3
   44f3c:	bne	4500c <ftello64@plt+0x312b8>
   44f40:	add	sp, sp, #12
   44f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44f48:	ldr	r3, [sp, #52]	; 0x34
   44f4c:	cmp	r9, r3
   44f50:	bls	44f2c <ftello64@plt+0x311d8>
   44f54:	mla	r5, r3, r8, r5
   44f58:	add	r5, r6, r5
   44f5c:	b	44f8c <ftello64@plt+0x31238>
   44f60:	cmp	r7, lr
   44f64:	beq	44ff0 <ftello64@plt+0x3129c>
   44f68:	ldr	r3, [sp, #52]	; 0x34
   44f6c:	add	r5, r5, r8
   44f70:	add	r3, r3, #1
   44f74:	cmp	r3, r9
   44f78:	str	r3, [sp, #52]	; 0x34
   44f7c:	bcs	44f2c <ftello64@plt+0x311d8>
   44f80:	ldr	r2, [sp]
   44f84:	mov	r1, #0
   44f88:	mov	r0, r2
   44f8c:	ldr	lr, [r5, #4]
   44f90:	ldr	ip, [r5]
   44f94:	rev	lr, lr
   44f98:	rev	ip, ip
   44f9c:	adds	r2, lr, ip
   44fa0:	mov	r3, #0
   44fa4:	adc	r3, r3, #0
   44fa8:	cmp	r3, r1
   44fac:	cmpeq	r2, r0
   44fb0:	bhi	44f2c <ftello64@plt+0x311d8>
   44fb4:	cmp	lr, #0
   44fb8:	beq	44f68 <ftello64@plt+0x31214>
   44fbc:	ldr	r3, [sp, #48]	; 0x30
   44fc0:	cmp	r3, #0
   44fc4:	beq	44f60 <ftello64@plt+0x3120c>
   44fc8:	mov	r1, lr
   44fcc:	add	r0, r6, ip
   44fd0:	mov	r3, r7
   44fd4:	mov	r2, sl
   44fd8:	bl	49ae8 <ftello64@plt+0x35d94>
   44fdc:	cmp	r0, #0
   44fe0:	beq	44f68 <ftello64@plt+0x31214>
   44fe4:	ldr	r3, [sp, #52]	; 0x34
   44fe8:	add	r0, r3, #1
   44fec:	b	44f30 <ftello64@plt+0x311dc>
   44ff0:	add	r0, r6, ip
   44ff4:	mov	r2, r7
   44ff8:	mov	r1, sl
   44ffc:	bl	13454 <memcmp@plt>
   45000:	cmp	r0, #0
   45004:	bne	44f68 <ftello64@plt+0x31214>
   45008:	b	44fe4 <ftello64@plt+0x31290>
   4500c:	bl	134b4 <__stack_chk_fail@plt>
   45010:	andeq	r6, r7, r8, ror #19
   45014:	push	{r4, r5, r6, lr}
   45018:	sub	sp, sp, #8
   4501c:	ldr	r4, [pc, #172]	; 450d0 <ftello64@plt+0x3137c>
   45020:	mov	r6, r1
   45024:	mov	r1, sp
   45028:	ldr	r3, [r4]
   4502c:	mov	r5, r2
   45030:	str	r3, [sp, #4]
   45034:	bl	44950 <ftello64@plt+0x30bfc>
   45038:	ldr	r1, [sp]
   4503c:	cmp	r1, #39	; 0x27
   45040:	bls	450b0 <ftello64@plt+0x3135c>
   45044:	ldrh	r3, [r0, #18]
   45048:	rev16	r3, r3
   4504c:	uxth	r3, r3
   45050:	cmp	r3, #27
   45054:	bls	450b0 <ftello64@plt+0x3135c>
   45058:	ldrh	r2, [r0, #16]
   4505c:	rev16	r2, r2
   45060:	uxth	r2, r2
   45064:	mul	r3, r3, r2
   45068:	add	ip, r3, #22
   4506c:	cmp	r1, ip
   45070:	bcc	450b0 <ftello64@plt+0x3135c>
   45074:	add	r3, r0, r3
   45078:	ldrh	r2, [r3, #20]
   4507c:	rev16	r2, r2
   45080:	uxth	r2, r2
   45084:	add	r3, ip, r2
   45088:	cmp	r1, r3
   4508c:	bcc	450b0 <ftello64@plt+0x3135c>
   45090:	cmp	r2, r5
   45094:	bne	450b0 <ftello64@plt+0x3135c>
   45098:	mov	r1, r6
   4509c:	add	r0, r0, ip
   450a0:	bl	13454 <memcmp@plt>
   450a4:	clz	r0, r0
   450a8:	lsr	r0, r0, #5
   450ac:	b	450b4 <ftello64@plt+0x31360>
   450b0:	mov	r0, #0
   450b4:	ldr	r2, [sp, #4]
   450b8:	ldr	r3, [r4]
   450bc:	cmp	r2, r3
   450c0:	bne	450cc <ftello64@plt+0x31378>
   450c4:	add	sp, sp, #8
   450c8:	pop	{r4, r5, r6, pc}
   450cc:	bl	134b4 <__stack_chk_fail@plt>
   450d0:	andeq	r6, r7, r8, ror #19
   450d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   450d8:	mov	sl, r2
   450dc:	ldr	r9, [pc, #204]	; 451b0 <ftello64@plt+0x3145c>
   450e0:	sub	sp, sp, #8
   450e4:	mov	r7, r1
   450e8:	ldr	r2, [r9]
   450ec:	mov	r1, sp
   450f0:	str	r2, [sp, #4]
   450f4:	mov	r8, r3
   450f8:	bl	44950 <ftello64@plt+0x30bfc>
   450fc:	ldr	r2, [sp]
   45100:	cmp	r2, #39	; 0x27
   45104:	bls	45184 <ftello64@plt+0x31430>
   45108:	ldrh	r5, [r0, #18]
   4510c:	mov	r4, r0
   45110:	rev16	r5, r5
   45114:	uxth	r5, r5
   45118:	cmp	r5, #27
   4511c:	bls	45184 <ftello64@plt+0x31430>
   45120:	ldrh	r6, [r0, #16]
   45124:	mov	r1, #0
   45128:	mov	r0, #20
   4512c:	rev16	r6, r6
   45130:	mov	r3, #0
   45134:	uxth	r6, r6
   45138:	umlal	r0, r1, r6, r5
   4513c:	cmp	r1, r3
   45140:	cmpeq	r0, r2
   45144:	bhi	45184 <ftello64@plt+0x31430>
   45148:	cmp	r6, #0
   4514c:	beq	451a4 <ftello64@plt+0x31450>
   45150:	add	sl, sl, #20
   45154:	add	r4, r4, sl
   45158:	mov	sl, #0
   4515c:	mov	r2, r8
   45160:	mov	r1, r7
   45164:	mov	r0, r4
   45168:	bl	13454 <memcmp@plt>
   4516c:	add	sl, sl, #1
   45170:	cmp	r0, #0
   45174:	beq	45188 <ftello64@plt+0x31434>
   45178:	cmp	r6, sl
   4517c:	add	r4, r4, r5
   45180:	bne	4515c <ftello64@plt+0x31408>
   45184:	mov	sl, #0
   45188:	ldr	r2, [sp, #4]
   4518c:	ldr	r3, [r9]
   45190:	mov	r0, sl
   45194:	cmp	r2, r3
   45198:	bne	451ac <ftello64@plt+0x31458>
   4519c:	add	sp, sp, #8
   451a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   451a4:	mov	sl, r6
   451a8:	b	45188 <ftello64@plt+0x31434>
   451ac:	bl	134b4 <__stack_chk_fail@plt>
   451b0:	andeq	r6, r7, r8, ror #19
   451b4:	push	{r4, lr}
   451b8:	mov	r4, r0
   451bc:	ldr	r0, [r0]
   451c0:	ldr	r1, [pc, #48]	; 451f8 <ftello64@plt+0x314a4>
   451c4:	add	r0, r0, #28
   451c8:	bl	13ba4 <fopen64@plt>
   451cc:	cmp	r0, #0
   451d0:	str	r0, [r4, #8]
   451d4:	beq	451e0 <ftello64@plt+0x3148c>
   451d8:	mov	r0, #0
   451dc:	pop	{r4, pc}
   451e0:	bl	1385c <gpg_err_code_from_syserror@plt>
   451e4:	cmp	r0, #0
   451e8:	uxthne	r0, r0
   451ec:	orrne	r0, r0, #134217728	; 0x8000000
   451f0:	str	r0, [r4, #16]
   451f4:	pop	{r4, pc}
   451f8:	strheq	sp, [r5], -r0
   451fc:	push	{r4, lr}
   45200:	ldrh	ip, [r0, #18]
   45204:	ldrh	lr, [r0, #16]
   45208:	rev16	ip, ip
   4520c:	uxth	ip, ip
   45210:	cmp	ip, #27
   45214:	bls	452e8 <ftello64@plt+0x31594>
   45218:	rev16	lr, lr
   4521c:	uxth	lr, lr
   45220:	mul	ip, ip, lr
   45224:	add	lr, ip, #22
   45228:	cmp	lr, r1
   4522c:	add	ip, ip, #20
   45230:	bhi	452e8 <ftello64@plt+0x31594>
   45234:	ldrh	lr, [r0, ip]
   45238:	rev16	lr, lr
   4523c:	uxtah	ip, ip, lr
   45240:	add	r4, ip, #6
   45244:	cmp	r1, r4
   45248:	add	lr, ip, #2
   4524c:	bcc	452e8 <ftello64@plt+0x31594>
   45250:	add	ip, r0, ip
   45254:	ldrh	lr, [r0, lr]
   45258:	ldrh	ip, [ip, #4]
   4525c:	rev16	lr, lr
   45260:	rev16	ip, ip
   45264:	uxth	lr, lr
   45268:	uxth	ip, ip
   4526c:	cmp	ip, #11
   45270:	bls	452e8 <ftello64@plt+0x31594>
   45274:	mla	lr, ip, lr, r4
   45278:	add	ip, lr, #4
   4527c:	cmp	r1, ip
   45280:	bcc	452e8 <ftello64@plt+0x31594>
   45284:	ldrh	r4, [r0, lr]!
   45288:	rev16	r4, r4
   4528c:	ldrh	r0, [r0, #2]
   45290:	uxth	r4, r4
   45294:	rev16	r0, r0
   45298:	uxth	r0, r0
   4529c:	cmp	r0, #3
   452a0:	bls	452e8 <ftello64@plt+0x31594>
   452a4:	mul	r0, r0, r4
   452a8:	add	ip, ip, r0
   452ac:	add	r4, ip, #20
   452b0:	cmp	r1, r4
   452b4:	bcc	452e8 <ftello64@plt+0x31594>
   452b8:	ldr	r4, [sp, #8]
   452bc:	mov	r1, #1
   452c0:	cmp	r2, #6
   452c4:	str	r1, [r4]
   452c8:	str	ip, [r3]
   452cc:	beq	452f0 <ftello64@plt+0x3159c>
   452d0:	cmp	r2, #7
   452d4:	beq	45320 <ftello64@plt+0x315cc>
   452d8:	cmp	r2, r1
   452dc:	beq	45310 <ftello64@plt+0x315bc>
   452e0:	mov	r0, #0
   452e4:	pop	{r4, pc}
   452e8:	mov	r0, #65	; 0x41
   452ec:	pop	{r4, pc}
   452f0:	ldr	r1, [sp, #8]
   452f4:	mov	r2, #4
   452f8:	mov	r0, #0
   452fc:	str	r2, [r1]
   45300:	ldr	r2, [r3]
   45304:	add	r2, r2, #15
   45308:	str	r2, [r3]
   4530c:	pop	{r4, pc}
   45310:	add	ip, ip, r1
   45314:	str	ip, [r3]
   45318:	mov	r0, #0
   4531c:	pop	{r4, pc}
   45320:	ldr	r2, [sp, #8]
   45324:	str	r0, [r2]
   45328:	mov	r0, #0
   4532c:	str	lr, [r3]
   45330:	pop	{r4, pc}
   45334:	ldr	ip, [sp]
   45338:	cmp	r2, #7
   4533c:	ldrls	pc, [pc, r2, lsl #2]
   45340:	b	45394 <ftello64@plt+0x31640>
   45344:	andeq	r5, r4, r4, ror r3
   45348:	andeq	r5, r4, r4, ror #6
   4534c:	andeq	r5, r4, r4, ror #6
   45350:	muleq	r4, r4, r3
   45354:	muleq	r4, r4, r3
   45358:	muleq	r4, r4, r3
   4535c:	andeq	r5, r4, r4, ror #6
   45360:	andeq	r5, r4, r4, ror #6
   45364:	cmp	r1, #19
   45368:	bls	4539c <ftello64@plt+0x31648>
   4536c:	str	ip, [sp]
   45370:	b	451fc <ftello64@plt+0x314a8>
   45374:	cmp	r1, #7
   45378:	bls	4539c <ftello64@plt+0x31648>
   4537c:	mov	r1, #6
   45380:	mov	r2, #2
   45384:	str	r1, [r3]
   45388:	mov	r0, #0
   4538c:	str	r2, [ip]
   45390:	bx	lr
   45394:	mov	r0, #72	; 0x48
   45398:	bx	lr
   4539c:	mov	r0, #65	; 0x41
   453a0:	bx	lr
   453a4:	push	{r4, r5, lr}
   453a8:	subs	r4, r0, #0
   453ac:	sub	sp, sp, #12
   453b0:	beq	45418 <ftello64@plt+0x316c4>
   453b4:	ldr	r0, [r4, #28]
   453b8:	cmp	r0, #0
   453bc:	beq	453cc <ftello64@plt+0x31678>
   453c0:	bl	43ec4 <ftello64@plt+0x30170>
   453c4:	mov	r3, #0
   453c8:	str	r3, [r4, #28]
   453cc:	ldr	r0, [r4, #8]
   453d0:	cmp	r0, #0
   453d4:	beq	453f4 <ftello64@plt+0x316a0>
   453d8:	mov	r5, #0
   453dc:	str	r5, [sp]
   453e0:	mov	r2, #0
   453e4:	mov	r3, #0
   453e8:	bl	13a24 <fseeko64@plt>
   453ec:	cmp	r0, r5
   453f0:	bne	45408 <ftello64@plt+0x316b4>
   453f4:	mov	r0, #0
   453f8:	str	r0, [r4, #16]
   453fc:	str	r0, [r4, #12]
   45400:	add	sp, sp, #12
   45404:	pop	{r4, r5, pc}
   45408:	ldr	r0, [r4, #8]
   4540c:	bl	13a00 <fclose@plt>
   45410:	str	r5, [r4, #8]
   45414:	b	453f4 <ftello64@plt+0x316a0>
   45418:	ldr	r0, [pc, #4]	; 45424 <ftello64@plt+0x316d0>
   4541c:	add	sp, sp, #12
   45420:	pop	{r4, r5, pc}
   45424:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   45428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4542c:	sub	sp, sp, #100	; 0x64
   45430:	subs	ip, r0, #0
   45434:	ldr	r0, [pc, #4064]	; 4641c <ftello64@plt+0x326c8>
   45438:	str	r3, [sp, #12]
   4543c:	ldr	r3, [sp, #136]	; 0x88
   45440:	ldr	r0, [r0]
   45444:	str	r3, [sp, #24]
   45448:	ldr	r3, [sp, #140]	; 0x8c
   4544c:	mov	r4, #0
   45450:	str	ip, [sp, #8]
   45454:	str	r1, [sp, #16]
   45458:	str	r0, [sp, #92]	; 0x5c
   4545c:	str	r4, [sp, #68]	; 0x44
   45460:	str	r3, [sp, #20]
   45464:	beq	45514 <ftello64@plt+0x317c0>
   45468:	ldr	r0, [ip, #28]
   4546c:	mov	r5, ip
   45470:	cmp	r0, r4
   45474:	mov	r8, r2
   45478:	beq	45484 <ftello64@plt+0x31730>
   4547c:	bl	43ec4 <ftello64@plt+0x30170>
   45480:	str	r4, [r5, #28]
   45484:	ldr	r3, [sp, #8]
   45488:	ldr	r7, [r3, #16]
   4548c:	cmp	r7, #0
   45490:	movne	r9, r7
   45494:	bne	45518 <ftello64@plt+0x317c4>
   45498:	ldr	r9, [sp, #8]
   4549c:	ldr	r3, [r9, #12]
   454a0:	subs	r4, r3, #0
   454a4:	str	r3, [sp, #28]
   454a8:	mvnne	r9, #0
   454ac:	bne	45518 <ftello64@plt+0x317c4>
   454b0:	cmp	r8, #0
   454b4:	beq	46384 <ftello64@plt+0x32630>
   454b8:	ldr	r6, [sp, #16]
   454bc:	mov	fp, r4
   454c0:	mov	r5, r6
   454c4:	mov	r7, r4
   454c8:	b	454fc <ftello64@plt+0x317a8>
   454cc:	ldr	r2, [r6, #4]
   454d0:	ldr	r3, [r6, #16]
   454d4:	cmp	r2, #0
   454d8:	movne	fp, #1
   454dc:	cmp	r7, #0
   454e0:	cmneq	r3, #1
   454e4:	beq	45538 <ftello64@plt+0x317e4>
   454e8:	add	r3, r4, #1
   454ec:	cmp	r8, r3
   454f0:	add	r6, r6, #48	; 0x30
   454f4:	beq	45574 <ftello64@plt+0x31820>
   454f8:	mov	r4, r3
   454fc:	ldr	r3, [r6]
   45500:	cmp	r3, #17
   45504:	bne	454cc <ftello64@plt+0x31778>
   45508:	mov	r0, r9
   4550c:	bl	453a4 <ftello64@plt+0x31650>
   45510:	b	454cc <ftello64@plt+0x31778>
   45514:	ldr	r9, [pc, #3844]	; 46420 <ftello64@plt+0x326cc>
   45518:	ldr	r3, [pc, #3836]	; 4641c <ftello64@plt+0x326c8>
   4551c:	ldr	r2, [sp, #92]	; 0x5c
   45520:	mov	r0, r9
   45524:	ldr	r3, [r3]
   45528:	cmp	r2, r3
   4552c:	bne	465a4 <ftello64@plt+0x32850>
   45530:	add	sp, sp, #100	; 0x64
   45534:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45538:	mov	r1, #8
   4553c:	mov	r0, r8
   45540:	bl	13910 <gcry_calloc@plt>
   45544:	subs	r7, r0, #0
   45548:	bne	454e8 <ftello64@plt+0x31794>
   4554c:	bl	1385c <gpg_err_code_from_syserror@plt>
   45550:	subs	r9, r0, #0
   45554:	uxthne	r7, r9
   45558:	orrne	r3, r7, #134217728	; 0x8000000
   4555c:	strne	r3, [sp, #28]
   45560:	movne	r9, r3
   45564:	ldr	r3, [sp, #8]
   45568:	ldr	r2, [sp, #28]
   4556c:	str	r2, [r3, #16]
   45570:	b	45518 <ftello64@plt+0x317c4>
   45574:	ldr	r3, [sp, #8]
   45578:	ldr	r3, [r3, #8]
   4557c:	cmp	r3, #0
   45580:	beq	462c4 <ftello64@plt+0x32570>
   45584:	cmp	r7, #0
   45588:	movne	r9, #0
   4558c:	addne	r6, r7, #4
   45590:	strne	r8, [sp, #32]
   45594:	bne	455d0 <ftello64@plt+0x3187c>
   45598:	b	456f0 <ftello64@plt+0x3199c>
   4559c:	mov	r0, r8
   455a0:	bl	13214 <gcry_malloc@plt>
   455a4:	cmp	r0, #0
   455a8:	str	r0, [r6, r9, lsl #3]
   455ac:	beq	46268 <ftello64@plt+0x32514>
   455b0:	str	r8, [r7, r9, lsl #3]
   455b4:	mov	r2, r8
   455b8:	mov	r1, sl
   455bc:	bl	133e8 <memcpy@plt>
   455c0:	cmp	r9, r4
   455c4:	add	r5, r5, #48	; 0x30
   455c8:	add	r9, r9, #1
   455cc:	beq	456ec <ftello64@plt+0x31998>
   455d0:	ldr	sl, [r5, #12]
   455d4:	cmp	sl, #0
   455d8:	beq	455c0 <ftello64@plt+0x3186c>
   455dc:	ldr	r8, [r5, #16]
   455e0:	cmn	r8, #1
   455e4:	bne	4559c <ftello64@plt+0x31848>
   455e8:	ldrb	r0, [sl]
   455ec:	cmp	r0, #47	; 0x2f
   455f0:	cmpne	r0, #0
   455f4:	movne	r3, #1
   455f8:	moveq	r3, #0
   455fc:	beq	4629c <ftello64@plt+0x32548>
   45600:	mov	r1, sl
   45604:	mov	r2, #0
   45608:	b	45610 <ftello64@plt+0x318bc>
   4560c:	mov	r2, sl
   45610:	ldrb	r3, [r1, #1]!
   45614:	add	sl, r2, #1
   45618:	cmp	r3, #0
   4561c:	cmpne	r3, #47	; 0x2f
   45620:	bne	4560c <ftello64@plt+0x318b8>
   45624:	add	r2, r2, #2
   45628:	and	sl, sl, #1
   4562c:	asr	r8, r2, #1
   45630:	mov	r0, r8
   45634:	bl	13214 <gcry_malloc@plt>
   45638:	cmp	r0, #0
   4563c:	str	r0, [r6, r9, lsl #3]
   45640:	beq	46268 <ftello64@plt+0x32514>
   45644:	cmp	sl, #0
   45648:	str	r8, [r7, r9, lsl #3]
   4564c:	ldr	r2, [r5, #12]
   45650:	beq	45680 <ftello64@plt+0x3192c>
   45654:	ldrb	r3, [r2]
   45658:	cmp	r3, #57	; 0x39
   4565c:	subls	r3, r3, #48	; 0x30
   45660:	uxtbls	r3, r3
   45664:	bls	45678 <ftello64@plt+0x31924>
   45668:	cmp	r3, #70	; 0x46
   4566c:	subls	r3, r3, #55	; 0x37
   45670:	subhi	r3, r3, #87	; 0x57
   45674:	uxtb	r3, r3
   45678:	add	r2, r2, #1
   4567c:	strb	r3, [r0], #1
   45680:	ldrb	r3, [r2]
   45684:	cmp	r3, #47	; 0x2f
   45688:	cmpne	r3, #0
   4568c:	beq	455c0 <ftello64@plt+0x3186c>
   45690:	ldrb	r1, [r2, #1]
   45694:	cmp	r3, #57	; 0x39
   45698:	addhi	r3, r3, #9
   4569c:	cmp	r1, #57	; 0x39
   456a0:	lsl	r3, r3, #4
   456a4:	subls	r1, r1, #48	; 0x30
   456a8:	uxtb	r3, r3
   456ac:	uxtbls	r1, r1
   456b0:	bls	456c4 <ftello64@plt+0x31970>
   456b4:	cmp	r1, #70	; 0x46
   456b8:	subls	r1, r1, #55	; 0x37
   456bc:	subhi	r1, r1, #87	; 0x57
   456c0:	uxtb	r1, r1
   456c4:	add	r3, r3, r1
   456c8:	strb	r3, [r0], #1
   456cc:	ldrb	r3, [r2, #2]!
   456d0:	cmp	r3, #0
   456d4:	cmpne	r3, #47	; 0x2f
   456d8:	bne	45690 <ftello64@plt+0x3193c>
   456dc:	cmp	r9, r4
   456e0:	add	r5, r5, #48	; 0x30
   456e4:	add	r9, r9, #1
   456e8:	bne	455d0 <ftello64@plt+0x3187c>
   456ec:	ldr	r8, [sp, #32]
   456f0:	ldr	r0, [sp, #68]	; 0x44
   456f4:	mov	r9, r8
   456f8:	mov	r8, fp
   456fc:	mov	fp, r7
   45700:	mov	sl, #0
   45704:	str	sl, [sp, #32]
   45708:	bl	43ec4 <ftello64@plt+0x30170>
   4570c:	ldr	r1, [sp, #8]
   45710:	mov	r3, #0
   45714:	mov	r2, r3
   45718:	ldr	r1, [r1, #8]
   4571c:	add	r0, sp, #68	; 0x44
   45720:	str	r3, [sp, #68]	; 0x44
   45724:	bl	449d4 <ftello64@plt+0x30c80>
   45728:	uxth	r3, r0
   4572c:	cmp	r3, #67	; 0x43
   45730:	mov	r6, r0
   45734:	beq	457bc <ftello64@plt+0x31a68>
   45738:	cmp	r0, #0
   4573c:	ldr	r0, [sp, #68]	; 0x44
   45740:	bne	462e0 <ftello64@plt+0x3258c>
   45744:	add	r1, sp, #72	; 0x48
   45748:	bl	44950 <ftello64@plt+0x30bfc>
   4574c:	ldr	r3, [sp, #72]	; 0x48
   45750:	cmp	r3, #31
   45754:	mvnls	r3, #0
   45758:	ldrls	r0, [sp, #68]	; 0x44
   4575c:	bls	45770 <ftello64@plt+0x31a1c>
   45760:	ldrb	r3, [r0, #4]
   45764:	ldr	r0, [sp, #68]	; 0x44
   45768:	cmp	r3, #1
   4576c:	beq	45708 <ftello64@plt+0x319b4>
   45770:	ldr	r2, [sp, #12]
   45774:	cmp	r2, #0
   45778:	cmpne	r2, r3
   4577c:	bne	45708 <ftello64@plt+0x319b4>
   45780:	add	r1, sp, #72	; 0x48
   45784:	bl	44950 <ftello64@plt+0x30bfc>
   45788:	ldr	r3, [sp, #72]	; 0x48
   4578c:	cmp	r3, #7
   45790:	bls	45800 <ftello64@plt+0x31aac>
   45794:	ldr	r3, [sp, #8]
   45798:	ldr	r2, [r3, #20]
   4579c:	ldrh	r3, [r0, #6]
   457a0:	cmp	r2, #0
   457a4:	bne	45800 <ftello64@plt+0x31aac>
   457a8:	rev16	r3, r3
   457ac:	tst	r3, #2
   457b0:	beq	45800 <ftello64@plt+0x31aac>
   457b4:	ldr	r0, [sp, #68]	; 0x44
   457b8:	b	45708 <ftello64@plt+0x319b4>
   457bc:	lsr	r3, r0, #24
   457c0:	and	r3, r3, #127	; 0x7f
   457c4:	cmp	r3, #8
   457c8:	ldr	r0, [sp, #68]	; 0x44
   457cc:	beq	459e8 <ftello64@plt+0x31c94>
   457d0:	mov	r7, fp
   457d4:	mov	r8, r9
   457d8:	bl	43ec4 <ftello64@plt+0x30170>
   457dc:	ldr	r3, [sp, #8]
   457e0:	mov	r9, r6
   457e4:	str	r6, [r3, #16]
   457e8:	cmp	r7, #0
   457ec:	beq	45518 <ftello64@plt+0x317c4>
   457f0:	mov	r1, r8
   457f4:	mov	r0, r7
   457f8:	bl	44d94 <ftello64@plt+0x31040>
   457fc:	b	45518 <ftello64@plt+0x317c4>
   45800:	cmp	r9, #0
   45804:	beq	457b4 <ftello64@plt+0x31a60>
   45808:	ldr	r3, [sp, #16]
   4580c:	mov	r7, #0
   45810:	add	r5, r3, #20
   45814:	str	r6, [sp, #28]
   45818:	ldr	r3, [r5, #-20]	; 0xffffffec
   4581c:	cmp	r3, #18
   45820:	ldrls	pc, [pc, r3, lsl #2]
   45824:	b	4624c <ftello64@plt+0x324f8>
   45828:	andeq	r6, r4, r8, lsr #4
   4582c:	ldrdeq	r6, [r4], -r8
   45830:	andeq	r5, r4, r4, ror r8
   45834:	andeq	r5, r4, ip, ror pc
   45838:	strdeq	r5, [r4], -ip
   4583c:	ldrdeq	r5, [r4], -r4
   45840:	ldrdeq	r5, [r4], -r4
   45844:	andeq	r5, r4, r4, ror #25
   45848:	muleq	r4, r8, ip
   4584c:	andeq	r6, r4, ip, asr #4
   45850:	ldrdeq	r5, [r4], -r8
   45854:	ldrdeq	r5, [r4], -r8
   45858:	andeq	r5, r4, ip, ror #22
   4585c:			; <UNDEFINED> instruction: 0x00045abc
   45860:	andeq	r5, r4, r0, asr sl
   45864:	strdeq	r5, [r4], -ip
   45868:	ldrdeq	r5, [r4], -r4
   4586c:	andeq	r5, r4, r8, ror #17
   45870:	andeq	r5, r4, r8, ror #17
   45874:	ldr	sl, [r5]
   45878:	cmp	sl, #0
   4587c:	beq	46354 <ftello64@plt+0x32600>
   45880:	ldr	r4, [sp, #68]	; 0x44
   45884:	add	r1, sp, #72	; 0x48
   45888:	mov	r0, r4
   4588c:	bl	44950 <ftello64@plt+0x30bfc>
   45890:	ldr	r3, [sp, #72]	; 0x48
   45894:	cmp	r3, #31
   45898:	bls	46210 <ftello64@plt+0x324bc>
   4589c:	ldrb	r6, [r0, #4]
   458a0:	sub	r3, r6, #2
   458a4:	cmp	r3, #1
   458a8:	bhi	46210 <ftello64@plt+0x324bc>
   458ac:	mov	r0, sl
   458b0:	bl	13814 <strlen@plt>
   458b4:	sub	r6, r6, #3
   458b8:	mov	r3, #1
   458bc:	clz	r6, r6
   458c0:	lsr	r6, r6, #5
   458c4:	mov	r2, sl
   458c8:	str	r3, [sp]
   458cc:	str	r6, [sp, #4]
   458d0:	mvn	r1, #0
   458d4:	mov	r3, r0
   458d8:	mov	r0, r4
   458dc:	bl	44dcc <ftello64@plt+0x31078>
   458e0:	subs	sl, r0, #0
   458e4:	beq	459d4 <ftello64@plt+0x31c80>
   458e8:	ldr	r6, [sp, #28]
   458ec:	mov	r5, #0
   458f0:	ldr	r3, [sp, #24]
   458f4:	ldr	r0, [sp, #68]	; 0x44
   458f8:	cmp	r3, #0
   458fc:	strne	r7, [r3]
   45900:	cmp	r8, #0
   45904:	beq	4598c <ftello64@plt+0x31c38>
   45908:	ldr	r4, [sp, #16]
   4590c:	ldr	r3, [r4, #4]
   45910:	cmp	r3, #0
   45914:	beq	4597c <ftello64@plt+0x31c28>
   45918:	add	r1, sp, #72	; 0x48
   4591c:	bl	44950 <ftello64@plt+0x30bfc>
   45920:	ldr	r3, [sp, #72]	; 0x48
   45924:	cmp	r3, #47	; 0x2f
   45928:	bls	45978 <ftello64@plt+0x31c24>
   4592c:	ldrh	r3, [r0, #18]
   45930:	ldrh	r2, [r0, #16]
   45934:	rev16	r3, r3
   45938:	uxth	r3, r3
   4593c:	cmp	r2, #0
   45940:	cmpne	r3, #27
   45944:	bls	45978 <ftello64@plt+0x31c24>
   45948:	ldr	r2, [r0, #32]
   4594c:	ldr	r3, [r0, #36]	; 0x24
   45950:	rev	r2, r2
   45954:	rev	r3, r3
   45958:	add	r1, sp, #76	; 0x4c
   4595c:	strd	r2, [sp, #76]	; 0x4c
   45960:	ldr	r0, [r4, #8]
   45964:	ldr	r3, [r4, #4]
   45968:	mov	r2, sl
   4596c:	blx	r3
   45970:	cmp	r0, #0
   45974:	bne	46258 <ftello64@plt+0x32504>
   45978:	ldr	r0, [sp, #68]	; 0x44
   4597c:	add	r6, r6, #1
   45980:	cmp	r9, r6
   45984:	add	r4, r4, #48	; 0x30
   45988:	bne	4590c <ftello64@plt+0x31bb8>
   4598c:	cmp	r5, #0
   45990:	mov	r8, r9
   45994:	mov	r7, fp
   45998:	mov	r9, r5
   4599c:	uxthne	r3, r5
   459a0:	bne	462f4 <ftello64@plt+0x325a0>
   459a4:	ldr	r3, [sp, #8]
   459a8:	ldr	r2, [sp, #32]
   459ac:	cmp	r7, #0
   459b0:	str	r0, [r3, #28]
   459b4:	str	r2, [r3, #32]
   459b8:	str	sl, [r3, #36]	; 0x24
   459bc:	bne	457f0 <ftello64@plt+0x31a9c>
   459c0:	b	45518 <ftello64@plt+0x317c4>
   459c4:	ldr	fp, [sp, #36]	; 0x24
   459c8:	ldr	r7, [sp, #40]	; 0x28
   459cc:	mov	r3, #0
   459d0:	str	r3, [sp, #32]
   459d4:	add	r7, r7, #1
   459d8:	cmp	r9, r7
   459dc:	add	r5, r5, #48	; 0x30
   459e0:	bne	45818 <ftello64@plt+0x31ac4>
   459e4:	b	457b4 <ftello64@plt+0x31a60>
   459e8:	ldr	r2, [sp, #20]
   459ec:	ldr	r3, [r2]
   459f0:	add	r3, r3, #1
   459f4:	str	r3, [r2]
   459f8:	b	45708 <ftello64@plt+0x319b4>
   459fc:	ldr	r6, [r5]
   45a00:	cmp	r6, #0
   45a04:	beq	463e4 <ftello64@plt+0x32690>
   45a08:	ldr	r4, [sp, #68]	; 0x44
   45a0c:	add	r1, sp, #72	; 0x48
   45a10:	mov	r0, r4
   45a14:	bl	44950 <ftello64@plt+0x30bfc>
   45a18:	ldr	r3, [sp, #72]	; 0x48
   45a1c:	cmp	r3, #31
   45a20:	bls	459d4 <ftello64@plt+0x31c80>
   45a24:	ldrb	r3, [r0, #4]
   45a28:	cmp	r3, #3
   45a2c:	bne	459d4 <ftello64@plt+0x31c80>
   45a30:	mov	r0, r6
   45a34:	bl	13814 <strlen@plt>
   45a38:	mov	r1, #1
   45a3c:	mov	r3, #0
   45a40:	mov	r2, r6
   45a44:	str	r1, [sp, #4]
   45a48:	str	r3, [sp]
   45a4c:	b	45bc0 <ftello64@plt+0x31e6c>
   45a50:	cmp	fp, #0
   45a54:	addne	r3, fp, #4
   45a58:	ldrne	r2, [fp, r7, lsl #3]
   45a5c:	ldreq	r3, [r5, #-4]
   45a60:	ldrne	r4, [r3, r7, lsl #3]
   45a64:	ldreq	r4, [r5, #-8]
   45a68:	strne	r2, [sp, #36]	; 0x24
   45a6c:	streq	r3, [sp, #36]	; 0x24
   45a70:	cmp	r4, #0
   45a74:	beq	463cc <ftello64@plt+0x32678>
   45a78:	ldr	r6, [sp, #68]	; 0x44
   45a7c:	add	r1, sp, #72	; 0x48
   45a80:	mov	r0, r6
   45a84:	bl	44950 <ftello64@plt+0x30bfc>
   45a88:	ldr	r2, [sp, #72]	; 0x48
   45a8c:	cmp	r2, #31
   45a90:	bls	459d4 <ftello64@plt+0x31c80>
   45a94:	ldrb	r2, [r0, #4]
   45a98:	cmp	r2, #3
   45a9c:	bne	459d4 <ftello64@plt+0x31c80>
   45aa0:	ldr	r2, [sp, #36]	; 0x24
   45aa4:	mov	r1, r4
   45aa8:	mov	r0, r6
   45aac:	bl	45014 <ftello64@plt+0x312c0>
   45ab0:	cmp	r0, #0
   45ab4:	beq	459d4 <ftello64@plt+0x31c80>
   45ab8:	b	458e8 <ftello64@plt+0x31b94>
   45abc:	cmp	fp, #0
   45ac0:	addne	r3, fp, #4
   45ac4:	ldrne	r2, [fp, r7, lsl #3]
   45ac8:	ldreq	r3, [r5, #-4]
   45acc:	ldr	r4, [r5]
   45ad0:	strne	r2, [sp, #36]	; 0x24
   45ad4:	ldrne	r6, [r3, r7, lsl #3]
   45ad8:	ldreq	r6, [r5, #-8]
   45adc:	streq	r3, [sp, #36]	; 0x24
   45ae0:	cmp	r4, #0
   45ae4:	beq	4648c <ftello64@plt+0x32738>
   45ae8:	cmp	r6, #0
   45aec:	beq	46454 <ftello64@plt+0x32700>
   45af0:	ldr	r3, [sp, #68]	; 0x44
   45af4:	add	r1, sp, #72	; 0x48
   45af8:	mov	r0, r3
   45afc:	str	r3, [sp, #40]	; 0x28
   45b00:	bl	44950 <ftello64@plt+0x30bfc>
   45b04:	ldr	r2, [sp, #72]	; 0x48
   45b08:	cmp	r2, #31
   45b0c:	bls	459d4 <ftello64@plt+0x31c80>
   45b10:	ldrb	r2, [r0, #4]
   45b14:	cmp	r2, #3
   45b18:	bne	459d4 <ftello64@plt+0x31c80>
   45b1c:	mov	r0, r4
   45b20:	bl	13814 <strlen@plt>
   45b24:	ldr	r2, [sp, #36]	; 0x24
   45b28:	mov	r1, r6
   45b2c:	str	r0, [sp, #44]	; 0x2c
   45b30:	ldr	r0, [sp, #40]	; 0x28
   45b34:	bl	45014 <ftello64@plt+0x312c0>
   45b38:	cmp	r0, #0
   45b3c:	beq	459d4 <ftello64@plt+0x31c80>
   45b40:	mov	r1, #1
   45b44:	str	r1, [sp, #4]
   45b48:	mov	r1, #0
   45b4c:	ldr	r3, [sp, #44]	; 0x2c
   45b50:	mov	r2, r4
   45b54:	ldr	r0, [sp, #40]	; 0x28
   45b58:	str	r1, [sp]
   45b5c:	bl	44dcc <ftello64@plt+0x31078>
   45b60:	cmp	r0, #0
   45b64:	bne	458e8 <ftello64@plt+0x31b94>
   45b68:	b	459d4 <ftello64@plt+0x31c80>
   45b6c:	ldr	r6, [r5]
   45b70:	cmp	r6, #0
   45b74:	beq	463b4 <ftello64@plt+0x32660>
   45b78:	ldr	r4, [sp, #68]	; 0x44
   45b7c:	add	r1, sp, #72	; 0x48
   45b80:	mov	r0, r4
   45b84:	bl	44950 <ftello64@plt+0x30bfc>
   45b88:	ldr	r3, [sp, #72]	; 0x48
   45b8c:	cmp	r3, #31
   45b90:	bls	459d4 <ftello64@plt+0x31c80>
   45b94:	ldrb	r3, [r0, #4]
   45b98:	cmp	r3, #3
   45b9c:	bne	459d4 <ftello64@plt+0x31c80>
   45ba0:	mov	r0, r6
   45ba4:	bl	13814 <strlen@plt>
   45ba8:	mov	r3, #1
   45bac:	str	r3, [sp, #4]
   45bb0:	mov	r3, #0
   45bb4:	mov	r2, r6
   45bb8:	mov	r1, r3
   45bbc:	str	r3, [sp]
   45bc0:	mov	r3, r0
   45bc4:	mov	r0, r4
   45bc8:	bl	44dcc <ftello64@plt+0x31078>
   45bcc:	cmp	r0, #0
   45bd0:	beq	459d4 <ftello64@plt+0x31c80>
   45bd4:	b	458e8 <ftello64@plt+0x31b94>
   45bd8:	add	r1, sp, #72	; 0x48
   45bdc:	ldr	r0, [sp, #68]	; 0x44
   45be0:	bl	44950 <ftello64@plt+0x30bfc>
   45be4:	ldr	r2, [sp, #72]	; 0x48
   45be8:	cmp	r2, #39	; 0x27
   45bec:	mov	ip, r0
   45bf0:	bls	459cc <ftello64@plt+0x31c78>
   45bf4:	ldrh	r4, [r0, #18]
   45bf8:	rev16	r4, r4
   45bfc:	uxth	r4, r4
   45c00:	cmp	r4, #27
   45c04:	bls	459cc <ftello64@plt+0x31c78>
   45c08:	ldrh	r6, [r0, #16]
   45c0c:	mov	r1, #0
   45c10:	mov	r0, #20
   45c14:	rev16	r6, r6
   45c18:	mov	r3, #0
   45c1c:	uxth	lr, r6
   45c20:	umlal	r0, r1, lr, r4
   45c24:	cmp	r1, r3
   45c28:	cmpeq	r0, r2
   45c2c:	bhi	459cc <ftello64@plt+0x31c78>
   45c30:	cmp	lr, #0
   45c34:	beq	459cc <ftello64@plt+0x31c78>
   45c38:	add	r6, ip, #20
   45c3c:	mov	r3, #0
   45c40:	str	fp, [sp, #36]	; 0x24
   45c44:	str	r7, [sp, #40]	; 0x28
   45c48:	mov	fp, r3
   45c4c:	mov	r7, r6
   45c50:	mov	r6, lr
   45c54:	b	45c64 <ftello64@plt+0x31f10>
   45c58:	cmp	r6, fp
   45c5c:	add	r7, r7, r4
   45c60:	beq	459c4 <ftello64@plt+0x31c70>
   45c64:	mov	r2, #20
   45c68:	mov	r1, r5
   45c6c:	mov	r0, r7
   45c70:	bl	13454 <memcmp@plt>
   45c74:	add	fp, fp, #1
   45c78:	cmp	r0, #0
   45c7c:	bne	45c58 <ftello64@plt+0x31f04>
   45c80:	str	fp, [sp, #32]
   45c84:	ldr	r6, [sp, #28]
   45c88:	ldr	fp, [sp, #36]	; 0x24
   45c8c:	ldr	r7, [sp, #40]	; 0x28
   45c90:	mov	r5, r0
   45c94:	b	458f0 <ftello64@plt+0x31b9c>
   45c98:	ldr	ip, [r5]
   45c9c:	ldr	r0, [r5, #4]
   45ca0:	rev	ip, ip
   45ca4:	mov	r3, #8
   45ca8:	mov	r2, #12
   45cac:	add	r1, sp, #84	; 0x54
   45cb0:	rev	r0, r0
   45cb4:	str	r0, [sp, #88]	; 0x58
   45cb8:	ldr	r0, [sp, #68]	; 0x44
   45cbc:	str	ip, [sp, #84]	; 0x54
   45cc0:	bl	450d4 <ftello64@plt+0x31380>
   45cc4:	subs	r3, r0, #0
   45cc8:	str	r3, [sp, #32]
   45ccc:	bne	458e8 <ftello64@plt+0x31b94>
   45cd0:	add	r7, r7, #1
   45cd4:	cmp	r9, r7
   45cd8:	add	r5, r5, #48	; 0x30
   45cdc:	bne	45818 <ftello64@plt+0x31ac4>
   45ce0:	b	457b4 <ftello64@plt+0x31a60>
   45ce4:	ldr	ip, [r5, #4]
   45ce8:	mov	r3, #4
   45cec:	rev	ip, ip
   45cf0:	mov	r2, #16
   45cf4:	add	r1, sp, #84	; 0x54
   45cf8:	b	45cb8 <ftello64@plt+0x31f64>
   45cfc:	ldr	sl, [r5]
   45d00:	cmp	sl, #0
   45d04:	beq	4636c <ftello64@plt+0x32618>
   45d08:	ldr	r4, [sp, #68]	; 0x44
   45d0c:	add	r1, sp, #72	; 0x48
   45d10:	mov	r0, r4
   45d14:	bl	44950 <ftello64@plt+0x30bfc>
   45d18:	ldr	r3, [sp, #72]	; 0x48
   45d1c:	cmp	r3, #31
   45d20:	bls	46210 <ftello64@plt+0x324bc>
   45d24:	ldrb	r3, [r0, #4]
   45d28:	sub	r2, r3, #2
   45d2c:	cmp	r2, #1
   45d30:	bhi	46210 <ftello64@plt+0x324bc>
   45d34:	cmp	r3, #2
   45d38:	beq	463fc <ftello64@plt+0x326a8>
   45d3c:	mov	r3, #1
   45d40:	str	r3, [sp, #44]	; 0x2c
   45d44:	mov	r6, r3
   45d48:	mov	r3, #3
   45d4c:	str	r3, [sp, #48]	; 0x30
   45d50:	mov	r0, sl
   45d54:	bl	13814 <strlen@plt>
   45d58:	subs	r1, r0, #0
   45d5c:	str	r1, [sp, #36]	; 0x24
   45d60:	beq	45d78 <ftello64@plt+0x32024>
   45d64:	sub	r3, r1, #1
   45d68:	ldrb	r2, [sl, r3]
   45d6c:	cmp	r2, #62	; 0x3e
   45d70:	moveq	r1, r3
   45d74:	str	r1, [sp, #36]	; 0x24
   45d78:	mov	r0, r4
   45d7c:	add	r1, sp, #72	; 0x48
   45d80:	bl	44950 <ftello64@plt+0x30bfc>
   45d84:	ldr	r2, [sp, #72]	; 0x48
   45d88:	cmp	r2, #39	; 0x27
   45d8c:	mov	ip, r0
   45d90:	bls	46210 <ftello64@plt+0x324bc>
   45d94:	ldrh	r3, [r0, #18]
   45d98:	rev16	r3, r3
   45d9c:	uxth	r3, r3
   45da0:	cmp	r3, #27
   45da4:	bls	46210 <ftello64@plt+0x324bc>
   45da8:	ldrh	r1, [r0, #16]
   45dac:	rev16	r1, r1
   45db0:	uxth	r1, r1
   45db4:	mul	r3, r3, r1
   45db8:	add	r1, r3, #22
   45dbc:	cmp	r2, r1
   45dc0:	bcc	46210 <ftello64@plt+0x324bc>
   45dc4:	add	r3, r3, #20
   45dc8:	ldrh	r1, [r0, r3]
   45dcc:	rev16	r1, r1
   45dd0:	uxtah	r3, r3, r1
   45dd4:	add	r1, r3, #6
   45dd8:	cmp	r2, r1
   45ddc:	mov	r0, r1
   45de0:	bcc	46210 <ftello64@plt+0x324bc>
   45de4:	add	r3, ip, r3
   45de8:	ldrh	r1, [r3, #4]
   45dec:	rev16	r1, r1
   45df0:	uxth	r1, r1
   45df4:	cmp	r1, #11
   45df8:	bls	46210 <ftello64@plt+0x324bc>
   45dfc:	ldrh	r3, [r3, #2]
   45e00:	rev16	r3, r3
   45e04:	uxth	r3, r3
   45e08:	str	r3, [sp, #40]	; 0x28
   45e0c:	mla	r3, r1, r3, r0
   45e10:	cmp	r2, r3
   45e14:	bcc	46210 <ftello64@plt+0x324bc>
   45e18:	ldr	r3, [sp, #36]	; 0x24
   45e1c:	cmp	r3, #0
   45e20:	beq	46210 <ftello64@plt+0x324bc>
   45e24:	ldr	r3, [sp, #40]	; 0x28
   45e28:	cmp	r6, r3
   45e2c:	bcs	46210 <ftello64@plt+0x324bc>
   45e30:	str	fp, [sp, #52]	; 0x34
   45e34:	str	r8, [sp, #56]	; 0x38
   45e38:	mov	r3, r6
   45e3c:	mov	fp, r7
   45e40:	str	r5, [sp, #60]	; 0x3c
   45e44:	mov	r7, ip
   45e48:	ldr	r5, [sp, #44]	; 0x2c
   45e4c:	mov	r6, r0
   45e50:	str	r9, [sp, #44]	; 0x2c
   45e54:	mov	r8, r1
   45e58:	ldr	r9, [sp, #48]	; 0x30
   45e5c:	b	45ed0 <ftello64@plt+0x3217c>
   45e60:	cmp	r4, #1
   45e64:	bls	45eb8 <ftello64@plt+0x32164>
   45e68:	ldrb	r3, [r7, ip]
   45e6c:	cmp	r3, #60	; 0x3c
   45e70:	bne	45eb8 <ftello64@plt+0x32164>
   45e74:	sub	r3, r4, #1
   45e78:	cmp	r3, #2
   45e7c:	bls	45eb8 <ftello64@plt+0x32164>
   45e80:	add	r2, r7, ip
   45e84:	ldrb	r3, [r2, r3]
   45e88:	cmp	r3, #62	; 0x3e
   45e8c:	bne	45eb8 <ftello64@plt+0x32164>
   45e90:	add	r3, ip, #1
   45e94:	add	r2, r7, r3
   45e98:	sub	r4, r4, #2
   45e9c:	mov	r0, r2
   45ea0:	mov	r1, r4
   45ea4:	ldr	r3, [sp, #36]	; 0x24
   45ea8:	mov	r2, sl
   45eac:	bl	49ae8 <ftello64@plt+0x35d94>
   45eb0:	cmp	r0, #0
   45eb4:	bne	465a8 <ftello64@plt+0x32854>
   45eb8:	ldr	r3, [sp, #40]	; 0x28
   45ebc:	add	r5, r5, #1
   45ec0:	cmp	r5, r3
   45ec4:	mov	r3, r5
   45ec8:	bcs	46530 <ftello64@plt+0x327dc>
   45ecc:	ldr	r2, [sp, #72]	; 0x48
   45ed0:	mla	r3, r8, r3, r6
   45ed4:	mov	lr, r7
   45ed8:	mov	r0, r2
   45edc:	ldr	r3, [lr, r3]!
   45ee0:	mov	r1, #0
   45ee4:	rev	ip, r3
   45ee8:	ldr	r4, [lr, #4]
   45eec:	mov	r3, #0
   45ef0:	rev	r4, r4
   45ef4:	adds	r2, r4, ip
   45ef8:	adc	r3, r3, #0
   45efc:	cmp	r3, r1
   45f00:	cmpeq	r2, r0
   45f04:	bhi	46530 <ftello64@plt+0x327dc>
   45f08:	cmp	r9, #3
   45f0c:	beq	45e60 <ftello64@plt+0x3210c>
   45f10:	cmp	r4, #0
   45f14:	add	r2, r7, ip
   45f18:	beq	45f5c <ftello64@plt+0x32208>
   45f1c:	ldrb	r3, [r7, ip]
   45f20:	cmp	r3, #60	; 0x3c
   45f24:	moveq	r3, ip
   45f28:	moveq	r0, r4
   45f2c:	beq	464e8 <ftello64@plt+0x32794>
   45f30:	add	r1, ip, r4
   45f34:	mov	r0, r4
   45f38:	mov	ip, r2
   45f3c:	b	45f4c <ftello64@plt+0x321f8>
   45f40:	ldrb	lr, [ip, #1]!
   45f44:	cmp	lr, #60	; 0x3c
   45f48:	beq	464e8 <ftello64@plt+0x32794>
   45f4c:	sub	r0, r0, #1
   45f50:	cmp	r0, #0
   45f54:	sub	r3, r1, r0
   45f58:	bne	45f40 <ftello64@plt+0x321ec>
   45f5c:	mov	r0, r2
   45f60:	mov	r1, r4
   45f64:	str	r2, [sp, #48]	; 0x30
   45f68:	bl	53518 <ftello64@plt+0x3f7c4>
   45f6c:	ldr	r2, [sp, #48]	; 0x30
   45f70:	cmp	r0, #0
   45f74:	bne	45e9c <ftello64@plt+0x32148>
   45f78:	b	45eb8 <ftello64@plt+0x32164>
   45f7c:	ldr	sl, [r5]
   45f80:	cmp	sl, #0
   45f84:	beq	4636c <ftello64@plt+0x32618>
   45f88:	ldr	r4, [sp, #68]	; 0x44
   45f8c:	add	r1, sp, #72	; 0x48
   45f90:	mov	r0, r4
   45f94:	bl	44950 <ftello64@plt+0x30bfc>
   45f98:	ldr	r3, [sp, #72]	; 0x48
   45f9c:	cmp	r3, #31
   45fa0:	bls	46210 <ftello64@plt+0x324bc>
   45fa4:	ldrb	r3, [r0, #4]
   45fa8:	sub	r2, r3, #2
   45fac:	cmp	r2, #1
   45fb0:	bhi	46210 <ftello64@plt+0x324bc>
   45fb4:	cmp	r3, #2
   45fb8:	beq	4646c <ftello64@plt+0x32718>
   45fbc:	mov	r3, #1
   45fc0:	str	r3, [sp, #44]	; 0x2c
   45fc4:	mov	r6, r3
   45fc8:	mov	r3, #3
   45fcc:	str	r3, [sp, #40]	; 0x28
   45fd0:	mov	r0, sl
   45fd4:	bl	13814 <strlen@plt>
   45fd8:	subs	r1, r0, #0
   45fdc:	str	r1, [sp, #36]	; 0x24
   45fe0:	beq	45ff8 <ftello64@plt+0x322a4>
   45fe4:	sub	r3, r1, #1
   45fe8:	ldrb	r2, [sl, r3]
   45fec:	cmp	r2, #62	; 0x3e
   45ff0:	moveq	r1, r3
   45ff4:	str	r1, [sp, #36]	; 0x24
   45ff8:	mov	r0, r4
   45ffc:	add	r1, sp, #72	; 0x48
   46000:	bl	44950 <ftello64@plt+0x30bfc>
   46004:	ldr	r2, [sp, #72]	; 0x48
   46008:	cmp	r2, #39	; 0x27
   4600c:	mov	ip, r0
   46010:	bls	46210 <ftello64@plt+0x324bc>
   46014:	ldrh	r3, [r0, #18]
   46018:	rev16	r3, r3
   4601c:	uxth	r3, r3
   46020:	cmp	r3, #27
   46024:	bls	46210 <ftello64@plt+0x324bc>
   46028:	ldrh	r1, [r0, #16]
   4602c:	rev16	r1, r1
   46030:	uxth	r1, r1
   46034:	mul	r3, r3, r1
   46038:	add	r1, r3, #22
   4603c:	cmp	r2, r1
   46040:	bcc	46210 <ftello64@plt+0x324bc>
   46044:	add	r3, r3, #20
   46048:	ldrh	r1, [r0, r3]
   4604c:	rev16	r1, r1
   46050:	uxtah	r3, r3, r1
   46054:	add	r1, r3, #6
   46058:	cmp	r2, r1
   4605c:	mov	r0, r1
   46060:	bcc	46210 <ftello64@plt+0x324bc>
   46064:	add	r3, ip, r3
   46068:	ldrh	r1, [r3, #4]
   4606c:	rev16	r1, r1
   46070:	uxth	r1, r1
   46074:	cmp	r1, #11
   46078:	bls	46210 <ftello64@plt+0x324bc>
   4607c:	ldrh	r3, [r3, #2]
   46080:	rev16	r3, r3
   46084:	uxth	r3, r3
   46088:	mov	lr, r3
   4608c:	mla	r3, r1, r3, r0
   46090:	cmp	r2, r3
   46094:	bcc	46210 <ftello64@plt+0x324bc>
   46098:	ldr	r3, [sp, #36]	; 0x24
   4609c:	cmp	r3, #0
   460a0:	beq	46210 <ftello64@plt+0x324bc>
   460a4:	cmp	lr, r6
   460a8:	bls	46210 <ftello64@plt+0x324bc>
   460ac:	str	fp, [sp, #48]	; 0x30
   460b0:	str	r8, [sp, #52]	; 0x34
   460b4:	str	r7, [sp, #56]	; 0x38
   460b8:	mov	r3, r6
   460bc:	ldr	r7, [sp, #44]	; 0x2c
   460c0:	mov	r8, ip
   460c4:	str	r9, [sp, #44]	; 0x2c
   460c8:	mov	fp, r1
   460cc:	mov	r6, r0
   460d0:	str	r5, [sp, #60]	; 0x3c
   460d4:	mov	r9, lr
   460d8:	b	46134 <ftello64@plt+0x323e0>
   460dc:	cmp	r4, #1
   460e0:	bls	46120 <ftello64@plt+0x323cc>
   460e4:	ldrb	r3, [r8, r5]
   460e8:	cmp	r3, #60	; 0x3c
   460ec:	bne	46120 <ftello64@plt+0x323cc>
   460f0:	sub	r3, r4, #1
   460f4:	cmp	r3, #2
   460f8:	bls	46120 <ftello64@plt+0x323cc>
   460fc:	add	r2, r8, r5
   46100:	ldrb	r3, [r2, r3]
   46104:	cmp	r3, #62	; 0x3e
   46108:	addeq	r5, r5, #1
   4610c:	subeq	r4, r4, #2
   46110:	bne	46120 <ftello64@plt+0x323cc>
   46114:	ldr	r3, [sp, #36]	; 0x24
   46118:	cmp	r3, r4
   4611c:	beq	46560 <ftello64@plt+0x3280c>
   46120:	add	r7, r7, #1
   46124:	cmp	r9, r7
   46128:	mov	r3, r7
   4612c:	bls	46548 <ftello64@plt+0x327f4>
   46130:	ldr	r2, [sp, #72]	; 0x48
   46134:	mla	r0, r3, fp, r6
   46138:	mov	r1, r8
   4613c:	mov	r3, #0
   46140:	ldr	r5, [r1, r0]!
   46144:	rev	r5, r5
   46148:	ldr	r4, [r1, #4]
   4614c:	mov	r1, #0
   46150:	rev	r4, r4
   46154:	adds	r0, r4, r5
   46158:	adc	r1, r1, #0
   4615c:	cmp	r1, r3
   46160:	cmpeq	r0, r2
   46164:	bhi	46548 <ftello64@plt+0x327f4>
   46168:	ldr	r3, [sp, #40]	; 0x28
   4616c:	cmp	r3, #3
   46170:	beq	460dc <ftello64@plt+0x32388>
   46174:	cmp	r4, #0
   46178:	add	lr, r8, r5
   4617c:	beq	461c0 <ftello64@plt+0x3246c>
   46180:	ldrb	r3, [r8, r5]
   46184:	cmp	r3, #60	; 0x3c
   46188:	moveq	r0, r5
   4618c:	moveq	r3, r4
   46190:	beq	464a4 <ftello64@plt+0x32750>
   46194:	mov	r2, lr
   46198:	mov	r3, r4
   4619c:	add	ip, r5, r4
   461a0:	b	461b0 <ftello64@plt+0x3245c>
   461a4:	ldrb	r1, [r2, #1]!
   461a8:	cmp	r1, #60	; 0x3c
   461ac:	beq	464a4 <ftello64@plt+0x32750>
   461b0:	sub	r3, r3, #1
   461b4:	cmp	r3, #0
   461b8:	sub	r0, ip, r3
   461bc:	bne	461a4 <ftello64@plt+0x32450>
   461c0:	mov	r0, lr
   461c4:	mov	r1, r4
   461c8:	bl	53518 <ftello64@plt+0x3f7c4>
   461cc:	cmp	r0, #0
   461d0:	bne	46114 <ftello64@plt+0x323c0>
   461d4:	b	46120 <ftello64@plt+0x323cc>
   461d8:	ldr	sl, [r5]
   461dc:	cmp	sl, #0
   461e0:	beq	46354 <ftello64@plt+0x32600>
   461e4:	ldr	r4, [sp, #68]	; 0x44
   461e8:	add	r1, sp, #72	; 0x48
   461ec:	mov	r0, r4
   461f0:	bl	44950 <ftello64@plt+0x30bfc>
   461f4:	ldr	r3, [sp, #72]	; 0x48
   461f8:	cmp	r3, #31
   461fc:	bls	46210 <ftello64@plt+0x324bc>
   46200:	ldrb	r6, [r0, #4]
   46204:	sub	r3, r6, #2
   46208:	cmp	r3, #1
   4620c:	bls	46314 <ftello64@plt+0x325c0>
   46210:	add	r7, r7, #1
   46214:	cmp	r9, r7
   46218:	mov	sl, #0
   4621c:	add	r5, r5, #48	; 0x30
   46220:	bne	45818 <ftello64@plt+0x31ac4>
   46224:	b	457b4 <ftello64@plt+0x31a60>
   46228:	mov	r2, #944	; 0x3b0
   4622c:	ldr	r1, [pc, #536]	; 4644c <ftello64@plt+0x326f8>
   46230:	ldr	r0, [pc, #492]	; 46424 <ftello64@plt+0x326d0>
   46234:	add	r7, r7, #1
   46238:	bl	4ec70 <ftello64@plt+0x3af1c>
   4623c:	cmp	r9, r7
   46240:	add	r5, r5, #48	; 0x30
   46244:	bne	45818 <ftello64@plt+0x31ac4>
   46248:	b	457b4 <ftello64@plt+0x31a60>
   4624c:	ldr	r6, [sp, #28]
   46250:	ldr	r5, [pc, #456]	; 46420 <ftello64@plt+0x326cc>
   46254:	b	458f0 <ftello64@plt+0x31b9c>
   46258:	cmp	r6, r9
   4625c:	ldr	r0, [sp, #68]	; 0x44
   46260:	bne	45708 <ftello64@plt+0x319b4>
   46264:	b	4598c <ftello64@plt+0x31c38>
   46268:	bl	1385c <gpg_err_code_from_syserror@plt>
   4626c:	ldr	r4, [sp, #8]
   46270:	mov	r1, r9
   46274:	cmp	r0, #0
   46278:	uxthne	r0, r0
   4627c:	orrne	r3, r0, #134217728	; 0x8000000
   46280:	strne	r3, [sp, #28]
   46284:	ldr	r2, [sp, #28]
   46288:	mov	r0, r7
   4628c:	str	r2, [r4, #16]
   46290:	bl	44d94 <ftello64@plt+0x31040>
   46294:	ldr	r9, [r4, #16]
   46298:	b	45518 <ftello64@plt+0x317c4>
   4629c:	mov	r0, r3
   462a0:	str	r3, [sp, #36]	; 0x24
   462a4:	bl	13214 <gcry_malloc@plt>
   462a8:	ldr	r3, [sp, #36]	; 0x24
   462ac:	cmp	r0, #0
   462b0:	str	r0, [r6, r9, lsl #3]
   462b4:	beq	46268 <ftello64@plt+0x32514>
   462b8:	str	r3, [r7, r9, lsl #3]
   462bc:	ldr	r2, [r5, #12]
   462c0:	b	45680 <ftello64@plt+0x3192c>
   462c4:	ldr	r0, [sp, #8]
   462c8:	bl	451b4 <ftello64@plt+0x31460>
   462cc:	subs	r9, r0, #0
   462d0:	beq	45584 <ftello64@plt+0x31830>
   462d4:	mov	r0, r7
   462d8:	bl	13448 <gcry_free@plt>
   462dc:	b	45518 <ftello64@plt+0x317c4>
   462e0:	cmn	r6, #1
   462e4:	mov	r8, r9
   462e8:	mov	r7, fp
   462ec:	mov	r9, r6
   462f0:	beq	46300 <ftello64@plt+0x325ac>
   462f4:	ldr	r2, [pc, #300]	; 46428 <ftello64@plt+0x326d4>
   462f8:	cmp	r3, r2
   462fc:	bne	4659c <ftello64@plt+0x32848>
   46300:	bl	43ec4 <ftello64@plt+0x30170>
   46304:	ldr	r2, [sp, #8]
   46308:	mov	r3, #1
   4630c:	str	r3, [r2, #12]
   46310:	b	457e8 <ftello64@plt+0x31a94>
   46314:	mov	r0, sl
   46318:	bl	13814 <strlen@plt>
   4631c:	sub	r6, r6, #3
   46320:	mov	r3, #0
   46324:	clz	r6, r6
   46328:	lsr	r6, r6, #5
   4632c:	mov	r2, sl
   46330:	str	r3, [sp]
   46334:	str	r6, [sp, #4]
   46338:	mvn	r1, #0
   4633c:	mov	r3, r0
   46340:	mov	r0, r4
   46344:	bl	44dcc <ftello64@plt+0x31078>
   46348:	subs	sl, r0, #0
   4634c:	beq	459d4 <ftello64@plt+0x31c80>
   46350:	b	458e8 <ftello64@plt+0x31b94>
   46354:	ldr	r3, [pc, #236]	; 46448 <ftello64@plt+0x326f4>
   46358:	ldr	r2, [pc, #204]	; 4642c <ftello64@plt+0x326d8>
   4635c:	ldr	r1, [pc, #232]	; 4644c <ftello64@plt+0x326f8>
   46360:	ldr	r0, [pc, #232]	; 46450 <ftello64@plt+0x326fc>
   46364:	bl	4ec70 <ftello64@plt+0x3af1c>
   46368:	b	459d4 <ftello64@plt+0x31c80>
   4636c:	ldr	r3, [pc, #212]	; 46448 <ftello64@plt+0x326f4>
   46370:	ldr	r2, [pc, #184]	; 46430 <ftello64@plt+0x326dc>
   46374:	ldr	r1, [pc, #208]	; 4644c <ftello64@plt+0x326f8>
   46378:	ldr	r0, [pc, #208]	; 46450 <ftello64@plt+0x326fc>
   4637c:	bl	4ec70 <ftello64@plt+0x3af1c>
   46380:	b	459d4 <ftello64@plt+0x31c80>
   46384:	ldr	r3, [sp, #8]
   46388:	ldr	r7, [r3, #8]
   4638c:	cmp	r7, #0
   46390:	movne	fp, r8
   46394:	movne	r7, r8
   46398:	bne	456f0 <ftello64@plt+0x3199c>
   4639c:	mov	r0, r3
   463a0:	bl	451b4 <ftello64@plt+0x31460>
   463a4:	subs	r9, r0, #0
   463a8:	moveq	fp, r8
   463ac:	beq	456f0 <ftello64@plt+0x3199c>
   463b0:	b	462d4 <ftello64@plt+0x32580>
   463b4:	ldr	r3, [pc, #140]	; 46448 <ftello64@plt+0x326f4>
   463b8:	ldr	r2, [pc, #116]	; 46434 <ftello64@plt+0x326e0>
   463bc:	ldr	r1, [pc, #136]	; 4644c <ftello64@plt+0x326f8>
   463c0:	ldr	r0, [pc, #136]	; 46450 <ftello64@plt+0x326fc>
   463c4:	bl	4ec70 <ftello64@plt+0x3af1c>
   463c8:	b	459d4 <ftello64@plt+0x31c80>
   463cc:	ldr	r3, [pc, #108]	; 46440 <ftello64@plt+0x326ec>
   463d0:	ldr	r2, [pc, #96]	; 46438 <ftello64@plt+0x326e4>
   463d4:	ldr	r1, [pc, #112]	; 4644c <ftello64@plt+0x326f8>
   463d8:	ldr	r0, [pc, #112]	; 46450 <ftello64@plt+0x326fc>
   463dc:	bl	4ec70 <ftello64@plt+0x3af1c>
   463e0:	b	459d4 <ftello64@plt+0x31c80>
   463e4:	ldr	r3, [pc, #92]	; 46448 <ftello64@plt+0x326f4>
   463e8:	ldr	r2, [pc, #76]	; 4643c <ftello64@plt+0x326e8>
   463ec:	ldr	r1, [pc, #88]	; 4644c <ftello64@plt+0x326f8>
   463f0:	ldr	r0, [pc, #88]	; 46450 <ftello64@plt+0x326fc>
   463f4:	bl	4ec70 <ftello64@plt+0x3af1c>
   463f8:	b	459d4 <ftello64@plt+0x31c80>
   463fc:	ldrb	r2, [sl]
   46400:	mov	r6, #0
   46404:	str	r6, [sp, #44]	; 0x2c
   46408:	cmp	r2, #60	; 0x3c
   4640c:	addeq	sl, sl, #1
   46410:	streq	r3, [sp, #48]	; 0x30
   46414:	strne	r3, [sp, #48]	; 0x30
   46418:	b	45d50 <ftello64@plt+0x31ffc>
   4641c:	andeq	r6, r7, r8, ror #19
   46420:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   46424:	andeq	r3, r6, r0, lsr r8
   46428:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   4642c:	andeq	r0, r0, fp, lsr #5
   46430:			; <UNDEFINED> instruction: 0x000002bd
   46434:	andeq	r0, r0, r1, ror r2
   46438:	andeq	r0, r0, pc, lsl #5
   4643c:	muleq	r0, fp, r2
   46440:	andeq	r3, r6, ip, lsr #17
   46444:	andeq	r0, r0, r1, lsl #5
   46448:	andeq	sp, r5, r4, asr #29
   4644c:	andeq	r3, r6, r0, ror r8
   46450:	andeq	r3, r6, ip, lsl #17
   46454:	ldr	r3, [pc, #-28]	; 46440 <ftello64@plt+0x326ec>
   46458:	ldr	r2, [pc, #-28]	; 46444 <ftello64@plt+0x326f0>
   4645c:	ldr	r1, [pc, #-24]	; 4644c <ftello64@plt+0x326f8>
   46460:	ldr	r0, [pc, #-24]	; 46450 <ftello64@plt+0x326fc>
   46464:	bl	4ec70 <ftello64@plt+0x3af1c>
   46468:	b	459d4 <ftello64@plt+0x31c80>
   4646c:	ldrb	r2, [sl]
   46470:	mov	r6, #0
   46474:	str	r6, [sp, #44]	; 0x2c
   46478:	cmp	r2, #60	; 0x3c
   4647c:	addeq	sl, sl, #1
   46480:	streq	r3, [sp, #40]	; 0x28
   46484:	strne	r3, [sp, #40]	; 0x28
   46488:	b	45fd0 <ftello64@plt+0x3227c>
   4648c:	ldr	r3, [pc, #-76]	; 46448 <ftello64@plt+0x326f4>
   46490:	mov	r2, #640	; 0x280
   46494:	ldr	r1, [pc, #-80]	; 4644c <ftello64@plt+0x326f8>
   46498:	ldr	r0, [pc, #-80]	; 46450 <ftello64@plt+0x326fc>
   4649c:	bl	4ec70 <ftello64@plt+0x3af1c>
   464a0:	b	459d4 <ftello64@plt+0x31c80>
   464a4:	cmp	r3, #1
   464a8:	beq	461c0 <ftello64@plt+0x3246c>
   464ac:	add	r5, r0, #1
   464b0:	add	r3, r3, r0
   464b4:	mov	r4, r5
   464b8:	add	r0, r8, r0
   464bc:	b	464cc <ftello64@plt+0x32778>
   464c0:	add	r4, r4, #1
   464c4:	cmp	r3, r4
   464c8:	beq	46120 <ftello64@plt+0x323cc>
   464cc:	ldrb	r2, [r0, #1]!
   464d0:	cmp	r2, #62	; 0x3e
   464d4:	bne	464c0 <ftello64@plt+0x3276c>
   464d8:	cmp	r5, r4
   464dc:	beq	46120 <ftello64@plt+0x323cc>
   464e0:	sub	r4, r4, r5
   464e4:	b	46114 <ftello64@plt+0x323c0>
   464e8:	cmp	r0, #1
   464ec:	beq	45f5c <ftello64@plt+0x32208>
   464f0:	add	r2, r3, #1
   464f4:	add	r0, r3, r0
   464f8:	mov	r4, r2
   464fc:	add	r3, r7, r3
   46500:	b	46510 <ftello64@plt+0x327bc>
   46504:	add	r4, r4, #1
   46508:	cmp	r0, r4
   4650c:	beq	45eb8 <ftello64@plt+0x32164>
   46510:	ldrb	r1, [r3, #1]!
   46514:	cmp	r1, #62	; 0x3e
   46518:	bne	46504 <ftello64@plt+0x327b0>
   4651c:	cmp	r2, r4
   46520:	beq	45eb8 <ftello64@plt+0x32164>
   46524:	sub	r4, r4, r2
   46528:	add	r2, r7, r2
   4652c:	b	45e9c <ftello64@plt+0x32148>
   46530:	mov	r7, fp
   46534:	ldr	r8, [sp, #56]	; 0x38
   46538:	ldr	fp, [sp, #52]	; 0x34
   4653c:	ldr	r5, [sp, #60]	; 0x3c
   46540:	ldr	r9, [sp, #44]	; 0x2c
   46544:	b	46210 <ftello64@plt+0x324bc>
   46548:	ldr	fp, [sp, #48]	; 0x30
   4654c:	ldr	r8, [sp, #52]	; 0x34
   46550:	ldr	r7, [sp, #56]	; 0x38
   46554:	ldr	r5, [sp, #60]	; 0x3c
   46558:	ldr	r9, [sp, #44]	; 0x2c
   4655c:	b	46210 <ftello64@plt+0x324bc>
   46560:	add	r0, r8, r5
   46564:	mov	r2, r3
   46568:	mov	r1, sl
   4656c:	bl	49a68 <ftello64@plt+0x35d14>
   46570:	cmp	r0, #0
   46574:	bne	46120 <ftello64@plt+0x323cc>
   46578:	mov	r3, r7
   4657c:	ldr	fp, [sp, #48]	; 0x30
   46580:	ldr	r6, [sp, #28]
   46584:	ldr	r8, [sp, #52]	; 0x34
   46588:	ldr	r7, [sp, #56]	; 0x38
   4658c:	ldr	r9, [sp, #44]	; 0x2c
   46590:	add	sl, r3, #1
   46594:	mov	r5, r0
   46598:	b	458f0 <ftello64@plt+0x31b9c>
   4659c:	mov	r6, r9
   465a0:	b	457d8 <ftello64@plt+0x31a84>
   465a4:	bl	134b4 <__stack_chk_fail@plt>
   465a8:	mov	r7, fp
   465ac:	add	sl, r5, #1
   465b0:	ldr	r6, [sp, #28]
   465b4:	ldr	r8, [sp, #56]	; 0x38
   465b8:	ldr	fp, [sp, #52]	; 0x34
   465bc:	ldr	r9, [sp, #44]	; 0x2c
   465c0:	mov	r5, #0
   465c4:	b	458f0 <ftello64@plt+0x31b9c>
   465c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   465cc:	mov	r6, r1
   465d0:	ldr	r4, [pc, #288]	; 466f8 <ftello64@plt+0x329a4>
   465d4:	sub	sp, sp, #36	; 0x24
   465d8:	subs	r5, r0, #0
   465dc:	ldr	r0, [r4]
   465e0:	mov	r1, #0
   465e4:	str	r0, [sp, #28]
   465e8:	str	r1, [r6]
   465ec:	beq	466ec <ftello64@plt+0x32998>
   465f0:	ldr	r0, [r5, #28]
   465f4:	cmp	r0, r1
   465f8:	beq	466e4 <ftello64@plt+0x32990>
   465fc:	add	r1, sp, #24
   46600:	mov	sl, r3
   46604:	mov	r7, r2
   46608:	bl	44950 <ftello64@plt+0x30bfc>
   4660c:	ldr	r3, [sp, #24]
   46610:	cmp	r3, #31
   46614:	bls	46624 <ftello64@plt+0x328d0>
   46618:	ldrb	r3, [r0, #4]
   4661c:	cmp	r3, #2
   46620:	beq	46644 <ftello64@plt+0x328f0>
   46624:	ldr	r8, [pc, #208]	; 466fc <ftello64@plt+0x329a8>
   46628:	ldr	r2, [sp, #28]
   4662c:	ldr	r3, [r4]
   46630:	mov	r0, r8
   46634:	cmp	r2, r3
   46638:	bne	466f4 <ftello64@plt+0x329a0>
   4663c:	add	sp, sp, #36	; 0x24
   46640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46644:	add	r1, sp, #16
   46648:	ldr	r0, [r5, #28]
   4664c:	bl	44950 <ftello64@plt+0x30bfc>
   46650:	ldr	r1, [sp, #16]
   46654:	cmp	r1, #39	; 0x27
   46658:	mov	fp, r0
   4665c:	bls	466dc <ftello64@plt+0x32988>
   46660:	ldr	r3, [r0, #12]
   46664:	ldr	ip, [r0, #8]
   46668:	rev	r3, r3
   4666c:	mov	lr, r3
   46670:	rev	ip, ip
   46674:	adds	r8, lr, ip
   46678:	str	r3, [sp, #12]
   4667c:	mov	r3, #0
   46680:	adc	r9, r3, #0
   46684:	mov	r3, #0
   46688:	cmp	r9, r3
   4668c:	cmpeq	r8, r1
   46690:	str	ip, [sp, #8]
   46694:	bhi	466dc <ftello64@plt+0x32988>
   46698:	add	r2, sp, #24
   4669c:	str	r2, [sp]
   466a0:	add	r3, sp, #20
   466a4:	mov	r2, #7
   466a8:	bl	451fc <ftello64@plt+0x314a8>
   466ac:	subs	r8, r0, #0
   466b0:	bne	46628 <ftello64@plt+0x328d4>
   466b4:	ldr	r3, [r5, #32]
   466b8:	ldr	r2, [sp, #8]
   466bc:	str	r3, [r7]
   466c0:	ldr	r3, [r5, #36]	; 0x24
   466c4:	ldr	r1, [sp, #12]
   466c8:	add	r0, fp, r2
   466cc:	str	r3, [sl]
   466d0:	bl	55e04 <ftello64@plt+0x420b0>
   466d4:	str	r0, [r6]
   466d8:	b	46628 <ftello64@plt+0x328d4>
   466dc:	ldr	r8, [pc, #28]	; 46700 <ftello64@plt+0x329ac>
   466e0:	b	46628 <ftello64@plt+0x328d4>
   466e4:	ldr	r8, [pc, #24]	; 46704 <ftello64@plt+0x329b0>
   466e8:	b	46628 <ftello64@plt+0x328d4>
   466ec:	ldr	r8, [pc, #20]	; 46708 <ftello64@plt+0x329b4>
   466f0:	b	46628 <ftello64@plt+0x328d4>
   466f4:	bl	134b4 <__stack_chk_fail@plt>
   466f8:	andeq	r6, r7, r8, ror #19
   466fc:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   46700:	stmdaeq	r0, {r1, r6}
   46704:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   46708:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   4670c:	push	{r4, r5, r6, r7, lr}
   46710:	mov	r6, r1
   46714:	ldr	r4, [pc, #220]	; 467f8 <ftello64@plt+0x32aa4>
   46718:	sub	sp, sp, #28
   4671c:	cmp	r0, #0
   46720:	ldr	r1, [r4]
   46724:	str	r1, [sp, #20]
   46728:	beq	467c0 <ftello64@plt+0x32a6c>
   4672c:	ldr	r0, [r0, #28]
   46730:	cmp	r0, #0
   46734:	beq	467b8 <ftello64@plt+0x32a64>
   46738:	add	r1, sp, #8
   4673c:	mov	r5, r3
   46740:	bl	44950 <ftello64@plt+0x30bfc>
   46744:	mov	r1, #0
   46748:	add	r3, sp, #16
   4674c:	str	r1, [r5]
   46750:	mov	r2, r6
   46754:	str	r3, [sp]
   46758:	ldr	r1, [sp, #8]
   4675c:	add	r3, sp, #12
   46760:	mov	r7, r0
   46764:	bl	45334 <ftello64@plt+0x315e0>
   46768:	cmp	r0, #0
   4676c:	uxthne	r0, r0
   46770:	orrne	r0, r0, #134217728	; 0x8000000
   46774:	bne	467a0 <ftello64@plt+0x32a4c>
   46778:	ldr	r3, [sp, #16]
   4677c:	cmp	r3, #2
   46780:	beq	467dc <ftello64@plt+0x32a88>
   46784:	cmp	r3, #4
   46788:	beq	467c8 <ftello64@plt+0x32a74>
   4678c:	cmp	r3, #1
   46790:	ldreq	r3, [sp, #12]
   46794:	ldrne	r0, [pc, #96]	; 467fc <ftello64@plt+0x32aa8>
   46798:	ldrbeq	r3, [r7, r3]
   4679c:	streq	r3, [r5]
   467a0:	ldr	r2, [sp, #20]
   467a4:	ldr	r3, [r4]
   467a8:	cmp	r2, r3
   467ac:	bne	467f4 <ftello64@plt+0x32aa0>
   467b0:	add	sp, sp, #28
   467b4:	pop	{r4, r5, r6, r7, pc}
   467b8:	ldr	r0, [pc, #64]	; 46800 <ftello64@plt+0x32aac>
   467bc:	b	467a0 <ftello64@plt+0x32a4c>
   467c0:	ldr	r0, [pc, #60]	; 46804 <ftello64@plt+0x32ab0>
   467c4:	b	467a0 <ftello64@plt+0x32a4c>
   467c8:	ldr	r3, [sp, #12]
   467cc:	ldr	r3, [r7, r3]
   467d0:	rev	r3, r3
   467d4:	str	r3, [r5]
   467d8:	b	467a0 <ftello64@plt+0x32a4c>
   467dc:	ldr	r3, [sp, #12]
   467e0:	ldrh	r3, [r7, r3]
   467e4:	rev16	r3, r3
   467e8:	uxth	r3, r3
   467ec:	str	r3, [r5]
   467f0:	b	467a0 <ftello64@plt+0x32a4c>
   467f4:	bl	134b4 <__stack_chk_fail@plt>
   467f8:	andeq	r6, r7, r8, ror #19
   467fc:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   46800:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   46804:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   46808:	ldr	r0, [r0, #8]
   4680c:	cmp	r0, #0
   46810:	beq	46818 <ftello64@plt+0x32ac4>
   46814:	b	13d54 <ftello64@plt>
   46818:	mov	r0, #0
   4681c:	mov	r1, #0
   46820:	bx	lr
   46824:	push	{r4, r5, lr}
   46828:	sub	sp, sp, #20
   4682c:	ldr	r5, [r0, #16]
   46830:	cmp	r5, #0
   46834:	movne	r0, r5
   46838:	bne	46874 <ftello64@plt+0x32b20>
   4683c:	ldr	r1, [r0, #8]
   46840:	mov	r4, r0
   46844:	cmp	r1, #0
   46848:	beq	4687c <ftello64@plt+0x32b28>
   4684c:	mov	ip, #0
   46850:	mov	r0, r1
   46854:	str	ip, [sp]
   46858:	bl	13a24 <fseeko64@plt>
   4685c:	bl	1358c <gpg_err_code_from_errno@plt>
   46860:	cmp	r0, #0
   46864:	uxthne	r3, r0
   46868:	orrne	r5, r3, #134217728	; 0x8000000
   4686c:	movne	r0, r5
   46870:	str	r5, [r4, #16]
   46874:	add	sp, sp, #20
   46878:	pop	{r4, r5, pc}
   4687c:	orrs	ip, r2, r3
   46880:	strd	r2, [sp, #8]
   46884:	moveq	r0, r1
   46888:	beq	46874 <ftello64@plt+0x32b20>
   4688c:	bl	451b4 <ftello64@plt+0x31460>
   46890:	cmp	r0, #0
   46894:	bne	46874 <ftello64@plt+0x32b20>
   46898:	ldr	r1, [r4, #8]
   4689c:	ldrd	r2, [sp, #8]
   468a0:	b	4684c <ftello64@plt+0x32af8>
   468a4:	push	{r4, r5, r6, r7, r8, lr}
   468a8:	mov	r5, r2
   468ac:	mov	r6, r1
   468b0:	mov	r2, r1
   468b4:	mov	r7, r3
   468b8:	mov	r1, #0
   468bc:	mov	r3, r5
   468c0:	bl	435d8 <ftello64@plt+0x2f884>
   468c4:	subs	r4, r0, #0
   468c8:	beq	468d4 <ftello64@plt+0x32b80>
   468cc:	mov	r0, r4
   468d0:	pop	{r4, r5, r6, r7, r8, pc}
   468d4:	ldr	r1, [pc, #64]	; 4691c <ftello64@plt+0x32bc8>
   468d8:	ldr	r0, [r5]
   468dc:	bl	13ba4 <fopen64@plt>
   468e0:	cmp	r0, #0
   468e4:	str	r0, [r7]
   468e8:	bne	468cc <ftello64@plt+0x32b78>
   468ec:	bl	1385c <gpg_err_code_from_syserror@plt>
   468f0:	mov	r7, #0
   468f4:	subs	r4, r0, #0
   468f8:	ldr	r0, [r5]
   468fc:	uxthne	r4, r4
   46900:	orrne	r4, r4, #134217728	; 0x8000000
   46904:	bl	13448 <gcry_free@plt>
   46908:	str	r7, [r5]
   4690c:	ldr	r0, [r6]
   46910:	bl	13448 <gcry_free@plt>
   46914:	str	r7, [r6]
   46918:	b	468cc <ftello64@plt+0x32b78>
   4691c:	andeq	sp, r5, r4, lsr r1
   46920:	push	{r4, r5, r6, r7, lr}
   46924:	cmp	r3, #0
   46928:	ldr	r4, [pc, #144]	; 469c0 <ftello64@plt+0x32c6c>
   4692c:	sub	sp, sp, #12
   46930:	mov	r7, r1
   46934:	ldr	r3, [r4]
   46938:	mov	r6, r2
   4693c:	str	r3, [sp, #4]
   46940:	beq	46988 <ftello64@plt+0x32c34>
   46944:	mov	r3, #0
   46948:	str	r3, [sp]
   4694c:	mov	r1, r6
   46950:	mov	r0, r7
   46954:	mov	r2, #0
   46958:	bl	4f898 <ftello64@plt+0x3bb44>
   4695c:	ldr	r3, [sp]
   46960:	cmp	r3, #0
   46964:	mov	r5, r0
   46968:	bne	469b4 <ftello64@plt+0x32c60>
   4696c:	ldr	r2, [sp, #4]
   46970:	ldr	r3, [r4]
   46974:	mov	r0, r5
   46978:	cmp	r2, r3
   4697c:	bne	469bc <ftello64@plt+0x32c68>
   46980:	add	sp, sp, #12
   46984:	pop	{r4, r5, r6, r7, pc}
   46988:	mov	r1, r0
   4698c:	mov	r3, #1
   46990:	mov	r2, sp
   46994:	mov	r0, r6
   46998:	str	r3, [sp]
   4699c:	bl	4f898 <ftello64@plt+0x3bb44>
   469a0:	subs	r5, r0, #0
   469a4:	beq	4694c <ftello64@plt+0x32bf8>
   469a8:	ldr	r3, [sp]
   469ac:	cmp	r3, #0
   469b0:	beq	4696c <ftello64@plt+0x32c18>
   469b4:	bl	58c04 <ftello64@plt+0x44eb0>
   469b8:	b	4696c <ftello64@plt+0x32c18>
   469bc:	bl	134b4 <__stack_chk_fail@plt>
   469c0:	andeq	r6, r7, r8, ror #19
   469c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   469c8:	sub	sp, sp, #4096	; 0x1000
   469cc:	sub	sp, sp, #60	; 0x3c
   469d0:	ldr	fp, [pc, #1140]	; 46e4c <ftello64@plt+0x330f8>
   469d4:	strd	r2, [sp, #12]
   469d8:	add	r3, sp, #4096	; 0x1000
   469dc:	ldr	lr, [fp]
   469e0:	add	r3, r3, #52	; 0x34
   469e4:	mov	ip, #0
   469e8:	mov	sl, r1
   469ec:	mov	r7, r0
   469f0:	mov	r0, r1
   469f4:	mov	r1, #2
   469f8:	str	lr, [r3]
   469fc:	str	ip, [sp, #44]	; 0x2c
   46a00:	str	ip, [sp, #48]	; 0x30
   46a04:	bl	139e8 <access@plt>
   46a08:	subs	r6, r0, #0
   46a0c:	bne	46c2c <ftello64@plt+0x32ed8>
   46a10:	ldr	r1, [pc, #1080]	; 46e50 <ftello64@plt+0x330fc>
   46a14:	mov	r0, sl
   46a18:	bl	13ba4 <fopen64@plt>
   46a1c:	cmp	r7, #1
   46a20:	cmpeq	r0, #0
   46a24:	mov	r5, r0
   46a28:	beq	46c08 <ftello64@plt+0x32eb4>
   46a2c:	cmp	r0, #0
   46a30:	beq	46c18 <ftello64@plt+0x32ec4>
   46a34:	add	r3, sp, #40	; 0x28
   46a38:	add	r2, sp, #48	; 0x30
   46a3c:	add	r1, sp, #44	; 0x2c
   46a40:	mov	r0, sl
   46a44:	bl	468a4 <ftello64@plt+0x32b50>
   46a48:	subs	r6, r0, #0
   46a4c:	bne	46c68 <ftello64@plt+0x32f14>
   46a50:	cmp	r7, #1
   46a54:	addeq	r4, sp, #52	; 0x34
   46a58:	beq	46b5c <ftello64@plt+0x32e08>
   46a5c:	add	r3, sp, #4160	; 0x1040
   46a60:	add	r3, r3, #32
   46a64:	ldrd	r2, [r3]
   46a68:	cmp	r2, #1
   46a6c:	sbcs	r3, r3, #0
   46a70:	blt	46c80 <ftello64@plt+0x32f2c>
   46a74:	add	r3, sp, #4160	; 0x1040
   46a78:	add	r3, r3, #32
   46a7c:	add	r4, sp, #52	; 0x34
   46a80:	str	r5, [sp, #8]
   46a84:	str	sl, [sp, #28]
   46a88:	mov	r8, #0
   46a8c:	mov	sl, r4
   46a90:	mov	r9, #0
   46a94:	strd	r6, [sp, #20]
   46a98:	ldrd	r4, [r3]
   46a9c:	b	46aec <ftello64@plt+0x32d98>
   46aa0:	mov	r2, #4096	; 0x1000
   46aa4:	mov	r1, #1
   46aa8:	mov	r0, sl
   46aac:	bl	135ec <fread@plt>
   46ab0:	mov	ip, r0
   46ab4:	cmp	ip, #0
   46ab8:	beq	46c74 <ftello64@plt+0x32f20>
   46abc:	adds	r8, r8, ip
   46ac0:	mov	r1, ip
   46ac4:	ldr	r3, [sp, #40]	; 0x28
   46ac8:	mov	r2, #1
   46acc:	mov	r0, sl
   46ad0:	adc	r9, r9, ip, asr #31
   46ad4:	bl	13598 <fwrite@plt>
   46ad8:	cmp	r0, #1
   46adc:	bne	46dd4 <ftello64@plt+0x33080>
   46ae0:	cmp	r8, r4
   46ae4:	sbcs	r3, r9, r5
   46ae8:	bge	46c74 <ftello64@plt+0x32f20>
   46aec:	adds	r6, r8, #4096	; 0x1000
   46af0:	adc	r7, r9, #0
   46af4:	cmp	r4, r6
   46af8:	sbcs	r3, r5, r7
   46afc:	ldr	r3, [sp, #8]
   46b00:	bge	46aa0 <ftello64@plt+0x32d4c>
   46b04:	str	r3, [sp]
   46b08:	mov	r2, #1
   46b0c:	sub	r3, r4, r8
   46b10:	mov	r1, #4096	; 0x1000
   46b14:	mov	r0, sl
   46b18:	bl	13a60 <__fread_chk@plt>
   46b1c:	mov	ip, r0
   46b20:	b	46ab4 <ftello64@plt+0x32d60>
   46b24:	cmp	r7, #0
   46b28:	beq	46b44 <ftello64@plt+0x32df0>
   46b2c:	ldrb	r3, [sp, #56]	; 0x38
   46b30:	cmp	r3, #1
   46b34:	moveq	r7, #0
   46b38:	ldrbeq	r3, [sp, #59]	; 0x3b
   46b3c:	orreq	r3, r3, #2
   46b40:	strbeq	r3, [sp, #59]	; 0x3b
   46b44:	ldr	r3, [sp, #40]	; 0x28
   46b48:	mov	r2, #1
   46b4c:	mov	r0, r4
   46b50:	bl	13598 <fwrite@plt>
   46b54:	cmp	r0, #1
   46b58:	bne	46c40 <ftello64@plt+0x32eec>
   46b5c:	mov	r1, #1
   46b60:	mov	r3, r5
   46b64:	mov	r2, #4096	; 0x1000
   46b68:	mov	r0, r4
   46b6c:	bl	135ec <fread@plt>
   46b70:	subs	r1, r0, #0
   46b74:	bgt	46b24 <ftello64@plt+0x32dd0>
   46b78:	mov	r0, r5
   46b7c:	bl	133ac <ferror@plt>
   46b80:	cmp	r0, #0
   46b84:	bne	46c40 <ftello64@plt+0x32eec>
   46b88:	ldr	r0, [sp, #12]
   46b8c:	ldr	r1, [sp, #40]	; 0x28
   46b90:	bl	44c50 <ftello64@plt+0x30efc>
   46b94:	subs	r4, r0, #0
   46b98:	bne	46e14 <ftello64@plt+0x330c0>
   46b9c:	mov	r0, r5
   46ba0:	bl	13a00 <fclose@plt>
   46ba4:	cmp	r0, #0
   46ba8:	bne	46db8 <ftello64@plt+0x33064>
   46bac:	ldr	r0, [sp, #40]	; 0x28
   46bb0:	bl	13a00 <fclose@plt>
   46bb4:	cmp	r0, #0
   46bb8:	bne	46dec <ftello64@plt+0x33098>
   46bbc:	ldr	r3, [sp, #16]
   46bc0:	mov	r2, sl
   46bc4:	ldrd	r0, [sp, #44]	; 0x2c
   46bc8:	bl	46920 <ftello64@plt+0x32bcc>
   46bcc:	mov	r6, r0
   46bd0:	ldr	r0, [sp, #44]	; 0x2c
   46bd4:	bl	13448 <gcry_free@plt>
   46bd8:	ldr	r0, [sp, #48]	; 0x30
   46bdc:	bl	13448 <gcry_free@plt>
   46be0:	add	r3, sp, #4096	; 0x1000
   46be4:	add	r3, r3, #52	; 0x34
   46be8:	ldr	r2, [r3]
   46bec:	ldr	r3, [fp]
   46bf0:	mov	r0, r6
   46bf4:	cmp	r2, r3
   46bf8:	bne	46e48 <ftello64@plt+0x330f4>
   46bfc:	add	sp, sp, #4096	; 0x1000
   46c00:	add	sp, sp, #60	; 0x3c
   46c04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46c08:	bl	138b0 <__errno_location@plt>
   46c0c:	ldr	r3, [r0]
   46c10:	cmp	r3, #2
   46c14:	beq	46d20 <ftello64@plt+0x32fcc>
   46c18:	bl	1385c <gpg_err_code_from_syserror@plt>
   46c1c:	cmp	r0, #0
   46c20:	uxthne	r0, r0
   46c24:	orrne	r6, r0, #134217728	; 0x8000000
   46c28:	b	46bd0 <ftello64@plt+0x32e7c>
   46c2c:	bl	1385c <gpg_err_code_from_syserror@plt>
   46c30:	subs	r6, r0, #0
   46c34:	uxthne	r0, r6
   46c38:	orrne	r6, r0, #134217728	; 0x8000000
   46c3c:	b	46be0 <ftello64@plt+0x32e8c>
   46c40:	bl	1385c <gpg_err_code_from_syserror@plt>
   46c44:	cmp	r0, #0
   46c48:	beq	46c54 <ftello64@plt+0x32f00>
   46c4c:	uxth	r0, r0
   46c50:	orr	r6, r0, #134217728	; 0x8000000
   46c54:	mov	r0, r5
   46c58:	bl	13a00 <fclose@plt>
   46c5c:	ldr	r0, [sp, #40]	; 0x28
   46c60:	bl	13a00 <fclose@plt>
   46c64:	b	46bd0 <ftello64@plt+0x32e7c>
   46c68:	mov	r0, r5
   46c6c:	bl	13a00 <fclose@plt>
   46c70:	b	46bd0 <ftello64@plt+0x32e7c>
   46c74:	ldr	r5, [sp, #8]
   46c78:	ldrd	r6, [sp, #20]
   46c7c:	ldr	sl, [sp, #28]
   46c80:	mov	r0, r5
   46c84:	bl	133ac <ferror@plt>
   46c88:	subs	r2, r0, #0
   46c8c:	bne	46c40 <ftello64@plt+0x32eec>
   46c90:	mov	r1, r5
   46c94:	bl	449d4 <ftello64@plt+0x30c80>
   46c98:	subs	r8, r0, #0
   46c9c:	bne	46d8c <ftello64@plt+0x33038>
   46ca0:	bic	r7, r7, #2
   46ca4:	cmp	r7, #1
   46ca8:	beq	46e00 <ftello64@plt+0x330ac>
   46cac:	add	r4, sp, #52	; 0x34
   46cb0:	b	46ccc <ftello64@plt+0x32f78>
   46cb4:	ldr	r3, [sp, #40]	; 0x28
   46cb8:	mov	r2, #1
   46cbc:	mov	r0, r4
   46cc0:	bl	13598 <fwrite@plt>
   46cc4:	cmp	r0, #1
   46cc8:	bne	46da4 <ftello64@plt+0x33050>
   46ccc:	mov	r1, #1
   46cd0:	mov	r3, r5
   46cd4:	mov	r2, #4096	; 0x1000
   46cd8:	mov	r0, r4
   46cdc:	bl	135ec <fread@plt>
   46ce0:	subs	r1, r0, #0
   46ce4:	bgt	46cb4 <ftello64@plt+0x32f60>
   46ce8:	mov	r0, r5
   46cec:	bl	133ac <ferror@plt>
   46cf0:	cmp	r0, #0
   46cf4:	beq	46b9c <ftello64@plt+0x32e48>
   46cf8:	bl	1385c <gpg_err_code_from_syserror@plt>
   46cfc:	cmp	r0, #0
   46d00:	uxthne	r0, r0
   46d04:	orrne	r8, r0, #134217728	; 0x8000000
   46d08:	mov	r0, r5
   46d0c:	bl	13a00 <fclose@plt>
   46d10:	ldr	r0, [sp, #40]	; 0x28
   46d14:	mov	r6, r8
   46d18:	bl	13a00 <fclose@plt>
   46d1c:	b	46bd0 <ftello64@plt+0x32e7c>
   46d20:	mov	r0, sl
   46d24:	ldr	r1, [pc, #296]	; 46e54 <ftello64@plt+0x33100>
   46d28:	bl	13ba4 <fopen64@plt>
   46d2c:	cmp	r0, #0
   46d30:	str	r0, [sp, #40]	; 0x28
   46d34:	beq	46e34 <ftello64@plt+0x330e0>
   46d38:	mov	r1, #1
   46d3c:	bl	44cd4 <ftello64@plt+0x30f80>
   46d40:	subs	r6, r0, #0
   46d44:	bne	46d80 <ftello64@plt+0x3302c>
   46d48:	ldr	r0, [sp, #12]
   46d4c:	ldr	r1, [sp, #40]	; 0x28
   46d50:	bl	44c50 <ftello64@plt+0x30efc>
   46d54:	subs	r6, r0, #0
   46d58:	ldr	r0, [sp, #40]	; 0x28
   46d5c:	bne	46e2c <ftello64@plt+0x330d8>
   46d60:	bl	13a00 <fclose@plt>
   46d64:	subs	r6, r0, #0
   46d68:	beq	46be0 <ftello64@plt+0x32e8c>
   46d6c:	bl	1385c <gpg_err_code_from_syserror@plt>
   46d70:	subs	r6, r0, #0
   46d74:	uxthne	r6, r6
   46d78:	orrne	r6, r6, #134217728	; 0x8000000
   46d7c:	b	46be0 <ftello64@plt+0x32e8c>
   46d80:	ldr	r0, [sp, #40]	; 0x28
   46d84:	bl	13a00 <fclose@plt>
   46d88:	b	46be0 <ftello64@plt+0x32e8c>
   46d8c:	mov	r0, r5
   46d90:	bl	13a00 <fclose@plt>
   46d94:	ldr	r0, [sp, #40]	; 0x28
   46d98:	bl	13a00 <fclose@plt>
   46d9c:	mov	r6, r8
   46da0:	b	46be0 <ftello64@plt+0x32e8c>
   46da4:	bl	1385c <gpg_err_code_from_syserror@plt>
   46da8:	subs	r6, r0, #0
   46dac:	uxthne	r6, r6
   46db0:	orrne	r6, r6, #134217728	; 0x8000000
   46db4:	b	46c54 <ftello64@plt+0x32f00>
   46db8:	bl	1385c <gpg_err_code_from_syserror@plt>
   46dbc:	cmp	r0, #0
   46dc0:	uxthne	r0, r0
   46dc4:	orrne	r6, r0, #134217728	; 0x8000000
   46dc8:	ldr	r0, [sp, #40]	; 0x28
   46dcc:	bl	13a00 <fclose@plt>
   46dd0:	b	46bd0 <ftello64@plt+0x32e7c>
   46dd4:	ldr	r5, [sp, #8]
   46dd8:	ldr	r6, [sp, #20]
   46ddc:	bl	1385c <gpg_err_code_from_syserror@plt>
   46de0:	cmp	r0, #0
   46de4:	beq	46c54 <ftello64@plt+0x32f00>
   46de8:	b	46c4c <ftello64@plt+0x32ef8>
   46dec:	bl	1385c <gpg_err_code_from_syserror@plt>
   46df0:	subs	r6, r0, #0
   46df4:	uxthne	r6, r6
   46df8:	orrne	r6, r6, #134217728	; 0x8000000
   46dfc:	b	46bd0 <ftello64@plt+0x32e7c>
   46e00:	ldr	r0, [sp, #12]
   46e04:	ldr	r1, [sp, #40]	; 0x28
   46e08:	bl	44c50 <ftello64@plt+0x30efc>
   46e0c:	subs	r4, r0, #0
   46e10:	beq	46cac <ftello64@plt+0x32f58>
   46e14:	mov	r0, r5
   46e18:	bl	13a00 <fclose@plt>
   46e1c:	ldr	r0, [sp, #40]	; 0x28
   46e20:	bl	13a00 <fclose@plt>
   46e24:	mov	r6, r4
   46e28:	b	46be0 <ftello64@plt+0x32e8c>
   46e2c:	bl	13a00 <fclose@plt>
   46e30:	b	46be0 <ftello64@plt+0x32e8c>
   46e34:	bl	1385c <gpg_err_code_from_syserror@plt>
   46e38:	cmp	r0, #0
   46e3c:	uxthne	r0, r0
   46e40:	orrne	r6, r0, #134217728	; 0x8000000
   46e44:	b	46be0 <ftello64@plt+0x32e8c>
   46e48:	bl	134b4 <__stack_chk_fail@plt>
   46e4c:	andeq	r6, r7, r8, ror #19
   46e50:	strheq	sp, [r5], -r0
   46e54:	andeq	sp, r5, r4, lsr r1
   46e58:	push	{r4, r5, r6, r7, r8, r9, lr}
   46e5c:	sub	sp, sp, #132	; 0x84
   46e60:	ldr	r5, [pc, #232]	; 46f50 <ftello64@plt+0x331fc>
   46e64:	subs	r7, r0, #0
   46e68:	ldr	r3, [r5]
   46e6c:	str	r3, [sp, #124]	; 0x7c
   46e70:	beq	46f00 <ftello64@plt+0x331ac>
   46e74:	ldr	r9, [r7]
   46e78:	cmp	r9, #0
   46e7c:	beq	46f00 <ftello64@plt+0x331ac>
   46e80:	mov	r8, r1
   46e84:	mov	r6, r2
   46e88:	bl	43a6c <ftello64@plt+0x2fd18>
   46e8c:	add	r3, sp, #16
   46e90:	add	r2, sp, #12
   46e94:	mov	r1, r6
   46e98:	mov	r0, r8
   46e9c:	bl	48184 <ftello64@plt+0x34430>
   46ea0:	subs	r4, r0, #0
   46ea4:	bne	46ee4 <ftello64@plt+0x33190>
   46ea8:	ldr	r3, [sp, #12]
   46eac:	cmp	r3, r6
   46eb0:	bhi	46f3c <ftello64@plt+0x331e8>
   46eb4:	ldr	r1, [r7, #20]
   46eb8:	mov	r3, r6
   46ebc:	mov	r2, r8
   46ec0:	str	r1, [sp]
   46ec4:	add	r0, sp, #8
   46ec8:	add	r1, sp, #16
   46ecc:	bl	43f78 <ftello64@plt+0x30224>
   46ed0:	mov	r4, r0
   46ed4:	add	r0, sp, #16
   46ed8:	bl	48110 <ftello64@plt+0x343bc>
   46edc:	cmp	r4, #0
   46ee0:	beq	46f08 <ftello64@plt+0x331b4>
   46ee4:	ldr	r2, [sp, #124]	; 0x7c
   46ee8:	ldr	r3, [r5]
   46eec:	mov	r0, r4
   46ef0:	cmp	r2, r3
   46ef4:	bne	46f38 <ftello64@plt+0x331e4>
   46ef8:	add	sp, sp, #132	; 0x84
   46efc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   46f00:	ldr	r4, [pc, #76]	; 46f54 <ftello64@plt+0x33200>
   46f04:	b	46ee4 <ftello64@plt+0x33190>
   46f08:	mov	r2, #0
   46f0c:	mov	r3, #0
   46f10:	add	r1, r9, #28
   46f14:	strd	r2, [sp]
   46f18:	mov	r0, #1
   46f1c:	ldr	r2, [sp, #8]
   46f20:	ldr	r3, [r7, #4]
   46f24:	bl	469c4 <ftello64@plt+0x32c70>
   46f28:	mov	r4, r0
   46f2c:	ldr	r0, [sp, #8]
   46f30:	bl	43ec4 <ftello64@plt+0x30170>
   46f34:	b	46ee4 <ftello64@plt+0x33190>
   46f38:	bl	134b4 <__stack_chk_fail@plt>
   46f3c:	ldr	r3, [pc, #20]	; 46f58 <ftello64@plt+0x33204>
   46f40:	ldr	r2, [pc, #20]	; 46f5c <ftello64@plt+0x33208>
   46f44:	ldr	r1, [pc, #20]	; 46f60 <ftello64@plt+0x3320c>
   46f48:	ldr	r0, [pc, #20]	; 46f64 <ftello64@plt+0x33210>
   46f4c:	bl	13d3c <__assert_fail@plt>
   46f50:	andeq	r6, r7, r8, ror #19
   46f54:	stmdaeq	r0, {r0, r3, r6}
   46f58:			; <UNDEFINED> instruction: 0x000638b0
   46f5c:	andeq	r0, r0, pc, ror r1
   46f60:	andeq	r3, r6, r0, ror #17
   46f64:	strdeq	r3, [r6], -ip
   46f68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46f6c:	cmp	r1, #0
   46f70:	ldr	r4, [pc, #364]	; 470e4 <ftello64@plt+0x33390>
   46f74:	clz	r3, r2
   46f78:	lsr	r3, r3, #5
   46f7c:	moveq	r3, #1
   46f80:	cmp	r0, #0
   46f84:	sub	sp, sp, #132	; 0x84
   46f88:	moveq	r3, #1
   46f8c:	ldr	ip, [r4]
   46f90:	cmp	r3, #0
   46f94:	str	ip, [sp, #124]	; 0x7c
   46f98:	bne	4708c <ftello64@plt+0x33338>
   46f9c:	mov	r5, r0
   46fa0:	ldr	r0, [r0, #28]
   46fa4:	cmp	r0, #0
   46fa8:	beq	470ac <ftello64@plt+0x33358>
   46fac:	mov	sl, r1
   46fb0:	add	r1, sp, #12
   46fb4:	mov	r7, r2
   46fb8:	bl	44950 <ftello64@plt+0x30bfc>
   46fbc:	ldr	r3, [sp, #12]
   46fc0:	cmp	r3, #31
   46fc4:	bls	470bc <ftello64@plt+0x33368>
   46fc8:	ldrb	r3, [r0, #4]
   46fcc:	cmp	r3, #2
   46fd0:	bne	470bc <ftello64@plt+0x33368>
   46fd4:	ldr	r1, [r5]
   46fd8:	adds	fp, r1, #28
   46fdc:	beq	470c4 <ftello64@plt+0x33370>
   46fe0:	ldr	r0, [r5, #28]
   46fe4:	bl	4495c <ftello64@plt+0x30c08>
   46fe8:	mvn	r3, #0
   46fec:	mvn	r2, #0
   46ff0:	cmp	r1, r3
   46ff4:	cmpeq	r0, r2
   46ff8:	mov	r8, r0
   46ffc:	mov	r9, r1
   47000:	beq	470b4 <ftello64@plt+0x33360>
   47004:	mov	r0, r5
   47008:	bl	43a6c <ftello64@plt+0x2fd18>
   4700c:	add	r2, sp, #12
   47010:	add	r3, sp, #16
   47014:	mov	r1, r7
   47018:	mov	r0, sl
   4701c:	bl	48184 <ftello64@plt+0x34430>
   47020:	subs	r6, r0, #0
   47024:	bne	47090 <ftello64@plt+0x3333c>
   47028:	ldr	r3, [sp, #12]
   4702c:	cmp	r3, r7
   47030:	bhi	470d0 <ftello64@plt+0x3337c>
   47034:	ldr	r1, [r5, #20]
   47038:	mov	r3, r7
   4703c:	mov	r2, sl
   47040:	str	r1, [sp]
   47044:	add	r0, sp, #8
   47048:	add	r1, sp, #16
   4704c:	bl	43f78 <ftello64@plt+0x30224>
   47050:	mov	r6, r0
   47054:	add	r0, sp, #16
   47058:	bl	48110 <ftello64@plt+0x343bc>
   4705c:	cmp	r6, #0
   47060:	bne	47090 <ftello64@plt+0x3333c>
   47064:	strd	r8, [sp]
   47068:	mov	r1, fp
   4706c:	ldr	r3, [r5, #4]
   47070:	ldr	r2, [sp, #8]
   47074:	mov	r0, #3
   47078:	bl	469c4 <ftello64@plt+0x32c70>
   4707c:	mov	r6, r0
   47080:	ldr	r0, [sp, #8]
   47084:	bl	43ec4 <ftello64@plt+0x30170>
   47088:	b	47090 <ftello64@plt+0x3333c>
   4708c:	ldr	r6, [pc, #84]	; 470e8 <ftello64@plt+0x33394>
   47090:	ldr	r2, [sp, #124]	; 0x7c
   47094:	ldr	r3, [r4]
   47098:	mov	r0, r6
   4709c:	cmp	r2, r3
   470a0:	bne	470cc <ftello64@plt+0x33378>
   470a4:	add	sp, sp, #132	; 0x84
   470a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   470ac:	ldr	r6, [pc, #56]	; 470ec <ftello64@plt+0x33398>
   470b0:	b	47090 <ftello64@plt+0x3333c>
   470b4:	mov	r6, #134217729	; 0x8000001
   470b8:	b	47090 <ftello64@plt+0x3333c>
   470bc:	ldr	r6, [pc, #44]	; 470f0 <ftello64@plt+0x3339c>
   470c0:	b	47090 <ftello64@plt+0x3333c>
   470c4:	ldr	r6, [pc, #40]	; 470f4 <ftello64@plt+0x333a0>
   470c8:	b	47090 <ftello64@plt+0x3333c>
   470cc:	bl	134b4 <__stack_chk_fail@plt>
   470d0:	ldr	r3, [pc, #32]	; 470f8 <ftello64@plt+0x333a4>
   470d4:	ldr	r2, [pc, #32]	; 470fc <ftello64@plt+0x333a8>
   470d8:	ldr	r1, [pc, #32]	; 47100 <ftello64@plt+0x333ac>
   470dc:	ldr	r0, [pc, #32]	; 47104 <ftello64@plt+0x333b0>
   470e0:	bl	13d3c <__assert_fail@plt>
   470e4:	andeq	r6, r7, r8, ror #19
   470e8:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   470ec:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   470f0:	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6}
   470f4:	stmdaeq	r0, {r0, r3, r6}
   470f8:	andeq	r3, r6, r8, asr #17
   470fc:			; <UNDEFINED> instruction: 0x000001b2
   47100:	andeq	r3, r6, r0, ror #17
   47104:	strdeq	r3, [r6], -ip
   47108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4710c:	sub	sp, sp, #36	; 0x24
   47110:	ldr	r5, [pc, #432]	; 472c8 <ftello64@plt+0x33574>
   47114:	subs	r6, r0, #0
   47118:	ldr	r2, [r5]
   4711c:	str	r2, [sp, #28]
   47120:	beq	47234 <ftello64@plt+0x334e0>
   47124:	ldr	r0, [r6, #28]
   47128:	cmp	r0, #0
   4712c:	beq	4723c <ftello64@plt+0x334e8>
   47130:	mov	r7, r3
   47134:	ldr	r3, [r6]
   47138:	cmp	r3, #0
   4713c:	beq	4722c <ftello64@plt+0x334d8>
   47140:	mov	r4, r1
   47144:	bl	4495c <ftello64@plt+0x30c08>
   47148:	mvn	r3, #0
   4714c:	mvn	r2, #0
   47150:	cmp	r1, r3
   47154:	cmpeq	r0, r2
   47158:	mov	sl, r0
   4715c:	mov	fp, r1
   47160:	moveq	r0, #134217729	; 0x8000001
   47164:	beq	47208 <ftello64@plt+0x334b4>
   47168:	add	r1, sp, #20
   4716c:	ldr	r0, [r6, #28]
   47170:	bl	44950 <ftello64@plt+0x30bfc>
   47174:	add	r3, sp, #16
   47178:	mov	r2, r4
   4717c:	str	r3, [sp]
   47180:	ldr	r1, [sp, #20]
   47184:	add	r3, sp, #12
   47188:	bl	45334 <ftello64@plt+0x315e0>
   4718c:	subs	r4, r0, #0
   47190:	bne	47220 <ftello64@plt+0x334cc>
   47194:	ldr	r3, [sp, #12]
   47198:	mov	r0, r6
   4719c:	adds	r8, sl, r3
   471a0:	adc	r9, fp, #0
   471a4:	bl	43a6c <ftello64@plt+0x2fd18>
   471a8:	ldr	r0, [r6]
   471ac:	ldr	r1, [pc, #280]	; 472cc <ftello64@plt+0x33578>
   471b0:	add	r0, r0, #28
   471b4:	bl	13ba4 <fopen64@plt>
   471b8:	subs	r6, r0, #0
   471bc:	beq	4727c <ftello64@plt+0x33528>
   471c0:	str	r4, [sp]
   471c4:	mov	r2, r8
   471c8:	mov	r3, r9
   471cc:	bl	13a24 <fseeko64@plt>
   471d0:	cmp	r0, #0
   471d4:	bne	47244 <ftello64@plt+0x334f0>
   471d8:	ldr	r1, [sp, #16]
   471dc:	rev	r7, r7
   471e0:	cmp	r1, #0
   471e4:	str	r7, [sp, #24]
   471e8:	beq	471fc <ftello64@plt+0x334a8>
   471ec:	cmp	r1, #2
   471f0:	bls	47290 <ftello64@plt+0x3353c>
   471f4:	cmp	r1, #4
   471f8:	beq	47290 <ftello64@plt+0x3353c>
   471fc:	mov	r0, r6
   47200:	bl	13a00 <fclose@plt>
   47204:	ldr	r0, [pc, #196]	; 472d0 <ftello64@plt+0x3357c>
   47208:	ldr	r2, [sp, #28]
   4720c:	ldr	r3, [r5]
   47210:	cmp	r2, r3
   47214:	bne	472c4 <ftello64@plt+0x33570>
   47218:	add	sp, sp, #36	; 0x24
   4721c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47220:	uxth	r0, r4
   47224:	orr	r0, r0, #134217728	; 0x8000000
   47228:	b	47208 <ftello64@plt+0x334b4>
   4722c:	ldr	r0, [pc, #160]	; 472d4 <ftello64@plt+0x33580>
   47230:	b	47208 <ftello64@plt+0x334b4>
   47234:	ldr	r0, [pc, #156]	; 472d8 <ftello64@plt+0x33584>
   47238:	b	47208 <ftello64@plt+0x334b4>
   4723c:	ldr	r0, [pc, #152]	; 472dc <ftello64@plt+0x33588>
   47240:	b	47208 <ftello64@plt+0x334b4>
   47244:	bl	1385c <gpg_err_code_from_syserror@plt>
   47248:	mov	r4, r0
   4724c:	mov	r0, r6
   47250:	bl	13a00 <fclose@plt>
   47254:	cmp	r0, #0
   47258:	beq	4726c <ftello64@plt+0x33518>
   4725c:	cmp	r4, #0
   47260:	bne	47220 <ftello64@plt+0x334cc>
   47264:	bl	1385c <gpg_err_code_from_syserror@plt>
   47268:	mov	r4, r0
   4726c:	cmp	r4, #0
   47270:	bne	47220 <ftello64@plt+0x334cc>
   47274:	mov	r0, #0
   47278:	b	47208 <ftello64@plt+0x334b4>
   4727c:	bl	1385c <gpg_err_code_from_syserror@plt>
   47280:	cmp	r0, #0
   47284:	uxthne	r0, r0
   47288:	orrne	r0, r0, #134217728	; 0x8000000
   4728c:	b	47208 <ftello64@plt+0x334b4>
   47290:	add	r3, sp, #32
   47294:	sub	r0, r3, r1
   47298:	sub	r0, r0, #4
   4729c:	mov	r3, r6
   472a0:	mov	r2, #1
   472a4:	bl	13598 <fwrite@plt>
   472a8:	cmp	r0, #1
   472ac:	bne	47244 <ftello64@plt+0x334f0>
   472b0:	mov	r0, r6
   472b4:	bl	13a00 <fclose@plt>
   472b8:	cmp	r0, #0
   472bc:	bne	47264 <ftello64@plt+0x33510>
   472c0:	b	47274 <ftello64@plt+0x33520>
   472c4:	bl	134b4 <__stack_chk_fail@plt>
   472c8:	andeq	r6, r7, r8, ror #19
   472cc:	andeq	r3, r6, r0, lsl r9
   472d0:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   472d4:	stmdaeq	r0, {r0, r3, r6}
   472d8:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   472dc:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   472e0:	push	{r4, r5, r6, r7, r8, lr}
   472e4:	subs	r4, r0, #0
   472e8:	sub	sp, sp, #8
   472ec:	beq	473e8 <ftello64@plt+0x33694>
   472f0:	ldr	r0, [r4, #28]
   472f4:	cmp	r0, #0
   472f8:	beq	473f8 <ftello64@plt+0x336a4>
   472fc:	ldr	r2, [r4]
   47300:	cmp	r2, #0
   47304:	beq	473d8 <ftello64@plt+0x33684>
   47308:	bl	4495c <ftello64@plt+0x30c08>
   4730c:	mvn	r3, #0
   47310:	mvn	r2, #0
   47314:	cmp	r1, r3
   47318:	cmpeq	r0, r2
   4731c:	moveq	r4, #134217729	; 0x8000001
   47320:	beq	47388 <ftello64@plt+0x33634>
   47324:	adds	r8, r0, #4
   47328:	mov	r0, r4
   4732c:	adc	r6, r1, #0
   47330:	bl	43a6c <ftello64@plt+0x2fd18>
   47334:	ldr	r0, [r4]
   47338:	ldr	r1, [pc, #192]	; 47400 <ftello64@plt+0x336ac>
   4733c:	add	r0, r0, #28
   47340:	bl	13ba4 <fopen64@plt>
   47344:	subs	r5, r0, #0
   47348:	beq	473bc <ftello64@plt+0x33668>
   4734c:	mov	r1, #0
   47350:	mov	r2, r8
   47354:	mov	r3, r6
   47358:	str	r1, [sp]
   4735c:	bl	13a24 <fseeko64@plt>
   47360:	cmp	r0, #0
   47364:	bne	47394 <ftello64@plt+0x33640>
   47368:	mov	r1, r5
   4736c:	bl	13b68 <putc@plt>
   47370:	cmn	r0, #1
   47374:	beq	47394 <ftello64@plt+0x33640>
   47378:	mov	r0, r5
   4737c:	bl	13a00 <fclose@plt>
   47380:	subs	r4, r0, #0
   47384:	bne	473bc <ftello64@plt+0x33668>
   47388:	mov	r0, r4
   4738c:	add	sp, sp, #8
   47390:	pop	{r4, r5, r6, r7, r8, pc}
   47394:	bl	1385c <gpg_err_code_from_syserror@plt>
   47398:	cmp	r0, #0
   4739c:	beq	47378 <ftello64@plt+0x33624>
   473a0:	uxth	r4, r0
   473a4:	mov	r0, r5
   473a8:	bl	13a00 <fclose@plt>
   473ac:	orr	r4, r4, #134217728	; 0x8000000
   473b0:	mov	r0, r4
   473b4:	add	sp, sp, #8
   473b8:	pop	{r4, r5, r6, r7, r8, pc}
   473bc:	bl	1385c <gpg_err_code_from_syserror@plt>
   473c0:	subs	r4, r0, #0
   473c4:	uxthne	r4, r4
   473c8:	orrne	r4, r4, #134217728	; 0x8000000
   473cc:	mov	r0, r4
   473d0:	add	sp, sp, #8
   473d4:	pop	{r4, r5, r6, r7, r8, pc}
   473d8:	ldr	r4, [pc, #36]	; 47404 <ftello64@plt+0x336b0>
   473dc:	mov	r0, r4
   473e0:	add	sp, sp, #8
   473e4:	pop	{r4, r5, r6, r7, r8, pc}
   473e8:	ldr	r4, [pc, #24]	; 47408 <ftello64@plt+0x336b4>
   473ec:	mov	r0, r4
   473f0:	add	sp, sp, #8
   473f4:	pop	{r4, r5, r6, r7, r8, pc}
   473f8:	ldr	r4, [pc, #12]	; 4740c <ftello64@plt+0x336b8>
   473fc:	b	47388 <ftello64@plt+0x33634>
   47400:	andeq	r3, r6, r0, lsl r9
   47404:	stmdaeq	r0, {r0, r3, r6}
   47408:	stmdaeq	r0, {r0, r1, r2, r4, r5}
   4740c:	stmdaeq	r0, {r1, r2, r3, r4, r5, r6}
   47410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47414:	sub	sp, sp, #60	; 0x3c
   47418:	ldr	r9, [pc, #1188]	; 478c4 <ftello64@plt+0x33b70>
   4741c:	mov	r3, #0
   47420:	subs	r7, r0, #0
   47424:	ldr	r2, [r9]
   47428:	str	r3, [sp, #24]
   4742c:	str	r2, [sp, #52]	; 0x34
   47430:	str	r3, [sp, #28]
   47434:	str	r3, [sp, #32]
   47438:	beq	47660 <ftello64@plt+0x3390c>
   4743c:	ldr	r6, [r7]
   47440:	cmp	r6, r3
   47444:	beq	47660 <ftello64@plt+0x3390c>
   47448:	ldr	r4, [r7, #4]
   4744c:	cmp	r4, r3
   47450:	bne	47640 <ftello64@plt+0x338ec>
   47454:	add	r6, r6, #28
   47458:	bl	43a6c <ftello64@plt+0x2fd18>
   4745c:	mov	r0, r6
   47460:	mov	r1, #2
   47464:	bl	139e8 <access@plt>
   47468:	subs	r5, r0, #0
   4746c:	bne	47668 <ftello64@plt+0x33914>
   47470:	ldr	r1, [pc, #1104]	; 478c8 <ftello64@plt+0x33b74>
   47474:	mov	r0, r6
   47478:	bl	13ba4 <fopen64@plt>
   4747c:	subs	sl, r0, #0
   47480:	beq	47718 <ftello64@plt+0x339c4>
   47484:	mov	r2, r4
   47488:	add	r0, sp, #32
   4748c:	mov	r1, sl
   47490:	bl	449d4 <ftello64@plt+0x30c80>
   47494:	subs	r4, r0, #0
   47498:	bne	474e0 <ftello64@plt+0x3378c>
   4749c:	add	r1, sp, #48	; 0x30
   474a0:	ldr	r0, [sp, #32]
   474a4:	bl	44950 <ftello64@plt+0x30bfc>
   474a8:	ldr	r3, [sp, #48]	; 0x30
   474ac:	cmp	r3, #4
   474b0:	bls	474c0 <ftello64@plt+0x3376c>
   474b4:	ldrb	r3, [r0, #4]
   474b8:	cmp	r3, #1
   474bc:	beq	47884 <ftello64@plt+0x33b30>
   474c0:	ldr	r0, [sp, #32]
   474c4:	bl	43ec4 <ftello64@plt+0x30170>
   474c8:	mov	r2, #0
   474cc:	mov	r1, r2
   474d0:	mov	r0, sl
   474d4:	bl	13c64 <fseek@plt>
   474d8:	mov	r0, sl
   474dc:	bl	13b20 <clearerr@plt>
   474e0:	add	r3, sp, #20
   474e4:	add	r2, sp, #28
   474e8:	add	r1, sp, #24
   474ec:	mov	r0, r6
   474f0:	bl	468a4 <ftello64@plt+0x32b50>
   474f4:	subs	r4, r0, #0
   474f8:	bne	4767c <ftello64@plt+0x33928>
   474fc:	bl	13424 <time@plt>
   47500:	mov	r5, r4
   47504:	str	r4, [sp, #36]	; 0x24
   47508:	mov	r8, #1
   4750c:	add	fp, sp, #48	; 0x30
   47510:	sub	r3, r0, #86016	; 0x15000
   47514:	sub	r3, r3, #384	; 0x180
   47518:	str	r3, [sp, #12]
   4751c:	b	475e4 <ftello64@plt+0x33890>
   47520:	ldr	r3, [sp, #40]	; 0x28
   47524:	ldr	r1, [r7, #24]
   47528:	cmp	r3, #4
   4752c:	bls	4753c <ftello64@plt+0x337e8>
   47530:	ldrb	r3, [r0, #4]
   47534:	cmp	r3, #1
   47538:	beq	47740 <ftello64@plt+0x339ec>
   4753c:	ldr	r0, [sp, #20]
   47540:	bl	44cd4 <ftello64@plt+0x30f80>
   47544:	subs	r2, r0, #0
   47548:	bne	476ac <ftello64@plt+0x33958>
   4754c:	ldr	r1, [sp, #40]	; 0x28
   47550:	mov	r5, r8
   47554:	str	fp, [sp]
   47558:	add	r3, sp, #44	; 0x2c
   4755c:	mov	r2, #0
   47560:	mov	r0, r4
   47564:	bl	45334 <ftello64@plt+0x315e0>
   47568:	cmp	r0, #0
   4756c:	bne	476a8 <ftello64@plt+0x33954>
   47570:	ldr	r3, [sp, #48]	; 0x30
   47574:	cmp	r3, #2
   47578:	bne	476a8 <ftello64@plt+0x33954>
   4757c:	ldr	r3, [sp, #44]	; 0x2c
   47580:	ldrh	r3, [r4, r3]
   47584:	rev16	r3, r3
   47588:	tst	r3, #2
   4758c:	beq	475bc <ftello64@plt+0x33868>
   47590:	str	fp, [sp]
   47594:	add	r3, sp, #44	; 0x2c
   47598:	mov	r2, #6
   4759c:	ldr	r1, [sp, #40]	; 0x28
   475a0:	mov	r0, r4
   475a4:	bl	45334 <ftello64@plt+0x315e0>
   475a8:	cmp	r0, #0
   475ac:	bne	475bc <ftello64@plt+0x33868>
   475b0:	ldr	r3, [sp, #48]	; 0x30
   475b4:	cmp	r3, #4
   475b8:	beq	47688 <ftello64@plt+0x33934>
   475bc:	ldr	r1, [sp, #20]
   475c0:	ldr	r0, [sp, #32]
   475c4:	bl	44c50 <ftello64@plt+0x30efc>
   475c8:	subs	r2, r0, #0
   475cc:	bne	476ac <ftello64@plt+0x33958>
   475d0:	ldr	r0, [sp, #32]
   475d4:	bl	43ec4 <ftello64@plt+0x30170>
   475d8:	mov	r3, #0
   475dc:	mov	r8, r3
   475e0:	str	r3, [sp, #32]
   475e4:	add	r2, sp, #36	; 0x24
   475e8:	mov	r1, sl
   475ec:	add	r0, sp, #32
   475f0:	bl	449d4 <ftello64@plt+0x30c80>
   475f4:	ldr	r3, [sp, #36]	; 0x24
   475f8:	subs	r4, r0, #0
   475fc:	bne	47804 <ftello64@plt+0x33ab0>
   47600:	cmp	r3, #0
   47604:	add	r1, sp, #40	; 0x28
   47608:	ldr	r0, [sp, #32]
   4760c:	movne	r5, #1
   47610:	bl	44950 <ftello64@plt+0x30bfc>
   47614:	cmp	r8, #0
   47618:	mov	r4, r0
   4761c:	bne	47520 <ftello64@plt+0x337cc>
   47620:	ldr	r1, [sp, #40]	; 0x28
   47624:	cmp	r1, #4
   47628:	bls	47554 <ftello64@plt+0x33800>
   4762c:	ldrb	r3, [r0, #4]
   47630:	cmp	r3, #1
   47634:	bne	47554 <ftello64@plt+0x33800>
   47638:	mov	r5, #1
   4763c:	b	475d0 <ftello64@plt+0x3387c>
   47640:	ldr	r4, [pc, #644]	; 478cc <ftello64@plt+0x33b78>
   47644:	ldr	r2, [sp, #52]	; 0x34
   47648:	ldr	r3, [r9]
   4764c:	mov	r0, r4
   47650:	cmp	r2, r3
   47654:	bne	478b8 <ftello64@plt+0x33b64>
   47658:	add	sp, sp, #60	; 0x3c
   4765c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47660:	ldr	r4, [pc, #616]	; 478d0 <ftello64@plt+0x33b7c>
   47664:	b	47644 <ftello64@plt+0x338f0>
   47668:	bl	1385c <gpg_err_code_from_syserror@plt>
   4766c:	cmp	r0, #0
   47670:	uxthne	r0, r0
   47674:	orrne	r4, r0, #134217728	; 0x8000000
   47678:	b	47644 <ftello64@plt+0x338f0>
   4767c:	mov	r0, sl
   47680:	bl	13a00 <fclose@plt>
   47684:	b	47644 <ftello64@plt+0x338f0>
   47688:	ldr	r3, [sp, #44]	; 0x2c
   4768c:	ldr	r2, [sp, #12]
   47690:	ldr	r3, [r4, r3]
   47694:	rev	r3, r3
   47698:	cmp	r3, #0
   4769c:	cmpne	r2, r3
   476a0:	bhi	47638 <ftello64@plt+0x338e4>
   476a4:	b	475bc <ftello64@plt+0x33868>
   476a8:	ldr	r2, [pc, #548]	; 478d4 <ftello64@plt+0x33b80>
   476ac:	ldr	r4, [sp, #36]	; 0x24
   476b0:	ldr	r0, [sp, #32]
   476b4:	cmp	r4, #0
   476b8:	bne	47760 <ftello64@plt+0x33a0c>
   476bc:	str	r2, [sp, #12]
   476c0:	bl	43ec4 <ftello64@plt+0x30170>
   476c4:	ldr	r2, [sp, #12]
   476c8:	str	r4, [sp, #32]
   476cc:	mov	r0, sl
   476d0:	str	r2, [sp, #12]
   476d4:	bl	13a00 <fclose@plt>
   476d8:	ldr	r2, [sp, #12]
   476dc:	cmp	r0, #0
   476e0:	beq	4778c <ftello64@plt+0x33a38>
   476e4:	ldr	r0, [sp, #20]
   476e8:	str	r2, [sp, #12]
   476ec:	bl	13a00 <fclose@plt>
   476f0:	ldr	r2, [sp, #12]
   476f4:	ldr	r1, [sp, #28]
   476f8:	mov	r4, r2
   476fc:	mov	r0, r1
   47700:	bl	4f894 <ftello64@plt+0x3bb40>
   47704:	ldr	r0, [sp, #24]
   47708:	bl	13448 <gcry_free@plt>
   4770c:	ldr	r0, [sp, #28]
   47710:	bl	13448 <gcry_free@plt>
   47714:	b	47644 <ftello64@plt+0x338f0>
   47718:	bl	138b0 <__errno_location@plt>
   4771c:	ldr	r3, [r0]
   47720:	cmp	r3, #2
   47724:	beq	47644 <ftello64@plt+0x338f0>
   47728:	bl	1385c <gpg_err_code_from_syserror@plt>
   4772c:	cmp	r0, #0
   47730:	uxthne	r0, r0
   47734:	orrne	r5, r0, #134217728	; 0x8000000
   47738:	mov	r4, r5
   4773c:	b	47644 <ftello64@plt+0x338f0>
   47740:	ldr	r0, [sp, #32]
   47744:	bl	44964 <ftello64@plt+0x30c10>
   47748:	ldr	r1, [sp, #20]
   4774c:	ldr	r0, [sp, #32]
   47750:	bl	44c50 <ftello64@plt+0x30efc>
   47754:	subs	r2, r0, #0
   47758:	bne	476ac <ftello64@plt+0x33958>
   4775c:	b	475d0 <ftello64@plt+0x3387c>
   47760:	str	r2, [sp, #12]
   47764:	bl	43ec4 <ftello64@plt+0x30170>
   47768:	mov	r3, #0
   4776c:	str	r3, [sp, #32]
   47770:	mov	r5, #1
   47774:	ldr	r2, [sp, #12]
   47778:	b	476cc <ftello64@plt+0x33978>
   4777c:	bl	13a00 <fclose@plt>
   47780:	mov	r2, r4
   47784:	cmp	r0, #0
   47788:	bne	476e4 <ftello64@plt+0x33990>
   4778c:	ldr	r0, [sp, #20]
   47790:	str	r2, [sp, #12]
   47794:	bl	13a00 <fclose@plt>
   47798:	ldr	r2, [sp, #12]
   4779c:	cmp	r0, #0
   477a0:	beq	477d0 <ftello64@plt+0x33a7c>
   477a4:	mov	r4, r2
   477a8:	ldr	r1, [sp, #28]
   477ac:	b	476fc <ftello64@plt+0x339a8>
   477b0:	uxth	r4, r4
   477b4:	orr	r2, r4, #134217728	; 0x8000000
   477b8:	ldr	r0, [sp, #20]
   477bc:	str	r2, [sp, #12]
   477c0:	bl	13a00 <fclose@plt>
   477c4:	ldr	r2, [sp, #12]
   477c8:	cmp	r0, #0
   477cc:	bne	477a4 <ftello64@plt+0x33a50>
   477d0:	adds	r3, r2, #0
   477d4:	movne	r3, #1
   477d8:	eor	r5, r5, #1
   477dc:	and	r5, r5, #1
   477e0:	orrs	r3, r3, r5
   477e4:	ldr	r1, [sp, #28]
   477e8:	bne	478bc <ftello64@plt+0x33b68>
   477ec:	ldr	r3, [r7, #4]
   477f0:	mov	r2, r6
   477f4:	ldr	r0, [sp, #24]
   477f8:	bl	46920 <ftello64@plt+0x32bcc>
   477fc:	mov	r4, r0
   47800:	b	47704 <ftello64@plt+0x339b0>
   47804:	cmp	r3, #0
   47808:	ldr	r0, [sp, #32]
   4780c:	movne	r5, #1
   47810:	bl	43ec4 <ftello64@plt+0x30170>
   47814:	mov	r3, #0
   47818:	cmn	r4, #1
   4781c:	mov	r0, sl
   47820:	str	r3, [sp, #32]
   47824:	bne	4777c <ftello64@plt+0x33a28>
   47828:	bl	13a00 <fclose@plt>
   4782c:	cmp	r0, #0
   47830:	beq	4786c <ftello64@plt+0x33b18>
   47834:	bl	1385c <gpg_err_code_from_syserror@plt>
   47838:	subs	r4, r0, #0
   4783c:	bne	477b0 <ftello64@plt+0x33a5c>
   47840:	ldr	r0, [sp, #20]
   47844:	bl	13a00 <fclose@plt>
   47848:	subs	r2, r0, #0
   4784c:	beq	477d0 <ftello64@plt+0x33a7c>
   47850:	bl	1385c <gpg_err_code_from_syserror@plt>
   47854:	subs	r2, r0, #0
   47858:	beq	4787c <ftello64@plt+0x33b28>
   4785c:	uxth	r4, r2
   47860:	orr	r4, r4, #134217728	; 0x8000000
   47864:	ldr	r1, [sp, #28]
   47868:	b	476fc <ftello64@plt+0x339a8>
   4786c:	ldr	r0, [sp, #20]
   47870:	bl	13a00 <fclose@plt>
   47874:	subs	r2, r0, #0
   47878:	bne	47850 <ftello64@plt+0x33afc>
   4787c:	mov	r3, r2
   47880:	b	477d8 <ftello64@plt+0x33a84>
   47884:	ldr	r3, [r0, #20]
   47888:	mov	r0, r4
   4788c:	rev	r5, r3
   47890:	bl	13424 <time@plt>
   47894:	add	r3, r5, #10752	; 0x2a00
   47898:	add	r3, r3, #48	; 0x30
   4789c:	cmp	r3, r0
   478a0:	bls	474c0 <ftello64@plt+0x3376c>
   478a4:	mov	r0, sl
   478a8:	bl	13a00 <fclose@plt>
   478ac:	ldr	r0, [sp, #32]
   478b0:	bl	43ec4 <ftello64@plt+0x30170>
   478b4:	b	47644 <ftello64@plt+0x338f0>
   478b8:	bl	134b4 <__stack_chk_fail@plt>
   478bc:	mov	r4, r2
   478c0:	b	476fc <ftello64@plt+0x339a8>
   478c4:	andeq	r6, r7, r8, ror #19
   478c8:	strheq	sp, [r5], -r0
   478cc:	stmdaeq	r0, {r0, r2, r6}
   478d0:	stmdaeq	r0, {r0, r3, r6}
   478d4:	stmdaeq	r0, {r0, r1, r3, r4, r5}
   478d8:	push	{r4, r5, r6, r7, r8, r9, lr}
   478dc:	ldr	r6, [r1]
   478e0:	cmp	r6, #0
   478e4:	beq	47bb8 <ftello64@plt+0x33e64>
   478e8:	ldr	r7, [r0]
   478ec:	ldrb	ip, [r7]
   478f0:	tst	ip, #128	; 0x80
   478f4:	beq	47bac <ftello64@plt+0x33e58>
   478f8:	ands	r5, ip, #64	; 0x40
   478fc:	sub	r8, r6, #1
   47900:	beq	47a58 <ftello64@plt+0x33d04>
   47904:	cmp	r8, #0
   47908:	and	ip, ip, #63	; 0x3f
   4790c:	beq	47bac <ftello64@plt+0x33e58>
   47910:	cmp	ip, #8
   47914:	ldrb	r5, [r7, #1]
   47918:	sub	r4, r6, #2
   4791c:	beq	47c24 <ftello64@plt+0x33ed0>
   47920:	cmp	r5, #191	; 0xbf
   47924:	mov	lr, ip
   47928:	addle	r7, r7, #2
   4792c:	ble	47aa4 <ftello64@plt+0x33d50>
   47930:	cmp	r5, #223	; 0xdf
   47934:	ble	47c30 <ftello64@plt+0x33edc>
   47938:	cmp	r5, #255	; 0xff
   4793c:	bne	47c24 <ftello64@plt+0x33ed0>
   47940:	cmp	r4, #3
   47944:	bls	47bac <ftello64@plt+0x33e58>
   47948:	ldr	r5, [r7, #2]
   4794c:	sub	r4, ip, #2
   47950:	rev	r5, r5
   47954:	cmp	r4, #61	; 0x3d
   47958:	ldrls	pc, [pc, r4, lsl #2]
   4795c:	b	47c24 <ftello64@plt+0x33ed0>
   47960:	andeq	r7, r4, r4, asr #23
   47964:	andeq	r7, r4, r4, lsr #24
   47968:	andeq	r7, r4, r4, lsr #24
   4796c:	andeq	r7, r4, r4, asr #23
   47970:	andeq	r7, r4, r4, asr #23
   47974:	andeq	r7, r4, r4, asr #23
   47978:	andeq	r7, r4, r4, lsr #24
   4797c:	andeq	r7, r4, r4, lsr #24
   47980:	andeq	r7, r4, r4, asr #23
   47984:	andeq	r7, r4, r4, lsr #24
   47988:	andeq	r7, r4, r4, asr #23
   4798c:	andeq	r7, r4, r4, asr #23
   47990:	andeq	r7, r4, r4, asr #23
   47994:	andeq	r7, r4, r4, lsr #24
   47998:	andeq	r7, r4, r4, asr #23
   4799c:	andeq	r7, r4, r4, asr #23
   479a0:	andeq	r7, r4, r4, lsr #24
   479a4:	andeq	r7, r4, r4, lsr #24
   479a8:	andeq	r7, r4, r4, lsr #24
   479ac:	andeq	r7, r4, r4, lsr #24
   479b0:	andeq	r7, r4, r4, lsr #24
   479b4:	andeq	r7, r4, r4, lsr #24
   479b8:	andeq	r7, r4, r4, lsr #24
   479bc:	andeq	r7, r4, r4, lsr #24
   479c0:	andeq	r7, r4, r4, lsr #24
   479c4:	andeq	r7, r4, r4, lsr #24
   479c8:	andeq	r7, r4, r4, lsr #24
   479cc:	andeq	r7, r4, r4, lsr #24
   479d0:	andeq	r7, r4, r4, lsr #24
   479d4:	andeq	r7, r4, r4, lsr #24
   479d8:	andeq	r7, r4, r4, lsr #24
   479dc:	andeq	r7, r4, r4, lsr #24
   479e0:	andeq	r7, r4, r4, lsr #24
   479e4:	andeq	r7, r4, r4, lsr #24
   479e8:	andeq	r7, r4, r4, lsr #24
   479ec:	andeq	r7, r4, r4, lsr #24
   479f0:	andeq	r7, r4, r4, lsr #24
   479f4:	andeq	r7, r4, r4, lsr #24
   479f8:	andeq	r7, r4, r4, lsr #24
   479fc:	andeq	r7, r4, r4, lsr #24
   47a00:	andeq	r7, r4, r4, lsr #24
   47a04:	andeq	r7, r4, r4, lsr #24
   47a08:	andeq	r7, r4, r4, lsr #24
   47a0c:	andeq	r7, r4, r4, lsr #24
   47a10:	andeq	r7, r4, r4, lsr #24
   47a14:	andeq	r7, r4, r4, lsr #24
   47a18:	andeq	r7, r4, r4, lsr #24
   47a1c:	andeq	r7, r4, r4, lsr #24
   47a20:	andeq	r7, r4, r4, lsr #24
   47a24:	andeq	r7, r4, r4, lsr #24
   47a28:	andeq	r7, r4, r4, lsr #24
   47a2c:	andeq	r7, r4, r4, lsr #24
   47a30:	andeq	r7, r4, r4, lsr #24
   47a34:	andeq	r7, r4, r4, lsr #24
   47a38:	andeq	r7, r4, r4, lsr #24
   47a3c:	andeq	r7, r4, r4, lsr #24
   47a40:	andeq	r7, r4, r4, lsr #24
   47a44:	andeq	r7, r4, r4, lsr #24
   47a48:	andeq	r7, r4, r4, lsr #24
   47a4c:	andeq	r7, r4, r4, asr #23
   47a50:	andeq	r7, r4, r4, lsr #24
   47a54:	andeq	r7, r4, r4, asr #23
   47a58:	and	lr, ip, #3
   47a5c:	cmp	lr, #3
   47a60:	beq	47c24 <ftello64@plt+0x33ed0>
   47a64:	mov	r4, #1
   47a68:	lsl	r4, r4, lr
   47a6c:	cmp	r4, r8
   47a70:	bhi	47bac <ftello64@plt+0x33e58>
   47a74:	add	r6, r7, #1
   47a78:	add	r9, r4, #1
   47a7c:	mov	lr, r6
   47a80:	add	r7, r7, r9
   47a84:	ldrb	r9, [lr], #1
   47a88:	cmp	lr, r7
   47a8c:	orr	r5, r9, r5, lsl #8
   47a90:	bne	47a84 <ftello64@plt+0x33d30>
   47a94:	asr	ip, ip, #2
   47a98:	add	r7, r6, r4
   47a9c:	and	lr, ip, #15
   47aa0:	sub	r4, r8, r4
   47aa4:	sub	ip, lr, #2
   47aa8:	cmp	ip, #61	; 0x3d
   47aac:	ldrls	pc, [pc, ip, lsl #2]
   47ab0:	b	47c24 <ftello64@plt+0x33ed0>
   47ab4:	ldrdeq	r7, [r4], -r8
   47ab8:	andeq	r7, r4, r4, lsr #24
   47abc:	andeq	r7, r4, r4, lsr #24
   47ac0:	ldrdeq	r7, [r4], -r8
   47ac4:	ldrdeq	r7, [r4], -r8
   47ac8:	ldrdeq	r7, [r4], -r8
   47acc:	andeq	r7, r4, r4, lsr #24
   47ad0:	andeq	r7, r4, r4, lsr #24
   47ad4:	ldrdeq	r7, [r4], -r8
   47ad8:	andeq	r7, r4, r4, lsr #24
   47adc:	ldrdeq	r7, [r4], -r8
   47ae0:	ldrdeq	r7, [r4], -r8
   47ae4:	ldrdeq	r7, [r4], -r8
   47ae8:	andeq	r7, r4, r4, lsr #24
   47aec:	ldrdeq	r7, [r4], -r8
   47af0:	ldrdeq	r7, [r4], -r8
   47af4:	andeq	r7, r4, r4, lsr #24
   47af8:	andeq	r7, r4, r4, lsr #24
   47afc:	andeq	r7, r4, r4, lsr #24
   47b00:	andeq	r7, r4, r4, lsr #24
   47b04:	andeq	r7, r4, r4, lsr #24
   47b08:	andeq	r7, r4, r4, lsr #24
   47b0c:	andeq	r7, r4, r4, lsr #24
   47b10:	andeq	r7, r4, r4, lsr #24
   47b14:	andeq	r7, r4, r4, lsr #24
   47b18:	andeq	r7, r4, r4, lsr #24
   47b1c:	andeq	r7, r4, r4, lsr #24
   47b20:	andeq	r7, r4, r4, lsr #24
   47b24:	andeq	r7, r4, r4, lsr #24
   47b28:	andeq	r7, r4, r4, lsr #24
   47b2c:	andeq	r7, r4, r4, lsr #24
   47b30:	andeq	r7, r4, r4, lsr #24
   47b34:	andeq	r7, r4, r4, lsr #24
   47b38:	andeq	r7, r4, r4, lsr #24
   47b3c:	andeq	r7, r4, r4, lsr #24
   47b40:	andeq	r7, r4, r4, lsr #24
   47b44:	andeq	r7, r4, r4, lsr #24
   47b48:	andeq	r7, r4, r4, lsr #24
   47b4c:	andeq	r7, r4, r4, lsr #24
   47b50:	andeq	r7, r4, r4, lsr #24
   47b54:	andeq	r7, r4, r4, lsr #24
   47b58:	andeq	r7, r4, r4, lsr #24
   47b5c:	andeq	r7, r4, r4, lsr #24
   47b60:	andeq	r7, r4, r4, lsr #24
   47b64:	andeq	r7, r4, r4, lsr #24
   47b68:	andeq	r7, r4, r4, lsr #24
   47b6c:	andeq	r7, r4, r4, lsr #24
   47b70:	andeq	r7, r4, r4, lsr #24
   47b74:	andeq	r7, r4, r4, lsr #24
   47b78:	andeq	r7, r4, r4, lsr #24
   47b7c:	andeq	r7, r4, r4, lsr #24
   47b80:	andeq	r7, r4, r4, lsr #24
   47b84:	andeq	r7, r4, r4, lsr #24
   47b88:	andeq	r7, r4, r4, lsr #24
   47b8c:	andeq	r7, r4, r4, lsr #24
   47b90:	andeq	r7, r4, r4, lsr #24
   47b94:	andeq	r7, r4, r4, lsr #24
   47b98:	andeq	r7, r4, r4, lsr #24
   47b9c:	andeq	r7, r4, r4, lsr #24
   47ba0:	ldrdeq	r7, [r4], -r8
   47ba4:	andeq	r7, r4, r4, lsr #24
   47ba8:	ldrdeq	r7, [r4], -r8
   47bac:	ldr	r4, [pc, #164]	; 47c58 <ftello64@plt+0x33f04>
   47bb0:	mov	r0, r4
   47bb4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47bb8:	ldr	r4, [pc, #156]	; 47c5c <ftello64@plt+0x33f08>
   47bbc:	mov	r0, r4
   47bc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47bc4:	cmp	ip, #63	; 0x3f
   47bc8:	cmneq	r5, #1
   47bcc:	beq	47bac <ftello64@plt+0x33e58>
   47bd0:	add	r7, r7, #6
   47bd4:	sub	r4, r6, #6
   47bd8:	cmp	r4, r5
   47bdc:	bcc	47bac <ftello64@plt+0x33e58>
   47be0:	str	r7, [r2]
   47be4:	ldr	ip, [r0]
   47be8:	str	r5, [r3]
   47bec:	ldr	r3, [sp, #28]
   47bf0:	sub	r4, r4, r5
   47bf4:	sub	ip, r7, ip
   47bf8:	str	lr, [r3]
   47bfc:	ldr	r3, [sp, #32]
   47c00:	cmp	r4, #0
   47c04:	add	ip, ip, r5
   47c08:	add	r7, r7, r5
   47c0c:	str	ip, [r3]
   47c10:	str	r7, [r0]
   47c14:	str	r4, [r1]
   47c18:	streq	r4, [r0]
   47c1c:	movne	r4, #0
   47c20:	b	47bb0 <ftello64@plt+0x33e5c>
   47c24:	ldr	r4, [pc, #52]	; 47c60 <ftello64@plt+0x33f0c>
   47c28:	mov	r0, r4
   47c2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   47c30:	sub	r5, r5, #192	; 0xc0
   47c34:	cmp	r4, #0
   47c38:	lsl	r5, r5, #8
   47c3c:	beq	47bac <ftello64@plt+0x33e58>
   47c40:	ldrb	ip, [r7, #2]
   47c44:	sub	r4, r6, #3
   47c48:	add	r7, r7, #3
   47c4c:	add	ip, ip, #192	; 0xc0
   47c50:	add	r5, ip, r5
   47c54:	b	47aa4 <ftello64@plt+0x33d50>
   47c58:	stmdaeq	r0, {r1, r2, r3}
   47c5c:	stmdaeq	r0, {r1, r3, r4, r5}
   47c60:	stmdaeq	r0, {r1, r2, r5}
   47c64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47c68:	sub	sp, sp, #788	; 0x314
   47c6c:	ldr	r5, [pc, #1164]	; 48100 <ftello64@plt+0x343ac>
   47c70:	cmp	r1, #4
   47c74:	str	r2, [sp]
   47c78:	ldr	r3, [r5]
   47c7c:	str	r3, [sp, #780]	; 0x30c
   47c80:	bls	47d34 <ftello64@plt+0x33fe0>
   47c84:	ldrb	fp, [r0]
   47c88:	mov	r6, r0
   47c8c:	sub	r3, fp, #2
   47c90:	cmp	r3, #2
   47c94:	bhi	47d34 <ftello64@plt+0x33fe0>
   47c98:	cmp	fp, #3
   47c9c:	sub	r2, r1, #5
   47ca0:	addgt	r0, r0, #5
   47ca4:	bgt	47cb8 <ftello64@plt+0x33f64>
   47ca8:	cmp	r2, #1
   47cac:	bls	47d34 <ftello64@plt+0x33fe0>
   47cb0:	sub	r2, r1, #7
   47cb4:	add	r0, r6, #7
   47cb8:	cmp	r2, #0
   47cbc:	beq	47d34 <ftello64@plt+0x33fe0>
   47cc0:	ldrb	r3, [r0], #1
   47cc4:	sub	r2, r2, #1
   47cc8:	sub	r1, r3, #1
   47ccc:	str	r1, [sp, #4]
   47cd0:	cmp	r1, #21
   47cd4:	ldrls	pc, [pc, r1, lsl #2]
   47cd8:	b	4804c <ftello64@plt+0x342f8>
   47cdc:	andeq	r7, r4, r4, asr sp
   47ce0:	andeq	r7, r4, r4, asr sp
   47ce4:	andeq	r7, r4, r4, asr sp
   47ce8:	andeq	r8, r4, ip, asr #32
   47cec:	andeq	r8, r4, ip, asr #32
   47cf0:	andeq	r8, r4, ip, asr #32
   47cf4:	andeq	r8, r4, ip, asr #32
   47cf8:	andeq	r8, r4, ip, asr #32
   47cfc:	andeq	r8, r4, ip, asr #32
   47d00:	andeq	r8, r4, ip, asr #32
   47d04:	andeq	r8, r4, ip, asr #32
   47d08:	andeq	r8, r4, ip, asr #32
   47d0c:	andeq	r8, r4, ip, asr #32
   47d10:	andeq	r8, r4, ip, asr #32
   47d14:	andeq	r8, r4, ip, asr #32
   47d18:	andeq	r7, r4, r0, lsl #30
   47d1c:	strdeq	r7, [r4], -r4
   47d20:	andeq	r7, r4, r8, ror #29
   47d24:	ldrdeq	r7, [r4], -ip
   47d28:	andeq	r7, r4, r0, lsl #30
   47d2c:	andeq	r8, r4, ip, asr #32
   47d30:	ldrdeq	r7, [r4], -ip
   47d34:	ldr	r9, [pc, #968]	; 48104 <ftello64@plt+0x343b0>
   47d38:	ldr	r2, [sp, #780]	; 0x30c
   47d3c:	ldr	r3, [r5]
   47d40:	mov	r0, r9
   47d44:	cmp	r2, r3
   47d48:	bne	480fc <ftello64@plt+0x343a8>
   47d4c:	add	sp, sp, #788	; 0x314
   47d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47d54:	mov	r9, #0
   47d58:	mov	sl, #2
   47d5c:	ldr	r1, [sp]
   47d60:	cmp	r2, #1
   47d64:	str	r3, [r1, #4]
   47d68:	bls	47d34 <ftello64@plt+0x33fe0>
   47d6c:	mov	r1, #0
   47d70:	mov	r4, r1
   47d74:	mov	r8, r1
   47d78:	mov	r7, r1
   47d7c:	b	47dc4 <ftello64@plt+0x34070>
   47d80:	bics	r3, r1, #2
   47d84:	bne	47f0c <ftello64@plt+0x341b8>
   47d88:	ldrb	r3, [r0]
   47d8c:	sub	ip, r3, #2
   47d90:	cmp	ip, #252	; 0xfc
   47d94:	bhi	47d34 <ftello64@plt+0x33fe0>
   47d98:	add	r3, r3, #1
   47d9c:	cmp	r3, r2
   47da0:	bhi	47d34 <ftello64@plt+0x33fe0>
   47da4:	add	lr, r1, #1
   47da8:	cmp	sl, lr
   47dac:	add	r0, r0, r3
   47db0:	sub	r2, r2, r3
   47db4:	ble	47e1c <ftello64@plt+0x340c8>
   47db8:	cmp	r2, #1
   47dbc:	mov	r1, lr
   47dc0:	bls	47d34 <ftello64@plt+0x33fe0>
   47dc4:	cmp	r9, #0
   47dc8:	bne	47d80 <ftello64@plt+0x3402c>
   47dcc:	mov	ip, r0
   47dd0:	sub	r2, r2, #2
   47dd4:	ldrh	r3, [ip], #2
   47dd8:	rev16	r3, r3
   47ddc:	uxth	r3, r3
   47de0:	add	r3, r3, #7
   47de4:	lsr	r3, r3, #3
   47de8:	cmp	r2, r3
   47dec:	bcc	47d34 <ftello64@plt+0x33fe0>
   47df0:	cmp	r1, #0
   47df4:	sub	r2, r2, r3
   47df8:	add	lr, r1, #1
   47dfc:	add	r0, ip, r3
   47e00:	moveq	r8, r3
   47e04:	moveq	r7, ip
   47e08:	beq	47db8 <ftello64@plt+0x34064>
   47e0c:	cmp	r1, #1
   47e10:	moveq	r4, r3
   47e14:	cmp	sl, lr
   47e18:	bgt	47db8 <ftello64@plt+0x34064>
   47e1c:	cmp	fp, #3
   47e20:	bgt	47f40 <ftello64@plt+0x341ec>
   47e24:	ldr	r3, [sp, #4]
   47e28:	cmp	r3, #2
   47e2c:	bhi	48098 <ftello64@plt+0x34344>
   47e30:	mov	r2, #0
   47e34:	mov	r1, #1
   47e38:	add	r0, sp, #8
   47e3c:	bl	1340c <gcry_md_open@plt>
   47e40:	subs	r9, r0, #0
   47e44:	bne	47d38 <ftello64@plt+0x33fe4>
   47e48:	mov	r2, r8
   47e4c:	mov	r1, r7
   47e50:	ldr	r0, [sp, #8]
   47e54:	bl	13430 <gcry_md_write@plt>
   47e58:	add	r1, r8, #2
   47e5c:	mov	r2, r4
   47e60:	add	r1, r7, r1
   47e64:	ldr	r0, [sp, #8]
   47e68:	bl	13430 <gcry_md_write@plt>
   47e6c:	mov	r1, r9
   47e70:	ldr	r0, [sp, #8]
   47e74:	bl	1334c <gcry_md_read@plt>
   47e78:	ldr	r4, [sp]
   47e7c:	ldr	r1, [r0, #8]
   47e80:	ldr	r2, [r0, #12]
   47e84:	ldr	lr, [r0]
   47e88:	ldr	ip, [r0, #4]
   47e8c:	ldr	r0, [sp, #8]
   47e90:	str	r1, [r4, #28]
   47e94:	str	r2, [r4, #32]
   47e98:	str	lr, [r4, #20]
   47e9c:	str	ip, [r4, #24]
   47ea0:	bl	132d4 <gcry_md_close@plt>
   47ea4:	cmp	r8, #7
   47ea8:	subhi	r8, r8, #8
   47eac:	addhi	r8, r7, r8
   47eb0:	mov	r3, #16
   47eb4:	ldrhi	r0, [sp]
   47eb8:	str	r3, [r4, #16]
   47ebc:	add	r3, r4, #8
   47ec0:	ldrhi	r1, [r8]
   47ec4:	ldrhi	r2, [r8, #4]
   47ec8:	strls	r9, [r4, #8]
   47ecc:	strls	r9, [r3, #4]
   47ed0:	strhi	r1, [r0, #8]
   47ed4:	strhi	r2, [r3, #4]
   47ed8:	b	47d38 <ftello64@plt+0x33fe4>
   47edc:	mov	r9, #1
   47ee0:	mov	sl, #2
   47ee4:	b	47d5c <ftello64@plt+0x34008>
   47ee8:	mov	r9, #1
   47eec:	mov	sl, #3
   47ef0:	b	47d5c <ftello64@plt+0x34008>
   47ef4:	mov	r9, #0
   47ef8:	mov	sl, #4
   47efc:	b	47d5c <ftello64@plt+0x34008>
   47f00:	mov	r9, #0
   47f04:	mov	sl, #3
   47f08:	b	47d5c <ftello64@plt+0x34008>
   47f0c:	ldrh	r3, [r0]
   47f10:	sub	r2, r2, #2
   47f14:	rev16	r3, r3
   47f18:	uxth	r3, r3
   47f1c:	add	r3, r3, #7
   47f20:	lsr	r3, r3, #3
   47f24:	cmp	r3, r2
   47f28:	bhi	47d34 <ftello64@plt+0x33fe0>
   47f2c:	add	ip, r3, #2
   47f30:	sub	r2, r2, r3
   47f34:	add	r0, r0, ip
   47f38:	add	lr, r1, #1
   47f3c:	b	47e0c <ftello64@plt+0x340b8>
   47f40:	sub	r4, r0, r6
   47f44:	add	r8, r4, #3
   47f48:	cmp	r8, #768	; 0x300
   47f4c:	bcc	48054 <ftello64@plt+0x34300>
   47f50:	mov	r2, #0
   47f54:	mov	r1, #2
   47f58:	add	r0, sp, #8
   47f5c:	bl	1340c <gcry_md_open@plt>
   47f60:	subs	r9, r0, #0
   47f64:	bne	47d38 <ftello64@plt+0x33fe4>
   47f68:	ldr	r8, [sp, #8]
   47f6c:	ldr	r3, [r8, #4]
   47f70:	ldr	r2, [r8, #8]
   47f74:	cmp	r3, r2
   47f78:	movne	r9, r8
   47f7c:	beq	480dc <ftello64@plt+0x34388>
   47f80:	add	r1, r8, r3
   47f84:	mvn	r0, #102	; 0x66
   47f88:	add	r3, r3, #1
   47f8c:	str	r3, [r8, #4]
   47f90:	strb	r0, [r1, #12]
   47f94:	ldr	r3, [r9, #4]
   47f98:	cmp	r3, r2
   47f9c:	movne	r8, r9
   47fa0:	beq	480bc <ftello64@plt+0x34368>
   47fa4:	add	r0, r9, r3
   47fa8:	lsr	r1, r4, #8
   47fac:	add	r3, r3, #1
   47fb0:	str	r3, [r9, #4]
   47fb4:	strb	r1, [r0, #12]
   47fb8:	ldr	r3, [r8, #4]
   47fbc:	cmp	r3, r2
   47fc0:	movne	r0, r8
   47fc4:	beq	480a0 <ftello64@plt+0x3434c>
   47fc8:	add	ip, r8, r3
   47fcc:	add	r3, r3, #1
   47fd0:	mov	r2, r4
   47fd4:	str	r3, [r8, #4]
   47fd8:	mov	r1, r6
   47fdc:	strb	r4, [ip, #12]
   47fe0:	bl	13430 <gcry_md_write@plt>
   47fe4:	mov	r1, #0
   47fe8:	ldr	r0, [sp, #8]
   47fec:	bl	1334c <gcry_md_read@plt>
   47ff0:	ldr	r4, [sp]
   47ff4:	ldr	r2, [r0]
   47ff8:	ldr	lr, [r0, #4]
   47ffc:	ldr	ip, [r0, #8]
   48000:	ldr	r1, [r0, #12]
   48004:	str	r2, [r4, #20]
   48008:	str	lr, [r4, #24]
   4800c:	str	ip, [r4, #28]
   48010:	str	r1, [r4, #32]
   48014:	ldr	r2, [r0, #16]
   48018:	ldr	r0, [sp, #8]
   4801c:	str	r2, [r4, #36]	; 0x24
   48020:	bl	132d4 <gcry_md_close@plt>
   48024:	ldr	r1, [sp]
   48028:	mov	r2, #20
   4802c:	mov	r3, r1
   48030:	str	r2, [r1, #16]
   48034:	ldr	r2, [r3, #32]!
   48038:	mov	r9, #0
   4803c:	ldr	r3, [r3, #4]
   48040:	str	r2, [r1, #8]
   48044:	str	r3, [r1, #12]
   48048:	b	47d38 <ftello64@plt+0x33fe4>
   4804c:	ldr	r9, [pc, #180]	; 48108 <ftello64@plt+0x343b4>
   48050:	b	47d38 <ftello64@plt+0x33fe4>
   48054:	mvn	r3, #102	; 0x66
   48058:	mov	r1, r6
   4805c:	lsr	ip, r4, #8
   48060:	mov	r2, r4
   48064:	strb	r3, [sp, #12]
   48068:	add	r0, sp, #15
   4806c:	add	r3, r3, #868	; 0x364
   48070:	strb	r4, [sp, #14]
   48074:	strb	ip, [sp, #13]
   48078:	bl	13580 <__memcpy_chk@plt>
   4807c:	ldr	r1, [sp]
   48080:	mov	r3, r8
   48084:	add	r2, sp, #12
   48088:	add	r1, r1, #20
   4808c:	mov	r0, #2
   48090:	bl	13a84 <gcry_md_hash_buffer@plt>
   48094:	b	48024 <ftello64@plt+0x342d0>
   48098:	ldr	r9, [pc, #108]	; 4810c <ftello64@plt+0x343b8>
   4809c:	b	47d38 <ftello64@plt+0x33fe4>
   480a0:	mov	r2, #0
   480a4:	mov	r0, r8
   480a8:	mov	r1, r2
   480ac:	bl	13430 <gcry_md_write@plt>
   480b0:	ldr	r3, [r8, #4]
   480b4:	ldr	r0, [sp, #8]
   480b8:	b	47fc8 <ftello64@plt+0x34274>
   480bc:	mov	r2, #0
   480c0:	mov	r1, r2
   480c4:	mov	r0, r9
   480c8:	bl	13430 <gcry_md_write@plt>
   480cc:	ldr	r8, [sp, #8]
   480d0:	ldr	r3, [r9, #4]
   480d4:	ldr	r2, [r8, #8]
   480d8:	b	47fa4 <ftello64@plt+0x34250>
   480dc:	mov	r2, r9
   480e0:	mov	r1, r9
   480e4:	mov	r0, r8
   480e8:	bl	13430 <gcry_md_write@plt>
   480ec:	ldr	r9, [sp, #8]
   480f0:	ldr	r3, [r8, #4]
   480f4:	ldr	r2, [r9, #8]
   480f8:	b	47f80 <ftello64@plt+0x3422c>
   480fc:	bl	134b4 <__stack_chk_fail@plt>
   48100:	andeq	r6, r7, r8, ror #19
   48104:	stmdaeq	r0, {r1, r2, r3}
   48108:	stmdaeq	r0, {r0, r2, r4, r7}
   4810c:	stmdaeq	r0, {r2, r4, r6}
   48110:	ldr	r3, [r0, #16]
   48114:	push	{r4, r5, r6, lr}
   48118:	cmp	r3, #0
   4811c:	bne	48160 <ftello64@plt+0x3440c>
   48120:	mov	r5, r0
   48124:	ldr	r0, [r0, #56]	; 0x38
   48128:	cmp	r0, #0
   4812c:	beq	48140 <ftello64@plt+0x343ec>
   48130:	ldr	r4, [r0]
   48134:	bl	13448 <gcry_free@plt>
   48138:	subs	r0, r4, #0
   4813c:	bne	48130 <ftello64@plt+0x343dc>
   48140:	ldr	r0, [r5, #96]	; 0x60
   48144:	cmp	r0, #0
   48148:	popeq	{r4, r5, r6, pc}
   4814c:	ldr	r4, [r0]
   48150:	bl	13448 <gcry_free@plt>
   48154:	subs	r0, r4, #0
   48158:	bne	4814c <ftello64@plt+0x343f8>
   4815c:	pop	{r4, r5, r6, pc}
   48160:	ldr	r3, [pc, #12]	; 48174 <ftello64@plt+0x34420>
   48164:	ldr	r2, [pc, #12]	; 48178 <ftello64@plt+0x34424>
   48168:	ldr	r1, [pc, #12]	; 4817c <ftello64@plt+0x34428>
   4816c:	ldr	r0, [pc, #12]	; 48180 <ftello64@plt+0x3442c>
   48170:	bl	13d3c <__assert_fail@plt>
   48174:	andeq	r3, r6, r4, lsl r9
   48178:	strdeq	r0, [r0], -lr
   4817c:	andeq	r3, r6, r4, lsr r9
   48180:	andeq	r3, r6, r0, asr r9
   48184:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48188:	sub	sp, sp, #44	; 0x2c
   4818c:	ldr	r9, [pc, #840]	; 484dc <ftello64@plt+0x34788>
   48190:	mov	r5, r3
   48194:	mov	r4, r2
   48198:	ldr	r3, [r9]
   4819c:	str	r0, [sp, #12]
   481a0:	str	r1, [sp, #8]
   481a4:	mov	r0, r5
   481a8:	mov	r2, #108	; 0x6c
   481ac:	mov	r1, #0
   481b0:	str	r3, [sp, #36]	; 0x24
   481b4:	bl	13904 <memset@plt>
   481b8:	cmp	r4, #0
   481bc:	ldr	r7, [sp, #12]
   481c0:	movne	r3, #0
   481c4:	mov	r6, #0
   481c8:	mov	r8, r6
   481cc:	mov	sl, #1
   481d0:	strne	r3, [r4]
   481d4:	mov	r3, r7
   481d8:	b	48240 <ftello64@plt+0x344ec>
   481dc:	cmp	r3, #6
   481e0:	beq	481f4 <ftello64@plt+0x344a0>
   481e4:	cmp	r3, #5
   481e8:	bne	48410 <ftello64@plt+0x346bc>
   481ec:	mov	r2, #1
   481f0:	str	r2, [r5]
   481f4:	cmp	r4, #0
   481f8:	beq	48370 <ftello64@plt+0x3461c>
   481fc:	ldr	r2, [r4]
   48200:	ldr	r1, [sp, #24]
   48204:	cmp	r3, #2
   48208:	add	r2, r2, r1
   4820c:	str	r2, [r4]
   48210:	beq	4829c <ftello64@plt+0x34548>
   48214:	cmp	r3, #13
   48218:	beq	482ac <ftello64@plt+0x34558>
   4821c:	sub	r2, r3, #5
   48220:	cmp	r2, #1
   48224:	bls	48370 <ftello64@plt+0x3461c>
   48228:	cmp	r3, #14
   4822c:	beq	482dc <ftello64@plt+0x34588>
   48230:	cmp	r3, #7
   48234:	beq	482f8 <ftello64@plt+0x345a4>
   48238:	ldr	r3, [sp, #12]
   4823c:	mov	sl, #0
   48240:	cmp	r3, #0
   48244:	beq	483e4 <ftello64@plt+0x34690>
   48248:	add	r3, sp, #24
   4824c:	str	r3, [sp, #4]
   48250:	add	r3, sp, #32
   48254:	str	r3, [sp]
   48258:	add	r0, sp, #12
   4825c:	add	r3, sp, #28
   48260:	add	r2, sp, #20
   48264:	add	r1, sp, #8
   48268:	bl	478d8 <ftello64@plt+0x33b84>
   4826c:	subs	fp, r0, #0
   48270:	bne	48404 <ftello64@plt+0x346b0>
   48274:	cmp	sl, #0
   48278:	ldr	r3, [sp, #32]
   4827c:	bne	481dc <ftello64@plt+0x34488>
   48280:	sub	r2, r3, #5
   48284:	cmp	r2, #1
   48288:	bls	483e4 <ftello64@plt+0x34690>
   4828c:	cmp	r4, #0
   48290:	bne	481fc <ftello64@plt+0x344a8>
   48294:	cmp	r3, #2
   48298:	bne	48214 <ftello64@plt+0x344c0>
   4829c:	ldr	r3, [r5, #12]
   482a0:	add	r3, r3, #1
   482a4:	str	r3, [r5, #12]
   482a8:	b	48238 <ftello64@plt+0x344e4>
   482ac:	ldr	r3, [r5, #8]
   482b0:	add	r3, r3, #1
   482b4:	cmp	r3, #1
   482b8:	str	r3, [r5, #8]
   482bc:	bne	4838c <ftello64@plt+0x34638>
   482c0:	ldr	r3, [sp, #20]
   482c4:	ldr	r2, [sp, #28]
   482c8:	sub	r3, r3, r7
   482cc:	str	r3, [r5, #100]	; 0x64
   482d0:	str	r2, [r5, #104]	; 0x68
   482d4:	add	r6, r5, #96	; 0x60
   482d8:	b	48238 <ftello64@plt+0x344e4>
   482dc:	ldr	r3, [sp, #28]
   482e0:	cmp	r3, #0
   482e4:	beq	482f8 <ftello64@plt+0x345a4>
   482e8:	ldr	r3, [sp, #20]
   482ec:	ldrb	r3, [r3]
   482f0:	cmp	r3, #35	; 0x23
   482f4:	beq	48238 <ftello64@plt+0x344e4>
   482f8:	ldr	r3, [r5, #4]
   482fc:	add	r3, r3, #1
   48300:	cmp	r3, #1
   48304:	str	r3, [r5, #4]
   48308:	beq	483c0 <ftello64@plt+0x3466c>
   4830c:	mov	r1, #40	; 0x28
   48310:	mov	r0, #1
   48314:	bl	13910 <gcry_calloc@plt>
   48318:	subs	sl, r0, #0
   4831c:	beq	484b8 <ftello64@plt+0x34764>
   48320:	mov	r2, sl
   48324:	ldr	r1, [sp, #28]
   48328:	ldr	r0, [sp, #20]
   4832c:	bl	47c64 <ftello64@plt+0x33f10>
   48330:	subs	fp, r0, #0
   48334:	streq	sl, [r8]
   48338:	moveq	r8, sl
   4833c:	beq	48238 <ftello64@plt+0x344e4>
   48340:	mov	r0, sl
   48344:	bl	13448 <gcry_free@plt>
   48348:	ldr	r2, [r5, #4]
   4834c:	uxth	r3, fp
   48350:	sub	r2, r2, #1
   48354:	cmp	r3, #84	; 0x54
   48358:	cmpne	r3, #149	; 0x95
   4835c:	str	r2, [r5, #4]
   48360:	beq	48238 <ftello64@plt+0x344e4>
   48364:	mov	r0, r5
   48368:	bl	48110 <ftello64@plt+0x343bc>
   4836c:	b	48488 <ftello64@plt+0x34734>
   48370:	add	r2, r5, #16
   48374:	ldr	r1, [sp, #28]
   48378:	ldr	r0, [sp, #20]
   4837c:	bl	47c64 <ftello64@plt+0x33f10>
   48380:	subs	fp, r0, #0
   48384:	beq	48238 <ftello64@plt+0x344e4>
   48388:	b	48364 <ftello64@plt+0x34610>
   4838c:	mov	r1, #12
   48390:	mov	r0, #1
   48394:	bl	13910 <gcry_calloc@plt>
   48398:	cmp	r0, #0
   4839c:	beq	48498 <ftello64@plt+0x34744>
   483a0:	ldr	r3, [sp, #20]
   483a4:	ldr	r2, [sp, #28]
   483a8:	sub	r3, r3, r7
   483ac:	str	r3, [r0, #4]
   483b0:	str	r2, [r0, #8]
   483b4:	str	r0, [r6]
   483b8:	mov	r6, r0
   483bc:	b	48238 <ftello64@plt+0x344e4>
   483c0:	add	sl, r5, #56	; 0x38
   483c4:	mov	r2, sl
   483c8:	ldr	r1, [sp, #28]
   483cc:	ldr	r0, [sp, #20]
   483d0:	bl	47c64 <ftello64@plt+0x33f10>
   483d4:	subs	fp, r0, #0
   483d8:	bne	48348 <ftello64@plt+0x345f4>
   483dc:	mov	r8, sl
   483e0:	b	48238 <ftello64@plt+0x344e4>
   483e4:	mov	fp, #0
   483e8:	ldr	r2, [sp, #36]	; 0x24
   483ec:	ldr	r3, [r9]
   483f0:	mov	r0, fp
   483f4:	cmp	r2, r3
   483f8:	bne	484d8 <ftello64@plt+0x34784>
   483fc:	add	sp, sp, #44	; 0x2c
   48400:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48404:	mov	r0, r5
   48408:	bl	48110 <ftello64@plt+0x343bc>
   4840c:	b	483e8 <ftello64@plt+0x34694>
   48410:	cmp	r4, #0
   48414:	moveq	r0, r5
   48418:	ldrne	r3, [r4]
   4841c:	ldrne	r2, [sp, #24]
   48420:	movne	r0, r5
   48424:	addne	r3, r3, r2
   48428:	strne	r3, [r4]
   4842c:	bl	48110 <ftello64@plt+0x343bc>
   48430:	ldr	fp, [pc, #168]	; 484e0 <ftello64@plt+0x3478c>
   48434:	b	48488 <ftello64@plt+0x34734>
   48438:	add	r3, sp, #24
   4843c:	str	r3, [sp, #4]
   48440:	add	r3, sp, #32
   48444:	str	r3, [sp]
   48448:	add	r2, sp, #20
   4844c:	add	r3, sp, #28
   48450:	add	r1, sp, #8
   48454:	add	r0, sp, #12
   48458:	bl	478d8 <ftello64@plt+0x33b84>
   4845c:	cmp	r0, #0
   48460:	bne	483e8 <ftello64@plt+0x34694>
   48464:	ldr	r3, [sp, #32]
   48468:	sub	r3, r3, #5
   4846c:	cmp	r3, #1
   48470:	bls	483e8 <ftello64@plt+0x34694>
   48474:	cmp	r4, #0
   48478:	ldrne	r3, [r4]
   4847c:	ldrne	r2, [sp, #24]
   48480:	addne	r3, r3, r2
   48484:	strne	r3, [r4]
   48488:	ldr	r3, [sp, #12]
   4848c:	cmp	r3, #0
   48490:	bne	48438 <ftello64@plt+0x346e4>
   48494:	b	483e8 <ftello64@plt+0x34694>
   48498:	bl	1385c <gpg_err_code_from_syserror@plt>
   4849c:	cmp	r0, #0
   484a0:	beq	483e4 <ftello64@plt+0x34690>
   484a4:	uxth	fp, r0
   484a8:	mov	r0, r5
   484ac:	orr	fp, fp, #134217728	; 0x8000000
   484b0:	bl	48110 <ftello64@plt+0x343bc>
   484b4:	b	48488 <ftello64@plt+0x34734>
   484b8:	bl	1385c <gpg_err_code_from_syserror@plt>
   484bc:	subs	fp, r0, #0
   484c0:	beq	483e4 <ftello64@plt+0x34690>
   484c4:	uxth	fp, fp
   484c8:	mov	r0, r5
   484cc:	orr	fp, fp, #134217728	; 0x8000000
   484d0:	bl	48110 <ftello64@plt+0x343bc>
   484d4:	b	48488 <ftello64@plt+0x34734>
   484d8:	bl	134b4 <__stack_chk_fail@plt>
   484dc:	andeq	r6, r7, r8, ror #19
   484e0:	stmdaeq	r0, {r1, r2, r5}
   484e4:	push	{r4, lr}
   484e8:	mov	r0, #6
   484ec:	ldr	r4, [pc, #28]	; 48510 <ftello64@plt+0x347bc>
   484f0:	ldr	r1, [pc, #28]	; 48514 <ftello64@plt+0x347c0>
   484f4:	bl	13aa8 <setlocale@plt>
   484f8:	mov	r0, r4
   484fc:	ldr	r1, [pc, #20]	; 48518 <ftello64@plt+0x347c4>
   48500:	bl	13c04 <bindtextdomain@plt>
   48504:	mov	r0, r4
   48508:	pop	{r4, lr}
   4850c:	b	13514 <textdomain@plt>
   48510:	andeq	r3, r6, r8, ror r9
   48514:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   48518:	andeq	r3, r6, r4, ror #18
   4851c:	push	{r4, r5, r6, lr}
   48520:	mov	r1, #0
   48524:	ldr	r0, [pc, #88]	; 48584 <ftello64@plt+0x34830>
   48528:	bl	13610 <bind_textdomain_codeset@plt>
   4852c:	subs	r4, r0, #0
   48530:	beq	4855c <ftello64@plt+0x34808>
   48534:	mov	r0, r4
   48538:	bl	139d0 <gcry_xstrdup@plt>
   4853c:	ldr	r1, [pc, #68]	; 48588 <ftello64@plt+0x34834>
   48540:	mov	r4, r0
   48544:	ldr	r0, [pc, #56]	; 48584 <ftello64@plt+0x34830>
   48548:	bl	13610 <bind_textdomain_codeset@plt>
   4854c:	subs	r5, r0, #0
   48550:	beq	48574 <ftello64@plt+0x34820>
   48554:	mov	r0, r4
   48558:	pop	{r4, r5, r6, pc}
   4855c:	mov	r0, #14
   48560:	bl	13afc <nl_langinfo@plt>
   48564:	subs	r4, r0, #0
   48568:	bne	48534 <ftello64@plt+0x347e0>
   4856c:	mov	r0, r4
   48570:	pop	{r4, r5, r6, pc}
   48574:	mov	r0, r4
   48578:	bl	13448 <gcry_free@plt>
   4857c:	mov	r4, r5
   48580:	b	48554 <ftello64@plt+0x34800>
   48584:	andeq	r3, r6, r8, ror r9
   48588:	andeq	r3, r6, r0, lsl #19
   4858c:	push	{r4, lr}
   48590:	subs	r4, r0, #0
   48594:	popeq	{r4, pc}
   48598:	mov	r1, r4
   4859c:	ldr	r0, [pc, #12]	; 485b0 <ftello64@plt+0x3485c>
   485a0:	bl	13610 <bind_textdomain_codeset@plt>
   485a4:	mov	r0, r4
   485a8:	pop	{r4, lr}
   485ac:	b	13448 <gcry_free@plt>
   485b0:	andeq	r3, r6, r8, ror r9
   485b4:	push	{r4, r5, r6, lr}
   485b8:	mov	r5, r0
   485bc:	bl	4851c <ftello64@plt+0x347c8>
   485c0:	mov	r1, r5
   485c4:	mov	r2, #5
   485c8:	mov	r4, r0
   485cc:	mov	r0, #0
   485d0:	bl	13484 <dcgettext@plt>
   485d4:	cmp	r4, #0
   485d8:	mov	r5, r0
   485dc:	beq	485f4 <ftello64@plt+0x348a0>
   485e0:	mov	r1, r4
   485e4:	ldr	r0, [pc, #16]	; 485fc <ftello64@plt+0x348a8>
   485e8:	bl	13610 <bind_textdomain_codeset@plt>
   485ec:	mov	r0, r4
   485f0:	bl	13448 <gcry_free@plt>
   485f4:	mov	r0, r5
   485f8:	pop	{r4, r5, r6, pc}
   485fc:	andeq	r3, r6, r8, ror r9
   48600:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   48604:	subs	r5, r0, #0
   48608:	mov	r6, r1
   4860c:	beq	4870c <ftello64@plt+0x349b8>
   48610:	ldr	r8, [pc, #376]	; 48790 <ftello64@plt+0x34a3c>
   48614:	ldr	r4, [r8]
   48618:	cmp	r4, #0
   4861c:	bne	48630 <ftello64@plt+0x348dc>
   48620:	b	48678 <ftello64@plt+0x34924>
   48624:	ldr	r4, [r4]
   48628:	cmp	r4, #0
   4862c:	beq	48678 <ftello64@plt+0x34924>
   48630:	mov	r1, r5
   48634:	add	r0, r4, #8
   48638:	bl	1328c <strcmp@plt>
   4863c:	cmp	r0, #0
   48640:	bne	48624 <ftello64@plt+0x348d0>
   48644:	ldr	r3, [r4, #4]
   48648:	cmp	r3, #0
   4864c:	beq	48678 <ftello64@plt+0x34924>
   48650:	ldr	r2, [r3, #4]
   48654:	cmp	r6, r2
   48658:	bne	4866c <ftello64@plt+0x34918>
   4865c:	b	48728 <ftello64@plt+0x349d4>
   48660:	ldr	r2, [r3, #4]
   48664:	cmp	r2, r6
   48668:	beq	48728 <ftello64@plt+0x349d4>
   4866c:	ldr	r3, [r3]
   48670:	cmp	r3, #0
   48674:	bne	48660 <ftello64@plt+0x3490c>
   48678:	mov	r1, #0
   4867c:	mov	r0, #5
   48680:	bl	13aa8 <setlocale@plt>
   48684:	cmp	r0, #0
   48688:	beq	4870c <ftello64@plt+0x349b8>
   4868c:	bl	13d00 <gcry_strdup@plt>
   48690:	subs	r9, r0, #0
   48694:	beq	4870c <ftello64@plt+0x349b8>
   48698:	mov	r1, r5
   4869c:	mov	r0, #5
   486a0:	bl	13aa8 <setlocale@plt>
   486a4:	cmp	r0, #0
   486a8:	beq	48748 <ftello64@plt+0x349f4>
   486ac:	ldr	r1, [pc, #224]	; 48794 <ftello64@plt+0x34a40>
   486b0:	ldr	r0, [pc, #224]	; 48798 <ftello64@plt+0x34a44>
   486b4:	bl	13c04 <bindtextdomain@plt>
   486b8:	mov	r2, #5
   486bc:	mov	r1, r6
   486c0:	mov	r0, #0
   486c4:	bl	13484 <dcgettext@plt>
   486c8:	mov	r1, r9
   486cc:	mov	r7, r0
   486d0:	mov	r0, #5
   486d4:	bl	13aa8 <setlocale@plt>
   486d8:	ldr	r1, [pc, #180]	; 48794 <ftello64@plt+0x34a40>
   486dc:	ldr	r0, [pc, #180]	; 48798 <ftello64@plt+0x34a44>
   486e0:	bl	13c04 <bindtextdomain@plt>
   486e4:	cmp	r4, #0
   486e8:	beq	48754 <ftello64@plt+0x34a00>
   486ec:	mov	r0, #12
   486f0:	bl	13214 <gcry_malloc@plt>
   486f4:	cmp	r0, #0
   486f8:	ldrne	r3, [r4, #4]
   486fc:	strdne	r6, [r0, #4]
   48700:	strne	r3, [r0]
   48704:	strne	r0, [r4, #4]
   48708:	b	48730 <ftello64@plt+0x349dc>
   4870c:	mov	r0, #0
   48710:	bl	13448 <gcry_free@plt>
   48714:	mov	r1, r6
   48718:	mov	r2, #5
   4871c:	mov	r0, #0
   48720:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   48724:	b	13484 <dcgettext@plt>
   48728:	ldr	r7, [r3, #8]
   4872c:	mov	r9, #0
   48730:	mov	r0, r9
   48734:	bl	13448 <gcry_free@plt>
   48738:	cmp	r7, #0
   4873c:	beq	48714 <ftello64@plt+0x349c0>
   48740:	mov	r0, r7
   48744:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48748:	mov	r0, r9
   4874c:	bl	13448 <gcry_free@plt>
   48750:	b	48714 <ftello64@plt+0x349c0>
   48754:	mov	r0, r5
   48758:	bl	13814 <strlen@plt>
   4875c:	add	r0, r0, #12
   48760:	bl	13214 <gcry_malloc@plt>
   48764:	subs	r4, r0, #0
   48768:	beq	48730 <ftello64@plt+0x349dc>
   4876c:	mov	r1, r5
   48770:	add	r0, r4, #8
   48774:	bl	135e0 <strcpy@plt>
   48778:	ldr	r2, [r8]
   4877c:	mov	r3, #0
   48780:	str	r2, [r4]
   48784:	str	r4, [r8]
   48788:	str	r3, [r4, #4]
   4878c:	b	486ec <ftello64@plt+0x34998>
   48790:	andeq	r7, r7, ip, asr pc
   48794:	andeq	r3, r6, r4, ror #18
   48798:	andeq	r3, r6, r8, ror r9
   4879c:	push	{r4, r5, r6, r7, lr}
   487a0:	ldrb	r6, [r0]
   487a4:	cmp	r6, #48	; 0x30
   487a8:	beq	48870 <ftello64@plt+0x34b1c>
   487ac:	sub	r7, r6, #48	; 0x30
   487b0:	uxtb	ip, r7
   487b4:	cmp	ip, #9
   487b8:	movhi	ip, #0
   487bc:	bhi	487fc <ftello64@plt+0x34aa8>
   487c0:	ldrb	r4, [r0, #1]
   487c4:	sub	lr, r4, #48	; 0x30
   487c8:	add	r5, r0, #1
   487cc:	mov	ip, #0
   487d0:	b	487e0 <ftello64@plt+0x34a8c>
   487d4:	ldrb	r4, [r5, #1]!
   487d8:	sub	r7, r6, #48	; 0x30
   487dc:	sub	lr, r4, #48	; 0x30
   487e0:	add	ip, ip, ip, lsl #2
   487e4:	uxtb	lr, lr
   487e8:	cmp	lr, #9
   487ec:	mov	r6, r4
   487f0:	add	ip, r7, ip, lsl #1
   487f4:	mov	r0, r5
   487f8:	bls	487d4 <ftello64@plt+0x34a80>
   487fc:	str	ip, [r1]
   48800:	ldrb	r1, [r0]
   48804:	cmp	r1, #46	; 0x2e
   48808:	bne	48888 <ftello64@plt+0x34b34>
   4880c:	ldrb	r4, [r0, #1]
   48810:	add	lr, r0, #1
   48814:	cmp	r4, #48	; 0x30
   48818:	beq	48894 <ftello64@plt+0x34b40>
   4881c:	sub	ip, r4, #48	; 0x30
   48820:	uxtb	r1, ip
   48824:	cmp	r1, #9
   48828:	movhi	r1, #0
   4882c:	bhi	48850 <ftello64@plt+0x34afc>
   48830:	mov	r1, #0
   48834:	ldrb	r4, [lr, #1]!
   48838:	add	r1, r1, r1, lsl #2
   4883c:	add	r1, ip, r1, lsl #1
   48840:	sub	ip, r4, #48	; 0x30
   48844:	uxtb	r0, ip
   48848:	cmp	r0, #9
   4884c:	bls	48834 <ftello64@plt+0x34ae0>
   48850:	str	r1, [r2]
   48854:	ldrb	r2, [lr]
   48858:	cmp	r2, #46	; 0x2e
   4885c:	movne	r2, #0
   48860:	beq	488ac <ftello64@plt+0x34b58>
   48864:	str	r2, [r3]
   48868:	mov	r0, lr
   4886c:	pop	{r4, r5, r6, r7, pc}
   48870:	ldrb	r4, [r0, #1]
   48874:	sub	lr, r4, #48	; 0x30
   48878:	uxtb	ip, lr
   4887c:	cmp	ip, #9
   48880:	movhi	r7, #0
   48884:	bhi	487c8 <ftello64@plt+0x34a74>
   48888:	mov	lr, #0
   4888c:	mov	r0, lr
   48890:	pop	{r4, r5, r6, r7, pc}
   48894:	ldrb	r1, [r0, #2]
   48898:	sub	r1, r1, #48	; 0x30
   4889c:	cmp	r1, #9
   488a0:	bls	48888 <ftello64@plt+0x34b34>
   488a4:	mov	ip, #0
   488a8:	b	48830 <ftello64@plt+0x34adc>
   488ac:	ldrb	r0, [lr, #1]
   488b0:	add	r2, lr, #1
   488b4:	cmp	r0, #48	; 0x30
   488b8:	beq	488fc <ftello64@plt+0x34ba8>
   488bc:	sub	r1, r0, #48	; 0x30
   488c0:	uxtb	r0, r1
   488c4:	cmp	r0, #9
   488c8:	movhi	lr, r2
   488cc:	movhi	r2, #0
   488d0:	bhi	48864 <ftello64@plt+0x34b10>
   488d4:	mov	lr, r2
   488d8:	mov	r2, #0
   488dc:	ldrb	r0, [lr, #1]!
   488e0:	add	r2, r2, r2, lsl #2
   488e4:	add	r2, r1, r2, lsl #1
   488e8:	sub	r1, r0, #48	; 0x30
   488ec:	uxtb	r0, r1
   488f0:	cmp	r0, #9
   488f4:	bls	488dc <ftello64@plt+0x34b88>
   488f8:	b	48864 <ftello64@plt+0x34b10>
   488fc:	ldrb	r1, [lr, #2]
   48900:	sub	r1, r1, #48	; 0x30
   48904:	cmp	r1, #9
   48908:	bls	48888 <ftello64@plt+0x34b34>
   4890c:	mov	r1, #0
   48910:	b	488d4 <ftello64@plt+0x34b80>
   48914:	cmp	r1, #0
   48918:	push	{r4, lr}
   4891c:	mov	r4, r0
   48920:	beq	48950 <ftello64@plt+0x34bfc>
   48924:	mov	r0, r1
   48928:	bl	13250 <getpwnam@plt>
   4892c:	cmp	r0, #0
   48930:	popeq	{r4, pc}
   48934:	cmp	r4, #0
   48938:	ldr	r0, [r0, #20]
   4893c:	beq	48948 <ftello64@plt+0x34bf4>
   48940:	pop	{r4, lr}
   48944:	b	139d0 <gcry_xstrdup@plt>
   48948:	pop	{r4, lr}
   4894c:	b	13d00 <gcry_strdup@plt>
   48950:	bl	13328 <getuid@plt>
   48954:	bl	132bc <getpwuid@plt>
   48958:	cmp	r0, #0
   4895c:	bne	48934 <ftello64@plt+0x34be0>
   48960:	pop	{r4, pc}
   48964:	push	{r4, r5, r6, r7, r8, lr}
   48968:	sub	sp, sp, #200	; 0xc8
   4896c:	ldr	r8, [pc, #188]	; 48a30 <ftello64@plt+0x34cdc>
   48970:	mov	r5, r1
   48974:	str	r0, [sp, #4]
   48978:	ldr	r3, [r8]
   4897c:	str	r3, [sp, #196]	; 0xc4
   48980:	bl	13814 <strlen@plt>
   48984:	mov	r6, r0
   48988:	ldr	r0, [r5], #4
   4898c:	cmp	r0, #0
   48990:	str	r0, [sp, #8]
   48994:	beq	489cc <ftello64@plt+0x34c78>
   48998:	bl	13814 <strlen@plt>
   4899c:	add	r4, sp, #12
   489a0:	add	r7, sp, #196	; 0xc4
   489a4:	add	r6, r6, r0
   489a8:	b	489bc <ftello64@plt+0x34c68>
   489ac:	bl	13814 <strlen@plt>
   489b0:	cmp	r7, r4
   489b4:	add	r6, r6, r0
   489b8:	beq	48a1c <ftello64@plt+0x34cc8>
   489bc:	ldr	r0, [r5], #4
   489c0:	cmp	r0, #0
   489c4:	str	r0, [r4], #4
   489c8:	bne	489ac <ftello64@plt+0x34c58>
   489cc:	add	r0, r6, #1
   489d0:	bl	13214 <gcry_malloc@plt>
   489d4:	subs	r5, r0, #0
   489d8:	beq	48a00 <ftello64@plt+0x34cac>
   489dc:	ldr	r1, [sp, #4]
   489e0:	cmp	r1, #0
   489e4:	beq	48a00 <ftello64@plt+0x34cac>
   489e8:	add	r4, sp, #8
   489ec:	mov	r0, r5
   489f0:	bl	1346c <stpcpy@plt>
   489f4:	ldr	r1, [r4], #4
   489f8:	cmp	r1, #0
   489fc:	bne	489f0 <ftello64@plt+0x34c9c>
   48a00:	ldr	r2, [sp, #196]	; 0xc4
   48a04:	ldr	r3, [r8]
   48a08:	mov	r0, r5
   48a0c:	cmp	r2, r3
   48a10:	bne	48a2c <ftello64@plt+0x34cd8>
   48a14:	add	sp, sp, #200	; 0xc8
   48a18:	pop	{r4, r5, r6, r7, r8, pc}
   48a1c:	mov	r0, #22
   48a20:	bl	13b2c <gpg_err_set_errno@plt>
   48a24:	mov	r5, #0
   48a28:	b	48a00 <ftello64@plt+0x34cac>
   48a2c:	bl	134b4 <__stack_chk_fail@plt>
   48a30:	andeq	r6, r7, r8, ror #19
   48a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48a38:	sub	sp, sp, #148	; 0x94
   48a3c:	ldr	r7, [pc, #1020]	; 48e40 <ftello64@plt+0x350ec>
   48a40:	mov	r9, r0
   48a44:	mov	r0, r1
   48a48:	ldr	r3, [r7]
   48a4c:	mov	fp, r2
   48a50:	mov	r6, r1
   48a54:	str	r3, [sp, #140]	; 0x8c
   48a58:	bl	13814 <strlen@plt>
   48a5c:	and	r8, r9, #1
   48a60:	mov	r5, r0
   48a64:	ldr	r0, [fp], #4
   48a68:	cmp	r0, #0
   48a6c:	str	r0, [sp, #12]
   48a70:	addeq	r5, r5, #1
   48a74:	beq	48ab4 <ftello64@plt+0x34d60>
   48a78:	bl	13814 <strlen@plt>
   48a7c:	add	r5, r5, #2
   48a80:	add	r4, sp, #16
   48a84:	add	sl, sp, #140	; 0x8c
   48a88:	add	r5, r5, r0
   48a8c:	b	48aa4 <ftello64@plt+0x34d50>
   48a90:	bl	13814 <strlen@plt>
   48a94:	cmp	sl, r4
   48a98:	add	r0, r0, #1
   48a9c:	add	r5, r5, r0
   48aa0:	beq	48c40 <ftello64@plt+0x34eec>
   48aa4:	ldr	r0, [fp], #4
   48aa8:	cmp	r0, #0
   48aac:	str	r0, [r4], #4
   48ab0:	bne	48a90 <ftello64@plt+0x34d3c>
   48ab4:	ldrb	r3, [r6]
   48ab8:	add	r5, r5, #1
   48abc:	cmp	r3, #126	; 0x7e
   48ac0:	beq	48bbc <ftello64@plt+0x34e68>
   48ac4:	mov	r4, #0
   48ac8:	mov	fp, r4
   48acc:	mov	r3, #1
   48ad0:	str	r3, [sp, #4]
   48ad4:	cmp	r8, #0
   48ad8:	mov	r0, r5
   48adc:	beq	48c58 <ftello64@plt+0x34f04>
   48ae0:	bl	131cc <gcry_xmalloc@plt>
   48ae4:	mov	sl, r0
   48ae8:	cmp	r4, #0
   48aec:	beq	48d5c <ftello64@plt+0x35008>
   48af0:	mov	r1, r4
   48af4:	mov	r0, sl
   48af8:	bl	1346c <stpcpy@plt>
   48afc:	ldr	r3, [sp, #4]
   48b00:	add	r1, r6, r3
   48b04:	bl	1346c <stpcpy@plt>
   48b08:	mov	r4, r0
   48b0c:	mov	r0, fp
   48b10:	bl	13448 <gcry_free@plt>
   48b14:	ldr	r1, [sp, #12]
   48b18:	cmp	r1, #0
   48b1c:	addne	fp, sp, #16
   48b20:	movne	r6, #0
   48b24:	movne	r5, #47	; 0x2f
   48b28:	bne	48b50 <ftello64@plt+0x34dfc>
   48b2c:	b	48b8c <ftello64@plt+0x34e38>
   48b30:	mov	r0, r4
   48b34:	add	r6, r6, #1
   48b38:	strb	r5, [r0], #1
   48b3c:	bl	1346c <stpcpy@plt>
   48b40:	ldr	r1, [fp], #4
   48b44:	cmp	r1, #0
   48b48:	mov	r4, r0
   48b4c:	beq	48b8c <ftello64@plt+0x34e38>
   48b50:	cmp	r6, #0
   48b54:	bne	48b30 <ftello64@plt+0x34ddc>
   48b58:	ldrb	r3, [sl]
   48b5c:	cmp	r3, #47	; 0x2f
   48b60:	bne	48b30 <ftello64@plt+0x34ddc>
   48b64:	ldrb	r3, [sl, #1]
   48b68:	cmp	r3, #0
   48b6c:	bne	48b30 <ftello64@plt+0x34ddc>
   48b70:	mov	r0, r4
   48b74:	bl	1346c <stpcpy@plt>
   48b78:	ldr	r1, [fp], #4
   48b7c:	add	r6, r6, #1
   48b80:	cmp	r1, #0
   48b84:	mov	r4, r0
   48b88:	bne	48b50 <ftello64@plt+0x34dfc>
   48b8c:	tst	r9, #2
   48b90:	beq	48ba0 <ftello64@plt+0x34e4c>
   48b94:	ldrb	r3, [sl]
   48b98:	cmp	r3, #47	; 0x2f
   48b9c:	bne	48c70 <ftello64@plt+0x34f1c>
   48ba0:	ldr	r2, [sp, #140]	; 0x8c
   48ba4:	ldr	r3, [r7]
   48ba8:	mov	r0, sl
   48bac:	cmp	r2, r3
   48bb0:	bne	48e3c <ftello64@plt+0x350e8>
   48bb4:	add	sp, sp, #148	; 0x94
   48bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48bbc:	ldrb	r3, [r6, #1]
   48bc0:	cmp	r3, #0
   48bc4:	cmpne	r3, #47	; 0x2f
   48bc8:	beq	48d14 <ftello64@plt+0x34fc0>
   48bcc:	cmp	r8, #0
   48bd0:	add	r0, r6, #1
   48bd4:	beq	48d70 <ftello64@plt+0x3501c>
   48bd8:	bl	139d0 <gcry_xstrdup@plt>
   48bdc:	mov	sl, r0
   48be0:	mov	r1, #47	; 0x2f
   48be4:	mov	r0, sl
   48be8:	bl	13838 <strchr@plt>
   48bec:	cmp	r0, #0
   48bf0:	movne	r3, #0
   48bf4:	strbne	r3, [r0]
   48bf8:	mov	r0, sl
   48bfc:	bl	13814 <strlen@plt>
   48c00:	mov	r1, sl
   48c04:	mov	r4, r0
   48c08:	mov	r0, r8
   48c0c:	bl	48914 <ftello64@plt+0x34bc0>
   48c10:	mov	fp, r0
   48c14:	mov	r0, sl
   48c18:	bl	13448 <gcry_free@plt>
   48c1c:	cmp	fp, #0
   48c20:	beq	48d4c <ftello64@plt+0x34ff8>
   48c24:	mov	r0, fp
   48c28:	bl	13814 <strlen@plt>
   48c2c:	add	r3, r4, #1
   48c30:	str	r3, [sp, #4]
   48c34:	mov	r4, fp
   48c38:	add	r5, r5, r0
   48c3c:	b	48ad4 <ftello64@plt+0x34d80>
   48c40:	cmp	r8, #0
   48c44:	bne	48e2c <ftello64@plt+0x350d8>
   48c48:	mov	r0, #22
   48c4c:	mov	sl, r8
   48c50:	bl	13b2c <gpg_err_set_errno@plt>
   48c54:	b	48ba0 <ftello64@plt+0x34e4c>
   48c58:	bl	13214 <gcry_malloc@plt>
   48c5c:	subs	sl, r0, #0
   48c60:	bne	48ae8 <ftello64@plt+0x34d94>
   48c64:	mov	r0, fp
   48c68:	bl	13448 <gcry_free@plt>
   48c6c:	b	48ba0 <ftello64@plt+0x34e4c>
   48c70:	bl	4fc1c <ftello64@plt+0x3bec8>
   48c74:	subs	r5, r0, #0
   48c78:	beq	48dd8 <ftello64@plt+0x35084>
   48c7c:	bl	13814 <strlen@plt>
   48c80:	mov	r4, r0
   48c84:	mov	r0, sl
   48c88:	bl	13814 <strlen@plt>
   48c8c:	cmp	r8, #0
   48c90:	add	r0, r4, r0
   48c94:	add	r0, r0, #2
   48c98:	beq	48d80 <ftello64@plt+0x3502c>
   48c9c:	bl	131cc <gcry_xmalloc@plt>
   48ca0:	mov	r4, r0
   48ca4:	ldrb	r3, [r5]
   48ca8:	cmp	r3, #47	; 0x2f
   48cac:	bne	48cbc <ftello64@plt+0x34f68>
   48cb0:	ldrb	r2, [r5, #1]
   48cb4:	cmp	r2, #0
   48cb8:	beq	48da4 <ftello64@plt+0x35050>
   48cbc:	mov	r1, r5
   48cc0:	mov	r0, r4
   48cc4:	bl	1346c <stpcpy@plt>
   48cc8:	mov	r3, #47	; 0x2f
   48ccc:	mov	r1, sl
   48cd0:	strb	r3, [r0], #1
   48cd4:	bl	135e0 <strcpy@plt>
   48cd8:	mov	r0, r5
   48cdc:	bl	13448 <gcry_free@plt>
   48ce0:	mov	r0, sl
   48ce4:	bl	13448 <gcry_free@plt>
   48ce8:	mov	r0, r4
   48cec:	bl	13814 <strlen@plt>
   48cf0:	cmp	r0, #2
   48cf4:	bls	48d0c <ftello64@plt+0x34fb8>
   48cf8:	sub	r3, r0, #2
   48cfc:	add	r2, r4, r3
   48d00:	ldrb	r3, [r4, r3]
   48d04:	cmp	r3, #47	; 0x2f
   48d08:	beq	48db8 <ftello64@plt+0x35064>
   48d0c:	mov	sl, r4
   48d10:	b	48ba0 <ftello64@plt+0x34e4c>
   48d14:	ldr	r0, [pc, #296]	; 48e44 <ftello64@plt+0x350f0>
   48d18:	bl	1367c <getenv@plt>
   48d1c:	subs	r4, r0, #0
   48d20:	movne	fp, #0
   48d24:	beq	48e10 <ftello64@plt+0x350bc>
   48d28:	ldrb	r3, [r4]
   48d2c:	cmp	r3, #0
   48d30:	beq	48d50 <ftello64@plt+0x34ffc>
   48d34:	mov	r0, r4
   48d38:	bl	13814 <strlen@plt>
   48d3c:	mov	r3, #1
   48d40:	str	r3, [sp, #4]
   48d44:	add	r5, r5, r0
   48d48:	b	48ad4 <ftello64@plt+0x34d80>
   48d4c:	mov	r4, fp
   48d50:	mov	r3, #1
   48d54:	str	r3, [sp, #4]
   48d58:	b	48ad4 <ftello64@plt+0x34d80>
   48d5c:	mov	r1, r6
   48d60:	mov	r0, sl
   48d64:	bl	1346c <stpcpy@plt>
   48d68:	mov	r4, r0
   48d6c:	b	48b0c <ftello64@plt+0x34db8>
   48d70:	bl	13d00 <gcry_strdup@plt>
   48d74:	subs	sl, r0, #0
   48d78:	bne	48be0 <ftello64@plt+0x34e8c>
   48d7c:	b	48ba0 <ftello64@plt+0x34e4c>
   48d80:	bl	13214 <gcry_malloc@plt>
   48d84:	subs	r4, r0, #0
   48d88:	bne	48ca4 <ftello64@plt+0x34f50>
   48d8c:	mov	r0, r5
   48d90:	bl	13448 <gcry_free@plt>
   48d94:	mov	r0, sl
   48d98:	bl	13448 <gcry_free@plt>
   48d9c:	mov	sl, r8
   48da0:	b	48ba0 <ftello64@plt+0x34e4c>
   48da4:	mov	r0, r4
   48da8:	mov	r1, sl
   48dac:	strb	r3, [r0], #1
   48db0:	bl	135e0 <strcpy@plt>
   48db4:	b	48cd8 <ftello64@plt+0x34f84>
   48db8:	add	r0, r4, r0
   48dbc:	ldrb	r3, [r0, #-1]
   48dc0:	cmp	r3, #46	; 0x2e
   48dc4:	moveq	r3, #0
   48dc8:	moveq	sl, r4
   48dcc:	strbeq	r3, [r2]
   48dd0:	bne	48d0c <ftello64@plt+0x34fb8>
   48dd4:	b	48ba0 <ftello64@plt+0x34e4c>
   48dd8:	cmp	r8, #0
   48ddc:	beq	48d94 <ftello64@plt+0x35040>
   48de0:	ldr	r3, [pc, #96]	; 48e48 <ftello64@plt+0x350f4>
   48de4:	ldr	r4, [r3]
   48de8:	bl	138b0 <__errno_location@plt>
   48dec:	ldr	r0, [r0]
   48df0:	bl	136e8 <strerror@plt>
   48df4:	ldr	r2, [pc, #80]	; 48e4c <ftello64@plt+0x350f8>
   48df8:	mov	r1, #1
   48dfc:	mov	r3, r0
   48e00:	mov	r0, r4
   48e04:	bl	139c4 <__fprintf_chk@plt>
   48e08:	mov	r0, #2
   48e0c:	bl	137b4 <exit@plt>
   48e10:	mov	r1, r4
   48e14:	mov	r0, r8
   48e18:	bl	48914 <ftello64@plt+0x34bc0>
   48e1c:	subs	fp, r0, #0
   48e20:	mov	r4, fp
   48e24:	beq	48d50 <ftello64@plt+0x34ffc>
   48e28:	b	48d28 <ftello64@plt+0x34fd4>
   48e2c:	ldr	r2, [pc, #28]	; 48e50 <ftello64@plt+0x350fc>
   48e30:	mov	r1, #432	; 0x1b0
   48e34:	ldr	r0, [pc, #24]	; 48e54 <ftello64@plt+0x35100>
   48e38:	bl	4ee84 <ftello64@plt+0x3b130>
   48e3c:	bl	134b4 <__stack_chk_fail@plt>
   48e40:	andeq	r6, r7, r8, ror #19
   48e44:	andeq	r3, r6, r4, asr #19
   48e48:	andeq	r7, r7, r0, lsl #4
   48e4c:	andeq	r3, r6, ip, asr #19
   48e50:	andeq	r3, r6, r8, lsl #19
   48e54:	andeq	r3, r6, r8, lsr #19
   48e58:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48e5c:	mov	fp, r1
   48e60:	ldrb	r1, [r0]
   48e64:	mov	r7, r0
   48e68:	mov	r6, r2
   48e6c:	cmp	r1, #0
   48e70:	beq	49044 <ftello64@plt+0x352f0>
   48e74:	mov	r4, r0
   48e78:	mov	r5, #0
   48e7c:	rsb	r8, r0, #1
   48e80:	b	48e98 <ftello64@plt+0x35144>
   48e84:	add	r5, r5, #1
   48e88:	add	r0, r8, r4
   48e8c:	ldrb	r1, [r4, #1]!
   48e90:	cmp	r1, #0
   48e94:	beq	48edc <ftello64@plt+0x35188>
   48e98:	cmp	r1, #37	; 0x25
   48e9c:	cmpne	r1, #58	; 0x3a
   48ea0:	moveq	r3, #1
   48ea4:	movne	r3, #0
   48ea8:	cmp	r1, #10
   48eac:	orreq	r3, r3, #1
   48eb0:	cmp	r3, #0
   48eb4:	bne	48e84 <ftello64@plt+0x35130>
   48eb8:	subs	r0, fp, #0
   48ebc:	beq	48e88 <ftello64@plt+0x35134>
   48ec0:	bl	13838 <strchr@plt>
   48ec4:	cmp	r0, #0
   48ec8:	bne	48e84 <ftello64@plt+0x35130>
   48ecc:	add	r0, r8, r4
   48ed0:	ldrb	r1, [r4, #1]!
   48ed4:	cmp	r1, #0
   48ed8:	bne	48e98 <ftello64@plt+0x35144>
   48edc:	add	r0, r0, r5, lsl #1
   48ee0:	add	r0, r0, #1
   48ee4:	cmp	r6, #0
   48ee8:	beq	49024 <ftello64@plt+0x352d0>
   48eec:	bl	131cc <gcry_xmalloc@plt>
   48ef0:	ldrb	r5, [r7]
   48ef4:	cmp	r5, #0
   48ef8:	mov	r6, r0
   48efc:	beq	4903c <ftello64@plt+0x352e8>
   48f00:	mov	r4, #0
   48f04:	mov	r3, #37	; 0x25
   48f08:	mov	r2, #97	; 0x61
   48f0c:	b	48f88 <ftello64@plt+0x35234>
   48f10:	cmp	r5, #37	; 0x25
   48f14:	beq	48fd4 <ftello64@plt+0x35280>
   48f18:	cmp	r5, #10
   48f1c:	beq	48ff8 <ftello64@plt+0x352a4>
   48f20:	cmp	fp, #0
   48f24:	beq	49018 <ftello64@plt+0x352c4>
   48f28:	mov	r1, r5
   48f2c:	mov	r0, fp
   48f30:	bl	13838 <strchr@plt>
   48f34:	mov	r3, #37	; 0x25
   48f38:	mov	r2, #97	; 0x61
   48f3c:	cmp	r0, #0
   48f40:	beq	49018 <ftello64@plt+0x352c4>
   48f44:	lsr	r1, r5, #4
   48f48:	cmp	r1, #9
   48f4c:	addls	r1, r1, #48	; 0x30
   48f50:	addhi	r1, r1, #87	; 0x57
   48f54:	and	r5, r5, #15
   48f58:	strb	r3, [sl]
   48f5c:	strb	r1, [r8]
   48f60:	add	r1, r4, #2
   48f64:	add	r4, r4, #3
   48f68:	cmp	r5, #9
   48f6c:	add	r8, r6, r4
   48f70:	addls	r5, r5, #48	; 0x30
   48f74:	addhi	r5, r5, #87	; 0x57
   48f78:	strb	r5, [r6, r1]
   48f7c:	ldrb	r5, [r7, #1]!
   48f80:	cmp	r5, #0
   48f84:	beq	48fc4 <ftello64@plt+0x35270>
   48f88:	add	r9, r4, #1
   48f8c:	cmp	r5, #58	; 0x3a
   48f90:	add	r8, r6, r9
   48f94:	add	sl, r6, r4
   48f98:	bne	48f10 <ftello64@plt+0x351bc>
   48f9c:	add	r1, r4, #2
   48fa0:	mov	r0, #51	; 0x33
   48fa4:	strb	r3, [r6, r4]
   48fa8:	strb	r0, [r6, r9]
   48fac:	strb	r2, [r6, r1]
   48fb0:	ldrb	r5, [r7, #1]!
   48fb4:	add	r4, r4, #3
   48fb8:	add	r8, r6, r4
   48fbc:	cmp	r5, #0
   48fc0:	bne	48f88 <ftello64@plt+0x35234>
   48fc4:	mov	r3, #0
   48fc8:	strb	r3, [r8]
   48fcc:	mov	r0, r6
   48fd0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48fd4:	add	r1, r4, #2
   48fd8:	mov	r0, #50	; 0x32
   48fdc:	strb	r5, [sl]
   48fe0:	add	r4, r4, #3
   48fe4:	strb	r0, [r8]
   48fe8:	mov	r0, #53	; 0x35
   48fec:	strb	r0, [r6, r1]
   48ff0:	add	r8, r6, r4
   48ff4:	b	48f7c <ftello64@plt+0x35228>
   48ff8:	add	r1, r4, #2
   48ffc:	mov	r0, #48	; 0x30
   49000:	add	r4, r4, #3
   49004:	strb	r3, [sl]
   49008:	strb	r0, [r8]
   4900c:	strb	r2, [r6, r1]
   49010:	add	r8, r6, r4
   49014:	b	48f7c <ftello64@plt+0x35228>
   49018:	mov	r4, r9
   4901c:	strb	r5, [sl]
   49020:	b	48f7c <ftello64@plt+0x35228>
   49024:	bl	13214 <gcry_malloc@plt>
   49028:	subs	r6, r0, #0
   4902c:	beq	48fcc <ftello64@plt+0x35278>
   49030:	ldrb	r5, [r7]
   49034:	cmp	r5, #0
   49038:	bne	48f00 <ftello64@plt+0x351ac>
   4903c:	mov	r8, r6
   49040:	b	48fc4 <ftello64@plt+0x35270>
   49044:	mov	r0, #1
   49048:	b	48ee4 <ftello64@plt+0x35190>
   4904c:	ldrb	r3, [r0]
   49050:	mov	r2, r0
   49054:	cmp	r3, #0
   49058:	beq	4908c <ftello64@plt+0x35338>
   4905c:	mov	r0, #0
   49060:	and	r3, r3, #192	; 0xc0
   49064:	cmp	r3, #128	; 0x80
   49068:	addne	r0, r0, #1
   4906c:	cmn	r1, #1
   49070:	beq	4907c <ftello64@plt+0x35328>
   49074:	subs	r1, r1, #1
   49078:	bxeq	lr
   4907c:	ldrb	r3, [r2, #1]!
   49080:	cmp	r3, #0
   49084:	bne	49060 <ftello64@plt+0x3530c>
   49088:	bx	lr
   4908c:	mov	r0, r3
   49090:	bx	lr
   49094:	cmp	r2, #0
   49098:	beq	49100 <ftello64@plt+0x353ac>
   4909c:	add	r2, r0, r2
   490a0:	push	{r4, r5, r6, lr}
   490a4:	sub	r0, r0, #1
   490a8:	sub	r6, r2, #1
   490ac:	sub	r1, r1, #1
   490b0:	ldrb	lr, [r0, #1]!
   490b4:	ldrb	ip, [r1, #1]!
   490b8:	mov	r2, lr
   490bc:	cmp	lr, ip
   490c0:	mov	r3, ip
   490c4:	sub	r5, lr, #97	; 0x61
   490c8:	sub	r4, ip, #97	; 0x61
   490cc:	beq	490e8 <ftello64@plt+0x35394>
   490d0:	cmp	r5, #25
   490d4:	bicls	r2, lr, #32
   490d8:	cmp	r4, #25
   490dc:	bicls	r3, ip, #32
   490e0:	cmp	r3, r2
   490e4:	bne	490f8 <ftello64@plt+0x353a4>
   490e8:	cmp	r0, r6
   490ec:	bne	490b0 <ftello64@plt+0x3535c>
   490f0:	mov	r0, #0
   490f4:	pop	{r4, r5, r6, pc}
   490f8:	sub	r0, r2, r3
   490fc:	pop	{r4, r5, r6, pc}
   49100:	mov	r0, r2
   49104:	bx	lr
   49108:	push	{r4, r5, r6, lr}
   4910c:	mov	r4, r0
   49110:	mov	r0, r1
   49114:	mov	r6, r1
   49118:	bl	13814 <strlen@plt>
   4911c:	mov	r1, r6
   49120:	mov	r2, r0
   49124:	mov	r5, r0
   49128:	mov	r0, r4
   4912c:	bl	13cac <strncmp@plt>
   49130:	cmp	r0, #0
   49134:	bne	49184 <ftello64@plt+0x35430>
   49138:	ldrb	r2, [r4, r5]
   4913c:	add	r0, r4, r5
   49140:	tst	r2, #223	; 0xdf
   49144:	sub	r3, r2, #9
   49148:	clz	r3, r3
   4914c:	lsr	r3, r3, #5
   49150:	movne	r1, r3
   49154:	moveq	r1, #1
   49158:	cmp	r1, #0
   4915c:	beq	49184 <ftello64@plt+0x35430>
   49160:	cmp	r2, #32
   49164:	orreq	r3, r3, #1
   49168:	cmp	r3, #0
   4916c:	popeq	{r4, r5, r6, pc}
   49170:	ldrb	r3, [r0, #1]!
   49174:	cmp	r3, #9
   49178:	cmpne	r3, #32
   4917c:	beq	49170 <ftello64@plt+0x3541c>
   49180:	pop	{r4, r5, r6, pc}
   49184:	mov	r0, #0
   49188:	pop	{r4, r5, r6, pc}
   4918c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49190:	subs	r5, r1, #0
   49194:	beq	49240 <ftello64@plt+0x354ec>
   49198:	mov	r4, r0
   4919c:	mov	r8, r2
   491a0:	bl	13754 <__ctype_toupper_loc@plt>
   491a4:	ldrb	r3, [r8]
   491a8:	mov	r1, r5
   491ac:	add	r9, r4, r1
   491b0:	mov	r5, r4
   491b4:	ldr	r0, [r0]
   491b8:	ldr	sl, [r0, r3, lsl #2]
   491bc:	b	491d0 <ftello64@plt+0x3547c>
   491c0:	cmp	lr, #0
   491c4:	beq	49248 <ftello64@plt+0x354f4>
   491c8:	mov	r1, lr
   491cc:	mov	r5, r3
   491d0:	mov	r3, r5
   491d4:	sub	lr, r1, #1
   491d8:	ldrb	r2, [r3], #1
   491dc:	ldr	r2, [r0, r2, lsl #2]
   491e0:	cmp	r2, sl
   491e4:	bne	491c0 <ftello64@plt+0x3546c>
   491e8:	cmp	r3, r9
   491ec:	add	r4, r8, #1
   491f0:	ldrb	ip, [r8, #1]
   491f4:	beq	49254 <ftello64@plt+0x35500>
   491f8:	ldrb	r6, [r3]
   491fc:	ldr	r2, [r0, ip, lsl #2]
   49200:	ldr	r6, [r0, r6, lsl #2]
   49204:	cmp	r6, r2
   49208:	bne	49238 <ftello64@plt+0x354e4>
   4920c:	add	fp, r5, r1
   49210:	add	r1, r3, #1
   49214:	b	4922c <ftello64@plt+0x354d8>
   49218:	ldrb	r2, [r1], #1
   4921c:	ldr	r6, [r0, ip, lsl #2]
   49220:	ldr	r7, [r0, r2, lsl #2]
   49224:	cmp	r7, r6
   49228:	bne	49238 <ftello64@plt+0x354e4>
   4922c:	cmp	fp, r1
   49230:	ldrb	ip, [r4, #1]!
   49234:	bne	49218 <ftello64@plt+0x354c4>
   49238:	cmp	ip, #0
   4923c:	bne	491c8 <ftello64@plt+0x35474>
   49240:	mov	r0, r5
   49244:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49248:	mov	r5, lr
   4924c:	mov	r0, r5
   49250:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49254:	cmp	ip, #0
   49258:	bne	491c0 <ftello64@plt+0x3546c>
   4925c:	b	49240 <ftello64@plt+0x354ec>
   49260:	cmp	r1, #0
   49264:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49268:	beq	492b8 <ftello64@plt+0x35564>
   4926c:	ldrb	r6, [r2]
   49270:	add	r8, r1, #1
   49274:	add	r8, r2, r8
   49278:	sub	r3, r6, #97	; 0x61
   4927c:	cmp	r3, #25
   49280:	add	r8, r0, r8
   49284:	andls	r6, r6, #223	; 0xdf
   49288:	add	r7, r0, r1
   4928c:	ldrb	r1, [r0]
   49290:	add	r3, r0, #1
   49294:	mov	r9, r0
   49298:	sub	r0, r1, #97	; 0x61
   4929c:	cmp	r0, #25
   492a0:	bicls	r1, r1, #32
   492a4:	cmp	r6, r1
   492a8:	mov	r0, r3
   492ac:	beq	492c4 <ftello64@plt+0x35570>
   492b0:	cmp	r7, r3
   492b4:	bne	4928c <ftello64@plt+0x35538>
   492b8:	mov	r9, #0
   492bc:	mov	r0, r9
   492c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   492c4:	cmp	r3, r7
   492c8:	add	lr, r2, #1
   492cc:	ldrb	ip, [r2, #1]
   492d0:	beq	49324 <ftello64@plt+0x355d0>
   492d4:	sub	sl, r8, r3
   492d8:	b	492e8 <ftello64@plt+0x35594>
   492dc:	ldrb	ip, [lr, #1]!
   492e0:	cmp	lr, sl
   492e4:	beq	49314 <ftello64@plt+0x355c0>
   492e8:	ldrb	r1, [r3]
   492ec:	sub	r4, ip, #97	; 0x61
   492f0:	add	r3, r3, #1
   492f4:	sub	r5, r1, #97	; 0x61
   492f8:	cmp	r5, #25
   492fc:	bicls	r1, r1, #32
   49300:	cmp	r4, #25
   49304:	mov	r4, ip
   49308:	bicls	r4, ip, #32
   4930c:	cmp	r4, r1
   49310:	beq	492dc <ftello64@plt+0x35588>
   49314:	cmp	ip, #0
   49318:	bne	4928c <ftello64@plt+0x35538>
   4931c:	mov	r0, r9
   49320:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49324:	cmp	ip, #0
   49328:	bne	492b8 <ftello64@plt+0x35564>
   4932c:	b	492bc <ftello64@plt+0x35568>
   49330:	push	{r4, lr}
   49334:	subs	r4, r2, #0
   49338:	sub	sp, sp, #8
   4933c:	beq	49390 <ftello64@plt+0x3563c>
   49340:	cmp	r0, #0
   49344:	beq	49398 <ftello64@plt+0x35644>
   49348:	cmp	r4, #1
   4934c:	beq	493ac <ftello64@plt+0x35658>
   49350:	ldrb	r3, [r1]
   49354:	cmp	r3, #0
   49358:	beq	493ac <ftello64@plt+0x35658>
   4935c:	sub	ip, r1, #1
   49360:	add	r2, ip, r4
   49364:	add	r1, r1, #1
   49368:	mov	ip, r0
   4936c:	b	4937c <ftello64@plt+0x35628>
   49370:	ldrb	r3, [r1], #1
   49374:	cmp	r3, #0
   49378:	beq	49388 <ftello64@plt+0x35634>
   4937c:	cmp	r1, r2
   49380:	strb	r3, [ip], #1
   49384:	bne	49370 <ftello64@plt+0x3561c>
   49388:	mov	r3, #0
   4938c:	strb	r3, [ip]
   49390:	add	sp, sp, #8
   49394:	pop	{r4, pc}
   49398:	mov	r0, r4
   4939c:	str	r1, [sp, #4]
   493a0:	bl	131cc <gcry_xmalloc@plt>
   493a4:	ldr	r1, [sp, #4]
   493a8:	b	49348 <ftello64@plt+0x355f4>
   493ac:	mov	ip, r0
   493b0:	b	49388 <ftello64@plt+0x35634>
   493b4:	push	{r4, r5, r6, lr}
   493b8:	mov	r5, r0
   493bc:	ldrb	r4, [r0]
   493c0:	cmp	r4, #0
   493c4:	beq	49440 <ftello64@plt+0x356ec>
   493c8:	bl	13784 <__ctype_b_loc@plt>
   493cc:	mov	r1, r5
   493d0:	ldr	r2, [r0]
   493d4:	b	493e4 <ftello64@plt+0x35690>
   493d8:	ldrb	r4, [r1, #1]!
   493dc:	cmp	r4, #0
   493e0:	beq	49448 <ftello64@plt+0x356f4>
   493e4:	lsl	r4, r4, #1
   493e8:	ldrh	r3, [r2, r4]
   493ec:	ands	r3, r3, #8192	; 0x2000
   493f0:	bne	493d8 <ftello64@plt+0x35684>
   493f4:	ldrb	r2, [r1]
   493f8:	cmp	r2, #0
   493fc:	strb	r2, [r5]
   49400:	movne	ip, r5
   49404:	beq	49440 <ftello64@plt+0x356ec>
   49408:	ldr	lr, [r0]
   4940c:	lsl	r2, r2, #1
   49410:	ldrh	r2, [lr, r2]
   49414:	ands	r2, r2, #8192	; 0x2000
   49418:	moveq	r3, r2
   4941c:	beq	49428 <ftello64@plt+0x356d4>
   49420:	cmp	r3, #0
   49424:	moveq	r3, ip
   49428:	ldrb	r2, [r1, #1]!
   4942c:	cmp	r2, #0
   49430:	strb	r2, [ip, #1]!
   49434:	bne	49408 <ftello64@plt+0x356b4>
   49438:	cmp	r3, #0
   4943c:	strbne	r2, [r3]
   49440:	mov	r0, r5
   49444:	pop	{r4, r5, r6, pc}
   49448:	strb	r4, [r5]
   4944c:	mov	r0, r5
   49450:	pop	{r4, r5, r6, pc}
   49454:	push	{r4, r5, r6, lr}
   49458:	mov	r5, r0
   4945c:	ldrb	r4, [r0]
   49460:	cmp	r4, #0
   49464:	beq	494a8 <ftello64@plt+0x35754>
   49468:	bl	13784 <__ctype_b_loc@plt>
   4946c:	mov	r2, r5
   49470:	mov	r1, #0
   49474:	ldr	r0, [r0]
   49478:	lsl	r4, r4, #1
   4947c:	ldrh	r3, [r0, r4]
   49480:	ands	r3, r3, #8192	; 0x2000
   49484:	moveq	r1, r3
   49488:	beq	49494 <ftello64@plt+0x35740>
   4948c:	cmp	r1, #0
   49490:	moveq	r1, r2
   49494:	ldrb	r4, [r2, #1]!
   49498:	cmp	r4, #0
   4949c:	bne	49478 <ftello64@plt+0x35724>
   494a0:	cmp	r1, #0
   494a4:	strbne	r4, [r1]
   494a8:	mov	r0, r5
   494ac:	pop	{r4, r5, r6, pc}
   494b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   494b4:	subs	r9, r1, #0
   494b8:	beq	49518 <ftello64@plt+0x357c4>
   494bc:	mov	r7, r2
   494c0:	mov	sl, r0
   494c4:	mov	r4, r0
   494c8:	add	r8, r0, r9
   494cc:	mov	r5, #0
   494d0:	ldrb	r1, [r4]
   494d4:	mov	r0, r7
   494d8:	bl	13838 <strchr@plt>
   494dc:	mov	r6, r4
   494e0:	add	r4, r4, #1
   494e4:	cmp	r0, #0
   494e8:	moveq	r5, r0
   494ec:	beq	494f8 <ftello64@plt+0x357a4>
   494f0:	cmp	r5, #0
   494f4:	moveq	r5, r6
   494f8:	cmp	r4, r8
   494fc:	bne	494d0 <ftello64@plt+0x3577c>
   49500:	cmp	r5, #0
   49504:	beq	49518 <ftello64@plt+0x357c4>
   49508:	mov	r3, #0
   4950c:	sub	r0, r5, sl
   49510:	strb	r3, [r5]
   49514:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49518:	mov	r0, r9
   4951c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49520:	ldr	r2, [pc]	; 49528 <ftello64@plt+0x357d4>
   49524:	b	494b0 <ftello64@plt+0x3575c>
   49528:	andeq	pc, r5, r8, asr r5	; <UNPREDICTABLE>
   4952c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49530:	subs	r9, r1, #0
   49534:	beq	4958c <ftello64@plt+0x35838>
   49538:	mov	r7, r2
   4953c:	mov	sl, r0
   49540:	mov	r4, r0
   49544:	add	r8, r0, r9
   49548:	mov	r6, #0
   4954c:	ldrb	r1, [r4]
   49550:	mov	r0, r7
   49554:	bl	13838 <strchr@plt>
   49558:	mov	r5, r4
   4955c:	add	r4, r4, #1
   49560:	cmp	r0, #0
   49564:	moveq	r6, r0
   49568:	beq	49574 <ftello64@plt+0x35820>
   4956c:	cmp	r6, #0
   49570:	moveq	r6, r5
   49574:	cmp	r4, r8
   49578:	bne	4954c <ftello64@plt+0x357f8>
   4957c:	cmp	r6, #0
   49580:	beq	4958c <ftello64@plt+0x35838>
   49584:	sub	r0, r6, sl
   49588:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4958c:	mov	r0, r9
   49590:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49594:	ldr	r2, [pc]	; 4959c <ftello64@plt+0x35848>
   49598:	b	4952c <ftello64@plt+0x357d8>
   4959c:	andeq	pc, r5, r8, asr r5	; <UNPREDICTABLE>
   495a0:	push	{r4, lr}
   495a4:	mov	r1, #47	; 0x2f
   495a8:	mov	r4, r0
   495ac:	bl	13ae4 <strrchr@plt>
   495b0:	cmp	r0, #0
   495b4:	beq	495c4 <ftello64@plt+0x35870>
   495b8:	add	r0, r0, #1
   495bc:	pop	{r4, lr}
   495c0:	b	139d0 <gcry_xstrdup@plt>
   495c4:	mov	r0, r4
   495c8:	pop	{r4, lr}
   495cc:	b	139d0 <gcry_xstrdup@plt>
   495d0:	push	{r4, r5, r6, lr}
   495d4:	mov	r1, #47	; 0x2f
   495d8:	mov	r5, r0
   495dc:	bl	13ae4 <strrchr@plt>
   495e0:	cmp	r0, #0
   495e4:	beq	4960c <ftello64@plt+0x358b8>
   495e8:	sub	r4, r0, r5
   495ec:	add	r0, r4, #1
   495f0:	bl	131cc <gcry_xmalloc@plt>
   495f4:	mov	r2, r4
   495f8:	mov	r1, r5
   495fc:	bl	1391c <strncpy@plt>
   49600:	mov	r2, #0
   49604:	strb	r2, [r0, r4]
   49608:	pop	{r4, r5, r6, pc}
   4960c:	ldr	r0, [pc, #4]	; 49618 <ftello64@plt+0x358c4>
   49610:	pop	{r4, r5, r6, lr}
   49614:	b	139d0 <gcry_xstrdup@plt>
   49618:	andeq	r4, r6, ip, lsr r0
   4961c:	push	{r0, r1, r2, r3}
   49620:	mov	r0, #1
   49624:	push	{r4, lr}
   49628:	sub	sp, sp, #8
   4962c:	ldr	r4, [pc, #60]	; 49670 <ftello64@plt+0x3591c>
   49630:	add	r3, sp, #20
   49634:	mov	r2, r3
   49638:	ldr	ip, [r4]
   4963c:	ldr	r1, [sp, #16]
   49640:	str	r3, [sp]
   49644:	str	ip, [sp, #4]
   49648:	bl	48a34 <ftello64@plt+0x34ce0>
   4964c:	ldr	r2, [sp, #4]
   49650:	ldr	r3, [r4]
   49654:	cmp	r2, r3
   49658:	bne	4966c <ftello64@plt+0x35918>
   4965c:	add	sp, sp, #8
   49660:	pop	{r4, lr}
   49664:	add	sp, sp, #16
   49668:	bx	lr
   4966c:	bl	134b4 <__stack_chk_fail@plt>
   49670:	andeq	r6, r7, r8, ror #19
   49674:	push	{r0, r1, r2, r3}
   49678:	mov	r0, #0
   4967c:	push	{r4, lr}
   49680:	sub	sp, sp, #8
   49684:	ldr	r4, [pc, #60]	; 496c8 <ftello64@plt+0x35974>
   49688:	add	r3, sp, #20
   4968c:	mov	r2, r3
   49690:	ldr	ip, [r4]
   49694:	ldr	r1, [sp, #16]
   49698:	str	r3, [sp]
   4969c:	str	ip, [sp, #4]
   496a0:	bl	48a34 <ftello64@plt+0x34ce0>
   496a4:	ldr	r2, [sp, #4]
   496a8:	ldr	r3, [r4]
   496ac:	cmp	r2, r3
   496b0:	bne	496c4 <ftello64@plt+0x35970>
   496b4:	add	sp, sp, #8
   496b8:	pop	{r4, lr}
   496bc:	add	sp, sp, #16
   496c0:	bx	lr
   496c4:	bl	134b4 <__stack_chk_fail@plt>
   496c8:	andeq	r6, r7, r8, ror #19
   496cc:	push	{r0, r1, r2, r3}
   496d0:	mov	r0, #3
   496d4:	push	{r4, lr}
   496d8:	sub	sp, sp, #8
   496dc:	ldr	r4, [pc, #60]	; 49720 <ftello64@plt+0x359cc>
   496e0:	add	r3, sp, #20
   496e4:	mov	r2, r3
   496e8:	ldr	ip, [r4]
   496ec:	ldr	r1, [sp, #16]
   496f0:	str	r3, [sp]
   496f4:	str	ip, [sp, #4]
   496f8:	bl	48a34 <ftello64@plt+0x34ce0>
   496fc:	ldr	r2, [sp, #4]
   49700:	ldr	r3, [r4]
   49704:	cmp	r2, r3
   49708:	bne	4971c <ftello64@plt+0x359c8>
   4970c:	add	sp, sp, #8
   49710:	pop	{r4, lr}
   49714:	add	sp, sp, #16
   49718:	bx	lr
   4971c:	bl	134b4 <__stack_chk_fail@plt>
   49720:	andeq	r6, r7, r8, ror #19
   49724:	push	{r0, r1, r2, r3}
   49728:	mov	r0, #2
   4972c:	push	{r4, lr}
   49730:	sub	sp, sp, #8
   49734:	ldr	r4, [pc, #60]	; 49778 <ftello64@plt+0x35a24>
   49738:	add	r3, sp, #20
   4973c:	mov	r2, r3
   49740:	ldr	ip, [r4]
   49744:	ldr	r1, [sp, #16]
   49748:	str	r3, [sp]
   4974c:	str	ip, [sp, #4]
   49750:	bl	48a34 <ftello64@plt+0x34ce0>
   49754:	ldr	r2, [sp, #4]
   49758:	ldr	r3, [r4]
   4975c:	cmp	r2, r3
   49760:	bne	49774 <ftello64@plt+0x35a20>
   49764:	add	sp, sp, #8
   49768:	pop	{r4, lr}
   4976c:	add	sp, sp, #16
   49770:	bx	lr
   49774:	bl	134b4 <__stack_chk_fail@plt>
   49778:	andeq	r6, r7, r8, ror #19
   4977c:	b	1328c <strcmp@plt>
   49780:	push	{r4, r5, r6, lr}
   49784:	mov	lr, r0
   49788:	ldrb	ip, [r0]
   4978c:	cmp	ip, #9
   49790:	cmpne	ip, #32
   49794:	bne	497a8 <ftello64@plt+0x35a54>
   49798:	ldrb	ip, [lr, #1]!
   4979c:	cmp	ip, #9
   497a0:	cmpne	ip, #32
   497a4:	beq	49798 <ftello64@plt+0x35a44>
   497a8:	sub	r6, ip, #48	; 0x30
   497ac:	mov	r0, #0
   497b0:	uxtb	r3, r6
   497b4:	cmp	r3, #9
   497b8:	mov	r1, #0
   497bc:	pophi	{r4, r5, r6, pc}
   497c0:	lsl	r2, r1, #2
   497c4:	lsl	r3, r0, #2
   497c8:	adds	r3, r3, r0
   497cc:	orr	r2, r2, r0, lsr #30
   497d0:	ldrb	ip, [lr, #1]!
   497d4:	adc	r2, r2, r1
   497d8:	adds	r4, r3, r3
   497dc:	adc	r5, r2, r2
   497e0:	adds	r0, r4, r6
   497e4:	adc	r1, r5, r6, asr #31
   497e8:	sub	r6, ip, #48	; 0x30
   497ec:	uxtb	r3, r6
   497f0:	cmp	r3, #9
   497f4:	bls	497c0 <ftello64@plt+0x35a6c>
   497f8:	pop	{r4, r5, r6, pc}
   497fc:	ldrb	r2, [r0]
   49800:	sub	r3, r2, #48	; 0x30
   49804:	uxtb	r1, r3
   49808:	cmp	r1, #9
   4980c:	bls	49834 <ftello64@plt+0x35ae0>
   49810:	sub	r3, r2, #65	; 0x41
   49814:	cmp	r3, #5
   49818:	subls	r3, r2, #55	; 0x37
   4981c:	lslls	r3, r3, #4
   49820:	bls	49838 <ftello64@plt+0x35ae4>
   49824:	sub	r3, r2, #97	; 0x61
   49828:	cmp	r3, #5
   4982c:	bhi	4987c <ftello64@plt+0x35b28>
   49830:	sub	r3, r2, #87	; 0x57
   49834:	lsl	r3, r3, #4
   49838:	ldrb	r2, [r0, #1]
   4983c:	sub	r0, r2, #48	; 0x30
   49840:	uxtb	r1, r0
   49844:	cmp	r1, #9
   49848:	bls	4985c <ftello64@plt+0x35b08>
   4984c:	sub	r1, r2, #65	; 0x41
   49850:	cmp	r1, #5
   49854:	bhi	49864 <ftello64@plt+0x35b10>
   49858:	sub	r0, r2, #55	; 0x37
   4985c:	add	r0, r0, r3
   49860:	bx	lr
   49864:	sub	r1, r2, #97	; 0x61
   49868:	cmp	r1, #5
   4986c:	bhi	4987c <ftello64@plt+0x35b28>
   49870:	sub	r0, r2, #87	; 0x57
   49874:	add	r0, r0, r3
   49878:	bx	lr
   4987c:	mvn	r0, #0
   49880:	bx	lr
   49884:	subs	r3, r1, #0
   49888:	beq	49890 <ftello64@plt+0x35b3c>
   4988c:	b	4904c <ftello64@plt+0x352f8>
   49890:	mov	r0, r3
   49894:	bx	lr
   49898:	sub	r0, r0, #65	; 0x41
   4989c:	cmp	r0, #25
   498a0:	movhi	r0, #0
   498a4:	movls	r0, #1
   498a8:	bx	lr
   498ac:	sub	r0, r0, #97	; 0x61
   498b0:	cmp	r0, #25
   498b4:	movhi	r0, #0
   498b8:	movls	r0, #1
   498bc:	bx	lr
   498c0:	sub	r3, r0, #97	; 0x61
   498c4:	cmp	r3, #25
   498c8:	bicls	r0, r0, #32
   498cc:	bx	lr
   498d0:	sub	r3, r0, #65	; 0x41
   498d4:	cmp	r3, #25
   498d8:	orrls	r0, r0, #32
   498dc:	bx	lr
   498e0:	ldrb	r3, [r0]
   498e4:	cmp	r3, #0
   498e8:	bxeq	lr
   498ec:	mov	r1, r0
   498f0:	tst	r3, #128	; 0x80
   498f4:	moveq	r2, #1
   498f8:	movne	r2, #0
   498fc:	sub	ip, r3, #65	; 0x41
   49900:	cmp	ip, #25
   49904:	movhi	r2, #0
   49908:	andls	r2, r2, #1
   4990c:	cmp	r2, #0
   49910:	orrne	r3, r3, #32
   49914:	strbne	r3, [r1]
   49918:	ldrb	r3, [r1, #1]!
   4991c:	cmp	r3, #0
   49920:	bne	498f0 <ftello64@plt+0x35b9c>
   49924:	bx	lr
   49928:	cmp	r0, r1
   4992c:	beq	499e8 <ftello64@plt+0x35c94>
   49930:	push	{r4, r5, lr}
   49934:	ldrb	r2, [r0]
   49938:	ldrb	r3, [r1]
   4993c:	cmp	r2, #0
   49940:	bne	49988 <ftello64@plt+0x35c34>
   49944:	b	499bc <ftello64@plt+0x35c68>
   49948:	cmp	r3, r2
   4994c:	sub	ip, r2, #97	; 0x61
   49950:	beq	49978 <ftello64@plt+0x35c24>
   49954:	cmp	ip, #25
   49958:	sub	r4, r3, #97	; 0x61
   4995c:	mov	lr, r2
   49960:	bicls	lr, r2, #32
   49964:	cmp	r4, #25
   49968:	bicls	r3, r3, #32
   4996c:	cmp	r3, lr
   49970:	mov	r5, r2
   49974:	bne	499d0 <ftello64@plt+0x35c7c>
   49978:	ldrb	r2, [r0, #1]!
   4997c:	ldrb	r3, [r1, #1]!
   49980:	cmp	r2, #0
   49984:	beq	499bc <ftello64@plt+0x35c68>
   49988:	cmp	r3, #0
   4998c:	bne	49948 <ftello64@plt+0x35bf4>
   49990:	sub	r3, r2, #97	; 0x61
   49994:	cmp	r3, #25
   49998:	mov	r5, r2
   4999c:	mov	r3, #0
   499a0:	bhi	499b4 <ftello64@plt+0x35c60>
   499a4:	bic	r5, r2, #32
   499a8:	sub	r2, r3, #97	; 0x61
   499ac:	cmp	r2, #25
   499b0:	bicls	r3, r3, #32
   499b4:	sub	r0, r5, r3
   499b8:	pop	{r4, r5, pc}
   499bc:	cmp	r3, #0
   499c0:	movne	r5, #0
   499c4:	bne	499a8 <ftello64@plt+0x35c54>
   499c8:	mov	r0, #0
   499cc:	pop	{r4, r5, pc}
   499d0:	ldrb	r3, [r1]
   499d4:	cmp	r3, r2
   499d8:	beq	499c8 <ftello64@plt+0x35c74>
   499dc:	cmp	ip, #25
   499e0:	bls	499a4 <ftello64@plt+0x35c50>
   499e4:	b	499a8 <ftello64@plt+0x35c54>
   499e8:	mov	r0, #0
   499ec:	bx	lr
   499f0:	cmp	r2, #0
   499f4:	cmpne	r0, r1
   499f8:	beq	49a60 <ftello64@plt+0x35d0c>
   499fc:	push	{r4, r5, lr}
   49a00:	sub	r1, r1, #1
   49a04:	sub	r4, r0, #1
   49a08:	b	49a14 <ftello64@plt+0x35cc0>
   49a0c:	cmp	r3, ip
   49a10:	bne	49a58 <ftello64@plt+0x35d04>
   49a14:	ldrb	r3, [r4, #1]!
   49a18:	sub	ip, r3, #65	; 0x41
   49a1c:	cmp	ip, #25
   49a20:	ldrb	ip, [r1, #1]!
   49a24:	mvn	lr, r4
   49a28:	add	lr, lr, r2
   49a2c:	sub	r5, ip, #65	; 0x41
   49a30:	orrls	r3, r3, #32
   49a34:	cmp	r5, #25
   49a38:	orrls	ip, ip, #32
   49a3c:	cmn	r0, lr
   49a40:	moveq	lr, #1
   49a44:	movne	lr, #0
   49a48:	cmp	r3, #0
   49a4c:	moveq	lr, #1
   49a50:	cmp	lr, #0
   49a54:	beq	49a0c <ftello64@plt+0x35cb8>
   49a58:	sub	r0, r3, ip
   49a5c:	pop	{r4, r5, pc}
   49a60:	mov	r0, #0
   49a64:	bx	lr
   49a68:	cmp	r1, r0
   49a6c:	beq	49a74 <ftello64@plt+0x35d20>
   49a70:	b	49094 <ftello64@plt+0x35340>
   49a74:	mov	r0, #0
   49a78:	bx	lr
   49a7c:	cmp	r0, r1
   49a80:	beq	49ae0 <ftello64@plt+0x35d8c>
   49a84:	ldrb	r2, [r0]
   49a88:	ldrb	ip, [r1]
   49a8c:	cmp	r2, #0
   49a90:	beq	49ac8 <ftello64@plt+0x35d74>
   49a94:	clz	r3, ip
   49a98:	lsr	r3, r3, #5
   49a9c:	b	49ab8 <ftello64@plt+0x35d64>
   49aa0:	ldrb	r2, [r0, #1]!
   49aa4:	ldrb	ip, [r1, #1]!
   49aa8:	clz	r3, ip
   49aac:	cmp	r2, #0
   49ab0:	lsr	r3, r3, #5
   49ab4:	beq	49ac8 <ftello64@plt+0x35d74>
   49ab8:	cmp	ip, r2
   49abc:	orrne	r3, r3, #1
   49ac0:	cmp	r3, #0
   49ac4:	beq	49aa0 <ftello64@plt+0x35d4c>
   49ac8:	cmp	ip, r2
   49acc:	beq	49ae0 <ftello64@plt+0x35d8c>
   49ad0:	sxtb	r2, r2
   49ad4:	sxtb	r0, ip
   49ad8:	sub	r0, r2, r0
   49adc:	bx	lr
   49ae0:	mov	r0, #0
   49ae4:	bx	lr
   49ae8:	push	{r4, r5, r6, r7, r8, lr}
   49aec:	subs	r7, r3, #0
   49af0:	mov	r4, r0
   49af4:	beq	49b54 <ftello64@plt+0x35e00>
   49af8:	cmp	r7, r1
   49afc:	bhi	49b4c <ftello64@plt+0x35df8>
   49b00:	sub	r1, r1, r7
   49b04:	adds	r5, r0, r1
   49b08:	bcs	49b4c <ftello64@plt+0x35df8>
   49b0c:	cmp	r0, r2
   49b10:	mov	r6, r2
   49b14:	beq	49b54 <ftello64@plt+0x35e00>
   49b18:	mov	r2, r7
   49b1c:	mov	r1, r6
   49b20:	mov	r0, r4
   49b24:	bl	49094 <ftello64@plt+0x35340>
   49b28:	cmp	r0, #0
   49b2c:	beq	49b54 <ftello64@plt+0x35e00>
   49b30:	add	r4, r4, #1
   49b34:	cmp	r5, r4
   49b38:	bcc	49b4c <ftello64@plt+0x35df8>
   49b3c:	cmp	r6, r4
   49b40:	bne	49b18 <ftello64@plt+0x35dc4>
   49b44:	mov	r0, r6
   49b48:	pop	{r4, r5, r6, r7, r8, pc}
   49b4c:	mov	r0, #0
   49b50:	pop	{r4, r5, r6, r7, r8, pc}
   49b54:	mov	r0, r4
   49b58:	pop	{r4, r5, r6, r7, r8, pc}
   49b5c:	push	{r4, r5, r6, lr}
   49b60:	mov	r5, r0
   49b64:	ldrb	r4, [r0]
   49b68:	cmp	r4, #0
   49b6c:	beq	49b90 <ftello64@plt+0x35e3c>
   49b70:	bl	13748 <__ctype_tolower_loc@plt>
   49b74:	mov	r3, r5
   49b78:	ldr	r2, [r0]
   49b7c:	ldr	r2, [r2, r4, lsl #2]
   49b80:	strb	r2, [r3]
   49b84:	ldrb	r4, [r3, #1]!
   49b88:	cmp	r4, #0
   49b8c:	bne	49b78 <ftello64@plt+0x35e24>
   49b90:	mov	r0, r5
   49b94:	pop	{r4, r5, r6, pc}
   49b98:	cmp	r2, #0
   49b9c:	beq	49bf0 <ftello64@plt+0x35e9c>
   49ba0:	push	{r4, r5, r6, r7, r8, lr}
   49ba4:	sub	r4, r0, #1
   49ba8:	add	r8, r4, r2
   49bac:	sub	r7, r1, #1
   49bb0:	ldrb	r5, [r4, #1]!
   49bb4:	ldrb	r6, [r7, #1]!
   49bb8:	cmp	r5, r6
   49bbc:	beq	49bd8 <ftello64@plt+0x35e84>
   49bc0:	bl	13754 <__ctype_toupper_loc@plt>
   49bc4:	ldr	r3, [r0]
   49bc8:	ldr	r2, [r3, r5, lsl #2]
   49bcc:	ldr	r3, [r3, r6, lsl #2]
   49bd0:	cmp	r2, r3
   49bd4:	bne	49be8 <ftello64@plt+0x35e94>
   49bd8:	cmp	r8, r4
   49bdc:	bne	49bb0 <ftello64@plt+0x35e5c>
   49be0:	mov	r0, #0
   49be4:	pop	{r4, r5, r6, r7, r8, pc}
   49be8:	sub	r0, r5, r6
   49bec:	pop	{r4, r5, r6, r7, r8, pc}
   49bf0:	mov	r0, r2
   49bf4:	bx	lr
   49bf8:	cmp	r0, #0
   49bfc:	bxeq	lr
   49c00:	mov	r2, #1
   49c04:	b	48e58 <ftello64@plt+0x35104>
   49c08:	cmp	r0, #0
   49c0c:	bxeq	lr
   49c10:	mov	r2, #0
   49c14:	b	48e58 <ftello64@plt+0x35104>
   49c18:	push	{r0, r1, r2, r3}
   49c1c:	push	{r4, lr}
   49c20:	sub	sp, sp, #8
   49c24:	ldr	r4, [pc, #80]	; 49c7c <ftello64@plt+0x35f28>
   49c28:	ldr	r0, [sp, #16]
   49c2c:	ldr	r3, [r4]
   49c30:	cmp	r0, #0
   49c34:	str	r3, [sp, #4]
   49c38:	beq	49c6c <ftello64@plt+0x35f18>
   49c3c:	add	r3, sp, #20
   49c40:	mov	r1, r3
   49c44:	str	r3, [sp]
   49c48:	bl	48964 <ftello64@plt+0x34c10>
   49c4c:	ldr	r2, [sp, #4]
   49c50:	ldr	r3, [r4]
   49c54:	cmp	r2, r3
   49c58:	bne	49c78 <ftello64@plt+0x35f24>
   49c5c:	add	sp, sp, #8
   49c60:	pop	{r4, lr}
   49c64:	add	sp, sp, #16
   49c68:	bx	lr
   49c6c:	ldr	r0, [pc, #12]	; 49c80 <ftello64@plt+0x35f2c>
   49c70:	bl	13d00 <gcry_strdup@plt>
   49c74:	b	49c4c <ftello64@plt+0x35ef8>
   49c78:	bl	134b4 <__stack_chk_fail@plt>
   49c7c:	andeq	r6, r7, r8, ror #19
   49c80:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   49c84:	push	{r0, r1, r2, r3}
   49c88:	push	{r4, lr}
   49c8c:	sub	sp, sp, #8
   49c90:	ldr	r4, [pc, #144]	; 49d28 <ftello64@plt+0x35fd4>
   49c94:	ldr	r0, [sp, #16]
   49c98:	ldr	r3, [r4]
   49c9c:	cmp	r0, #0
   49ca0:	str	r3, [sp, #4]
   49ca4:	beq	49ce0 <ftello64@plt+0x35f8c>
   49ca8:	add	r3, sp, #20
   49cac:	mov	r1, r3
   49cb0:	str	r3, [sp]
   49cb4:	bl	48964 <ftello64@plt+0x34c10>
   49cb8:	cmp	r0, #0
   49cbc:	beq	49cf0 <ftello64@plt+0x35f9c>
   49cc0:	ldr	r2, [sp, #4]
   49cc4:	ldr	r3, [r4]
   49cc8:	cmp	r2, r3
   49ccc:	bne	49cec <ftello64@plt+0x35f98>
   49cd0:	add	sp, sp, #8
   49cd4:	pop	{r4, lr}
   49cd8:	add	sp, sp, #16
   49cdc:	bx	lr
   49ce0:	ldr	r0, [pc, #68]	; 49d2c <ftello64@plt+0x35fd8>
   49ce4:	bl	139d0 <gcry_xstrdup@plt>
   49ce8:	b	49cb8 <ftello64@plt+0x35f64>
   49cec:	bl	134b4 <__stack_chk_fail@plt>
   49cf0:	bl	138b0 <__errno_location@plt>
   49cf4:	ldr	r3, [pc, #52]	; 49d30 <ftello64@plt+0x35fdc>
   49cf8:	ldr	r3, [r3]
   49cfc:	ldr	r2, [r0]
   49d00:	cmp	r2, #22
   49d04:	moveq	r2, #37	; 0x25
   49d08:	moveq	r1, #1
   49d0c:	ldreq	r0, [pc, #32]	; 49d34 <ftello64@plt+0x35fe0>
   49d10:	movne	r2, #22
   49d14:	movne	r1, #1
   49d18:	ldrne	r0, [pc, #24]	; 49d38 <ftello64@plt+0x35fe4>
   49d1c:	bl	13598 <fwrite@plt>
   49d20:	mov	r0, #2
   49d24:	bl	137b4 <exit@plt>
   49d28:	andeq	r6, r7, r8, ror #19
   49d2c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   49d30:	andeq	r7, r7, r0, lsl #4
   49d34:	andeq	r3, r6, r8, ror #19
   49d38:	andeq	r3, r6, r0, lsl sl
   49d3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49d40:	mov	r6, r2
   49d44:	mov	r7, r3
   49d48:	mov	r8, r0
   49d4c:	mov	r5, r1
   49d50:	bl	13838 <strchr@plt>
   49d54:	cmp	r0, #0
   49d58:	beq	49de4 <ftello64@plt+0x36090>
   49d5c:	mov	r4, #1
   49d60:	b	49d68 <ftello64@plt+0x36014>
   49d64:	mov	r4, r3
   49d68:	add	r0, r0, #1
   49d6c:	mov	r1, r5
   49d70:	bl	13838 <strchr@plt>
   49d74:	add	r3, r4, #1
   49d78:	cmp	r0, #0
   49d7c:	bne	49d64 <ftello64@plt+0x36010>
   49d80:	add	r0, r4, #2
   49d84:	mov	r1, #4
   49d88:	bl	13910 <gcry_calloc@plt>
   49d8c:	subs	r9, r0, #0
   49d90:	beq	49ddc <ftello64@plt+0x36088>
   49d94:	str	r8, [r9]
   49d98:	mov	r0, r8
   49d9c:	mov	r1, r5
   49da0:	bl	13838 <strchr@plt>
   49da4:	subs	r3, r0, #0
   49da8:	beq	49dec <ftello64@plt+0x36098>
   49dac:	mov	r8, r9
   49db0:	mov	r4, #1
   49db4:	add	r0, r3, #1
   49db8:	strb	r6, [r3]
   49dbc:	str	r0, [r8, #4]!
   49dc0:	mov	r1, r5
   49dc4:	bl	13838 <strchr@plt>
   49dc8:	add	r4, r4, #1
   49dcc:	subs	r3, r0, #0
   49dd0:	bne	49db4 <ftello64@plt+0x36060>
   49dd4:	cmp	r7, #0
   49dd8:	strne	r4, [r7]
   49ddc:	mov	r0, r9
   49de0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49de4:	mov	r0, #2
   49de8:	b	49d84 <ftello64@plt+0x36030>
   49dec:	mov	r4, #1
   49df0:	b	49dd4 <ftello64@plt+0x36080>
   49df4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   49df8:	mov	r8, r0
   49dfc:	mov	r6, r1
   49e00:	bl	13bc8 <strpbrk@plt>
   49e04:	cmp	r0, #0
   49e08:	beq	49fc0 <ftello64@plt+0x3626c>
   49e0c:	mov	r5, #1
   49e10:	b	49e18 <ftello64@plt+0x360c4>
   49e14:	mov	r5, r3
   49e18:	add	r0, r0, #1
   49e1c:	mov	r1, r6
   49e20:	bl	13bc8 <strpbrk@plt>
   49e24:	add	r3, r5, #1
   49e28:	cmp	r0, #0
   49e2c:	bne	49e14 <ftello64@plt+0x360c0>
   49e30:	add	r5, r5, #2
   49e34:	tst	r5, #-1073741824	; 0xc0000000
   49e38:	lsl	r5, r5, #2
   49e3c:	bne	49f0c <ftello64@plt+0x361b8>
   49e40:	mov	r0, r8
   49e44:	bl	13814 <strlen@plt>
   49e48:	add	r0, r0, #1
   49e4c:	adds	r0, r5, r0
   49e50:	movcs	r7, #1
   49e54:	movcc	r7, #0
   49e58:	bcs	49f0c <ftello64@plt+0x361b8>
   49e5c:	bl	13214 <gcry_malloc@plt>
   49e60:	subs	r9, r0, #0
   49e64:	beq	49f18 <ftello64@plt+0x361c4>
   49e68:	add	r5, r9, r5
   49e6c:	mov	r1, r8
   49e70:	mov	r0, r5
   49e74:	bl	135e0 <strcpy@plt>
   49e78:	mov	r4, r5
   49e7c:	sub	r8, r9, #4
   49e80:	mov	sl, r7
   49e84:	mov	r1, r6
   49e88:	mov	r0, r4
   49e8c:	bl	13bc8 <strpbrk@plt>
   49e90:	cmp	r0, #0
   49e94:	beq	49f20 <ftello64@plt+0x361cc>
   49e98:	strb	sl, [r0]
   49e9c:	ldrb	r3, [r4]
   49ea0:	cmp	r3, #32
   49ea4:	cmpne	r3, #9
   49ea8:	bne	49ebc <ftello64@plt+0x36168>
   49eac:	ldrb	r3, [r4, #1]!
   49eb0:	cmp	r3, #9
   49eb4:	cmpne	r3, #32
   49eb8:	beq	49eac <ftello64@plt+0x36158>
   49ebc:	sub	r3, r0, #1
   49ec0:	cmp	r3, r4
   49ec4:	bcc	49efc <ftello64@plt+0x361a8>
   49ec8:	ldrb	r2, [r0, #-1]
   49ecc:	cmp	r2, #9
   49ed0:	cmpne	r2, #32
   49ed4:	bne	49efc <ftello64@plt+0x361a8>
   49ed8:	sub	r1, r4, #1
   49edc:	b	49ef0 <ftello64@plt+0x3619c>
   49ee0:	ldrb	r2, [r3]
   49ee4:	cmp	r2, #9
   49ee8:	cmpne	r2, #32
   49eec:	bne	49efc <ftello64@plt+0x361a8>
   49ef0:	strb	sl, [r3], #-1
   49ef4:	cmp	r3, r1
   49ef8:	bne	49ee0 <ftello64@plt+0x3618c>
   49efc:	str	r4, [r8, #4]!
   49f00:	add	r7, r7, #1
   49f04:	add	r4, r0, #1
   49f08:	b	49e84 <ftello64@plt+0x36130>
   49f0c:	mov	r0, #12
   49f10:	bl	13b2c <gpg_err_set_errno@plt>
   49f14:	mov	r9, #0
   49f18:	mov	r0, r9
   49f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   49f20:	ldrb	r3, [r4]
   49f24:	cmp	r3, #32
   49f28:	cmpne	r3, #9
   49f2c:	bne	49f40 <ftello64@plt+0x361ec>
   49f30:	ldrb	r3, [r4, #1]!
   49f34:	cmp	r3, #9
   49f38:	cmpne	r3, #32
   49f3c:	beq	49f30 <ftello64@plt+0x361dc>
   49f40:	mov	r0, r4
   49f44:	bl	13814 <strlen@plt>
   49f48:	sub	r0, r0, #1
   49f4c:	adds	r3, r4, r0
   49f50:	bcs	49f88 <ftello64@plt+0x36234>
   49f54:	ldrb	r2, [r4, r0]
   49f58:	cmp	r2, #9
   49f5c:	cmpne	r2, #32
   49f60:	bne	49f88 <ftello64@plt+0x36234>
   49f64:	mov	r1, #0
   49f68:	b	49f7c <ftello64@plt+0x36228>
   49f6c:	ldrb	r2, [r3]
   49f70:	cmp	r2, #9
   49f74:	cmpne	r2, #32
   49f78:	bne	49f88 <ftello64@plt+0x36234>
   49f7c:	strb	r1, [r3], #-1
   49f80:	cmp	r3, r4
   49f84:	bcs	49f6c <ftello64@plt+0x36218>
   49f88:	lsl	r3, r7, #2
   49f8c:	add	r2, r3, #8
   49f90:	add	r2, r9, r2
   49f94:	add	r3, r9, r3
   49f98:	cmp	r5, r2
   49f9c:	mov	r2, #0
   49fa0:	str	r4, [r9, r7, lsl #2]
   49fa4:	str	r2, [r3, #4]
   49fa8:	beq	49f18 <ftello64@plt+0x361c4>
   49fac:	ldr	r3, [pc, #20]	; 49fc8 <ftello64@plt+0x36274>
   49fb0:	ldr	r2, [pc, #20]	; 49fcc <ftello64@plt+0x36278>
   49fb4:	ldr	r1, [pc, #20]	; 49fd0 <ftello64@plt+0x3627c>
   49fb8:	ldr	r0, [pc, #20]	; 49fd4 <ftello64@plt+0x36280>
   49fbc:	bl	13d3c <__assert_fail@plt>
   49fc0:	mov	r5, #8
   49fc4:	b	49e40 <ftello64@plt+0x360ec>
   49fc8:	muleq	r6, ip, r9
   49fcc:	andeq	r0, r0, r2, lsl r5
   49fd0:	andeq	r3, r6, r8, lsr #19
   49fd4:	andeq	r3, r6, r8, lsr #20
   49fd8:	push	{r4, r5, r6, r7, r8, lr}
   49fdc:	mov	r6, r2
   49fe0:	ldrb	r3, [r0]
   49fe4:	cmp	r3, #32
   49fe8:	bne	49ff8 <ftello64@plt+0x362a4>
   49fec:	ldrb	r3, [r0, #1]!
   49ff0:	cmp	r3, #32
   49ff4:	beq	49fec <ftello64@plt+0x36298>
   49ff8:	cmp	r6, #0
   49ffc:	beq	4a05c <ftello64@plt+0x36308>
   4a000:	mov	r4, #0
   4a004:	sub	r5, r1, #4
   4a008:	mov	r7, r4
   4a00c:	str	r0, [r5, #4]!
   4a010:	mov	r1, #32
   4a014:	bl	13838 <strchr@plt>
   4a018:	add	r4, r4, #1
   4a01c:	subs	r3, r0, #0
   4a020:	beq	4a054 <ftello64@plt+0x36300>
   4a024:	mov	r0, r3
   4a028:	strb	r7, [r0], #1
   4a02c:	ldrb	r3, [r3, #1]
   4a030:	cmp	r3, #32
   4a034:	bne	4a044 <ftello64@plt+0x362f0>
   4a038:	ldrb	r3, [r0, #1]!
   4a03c:	cmp	r3, #32
   4a040:	beq	4a038 <ftello64@plt+0x362e4>
   4a044:	cmp	r3, #0
   4a048:	beq	4a054 <ftello64@plt+0x36300>
   4a04c:	cmp	r6, r4
   4a050:	bne	4a00c <ftello64@plt+0x362b8>
   4a054:	mov	r0, r4
   4a058:	pop	{r4, r5, r6, r7, r8, pc}
   4a05c:	mov	r4, r6
   4a060:	b	4a054 <ftello64@plt+0x36300>
   4a064:	push	{r4, r5, r6, r7, r8, lr}
   4a068:	subs	r7, r2, #0
   4a06c:	beq	4a0bc <ftello64@plt+0x36368>
   4a070:	mov	r4, #0
   4a074:	sub	r5, r1, #4
   4a078:	mov	r6, r4
   4a07c:	b	4a098 <ftello64@plt+0x36344>
   4a080:	strb	r6, [r0], #1
   4a084:	ldrb	r3, [r3, #1]
   4a088:	cmp	r3, #0
   4a08c:	beq	4a0b4 <ftello64@plt+0x36360>
   4a090:	cmp	r7, r4
   4a094:	beq	4a0b4 <ftello64@plt+0x36360>
   4a098:	str	r0, [r5, #4]!
   4a09c:	mov	r1, #58	; 0x3a
   4a0a0:	bl	13838 <strchr@plt>
   4a0a4:	add	r4, r4, #1
   4a0a8:	subs	r3, r0, #0
   4a0ac:	mov	r0, r3
   4a0b0:	bne	4a080 <ftello64@plt+0x3632c>
   4a0b4:	mov	r0, r4
   4a0b8:	pop	{r4, r5, r6, r7, r8, pc}
   4a0bc:	mov	r4, r7
   4a0c0:	b	4a0b4 <ftello64@plt+0x36360>
   4a0c4:	push	{r4, r5, r6, lr}
   4a0c8:	sub	sp, sp, #32
   4a0cc:	ldr	r4, [pc, #220]	; 4a1b0 <ftello64@plt+0x3645c>
   4a0d0:	cmp	r0, #0
   4a0d4:	ldr	r3, [r4]
   4a0d8:	str	r3, [sp, #28]
   4a0dc:	beq	4a1a4 <ftello64@plt+0x36450>
   4a0e0:	mov	r5, r1
   4a0e4:	add	r3, sp, #12
   4a0e8:	add	r2, sp, #8
   4a0ec:	add	r1, sp, #4
   4a0f0:	bl	4879c <ftello64@plt+0x34a48>
   4a0f4:	subs	r6, r0, #0
   4a0f8:	beq	4a1a4 <ftello64@plt+0x36450>
   4a0fc:	cmp	r5, #0
   4a100:	beq	4a174 <ftello64@plt+0x36420>
   4a104:	add	r1, sp, #16
   4a108:	mov	r0, r5
   4a10c:	add	r3, sp, #24
   4a110:	add	r2, sp, #20
   4a114:	bl	4879c <ftello64@plt+0x34a48>
   4a118:	subs	r1, r0, #0
   4a11c:	beq	4a1a4 <ftello64@plt+0x36450>
   4a120:	ldr	r3, [sp, #4]
   4a124:	ldr	r2, [sp, #16]
   4a128:	cmp	r3, r2
   4a12c:	subne	r3, r3, r2
   4a130:	beq	4a144 <ftello64@plt+0x363f0>
   4a134:	cmp	r3, #0
   4a138:	mvnlt	r0, #0
   4a13c:	movge	r0, #1
   4a140:	b	4a178 <ftello64@plt+0x36424>
   4a144:	ldr	r3, [sp, #8]
   4a148:	ldr	r0, [sp, #20]
   4a14c:	cmp	r3, r0
   4a150:	bne	4a190 <ftello64@plt+0x3643c>
   4a154:	ldr	r3, [sp, #12]
   4a158:	ldr	r0, [sp, #24]
   4a15c:	cmp	r3, r0
   4a160:	bne	4a190 <ftello64@plt+0x3643c>
   4a164:	mov	r0, r6
   4a168:	bl	1328c <strcmp@plt>
   4a16c:	subs	r3, r0, #0
   4a170:	bne	4a134 <ftello64@plt+0x363e0>
   4a174:	mov	r0, #0
   4a178:	ldr	r2, [sp, #28]
   4a17c:	ldr	r3, [r4]
   4a180:	cmp	r2, r3
   4a184:	bne	4a1ac <ftello64@plt+0x36458>
   4a188:	add	sp, sp, #32
   4a18c:	pop	{r4, r5, r6, pc}
   4a190:	sub	r3, r3, r0
   4a194:	cmp	r3, #0
   4a198:	mvnlt	r0, #0
   4a19c:	movge	r0, #1
   4a1a0:	b	4a178 <ftello64@plt+0x36424>
   4a1a4:	mov	r0, #-2147483648	; 0x80000000
   4a1a8:	b	4a178 <ftello64@plt+0x36424>
   4a1ac:	bl	134b4 <__stack_chk_fail@plt>
   4a1b0:	andeq	r6, r7, r8, ror #19
   4a1b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a1b8:	sub	sp, sp, #12
   4a1bc:	mov	r7, r1
   4a1c0:	str	r2, [sp]
   4a1c4:	bl	13d00 <gcry_strdup@plt>
   4a1c8:	subs	r3, r0, #0
   4a1cc:	str	r3, [sp, #4]
   4a1d0:	beq	4a39c <ftello64@plt+0x36648>
   4a1d4:	mov	r6, #0
   4a1d8:	ldr	r9, [pc, #464]	; 4a3b0 <ftello64@plt+0x3665c>
   4a1dc:	mov	r5, r6
   4a1e0:	mov	r8, r6
   4a1e4:	mov	r4, r3
   4a1e8:	mov	fp, r3
   4a1ec:	mov	r1, r9
   4a1f0:	mov	r0, fp
   4a1f4:	bl	132c8 <strcspn@plt>
   4a1f8:	adds	sl, fp, r0
   4a1fc:	beq	4a29c <ftello64@plt+0x36548>
   4a200:	ldrb	fp, [sl]
   4a204:	cmp	fp, #10
   4a208:	beq	4a2b8 <ftello64@plt+0x36564>
   4a20c:	subs	r1, sl, r4
   4a210:	beq	4a220 <ftello64@plt+0x364cc>
   4a214:	mov	r0, r4
   4a218:	bl	4904c <ftello64@plt+0x352f8>
   4a21c:	mov	r1, r0
   4a220:	cmp	r7, r1
   4a224:	bgt	4a2d0 <ftello64@plt+0x3657c>
   4a228:	ldr	r3, [sp]
   4a22c:	sub	ip, r1, r7
   4a230:	cmp	r3, r1
   4a234:	sublt	r1, r1, r3
   4a238:	lsl	ip, ip, #1
   4a23c:	sub	r0, r7, r5
   4a240:	addlt	ip, ip, r1, lsl #2
   4a244:	cmp	ip, r0
   4a248:	movlt	ip, #0
   4a24c:	movge	ip, #1
   4a250:	cmp	r5, #0
   4a254:	movne	r5, ip
   4a258:	moveq	r5, #0
   4a25c:	cmp	r5, #0
   4a260:	movne	sl, r8
   4a264:	ldrbne	fp, [r8]
   4a268:	cmp	fp, #0
   4a26c:	beq	4a350 <ftello64@plt+0x365fc>
   4a270:	mov	fp, sl
   4a274:	mov	r1, #10
   4a278:	strb	r1, [fp], #1
   4a27c:	ldrb	r1, [sl, #1]
   4a280:	cmp	r1, #32
   4a284:	beq	4a300 <ftello64@plt+0x365ac>
   4a288:	mov	r6, #0
   4a28c:	mov	r5, r6
   4a290:	mov	r8, r6
   4a294:	mov	r4, fp
   4a298:	b	4a1ec <ftello64@plt+0x36498>
   4a29c:	ldr	sl, [sp, #4]
   4a2a0:	mov	r0, sl
   4a2a4:	bl	13814 <strlen@plt>
   4a2a8:	add	sl, sl, r0
   4a2ac:	ldrb	fp, [sl]
   4a2b0:	cmp	fp, #10
   4a2b4:	bne	4a20c <ftello64@plt+0x364b8>
   4a2b8:	add	r4, sl, #1
   4a2bc:	mov	r5, #0
   4a2c0:	mov	fp, r4
   4a2c4:	mov	r8, r5
   4a2c8:	mov	r6, #1
   4a2cc:	b	4a1ec <ftello64@plt+0x36498>
   4a2d0:	cmp	fp, #0
   4a2d4:	beq	4a350 <ftello64@plt+0x365fc>
   4a2d8:	ldrb	r0, [sl, #1]
   4a2dc:	add	fp, sl, #1
   4a2e0:	cmp	r0, #32
   4a2e4:	bne	4a2f4 <ftello64@plt+0x365a0>
   4a2e8:	ldrb	r0, [fp, #1]!
   4a2ec:	cmp	r0, #32
   4a2f0:	beq	4a2e8 <ftello64@plt+0x36594>
   4a2f4:	mov	r5, r1
   4a2f8:	mov	r8, sl
   4a2fc:	b	4a1ec <ftello64@plt+0x36498>
   4a300:	ldrb	r1, [sl, #2]
   4a304:	cmp	r1, #32
   4a308:	bne	4a3a8 <ftello64@plt+0x36654>
   4a30c:	add	r2, sl, #3
   4a310:	mov	r4, r2
   4a314:	add	r2, r2, #1
   4a318:	ldrb	r1, [r4]
   4a31c:	cmp	r1, #32
   4a320:	beq	4a310 <ftello64@plt+0x365bc>
   4a324:	mov	r0, r4
   4a328:	bl	13814 <strlen@plt>
   4a32c:	mov	r6, #0
   4a330:	mov	r1, r4
   4a334:	mov	r5, r6
   4a338:	mov	r8, r6
   4a33c:	mov	r4, fp
   4a340:	add	r2, r0, #1
   4a344:	mov	r0, fp
   4a348:	bl	13340 <memmove@plt>
   4a34c:	b	4a1ec <ftello64@plt+0x36498>
   4a350:	ldr	r4, [sp, #4]
   4a354:	mov	r0, r4
   4a358:	bl	13814 <strlen@plt>
   4a35c:	ldr	r2, [pc, #80]	; 4a3b4 <ftello64@plt+0x36660>
   4a360:	mov	r1, r0
   4a364:	mov	r0, r4
   4a368:	bl	494b0 <ftello64@plt+0x3575c>
   4a36c:	cmp	r6, #0
   4a370:	bne	4a39c <ftello64@plt+0x36648>
   4a374:	ldrb	r3, [r4]
   4a378:	cmp	r3, #0
   4a37c:	beq	4a39c <ftello64@plt+0x36648>
   4a380:	mov	r0, r4
   4a384:	bl	13814 <strlen@plt>
   4a388:	sub	r0, r0, #1
   4a38c:	ldrb	r3, [r4, r0]
   4a390:	cmp	r3, #10
   4a394:	ldreq	r3, [sp, #4]
   4a398:	strbeq	r6, [r3, r0]
   4a39c:	ldr	r0, [sp, #4]
   4a3a0:	add	sp, sp, #12
   4a3a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a3a8:	add	r4, sl, #2
   4a3ac:	b	4a324 <ftello64@plt+0x365d0>
   4a3b0:	andeq	r3, r6, ip, asr #20
   4a3b4:			; <UNDEFINED> instruction: 0x0005f4b8
   4a3b8:	cmp	r0, #0
   4a3bc:	bxeq	lr
   4a3c0:	push	{r4, lr}
   4a3c4:	ldr	r4, [r0]
   4a3c8:	bl	13448 <gcry_free@plt>
   4a3cc:	subs	r0, r4, #0
   4a3d0:	bne	4a3c4 <ftello64@plt+0x36670>
   4a3d4:	pop	{r4, pc}
   4a3d8:	push	{r4, r5, r6, lr}
   4a3dc:	subs	r4, r0, #0
   4a3e0:	popeq	{r4, r5, r6, pc}
   4a3e4:	mov	r0, r4
   4a3e8:	ldr	r5, [r0], #8
   4a3ec:	bl	13814 <strlen@plt>
   4a3f0:	add	r1, r0, #12
   4a3f4:	mov	r0, r4
   4a3f8:	bl	4eed0 <ftello64@plt+0x3b17c>
   4a3fc:	mov	r0, r4
   4a400:	bl	13448 <gcry_free@plt>
   4a404:	subs	r4, r5, #0
   4a408:	bne	4a3e4 <ftello64@plt+0x36690>
   4a40c:	pop	{r4, r5, r6, pc}
   4a410:	push	{r4, r5, r6, lr}
   4a414:	mov	r5, r0
   4a418:	mov	r0, r1
   4a41c:	mov	r6, r1
   4a420:	bl	13814 <strlen@plt>
   4a424:	add	r0, r0, #12
   4a428:	bl	131cc <gcry_xmalloc@plt>
   4a42c:	mov	r3, #0
   4a430:	mov	r1, r6
   4a434:	mov	r4, r0
   4a438:	add	r0, r0, #8
   4a43c:	str	r3, [r4, #4]
   4a440:	bl	135e0 <strcpy@plt>
   4a444:	ldr	r3, [r5]
   4a448:	mov	r0, r4
   4a44c:	str	r3, [r4]
   4a450:	str	r4, [r5]
   4a454:	pop	{r4, r5, r6, pc}
   4a458:	push	{r4, r5, r6, lr}
   4a45c:	mov	r6, r0
   4a460:	mov	r0, r1
   4a464:	mov	r5, r1
   4a468:	bl	13814 <strlen@plt>
   4a46c:	add	r0, r0, #12
   4a470:	bl	13214 <gcry_malloc@plt>
   4a474:	subs	r4, r0, #0
   4a478:	beq	4a49c <ftello64@plt+0x36748>
   4a47c:	mov	r3, #0
   4a480:	str	r3, [r4, #4]
   4a484:	mov	r1, r5
   4a488:	add	r0, r4, #8
   4a48c:	bl	135e0 <strcpy@plt>
   4a490:	ldr	r3, [r6]
   4a494:	str	r4, [r6]
   4a498:	str	r3, [r4]
   4a49c:	mov	r0, r4
   4a4a0:	pop	{r4, r5, r6, pc}
   4a4a4:	cmp	r2, #0
   4a4a8:	beq	4a4b0 <ftello64@plt+0x3675c>
   4a4ac:	b	4a410 <ftello64@plt+0x366bc>
   4a4b0:	push	{r4, r5, r6, lr}
   4a4b4:	mov	r4, r0
   4a4b8:	mov	r0, r1
   4a4bc:	bl	4b294 <ftello64@plt+0x37540>
   4a4c0:	mov	r1, r0
   4a4c4:	mov	r5, r0
   4a4c8:	mov	r0, r4
   4a4cc:	bl	4a410 <ftello64@plt+0x366bc>
   4a4d0:	mov	r4, r0
   4a4d4:	mov	r0, r5
   4a4d8:	bl	13448 <gcry_free@plt>
   4a4dc:	mov	r0, r4
   4a4e0:	pop	{r4, r5, r6, pc}
   4a4e4:	push	{r4, r5, r6, r7, r8, lr}
   4a4e8:	mov	r7, r0
   4a4ec:	mov	r0, r1
   4a4f0:	mov	r5, r1
   4a4f4:	bl	13814 <strlen@plt>
   4a4f8:	add	r0, r0, #12
   4a4fc:	bl	13214 <gcry_malloc@plt>
   4a500:	subs	r4, r0, #0
   4a504:	beq	4a548 <ftello64@plt+0x367f4>
   4a508:	mov	r6, #0
   4a50c:	mov	r1, r5
   4a510:	str	r6, [r4, #4]
   4a514:	add	r0, r4, #8
   4a518:	bl	135e0 <strcpy@plt>
   4a51c:	ldr	r2, [r7]
   4a520:	str	r6, [r4]
   4a524:	cmp	r2, r6
   4a528:	streq	r4, [r7]
   4a52c:	bne	4a538 <ftello64@plt+0x367e4>
   4a530:	b	4a548 <ftello64@plt+0x367f4>
   4a534:	mov	r2, r3
   4a538:	ldr	r3, [r2]
   4a53c:	cmp	r3, #0
   4a540:	bne	4a534 <ftello64@plt+0x367e0>
   4a544:	str	r4, [r2]
   4a548:	mov	r0, r4
   4a54c:	pop	{r4, r5, r6, r7, r8, pc}
   4a550:	push	{lr}		; (str lr, [sp, #-4]!)
   4a554:	sub	sp, sp, #12
   4a558:	bl	4a4e4 <ftello64@plt+0x36790>
   4a55c:	cmp	r0, #0
   4a560:	beq	4a56c <ftello64@plt+0x36818>
   4a564:	add	sp, sp, #12
   4a568:	pop	{pc}		; (ldr pc, [sp], #4)
   4a56c:	str	r0, [sp, #4]
   4a570:	bl	53ba8 <ftello64@plt+0x3fe54>
   4a574:	ldr	r0, [sp, #4]
   4a578:	add	sp, sp, #12
   4a57c:	pop	{pc}		; (ldr pc, [sp], #4)
   4a580:	cmp	r2, #0
   4a584:	push	{r4, r5, r6, lr}
   4a588:	beq	4a5a0 <ftello64@plt+0x3684c>
   4a58c:	bl	4a4e4 <ftello64@plt+0x36790>
   4a590:	subs	r4, r0, #0
   4a594:	beq	4a5d4 <ftello64@plt+0x36880>
   4a598:	mov	r0, r4
   4a59c:	pop	{r4, r5, r6, pc}
   4a5a0:	mov	r4, r0
   4a5a4:	mov	r0, r1
   4a5a8:	bl	4b294 <ftello64@plt+0x37540>
   4a5ac:	mov	r1, r0
   4a5b0:	mov	r5, r0
   4a5b4:	mov	r0, r4
   4a5b8:	bl	4a4e4 <ftello64@plt+0x36790>
   4a5bc:	subs	r4, r0, #0
   4a5c0:	beq	4a5dc <ftello64@plt+0x36888>
   4a5c4:	mov	r0, r5
   4a5c8:	bl	13448 <gcry_free@plt>
   4a5cc:	mov	r0, r4
   4a5d0:	pop	{r4, r5, r6, pc}
   4a5d4:	bl	53ba8 <ftello64@plt+0x3fe54>
   4a5d8:	b	4a598 <ftello64@plt+0x36844>
   4a5dc:	bl	53ba8 <ftello64@plt+0x3fe54>
   4a5e0:	b	4a5c4 <ftello64@plt+0x36870>
   4a5e4:	push	{r4, r5, r6, r7, r8, r9, lr}
   4a5e8:	sub	sp, sp, #20
   4a5ec:	ldr	r9, [pc, #136]	; 4a67c <ftello64@plt+0x36928>
   4a5f0:	mov	r8, #0
   4a5f4:	subs	r5, r0, #0
   4a5f8:	ldr	r3, [r9]
   4a5fc:	str	r8, [sp, #4]
   4a600:	str	r3, [sp, #12]
   4a604:	beq	4a670 <ftello64@plt+0x3691c>
   4a608:	add	r7, sp, #4
   4a60c:	add	r6, r5, #8
   4a610:	mov	r0, r6
   4a614:	bl	13814 <strlen@plt>
   4a618:	add	r0, r0, #12
   4a61c:	bl	131cc <gcry_xmalloc@plt>
   4a620:	ldr	r3, [r5, #4]
   4a624:	mov	r1, r6
   4a628:	mov	r4, r0
   4a62c:	add	r0, r0, #8
   4a630:	str	r4, [sp, #8]
   4a634:	str	r3, [r4, #4]
   4a638:	bl	135e0 <strcpy@plt>
   4a63c:	str	r8, [r4]
   4a640:	ldr	r5, [r5]
   4a644:	str	r4, [r7]
   4a648:	cmp	r5, #0
   4a64c:	add	r7, sp, #8
   4a650:	bne	4a60c <ftello64@plt+0x368b8>
   4a654:	ldr	r0, [sp, #4]
   4a658:	ldr	r2, [sp, #12]
   4a65c:	ldr	r3, [r9]
   4a660:	cmp	r2, r3
   4a664:	bne	4a678 <ftello64@plt+0x36924>
   4a668:	add	sp, sp, #20
   4a66c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a670:	mov	r0, r5
   4a674:	b	4a658 <ftello64@plt+0x36904>
   4a678:	bl	134b4 <__stack_chk_fail@plt>
   4a67c:	andeq	r6, r7, r8, ror #19
   4a680:	subs	r3, r0, r1
   4a684:	movne	r3, #1
   4a688:	cmp	r0, #0
   4a68c:	moveq	r3, #0
   4a690:	cmp	r3, #0
   4a694:	beq	4a6b0 <ftello64@plt+0x3695c>
   4a698:	ldr	r3, [r0]
   4a69c:	cmp	r3, #0
   4a6a0:	cmpne	r1, r3
   4a6a4:	bxeq	lr
   4a6a8:	mov	r0, r3
   4a6ac:	b	4a698 <ftello64@plt+0x36944>
   4a6b0:	mov	r0, r3
   4a6b4:	bx	lr
   4a6b8:	cmp	r0, #0
   4a6bc:	bxeq	lr
   4a6c0:	ldr	r3, [r0]
   4a6c4:	cmp	r3, #0
   4a6c8:	bxeq	lr
   4a6cc:	mov	r0, r3
   4a6d0:	b	4a6c0 <ftello64@plt+0x3696c>
   4a6d4:	push	{r4, r5, r6, r7, r8, lr}
   4a6d8:	ldr	r4, [r0]
   4a6dc:	cmp	r4, #0
   4a6e0:	moveq	r7, r4
   4a6e4:	beq	4a71c <ftello64@plt+0x369c8>
   4a6e8:	add	r6, r4, #8
   4a6ec:	mov	r5, r0
   4a6f0:	mov	r0, r6
   4a6f4:	bl	13814 <strlen@plt>
   4a6f8:	add	r0, r0, #1
   4a6fc:	bl	131cc <gcry_xmalloc@plt>
   4a700:	mov	r1, r6
   4a704:	mov	r7, r0
   4a708:	bl	135e0 <strcpy@plt>
   4a70c:	ldr	r3, [r4]
   4a710:	mov	r0, r4
   4a714:	str	r3, [r5]
   4a718:	bl	13448 <gcry_free@plt>
   4a71c:	mov	r0, r7
   4a720:	pop	{r4, r5, r6, r7, r8, pc}
   4a724:	push	{r4, r5, r6, lr}
   4a728:	subs	r4, r0, #0
   4a72c:	beq	4a758 <ftello64@plt+0x36a04>
   4a730:	mov	r5, r1
   4a734:	b	4a744 <ftello64@plt+0x369f0>
   4a738:	ldr	r4, [r4]
   4a73c:	cmp	r4, #0
   4a740:	beq	4a758 <ftello64@plt+0x36a04>
   4a744:	mov	r1, r5
   4a748:	add	r0, r4, #8
   4a74c:	bl	1328c <strcmp@plt>
   4a750:	cmp	r0, #0
   4a754:	bne	4a738 <ftello64@plt+0x369e4>
   4a758:	mov	r0, r4
   4a75c:	pop	{r4, r5, r6, pc}
   4a760:	subs	r3, r0, #0
   4a764:	beq	4a780 <ftello64@plt+0x36a2c>
   4a768:	mov	r0, #0
   4a76c:	ldr	r3, [r3]
   4a770:	add	r0, r0, #1
   4a774:	cmp	r3, #0
   4a778:	bne	4a76c <ftello64@plt+0x36a18>
   4a77c:	bx	lr
   4a780:	mov	r0, r3
   4a784:	bx	lr
   4a788:	ldr	r3, [r0]
   4a78c:	cmp	r3, #0
   4a790:	beq	4a7b4 <ftello64@plt+0x36a60>
   4a794:	mov	r1, #0
   4a798:	b	4a7a0 <ftello64@plt+0x36a4c>
   4a79c:	mov	r3, r2
   4a7a0:	ldr	r2, [r3]
   4a7a4:	str	r1, [r3]
   4a7a8:	cmp	r2, #0
   4a7ac:	mov	r1, r3
   4a7b0:	bne	4a79c <ftello64@plt+0x36a48>
   4a7b4:	str	r3, [r0]
   4a7b8:	mov	r0, r3
   4a7bc:	bx	lr
   4a7c0:	push	{r4, r5, r6, r7, r8, lr}
   4a7c4:	mov	r7, r0
   4a7c8:	mov	r8, r1
   4a7cc:	mov	r6, r2
   4a7d0:	bl	138b0 <__errno_location@plt>
   4a7d4:	ldr	r3, [r0]
   4a7d8:	cmp	r3, #22
   4a7dc:	beq	4a848 <ftello64@plt+0x36af4>
   4a7e0:	ldr	r4, [pc, #200]	; 4a8b0 <ftello64@plt+0x36b5c>
   4a7e4:	mov	r5, r0
   4a7e8:	ldr	r0, [r4, #8]
   4a7ec:	cmp	r0, #0
   4a7f0:	beq	4a820 <ftello64@plt+0x36acc>
   4a7f4:	mov	r3, #1
   4a7f8:	str	r3, [r4, #8]
   4a7fc:	cmp	r6, #0
   4a800:	popeq	{r4, r5, r6, r7, r8, pc}
   4a804:	ldr	r2, [pc, #168]	; 4a8b4 <ftello64@plt+0x36b60>
   4a808:	ldr	r1, [pc, #168]	; 4a8b8 <ftello64@plt+0x36b64>
   4a80c:	mov	r3, #0
   4a810:	str	r1, [r2]
   4a814:	str	r3, [r4, #12]
   4a818:	str	r3, [r4, #16]
   4a81c:	pop	{r4, r5, r6, r7, r8, pc}
   4a820:	mov	r2, #5
   4a824:	ldr	r1, [pc, #144]	; 4a8bc <ftello64@plt+0x36b68>
   4a828:	bl	13484 <dcgettext@plt>
   4a82c:	mov	r7, r0
   4a830:	ldr	r0, [r5]
   4a834:	bl	136e8 <strerror@plt>
   4a838:	mov	r1, r0
   4a83c:	mov	r0, r7
   4a840:	bl	4eac0 <ftello64@plt+0x3ad6c>
   4a844:	b	4a7f4 <ftello64@plt+0x36aa0>
   4a848:	cmp	r7, #0
   4a84c:	ldr	r4, [pc, #92]	; 4a8b0 <ftello64@plt+0x36b5c>
   4a850:	beq	4a868 <ftello64@plt+0x36b14>
   4a854:	ldr	r1, [pc, #92]	; 4a8b8 <ftello64@plt+0x36b64>
   4a858:	mov	r0, r7
   4a85c:	bl	1328c <strcmp@plt>
   4a860:	cmp	r0, #0
   4a864:	beq	4a8a0 <ftello64@plt+0x36b4c>
   4a868:	mov	r3, #1
   4a86c:	ldr	r0, [r4, #4]
   4a870:	str	r3, [r4, #4]
   4a874:	cmp	r0, #0
   4a878:	bne	4a7fc <ftello64@plt+0x36aa8>
   4a87c:	mov	r2, #5
   4a880:	ldr	r1, [pc, #56]	; 4a8c0 <ftello64@plt+0x36b6c>
   4a884:	bl	13484 <dcgettext@plt>
   4a888:	mov	r2, r7
   4a88c:	mov	r1, r8
   4a890:	bl	4eac0 <ftello64@plt+0x3ad6c>
   4a894:	cmp	r6, #0
   4a898:	popeq	{r4, r5, r6, r7, r8, pc}
   4a89c:	b	4a804 <ftello64@plt+0x36ab0>
   4a8a0:	mov	r3, #1
   4a8a4:	ldr	r0, [r4]
   4a8a8:	str	r3, [r4]
   4a8ac:	b	4a874 <ftello64@plt+0x36b20>
   4a8b0:	andeq	r7, r7, r0, ror #30
   4a8b4:	strdeq	r7, [r7], -r0
   4a8b8:	andeq	r3, r6, r0, lsl #19
   4a8bc:	muleq	r6, r0, sl
   4a8c0:	andeq	r3, r6, r4, ror #20
   4a8c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a8c8:	sub	sp, sp, #76	; 0x4c
   4a8cc:	mov	r7, #0
   4a8d0:	str	r3, [sp, #36]	; 0x24
   4a8d4:	ldr	r3, [pc, #1932]	; 4b068 <ftello64@plt+0x37314>
   4a8d8:	str	r1, [sp, #28]
   4a8dc:	add	r1, r0, r1
   4a8e0:	ldr	r3, [r3]
   4a8e4:	str	r0, [sp, #32]
   4a8e8:	str	r3, [sp, #68]	; 0x44
   4a8ec:	ldr	r3, [sp, #28]
   4a8f0:	ldr	sl, [pc, #1908]	; 4b06c <ftello64@plt+0x37318>
   4a8f4:	cmp	r3, #0
   4a8f8:	str	r2, [sp, #24]
   4a8fc:	sub	fp, r1, #1
   4a900:	str	r7, [sp, #16]
   4a904:	str	r7, [sp, #20]
   4a908:	beq	4aa14 <ftello64@plt+0x36cc0>
   4a90c:	ldr	r3, [sp, #32]
   4a910:	mov	r9, #0
   4a914:	mov	r5, r9
   4a918:	mov	r8, r9
   4a91c:	sub	r6, r3, #1
   4a920:	ldr	r4, [sp, #20]
   4a924:	b	4a984 <ftello64@plt+0x36c30>
   4a928:	tst	r3, #128	; 0x80
   4a92c:	bne	4aaac <ftello64@plt+0x36d58>
   4a930:	ldr	r1, [sp, #24]
   4a934:	cmn	r1, #1
   4a938:	beq	4a96c <ftello64@plt+0x36c18>
   4a93c:	cmp	r3, #127	; 0x7f
   4a940:	cmpne	r3, #31
   4a944:	bls	4ab44 <ftello64@plt+0x36df0>
   4a948:	cmp	r3, r1
   4a94c:	beq	4ab44 <ftello64@plt+0x36df0>
   4a950:	cmp	r1, #0
   4a954:	sub	r2, r3, #92	; 0x5c
   4a958:	clz	r2, r2
   4a95c:	lsr	r2, r2, #5
   4a960:	moveq	r2, #0
   4a964:	cmp	r2, #0
   4a968:	bne	4ac54 <ftello64@plt+0x36f00>
   4a96c:	add	r9, r9, #1
   4a970:	mov	r7, #0
   4a974:	cmp	r4, #0
   4a978:	strbne	r3, [r4], #1
   4a97c:	cmp	fp, r6
   4a980:	beq	4a9f0 <ftello64@plt+0x36c9c>
   4a984:	cmp	r7, #0
   4a988:	ldrb	r3, [r6, #1]!
   4a98c:	beq	4a9b0 <ftello64@plt+0x36c5c>
   4a990:	add	r1, r3, #64	; 0x40
   4a994:	lsr	r2, r3, #7
   4a998:	uxtb	r1, r1
   4a99c:	cmp	r1, #61	; 0x3d
   4a9a0:	movls	r2, #0
   4a9a4:	andhi	r2, r2, #1
   4a9a8:	cmp	r2, #0
   4a9ac:	bne	4ab18 <ftello64@plt+0x36dc4>
   4a9b0:	cmp	r8, #0
   4a9b4:	beq	4a928 <ftello64@plt+0x36bd4>
   4a9b8:	eor	r2, r3, #128	; 0x80
   4a9bc:	cmp	r2, #63	; 0x3f
   4a9c0:	add	r2, r5, #1
   4a9c4:	str	r2, [sp, #12]
   4a9c8:	bls	4aa5c <ftello64@plt+0x36d08>
   4a9cc:	cmp	r4, #0
   4a9d0:	bne	4aca4 <ftello64@plt+0x36f50>
   4a9d4:	ldr	r3, [sp, #12]
   4a9d8:	mov	r5, #0
   4a9dc:	cmp	fp, r6
   4a9e0:	add	r9, r9, r3, lsl #2
   4a9e4:	mov	r8, r5
   4a9e8:	mov	r7, #1
   4a9ec:	bne	4a984 <ftello64@plt+0x36c30>
   4a9f0:	ldr	r3, [sp, #20]
   4a9f4:	cmp	r3, #0
   4a9f8:	bne	4aa28 <ftello64@plt+0x36cd4>
   4a9fc:	add	r0, r9, #1
   4aa00:	bl	131cc <gcry_xmalloc@plt>
   4aa04:	ldr	r3, [sp, #28]
   4aa08:	cmp	r3, #0
   4aa0c:	str	r0, [sp, #20]
   4aa10:	bne	4a90c <ftello64@plt+0x36bb8>
   4aa14:	ldr	r3, [sp, #20]
   4aa18:	ldr	r4, [sp, #20]
   4aa1c:	cmp	r3, #0
   4aa20:	ldr	r9, [sp, #28]
   4aa24:	beq	4a9fc <ftello64@plt+0x36ca8>
   4aa28:	ldr	r3, [sp, #36]	; 0x24
   4aa2c:	cmp	r3, #0
   4aa30:	bne	4aec0 <ftello64@plt+0x3716c>
   4aa34:	ldr	r3, [sp, #36]	; 0x24
   4aa38:	strb	r3, [r4]
   4aa3c:	ldr	r3, [pc, #1572]	; 4b068 <ftello64@plt+0x37314>
   4aa40:	ldr	r2, [sp, #68]	; 0x44
   4aa44:	ldr	r0, [sp, #20]
   4aa48:	ldr	r3, [r3]
   4aa4c:	cmp	r2, r3
   4aa50:	bne	4b054 <ftello64@plt+0x37300>
   4aa54:	add	sp, sp, #76	; 0x4c
   4aa58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4aa5c:	add	r2, sp, #72	; 0x48
   4aa60:	add	r2, r2, r5
   4aa64:	and	r1, r3, #63	; 0x3f
   4aa68:	strb	r3, [r2, #-12]
   4aa6c:	ldr	r3, [sp, #16]
   4aa70:	subs	r8, r8, #1
   4aa74:	orr	r3, r1, r3, lsl #6
   4aa78:	str	r3, [sp, #16]
   4aa7c:	bne	4ac98 <ftello64@plt+0x36f44>
   4aa80:	ldr	r3, [pc, #1512]	; 4b070 <ftello64@plt+0x3731c>
   4aa84:	ldr	r7, [r3, #12]
   4aa88:	cmp	r7, #0
   4aa8c:	beq	4ad1c <ftello64@plt+0x36fc8>
   4aa90:	cmp	r4, #0
   4aa94:	bne	4adfc <ftello64@plt+0x370a8>
   4aa98:	ldr	r3, [sp, #12]
   4aa9c:	mov	r7, #0
   4aaa0:	add	r9, r9, r3
   4aaa4:	mov	r5, r7
   4aaa8:	b	4a97c <ftello64@plt+0x36c28>
   4aaac:	and	r2, r3, #224	; 0xe0
   4aab0:	cmp	r2, #192	; 0xc0
   4aab4:	beq	4ad00 <ftello64@plt+0x36fac>
   4aab8:	and	r2, r3, #240	; 0xf0
   4aabc:	cmp	r2, #224	; 0xe0
   4aac0:	beq	4ad44 <ftello64@plt+0x36ff0>
   4aac4:	and	r2, r3, #248	; 0xf8
   4aac8:	cmp	r2, #240	; 0xf0
   4aacc:	beq	4ade0 <ftello64@plt+0x3708c>
   4aad0:	and	r2, r3, #252	; 0xfc
   4aad4:	cmp	r2, #248	; 0xf8
   4aad8:	beq	4ae24 <ftello64@plt+0x370d0>
   4aadc:	and	r2, r3, #254	; 0xfe
   4aae0:	cmp	r2, #252	; 0xfc
   4aae4:	beq	4ae8c <ftello64@plt+0x37138>
   4aae8:	cmp	r4, #0
   4aaec:	beq	4ab0c <ftello64@plt+0x36db8>
   4aaf0:	str	r3, [sp]
   4aaf4:	mov	r0, r4
   4aaf8:	mov	r3, sl
   4aafc:	mvn	r2, #0
   4ab00:	mov	r1, #1
   4ab04:	bl	138d4 <__sprintf_chk@plt>
   4ab08:	add	r4, r4, #4
   4ab0c:	add	r9, r9, #4
   4ab10:	mov	r7, #1
   4ab14:	b	4a97c <ftello64@plt+0x36c28>
   4ab18:	cmp	r4, #0
   4ab1c:	beq	4ab3c <ftello64@plt+0x36de8>
   4ab20:	str	r3, [sp]
   4ab24:	mov	r0, r4
   4ab28:	mov	r3, sl
   4ab2c:	mvn	r2, #0
   4ab30:	mov	r1, #1
   4ab34:	bl	138d4 <__sprintf_chk@plt>
   4ab38:	add	r4, r4, #4
   4ab3c:	add	r9, r9, #4
   4ab40:	b	4a97c <ftello64@plt+0x36c28>
   4ab44:	cmp	r4, #0
   4ab48:	beq	4ad60 <ftello64@plt+0x3700c>
   4ab4c:	mov	r7, r4
   4ab50:	mov	r2, #92	; 0x5c
   4ab54:	strb	r2, [r7], #1
   4ab58:	cmp	r3, #13
   4ab5c:	ldrls	pc, [pc, r3, lsl #2]
   4ab60:	b	4ac68 <ftello64@plt+0x36f14>
   4ab64:	strdeq	sl, [r4], -r4
   4ab68:	andeq	sl, r4, r8, ror #24
   4ab6c:	andeq	sl, r4, r8, ror #24
   4ab70:	andeq	sl, r4, r8, ror #24
   4ab74:	andeq	sl, r4, r8, ror #24
   4ab78:	andeq	sl, r4, r8, ror #24
   4ab7c:	andeq	sl, r4, r8, ror #24
   4ab80:	andeq	sl, r4, r8, ror #24
   4ab84:			; <UNDEFINED> instruction: 0x0004abbc
   4ab88:	andeq	sl, r4, r8, ror #24
   4ab8c:	ldrdeq	sl, [r4], -r4
   4ab90:	andeq	sl, r4, r0, lsr #23
   4ab94:	andeq	sl, r4, r4, lsr ip
   4ab98:	andeq	sl, r4, r4, lsl ip
   4ab9c:	mov	r7, #0
   4aba0:	subs	r4, r7, #0
   4aba4:	add	r9, r9, #2
   4aba8:	movne	r3, #118	; 0x76
   4abac:	strbne	r3, [r4], #1
   4abb0:	movne	r7, #0
   4abb4:	b	4a97c <ftello64@plt+0x36c28>
   4abb8:	mov	r7, #0
   4abbc:	subs	r4, r7, #0
   4abc0:	add	r9, r9, #2
   4abc4:	movne	r3, #98	; 0x62
   4abc8:	strbne	r3, [r4], #1
   4abcc:	movne	r7, #0
   4abd0:	b	4a97c <ftello64@plt+0x36c28>
   4abd4:	cmp	r7, #0
   4abd8:	add	r9, r9, #2
   4abdc:	beq	4afc4 <ftello64@plt+0x37270>
   4abe0:	mov	r3, #110	; 0x6e
   4abe4:	strb	r3, [r4, #1]
   4abe8:	mov	r7, #0
   4abec:	add	r4, r4, #2
   4abf0:	b	4a97c <ftello64@plt+0x36c28>
   4abf4:	cmp	r7, #0
   4abf8:	add	r9, r9, #2
   4abfc:	beq	4afc4 <ftello64@plt+0x37270>
   4ac00:	mov	r3, #48	; 0x30
   4ac04:	strb	r3, [r4, #1]
   4ac08:	mov	r7, #0
   4ac0c:	add	r4, r4, #2
   4ac10:	b	4a97c <ftello64@plt+0x36c28>
   4ac14:	cmp	r7, #0
   4ac18:	add	r9, r9, #2
   4ac1c:	beq	4afc4 <ftello64@plt+0x37270>
   4ac20:	mov	r3, #114	; 0x72
   4ac24:	strb	r3, [r4, #1]
   4ac28:	mov	r7, #0
   4ac2c:	add	r4, r4, #2
   4ac30:	b	4a97c <ftello64@plt+0x36c28>
   4ac34:	cmp	r7, #0
   4ac38:	add	r9, r9, #2
   4ac3c:	beq	4afc4 <ftello64@plt+0x37270>
   4ac40:	mov	r3, #102	; 0x66
   4ac44:	strb	r3, [r4, #1]
   4ac48:	mov	r7, #0
   4ac4c:	add	r4, r4, #2
   4ac50:	b	4a97c <ftello64@plt+0x36c28>
   4ac54:	cmp	r4, #0
   4ac58:	movne	r7, r4
   4ac5c:	movne	r3, #92	; 0x5c
   4ac60:	strbne	r3, [r7], #1
   4ac64:	beq	4aeb0 <ftello64@plt+0x3715c>
   4ac68:	cmp	r7, #0
   4ac6c:	add	r9, r9, #4
   4ac70:	beq	4aeb8 <ftello64@plt+0x37164>
   4ac74:	str	r3, [sp]
   4ac78:	mov	r0, r7
   4ac7c:	ldr	r3, [pc, #1008]	; 4b074 <ftello64@plt+0x37320>
   4ac80:	mvn	r2, #0
   4ac84:	mov	r1, #1
   4ac88:	add	r4, r7, #3
   4ac8c:	bl	138d4 <__sprintf_chk@plt>
   4ac90:	mov	r7, #0
   4ac94:	b	4a97c <ftello64@plt+0x36c28>
   4ac98:	ldr	r5, [sp, #12]
   4ac9c:	mov	r7, #0
   4aca0:	b	4a97c <ftello64@plt+0x36c28>
   4aca4:	cmp	r5, #0
   4aca8:	beq	4aea8 <ftello64@plt+0x37154>
   4acac:	add	r5, r4, r5, lsl #2
   4acb0:	add	r7, sp, #60	; 0x3c
   4acb4:	ldrb	r1, [r7], #1
   4acb8:	mov	r0, r4
   4acbc:	mov	r3, sl
   4acc0:	str	r1, [sp]
   4acc4:	mvn	r2, #0
   4acc8:	mov	r1, #1
   4accc:	add	r4, r4, #4
   4acd0:	bl	138d4 <__sprintf_chk@plt>
   4acd4:	cmp	r5, r4
   4acd8:	bne	4acb4 <ftello64@plt+0x36f60>
   4acdc:	ldrb	r3, [r6]
   4ace0:	str	r3, [sp]
   4ace4:	mvn	r2, #0
   4ace8:	mov	r3, sl
   4acec:	mov	r1, #1
   4acf0:	mov	r0, r5
   4acf4:	bl	138d4 <__sprintf_chk@plt>
   4acf8:	add	r4, r5, #4
   4acfc:	b	4a9d4 <ftello64@plt+0x36c80>
   4ad00:	mov	r5, #1
   4ad04:	strb	r3, [sp, #60]	; 0x3c
   4ad08:	and	r3, r3, #31
   4ad0c:	mov	r7, r8
   4ad10:	str	r3, [sp, #16]
   4ad14:	mov	r8, r5
   4ad18:	b	4a97c <ftello64@plt+0x36c28>
   4ad1c:	ldr	r3, [sp, #36]	; 0x24
   4ad20:	cmp	r3, #0
   4ad24:	beq	4adb0 <ftello64@plt+0x3705c>
   4ad28:	cmp	r4, #0
   4ad2c:	bne	4ae64 <ftello64@plt+0x37110>
   4ad30:	ldr	r3, [sp, #12]
   4ad34:	mov	r5, #0
   4ad38:	add	r9, r9, r3
   4ad3c:	mov	r8, r5
   4ad40:	b	4a97c <ftello64@plt+0x36c28>
   4ad44:	strb	r3, [sp, #60]	; 0x3c
   4ad48:	and	r3, r3, #15
   4ad4c:	mov	r7, r8
   4ad50:	str	r3, [sp, #16]
   4ad54:	mov	r5, #1
   4ad58:	mov	r8, #2
   4ad5c:	b	4a97c <ftello64@plt+0x36c28>
   4ad60:	cmp	r3, #13
   4ad64:	ldrls	pc, [pc, r3, lsl #2]
   4ad68:	b	4aeb0 <ftello64@plt+0x3715c>
   4ad6c:	andeq	sl, r4, r4, lsr #27
   4ad70:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad74:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad78:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad7c:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad80:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad84:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad88:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad8c:			; <UNDEFINED> instruction: 0x0004abb8
   4ad90:			; <UNDEFINED> instruction: 0x0004aeb0
   4ad94:	andeq	sl, r4, r4, lsr #27
   4ad98:	muleq	r4, ip, fp
   4ad9c:	andeq	sl, r4, r4, lsr #27
   4ada0:	andeq	sl, r4, r4, lsr #27
   4ada4:	add	r9, r9, #2
   4ada8:	mov	r7, #0
   4adac:	b	4a97c <ftello64@plt+0x36c28>
   4adb0:	ldr	r2, [sp, #16]
   4adb4:	sub	r3, r2, #128	; 0x80
   4adb8:	cmp	r3, #127	; 0x7f
   4adbc:	bhi	4ae40 <ftello64@plt+0x370ec>
   4adc0:	cmp	r4, #0
   4adc4:	ldr	r5, [sp, #12]
   4adc8:	add	r9, r9, #1
   4adcc:	beq	4afb8 <ftello64@plt+0x37264>
   4add0:	ldr	r8, [sp, #36]	; 0x24
   4add4:	strb	r2, [r4], #1
   4add8:	mov	r7, r8
   4addc:	b	4a97c <ftello64@plt+0x36c28>
   4ade0:	strb	r3, [sp, #60]	; 0x3c
   4ade4:	and	r3, r3, #7
   4ade8:	mov	r7, r8
   4adec:	str	r3, [sp, #16]
   4adf0:	mov	r5, #1
   4adf4:	mov	r8, #3
   4adf8:	b	4a97c <ftello64@plt+0x36c28>
   4adfc:	add	r5, r4, r5
   4ae00:	add	r2, sp, #60	; 0x3c
   4ae04:	sub	r3, r4, #1
   4ae08:	ldrb	r1, [r2], #1
   4ae0c:	strb	r1, [r3, #1]!
   4ae10:	cmp	r3, r5
   4ae14:	bne	4ae08 <ftello64@plt+0x370b4>
   4ae18:	ldr	r3, [sp, #12]
   4ae1c:	add	r4, r4, r3
   4ae20:	b	4aa98 <ftello64@plt+0x36d44>
   4ae24:	strb	r3, [sp, #60]	; 0x3c
   4ae28:	and	r3, r3, #3
   4ae2c:	mov	r7, r8
   4ae30:	str	r3, [sp, #16]
   4ae34:	mov	r5, #1
   4ae38:	mov	r8, #4
   4ae3c:	b	4a97c <ftello64@plt+0x36c28>
   4ae40:	ldr	r3, [sp, #12]
   4ae44:	cmp	r4, #0
   4ae48:	lsl	r8, r3, #2
   4ae4c:	bne	4af84 <ftello64@plt+0x37230>
   4ae50:	mov	r7, #0
   4ae54:	add	r9, r9, r8
   4ae58:	mov	r5, r7
   4ae5c:	mov	r8, r7
   4ae60:	b	4a97c <ftello64@plt+0x36c28>
   4ae64:	add	r5, r4, r5
   4ae68:	add	r2, sp, #60	; 0x3c
   4ae6c:	sub	r3, r4, #1
   4ae70:	ldrb	r1, [r2], #1
   4ae74:	strb	r1, [r3, #1]!
   4ae78:	cmp	r5, r3
   4ae7c:	bne	4ae70 <ftello64@plt+0x3711c>
   4ae80:	ldr	r3, [sp, #12]
   4ae84:	add	r4, r4, r3
   4ae88:	b	4ad30 <ftello64@plt+0x36fdc>
   4ae8c:	strb	r3, [sp, #60]	; 0x3c
   4ae90:	and	r3, r3, #1
   4ae94:	mov	r7, r8
   4ae98:	str	r3, [sp, #16]
   4ae9c:	mov	r5, #1
   4aea0:	mov	r8, #5
   4aea4:	b	4a97c <ftello64@plt+0x36c28>
   4aea8:	mov	r5, r4
   4aeac:	b	4ace0 <ftello64@plt+0x36f8c>
   4aeb0:	mov	r7, #0
   4aeb4:	add	r9, r9, #4
   4aeb8:	mov	r4, r7
   4aebc:	b	4a97c <ftello64@plt+0x36c28>
   4aec0:	ldr	r7, [pc, #432]	; 4b078 <ftello64@plt+0x37324>
   4aec4:	mov	r6, #0
   4aec8:	strb	r6, [r4]
   4aecc:	ldr	r0, [r7]
   4aed0:	ldr	r1, [pc, #420]	; 4b07c <ftello64@plt+0x37328>
   4aed4:	bl	136d0 <iconv_open@plt>
   4aed8:	cmn	r0, #1
   4aedc:	mov	r5, r0
   4aee0:	beq	4b01c <ftello64@plt+0x372c8>
   4aee4:	ldr	r3, [sp, #20]
   4aee8:	sub	r4, r4, r3
   4aeec:	add	r0, r4, #1
   4aef0:	tst	r0, #-268435456	; 0xf0000000
   4aef4:	lsl	r0, r0, #4
   4aef8:	str	r4, [sp, #52]	; 0x34
   4aefc:	str	r0, [sp, #56]	; 0x38
   4af00:	str	r3, [sp, #44]	; 0x2c
   4af04:	bne	4b058 <ftello64@plt+0x37304>
   4af08:	bl	131cc <gcry_xmalloc@plt>
   4af0c:	add	r3, sp, #56	; 0x38
   4af10:	str	r3, [sp]
   4af14:	add	r2, sp, #52	; 0x34
   4af18:	add	r3, sp, #48	; 0x30
   4af1c:	add	r1, sp, #44	; 0x2c
   4af20:	mov	r4, r0
   4af24:	mov	r0, r5
   4af28:	str	r4, [sp, #48]	; 0x30
   4af2c:	bl	13274 <iconv@plt>
   4af30:	cmn	r0, #1
   4af34:	bne	4afcc <ftello64@plt+0x37278>
   4af38:	ldr	r6, [pc, #304]	; 4b070 <ftello64@plt+0x3731c>
   4af3c:	ldr	r0, [r6, #20]
   4af40:	cmp	r0, #0
   4af44:	beq	4afe4 <ftello64@plt+0x37290>
   4af48:	mov	r3, #1
   4af4c:	ldr	r0, [sp, #20]
   4af50:	str	r3, [r6, #20]
   4af54:	bl	13448 <gcry_free@plt>
   4af58:	mov	r0, r4
   4af5c:	bl	13448 <gcry_free@plt>
   4af60:	ldr	r2, [sp, #24]
   4af64:	ldr	r1, [sp, #28]
   4af68:	ldr	r0, [sp, #32]
   4af6c:	mov	r3, #0
   4af70:	bl	4a8c4 <ftello64@plt+0x36b70>
   4af74:	str	r0, [sp, #20]
   4af78:	mov	r0, r5
   4af7c:	bl	13268 <iconv_close@plt>
   4af80:	b	4aa3c <ftello64@plt+0x36ce8>
   4af84:	add	r7, r4, r8
   4af88:	add	r5, sp, #60	; 0x3c
   4af8c:	ldrb	r1, [r5], #1
   4af90:	mov	r0, r4
   4af94:	mov	r3, sl
   4af98:	str	r1, [sp]
   4af9c:	mvn	r2, #0
   4afa0:	mov	r1, #1
   4afa4:	add	r4, r4, #4
   4afa8:	bl	138d4 <__sprintf_chk@plt>
   4afac:	cmp	r4, r7
   4afb0:	bne	4af8c <ftello64@plt+0x37238>
   4afb4:	b	4ae50 <ftello64@plt+0x370fc>
   4afb8:	mov	r7, r4
   4afbc:	mov	r8, r4
   4afc0:	b	4a97c <ftello64@plt+0x36c28>
   4afc4:	mov	r4, r7
   4afc8:	b	4a97c <ftello64@plt+0x36c28>
   4afcc:	ldr	r3, [sp, #48]	; 0x30
   4afd0:	ldr	r0, [sp, #20]
   4afd4:	str	r4, [sp, #20]
   4afd8:	strb	r6, [r3]
   4afdc:	bl	13448 <gcry_free@plt>
   4afe0:	b	4af78 <ftello64@plt+0x37224>
   4afe4:	mov	r2, #5
   4afe8:	ldr	r1, [pc, #144]	; 4b080 <ftello64@plt+0x3732c>
   4afec:	bl	13484 <dcgettext@plt>
   4aff0:	mov	r8, r0
   4aff4:	bl	138b0 <__errno_location@plt>
   4aff8:	ldr	r7, [r7]
   4affc:	ldr	r0, [r0]
   4b000:	bl	136e8 <strerror@plt>
   4b004:	mov	r2, r7
   4b008:	ldr	r1, [pc, #108]	; 4b07c <ftello64@plt+0x37328>
   4b00c:	mov	r3, r0
   4b010:	mov	r0, r8
   4b014:	bl	4eac0 <ftello64@plt+0x3ad6c>
   4b018:	b	4af48 <ftello64@plt+0x371f4>
   4b01c:	mov	r2, #1
   4b020:	ldr	r1, [pc, #84]	; 4b07c <ftello64@plt+0x37328>
   4b024:	ldr	r0, [r7]
   4b028:	bl	4a7c0 <ftello64@plt+0x36a6c>
   4b02c:	ldr	r0, [sp, #20]
   4b030:	bl	13448 <gcry_free@plt>
   4b034:	ldr	r3, [pc, #52]	; 4b070 <ftello64@plt+0x3731c>
   4b038:	ldr	r2, [sp, #24]
   4b03c:	ldr	r1, [sp, #28]
   4b040:	ldr	r0, [sp, #32]
   4b044:	ldr	r3, [r3, #16]
   4b048:	bl	4a8c4 <ftello64@plt+0x36b70>
   4b04c:	str	r0, [sp, #20]
   4b050:	b	4aa3c <ftello64@plt+0x36ce8>
   4b054:	bl	134b4 <__stack_chk_fail@plt>
   4b058:	ldr	r2, [pc, #36]	; 4b084 <ftello64@plt+0x37330>
   4b05c:	ldr	r1, [pc, #36]	; 4b088 <ftello64@plt+0x37334>
   4b060:	ldr	r0, [pc, #36]	; 4b08c <ftello64@plt+0x37338>
   4b064:	bl	4ee84 <ftello64@plt+0x3b130>
   4b068:	andeq	r6, r7, r8, ror #19
   4b06c:	andeq	r0, r6, r0, lsr r8
   4b070:	andeq	r7, r7, r0, ror #30
   4b074:	andeq	r3, r6, r8, lsr #21
   4b078:	strdeq	r7, [r7], -r0
   4b07c:	andeq	r3, r6, r0, lsl #19
   4b080:	andeq	r3, r6, r8, asr #21
   4b084:	andeq	r3, r6, r0, asr sl
   4b088:	andeq	r0, r0, r3, lsl #5
   4b08c:			; <UNDEFINED> instruction: 0x00063ab0
   4b090:	push	{r4, r5, r6, lr}
   4b094:	subs	r5, r0, #0
   4b098:	beq	4b19c <ftello64@plt+0x37448>
   4b09c:	mov	r0, r5
   4b0a0:	bl	13814 <strlen@plt>
   4b0a4:	cmp	r0, #3
   4b0a8:	bhi	4b0dc <ftello64@plt+0x37388>
   4b0ac:	ldrb	r3, [r5]
   4b0b0:	mov	r4, r5
   4b0b4:	cmp	r3, #0
   4b0b8:	bne	4b114 <ftello64@plt+0x373c0>
   4b0bc:	ldr	r3, [pc, #392]	; 4b24c <ftello64@plt+0x374f8>
   4b0c0:	ldr	r2, [pc, #392]	; 4b250 <ftello64@plt+0x374fc>
   4b0c4:	ldr	r1, [pc, #392]	; 4b254 <ftello64@plt+0x37500>
   4b0c8:	mov	r0, #0
   4b0cc:	str	r1, [r2]
   4b0d0:	str	r0, [r3, #12]
   4b0d4:	str	r0, [r3, #16]
   4b0d8:	pop	{r4, r5, r6, pc}
   4b0dc:	mov	r2, #3
   4b0e0:	ldr	r1, [pc, #368]	; 4b258 <ftello64@plt+0x37504>
   4b0e4:	mov	r0, r5
   4b0e8:	bl	49a68 <ftello64@plt+0x35d14>
   4b0ec:	cmp	r0, #0
   4b0f0:	bne	4b0ac <ftello64@plt+0x37358>
   4b0f4:	ldrb	r3, [r5, #3]
   4b0f8:	cmp	r3, #95	; 0x5f
   4b0fc:	cmpne	r3, #45	; 0x2d
   4b100:	addne	r4, r5, #3
   4b104:	ldrbeq	r3, [r5, #4]
   4b108:	addeq	r4, r5, #4
   4b10c:	cmp	r3, #0
   4b110:	beq	4b0bc <ftello64@plt+0x37368>
   4b114:	ldr	r1, [pc, #320]	; 4b25c <ftello64@plt+0x37508>
   4b118:	mov	r0, r4
   4b11c:	bl	49928 <ftello64@plt+0x35bd4>
   4b120:	cmp	r0, #0
   4b124:	beq	4b0bc <ftello64@plt+0x37368>
   4b128:	ldr	r1, [pc, #304]	; 4b260 <ftello64@plt+0x3750c>
   4b12c:	mov	r0, r4
   4b130:	bl	49928 <ftello64@plt+0x35bd4>
   4b134:	cmp	r0, #0
   4b138:	beq	4b0bc <ftello64@plt+0x37368>
   4b13c:	ldr	r1, [pc, #288]	; 4b264 <ftello64@plt+0x37510>
   4b140:	mov	r0, r4
   4b144:	bl	49928 <ftello64@plt+0x35bd4>
   4b148:	cmp	r0, #0
   4b14c:	beq	4b0bc <ftello64@plt+0x37368>
   4b150:	ldr	r1, [pc, #272]	; 4b268 <ftello64@plt+0x37514>
   4b154:	mov	r0, r4
   4b158:	bl	49928 <ftello64@plt+0x35bd4>
   4b15c:	cmp	r0, #0
   4b160:	beq	4b0bc <ftello64@plt+0x37368>
   4b164:	ldr	r1, [pc, #256]	; 4b26c <ftello64@plt+0x37518>
   4b168:	mov	r0, r4
   4b16c:	bl	49928 <ftello64@plt+0x35bd4>
   4b170:	ldr	r6, [pc, #248]	; 4b270 <ftello64@plt+0x3751c>
   4b174:	cmp	r0, #0
   4b178:	bne	4b1ac <ftello64@plt+0x37458>
   4b17c:	ldr	r3, [pc, #200]	; 4b24c <ftello64@plt+0x374f8>
   4b180:	ldr	r1, [pc, #200]	; 4b250 <ftello64@plt+0x374fc>
   4b184:	mov	r2, #1
   4b188:	mov	r0, #0
   4b18c:	str	r6, [r1]
   4b190:	str	r2, [r3, #12]
   4b194:	str	r0, [r3, #16]
   4b198:	pop	{r4, r5, r6, pc}
   4b19c:	mov	r0, #14
   4b1a0:	bl	13afc <nl_langinfo@plt>
   4b1a4:	mov	r5, r0
   4b1a8:	b	4b09c <ftello64@plt+0x37348>
   4b1ac:	mov	r0, r4
   4b1b0:	mov	r1, r6
   4b1b4:	bl	49928 <ftello64@plt+0x35bd4>
   4b1b8:	cmp	r0, #0
   4b1bc:	beq	4b17c <ftello64@plt+0x37428>
   4b1c0:	mov	r1, r6
   4b1c4:	mov	r0, r5
   4b1c8:	bl	136d0 <iconv_open@plt>
   4b1cc:	cmn	r0, #1
   4b1d0:	mov	r4, r0
   4b1d4:	beq	4b21c <ftello64@plt+0x374c8>
   4b1d8:	bl	13268 <iconv_close@plt>
   4b1dc:	mov	r1, r5
   4b1e0:	mov	r0, r6
   4b1e4:	bl	136d0 <iconv_open@plt>
   4b1e8:	cmn	r0, #1
   4b1ec:	mov	r4, r0
   4b1f0:	beq	4b234 <ftello64@plt+0x374e0>
   4b1f4:	bl	13268 <iconv_close@plt>
   4b1f8:	ldr	r3, [pc, #76]	; 4b24c <ftello64@plt+0x374f8>
   4b1fc:	ldr	ip, [pc, #76]	; 4b250 <ftello64@plt+0x374fc>
   4b200:	mov	r2, #0
   4b204:	mov	r1, #1
   4b208:	mov	r0, r2
   4b20c:	str	r5, [ip]
   4b210:	str	r1, [r3, #16]
   4b214:	str	r2, [r3, #12]
   4b218:	pop	{r4, r5, r6, pc}
   4b21c:	mov	r0, r5
   4b220:	mov	r1, r6
   4b224:	mov	r2, #0
   4b228:	bl	4a7c0 <ftello64@plt+0x36a6c>
   4b22c:	mov	r0, r4
   4b230:	pop	{r4, r5, r6, pc}
   4b234:	mov	r0, r6
   4b238:	mov	r1, r5
   4b23c:	mov	r2, #0
   4b240:	bl	4a7c0 <ftello64@plt+0x36a6c>
   4b244:	mov	r0, r4
   4b248:	pop	{r4, r5, r6, pc}
   4b24c:	andeq	r7, r7, r0, ror #30
   4b250:	strdeq	r7, [r7], -r0
   4b254:	strdeq	r3, [r6], -r8
   4b258:	strdeq	r3, [r6], -r4
   4b25c:	strdeq	r3, [r6], -ip
   4b260:	andeq	r3, r6, r4, lsl #22
   4b264:	andeq	r3, r6, r8, lsl #22
   4b268:	andeq	r3, r6, r0, lsl fp
   4b26c:	andeq	r3, r6, r0, lsr #22
   4b270:	andeq	r3, r6, r0, lsl #19
   4b274:	ldr	r3, [pc, #4]	; 4b280 <ftello64@plt+0x3752c>
   4b278:	ldr	r0, [r3]
   4b27c:	bx	lr
   4b280:	strdeq	r7, [r7], -r0
   4b284:	ldr	r3, [pc, #4]	; 4b290 <ftello64@plt+0x3753c>
   4b288:	ldr	r0, [r3, #12]
   4b28c:	bx	lr
   4b290:	andeq	r7, r7, r0, ror #30
   4b294:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4b298:	sub	sp, sp, #32
   4b29c:	ldr	r8, [pc, #520]	; 4b4ac <ftello64@plt+0x37758>
   4b2a0:	ldr	r5, [pc, #520]	; 4b4b0 <ftello64@plt+0x3775c>
   4b2a4:	ldr	r7, [r8, #12]
   4b2a8:	ldr	r3, [r5]
   4b2ac:	cmp	r7, #0
   4b2b0:	str	r3, [sp, #28]
   4b2b4:	bne	4b418 <ftello64@plt+0x376c4>
   4b2b8:	mov	r4, r0
   4b2bc:	ldr	r0, [r8, #16]
   4b2c0:	cmp	r0, #0
   4b2c4:	bne	4b36c <ftello64@plt+0x37618>
   4b2c8:	ldrb	r3, [r4]
   4b2cc:	cmp	r3, #0
   4b2d0:	beq	4b4a0 <ftello64@plt+0x3774c>
   4b2d4:	mov	r2, r4
   4b2d8:	tst	r3, #128	; 0x80
   4b2dc:	ldrb	r3, [r2, #1]!
   4b2e0:	addeq	r0, r0, #1
   4b2e4:	addne	r0, r0, #2
   4b2e8:	cmp	r3, #0
   4b2ec:	bne	4b2d8 <ftello64@plt+0x37584>
   4b2f0:	add	r0, r0, #1
   4b2f4:	bl	131cc <gcry_xmalloc@plt>
   4b2f8:	ldrb	r3, [r4]
   4b2fc:	cmp	r3, #0
   4b300:	mov	r6, r0
   4b304:	mov	r2, r0
   4b308:	beq	4b348 <ftello64@plt+0x375f4>
   4b30c:	mvn	lr, #63	; 0x3f
   4b310:	mvn	ip, #127	; 0x7f
   4b314:	sxtb	r1, r3
   4b318:	cmp	r1, #0
   4b31c:	movlt	r0, r2
   4b320:	orrlt	r3, lr, r3, lsr #6
   4b324:	strblt	r3, [r0], #2
   4b328:	strbge	r3, [r2], #1
   4b32c:	ldrb	r3, [r4, #1]!
   4b330:	andlt	r1, r1, #63	; 0x3f
   4b334:	orrlt	r1, ip, r1
   4b338:	strblt	r1, [r2, #1]
   4b33c:	movlt	r2, r0
   4b340:	cmp	r3, #0
   4b344:	bne	4b314 <ftello64@plt+0x375c0>
   4b348:	mov	r3, #0
   4b34c:	strb	r3, [r2]
   4b350:	ldr	r2, [sp, #28]
   4b354:	ldr	r3, [r5]
   4b358:	mov	r0, r6
   4b35c:	cmp	r2, r3
   4b360:	bne	4b4a8 <ftello64@plt+0x37754>
   4b364:	add	sp, sp, #32
   4b368:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4b36c:	ldr	sl, [pc, #320]	; 4b4b4 <ftello64@plt+0x37760>
   4b370:	ldr	r0, [pc, #320]	; 4b4b8 <ftello64@plt+0x37764>
   4b374:	ldr	r1, [sl]
   4b378:	bl	136d0 <iconv_open@plt>
   4b37c:	cmn	r0, #1
   4b380:	mov	r9, r0
   4b384:	beq	4b480 <ftello64@plt+0x3772c>
   4b388:	ldrb	r3, [r4]
   4b38c:	cmp	r3, #0
   4b390:	moveq	r7, r3
   4b394:	moveq	r0, #1
   4b398:	beq	4b3bc <ftello64@plt+0x37668>
   4b39c:	mov	r2, r4
   4b3a0:	tst	r3, #128	; 0x80
   4b3a4:	ldrb	r3, [r2, #1]!
   4b3a8:	addeq	r7, r7, #1
   4b3ac:	addne	r7, r7, #6
   4b3b0:	cmp	r3, #0
   4b3b4:	bne	4b3a0 <ftello64@plt+0x3764c>
   4b3b8:	add	r0, r7, #1
   4b3bc:	bl	131cc <gcry_xmalloc@plt>
   4b3c0:	str	r4, [sp, #12]
   4b3c4:	mov	r6, r0
   4b3c8:	mov	r0, r4
   4b3cc:	bl	13814 <strlen@plt>
   4b3d0:	add	r3, sp, #24
   4b3d4:	str	r3, [sp]
   4b3d8:	add	r2, sp, #20
   4b3dc:	add	r3, sp, #16
   4b3e0:	add	r1, sp, #12
   4b3e4:	str	r6, [sp, #16]
   4b3e8:	str	r7, [sp, #24]
   4b3ec:	str	r0, [sp, #20]
   4b3f0:	mov	r0, r9
   4b3f4:	bl	13274 <iconv@plt>
   4b3f8:	cmn	r0, #1
   4b3fc:	beq	4b424 <ftello64@plt+0x376d0>
   4b400:	ldr	r3, [sp, #16]
   4b404:	mov	r2, #0
   4b408:	strb	r2, [r3]
   4b40c:	mov	r0, r9
   4b410:	bl	13268 <iconv_close@plt>
   4b414:	b	4b350 <ftello64@plt+0x375fc>
   4b418:	bl	139d0 <gcry_xstrdup@plt>
   4b41c:	mov	r6, r0
   4b420:	b	4b350 <ftello64@plt+0x375fc>
   4b424:	ldr	r0, [r8, #24]
   4b428:	cmp	r0, #0
   4b42c:	beq	4b448 <ftello64@plt+0x376f4>
   4b430:	mov	r3, #1
   4b434:	mov	r1, r4
   4b438:	mov	r0, r6
   4b43c:	str	r3, [r8, #24]
   4b440:	bl	135e0 <strcpy@plt>
   4b444:	b	4b40c <ftello64@plt+0x376b8>
   4b448:	mov	r2, #5
   4b44c:	ldr	r1, [pc, #104]	; 4b4bc <ftello64@plt+0x37768>
   4b450:	bl	13484 <dcgettext@plt>
   4b454:	mov	r7, r0
   4b458:	bl	138b0 <__errno_location@plt>
   4b45c:	ldr	sl, [sl]
   4b460:	ldr	r0, [r0]
   4b464:	bl	136e8 <strerror@plt>
   4b468:	mov	r1, sl
   4b46c:	ldr	r2, [pc, #68]	; 4b4b8 <ftello64@plt+0x37764>
   4b470:	mov	r3, r0
   4b474:	mov	r0, r7
   4b478:	bl	4eac0 <ftello64@plt+0x3ad6c>
   4b47c:	b	4b430 <ftello64@plt+0x376dc>
   4b480:	ldr	r1, [sl]
   4b484:	mov	r2, #1
   4b488:	ldr	r0, [pc, #40]	; 4b4b8 <ftello64@plt+0x37764>
   4b48c:	bl	4a7c0 <ftello64@plt+0x36a6c>
   4b490:	mov	r0, r4
   4b494:	bl	4b294 <ftello64@plt+0x37540>
   4b498:	mov	r6, r0
   4b49c:	b	4b350 <ftello64@plt+0x375fc>
   4b4a0:	mov	r0, #1
   4b4a4:	b	4b2f4 <ftello64@plt+0x375a0>
   4b4a8:	bl	134b4 <__stack_chk_fail@plt>
   4b4ac:	andeq	r7, r7, r0, ror #30
   4b4b0:	andeq	r6, r7, r8, ror #19
   4b4b4:	strdeq	r7, [r7], -r0
   4b4b8:	andeq	r3, r6, r0, lsl #19
   4b4bc:	andeq	r3, r6, r8, asr #21
   4b4c0:	ldr	r3, [pc, #4]	; 4b4cc <ftello64@plt+0x37778>
   4b4c4:	ldr	r3, [r3, #16]
   4b4c8:	b	4a8c4 <ftello64@plt+0x36b70>
   4b4cc:	andeq	r7, r7, r0, ror #30
   4b4d0:	b	136d0 <iconv_open@plt>
   4b4d4:	b	13274 <iconv@plt>
   4b4d8:	b	13268 <iconv_close@plt>
   4b4dc:	push	{r4, r5, r6, lr}
   4b4e0:	mov	r5, r1
   4b4e4:	ldr	r1, [r0, #8]
   4b4e8:	mov	r4, r0
   4b4ec:	ands	r3, r1, #32768	; 0x8000
   4b4f0:	bne	4b538 <ftello64@plt+0x377e4>
   4b4f4:	ldr	r2, [r0]
   4b4f8:	orr	r1, r1, #32768	; 0x8000
   4b4fc:	str	r1, [r0, #8]
   4b500:	str	r3, [r0, #28]
   4b504:	str	r3, [r0, #32]
   4b508:	str	r3, [r0, #36]	; 0x24
   4b50c:	str	r3, [r0, #12]
   4b510:	ldr	r2, [r2]
   4b514:	str	r3, [r0, #40]	; 0x28
   4b518:	cmp	r2, #0
   4b51c:	str	r3, [r0, #44]	; 0x2c
   4b520:	str	r3, [r0, #48]	; 0x30
   4b524:	str	r3, [r0, #52]	; 0x34
   4b528:	blt	4b690 <ftello64@plt+0x3793c>
   4b52c:	mov	r3, #0
   4b530:	str	r3, [r4, #24]
   4b534:	pop	{r4, r5, r6, pc}
   4b538:	ldr	r3, [r0, #12]
   4b53c:	cmp	r3, #0
   4b540:	beq	4b52c <ftello64@plt+0x377d8>
   4b544:	cmp	r5, #0
   4b548:	ldr	r3, [r0, #16]
   4b54c:	beq	4b5d4 <ftello64@plt+0x37880>
   4b550:	cmn	r3, #6
   4b554:	mov	r6, r2
   4b558:	mov	r2, #5
   4b55c:	beq	4b638 <ftello64@plt+0x378e4>
   4b560:	cmn	r3, #5
   4b564:	beq	4b64c <ftello64@plt+0x378f8>
   4b568:	cmn	r3, #4
   4b56c:	beq	4b660 <ftello64@plt+0x3790c>
   4b570:	cmn	r3, #3
   4b574:	beq	4b698 <ftello64@plt+0x37944>
   4b578:	cmn	r3, #12
   4b57c:	beq	4b6c8 <ftello64@plt+0x37974>
   4b580:	cmn	r3, #7
   4b584:	beq	4b6f8 <ftello64@plt+0x379a4>
   4b588:	cmn	r3, #10
   4b58c:	beq	4b728 <ftello64@plt+0x379d4>
   4b590:	cmn	r3, #11
   4b594:	mov	r0, #0
   4b598:	ldreq	r1, [pc, #496]	; 4b790 <ftello64@plt+0x37a3c>
   4b59c:	ldrne	r1, [pc, #496]	; 4b794 <ftello64@plt+0x37a40>
   4b5a0:	bl	13484 <dcgettext@plt>
   4b5a4:	mov	r3, r0
   4b5a8:	ldr	r2, [r6]
   4b5ac:	mov	r1, r5
   4b5b0:	ldr	r0, [pc, #480]	; 4b798 <ftello64@plt+0x37a44>
   4b5b4:	bl	4eb24 <ftello64@plt+0x3add0>
   4b5b8:	ldr	r3, [r4, #12]
   4b5bc:	cmp	r3, #1
   4b5c0:	moveq	r3, #0
   4b5c4:	streq	r3, [r4, #12]
   4b5c8:	beq	4b52c <ftello64@plt+0x377d8>
   4b5cc:	mov	r0, #2
   4b5d0:	bl	137b4 <exit@plt>
   4b5d4:	ldr	r6, [r0, #40]	; 0x28
   4b5d8:	ldr	r2, [pc, #444]	; 4b79c <ftello64@plt+0x37a48>
   4b5dc:	cmp	r6, #0
   4b5e0:	moveq	r6, r2
   4b5e4:	cmn	r3, #3
   4b5e8:	beq	4b6ac <ftello64@plt+0x37958>
   4b5ec:	cmn	r3, #12
   4b5f0:	beq	4b6dc <ftello64@plt+0x37988>
   4b5f4:	cmn	r3, #6
   4b5f8:	beq	4b70c <ftello64@plt+0x379b8>
   4b5fc:	cmn	r3, #7
   4b600:	beq	4b73c <ftello64@plt+0x379e8>
   4b604:	cmn	r3, #8
   4b608:	beq	4b674 <ftello64@plt+0x37920>
   4b60c:	cmn	r3, #9
   4b610:	beq	4b774 <ftello64@plt+0x37a20>
   4b614:	cmn	r3, #11
   4b618:	mov	r2, #5
   4b61c:	beq	4b758 <ftello64@plt+0x37a04>
   4b620:	ldr	r1, [pc, #376]	; 4b7a0 <ftello64@plt+0x37a4c>
   4b624:	mov	r0, #0
   4b628:	bl	13484 <dcgettext@plt>
   4b62c:	mov	r1, r6
   4b630:	bl	4eb24 <ftello64@plt+0x3add0>
   4b634:	b	4b5b8 <ftello64@plt+0x37864>
   4b638:	ldr	r1, [pc, #356]	; 4b7a4 <ftello64@plt+0x37a50>
   4b63c:	mov	r0, #0
   4b640:	bl	13484 <dcgettext@plt>
   4b644:	mov	r3, r0
   4b648:	b	4b5a8 <ftello64@plt+0x37854>
   4b64c:	ldr	r1, [pc, #340]	; 4b7a8 <ftello64@plt+0x37a54>
   4b650:	mov	r0, #0
   4b654:	bl	13484 <dcgettext@plt>
   4b658:	mov	r3, r0
   4b65c:	b	4b5a8 <ftello64@plt+0x37854>
   4b660:	ldr	r1, [pc, #324]	; 4b7ac <ftello64@plt+0x37a58>
   4b664:	mov	r0, #0
   4b668:	bl	13484 <dcgettext@plt>
   4b66c:	mov	r3, r0
   4b670:	b	4b5a8 <ftello64@plt+0x37854>
   4b674:	mov	r0, r5
   4b678:	mov	r2, #5
   4b67c:	ldr	r1, [pc, #300]	; 4b7b0 <ftello64@plt+0x37a5c>
   4b680:	bl	13484 <dcgettext@plt>
   4b684:	mov	r1, r6
   4b688:	bl	4eb24 <ftello64@plt+0x3add0>
   4b68c:	b	4b5b8 <ftello64@plt+0x37864>
   4b690:	ldr	r0, [pc, #284]	; 4b7b4 <ftello64@plt+0x37a60>
   4b694:	bl	4ec2c <ftello64@plt+0x3aed8>
   4b698:	ldr	r1, [pc, #280]	; 4b7b8 <ftello64@plt+0x37a64>
   4b69c:	mov	r0, #0
   4b6a0:	bl	13484 <dcgettext@plt>
   4b6a4:	mov	r3, r0
   4b6a8:	b	4b5a8 <ftello64@plt+0x37854>
   4b6ac:	mov	r0, r5
   4b6b0:	mov	r2, #5
   4b6b4:	ldr	r1, [pc, #256]	; 4b7bc <ftello64@plt+0x37a68>
   4b6b8:	bl	13484 <dcgettext@plt>
   4b6bc:	mov	r1, r6
   4b6c0:	bl	4eb24 <ftello64@plt+0x3add0>
   4b6c4:	b	4b5b8 <ftello64@plt+0x37864>
   4b6c8:	ldr	r1, [pc, #240]	; 4b7c0 <ftello64@plt+0x37a6c>
   4b6cc:	mov	r0, #0
   4b6d0:	bl	13484 <dcgettext@plt>
   4b6d4:	mov	r3, r0
   4b6d8:	b	4b5a8 <ftello64@plt+0x37854>
   4b6dc:	mov	r0, r5
   4b6e0:	mov	r2, #5
   4b6e4:	ldr	r1, [pc, #216]	; 4b7c4 <ftello64@plt+0x37a70>
   4b6e8:	bl	13484 <dcgettext@plt>
   4b6ec:	mov	r1, r6
   4b6f0:	bl	4eb24 <ftello64@plt+0x3add0>
   4b6f4:	b	4b5b8 <ftello64@plt+0x37864>
   4b6f8:	ldr	r1, [pc, #200]	; 4b7c8 <ftello64@plt+0x37a74>
   4b6fc:	mov	r0, #0
   4b700:	bl	13484 <dcgettext@plt>
   4b704:	mov	r3, r0
   4b708:	b	4b5a8 <ftello64@plt+0x37854>
   4b70c:	mov	r0, r5
   4b710:	mov	r2, #5
   4b714:	ldr	r1, [pc, #176]	; 4b7cc <ftello64@plt+0x37a78>
   4b718:	bl	13484 <dcgettext@plt>
   4b71c:	mov	r1, r6
   4b720:	bl	4eb24 <ftello64@plt+0x3add0>
   4b724:	b	4b5b8 <ftello64@plt+0x37864>
   4b728:	ldr	r1, [pc, #160]	; 4b7d0 <ftello64@plt+0x37a7c>
   4b72c:	mov	r0, #0
   4b730:	bl	13484 <dcgettext@plt>
   4b734:	mov	r3, r0
   4b738:	b	4b5a8 <ftello64@plt+0x37854>
   4b73c:	mov	r0, r5
   4b740:	mov	r2, #5
   4b744:	ldr	r1, [pc, #136]	; 4b7d4 <ftello64@plt+0x37a80>
   4b748:	bl	13484 <dcgettext@plt>
   4b74c:	mov	r1, r6
   4b750:	bl	4eb24 <ftello64@plt+0x3add0>
   4b754:	b	4b5b8 <ftello64@plt+0x37864>
   4b758:	ldr	r1, [pc, #120]	; 4b7d8 <ftello64@plt+0x37a84>
   4b75c:	mov	r0, #0
   4b760:	bl	13484 <dcgettext@plt>
   4b764:	mov	r1, r0
   4b768:	ldr	r0, [pc, #108]	; 4b7dc <ftello64@plt+0x37a88>
   4b76c:	bl	4eb24 <ftello64@plt+0x3add0>
   4b770:	b	4b5b8 <ftello64@plt+0x37864>
   4b774:	mov	r0, r5
   4b778:	mov	r2, #5
   4b77c:	ldr	r1, [pc, #92]	; 4b7e0 <ftello64@plt+0x37a8c>
   4b780:	bl	13484 <dcgettext@plt>
   4b784:	mov	r1, r6
   4b788:	bl	4eb24 <ftello64@plt+0x3add0>
   4b78c:	b	4b5b8 <ftello64@plt+0x37864>
   4b790:	andeq	ip, r5, r0, ror #1
   4b794:	andeq	r3, r6, ip, lsl ip
   4b798:	andeq	r3, r6, ip, lsr #24
   4b79c:	andeq	r3, r6, r8, ror #22
   4b7a0:	andeq	r3, r6, r0, lsr #26
   4b7a4:	muleq	r6, r0, fp
   4b7a8:	andeq	r3, r6, r8, lsr #23
   4b7ac:			; <UNDEFINED> instruction: 0x00063bb4
   4b7b0:	ldrdeq	r3, [r6], -r0
   4b7b4:	andeq	r3, r6, r0, ror fp
   4b7b8:	andeq	r3, r6, r8, asr #23
   4b7bc:	andeq	r3, r6, r8, lsr ip
   4b7c0:	ldrdeq	r3, [r6], -ip
   4b7c4:	andeq	r3, r6, r0, ror #24
   4b7c8:	strdeq	r3, [r6], -r0
   4b7cc:	andeq	r3, r6, r8, lsl #25
   4b7d0:	andeq	r3, r6, r0, lsl #24
   4b7d4:			; <UNDEFINED> instruction: 0x00063cb4
   4b7d8:	andeq	r3, r6, r0, lsl sp
   4b7dc:	andeq	sp, r5, ip, lsr #8
   4b7e0:	strdeq	r3, [r6], -r0
   4b7e4:	tst	r1, #16
   4b7e8:	and	r1, r1, #7
   4b7ec:	push	{r4, r5, r6, r7, r8, lr}
   4b7f0:	movne	r7, #0
   4b7f4:	moveq	r7, #10
   4b7f8:	cmp	r1, #3
   4b7fc:	mov	r6, r0
   4b800:	str	r1, [r0, #20]
   4b804:	mov	r5, r2
   4b808:	beq	4b828 <ftello64@plt+0x37ad4>
   4b80c:	cmp	r1, #4
   4b810:	beq	4b868 <ftello64@plt+0x37b14>
   4b814:	cmp	r1, #1
   4b818:	beq	4b828 <ftello64@plt+0x37ad4>
   4b81c:	str	r2, [r6, #24]
   4b820:	mov	r0, #1
   4b824:	pop	{r4, r5, r6, r7, r8, pc}
   4b828:	bl	138b0 <__errno_location@plt>
   4b82c:	mov	r1, #0
   4b830:	mov	r2, r7
   4b834:	mov	r4, r0
   4b838:	mov	r0, r5
   4b83c:	str	r1, [r4]
   4b840:	bl	132a4 <strtol@plt>
   4b844:	sub	r3, r0, #-2147483647	; 0x80000001
   4b848:	cmn	r3, #3
   4b84c:	bls	4b85c <ftello64@plt+0x37b08>
   4b850:	ldr	r3, [r4]
   4b854:	cmp	r3, #34	; 0x22
   4b858:	beq	4b8e4 <ftello64@plt+0x37b90>
   4b85c:	str	r0, [r6, #24]
   4b860:	mov	r0, #0
   4b864:	pop	{r4, r5, r6, r7, r8, pc}
   4b868:	ldrb	r4, [r2]
   4b86c:	tst	r4, #128	; 0x80
   4b870:	bne	4b89c <ftello64@plt+0x37b48>
   4b874:	bl	13784 <__ctype_b_loc@plt>
   4b878:	ldr	r2, [r0]
   4b87c:	b	4b88c <ftello64@plt+0x37b38>
   4b880:	ldrb	r4, [r5, #1]!
   4b884:	tst	r4, #128	; 0x80
   4b888:	bne	4b89c <ftello64@plt+0x37b48>
   4b88c:	lsl	r3, r4, #1
   4b890:	ldrh	r3, [r2, r3]
   4b894:	tst	r3, #8192	; 0x2000
   4b898:	bne	4b880 <ftello64@plt+0x37b2c>
   4b89c:	cmp	r4, #45	; 0x2d
   4b8a0:	beq	4b8f4 <ftello64@plt+0x37ba0>
   4b8a4:	bl	138b0 <__errno_location@plt>
   4b8a8:	mov	r4, #0
   4b8ac:	mov	r2, r7
   4b8b0:	mov	r1, r4
   4b8b4:	mov	r8, r0
   4b8b8:	mov	r0, r5
   4b8bc:	str	r4, [r8]
   4b8c0:	bl	13808 <strtoul@plt>
   4b8c4:	cmn	r0, #1
   4b8c8:	str	r0, [r6, #24]
   4b8cc:	beq	4b8d8 <ftello64@plt+0x37b84>
   4b8d0:	mov	r0, r4
   4b8d4:	pop	{r4, r5, r6, r7, r8, pc}
   4b8d8:	ldr	r3, [r8]
   4b8dc:	cmp	r3, #34	; 0x22
   4b8e0:	bne	4b8d0 <ftello64@plt+0x37b7c>
   4b8e4:	mvn	r3, #11
   4b8e8:	str	r3, [r6, #16]
   4b8ec:	mvn	r0, #0
   4b8f0:	pop	{r4, r5, r6, r7, r8, pc}
   4b8f4:	mov	r2, #0
   4b8f8:	mvn	r3, #11
   4b8fc:	str	r2, [r6, #24]
   4b900:	str	r3, [r6, #16]
   4b904:	mvn	r0, #0
   4b908:	pop	{r4, r5, r6, r7, r8, pc}
   4b90c:	push	{r1, r2, r3}
   4b910:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b914:	sub	sp, sp, #8
   4b918:	ldr	r8, [pc, #188]	; 4b9dc <ftello64@plt+0x37c88>
   4b91c:	ldr	r4, [sp, #44]	; 0x2c
   4b920:	ldr	r3, [r8]
   4b924:	cmp	r4, #0
   4b928:	str	r3, [sp, #4]
   4b92c:	moveq	r5, r4
   4b930:	beq	4b9b4 <ftello64@plt+0x37c60>
   4b934:	cmp	r0, #0
   4b938:	add	r2, sp, #48	; 0x30
   4b93c:	mov	r9, r0
   4b940:	ldr	r6, [pc, #152]	; 4b9e0 <ftello64@plt+0x37c8c>
   4b944:	ldr	fp, [pc, #152]	; 4b9e4 <ftello64@plt+0x37c90>
   4b948:	movne	r7, #2
   4b94c:	moveq	r7, #1
   4b950:	mov	sl, r2
   4b954:	mov	r5, #0
   4b958:	str	r2, [sp]
   4b95c:	b	4b98c <ftello64@plt+0x37c38>
   4b960:	mov	r1, r4
   4b964:	mov	r0, r7
   4b968:	blx	r2
   4b96c:	mov	r0, r4
   4b970:	bl	13814 <strlen@plt>
   4b974:	add	sl, sl, #4
   4b978:	ldr	r4, [sl, #-4]
   4b97c:	str	sl, [sp]
   4b980:	cmp	r4, #0
   4b984:	add	r5, r5, r0
   4b988:	beq	4b9b4 <ftello64@plt+0x37c60>
   4b98c:	ldr	r2, [r6]
   4b990:	cmp	r2, #0
   4b994:	bne	4b960 <ftello64@plt+0x37c0c>
   4b998:	cmp	r9, #0
   4b99c:	mov	r0, r4
   4b9a0:	ldrne	r3, [pc, #64]	; 4b9e8 <ftello64@plt+0x37c94>
   4b9a4:	ldreq	r1, [fp]
   4b9a8:	ldrne	r1, [r3]
   4b9ac:	bl	13ca0 <fputs@plt>
   4b9b0:	b	4b96c <ftello64@plt+0x37c18>
   4b9b4:	ldr	r2, [sp, #4]
   4b9b8:	ldr	r3, [r8]
   4b9bc:	mov	r0, r5
   4b9c0:	cmp	r2, r3
   4b9c4:	bne	4b9d8 <ftello64@plt+0x37c84>
   4b9c8:	add	sp, sp, #8
   4b9cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b9d0:	add	sp, sp, #12
   4b9d4:	bx	lr
   4b9d8:	bl	134b4 <__stack_chk_fail@plt>
   4b9dc:	andeq	r6, r7, r8, ror #19
   4b9e0:	andeq	r7, r7, ip, ror pc
   4b9e4:	andeq	r7, r7, ip, lsl #4
   4b9e8:	andeq	r7, r7, r0, lsl #4
   4b9ec:	ldr	r3, [pc, #48]	; 4ba24 <ftello64@plt+0x37cd0>
   4b9f0:	ldr	r3, [r3]
   4b9f4:	cmp	r3, #0
   4b9f8:	beq	4ba10 <ftello64@plt+0x37cbc>
   4b9fc:	cmp	r0, #0
   4ba00:	movne	r0, #2
   4ba04:	moveq	r0, #1
   4ba08:	mov	r1, #0
   4ba0c:	bx	r3
   4ba10:	cmp	r0, #0
   4ba14:	ldrne	r3, [pc, #12]	; 4ba28 <ftello64@plt+0x37cd4>
   4ba18:	ldreq	r3, [pc, #12]	; 4ba2c <ftello64@plt+0x37cd8>
   4ba1c:	ldr	r0, [r3]
   4ba20:	b	1331c <fflush@plt>
   4ba24:	andeq	r7, r7, ip, ror pc
   4ba28:	andeq	r7, r7, r0, lsl #4
   4ba2c:	andeq	r7, r7, ip, lsl #4
   4ba30:	ldr	r3, [pc, #4]	; 4ba3c <ftello64@plt+0x37ce8>
   4ba34:	str	r0, [r3]
   4ba38:	bx	lr
   4ba3c:	andeq	r7, r7, ip, ror pc
   4ba40:	ldr	r3, [pc, #244]	; 4bb3c <ftello64@plt+0x37de8>
   4ba44:	push	{r4, lr}
   4ba48:	mov	r4, r0
   4ba4c:	ldr	r3, [r3, #4]
   4ba50:	cmp	r3, #0
   4ba54:	beq	4ba64 <ftello64@plt+0x37d10>
   4ba58:	blx	r3
   4ba5c:	cmp	r0, #0
   4ba60:	bne	4baf4 <ftello64@plt+0x37da0>
   4ba64:	sub	r0, r4, #10
   4ba68:	cmp	r0, #31
   4ba6c:	ldrls	pc, [pc, r0, lsl #2]
   4ba70:	b	4bb34 <ftello64@plt+0x37de0>
   4ba74:	andeq	fp, r4, r4, lsl #22
   4ba78:	andeq	fp, r4, ip, lsl #22
   4ba7c:	andeq	fp, r4, r4, lsr fp
   4ba80:	andeq	fp, r4, r4, lsl fp
   4ba84:	andeq	fp, r4, ip, lsl fp
   4ba88:	andeq	fp, r4, r4, lsr #22
   4ba8c:	andeq	fp, r4, ip, lsr #22
   4ba90:	andeq	fp, r4, r4, lsr fp
   4ba94:	andeq	fp, r4, r4, lsr fp
   4ba98:	andeq	fp, r4, r4, lsr fp
   4ba9c:	andeq	fp, r4, r4, lsr fp
   4baa0:	andeq	fp, r4, r4, lsr fp
   4baa4:	andeq	fp, r4, r4, lsr fp
   4baa8:	andeq	fp, r4, r4, lsr fp
   4baac:	andeq	fp, r4, r4, lsr fp
   4bab0:	andeq	fp, r4, r4, lsr fp
   4bab4:	andeq	fp, r4, r4, lsr fp
   4bab8:	andeq	fp, r4, r4, lsr fp
   4babc:	andeq	fp, r4, r4, lsr fp
   4bac0:	andeq	fp, r4, r4, lsr fp
   4bac4:	andeq	fp, r4, r4, lsr fp
   4bac8:	andeq	fp, r4, r4, lsr fp
   4bacc:	andeq	fp, r4, r4, lsr fp
   4bad0:	andeq	fp, r4, r4, lsr fp
   4bad4:	andeq	fp, r4, r4, lsr fp
   4bad8:	andeq	fp, r4, r4, lsr fp
   4badc:	andeq	fp, r4, r4, lsr fp
   4bae0:	andeq	fp, r4, r4, lsr fp
   4bae4:	andeq	fp, r4, r4, lsr fp
   4bae8:	andeq	fp, r4, r4, lsr fp
   4baec:	strdeq	fp, [r4], -ip
   4baf0:	strdeq	fp, [r4], -ip
   4baf4:	pop	{r4, lr}
   4baf8:	b	5a8e8 <ftello64@plt+0x46b94>
   4bafc:	ldr	r0, [pc, #60]	; 4bb40 <ftello64@plt+0x37dec>
   4bb00:	pop	{r4, pc}
   4bb04:	ldr	r0, [pc, #56]	; 4bb44 <ftello64@plt+0x37df0>
   4bb08:	pop	{r4, pc}
   4bb0c:	ldr	r0, [pc, #52]	; 4bb48 <ftello64@plt+0x37df4>
   4bb10:	pop	{r4, pc}
   4bb14:	ldr	r0, [pc, #48]	; 4bb4c <ftello64@plt+0x37df8>
   4bb18:	pop	{r4, pc}
   4bb1c:	ldr	r0, [pc, #44]	; 4bb50 <ftello64@plt+0x37dfc>
   4bb20:	pop	{r4, pc}
   4bb24:	ldr	r0, [pc, #40]	; 4bb54 <ftello64@plt+0x37e00>
   4bb28:	pop	{r4, pc}
   4bb2c:	ldr	r0, [pc, #36]	; 4bb58 <ftello64@plt+0x37e04>
   4bb30:	pop	{r4, pc}
   4bb34:	mov	r0, #0
   4bb38:	pop	{r4, pc}
   4bb3c:	andeq	r7, r7, ip, ror pc
   4bb40:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   4bb44:	andeq	r4, r6, r4, asr #32
   4bb48:	andeq	r3, r6, r8, lsr sp
   4bb4c:	andeq	r4, r6, r0, asr #32
   4bb50:	andeq	r4, r6, ip
   4bb54:	muleq	r6, r0, pc	; <UNPREDICTABLE>
   4bb58:	andeq	r3, r6, ip, lsr sp
   4bb5c:	push	{r4, r5, lr}
   4bb60:	mov	r0, #11
   4bb64:	sub	sp, sp, #12
   4bb68:	bl	4ba40 <ftello64@plt+0x37cec>
   4bb6c:	mov	r2, #0
   4bb70:	mov	r1, r0
   4bb74:	mov	r0, r2
   4bb78:	bl	4b90c <ftello64@plt+0x37bb8>
   4bb7c:	mov	r0, #12
   4bb80:	bl	4ba40 <ftello64@plt+0x37cec>
   4bb84:	subs	r2, r0, #0
   4bb88:	beq	4bba0 <ftello64@plt+0x37e4c>
   4bb8c:	mov	r0, #0
   4bb90:	str	r0, [sp]
   4bb94:	ldr	r3, [pc, #268]	; 4bca8 <ftello64@plt+0x37f54>
   4bb98:	ldr	r1, [pc, #268]	; 4bcac <ftello64@plt+0x37f58>
   4bb9c:	bl	4b90c <ftello64@plt+0x37bb8>
   4bba0:	mov	r0, #13
   4bba4:	bl	4ba40 <ftello64@plt+0x37cec>
   4bba8:	mov	ip, #0
   4bbac:	ldr	r3, [pc, #252]	; 4bcb0 <ftello64@plt+0x37f5c>
   4bbb0:	str	ip, [sp]
   4bbb4:	ldr	r1, [pc, #248]	; 4bcb4 <ftello64@plt+0x37f60>
   4bbb8:	mov	r5, r3
   4bbbc:	mov	r4, #20
   4bbc0:	mov	r2, r0
   4bbc4:	mov	r0, ip
   4bbc8:	bl	4b90c <ftello64@plt+0x37bb8>
   4bbcc:	mov	r0, r4
   4bbd0:	bl	4ba40 <ftello64@plt+0x37cec>
   4bbd4:	mov	r3, #0
   4bbd8:	mov	r2, r5
   4bbdc:	add	r4, r4, #1
   4bbe0:	subs	r1, r0, #0
   4bbe4:	mov	r0, r3
   4bbe8:	beq	4bbf0 <ftello64@plt+0x37e9c>
   4bbec:	bl	4b90c <ftello64@plt+0x37bb8>
   4bbf0:	cmp	r4, #30
   4bbf4:	bne	4bbcc <ftello64@plt+0x37e78>
   4bbf8:	mov	r0, #14
   4bbfc:	bl	4ba40 <ftello64@plt+0x37cec>
   4bc00:	subs	r1, r0, #0
   4bc04:	beq	4bc18 <ftello64@plt+0x37ec4>
   4bc08:	mov	r3, #0
   4bc0c:	mov	r0, r3
   4bc10:	ldr	r2, [pc, #152]	; 4bcb0 <ftello64@plt+0x37f5c>
   4bc14:	bl	4b90c <ftello64@plt+0x37bb8>
   4bc18:	mov	r0, #10
   4bc1c:	bl	4ba40 <ftello64@plt+0x37cec>
   4bc20:	subs	r1, r0, #0
   4bc24:	beq	4bc38 <ftello64@plt+0x37ee4>
   4bc28:	mov	r3, #0
   4bc2c:	mov	r0, r3
   4bc30:	ldr	r2, [pc, #120]	; 4bcb0 <ftello64@plt+0x37f5c>
   4bc34:	bl	4b90c <ftello64@plt+0x37bb8>
   4bc38:	mov	r0, #15
   4bc3c:	bl	4ba40 <ftello64@plt+0x37cec>
   4bc40:	subs	r1, r0, #0
   4bc44:	beq	4bc54 <ftello64@plt+0x37f00>
   4bc48:	mov	r2, #0
   4bc4c:	mov	r0, r2
   4bc50:	bl	4b90c <ftello64@plt+0x37bb8>
   4bc54:	mov	r0, #18
   4bc58:	bl	4ba40 <ftello64@plt+0x37cec>
   4bc5c:	subs	r1, r0, #0
   4bc60:	beq	4bc70 <ftello64@plt+0x37f1c>
   4bc64:	mov	r2, #0
   4bc68:	mov	r0, r2
   4bc6c:	bl	4b90c <ftello64@plt+0x37bb8>
   4bc70:	mov	r0, r4
   4bc74:	bl	4ba40 <ftello64@plt+0x37cec>
   4bc78:	mov	r2, #0
   4bc7c:	add	r4, r4, #1
   4bc80:	subs	r1, r0, #0
   4bc84:	mov	r0, r2
   4bc88:	beq	4bc90 <ftello64@plt+0x37f3c>
   4bc8c:	bl	4b90c <ftello64@plt+0x37bb8>
   4bc90:	cmp	r4, #40	; 0x28
   4bc94:	bne	4bc70 <ftello64@plt+0x37f1c>
   4bc98:	mov	r0, #0
   4bc9c:	add	sp, sp, #12
   4bca0:	pop	{r4, r5, lr}
   4bca4:	b	4b9ec <ftello64@plt+0x37c98>
   4bca8:	andeq	r3, r6, r0, lsr #4
   4bcac:	andeq	r0, r6, r8, lsl pc
   4bcb0:	andeq	r5, r6, r8, asr #18
   4bcb4:			; <UNDEFINED> instruction: 0x0005f4b8
   4bcb8:	ldr	r3, [pc, #1504]	; 4c2a0 <ftello64@plt+0x3854c>
   4bcbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bcc0:	sub	sp, sp, #28
   4bcc4:	ldr	r3, [r3]
   4bcc8:	mov	r7, r0
   4bccc:	str	r3, [sp, #20]
   4bcd0:	str	r1, [sp, #8]
   4bcd4:	bl	4bb5c <ftello64@plt+0x37e08>
   4bcd8:	mov	r2, #0
   4bcdc:	mov	r0, r2
   4bce0:	ldr	r1, [pc, #1468]	; 4c2a4 <ftello64@plt+0x38550>
   4bce4:	bl	4b90c <ftello64@plt+0x37bb8>
   4bce8:	mov	r0, #42	; 0x2a
   4bcec:	bl	4ba40 <ftello64@plt+0x37cec>
   4bcf0:	cmp	r0, #0
   4bcf4:	beq	4bd04 <ftello64@plt+0x37fb0>
   4bcf8:	ldrb	r3, [r0]
   4bcfc:	cmp	r3, #49	; 0x31
   4bd00:	beq	4c1b8 <ftello64@plt+0x38464>
   4bd04:	mov	r0, #41	; 0x29
   4bd08:	bl	4ba40 <ftello64@plt+0x37cec>
   4bd0c:	mov	r3, #0
   4bd10:	ldr	r2, [pc, #1420]	; 4c2a4 <ftello64@plt+0x38550>
   4bd14:	mov	r1, r0
   4bd18:	mov	r0, r3
   4bd1c:	bl	4b90c <ftello64@plt+0x37bb8>
   4bd20:	ldr	r3, [r7, #12]
   4bd24:	cmp	r3, #0
   4bd28:	beq	4bdd4 <ftello64@plt+0x38080>
   4bd2c:	ldr	r2, [r7]
   4bd30:	cmp	r2, #0
   4bd34:	beq	4bdac <ftello64@plt+0x38058>
   4bd38:	mov	r4, r7
   4bd3c:	mov	r6, #0
   4bd40:	b	4bd88 <ftello64@plt+0x38034>
   4bd44:	ldrb	r8, [r3]
   4bd48:	cmp	r8, #64	; 0x40
   4bd4c:	beq	4bd7c <ftello64@plt+0x38028>
   4bd50:	bl	13814 <strlen@plt>
   4bd54:	cmp	r8, #124	; 0x7c
   4bd58:	mov	r5, r0
   4bd5c:	beq	4c0d0 <ftello64@plt+0x3837c>
   4bd60:	cmp	r5, #34	; 0x22
   4bd64:	movle	r3, #1
   4bd68:	movgt	r3, #0
   4bd6c:	cmp	r5, r6
   4bd70:	movle	r3, #0
   4bd74:	cmp	r3, #0
   4bd78:	movne	r6, r5
   4bd7c:	ldr	r3, [r4, #16]!
   4bd80:	cmp	r3, #0
   4bd84:	beq	4be14 <ftello64@plt+0x380c0>
   4bd88:	ldr	r0, [r4, #4]
   4bd8c:	cmp	r0, #0
   4bd90:	beq	4bd7c <ftello64@plt+0x38028>
   4bd94:	ldr	r3, [r4, #12]
   4bd98:	cmp	r3, #0
   4bd9c:	bne	4bd44 <ftello64@plt+0x37ff0>
   4bda0:	bl	13814 <strlen@plt>
   4bda4:	mov	r5, r0
   4bda8:	b	4bd60 <ftello64@plt+0x3800c>
   4bdac:	ldrb	r3, [r3]
   4bdb0:	cmp	r3, #64	; 0x40
   4bdb4:	bne	4c0b4 <ftello64@plt+0x38360>
   4bdb8:	ldr	r3, [sp, #8]
   4bdbc:	tst	r3, #32
   4bdc0:	beq	4bdd4 <ftello64@plt+0x38080>
   4bdc4:	mov	r2, #0
   4bdc8:	mov	r0, r2
   4bdcc:	ldr	r1, [pc, #1236]	; 4c2a8 <ftello64@plt+0x38554>
   4bdd0:	bl	4b90c <ftello64@plt+0x37bb8>
   4bdd4:	mov	r0, #19
   4bdd8:	bl	4ba40 <ftello64@plt+0x37cec>
   4bddc:	subs	r4, r0, #0
   4bde0:	beq	4be04 <ftello64@plt+0x380b0>
   4bde4:	mov	r2, #0
   4bde8:	mov	r0, r2
   4bdec:	ldr	r1, [pc, #1200]	; 4c2a4 <ftello64@plt+0x38550>
   4bdf0:	bl	4b90c <ftello64@plt+0x37bb8>
   4bdf4:	mov	r2, #0
   4bdf8:	mov	r1, r4
   4bdfc:	mov	r0, r2
   4be00:	bl	4b90c <ftello64@plt+0x37bb8>
   4be04:	mov	r0, #0
   4be08:	bl	4b9ec <ftello64@plt+0x37c98>
   4be0c:	mov	r0, #0
   4be10:	bl	137b4 <exit@plt>
   4be14:	ldr	r3, [r7, #12]
   4be18:	add	r6, r6, #10
   4be1c:	ldrb	r3, [r3]
   4be20:	cmp	r3, #64	; 0x40
   4be24:	bne	4c0b8 <ftello64@plt+0x38364>
   4be28:	ldr	r3, [r7]
   4be2c:	cmp	r3, #0
   4be30:	beq	4bdb8 <ftello64@plt+0x38064>
   4be34:	ldr	fp, [pc, #1136]	; 4c2ac <ftello64@plt+0x38558>
   4be38:	ldr	sl, [pc, #1136]	; 4c2b0 <ftello64@plt+0x3855c>
   4be3c:	add	r7, r7, #16
   4be40:	mov	r2, #5
   4be44:	ldr	r1, [r7, #-4]
   4be48:	mov	r0, #0
   4be4c:	bl	13484 <dcgettext@plt>
   4be50:	bl	5a8e8 <ftello64@plt+0x46b94>
   4be54:	subs	r5, r0, #0
   4be58:	beq	4be68 <ftello64@plt+0x38114>
   4be5c:	ldrb	r3, [r5]
   4be60:	cmp	r3, #64	; 0x40
   4be64:	beq	4c024 <ftello64@plt+0x382d0>
   4be68:	ldr	r1, [r7, #-16]
   4be6c:	cmp	r1, #255	; 0xff
   4be70:	bgt	4bf54 <ftello64@plt+0x38200>
   4be74:	mov	ip, #0
   4be78:	add	r9, sp, #16
   4be7c:	mov	r3, ip
   4be80:	strb	r1, [sp, #16]
   4be84:	mov	r0, ip
   4be88:	mov	r2, r9
   4be8c:	ldr	r1, [pc, #1056]	; 4c2b4 <ftello64@plt+0x38560>
   4be90:	strb	ip, [sp, #17]
   4be94:	bl	4b90c <ftello64@plt+0x37bb8>
   4be98:	ldr	r3, [r7, #-12]
   4be9c:	cmp	r3, #0
   4bea0:	movne	r4, #3
   4bea4:	beq	4c098 <ftello64@plt+0x38344>
   4bea8:	ldr	r2, [r7, #-16]
   4beac:	mov	r8, #0
   4beb0:	cmp	r2, #256	; 0x100
   4beb4:	movlt	ip, #44	; 0x2c
   4beb8:	movge	ip, #32
   4bebc:	str	r8, [sp]
   4bec0:	mov	r0, r8
   4bec4:	mov	r2, fp
   4bec8:	mov	r1, r9
   4becc:	strb	ip, [sp, #16]
   4bed0:	strb	r8, [sp, #17]
   4bed4:	bl	4b90c <ftello64@plt+0x37bb8>
   4bed8:	cmp	r5, r8
   4bedc:	add	r4, r4, r0
   4bee0:	beq	4bef0 <ftello64@plt+0x3819c>
   4bee4:	ldrb	r3, [r5]
   4bee8:	cmp	r3, #124	; 0x7c
   4beec:	beq	4c120 <ftello64@plt+0x383cc>
   4bef0:	mov	r2, #0
   4bef4:	mov	r0, r2
   4bef8:	mov	r1, sl
   4befc:	add	r4, r4, #3
   4bf00:	bl	4b90c <ftello64@plt+0x37bb8>
   4bf04:	cmp	r6, r4
   4bf08:	ble	4bf2c <ftello64@plt+0x381d8>
   4bf0c:	ldr	r8, [pc, #932]	; 4c2b8 <ftello64@plt+0x38564>
   4bf10:	mov	r2, #0
   4bf14:	add	r4, r4, #1
   4bf18:	mov	r0, r2
   4bf1c:	mov	r1, r8
   4bf20:	bl	4b90c <ftello64@plt+0x37bb8>
   4bf24:	cmp	r6, r4
   4bf28:	bne	4bf10 <ftello64@plt+0x381bc>
   4bf2c:	cmp	r5, #0
   4bf30:	bne	4bf7c <ftello64@plt+0x38228>
   4bf34:	mov	r2, #0
   4bf38:	mov	r0, r2
   4bf3c:	ldr	r1, [pc, #864]	; 4c2a4 <ftello64@plt+0x38550>
   4bf40:	bl	4b90c <ftello64@plt+0x37bb8>
   4bf44:	ldr	r3, [r7], #16
   4bf48:	cmp	r3, #0
   4bf4c:	bne	4be40 <ftello64@plt+0x380ec>
   4bf50:	b	4bdb8 <ftello64@plt+0x38064>
   4bf54:	mov	r2, #0
   4bf58:	mov	r0, r2
   4bf5c:	mov	r1, sl
   4bf60:	bl	4b90c <ftello64@plt+0x37bb8>
   4bf64:	ldr	r3, [r7, #-12]
   4bf68:	mov	r4, #3
   4bf6c:	cmp	r3, #0
   4bf70:	addne	r9, sp, #16
   4bf74:	bne	4bea8 <ftello64@plt+0x38154>
   4bf78:	b	4bf0c <ftello64@plt+0x381b8>
   4bf7c:	ldrb	r3, [r5]
   4bf80:	cmp	r3, #0
   4bf84:	cmpne	r6, r4
   4bf88:	blt	4c1f4 <ftello64@plt+0x384a0>
   4bf8c:	cmp	r3, #0
   4bf90:	beq	4bf34 <ftello64@plt+0x381e0>
   4bf94:	cmp	r3, #10
   4bf98:	mov	r8, #0
   4bf9c:	ldr	r4, [pc, #788]	; 4c2b8 <ftello64@plt+0x38564>
   4bfa0:	bne	4bff8 <ftello64@plt+0x382a4>
   4bfa4:	ldrb	r3, [r5, #1]
   4bfa8:	cmp	r3, #0
   4bfac:	beq	4bf34 <ftello64@plt+0x381e0>
   4bfb0:	mov	r2, #0
   4bfb4:	mov	r0, r2
   4bfb8:	ldr	r1, [pc, #740]	; 4c2a4 <ftello64@plt+0x38550>
   4bfbc:	bl	4b90c <ftello64@plt+0x37bb8>
   4bfc0:	mov	r9, #0
   4bfc4:	mov	r2, #0
   4bfc8:	add	r9, r9, #1
   4bfcc:	mov	r0, r2
   4bfd0:	mov	r1, r4
   4bfd4:	bl	4b90c <ftello64@plt+0x37bb8>
   4bfd8:	cmp	r6, r9
   4bfdc:	bne	4bfc4 <ftello64@plt+0x38270>
   4bfe0:	ldrb	r3, [r5, #1]
   4bfe4:	add	r5, r5, #1
   4bfe8:	cmp	r3, #0
   4bfec:	beq	4bf34 <ftello64@plt+0x381e0>
   4bff0:	cmp	r3, #10
   4bff4:	beq	4bfa4 <ftello64@plt+0x38250>
   4bff8:	mov	r2, #0
   4bffc:	mov	r0, r2
   4c000:	add	r1, sp, #16
   4c004:	strb	r3, [sp, #16]
   4c008:	strb	r8, [sp, #17]
   4c00c:	bl	4b90c <ftello64@plt+0x37bb8>
   4c010:	ldrb	r3, [r5, #1]
   4c014:	add	r5, r5, #1
   4c018:	cmp	r3, #0
   4c01c:	bne	4bff0 <ftello64@plt+0x3829c>
   4c020:	b	4bf34 <ftello64@plt+0x381e0>
   4c024:	ldrb	r3, [r5, #1]
   4c028:	cmp	r3, #0
   4c02c:	beq	4bf44 <ftello64@plt+0x381f0>
   4c030:	cmp	r3, #10
   4c034:	add	r5, r5, #1
   4c038:	mov	r4, #0
   4c03c:	ldr	r8, [pc, #608]	; 4c2a4 <ftello64@plt+0x38550>
   4c040:	bne	4c078 <ftello64@plt+0x38324>
   4c044:	ldrb	r3, [r5, #1]
   4c048:	cmp	r3, #0
   4c04c:	beq	4bf34 <ftello64@plt+0x381e0>
   4c050:	mov	r2, #0
   4c054:	mov	r0, r2
   4c058:	mov	r1, r8
   4c05c:	bl	4b90c <ftello64@plt+0x37bb8>
   4c060:	ldrb	r3, [r5, #1]
   4c064:	cmp	r3, #0
   4c068:	add	r5, r5, #1
   4c06c:	beq	4bf34 <ftello64@plt+0x381e0>
   4c070:	cmp	r3, #10
   4c074:	beq	4c044 <ftello64@plt+0x382f0>
   4c078:	mov	r2, #0
   4c07c:	mov	r0, r2
   4c080:	add	r1, sp, #16
   4c084:	strb	r3, [sp, #16]
   4c088:	strb	r4, [sp, #17]
   4c08c:	bl	4b90c <ftello64@plt+0x37bb8>
   4c090:	ldrb	r3, [r5, #1]
   4c094:	b	4c064 <ftello64@plt+0x38310>
   4c098:	cmp	r5, #0
   4c09c:	beq	4c0ac <ftello64@plt+0x38358>
   4c0a0:	ldrb	r2, [r5]
   4c0a4:	cmp	r2, #124	; 0x7c
   4c0a8:	beq	4c230 <ftello64@plt+0x384dc>
   4c0ac:	mov	r4, #3
   4c0b0:	b	4bf0c <ftello64@plt+0x381b8>
   4c0b4:	mov	r6, #10
   4c0b8:	mov	r3, #0
   4c0bc:	mov	r0, r3
   4c0c0:	ldr	r2, [pc, #476]	; 4c2a4 <ftello64@plt+0x38550>
   4c0c4:	ldr	r1, [pc, #496]	; 4c2bc <ftello64@plt+0x38568>
   4c0c8:	bl	4b90c <ftello64@plt+0x37bb8>
   4c0cc:	b	4be28 <ftello64@plt+0x380d4>
   4c0d0:	bl	4b284 <ftello64@plt+0x37530>
   4c0d4:	ldr	r3, [r4, #12]
   4c0d8:	add	r2, r3, #1
   4c0dc:	ldrb	r3, [r3, #1]
   4c0e0:	cmp	r3, #61	; 0x3d
   4c0e4:	beq	4c0f8 <ftello64@plt+0x383a4>
   4c0e8:	cmp	r3, #124	; 0x7c
   4c0ec:	cmpne	r3, #0
   4c0f0:	add	r5, r5, #1
   4c0f4:	beq	4bd60 <ftello64@plt+0x3800c>
   4c0f8:	cmp	r0, #0
   4c0fc:	beq	4c10c <ftello64@plt+0x383b8>
   4c100:	and	r3, r3, #192	; 0xc0
   4c104:	cmp	r3, #128	; 0x80
   4c108:	addne	r5, r5, #1
   4c10c:	ldrb	r3, [r2, #1]!
   4c110:	cmp	r3, #0
   4c114:	cmpne	r3, #124	; 0x7c
   4c118:	bne	4c0f8 <ftello64@plt+0x383a4>
   4c11c:	b	4bd60 <ftello64@plt+0x3800c>
   4c120:	ldrb	ip, [r5, #1]
   4c124:	add	r3, r5, #1
   4c128:	str	r3, [sp, #12]
   4c12c:	cmp	ip, #61	; 0x3d
   4c130:	bne	4c188 <ftello64@plt+0x38434>
   4c134:	mvn	r8, r5
   4c138:	add	r8, r8, r4
   4c13c:	add	r4, r5, #2
   4c140:	mov	r5, #0
   4c144:	mov	r2, #0
   4c148:	mov	r0, r2
   4c14c:	mov	r1, r9
   4c150:	strb	ip, [sp, #16]
   4c154:	strb	r5, [sp, #17]
   4c158:	bl	4b90c <ftello64@plt+0x37bb8>
   4c15c:	mov	r3, r4
   4c160:	add	r2, r8, r4
   4c164:	ldrb	ip, [r4], #1
   4c168:	cmp	ip, #0
   4c16c:	cmpne	ip, #124	; 0x7c
   4c170:	bne	4c144 <ftello64@plt+0x383f0>
   4c174:	mov	r4, r2
   4c178:	mov	r5, r3
   4c17c:	cmp	ip, #0
   4c180:	addne	r5, r5, #1
   4c184:	b	4bef0 <ftello64@plt+0x3819c>
   4c188:	mov	r2, r8
   4c18c:	mov	r0, r8
   4c190:	ldr	r1, [pc, #288]	; 4c2b8 <ftello64@plt+0x38564>
   4c194:	bl	4b90c <ftello64@plt+0x37bb8>
   4c198:	ldrb	ip, [r5, #1]
   4c19c:	ldr	r3, [sp, #12]
   4c1a0:	add	r4, r4, #1
   4c1a4:	cmp	ip, #124	; 0x7c
   4c1a8:	cmpne	ip, r8
   4c1ac:	moveq	r5, r3
   4c1b0:	bne	4c134 <ftello64@plt+0x383e0>
   4c1b4:	b	4c17c <ftello64@plt+0x38428>
   4c1b8:	mov	r0, #40	; 0x28
   4c1bc:	bl	4ba40 <ftello64@plt+0x37cec>
   4c1c0:	mov	r2, #0
   4c1c4:	mov	r4, r0
   4c1c8:	mov	r1, r0
   4c1cc:	mov	r0, #1
   4c1d0:	bl	4b90c <ftello64@plt+0x37bb8>
   4c1d4:	ldrb	r3, [r4]
   4c1d8:	cmp	r3, #0
   4c1dc:	beq	4bd04 <ftello64@plt+0x37fb0>
   4c1e0:	mov	r2, #0
   4c1e4:	ldr	r1, [pc, #184]	; 4c2a4 <ftello64@plt+0x38550>
   4c1e8:	mov	r0, #1
   4c1ec:	bl	4b90c <ftello64@plt+0x37bb8>
   4c1f0:	b	4bd04 <ftello64@plt+0x37fb0>
   4c1f4:	mov	r2, #0
   4c1f8:	mov	r0, r2
   4c1fc:	ldr	r1, [pc, #160]	; 4c2a4 <ftello64@plt+0x38550>
   4c200:	bl	4b90c <ftello64@plt+0x37bb8>
   4c204:	ldr	r8, [pc, #172]	; 4c2b8 <ftello64@plt+0x38564>
   4c208:	mov	r4, #0
   4c20c:	mov	r2, #0
   4c210:	add	r4, r4, #1
   4c214:	mov	r0, r2
   4c218:	mov	r1, r8
   4c21c:	bl	4b90c <ftello64@plt+0x37bb8>
   4c220:	cmp	r6, r4
   4c224:	bne	4c20c <ftello64@plt+0x384b8>
   4c228:	ldrb	r3, [r5]
   4c22c:	b	4bf8c <ftello64@plt+0x38238>
   4c230:	mov	r2, r3
   4c234:	ldr	r1, [pc, #124]	; 4c2b8 <ftello64@plt+0x38564>
   4c238:	mov	r0, r3
   4c23c:	str	r3, [sp, #12]
   4c240:	add	r8, r5, #1
   4c244:	bl	4b90c <ftello64@plt+0x37bb8>
   4c248:	rsb	r5, r5, #3
   4c24c:	b	4c26c <ftello64@plt+0x38518>
   4c250:	mov	r2, #0
   4c254:	ldr	r3, [sp, #12]
   4c258:	mov	r0, r2
   4c25c:	mov	r1, r9
   4c260:	strb	ip, [sp, #16]
   4c264:	strb	r3, [sp, #17]
   4c268:	bl	4b90c <ftello64@plt+0x37bb8>
   4c26c:	add	r4, r5, r8
   4c270:	mov	r2, r8
   4c274:	ldrb	ip, [r8], #1
   4c278:	cmp	ip, #0
   4c27c:	cmpne	ip, #124	; 0x7c
   4c280:	bne	4c250 <ftello64@plt+0x384fc>
   4c284:	cmp	ip, #0
   4c288:	movne	r5, r8
   4c28c:	moveq	r5, r2
   4c290:	ldr	r3, [r7, #-12]
   4c294:	cmp	r3, #0
   4c298:	bne	4bea8 <ftello64@plt+0x38154>
   4c29c:	b	4bf04 <ftello64@plt+0x381b0>
   4c2a0:	andeq	r6, r7, r8, ror #19
   4c2a4:	andeq	r5, r6, r8, asr #18
   4c2a8:	andeq	r4, r6, ip, lsr #1
   4c2ac:	andeq	r4, r6, r8, lsr #1
   4c2b0:	andeq	r4, r6, r4, lsr #1
   4c2b4:	andeq	r4, r6, r0, lsr #1
   4c2b8:			; <UNDEFINED> instruction: 0x0005f4b8
   4c2bc:	muleq	r6, r4, r0
   4c2c0:	ldr	ip, [pc, #2540]	; 4ccb4 <ftello64@plt+0x38f60>
   4c2c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4c2c8:	sub	sp, sp, #108	; 0x6c
   4c2cc:	mov	r6, r1
   4c2d0:	str	r1, [sp, #16]
   4c2d4:	mov	r4, r0
   4c2d8:	ldm	ip, {r0, r1, r2, r3}
   4c2dc:	add	r5, ip, #16
   4c2e0:	add	lr, sp, #40	; 0x28
   4c2e4:	stm	lr, {r0, r1, r2, r3}
   4c2e8:	add	lr, ip, #32
   4c2ec:	ldm	r5, {r0, r1, r2, r3}
   4c2f0:	add	r5, sp, #56	; 0x38
   4c2f4:	add	ip, ip, #48	; 0x30
   4c2f8:	stm	r5, {r0, r1, r2, r3}
   4c2fc:	ldm	lr, {r0, r1, r2, r3}
   4c300:	add	lr, sp, #72	; 0x48
   4c304:	stm	lr, {r0, r1, r2, r3}
   4c308:	ldm	ip, {r0, r1, r2, r3}
   4c30c:	add	ip, sp, #88	; 0x58
   4c310:	stm	ip, {r0, r1, r2, r3}
   4c314:	ldr	r7, [r6]
   4c318:	cmp	r7, #0
   4c31c:	beq	4c628 <ftello64@plt+0x388d4>
   4c320:	mov	r7, #0
   4c324:	mov	r5, r6
   4c328:	str	r7, [sp, #20]
   4c32c:	str	r7, [sp, #12]
   4c330:	mov	r9, r7
   4c334:	mov	r6, r7
   4c338:	ldr	r8, [pc, #2424]	; 4ccb8 <ftello64@plt+0x38f64>
   4c33c:	ldr	sl, [pc, #2424]	; 4ccbc <ftello64@plt+0x38f68>
   4c340:	b	4c348 <ftello64@plt+0x385f4>
   4c344:	mov	r6, ip
   4c348:	ldr	fp, [r5, #4]
   4c34c:	cmp	fp, #0
   4c350:	beq	4c3b8 <ftello64@plt+0x38664>
   4c354:	mov	r1, r8
   4c358:	mov	r0, fp
   4c35c:	bl	1328c <strcmp@plt>
   4c360:	cmp	r0, #0
   4c364:	moveq	r9, #1
   4c368:	beq	4c3b8 <ftello64@plt+0x38664>
   4c36c:	mov	r1, sl
   4c370:	mov	r0, fp
   4c374:	bl	1328c <strcmp@plt>
   4c378:	cmp	r0, #0
   4c37c:	moveq	r3, #1
   4c380:	streq	r3, [sp, #12]
   4c384:	beq	4c3b8 <ftello64@plt+0x38664>
   4c388:	ldr	r1, [pc, #2352]	; 4ccc0 <ftello64@plt+0x38f6c>
   4c38c:	mov	r0, fp
   4c390:	bl	1328c <strcmp@plt>
   4c394:	cmp	r0, #0
   4c398:	moveq	r3, #1
   4c39c:	streq	r3, [sp, #20]
   4c3a0:	beq	4c3b8 <ftello64@plt+0x38664>
   4c3a4:	mov	r0, fp
   4c3a8:	ldr	r1, [pc, #2324]	; 4ccc4 <ftello64@plt+0x38f70>
   4c3ac:	bl	1328c <strcmp@plt>
   4c3b0:	cmp	r0, #0
   4c3b4:	moveq	r7, #1
   4c3b8:	ldr	r3, [r5, #16]!
   4c3bc:	add	ip, r6, #1
   4c3c0:	cmp	r3, #0
   4c3c4:	bne	4c344 <ftello64@plt+0x385f0>
   4c3c8:	cmp	r9, #0
   4c3cc:	addeq	ip, r6, #2
   4c3d0:	beq	4c638 <ftello64@plt+0x388e4>
   4c3d4:	ldr	r3, [sp, #12]
   4c3d8:	cmp	r3, #0
   4c3dc:	bne	4c3f8 <ftello64@plt+0x386a4>
   4c3e0:	add	r3, sp, #56	; 0x38
   4c3e4:	ldr	lr, [sp, #16]
   4c3e8:	ldm	r3, {r0, r1, r2, r3}
   4c3ec:	add	lr, lr, ip, lsl #4
   4c3f0:	add	ip, ip, #1
   4c3f4:	stm	lr, {r0, r1, r2, r3}
   4c3f8:	ldr	r3, [sp, #20]
   4c3fc:	cmp	r3, #0
   4c400:	bne	4c41c <ftello64@plt+0x386c8>
   4c404:	add	r3, sp, #72	; 0x48
   4c408:	ldr	lr, [sp, #16]
   4c40c:	ldm	r3, {r0, r1, r2, r3}
   4c410:	add	lr, lr, ip, lsl #4
   4c414:	add	ip, ip, #1
   4c418:	stm	lr, {r0, r1, r2, r3}
   4c41c:	cmp	r7, #0
   4c420:	addeq	r3, sp, #88	; 0x58
   4c424:	ldreq	lr, [sp, #16]
   4c428:	ldmeq	r3, {r0, r1, r2, r3}
   4c42c:	addeq	ip, lr, ip, lsl #4
   4c430:	stmeq	ip, {r0, r1, r2, r3}
   4c434:	mov	r2, #0
   4c438:	mov	r1, r2
   4c43c:	mov	r0, r4
   4c440:	bl	4b4dc <ftello64@plt+0x37788>
   4c444:	ldr	fp, [r4]
   4c448:	ldr	r9, [r4, #28]
   4c44c:	ldr	r3, [r4, #4]
   4c450:	ldr	r8, [fp]
   4c454:	mov	r1, fp
   4c458:	adds	r2, r8, #0
   4c45c:	movne	r2, #1
   4c460:	cmp	r9, #0
   4c464:	movne	r2, #0
   4c468:	cmp	r2, #0
   4c46c:	ldr	r7, [r3]
   4c470:	mov	r2, r3
   4c474:	beq	4c490 <ftello64@plt+0x3873c>
   4c478:	ldr	r0, [r4, #8]
   4c47c:	tst	r0, #16
   4c480:	bne	4c648 <ftello64@plt+0x388f4>
   4c484:	sub	r8, r8, #1
   4c488:	add	r7, r7, #4
   4c48c:	mov	r9, #1
   4c490:	cmp	r8, #0
   4c494:	beq	4c61c <ftello64@plt+0x388c8>
   4c498:	ldr	sl, [r4, #36]	; 0x24
   4c49c:	ldr	r5, [r7]
   4c4a0:	cmp	sl, #0
   4c4a4:	str	r5, [r4, #40]	; 0x28
   4c4a8:	moveq	r1, #1
   4c4ac:	moveq	r0, sl
   4c4b0:	bne	4c4f0 <ftello64@plt+0x3879c>
   4c4b4:	ldrb	r2, [r5]
   4c4b8:	cmp	r2, #45	; 0x2d
   4c4bc:	beq	4c520 <ftello64@plt+0x387cc>
   4c4c0:	ldr	r6, [r4, #32]
   4c4c4:	cmp	r6, #0
   4c4c8:	bne	4c67c <ftello64@plt+0x38928>
   4c4cc:	ldr	r2, [r4, #8]
   4c4d0:	tst	r2, #4
   4c4d4:	bne	4c650 <ftello64@plt+0x388fc>
   4c4d8:	str	r1, [r4, #36]	; 0x24
   4c4dc:	ldr	r2, [r4, #36]	; 0x24
   4c4e0:	ldr	r5, [r7]
   4c4e4:	cmp	r2, #0
   4c4e8:	str	r5, [r4, #40]	; 0x28
   4c4ec:	beq	4c4b4 <ftello64@plt+0x38760>
   4c4f0:	ldr	r2, [r4, #8]
   4c4f4:	ands	r2, r2, #2
   4c4f8:	streq	r2, [r4, #16]
   4c4fc:	moveq	r1, fp
   4c500:	moveq	r2, r3
   4c504:	bne	4c650 <ftello64@plt+0x388fc>
   4c508:	str	r8, [r1]
   4c50c:	str	r7, [r2]
   4c510:	ldr	r0, [r4, #16]
   4c514:	str	r9, [r4, #28]
   4c518:	add	sp, sp, #108	; 0x6c
   4c51c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c520:	ldrb	r2, [r5, #1]
   4c524:	cmp	r2, #45	; 0x2d
   4c528:	beq	4c5dc <ftello64@plt+0x38888>
   4c52c:	cmp	r2, #0
   4c530:	beq	4c4c0 <ftello64@plt+0x3876c>
   4c534:	ldr	r2, [sp, #16]
   4c538:	ldr	r6, [r4, #32]
   4c53c:	ldr	r2, [r2]
   4c540:	cmp	r6, #0
   4c544:	str	r2, [sp, #20]
   4c548:	bne	4c688 <ftello64@plt+0x38934>
   4c54c:	ldr	r1, [r4, #8]
   4c550:	mov	r2, #1
   4c554:	tst	r1, #32
   4c558:	add	r1, r5, r2
   4c55c:	str	r2, [r4, #32]
   4c560:	str	r1, [sp, #12]
   4c564:	beq	4c7d8 <ftello64@plt+0x38a84>
   4c568:	ldr	r0, [sp, #20]
   4c56c:	cmp	r0, #0
   4c570:	beq	4cb58 <ftello64@plt+0x38e04>
   4c574:	ldr	r2, [sp, #16]
   4c578:	str	sl, [sp, #28]
   4c57c:	str	r5, [sp, #32]
   4c580:	str	r4, [sp, #24]
   4c584:	mov	r5, r6
   4c588:	mov	sl, r1
   4c58c:	mov	r4, r2
   4c590:	mov	r6, r3
   4c594:	ldr	r0, [r4, #4]
   4c598:	cmp	r0, #0
   4c59c:	beq	4c5b0 <ftello64@plt+0x3885c>
   4c5a0:	mov	r1, sl
   4c5a4:	bl	1328c <strcmp@plt>
   4c5a8:	cmp	r0, #0
   4c5ac:	beq	4c748 <ftello64@plt+0x389f4>
   4c5b0:	ldr	r1, [r4, #16]!
   4c5b4:	add	r5, r5, #1
   4c5b8:	cmp	r1, #0
   4c5bc:	bne	4c594 <ftello64@plt+0x38840>
   4c5c0:	ldr	r5, [sp, #32]
   4c5c4:	mov	r3, r6
   4c5c8:	ldr	sl, [sp, #28]
   4c5cc:	ldr	r4, [sp, #24]
   4c5d0:	ldrb	r1, [r5, #1]
   4c5d4:	mov	r6, #1
   4c5d8:	b	4c6a4 <ftello64@plt+0x38950>
   4c5dc:	str	r0, [r4, #32]
   4c5e0:	ldrb	r2, [r5, #2]
   4c5e4:	cmp	r2, #0
   4c5e8:	bne	4c83c <ftello64@plt+0x38ae8>
   4c5ec:	ldr	r2, [r4, #8]
   4c5f0:	tst	r2, #8
   4c5f4:	bne	4c940 <ftello64@plt+0x38bec>
   4c5f8:	orr	r2, r2, #256	; 0x100
   4c5fc:	subs	r8, r8, #1
   4c600:	str	r2, [r4, #8]
   4c604:	str	r1, [r4, #36]	; 0x24
   4c608:	add	r7, r7, #4
   4c60c:	add	r9, r9, #1
   4c610:	bne	4c4dc <ftello64@plt+0x38788>
   4c614:	mov	r1, fp
   4c618:	mov	r2, r3
   4c61c:	mov	r8, #0
   4c620:	str	r8, [r4, #16]
   4c624:	b	4c508 <ftello64@plt+0x387b4>
   4c628:	ldr	r5, [sp, #16]
   4c62c:	mov	ip, #1
   4c630:	str	r7, [sp, #20]
   4c634:	str	r7, [sp, #12]
   4c638:	add	r3, sp, #40	; 0x28
   4c63c:	ldm	r3, {r0, r1, r2, r3}
   4c640:	stm	r5, {r0, r1, r2, r3}
   4c644:	b	4c3d4 <ftello64@plt+0x38680>
   4c648:	mov	r9, #0
   4c64c:	b	4c498 <ftello64@plt+0x38744>
   4c650:	mvn	ip, #0
   4c654:	mov	r0, #2
   4c658:	str	r5, [r4, #24]
   4c65c:	add	r8, r8, ip
   4c660:	add	r7, r7, #4
   4c664:	add	r9, r9, #1
   4c668:	mov	r1, fp
   4c66c:	mov	r2, r3
   4c670:	str	ip, [r4, #16]
   4c674:	str	r0, [r4, #20]
   4c678:	b	4c508 <ftello64@plt+0x387b4>
   4c67c:	ldr	r2, [sp, #16]
   4c680:	ldr	r2, [r2]
   4c684:	str	r2, [sp, #20]
   4c688:	add	r2, r5, r6
   4c68c:	str	r2, [sp, #12]
   4c690:	ldr	r2, [sp, #20]
   4c694:	cmp	r2, #0
   4c698:	ldr	r2, [sp, #12]
   4c69c:	ldrb	r1, [r2]
   4c6a0:	beq	4cb60 <ftello64@plt+0x38e0c>
   4c6a4:	ldr	r2, [sp, #20]
   4c6a8:	mov	ip, r1
   4c6ac:	cmp	r1, r2
   4c6b0:	beq	4cb68 <ftello64@plt+0x38e14>
   4c6b4:	ldr	r2, [sp, #16]
   4c6b8:	add	r2, r2, #16
   4c6bc:	b	4c6cc <ftello64@plt+0x38978>
   4c6c0:	cmp	lr, r1
   4c6c4:	add	r2, r2, #16
   4c6c8:	beq	4c764 <ftello64@plt+0x38a10>
   4c6cc:	ldr	lr, [r2]
   4c6d0:	mov	r0, r2
   4c6d4:	cmp	lr, #0
   4c6d8:	bne	4c6c0 <ftello64@plt+0x3896c>
   4c6dc:	cmp	r1, #63	; 0x3f
   4c6e0:	cmpne	r1, #104	; 0x68
   4c6e4:	beq	4cca8 <ftello64@plt+0x38f54>
   4c6e8:	ldr	r2, [r0, #8]
   4c6ec:	ldr	r1, [sp, #12]
   4c6f0:	tst	r2, #128	; 0x80
   4c6f4:	add	r6, r6, #1
   4c6f8:	mvnne	r2, #6
   4c6fc:	mvneq	r2, #1
   4c700:	str	r6, [r4, #32]
   4c704:	str	r1, [r4, #24]
   4c708:	str	r2, [r4, #16]
   4c70c:	ldr	r2, [sp, #12]
   4c710:	mov	r1, fp
   4c714:	ldrb	r0, [r2, #1]
   4c718:	mov	r2, r3
   4c71c:	cmp	r0, #0
   4c720:	andne	sl, sl, #1
   4c724:	moveq	sl, #1
   4c728:	cmp	sl, #0
   4c72c:	beq	4c508 <ftello64@plt+0x387b4>
   4c730:	mov	r3, #0
   4c734:	sub	r8, r8, #1
   4c738:	add	r7, r7, #4
   4c73c:	add	r9, r9, #1
   4c740:	str	r3, [r4, #32]
   4c744:	b	4c508 <ftello64@plt+0x387b4>
   4c748:	ldr	r2, [sp, #16]
   4c74c:	mov	r3, r6
   4c750:	ldr	r4, [sp, #24]
   4c754:	mov	r6, #1
   4c758:	ldr	ip, [r2, r5, lsl #4]
   4c75c:	add	r0, r2, r5, lsl #4
   4c760:	mov	sl, r6
   4c764:	cmp	ip, #0
   4c768:	beq	4c7f0 <ftello64@plt+0x38a9c>
   4c76c:	ldr	r1, [r0, #8]
   4c770:	str	ip, [r4, #16]
   4c774:	ands	r2, r1, #7
   4c778:	beq	4c7e0 <ftello64@plt+0x38a8c>
   4c77c:	ldr	r2, [sp, #12]
   4c780:	eor	sl, sl, #1
   4c784:	ldrb	r0, [r2, #1]
   4c788:	cmp	r0, #0
   4c78c:	andne	r0, sl, #1
   4c790:	moveq	r0, #0
   4c794:	cmp	r0, #0
   4c798:	bne	4cb44 <ftello64@plt+0x38df0>
   4c79c:	ldr	r2, [r7, #4]
   4c7a0:	cmp	r2, #0
   4c7a4:	beq	4c7fc <ftello64@plt+0x38aa8>
   4c7a8:	ldrb	ip, [r2]
   4c7ac:	cmp	ip, #45	; 0x2d
   4c7b0:	bne	4c820 <ftello64@plt+0x38acc>
   4c7b4:	ldrb	ip, [r2, #1]
   4c7b8:	cmp	ip, #0
   4c7bc:	beq	4c820 <ftello64@plt+0x38acc>
   4c7c0:	tst	r1, #8
   4c7c4:	beq	4c820 <ftello64@plt+0x38acc>
   4c7c8:	str	r0, [r4, #20]
   4c7cc:	mov	r1, fp
   4c7d0:	mov	r2, r3
   4c7d4:	b	4c730 <ftello64@plt+0x389dc>
   4c7d8:	mov	r6, r2
   4c7dc:	b	4c690 <ftello64@plt+0x3893c>
   4c7e0:	add	r6, r6, #1
   4c7e4:	str	r6, [r4, #32]
   4c7e8:	str	r2, [r4, #20]
   4c7ec:	b	4c70c <ftello64@plt+0x389b8>
   4c7f0:	ldr	r2, [sp, #12]
   4c7f4:	ldrb	r1, [r2]
   4c7f8:	b	4c6dc <ftello64@plt+0x38988>
   4c7fc:	tst	r1, #8
   4c800:	mvneq	r0, #2
   4c804:	strne	r2, [r4, #20]
   4c808:	movne	r1, fp
   4c80c:	movne	r2, r3
   4c810:	moveq	r1, fp
   4c814:	moveq	r2, r3
   4c818:	streq	r0, [r4, #16]
   4c81c:	b	4c730 <ftello64@plt+0x389dc>
   4c820:	mov	r0, r4
   4c824:	bl	4b7e4 <ftello64@plt+0x37a90>
   4c828:	sub	r8, r8, #1
   4c82c:	add	r7, r7, #4
   4c830:	add	r9, r9, #1
   4c834:	ldm	r4, {r1, r2}
   4c838:	b	4c730 <ftello64@plt+0x389dc>
   4c83c:	add	r6, r5, #2
   4c840:	mov	r0, r6
   4c844:	mov	r1, #61	; 0x3d
   4c848:	str	r3, [sp, #20]
   4c84c:	bl	13838 <strchr@plt>
   4c850:	subs	r3, r0, #0
   4c854:	str	r3, [sp, #12]
   4c858:	ldr	r3, [sp, #20]
   4c85c:	bne	4c964 <ftello64@plt+0x38c10>
   4c860:	ldr	r2, [sp, #16]
   4c864:	ldr	r2, [r2]
   4c868:	cmp	r2, #0
   4c86c:	str	r2, [sp, #20]
   4c870:	beq	4c91c <ftello64@plt+0x38bc8>
   4c874:	ldr	fp, [sp, #16]
   4c878:	add	r5, fp, #4
   4c87c:	ldr	r0, [r5, sl, lsl #4]
   4c880:	cmp	r0, #0
   4c884:	beq	4c898 <ftello64@plt+0x38b44>
   4c888:	mov	r1, r6
   4c88c:	bl	1328c <strcmp@plt>
   4c890:	cmp	r0, #0
   4c894:	beq	4ca60 <ftello64@plt+0x38d0c>
   4c898:	add	sl, sl, #1
   4c89c:	ldr	r3, [fp, sl, lsl #4]
   4c8a0:	cmp	r3, #0
   4c8a4:	bne	4c87c <ftello64@plt+0x38b28>
   4c8a8:	mov	r0, r6
   4c8ac:	mov	fp, r3
   4c8b0:	bl	13814 <strlen@plt>
   4c8b4:	str	r4, [sp, #24]
   4c8b8:	ldr	r5, [sp, #16]
   4c8bc:	ldr	r4, [sp, #20]
   4c8c0:	mov	sl, r0
   4c8c4:	str	r0, [sp, #28]
   4c8c8:	ldr	r0, [r5, #4]
   4c8cc:	cmp	r0, #0
   4c8d0:	beq	4c8e8 <ftello64@plt+0x38b94>
   4c8d4:	mov	r2, sl
   4c8d8:	mov	r1, r6
   4c8dc:	bl	13cac <strncmp@plt>
   4c8e0:	cmp	r0, #0
   4c8e4:	beq	4c9a4 <ftello64@plt+0x38c50>
   4c8e8:	ldr	r4, [r5, #16]!
   4c8ec:	add	fp, fp, #1
   4c8f0:	cmp	r4, #0
   4c8f4:	bne	4c8c8 <ftello64@plt+0x38b74>
   4c8f8:	ldr	r3, [sp, #12]
   4c8fc:	ldr	r4, [sp, #24]
   4c900:	cmp	r3, #0
   4c904:	beq	4c914 <ftello64@plt+0x38bc0>
   4c908:	ldr	r2, [sp, #12]
   4c90c:	mov	r3, #61	; 0x3d
   4c910:	strb	r3, [r2]
   4c914:	ldr	fp, [r4]
   4c918:	ldr	r3, [r4, #4]
   4c91c:	mvn	r2, #1
   4c920:	str	r6, [r4, #24]
   4c924:	str	r2, [r4, #16]
   4c928:	sub	r8, r8, #1
   4c92c:	add	r7, r7, #4
   4c930:	add	r9, r9, #1
   4c934:	mov	r1, fp
   4c938:	mov	r2, r3
   4c93c:	b	4c508 <ftello64@plt+0x387b4>
   4c940:	add	r6, r5, #2
   4c944:	mov	r0, r6
   4c948:	mov	r1, #61	; 0x3d
   4c94c:	str	r3, [sp, #20]
   4c950:	bl	13838 <strchr@plt>
   4c954:	subs	r3, r0, #0
   4c958:	str	r3, [sp, #12]
   4c95c:	ldr	r3, [sp, #20]
   4c960:	beq	4c91c <ftello64@plt+0x38bc8>
   4c964:	ldr	r2, [sp, #12]
   4c968:	mov	r3, #0
   4c96c:	strb	r3, [r2]
   4c970:	ldrb	r3, [r5, #2]
   4c974:	cmp	r3, #0
   4c978:	moveq	r3, #61	; 0x3d
   4c97c:	strbeq	r3, [r2]
   4c980:	ldreq	fp, [r4]
   4c984:	ldreq	r3, [r4, #4]
   4c988:	beq	4c91c <ftello64@plt+0x38bc8>
   4c98c:	ldr	r3, [sp, #16]
   4c990:	ldr	r3, [r3]
   4c994:	cmp	r3, #0
   4c998:	str	r3, [sp, #20]
   4c99c:	bne	4c874 <ftello64@plt+0x38b20>
   4c9a0:	b	4c908 <ftello64@plt+0x38bb4>
   4c9a4:	ldr	r2, [sp, #16]
   4c9a8:	add	r3, fp, #1
   4c9ac:	mov	r0, r4
   4c9b0:	ldr	r1, [r2, r3, lsl #4]
   4c9b4:	lsl	r3, r3, #4
   4c9b8:	cmp	r1, #0
   4c9bc:	ldr	r4, [sp, #24]
   4c9c0:	add	sl, r2, r3
   4c9c4:	beq	4cca0 <ftello64@plt+0x38f4c>
   4c9c8:	sub	r3, r3, #16
   4c9cc:	add	r3, r2, r3
   4c9d0:	sub	r2, r3, sl
   4c9d4:	add	r2, r2, #32
   4c9d8:	str	r7, [sp, #20]
   4c9dc:	str	r8, [sp, #24]
   4c9e0:	str	r9, [sp, #32]
   4c9e4:	str	fp, [sp, #36]	; 0x24
   4c9e8:	ldr	r9, [sp, #28]
   4c9ec:	mov	r7, r3
   4c9f0:	str	r4, [sp, #28]
   4c9f4:	mov	fp, r0
   4c9f8:	mov	r4, r1
   4c9fc:	mov	r8, r2
   4ca00:	ldr	r0, [sl, #4]
   4ca04:	cmp	r0, #0
   4ca08:	beq	4ca38 <ftello64@plt+0x38ce4>
   4ca0c:	mov	r2, r9
   4ca10:	mov	r1, r6
   4ca14:	bl	13cac <strncmp@plt>
   4ca18:	cmp	r0, #0
   4ca1c:	bne	4ca38 <ftello64@plt+0x38ce4>
   4ca20:	cmp	r4, fp
   4ca24:	bne	4cc18 <ftello64@plt+0x38ec4>
   4ca28:	ldr	r2, [sl, #8]
   4ca2c:	ldr	r3, [r5, #8]
   4ca30:	cmp	r2, r3
   4ca34:	bne	4cc18 <ftello64@plt+0x38ec4>
   4ca38:	add	r7, r7, #16
   4ca3c:	ldr	r4, [r7, #16]
   4ca40:	add	sl, sl, r8
   4ca44:	cmp	r4, #0
   4ca48:	bne	4ca00 <ftello64@plt+0x38cac>
   4ca4c:	add	r4, sp, #28
   4ca50:	ldr	r7, [sp, #20]
   4ca54:	ldm	r4, {r4, r9, fp}
   4ca58:	ldr	r8, [sp, #24]
   4ca5c:	mov	sl, fp
   4ca60:	ldr	r2, [sp, #12]
   4ca64:	cmp	r2, #0
   4ca68:	movne	r3, #61	; 0x3d
   4ca6c:	strbne	r3, [r2]
   4ca70:	cmp	sl, #0
   4ca74:	beq	4caac <ftello64@plt+0x38d58>
   4ca78:	ldr	r3, [sp, #16]
   4ca7c:	ldr	r3, [r3, sl, lsl #4]
   4ca80:	cmp	r3, #32768	; 0x8000
   4ca84:	beq	4cca8 <ftello64@plt+0x38f54>
   4ca88:	ldr	r2, [pc, #568]	; 4ccc8 <ftello64@plt+0x38f74>
   4ca8c:	cmp	r3, r2
   4ca90:	beq	4cb00 <ftello64@plt+0x38dac>
   4ca94:	ldr	r2, [pc, #560]	; 4cccc <ftello64@plt+0x38f78>
   4ca98:	cmp	r3, r2
   4ca9c:	beq	4cbf4 <ftello64@plt+0x38ea0>
   4caa0:	ldr	r2, [pc, #552]	; 4ccd0 <ftello64@plt+0x38f7c>
   4caa4:	cmp	r3, r2
   4caa8:	beq	4cb74 <ftello64@plt+0x38e20>
   4caac:	ldr	r3, [sp, #16]
   4cab0:	add	r2, r3, sl, lsl #4
   4cab4:	ldr	r3, [r3, sl, lsl #4]
   4cab8:	ldr	r1, [r2, #8]
   4cabc:	str	r3, [r4, #16]
   4cac0:	tst	r1, #7
   4cac4:	beq	4cb18 <ftello64@plt+0x38dc4>
   4cac8:	ldr	r3, [sp, #12]
   4cacc:	cmp	r3, #0
   4cad0:	beq	4cc4c <ftello64@plt+0x38ef8>
   4cad4:	ldrb	r3, [r3, #1]
   4cad8:	cmp	r3, #0
   4cadc:	beq	4cbd4 <ftello64@plt+0x38e80>
   4cae0:	ldr	r3, [sp, #12]
   4cae4:	adds	r2, r3, #1
   4cae8:	beq	4cbd4 <ftello64@plt+0x38e80>
   4caec:	mov	r0, r4
   4caf0:	bl	4b7e4 <ftello64@plt+0x37a90>
   4caf4:	ldr	fp, [r4]
   4caf8:	ldr	r3, [r4, #4]
   4cafc:	b	4c928 <ftello64@plt+0x38bd4>
   4cb00:	ldr	r3, [r4, #8]
   4cb04:	ands	r5, r3, #64	; 0x40
   4cb08:	bne	4caac <ftello64@plt+0x38d58>
   4cb0c:	bl	4bb5c <ftello64@plt+0x37e08>
   4cb10:	mov	r0, r5
   4cb14:	bl	137b4 <exit@plt>
   4cb18:	ldr	r3, [sp, #12]
   4cb1c:	cmp	r3, #0
   4cb20:	mvnne	r3, #5
   4cb24:	ldreq	r2, [sp, #12]
   4cb28:	strne	r3, [r4, #20]
   4cb2c:	ldrne	fp, [r4]
   4cb30:	ldrne	r3, [r4, #4]
   4cb34:	ldreq	fp, [r4]
   4cb38:	ldreq	r3, [r4, #4]
   4cb3c:	streq	r2, [r4, #20]
   4cb40:	b	4c928 <ftello64@plt+0x38bd4>
   4cb44:	add	r2, r2, #1
   4cb48:	mov	r0, r4
   4cb4c:	bl	4b7e4 <ftello64@plt+0x37a90>
   4cb50:	ldm	r4, {r1, r2}
   4cb54:	b	4c730 <ftello64@plt+0x389dc>
   4cb58:	ldrb	r1, [r5, #1]
   4cb5c:	mov	r6, r2
   4cb60:	ldr	r0, [sp, #16]
   4cb64:	b	4c6dc <ftello64@plt+0x38988>
   4cb68:	ldr	r0, [sp, #16]
   4cb6c:	ldr	ip, [sp, #20]
   4cb70:	b	4c76c <ftello64@plt+0x38a18>
   4cb74:	ldr	r3, [sp, #16]
   4cb78:	ldr	r3, [r3]
   4cb7c:	cmp	r3, #0
   4cb80:	beq	4cbcc <ftello64@plt+0x38e78>
   4cb84:	ldr	r6, [pc, #328]	; 4ccd4 <ftello64@plt+0x38f80>
   4cb88:	ldr	r5, [pc, #328]	; 4ccd8 <ftello64@plt+0x38f84>
   4cb8c:	ldr	r4, [sp, #16]
   4cb90:	b	4cba0 <ftello64@plt+0x38e4c>
   4cb94:	ldr	r3, [r4, #16]!
   4cb98:	cmp	r3, #0
   4cb9c:	beq	4cbcc <ftello64@plt+0x38e78>
   4cba0:	ldr	r2, [r4, #4]
   4cba4:	cmp	r2, #0
   4cba8:	beq	4cb94 <ftello64@plt+0x38e40>
   4cbac:	ldr	r3, [r4, #8]
   4cbb0:	ands	r0, r3, #64	; 0x40
   4cbb4:	bne	4cb94 <ftello64@plt+0x38e40>
   4cbb8:	str	r0, [sp]
   4cbbc:	mov	r3, r6
   4cbc0:	mov	r1, r5
   4cbc4:	bl	4b90c <ftello64@plt+0x37bb8>
   4cbc8:	b	4cb94 <ftello64@plt+0x38e40>
   4cbcc:	mov	r0, #0
   4cbd0:	bl	137b4 <exit@plt>
   4cbd4:	tst	r1, #8
   4cbd8:	movne	r3, #0
   4cbdc:	mvneq	r3, #2
   4cbe0:	strne	r3, [r4, #20]
   4cbe4:	streq	r3, [r4, #16]
   4cbe8:	ldr	fp, [r4]
   4cbec:	ldr	r3, [r4, #4]
   4cbf0:	b	4c928 <ftello64@plt+0x38bd4>
   4cbf4:	mov	r0, #16
   4cbf8:	bl	4ba40 <ftello64@plt+0x37cec>
   4cbfc:	mov	r3, #0
   4cc00:	ldr	r2, [pc, #204]	; 4ccd4 <ftello64@plt+0x38f80>
   4cc04:	mov	r1, r0
   4cc08:	mov	r0, r3
   4cc0c:	bl	4b90c <ftello64@plt+0x37bb8>
   4cc10:	mov	r0, #0
   4cc14:	bl	137b4 <exit@plt>
   4cc18:	ldr	r2, [sp, #12]
   4cc1c:	ldr	r4, [sp, #28]
   4cc20:	cmp	r2, #0
   4cc24:	movne	r3, #61	; 0x3d
   4cc28:	strbne	r3, [r2]
   4cc2c:	mvn	r3, #7
   4cc30:	str	r3, [r4, #16]
   4cc34:	ldr	r7, [sp, #20]
   4cc38:	ldr	r8, [sp, #24]
   4cc3c:	ldr	r9, [sp, #32]
   4cc40:	ldr	fp, [r4]
   4cc44:	ldr	r3, [r4, #4]
   4cc48:	b	4c928 <ftello64@plt+0x38bd4>
   4cc4c:	ldr	r2, [r7, #4]
   4cc50:	cmp	r2, #0
   4cc54:	beq	4cbd4 <ftello64@plt+0x38e80>
   4cc58:	ldrb	r3, [r2]
   4cc5c:	cmp	r3, #45	; 0x2d
   4cc60:	beq	4cc84 <ftello64@plt+0x38f30>
   4cc64:	mov	r0, r4
   4cc68:	bl	4b7e4 <ftello64@plt+0x37a90>
   4cc6c:	sub	r8, r8, #1
   4cc70:	add	r7, r7, #4
   4cc74:	add	r9, r9, #1
   4cc78:	ldr	fp, [r4]
   4cc7c:	ldr	r3, [r4, #4]
   4cc80:	b	4c928 <ftello64@plt+0x38bd4>
   4cc84:	tst	r1, #8
   4cc88:	beq	4cc64 <ftello64@plt+0x38f10>
   4cc8c:	ldr	r3, [sp, #12]
   4cc90:	ldr	fp, [r4]
   4cc94:	str	r3, [r4, #20]
   4cc98:	ldr	r3, [r4, #4]
   4cc9c:	b	4c928 <ftello64@plt+0x38bd4>
   4cca0:	mov	sl, fp
   4cca4:	b	4ca60 <ftello64@plt+0x38d0c>
   4cca8:	ldr	r1, [r4, #8]
   4ccac:	ldr	r0, [sp, #16]
   4ccb0:	bl	4bcb8 <ftello64@plt+0x37f64>
   4ccb4:	andeq	r3, r6, r8, lsr #22
   4ccb8:	andeq	ip, r5, ip, lsl #31
   4ccbc:	ldrdeq	ip, [r5], -r8
   4ccc0:	andeq	r4, r6, r8, ror #1
   4ccc4:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   4ccc8:	andeq	r8, r0, r1
   4cccc:	andeq	r8, r0, r2
   4ccd0:	andeq	r8, r0, r3
   4ccd4:	andeq	r5, r6, r8, asr #18
   4ccd8:	andeq	pc, r5, r0, lsl #28
   4ccdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4cce0:	cmp	r0, #0
   4cce4:	sub	sp, sp, #252	; 0xfc
   4cce8:	stm	sp, {r0, r3}
   4ccec:	ldr	r3, [pc, #2536]	; 4d6dc <ftello64@plt+0x39988>
   4ccf0:	ldr	r3, [r3]
   4ccf4:	str	r3, [sp, #244]	; 0xf4
   4ccf8:	ldr	r3, [sp, #288]	; 0x120
   4ccfc:	str	r3, [sp, #8]
   4cd00:	beq	4d0f8 <ftello64@plt+0x393a4>
   4cd04:	mov	fp, r2
   4cd08:	ldr	r0, [sp, #4]
   4cd0c:	bl	4b4dc <ftello64@plt+0x37788>
   4cd10:	ldr	r3, [fp]
   4cd14:	cmp	r3, #0
   4cd18:	beq	4d030 <ftello64@plt+0x392dc>
   4cd1c:	mov	sl, #0
   4cd20:	mov	r3, #0
   4cd24:	mov	r4, r3
   4cd28:	mov	r6, r3
   4cd2c:	mov	r8, r3
   4cd30:	str	r3, [sp, #20]
   4cd34:	str	r3, [sp, #16]
   4cd38:	str	r3, [sp, #12]
   4cd3c:	cmp	sl, #0
   4cd40:	beq	4cdac <ftello64@plt+0x39058>
   4cd44:	rsb	r3, sl, #3
   4cd48:	add	r2, sp, #248	; 0xf8
   4cd4c:	add	r3, r2, r3, lsl #2
   4cd50:	sub	sl, sl, #1
   4cd54:	ldr	r9, [r3, #-216]	; 0xffffff28
   4cd58:	cmn	r9, #1
   4cd5c:	cmpne	r9, #10
   4cd60:	bne	4cdc4 <ftello64@plt+0x39070>
   4cd64:	cmn	r9, #1
   4cd68:	ldrne	r3, [fp]
   4cd6c:	addne	r3, r3, #1
   4cd70:	strne	r3, [fp]
   4cd74:	cmn	r4, #1
   4cd78:	beq	4d0ec <ftello64@plt+0x39398>
   4cd7c:	cmp	r4, #2
   4cd80:	beq	4ce60 <ftello64@plt+0x3910c>
   4cd84:	cmp	r4, #3
   4cd88:	beq	4d10c <ftello64@plt+0x393b8>
   4cd8c:	cmp	r4, #4
   4cd90:	beq	4d140 <ftello64@plt+0x393ec>
   4cd94:	cmn	r9, #1
   4cd98:	beq	4d1d8 <ftello64@plt+0x39484>
   4cd9c:	mov	r8, #0
   4cda0:	cmp	sl, #0
   4cda4:	mov	r4, r8
   4cda8:	bne	4cd44 <ftello64@plt+0x38ff0>
   4cdac:	ldr	r0, [sp]
   4cdb0:	bl	13cc4 <getc@plt>
   4cdb4:	mov	r9, r0
   4cdb8:	cmn	r9, #1
   4cdbc:	cmpne	r9, #10
   4cdc0:	beq	4cd64 <ftello64@plt+0x39010>
   4cdc4:	cmn	r4, #1
   4cdc8:	beq	4cd3c <ftello64@plt+0x38fe8>
   4cdcc:	cmp	r4, #0
   4cdd0:	beq	4ce04 <ftello64@plt+0x390b0>
   4cdd4:	cmp	r4, #1
   4cdd8:	beq	4cd3c <ftello64@plt+0x38fe8>
   4cddc:	cmp	r4, #2
   4cde0:	beq	4cee0 <ftello64@plt+0x3918c>
   4cde4:	cmp	r4, #3
   4cde8:	bne	4cffc <ftello64@plt+0x392a8>
   4cdec:	bics	r3, r9, #127	; 0x7f
   4cdf0:	beq	4cfd8 <ftello64@plt+0x39284>
   4cdf4:	strb	r9, [sp, #44]	; 0x2c
   4cdf8:	mov	r8, #1
   4cdfc:	mov	r4, #4
   4ce00:	b	4cd3c <ftello64@plt+0x38fe8>
   4ce04:	bics	r4, r9, #127	; 0x7f
   4ce08:	beq	4ce38 <ftello64@plt+0x390e4>
   4ce0c:	cmp	r8, #98	; 0x62
   4ce10:	addle	r3, sp, #248	; 0xf8
   4ce14:	ldrgt	r2, [sp, #4]
   4ce18:	addle	r3, r3, r8
   4ce1c:	mvngt	r3, #3
   4ce20:	strgt	r3, [r2, #16]
   4ce24:	mvngt	r4, #0
   4ce28:	strble	r9, [r3, #-204]	; 0xffffff34
   4ce2c:	addle	r8, r8, #1
   4ce30:	movle	r4, #2
   4ce34:	b	4cd3c <ftello64@plt+0x38fe8>
   4ce38:	bl	13784 <__ctype_b_loc@plt>
   4ce3c:	lsl	r3, r9, #1
   4ce40:	ldr	r2, [r0]
   4ce44:	ldrh	r3, [r2, r3]
   4ce48:	tst	r3, #8192	; 0x2000
   4ce4c:	bne	4cd3c <ftello64@plt+0x38fe8>
   4ce50:	cmp	r9, #35	; 0x23
   4ce54:	bne	4ce0c <ftello64@plt+0x390b8>
   4ce58:	mov	r4, #1
   4ce5c:	b	4cd3c <ftello64@plt+0x38fe8>
   4ce60:	ldr	r5, [sp, #8]
   4ce64:	add	r3, sp, #248	; 0xf8
   4ce68:	mov	r6, #0
   4ce6c:	ldr	r4, [r5]
   4ce70:	add	r8, r3, r8
   4ce74:	cmp	r4, r6
   4ce78:	strb	r6, [r8, #-204]	; 0xffffff34
   4ce7c:	beq	4d254 <ftello64@plt+0x39500>
   4ce80:	ldr	r0, [r5, #4]
   4ce84:	cmp	r0, #0
   4ce88:	beq	4ce9c <ftello64@plt+0x39148>
   4ce8c:	add	r1, sp, #44	; 0x2c
   4ce90:	bl	1328c <strcmp@plt>
   4ce94:	cmp	r0, #0
   4ce98:	beq	4cf6c <ftello64@plt+0x39218>
   4ce9c:	ldr	r4, [r5, #16]!
   4cea0:	add	r6, r6, #1
   4cea4:	cmp	r4, #0
   4cea8:	bne	4ce80 <ftello64@plt+0x3912c>
   4ceac:	ldr	r5, [r5, #8]
   4ceb0:	ldr	r3, [sp, #4]
   4ceb4:	tst	r5, #64	; 0x40
   4ceb8:	str	r4, [r3, #16]
   4cebc:	bne	4ced8 <ftello64@plt+0x39184>
   4cec0:	add	r8, sp, #44	; 0x2c
   4cec4:	mov	r0, r8
   4cec8:	ldr	r1, [pc, #2064]	; 4d6e0 <ftello64@plt+0x3998c>
   4cecc:	bl	1328c <strcmp@plt>
   4ced0:	subs	r4, r0, #0
   4ced4:	bne	4cf98 <ftello64@plt+0x39244>
   4ced8:	mov	r8, r4
   4cedc:	b	4cd3c <ftello64@plt+0x38fe8>
   4cee0:	bics	r5, r9, #127	; 0x7f
   4cee4:	bne	4ce0c <ftello64@plt+0x390b8>
   4cee8:	bl	13784 <__ctype_b_loc@plt>
   4ceec:	lsl	r3, r9, #1
   4cef0:	ldr	r2, [r0]
   4cef4:	mov	r7, r0
   4cef8:	ldrh	r3, [r2, r3]
   4cefc:	tst	r3, #8192	; 0x2000
   4cf00:	beq	4ce0c <ftello64@plt+0x390b8>
   4cf04:	ldr	r4, [sp, #8]
   4cf08:	add	r3, sp, #248	; 0xf8
   4cf0c:	add	r3, r3, r8
   4cf10:	ldr	r8, [r4]
   4cf14:	strb	r5, [r3, #-204]	; 0xffffff34
   4cf18:	cmp	r8, #0
   4cf1c:	beq	4d360 <ftello64@plt+0x3960c>
   4cf20:	ldr	r0, [r4, #4]
   4cf24:	cmp	r0, #0
   4cf28:	beq	4cf3c <ftello64@plt+0x391e8>
   4cf2c:	add	r1, sp, #44	; 0x2c
   4cf30:	bl	1328c <strcmp@plt>
   4cf34:	cmp	r0, #0
   4cf38:	beq	4d334 <ftello64@plt+0x395e0>
   4cf3c:	ldr	r8, [r4, #16]!
   4cf40:	add	r5, r5, #1
   4cf44:	cmp	r8, #0
   4cf48:	bne	4cf20 <ftello64@plt+0x391cc>
   4cf4c:	ldr	r6, [r4, #8]
   4cf50:	ldr	r3, [sp, #4]
   4cf54:	tst	r6, #64	; 0x40
   4cf58:	str	r8, [r3, #16]
   4cf5c:	beq	4d378 <ftello64@plt+0x39624>
   4cf60:	mov	r6, r5
   4cf64:	mov	r8, r5
   4cf68:	b	4ce58 <ftello64@plt+0x39104>
   4cf6c:	ldr	r2, [r5, #8]
   4cf70:	ldr	r3, [sp, #4]
   4cf74:	ands	r1, r2, #64	; 0x40
   4cf78:	mov	r8, r0
   4cf7c:	str	r4, [r3, #16]
   4cf80:	bne	4cda0 <ftello64@plt+0x3904c>
   4cf84:	ands	r3, r2, #7
   4cf88:	bne	4d5a0 <ftello64@plt+0x3984c>
   4cf8c:	ldr	r2, [sp, #4]
   4cf90:	str	r3, [r2, #20]
   4cf94:	b	4d0cc <ftello64@plt+0x39378>
   4cf98:	ldr	r3, [sp, #4]
   4cf9c:	ldr	r7, [r3, #52]	; 0x34
   4cfa0:	cmp	r7, #0
   4cfa4:	bne	4cfb8 <ftello64@plt+0x39264>
   4cfa8:	b	4d0b8 <ftello64@plt+0x39364>
   4cfac:	ldr	r7, [r7]
   4cfb0:	cmp	r7, #0
   4cfb4:	beq	4d0b8 <ftello64@plt+0x39364>
   4cfb8:	mov	r1, r8
   4cfbc:	add	r0, r7, #4
   4cfc0:	bl	1328c <strcmp@plt>
   4cfc4:	cmp	r0, #0
   4cfc8:	bne	4cfac <ftello64@plt+0x39258>
   4cfcc:	mov	r4, r0
   4cfd0:	mov	r8, r4
   4cfd4:	b	4cd3c <ftello64@plt+0x38fe8>
   4cfd8:	bl	13784 <__ctype_b_loc@plt>
   4cfdc:	lsl	r3, r9, #1
   4cfe0:	ldr	r2, [r0]
   4cfe4:	ldrh	r3, [r2, r3]
   4cfe8:	tst	r3, #8192	; 0x2000
   4cfec:	strbeq	r9, [sp, #44]	; 0x2c
   4cff0:	moveq	r8, #1
   4cff4:	moveq	r4, #4
   4cff8:	b	4cd3c <ftello64@plt+0x38fe8>
   4cffc:	cmp	r4, #4
   4d000:	bne	4ce0c <ftello64@plt+0x390b8>
   4d004:	ldr	r2, [sp, #12]
   4d008:	mov	r5, r8
   4d00c:	cmp	r2, #0
   4d010:	beq	4d220 <ftello64@plt+0x394cc>
   4d014:	ldr	r3, [sp, #16]
   4d018:	sub	r3, r3, #1
   4d01c:	cmp	r3, r8
   4d020:	bls	4d088 <ftello64@plt+0x39334>
   4d024:	add	r8, r8, #1
   4d028:	strb	r9, [r2, r5]
   4d02c:	b	4cd3c <ftello64@plt+0x38fe8>
   4d030:	ldr	r6, [sp]
   4d034:	mov	r0, r6
   4d038:	bl	13cc4 <getc@plt>
   4d03c:	mov	r4, r0
   4d040:	mov	r0, r6
   4d044:	str	r4, [sp, #32]
   4d048:	bl	13cc4 <getc@plt>
   4d04c:	mov	r5, r0
   4d050:	mov	r0, r6
   4d054:	str	r5, [sp, #36]	; 0x24
   4d058:	bl	13cc4 <getc@plt>
   4d05c:	cmp	r5, #187	; 0xbb
   4d060:	cmpeq	r4, #239	; 0xef
   4d064:	movne	r4, #1
   4d068:	moveq	r4, #0
   4d06c:	cmp	r0, #191	; 0xbf
   4d070:	orrne	r4, r4, #1
   4d074:	cmp	r4, #0
   4d078:	str	r0, [sp, #40]	; 0x28
   4d07c:	movne	sl, #3
   4d080:	bne	4cd20 <ftello64@plt+0x38fcc>
   4d084:	b	4cd1c <ftello64@plt+0x38fc8>
   4d088:	ldr	r3, [sp, #16]
   4d08c:	ldr	r0, [sp, #12]
   4d090:	add	r3, r3, #50	; 0x32
   4d094:	mov	r1, r3
   4d098:	str	r3, [sp, #16]
   4d09c:	bl	139f4 <gcry_realloc@plt>
   4d0a0:	cmp	r0, #0
   4d0a4:	beq	4d668 <ftello64@plt+0x39914>
   4d0a8:	add	r8, r8, #1
   4d0ac:	strb	r9, [r0, r5]
   4d0b0:	str	r0, [sp, #12]
   4d0b4:	b	4cd3c <ftello64@plt+0x38fe8>
   4d0b8:	ldr	r3, [sp, #4]
   4d0bc:	tst	r5, #128	; 0x80
   4d0c0:	mvnne	r4, #6
   4d0c4:	mvneq	r4, #1
   4d0c8:	str	r4, [r3, #16]
   4d0cc:	ldr	r3, [pc, #1544]	; 4d6dc <ftello64@plt+0x39988>
   4d0d0:	ldr	r2, [sp, #244]	; 0xf4
   4d0d4:	mov	r0, r4
   4d0d8:	ldr	r3, [r3]
   4d0dc:	cmp	r2, r3
   4d0e0:	bne	4d6a8 <ftello64@plt+0x39954>
   4d0e4:	add	sp, sp, #252	; 0xfc
   4d0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4d0ec:	ldr	r3, [sp, #4]
   4d0f0:	ldr	r4, [r3, #16]
   4d0f4:	b	4d0cc <ftello64@plt+0x39378>
   4d0f8:	mov	r1, r3
   4d0fc:	ldr	r0, [sp, #4]
   4d100:	bl	4c2c0 <ftello64@plt+0x3856c>
   4d104:	mov	r4, r0
   4d108:	b	4d0cc <ftello64@plt+0x39378>
   4d10c:	ldr	r3, [sp, #20]
   4d110:	cmp	r3, #0
   4d114:	bne	4d244 <ftello64@plt+0x394f0>
   4d118:	ldr	r3, [sp, #8]
   4d11c:	add	r6, r3, r6, lsl #4
   4d120:	ldr	r3, [r6, #8]
   4d124:	tst	r3, #7
   4d128:	bne	4d23c <ftello64@plt+0x394e8>
   4d12c:	ldr	r2, [sp, #4]
   4d130:	mov	r3, #0
   4d134:	str	r3, [r2, #20]
   4d138:	ldr	r4, [r2, #16]
   4d13c:	b	4d0cc <ftello64@plt+0x39378>
   4d140:	ldr	r3, [sp, #20]
   4d144:	cmp	r3, #0
   4d148:	beq	4d1b4 <ftello64@plt+0x39460>
   4d14c:	ldr	r3, [sp, #12]
   4d150:	cmp	r3, #0
   4d154:	beq	4d1c8 <ftello64@plt+0x39474>
   4d158:	ldr	r3, [sp, #12]
   4d15c:	mov	r6, #0
   4d160:	ldr	r1, [pc, #1404]	; 4d6e4 <ftello64@plt+0x39990>
   4d164:	strb	r6, [r3, r8]
   4d168:	mov	r0, r3
   4d16c:	bl	13bc8 <strpbrk@plt>
   4d170:	subs	r5, r0, #0
   4d174:	beq	4d19c <ftello64@plt+0x39448>
   4d178:	mov	r4, r5
   4d17c:	strb	r6, [r4], #1
   4d180:	mov	r0, r4
   4d184:	bl	493b4 <ftello64@plt+0x35660>
   4d188:	cmp	r4, r6
   4d18c:	beq	4d19c <ftello64@plt+0x39448>
   4d190:	ldrb	r3, [r5, #1]
   4d194:	cmp	r3, r6
   4d198:	bne	4d0ec <ftello64@plt+0x39398>
   4d19c:	ldr	r0, [sp, #12]
   4d1a0:	bl	13448 <gcry_free@plt>
   4d1a4:	ldr	r3, [sp, #4]
   4d1a8:	mvn	r4, #9
   4d1ac:	str	r4, [r3, #16]
   4d1b0:	b	4d0cc <ftello64@plt+0x39378>
   4d1b4:	ldr	r3, [sp, #8]
   4d1b8:	add	r6, r3, r6, lsl #4
   4d1bc:	ldr	r3, [r6, #8]
   4d1c0:	tst	r3, #7
   4d1c4:	bne	4d2a8 <ftello64@plt+0x39554>
   4d1c8:	ldr	r3, [sp, #4]
   4d1cc:	mvn	r4, #5
   4d1d0:	str	r4, [r3, #16]
   4d1d4:	b	4d0cc <ftello64@plt+0x39378>
   4d1d8:	ldr	r3, [sp, #4]
   4d1dc:	ldr	r0, [r3, #52]	; 0x34
   4d1e0:	cmp	r0, #0
   4d1e4:	beq	4d1f8 <ftello64@plt+0x394a4>
   4d1e8:	ldr	r4, [r0]
   4d1ec:	bl	13448 <gcry_free@plt>
   4d1f0:	subs	r0, r4, #0
   4d1f4:	bne	4d1e8 <ftello64@plt+0x39494>
   4d1f8:	ldm	sp, {r0, r2}
   4d1fc:	mov	r3, #0
   4d200:	str	r3, [r2, #52]	; 0x34
   4d204:	bl	133ac <ferror@plt>
   4d208:	subs	r4, r0, #0
   4d20c:	beq	4d29c <ftello64@plt+0x39548>
   4d210:	ldr	r3, [sp, #4]
   4d214:	mvn	r4, #4
   4d218:	str	r4, [r3, #16]
   4d21c:	b	4d0cc <ftello64@plt+0x39378>
   4d220:	cmp	r8, #98	; 0x62
   4d224:	bgt	4d2fc <ftello64@plt+0x395a8>
   4d228:	add	r3, sp, #248	; 0xf8
   4d22c:	add	r3, r3, r8
   4d230:	add	r8, r8, #1
   4d234:	strb	r9, [r3, #-204]	; 0xffffff34
   4d238:	b	4cd3c <ftello64@plt+0x38fe8>
   4d23c:	tst	r3, #8
   4d240:	bne	4d12c <ftello64@plt+0x393d8>
   4d244:	ldr	r3, [sp, #4]
   4d248:	mvn	r4, #2
   4d24c:	str	r4, [r3, #16]
   4d250:	b	4d0cc <ftello64@plt+0x39378>
   4d254:	ldr	r3, [sp, #8]
   4d258:	mov	r6, r4
   4d25c:	ldr	r5, [r3, #8]
   4d260:	ldr	r3, [sp, #4]
   4d264:	tst	r5, #64	; 0x40
   4d268:	str	r4, [r3, #16]
   4d26c:	beq	4cec0 <ftello64@plt+0x3916c>
   4d270:	b	4ced8 <ftello64@plt+0x39184>
   4d274:	add	r3, sp, #248	; 0xf8
   4d278:	add	r8, r3, r8
   4d27c:	ldr	r3, [sp, #12]
   4d280:	add	r0, sp, #44	; 0x2c
   4d284:	strb	r3, [r8, #-204]	; 0xffffff34
   4d288:	bl	13d00 <gcry_strdup@plt>
   4d28c:	subs	r3, r0, #0
   4d290:	str	r3, [sp, #12]
   4d294:	bne	4d2c0 <ftello64@plt+0x3956c>
   4d298:	mvn	r4, #10
   4d29c:	ldr	r3, [sp, #4]
   4d2a0:	str	r4, [r3, #16]
   4d2a4:	b	4d0cc <ftello64@plt+0x39378>
   4d2a8:	ldr	r3, [sp, #12]
   4d2ac:	cmp	r3, #0
   4d2b0:	beq	4d274 <ftello64@plt+0x39520>
   4d2b4:	ldr	r3, [sp, #12]
   4d2b8:	ldr	r2, [sp, #20]
   4d2bc:	strb	r2, [r3, r8]
   4d2c0:	ldr	r4, [sp, #12]
   4d2c4:	mov	r0, r4
   4d2c8:	bl	493b4 <ftello64@plt+0x35660>
   4d2cc:	ldrb	r3, [r4]
   4d2d0:	cmp	r3, #34	; 0x22
   4d2d4:	beq	4d5c8 <ftello64@plt+0x39874>
   4d2d8:	mov	r2, r4
   4d2dc:	ldr	r4, [sp, #4]
   4d2e0:	ldr	r1, [r6, #8]
   4d2e4:	mov	r0, r4
   4d2e8:	bl	4b7e4 <ftello64@plt+0x37a90>
   4d2ec:	cmp	r0, #0
   4d2f0:	beq	4d5b4 <ftello64@plt+0x39860>
   4d2f4:	ldr	r4, [r4, #16]
   4d2f8:	b	4d0cc <ftello64@plt+0x39378>
   4d2fc:	mov	r0, #150	; 0x96
   4d300:	bl	13214 <gcry_malloc@plt>
   4d304:	subs	r7, r0, #0
   4d308:	str	r7, [sp, #12]
   4d30c:	beq	4d298 <ftello64@plt+0x39544>
   4d310:	mov	r2, r8
   4d314:	add	r1, sp, #44	; 0x2c
   4d318:	mov	r0, r7
   4d31c:	bl	133e8 <memcpy@plt>
   4d320:	mov	r3, #150	; 0x96
   4d324:	add	r8, r8, #1
   4d328:	str	r3, [sp, #16]
   4d32c:	strb	r9, [r7, r5]
   4d330:	b	4cd3c <ftello64@plt+0x38fe8>
   4d334:	ldr	r3, [r4, #8]
   4d338:	ldr	r2, [sp, #4]
   4d33c:	tst	r3, #64	; 0x40
   4d340:	moveq	r6, r5
   4d344:	str	r8, [r2, #16]
   4d348:	moveq	r4, #3
   4d34c:	mov	r8, r5
   4d350:	beq	4cd3c <ftello64@plt+0x38fe8>
   4d354:	mov	r6, r8
   4d358:	mov	r4, #1
   4d35c:	b	4cd3c <ftello64@plt+0x38fe8>
   4d360:	ldr	r3, [sp, #8]
   4d364:	ldr	r6, [r3, #8]
   4d368:	ldr	r3, [sp, #4]
   4d36c:	tst	r6, #64	; 0x40
   4d370:	str	r8, [r3, #16]
   4d374:	bne	4d354 <ftello64@plt+0x39600>
   4d378:	add	r8, sp, #44	; 0x2c
   4d37c:	mov	r0, r8
   4d380:	ldr	r1, [pc, #864]	; 4d6e8 <ftello64@plt+0x39994>
   4d384:	bl	1328c <strcmp@plt>
   4d388:	cmp	r0, #0
   4d38c:	beq	4d588 <ftello64@plt+0x39834>
   4d390:	ldr	r1, [pc, #840]	; 4d6e0 <ftello64@plt+0x3998c>
   4d394:	mov	r0, r8
   4d398:	bl	1328c <strcmp@plt>
   4d39c:	subs	r4, r0, #0
   4d3a0:	bne	4d614 <ftello64@plt+0x398c0>
   4d3a4:	ldr	r0, [sp]
   4d3a8:	bl	13cc4 <getc@plt>
   4d3ac:	ldr	r8, [r7]
   4d3b0:	str	r4, [sp, #28]
   4d3b4:	cmn	r0, #1
   4d3b8:	cmpne	r0, #10
   4d3bc:	moveq	r3, #1
   4d3c0:	movne	r3, #0
   4d3c4:	cmp	r3, #0
   4d3c8:	mov	r6, r0
   4d3cc:	movne	r6, #10
   4d3d0:	movne	r3, #1
   4d3d4:	moveq	r3, #0
   4d3d8:	str	r3, [sp, #24]
   4d3dc:	lsl	r3, r6, #1
   4d3e0:	bics	r2, r6, #127	; 0x7f
   4d3e4:	ldrh	r3, [r8, r3]
   4d3e8:	and	r3, r3, #8192	; 0x2000
   4d3ec:	bne	4d564 <ftello64@plt+0x39810>
   4d3f0:	cmp	r3, #0
   4d3f4:	bne	4d4a8 <ftello64@plt+0x39754>
   4d3f8:	mov	r3, #1
   4d3fc:	ldr	r4, [sp, #24]
   4d400:	mov	r8, r3
   4d404:	mov	r0, r6
   4d408:	add	r3, sp, #248	; 0xf8
   4d40c:	add	r2, r3, r2
   4d410:	cmp	r4, #0
   4d414:	strb	r0, [r2, #-104]	; 0xffffff98
   4d418:	bne	4d6c0 <ftello64@plt+0x3996c>
   4d41c:	ldr	r0, [sp]
   4d420:	bl	13cc4 <getc@plt>
   4d424:	cmn	r0, #1
   4d428:	cmpne	r0, #10
   4d42c:	bne	4d6b8 <ftello64@plt+0x39964>
   4d430:	mov	r3, #20
   4d434:	mov	r4, #1
   4d438:	mov	r0, #10
   4d43c:	ldr	r2, [r7]
   4d440:	ldrh	r3, [r2, r3]
   4d444:	tst	r3, #8192	; 0x2000
   4d448:	bne	4d4dc <ftello64@plt+0x39788>
   4d44c:	cmp	r8, #98	; 0x62
   4d450:	ble	4d6ac <ftello64@plt+0x39958>
   4d454:	cmp	r4, #0
   4d458:	mov	r9, r4
   4d45c:	bne	4d6c0 <ftello64@plt+0x3996c>
   4d460:	ldr	r0, [sp]
   4d464:	bl	13cc4 <getc@plt>
   4d468:	cmn	r0, #1
   4d46c:	cmpne	r0, #10
   4d470:	mov	r6, r0
   4d474:	bne	4d600 <ftello64@plt+0x398ac>
   4d478:	mov	r6, #10
   4d47c:	mov	r3, #20
   4d480:	mov	r0, r6
   4d484:	mov	r2, #1
   4d488:	str	r2, [sp, #24]
   4d48c:	ldr	r8, [r7]
   4d490:	ldrh	r3, [r8, r3]
   4d494:	tst	r3, #8192	; 0x2000
   4d498:	beq	4d674 <ftello64@plt+0x39920>
   4d49c:	bics	r3, r0, #127	; 0x7f
   4d4a0:	mov	r6, r0
   4d4a4:	bne	4d4f0 <ftello64@plt+0x3979c>
   4d4a8:	ldr	r3, [sp, #24]
   4d4ac:	cmp	r3, #0
   4d4b0:	bne	4d6c0 <ftello64@plt+0x3996c>
   4d4b4:	ldr	r0, [sp]
   4d4b8:	bl	13cc4 <getc@plt>
   4d4bc:	ldr	r8, [r7]
   4d4c0:	cmn	r0, #1
   4d4c4:	cmpne	r0, #10
   4d4c8:	moveq	r3, #1
   4d4cc:	mov	r6, r0
   4d4d0:	streq	r3, [sp, #24]
   4d4d4:	moveq	r6, #10
   4d4d8:	b	4d3dc <ftello64@plt+0x39688>
   4d4dc:	mov	r3, r8
   4d4e0:	mov	r6, r0
   4d4e4:	mov	r8, r2
   4d4e8:	mov	r9, r3
   4d4ec:	str	r4, [sp, #24]
   4d4f0:	ldr	r3, [sp, #4]
   4d4f4:	ldr	r4, [r3, #52]	; 0x34
   4d4f8:	add	r3, sp, #248	; 0xf8
   4d4fc:	add	r2, r3, r9
   4d500:	cmp	r4, #0
   4d504:	mov	r3, #0
   4d508:	strb	r3, [r2, #-104]	; 0xffffff98
   4d50c:	beq	4d530 <ftello64@plt+0x397dc>
   4d510:	add	r1, sp, #144	; 0x90
   4d514:	add	r0, r4, #4
   4d518:	bl	1328c <strcmp@plt>
   4d51c:	cmp	r0, #0
   4d520:	beq	4d3dc <ftello64@plt+0x39688>
   4d524:	ldr	r4, [r4]
   4d528:	cmp	r4, #0
   4d52c:	bne	4d510 <ftello64@plt+0x397bc>
   4d530:	add	r0, r9, #8
   4d534:	bl	13214 <gcry_malloc@plt>
   4d538:	subs	r8, r0, #0
   4d53c:	beq	4d298 <ftello64@plt+0x39544>
   4d540:	add	r0, r8, #4
   4d544:	add	r1, sp, #144	; 0x90
   4d548:	bl	135e0 <strcpy@plt>
   4d54c:	ldr	r2, [sp, #4]
   4d550:	ldr	r3, [r2, #52]	; 0x34
   4d554:	str	r8, [r2, #52]	; 0x34
   4d558:	str	r3, [r8]
   4d55c:	ldr	r8, [r7]
   4d560:	b	4d3dc <ftello64@plt+0x39688>
   4d564:	cmp	r3, #0
   4d568:	movne	r9, #0
   4d56c:	bne	4d4f0 <ftello64@plt+0x3979c>
   4d570:	mov	r2, r3
   4d574:	mov	r3, #1
   4d578:	ldr	r4, [sp, #24]
   4d57c:	mov	r8, r3
   4d580:	mov	r0, r6
   4d584:	b	4d408 <ftello64@plt+0x396b4>
   4d588:	mov	r3, #1
   4d58c:	mov	r6, r5
   4d590:	mov	r8, r5
   4d594:	str	r3, [sp, #20]
   4d598:	mov	r4, #3
   4d59c:	b	4cd3c <ftello64@plt+0x38fe8>
   4d5a0:	tst	r2, #8
   4d5a4:	beq	4d244 <ftello64@plt+0x394f0>
   4d5a8:	ldr	r3, [sp, #4]
   4d5ac:	str	r1, [r3, #20]
   4d5b0:	b	4d0cc <ftello64@plt+0x39378>
   4d5b4:	ldr	r0, [sp, #12]
   4d5b8:	bl	13448 <gcry_free@plt>
   4d5bc:	ldr	r3, [sp, #4]
   4d5c0:	ldr	r4, [r3, #16]
   4d5c4:	b	4d0cc <ftello64@plt+0x39378>
   4d5c8:	ldr	r5, [sp, #12]
   4d5cc:	add	r4, r5, #1
   4d5d0:	ldrb	r3, [r5, #1]
   4d5d4:	cmp	r3, #0
   4d5d8:	beq	4d2d8 <ftello64@plt+0x39584>
   4d5dc:	mov	r0, r4
   4d5e0:	bl	13814 <strlen@plt>
   4d5e4:	ldrb	r3, [r5, r0]
   4d5e8:	cmp	r3, #34	; 0x22
   4d5ec:	moveq	r3, #0
   4d5f0:	ldreq	r2, [sp, #12]
   4d5f4:	strbeq	r3, [r2, r0]
   4d5f8:	b	4d2d8 <ftello64@plt+0x39584>
   4d5fc:	mov	r6, r0
   4d600:	mov	r2, #0
   4d604:	lsl	r3, r6, #1
   4d608:	str	r2, [sp, #24]
   4d60c:	mov	r0, r6
   4d610:	b	4d48c <ftello64@plt+0x39738>
   4d614:	ldr	r3, [sp, #4]
   4d618:	ldr	r4, [r3, #52]	; 0x34
   4d61c:	cmp	r4, #0
   4d620:	beq	4d644 <ftello64@plt+0x398f0>
   4d624:	mov	r1, r8
   4d628:	add	r0, r4, #4
   4d62c:	bl	1328c <strcmp@plt>
   4d630:	cmp	r0, #0
   4d634:	beq	4cf60 <ftello64@plt+0x3920c>
   4d638:	ldr	r4, [r4]
   4d63c:	cmp	r4, #0
   4d640:	bne	4d624 <ftello64@plt+0x398d0>
   4d644:	ldr	r2, [sp, #4]
   4d648:	tst	r6, #128	; 0x80
   4d64c:	mvnne	r3, #6
   4d650:	mvneq	r3, #1
   4d654:	mov	r6, r5
   4d658:	str	r3, [r2, #16]
   4d65c:	mov	r8, r5
   4d660:	mvn	r4, #0
   4d664:	b	4cd3c <ftello64@plt+0x38fe8>
   4d668:	ldr	r0, [sp, #12]
   4d66c:	bl	13448 <gcry_free@plt>
   4d670:	b	4d298 <ftello64@plt+0x39544>
   4d674:	ldr	r3, [sp, #24]
   4d678:	cmp	r3, #0
   4d67c:	bne	4d6c0 <ftello64@plt+0x3996c>
   4d680:	ldr	r0, [sp]
   4d684:	bl	13cc4 <getc@plt>
   4d688:	mov	r3, #1
   4d68c:	str	r3, [sp, #24]
   4d690:	mov	r3, #20
   4d694:	cmn	r0, #1
   4d698:	cmpne	r0, #10
   4d69c:	bne	4d5fc <ftello64@plt+0x398a8>
   4d6a0:	mov	r0, #10
   4d6a4:	b	4d48c <ftello64@plt+0x39738>
   4d6a8:	bl	134b4 <__stack_chk_fail@plt>
   4d6ac:	mov	r2, r8
   4d6b0:	add	r8, r8, #1
   4d6b4:	b	4d408 <ftello64@plt+0x396b4>
   4d6b8:	lsl	r3, r0, #1
   4d6bc:	b	4d43c <ftello64@plt+0x396e8>
   4d6c0:	ldr	r3, [fp]
   4d6c4:	ldr	r4, [sp, #28]
   4d6c8:	add	r3, r3, #1
   4d6cc:	mov	r6, r5
   4d6d0:	str	r3, [fp]
   4d6d4:	mov	r8, #0
   4d6d8:	b	4cd3c <ftello64@plt+0x38fe8>
   4d6dc:	andeq	r6, r7, r8, ror #19
   4d6e0:	andeq	r4, r6, r4, lsl #2
   4d6e4:	andeq	r4, r6, ip, lsl r1
   4d6e8:	andeq	r4, r6, r0, lsr #2
   4d6ec:	push	{r4, r5, r6, lr}
   4d6f0:	subs	r4, r0, #0
   4d6f4:	sub	sp, sp, #16
   4d6f8:	beq	4d714 <ftello64@plt+0x399c0>
   4d6fc:	cmp	r4, #1
   4d700:	beq	4d7ec <ftello64@plt+0x39a98>
   4d704:	cmp	r4, #2
   4d708:	beq	4d770 <ftello64@plt+0x39a1c>
   4d70c:	add	sp, sp, #16
   4d710:	pop	{r4, r5, r6, pc}
   4d714:	mov	r0, #11
   4d718:	bl	4ba40 <ftello64@plt+0x37cec>
   4d71c:	mov	r5, r0
   4d720:	mov	r0, #13
   4d724:	bl	4ba40 <ftello64@plt+0x37cec>
   4d728:	mov	r6, r0
   4d72c:	mov	r0, #14
   4d730:	bl	4ba40 <ftello64@plt+0x37cec>
   4d734:	ldr	ip, [pc, #240]	; 4d82c <ftello64@plt+0x39ad8>
   4d738:	ldr	r2, [pc, #240]	; 4d830 <ftello64@plt+0x39adc>
   4d73c:	mov	r3, r6
   4d740:	str	r2, [sp]
   4d744:	mov	r1, r5
   4d748:	str	r4, [sp, #12]
   4d74c:	str	ip, [sp, #8]
   4d750:	ldr	r2, [pc, #220]	; 4d834 <ftello64@plt+0x39ae0>
   4d754:	str	r0, [sp, #4]
   4d758:	mov	r0, #1
   4d75c:	bl	4b90c <ftello64@plt+0x37bb8>
   4d760:	mov	r0, #1
   4d764:	add	sp, sp, #16
   4d768:	pop	{r4, r5, r6, lr}
   4d76c:	b	4b9ec <ftello64@plt+0x37c98>
   4d770:	mov	r0, #42	; 0x2a
   4d774:	bl	4ba40 <ftello64@plt+0x37cec>
   4d778:	cmp	r0, #0
   4d77c:	beq	4d78c <ftello64@plt+0x39a38>
   4d780:	ldrb	r3, [r0]
   4d784:	cmp	r3, #49	; 0x31
   4d788:	beq	4d7b0 <ftello64@plt+0x39a5c>
   4d78c:	mov	r0, #41	; 0x29
   4d790:	bl	4ba40 <ftello64@plt+0x37cec>
   4d794:	mov	r3, #0
   4d798:	ldr	r2, [pc, #140]	; 4d82c <ftello64@plt+0x39ad8>
   4d79c:	mov	r1, r0
   4d7a0:	mov	r0, r3
   4d7a4:	bl	4b90c <ftello64@plt+0x37bb8>
   4d7a8:	mov	r0, #0
   4d7ac:	bl	137b4 <exit@plt>
   4d7b0:	mov	r0, #40	; 0x28
   4d7b4:	bl	4ba40 <ftello64@plt+0x37cec>
   4d7b8:	mov	r2, #0
   4d7bc:	mov	r4, r0
   4d7c0:	mov	r1, r0
   4d7c4:	mov	r0, #1
   4d7c8:	bl	4b90c <ftello64@plt+0x37bb8>
   4d7cc:	ldrb	r3, [r4]
   4d7d0:	cmp	r3, #0
   4d7d4:	beq	4d78c <ftello64@plt+0x39a38>
   4d7d8:	mov	r2, #0
   4d7dc:	ldr	r1, [pc, #72]	; 4d82c <ftello64@plt+0x39ad8>
   4d7e0:	mov	r0, #1
   4d7e4:	bl	4b90c <ftello64@plt+0x37bb8>
   4d7e8:	b	4d78c <ftello64@plt+0x39a38>
   4d7ec:	mov	r0, #40	; 0x28
   4d7f0:	bl	4ba40 <ftello64@plt+0x37cec>
   4d7f4:	mov	r2, #0
   4d7f8:	mov	r5, r0
   4d7fc:	mov	r1, r0
   4d800:	mov	r0, r4
   4d804:	bl	4b90c <ftello64@plt+0x37bb8>
   4d808:	ldrb	r3, [r5]
   4d80c:	cmp	r3, #0
   4d810:	beq	4d824 <ftello64@plt+0x39ad0>
   4d814:	mov	r0, r4
   4d818:	mov	r2, #0
   4d81c:	ldr	r1, [pc, #8]	; 4d82c <ftello64@plt+0x39ad8>
   4d820:	bl	4b90c <ftello64@plt+0x37bb8>
   4d824:	mov	r0, #2
   4d828:	bl	137b4 <exit@plt>
   4d82c:	andeq	r5, r6, r8, asr #18
   4d830:	andeq	r4, r6, r8, lsr #2
   4d834:			; <UNDEFINED> instruction: 0x0005f4b8
   4d838:	ldr	r3, [pc, #4]	; 4d844 <ftello64@plt+0x39af0>
   4d83c:	str	r0, [r3, #4]
   4d840:	bx	lr
   4d844:	andeq	r7, r7, ip, ror pc
   4d848:	push	{r4, lr}
   4d84c:	mov	r4, r0
   4d850:	ldr	r0, [r0]
   4d854:	cmp	r0, #2
   4d858:	cmnne	r0, #1
   4d85c:	bne	4d87c <ftello64@plt+0x39b28>
   4d860:	mov	r0, r4
   4d864:	bl	13448 <gcry_free@plt>
   4d868:	ldr	r3, [pc, #20]	; 4d884 <ftello64@plt+0x39b30>
   4d86c:	mvn	r2, #0
   4d870:	mov	r0, #0
   4d874:	str	r2, [r3]
   4d878:	pop	{r4, pc}
   4d87c:	bl	13ce8 <close@plt>
   4d880:	b	4d860 <ftello64@plt+0x39b0c>
   4d884:	strdeq	r7, [r7], -r4
   4d888:	push	{r4, r5, r6, r7, r8, r9, lr}
   4d88c:	mov	r6, r0
   4d890:	ldr	r7, [pc, #504]	; 4da90 <ftello64@plt+0x39d3c>
   4d894:	sub	sp, sp, #28
   4d898:	mov	r4, r1
   4d89c:	ldr	r3, [r7]
   4d8a0:	cmp	r3, #0
   4d8a4:	beq	4d8cc <ftello64@plt+0x39b78>
   4d8a8:	mov	r0, #2
   4d8ac:	bl	13790 <_gpgrt_get_std_stream@plt>
   4d8b0:	ldr	r3, [r7]
   4d8b4:	cmp	r3, r0
   4d8b8:	beq	4d8c4 <ftello64@plt+0x39b70>
   4d8bc:	mov	r0, r3
   4d8c0:	bl	1364c <gpgrt_fclose@plt>
   4d8c4:	mov	r3, #0
   4d8c8:	str	r3, [r7]
   4d8cc:	cmp	r6, #0
   4d8d0:	beq	4da58 <ftello64@plt+0x39d04>
   4d8d4:	ldr	r1, [pc, #440]	; 4da94 <ftello64@plt+0x39d40>
   4d8d8:	mov	r0, r6
   4d8dc:	bl	1328c <strcmp@plt>
   4d8e0:	cmp	r0, #0
   4d8e4:	beq	4da48 <ftello64@plt+0x39cf4>
   4d8e8:	mov	r2, #6
   4d8ec:	ldr	r1, [pc, #420]	; 4da98 <ftello64@plt+0x39d44>
   4d8f0:	mov	r0, r6
   4d8f4:	bl	13cac <strncmp@plt>
   4d8f8:	mov	r4, r0
   4d8fc:	mov	r0, r6
   4d900:	bl	13814 <strlen@plt>
   4d904:	cmp	r4, #0
   4d908:	add	r4, r0, #20
   4d90c:	bne	4d9c0 <ftello64@plt+0x39c6c>
   4d910:	ldrb	r3, [r6, #6]
   4d914:	cmp	r3, #0
   4d918:	beq	4d9c0 <ftello64@plt+0x39c6c>
   4d91c:	mov	r8, #1
   4d920:	mov	r0, r4
   4d924:	bl	131cc <gcry_xmalloc@plt>
   4d928:	mov	r1, r6
   4d92c:	mvn	r4, #0
   4d930:	mov	r5, r0
   4d934:	add	r0, r0, #16
   4d938:	bl	135e0 <strcpy@plt>
   4d93c:	mov	r3, #0
   4d940:	str	r3, [r5, #12]
   4d944:	stmib	r5, {r3, r8}
   4d948:	str	r4, [r5]
   4d94c:	ldr	r1, [pc, #328]	; 4da9c <ftello64@plt+0x39d48>
   4d950:	mov	r2, #0
   4d954:	str	r1, [sp, #20]
   4d958:	add	r1, sp, #24
   4d95c:	str	r2, [sp, #16]
   4d960:	ldmdb	r1, {r0, r1}
   4d964:	ldr	ip, [pc, #308]	; 4daa0 <ftello64@plt+0x39d4c>
   4d968:	str	r2, [sp, #8]
   4d96c:	add	r3, sp, #8
   4d970:	ldr	r2, [pc, #300]	; 4daa4 <ftello64@plt+0x39d50>
   4d974:	stm	sp, {r0, r1}
   4d978:	str	r2, [sp, #12]
   4d97c:	mov	r0, r5
   4d980:	ldm	r3, {r2, r3}
   4d984:	ldr	r1, [pc, #284]	; 4daa8 <ftello64@plt+0x39d54>
   4d988:	str	r4, [ip]
   4d98c:	bl	13b5c <gpgrt_fopencookie@plt>
   4d990:	subs	r4, r0, #0
   4d994:	beq	4da80 <ftello64@plt+0x39d2c>
   4d998:	mov	r3, #0
   4d99c:	mov	r1, r3
   4d9a0:	mov	r2, #1
   4d9a4:	mov	r0, r4
   4d9a8:	bl	13658 <gpgrt_setvbuf@plt>
   4d9ac:	mov	r3, #0
   4d9b0:	stm	r7, {r4, r8}
   4d9b4:	str	r3, [r7, #8]
   4d9b8:	add	sp, sp, #28
   4d9bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4d9c0:	mov	r2, #9
   4d9c4:	ldr	r1, [pc, #224]	; 4daac <ftello64@plt+0x39d58>
   4d9c8:	mov	r0, r6
   4d9cc:	bl	13cac <strncmp@plt>
   4d9d0:	cmp	r0, #0
   4d9d4:	moveq	r8, #2
   4d9d8:	beq	4d920 <ftello64@plt+0x39bcc>
   4d9dc:	mov	r0, r4
   4d9e0:	bl	131cc <gcry_xmalloc@plt>
   4d9e4:	mov	r1, r6
   4d9e8:	ldr	r9, [pc, #192]	; 4dab0 <ftello64@plt+0x39d5c>
   4d9ec:	ldr	r8, [pc, #192]	; 4dab4 <ftello64@plt+0x39d60>
   4d9f0:	mov	r5, r0
   4d9f4:	add	r0, r0, #16
   4d9f8:	bl	135e0 <strcpy@plt>
   4d9fc:	mov	r3, #0
   4da00:	str	r3, [r5, #4]
   4da04:	str	r3, [r5, #12]
   4da08:	str	r3, [r5, #8]
   4da0c:	b	4da20 <ftello64@plt+0x39ccc>
   4da10:	bl	138b0 <__errno_location@plt>
   4da14:	ldr	r3, [r0]
   4da18:	cmp	r3, #4
   4da1c:	bne	4da40 <ftello64@plt+0x39cec>
   4da20:	mov	r2, r9
   4da24:	mov	r1, r8
   4da28:	mov	r0, r6
   4da2c:	bl	13670 <open64@plt>
   4da30:	cmn	r0, #1
   4da34:	mov	r4, r0
   4da38:	str	r0, [r5]
   4da3c:	beq	4da10 <ftello64@plt+0x39cbc>
   4da40:	mov	r8, #0
   4da44:	b	4d94c <ftello64@plt+0x39bf8>
   4da48:	mov	r0, #2
   4da4c:	bl	13790 <_gpgrt_get_std_stream@plt>
   4da50:	bl	13cd0 <gpgrt_fileno@plt>
   4da54:	mov	r4, r0
   4da58:	mov	r0, #20
   4da5c:	bl	131cc <gcry_xmalloc@plt>
   4da60:	mov	r8, #0
   4da64:	mov	r5, r0
   4da68:	str	r4, [r0]
   4da6c:	strb	r8, [r0, #16]
   4da70:	str	r8, [r0, #4]
   4da74:	str	r8, [r0, #12]
   4da78:	str	r8, [r0, #8]
   4da7c:	b	4d94c <ftello64@plt+0x39bf8>
   4da80:	mov	r0, #2
   4da84:	bl	13790 <_gpgrt_get_std_stream@plt>
   4da88:	mov	r4, r0
   4da8c:	b	4d998 <ftello64@plt+0x39c44>
   4da90:	andeq	r7, r7, r4, lsl #31
   4da94:	ldrdeq	pc, [r5], -r4
   4da98:	andeq	r4, r6, r4, asr #2
   4da9c:	andeq	sp, r4, r8, asr #16
   4daa0:	strdeq	r7, [r7], -r4
   4daa4:			; <UNDEFINED> instruction: 0x0004e1b4
   4daa8:	andeq	sp, r5, r8, lsr #10
   4daac:	andeq	r4, r6, ip, asr #2
   4dab0:			; <UNDEFINED> instruction: 0x000001b6
   4dab4:	andeq	r0, r0, r1, asr #8
   4dab8:	push	{r4, r5, r6, r7, r8, r9, lr}
   4dabc:	sub	sp, sp, #28
   4dac0:	ldr	r6, [pc, #688]	; 4dd78 <ftello64@plt+0x3a024>
   4dac4:	cmp	r0, #1
   4dac8:	ldr	r3, [r6]
   4dacc:	str	r3, [sp, #20]
   4dad0:	beq	4dba8 <ftello64@plt+0x39e54>
   4dad4:	ldr	r4, [pc, #672]	; 4dd7c <ftello64@plt+0x3a028>
   4dad8:	mov	r5, r0
   4dadc:	mov	r7, r1
   4dae0:	ldr	r3, [r4, #12]
   4dae4:	ldr	r0, [r4, #4]
   4dae8:	cmp	r3, #0
   4daec:	bne	4dbc0 <ftello64@plt+0x39e6c>
   4daf0:	ldr	r3, [r4, #16]
   4daf4:	orrs	r0, r0, r3
   4daf8:	bne	4dd58 <ftello64@plt+0x3a004>
   4dafc:	ldr	r3, [r4, #100]	; 0x64
   4db00:	orrs	r3, r0, r3
   4db04:	bne	4dbe8 <ftello64@plt+0x39e94>
   4db08:	ldr	r3, [r4, #12]
   4db0c:	cmp	r3, #0
   4db10:	beq	4dc40 <ftello64@plt+0x39eec>
   4db14:	cmp	r7, #0
   4db18:	bne	4db70 <ftello64@plt+0x39e1c>
   4db1c:	ldr	r2, [r4, #16]
   4db20:	ldr	r3, [r4, #12]
   4db24:	ldr	r1, [r4, #100]	; 0x64
   4db28:	orr	r3, r3, r2
   4db2c:	ldr	r2, [r4, #4]
   4db30:	orr	r3, r3, r1
   4db34:	orrs	r3, r3, r2
   4db38:	beq	4db70 <ftello64@plt+0x39e1c>
   4db3c:	ldr	r1, [r4]
   4db40:	ldrb	r3, [r1, #2]
   4db44:	tst	r3, #1
   4db48:	beq	4dca4 <ftello64@plt+0x39f50>
   4db4c:	ldr	r3, [r1, #16]
   4db50:	ldr	r2, [r1, #8]
   4db54:	cmp	r3, r2
   4db58:	bcs	4dca4 <ftello64@plt+0x39f50>
   4db5c:	ldr	r2, [r1, #4]
   4db60:	add	r0, r3, #1
   4db64:	str	r0, [r1, #16]
   4db68:	mov	r1, #32
   4db6c:	strb	r1, [r2, r3]
   4db70:	cmp	r5, #7
   4db74:	ldrls	pc, [pc, r5, lsl #2]
   4db78:	b	4dd64 <ftello64@plt+0x3a010>
   4db7c:	andeq	sp, r4, r8, lsr #23
   4db80:	andeq	sp, r4, r8, lsr #23
   4db84:	andeq	sp, r4, r8, lsr #23
   4db88:	andeq	sp, r4, r8, lsr #23
   4db8c:	andeq	sp, r4, r8, lsr #23
   4db90:	andeq	sp, r4, r4, lsl #25
   4db94:	muleq	r4, r4, ip
   4db98:	muleq	r4, ip, fp
   4db9c:	ldr	r1, [r4]
   4dba0:	ldr	r0, [pc, #472]	; 4dd80 <ftello64@plt+0x3a02c>
   4dba4:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dba8:	ldr	r2, [sp, #20]
   4dbac:	ldr	r3, [r6]
   4dbb0:	cmp	r2, r3
   4dbb4:	bne	4dd60 <ftello64@plt+0x3a00c>
   4dbb8:	add	sp, sp, #28
   4dbbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4dbc0:	cmp	r0, #0
   4dbc4:	ldr	r8, [r4]
   4dbc8:	beq	4dcf4 <ftello64@plt+0x39fa0>
   4dbcc:	mov	r1, r8
   4dbd0:	ldr	r0, [pc, #428]	; 4dd84 <ftello64@plt+0x3a030>
   4dbd4:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dbd8:	ldr	r0, [r4, #4]
   4dbdc:	ldr	r3, [r4, #100]	; 0x64
   4dbe0:	orrs	r3, r0, r3
   4dbe4:	beq	4db08 <ftello64@plt+0x39db4>
   4dbe8:	ldr	r3, [r4, #104]	; 0x68
   4dbec:	cmp	r3, #0
   4dbf0:	beq	4dcd8 <ftello64@plt+0x39f84>
   4dbf4:	add	r0, sp, #16
   4dbf8:	blx	r3
   4dbfc:	cmp	r0, #0
   4dc00:	beq	4dcd8 <ftello64@plt+0x39f84>
   4dc04:	ldr	r1, [pc, #380]	; 4dd88 <ftello64@plt+0x3a034>
   4dc08:	cmp	r0, #1
   4dc0c:	ldr	r8, [pc, #376]	; 4dd8c <ftello64@plt+0x3a038>
   4dc10:	ldr	r9, [r4]
   4dc14:	movne	r8, r1
   4dc18:	bl	137a8 <getpid@plt>
   4dc1c:	mov	r1, r8
   4dc20:	ldr	r3, [sp, #16]
   4dc24:	mov	r2, r0
   4dc28:	mov	r0, r9
   4dc2c:	bl	137f0 <gpgrt_fprintf_unlocked@plt>
   4dc30:	ldr	r3, [r4, #12]
   4dc34:	cmp	r3, #0
   4dc38:	bne	4dcb0 <ftello64@plt+0x39f5c>
   4dc3c:	ldr	r3, [r4, #100]	; 0x64
   4dc40:	ldr	r2, [r4, #16]
   4dc44:	orrs	r3, r3, r2
   4dc48:	beq	4dcb0 <ftello64@plt+0x39f5c>
   4dc4c:	ldr	r1, [r4]
   4dc50:	ldrb	r3, [r1, #2]
   4dc54:	tst	r3, #1
   4dc58:	beq	4dccc <ftello64@plt+0x39f78>
   4dc5c:	ldr	r3, [r1, #16]
   4dc60:	ldr	r2, [r1, #8]
   4dc64:	cmp	r3, r2
   4dc68:	bcs	4dccc <ftello64@plt+0x39f78>
   4dc6c:	ldr	r2, [r1, #4]
   4dc70:	add	r0, r3, #1
   4dc74:	str	r0, [r1, #16]
   4dc78:	mov	r1, #58	; 0x3a
   4dc7c:	strb	r1, [r2, r3]
   4dc80:	b	4db14 <ftello64@plt+0x39dc0>
   4dc84:	ldr	r1, [r4]
   4dc88:	ldr	r0, [pc, #256]	; 4dd90 <ftello64@plt+0x3a03c>
   4dc8c:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dc90:	b	4dba8 <ftello64@plt+0x39e54>
   4dc94:	ldr	r1, [r4]
   4dc98:	ldr	r0, [pc, #244]	; 4dd94 <ftello64@plt+0x3a040>
   4dc9c:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dca0:	b	4dba8 <ftello64@plt+0x39e54>
   4dca4:	mov	r0, #32
   4dca8:	bl	13388 <_gpgrt_putc_overflow@plt>
   4dcac:	b	4db70 <ftello64@plt+0x39e1c>
   4dcb0:	ldr	r3, [r4, #4]
   4dcb4:	cmp	r3, #0
   4dcb8:	beq	4db14 <ftello64@plt+0x39dc0>
   4dcbc:	ldr	r1, [r4]
   4dcc0:	ldrb	r3, [r1, #2]
   4dcc4:	tst	r3, #1
   4dcc8:	bne	4dc5c <ftello64@plt+0x39f08>
   4dccc:	mov	r0, #58	; 0x3a
   4dcd0:	bl	13388 <_gpgrt_putc_overflow@plt>
   4dcd4:	b	4db14 <ftello64@plt+0x39dc0>
   4dcd8:	ldr	r8, [r4]
   4dcdc:	bl	137a8 <getpid@plt>
   4dce0:	ldr	r1, [pc, #176]	; 4dd98 <ftello64@plt+0x3a044>
   4dce4:	mov	r2, r0
   4dce8:	mov	r0, r8
   4dcec:	bl	137f0 <gpgrt_fprintf_unlocked@plt>
   4dcf0:	b	4dc30 <ftello64@plt+0x39edc>
   4dcf4:	bl	13424 <time@plt>
   4dcf8:	str	r0, [sp, #16]
   4dcfc:	add	r0, sp, #16
   4dd00:	bl	13730 <localtime@plt>
   4dd04:	mov	r1, r0
   4dd08:	mov	r0, r8
   4dd0c:	ldr	ip, [r1]
   4dd10:	ldr	r3, [r1, #16]
   4dd14:	ldr	r2, [r1, #20]
   4dd18:	str	ip, [sp, #12]
   4dd1c:	ldr	ip, [r1, #4]
   4dd20:	add	r2, r2, #1888	; 0x760
   4dd24:	str	ip, [sp, #8]
   4dd28:	ldr	ip, [r1, #8]
   4dd2c:	add	r3, r3, #1
   4dd30:	str	ip, [sp, #4]
   4dd34:	ldr	r1, [r1, #12]
   4dd38:	add	r2, r2, #12
   4dd3c:	str	r1, [sp]
   4dd40:	ldr	r1, [pc, #84]	; 4dd9c <ftello64@plt+0x3a048>
   4dd44:	bl	137f0 <gpgrt_fprintf_unlocked@plt>
   4dd48:	ldr	r0, [r4, #4]
   4dd4c:	ldr	r3, [r4, #16]
   4dd50:	orrs	r0, r0, r3
   4dd54:	beq	4dafc <ftello64@plt+0x39da8>
   4dd58:	ldr	r8, [r4]
   4dd5c:	b	4dbcc <ftello64@plt+0x39e78>
   4dd60:	bl	134b4 <__stack_chk_fail@plt>
   4dd64:	mov	r2, r5
   4dd68:	ldr	r0, [r4]
   4dd6c:	ldr	r1, [pc, #44]	; 4dda0 <ftello64@plt+0x3a04c>
   4dd70:	bl	137f0 <gpgrt_fprintf_unlocked@plt>
   4dd74:	b	4dba8 <ftello64@plt+0x39e54>
   4dd78:	andeq	r6, r7, r8, ror #19
   4dd7c:	andeq	r7, r7, r4, lsl #31
   4dd80:			; <UNDEFINED> instruction: 0x000641b0
   4dd84:	muleq	r7, r8, pc	; <UNPREDICTABLE>
   4dd88:	andeq	r4, r6, r4, ror #2
   4dd8c:	andeq	r4, r6, r8, asr r1
   4dd90:	muleq	r6, r8, r1
   4dd94:	andeq	r4, r6, r0, lsr #3
   4dd98:	muleq	r6, r0, r1
   4dd9c:	andeq	r4, r6, r0, ror r1
   4dda0:			; <UNDEFINED> instruction: 0x000641b8
   4dda4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dda8:	sub	sp, sp, #20
   4ddac:	mov	r5, r3
   4ddb0:	ldr	r8, [sp, #56]	; 0x38
   4ddb4:	ldr	r4, [pc, #868]	; 4e120 <ftello64@plt+0x3a3cc>
   4ddb8:	cmp	r8, #0
   4ddbc:	mov	sl, r0
   4ddc0:	ldrbne	r3, [r8]
   4ddc4:	ldr	r0, [r4]
   4ddc8:	streq	r8, [sp, #12]
   4ddcc:	subne	r3, r3, #8
   4ddd0:	clzne	r3, r3
   4ddd4:	lsrne	r3, r3, #5
   4ddd8:	strne	r3, [sp, #12]
   4dddc:	cmp	r0, #0
   4dde0:	mov	r7, r1
   4dde4:	mov	r6, r2
   4dde8:	ldr	fp, [sp, #60]	; 0x3c
   4ddec:	beq	4e080 <ftello64@plt+0x3a32c>
   4ddf0:	bl	13640 <gpgrt_flockfile@plt>
   4ddf4:	ldr	r3, [r4, #8]
   4ddf8:	cmp	r3, #0
   4ddfc:	cmpne	sl, #1
   4de00:	bne	4e0ac <ftello64@plt+0x3a358>
   4de04:	ldr	r9, [sp, #12]
   4de08:	mov	r3, #0
   4de0c:	mov	r1, r9
   4de10:	mov	r0, sl
   4de14:	str	r3, [r4, #8]
   4de18:	bl	4dab8 <ftello64@plt+0x39d64>
   4de1c:	cmp	r9, #0
   4de20:	addne	r8, r8, #1
   4de24:	cmp	r8, #0
   4de28:	beq	4dfd0 <ftello64@plt+0x3a27c>
   4de2c:	cmp	r5, #0
   4de30:	ldr	r9, [r4]
   4de34:	beq	4de48 <ftello64@plt+0x3a0f4>
   4de38:	mov	r1, r9
   4de3c:	mov	r0, r5
   4de40:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4de44:	ldr	r9, [r4]
   4de48:	cmp	r7, #0
   4de4c:	beq	4e06c <ftello64@plt+0x3a318>
   4de50:	ldr	fp, [pc, #716]	; 4e124 <ftello64@plt+0x3a3d0>
   4de54:	mov	r5, r8
   4de58:	b	4dea8 <ftello64@plt+0x3a154>
   4de5c:	cmp	r8, r5
   4de60:	moveq	r2, #0
   4de64:	beq	4de84 <ftello64@plt+0x3a130>
   4de68:	ldr	r2, [r4, #16]
   4de6c:	ldr	r0, [r4, #4]
   4de70:	orrs	r2, r2, r0
   4de74:	beq	4de84 <ftello64@plt+0x3a130>
   4de78:	ldr	r0, [pc, #680]	; 4e128 <ftello64@plt+0x3a3d4>
   4de7c:	bl	13814 <strlen@plt>
   4de80:	add	r2, r0, #2
   4de84:	sub	r3, r7, r5
   4de88:	add	r3, r3, #1
   4de8c:	mov	r0, r9
   4de90:	stm	sp, {r3, r5}
   4de94:	ldr	r1, [pc, #656]	; 4e12c <ftello64@plt+0x3a3d8>
   4de98:	mov	r3, fp
   4de9c:	bl	137f0 <gpgrt_fprintf_unlocked@plt>
   4dea0:	ldr	r9, [r4]
   4dea4:	add	r5, r7, #1
   4dea8:	mov	r1, #10
   4deac:	mov	r0, r5
   4deb0:	bl	13838 <strchr@plt>
   4deb4:	subs	r7, r0, #0
   4deb8:	bne	4de5c <ftello64@plt+0x3a108>
   4debc:	mov	r1, r9
   4dec0:	mov	r0, r5
   4dec4:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dec8:	ldrb	r3, [r8]
   4decc:	cmp	r3, #0
   4ded0:	beq	4dfd0 <ftello64@plt+0x3a27c>
   4ded4:	mov	r0, r8
   4ded8:	bl	13814 <strlen@plt>
   4dedc:	add	r0, r8, r0
   4dee0:	ldrb	r3, [r0, #-1]
   4dee4:	cmp	r3, #10
   4dee8:	beq	4dfd0 <ftello64@plt+0x3a27c>
   4deec:	mov	r3, #1
   4def0:	cmp	r6, #0
   4def4:	str	r3, [r4, #8]
   4def8:	beq	4e0ec <ftello64@plt+0x3a398>
   4defc:	ldr	r1, [r4]
   4df00:	mov	r0, #10
   4df04:	bl	13388 <_gpgrt_putc_overflow@plt>
   4df08:	mov	r3, #0
   4df0c:	str	r3, [r4, #8]
   4df10:	ldr	r1, [sp, #12]
   4df14:	mov	r0, sl
   4df18:	bl	4dab8 <ftello64@plt+0x39d64>
   4df1c:	ldr	r1, [r4]
   4df20:	ldr	r0, [pc, #520]	; 4e130 <ftello64@plt+0x3a3dc>
   4df24:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4df28:	ldr	r9, [pc, #516]	; 4e134 <ftello64@plt+0x3a3e0>
   4df2c:	ldr	r1, [r4]
   4df30:	ldr	fp, [pc, #504]	; 4e130 <ftello64@plt+0x3a3dc>
   4df34:	ldr	r8, [pc, #508]	; 4e138 <ftello64@plt+0x3a3e4>
   4df38:	ldr	r7, [pc, #508]	; 4e13c <ftello64@plt+0x3a3e8>
   4df3c:	mov	r5, #1
   4df40:	str	r5, [r4, #8]
   4df44:	ldrb	r0, [r6], #1
   4df48:	cmp	r0, #0
   4df4c:	beq	4dfa4 <ftello64@plt+0x3a250>
   4df50:	cmp	r0, #92	; 0x5c
   4df54:	str	r5, [r4, #8]
   4df58:	beq	4dff4 <ftello64@plt+0x3a2a0>
   4df5c:	cmp	r0, #13
   4df60:	beq	4e004 <ftello64@plt+0x3a2b0>
   4df64:	cmp	r0, #10
   4df68:	beq	4e014 <ftello64@plt+0x3a2c0>
   4df6c:	ldrb	r3, [r1, #2]
   4df70:	tst	r3, #1
   4df74:	beq	4dfe8 <ftello64@plt+0x3a294>
   4df78:	ldr	r3, [r1, #16]
   4df7c:	ldr	r2, [r1, #8]
   4df80:	cmp	r3, r2
   4df84:	bcs	4dfe8 <ftello64@plt+0x3a294>
   4df88:	ldr	r2, [r1, #4]
   4df8c:	add	ip, r3, #1
   4df90:	str	ip, [r1, #16]
   4df94:	strb	r0, [r2, r3]
   4df98:	ldrb	r0, [r6], #1
   4df9c:	cmp	r0, #0
   4dfa0:	bne	4df50 <ftello64@plt+0x3a1fc>
   4dfa4:	ldr	r2, [r4, #8]
   4dfa8:	cmp	r2, #0
   4dfac:	bne	4e050 <ftello64@plt+0x3a2fc>
   4dfb0:	cmp	sl, #5
   4dfb4:	beq	4e0dc <ftello64@plt+0x3a388>
   4dfb8:	cmp	sl, #6
   4dfbc:	beq	4e0fc <ftello64@plt+0x3a3a8>
   4dfc0:	mov	r0, r1
   4dfc4:	add	sp, sp, #20
   4dfc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4dfcc:	b	13208 <gpgrt_funlockfile@plt>
   4dfd0:	cmp	r6, #0
   4dfd4:	beq	4e0bc <ftello64@plt+0x3a368>
   4dfd8:	ldr	r3, [r4, #8]
   4dfdc:	cmp	r3, #0
   4dfe0:	beq	4df10 <ftello64@plt+0x3a1bc>
   4dfe4:	b	4defc <ftello64@plt+0x3a1a8>
   4dfe8:	bl	13388 <_gpgrt_putc_overflow@plt>
   4dfec:	ldr	r1, [r4]
   4dff0:	b	4df44 <ftello64@plt+0x3a1f0>
   4dff4:	mov	r0, r7
   4dff8:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4dffc:	ldr	r1, [r4]
   4e000:	b	4df44 <ftello64@plt+0x3a1f0>
   4e004:	mov	r0, r8
   4e008:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4e00c:	ldr	r1, [r4]
   4e010:	b	4df44 <ftello64@plt+0x3a1f0>
   4e014:	mov	r0, r9
   4e018:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4e01c:	ldrb	r3, [r6]
   4e020:	cmp	r3, #0
   4e024:	streq	r3, [r4, #8]
   4e028:	ldreq	r1, [r4]
   4e02c:	beq	4df44 <ftello64@plt+0x3a1f0>
   4e030:	ldr	r1, [sp, #12]
   4e034:	mov	r0, sl
   4e038:	bl	4dab8 <ftello64@plt+0x39d64>
   4e03c:	ldr	r1, [r4]
   4e040:	mov	r0, fp
   4e044:	bl	1355c <gpgrt_fputs_unlocked@plt>
   4e048:	ldr	r1, [r4]
   4e04c:	b	4df44 <ftello64@plt+0x3a1f0>
   4e050:	str	r0, [sp, #12]
   4e054:	mov	r0, #10
   4e058:	bl	13388 <_gpgrt_putc_overflow@plt>
   4e05c:	ldr	r3, [sp, #12]
   4e060:	ldr	r1, [r4]
   4e064:	str	r3, [r4, #8]
   4e068:	b	4dfb0 <ftello64@plt+0x3a25c>
   4e06c:	mov	r2, fp
   4e070:	mov	r0, r9
   4e074:	mov	r1, r8
   4e078:	bl	13298 <gpgrt_vfprintf_unlocked@plt>
   4e07c:	b	4dec8 <ftello64@plt+0x3a174>
   4e080:	ldr	r0, [pc, #184]	; 4e140 <ftello64@plt+0x3a3ec>
   4e084:	mvn	r1, #0
   4e088:	bl	4d888 <ftello64@plt+0x39b34>
   4e08c:	ldr	r0, [r4]
   4e090:	cmp	r0, #0
   4e094:	bne	4ddf0 <ftello64@plt+0x3a09c>
   4e098:	ldr	r3, [pc, #164]	; 4e144 <ftello64@plt+0x3a3f0>
   4e09c:	ldr	r2, [pc, #164]	; 4e148 <ftello64@plt+0x3a3f4>
   4e0a0:	ldr	r1, [pc, #164]	; 4e14c <ftello64@plt+0x3a3f8>
   4e0a4:	ldr	r0, [pc, #164]	; 4e150 <ftello64@plt+0x3a3fc>
   4e0a8:	bl	13d3c <__assert_fail@plt>
   4e0ac:	ldr	r1, [r4]
   4e0b0:	mov	r0, #10
   4e0b4:	bl	13388 <_gpgrt_putc_overflow@plt>
   4e0b8:	b	4de04 <ftello64@plt+0x3a0b0>
   4e0bc:	cmp	sl, #5
   4e0c0:	ldr	r1, [r4]
   4e0c4:	bne	4dfb8 <ftello64@plt+0x3a264>
   4e0c8:	ldr	r3, [r4, #8]
   4e0cc:	cmp	r3, #0
   4e0d0:	beq	4e0dc <ftello64@plt+0x3a388>
   4e0d4:	mov	r0, #10
   4e0d8:	bl	13388 <_gpgrt_putc_overflow@plt>
   4e0dc:	ldr	r0, [r4]
   4e0e0:	bl	13208 <gpgrt_funlockfile@plt>
   4e0e4:	mov	r0, #2
   4e0e8:	bl	137b4 <exit@plt>
   4e0ec:	cmp	sl, #5
   4e0f0:	ldr	r1, [r4]
   4e0f4:	bne	4dfb8 <ftello64@plt+0x3a264>
   4e0f8:	b	4e0d4 <ftello64@plt+0x3a380>
   4e0fc:	ldr	r3, [r4, #8]
   4e100:	cmp	r3, #0
   4e104:	bne	4e114 <ftello64@plt+0x3a3c0>
   4e108:	ldr	r0, [r4]
   4e10c:	bl	13208 <gpgrt_funlockfile@plt>
   4e110:	bl	13cb8 <abort@plt>
   4e114:	mov	r0, #10
   4e118:	bl	13388 <_gpgrt_putc_overflow@plt>
   4e11c:	b	4e108 <ftello64@plt+0x3a3b4>
   4e120:	andeq	r7, r7, r4, lsl #31
   4e124:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   4e128:	muleq	r7, r8, pc	; <UNPREDICTABLE>
   4e12c:	strdeq	r4, [r6], -r8
   4e130:	andeq	r4, r6, r0, lsl #4
   4e134:	andeq	r4, r6, r8, lsl #4
   4e138:	andeq	pc, r5, r4, lsl #12
   4e13c:	andeq	r4, r6, r4, lsl #4
   4e140:	ldrdeq	pc, [r5], -r4
   4e144:	andeq	r4, r6, ip, lsr #2
   4e148:	strdeq	r0, [r0], -r1
   4e14c:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   4e150:	andeq	r4, r6, ip, ror #3
   4e154:	push	{r1, r2, r3}
   4e158:	mov	r3, #0
   4e15c:	push	{r4, lr}
   4e160:	sub	sp, sp, #20
   4e164:	ldr	r4, [pc, #68]	; 4e1b0 <ftello64@plt+0x3a45c>
   4e168:	ldr	r2, [sp, #28]
   4e16c:	add	ip, sp, #32
   4e170:	ldr	r1, [r4]
   4e174:	stm	sp, {r2, ip}
   4e178:	str	r1, [sp, #12]
   4e17c:	mov	r2, r3
   4e180:	mov	r1, #1
   4e184:	str	ip, [sp, #8]
   4e188:	bl	4dda4 <ftello64@plt+0x3a050>
   4e18c:	ldr	r2, [sp, #12]
   4e190:	ldr	r3, [r4]
   4e194:	cmp	r2, r3
   4e198:	bne	4e1ac <ftello64@plt+0x3a458>
   4e19c:	add	sp, sp, #20
   4e1a0:	pop	{r4, lr}
   4e1a4:	add	sp, sp, #12
   4e1a8:	bx	lr
   4e1ac:	bl	134b4 <__stack_chk_fail@plt>
   4e1b0:	andeq	r6, r7, r8, ror #19
   4e1b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4e1b8:	mov	r4, r0
   4e1bc:	ldr	r8, [pc, #1564]	; 4e7e0 <ftello64@plt+0x3aa8c>
   4e1c0:	ldr	r0, [r0, #8]
   4e1c4:	sub	sp, sp, #180	; 0xb4
   4e1c8:	ldr	r3, [r8]
   4e1cc:	cmp	r0, #0
   4e1d0:	mov	r7, r1
   4e1d4:	mov	r9, r2
   4e1d8:	str	r3, [sp, #172]	; 0xac
   4e1dc:	ldr	r6, [r4]
   4e1e0:	beq	4e39c <ftello64@plt+0x3a648>
   4e1e4:	cmn	r6, #1
   4e1e8:	beq	4e2ec <ftello64@plt+0x3a598>
   4e1ec:	ldr	sl, [pc, #1520]	; 4e7e4 <ftello64@plt+0x3aa90>
   4e1f0:	str	r6, [sl]
   4e1f4:	cmp	r9, #0
   4e1f8:	beq	4e2d0 <ftello64@plt+0x3a57c>
   4e1fc:	mov	r5, r9
   4e200:	b	4e210 <ftello64@plt+0x3a4bc>
   4e204:	subs	r5, r5, r0
   4e208:	add	r7, r7, r0
   4e20c:	beq	4e2d0 <ftello64@plt+0x3a57c>
   4e210:	mov	r2, r5
   4e214:	mov	r1, r7
   4e218:	mov	r0, r6
   4e21c:	bl	1397c <write@plt>
   4e220:	cmp	r0, #0
   4e224:	bge	4e204 <ftello64@plt+0x3a4b0>
   4e228:	bl	138b0 <__errno_location@plt>
   4e22c:	ldr	r3, [r0]
   4e230:	cmp	r3, #4
   4e234:	beq	4e210 <ftello64@plt+0x3a4bc>
   4e238:	ldr	r5, [pc, #1448]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e23c:	ldr	r3, [r5, #112]	; 0x70
   4e240:	cmp	r3, #0
   4e244:	bne	4e2a8 <ftello64@plt+0x3a554>
   4e248:	ldr	r3, [r4]
   4e24c:	cmn	r3, #1
   4e250:	beq	4e2d0 <ftello64@plt+0x3a57c>
   4e254:	mov	r0, #2
   4e258:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e25c:	bl	13cd0 <gpgrt_fileno@plt>
   4e260:	bl	13c7c <isatty@plt>
   4e264:	cmp	r0, #0
   4e268:	beq	4e2a8 <ftello64@plt+0x3a554>
   4e26c:	bl	138b0 <__errno_location@plt>
   4e270:	ldrb	r3, [r4, #16]
   4e274:	cmp	r3, #0
   4e278:	mov	r5, r0
   4e27c:	mov	r0, #2
   4e280:	beq	4e4ac <ftello64@plt+0x3a758>
   4e284:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e288:	mov	r6, r0
   4e28c:	ldr	r0, [r5]
   4e290:	bl	136e8 <strerror@plt>
   4e294:	add	r2, r4, #16
   4e298:	ldr	r1, [pc, #1356]	; 4e7ec <ftello64@plt+0x3aa98>
   4e29c:	mov	r3, r0
   4e2a0:	mov	r0, r6
   4e2a4:	bl	13bf8 <gpgrt_fprintf@plt>
   4e2a8:	ldr	r3, [r4, #12]
   4e2ac:	cmp	r3, #0
   4e2b0:	beq	4e2d0 <ftello64@plt+0x3a57c>
   4e2b4:	ldr	r0, [r4]
   4e2b8:	cmn	r0, #1
   4e2bc:	beq	4e2d0 <ftello64@plt+0x3a57c>
   4e2c0:	bl	13ce8 <close@plt>
   4e2c4:	mvn	r3, #0
   4e2c8:	str	r3, [r4]
   4e2cc:	str	r3, [sl]
   4e2d0:	ldr	r2, [sp, #172]	; 0xac
   4e2d4:	ldr	r3, [r8]
   4e2d8:	mov	r0, r9
   4e2dc:	cmp	r2, r3
   4e2e0:	bne	4e7c0 <ftello64@plt+0x3aa6c>
   4e2e4:	add	sp, sp, #180	; 0xb4
   4e2e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4e2ec:	mov	r3, #0
   4e2f0:	add	r6, r4, #16
   4e2f4:	mov	r0, r6
   4e2f8:	str	r3, [r4, #12]
   4e2fc:	mov	r2, #6
   4e300:	ldr	r1, [pc, #1256]	; 4e7f0 <ftello64@plt+0x3aa9c>
   4e304:	bl	13cac <strncmp@plt>
   4e308:	cmp	r0, #0
   4e30c:	bne	4e31c <ftello64@plt+0x3a5c8>
   4e310:	ldrb	r3, [r4, #22]
   4e314:	cmp	r3, #0
   4e318:	bne	4e3b0 <ftello64@plt+0x3a65c>
   4e31c:	mov	r2, #9
   4e320:	ldr	r1, [pc, #1228]	; 4e7f4 <ftello64@plt+0x3aaa0>
   4e324:	mov	r0, r6
   4e328:	bl	13cac <strncmp@plt>
   4e32c:	mov	sl, #1
   4e330:	strh	sl, [sp, #60]	; 0x3c
   4e334:	cmp	r0, #0
   4e338:	addeq	r5, r4, #25
   4e33c:	movne	r5, r6
   4e340:	ldrb	fp, [r5]
   4e344:	cmp	fp, #0
   4e348:	beq	4e5c8 <ftello64@plt+0x3a874>
   4e34c:	mov	r0, r5
   4e350:	bl	13814 <strlen@plt>
   4e354:	cmp	r0, #106	; 0x6a
   4e358:	bls	4e518 <ftello64@plt+0x3a7c4>
   4e35c:	ldr	r5, [pc, #1156]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e360:	mvn	r3, #0
   4e364:	str	r3, [r4]
   4e368:	ldr	r3, [r4, #4]
   4e36c:	ldr	r2, [r5, #112]	; 0x70
   4e370:	cmp	r3, #0
   4e374:	bne	4e674 <ftello64@plt+0x3a920>
   4e378:	cmp	r2, #0
   4e37c:	beq	4e684 <ftello64@plt+0x3a930>
   4e380:	ldr	r6, [r4]
   4e384:	cmn	r6, #1
   4e388:	beq	4e6c8 <ftello64@plt+0x3a974>
   4e38c:	mov	r2, #0
   4e390:	mov	r3, #1
   4e394:	str	r2, [r4, #4]
   4e398:	str	r3, [r4, #12]
   4e39c:	ldr	sl, [pc, #1088]	; 4e7e4 <ftello64@plt+0x3aa90>
   4e3a0:	cmn	r6, #1
   4e3a4:	str	r6, [sl]
   4e3a8:	beq	4e238 <ftello64@plt+0x3a4e4>
   4e3ac:	b	4e1f4 <ftello64@plt+0x3a4a0>
   4e3b0:	add	r5, r4, #22
   4e3b4:	mov	r0, r5
   4e3b8:	bl	13814 <strlen@plt>
   4e3bc:	add	r0, r0, #1
   4e3c0:	bl	13214 <gcry_malloc@plt>
   4e3c4:	subs	sl, r0, #0
   4e3c8:	beq	4e668 <ftello64@plt+0x3a914>
   4e3cc:	ldrb	r3, [r4, #22]
   4e3d0:	cmp	r3, #91	; 0x5b
   4e3d4:	beq	4e4d8 <ftello64@plt+0x3a784>
   4e3d8:	mov	r1, r5
   4e3dc:	bl	135e0 <strcpy@plt>
   4e3e0:	mov	r1, #58	; 0x3a
   4e3e4:	mov	r0, sl
   4e3e8:	bl	13838 <strchr@plt>
   4e3ec:	cmp	r0, #0
   4e3f0:	beq	4e500 <ftello64@plt+0x3a7ac>
   4e3f4:	ldrb	r3, [r0, #1]
   4e3f8:	add	ip, r0, #1
   4e3fc:	sub	r3, r3, #48	; 0x30
   4e400:	uxtb	r2, r3
   4e404:	cmp	r2, #9
   4e408:	bhi	4e500 <ftello64@plt+0x3a7ac>
   4e40c:	ldr	r5, [pc, #996]	; 4e7f8 <ftello64@plt+0x3aaa4>
   4e410:	b	4e424 <ftello64@plt+0x3a6d0>
   4e414:	add	r3, r3, r3, lsl #2
   4e418:	add	r3, r2, r3, lsl #1
   4e41c:	cmp	r3, r5
   4e420:	bhi	4e500 <ftello64@plt+0x3a7ac>
   4e424:	ldrb	r1, [ip, #1]!
   4e428:	sub	r2, r1, #48	; 0x30
   4e42c:	uxtb	lr, r2
   4e430:	cmp	lr, #9
   4e434:	bls	4e414 <ftello64@plt+0x3a6c0>
   4e438:	adds	r2, r1, #0
   4e43c:	movne	r2, #1
   4e440:	cmp	r3, #0
   4e444:	moveq	r2, #1
   4e448:	cmp	r2, #0
   4e44c:	bne	4e500 <ftello64@plt+0x3a7ac>
   4e450:	rev16	r3, r3
   4e454:	mov	r1, #2
   4e458:	strh	r3, [sp, #18]
   4e45c:	strb	r2, [r0]
   4e460:	str	r2, [sp, #20]
   4e464:	str	r2, [sp, #24]
   4e468:	str	r2, [sp, #28]
   4e46c:	mov	r3, r1
   4e470:	add	r2, sp, #20
   4e474:	add	r5, sp, #16
   4e478:	mov	fp, #16
   4e47c:	strh	r1, [sp, #16]
   4e480:	mov	r0, r3
   4e484:	mov	r1, sl
   4e488:	str	r3, [sp, #12]
   4e48c:	bl	133dc <inet_pton@plt>
   4e490:	ldr	r3, [sp, #12]
   4e494:	cmp	r0, #1
   4e498:	beq	4e7c4 <ftello64@plt+0x3aa70>
   4e49c:	mov	r0, sl
   4e4a0:	bl	13448 <gcry_free@plt>
   4e4a4:	ldr	r5, [pc, #828]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e4a8:	b	4e360 <ftello64@plt+0x3a60c>
   4e4ac:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e4b0:	ldr	r7, [r4]
   4e4b4:	mov	r6, r0
   4e4b8:	ldr	r0, [r5]
   4e4bc:	bl	136e8 <strerror@plt>
   4e4c0:	mov	r2, r7
   4e4c4:	ldr	r1, [pc, #816]	; 4e7fc <ftello64@plt+0x3aaa8>
   4e4c8:	mov	r3, r0
   4e4cc:	mov	r0, r6
   4e4d0:	bl	13bf8 <gpgrt_fprintf@plt>
   4e4d4:	b	4e2a8 <ftello64@plt+0x3a554>
   4e4d8:	add	r1, r4, #23
   4e4dc:	bl	135e0 <strcpy@plt>
   4e4e0:	mov	r1, #93	; 0x5d
   4e4e4:	mov	r0, sl
   4e4e8:	bl	13838 <strchr@plt>
   4e4ec:	cmp	r0, #0
   4e4f0:	beq	4e500 <ftello64@plt+0x3a7ac>
   4e4f4:	ldrb	r3, [r0, #1]
   4e4f8:	cmp	r3, #58	; 0x3a
   4e4fc:	beq	4e6d4 <ftello64@plt+0x3a980>
   4e500:	mov	r0, #22
   4e504:	bl	13b2c <gpg_err_set_errno@plt>
   4e508:	mov	r0, sl
   4e50c:	bl	13448 <gcry_free@plt>
   4e510:	ldr	r5, [pc, #720]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e514:	b	4e360 <ftello64@plt+0x3a60c>
   4e518:	mov	r1, r5
   4e51c:	mov	r2, #107	; 0x6b
   4e520:	add	r0, sp, #62	; 0x3e
   4e524:	bl	1391c <strncpy@plt>
   4e528:	mov	r3, #0
   4e52c:	add	r0, sp, #62	; 0x3e
   4e530:	strb	r3, [sp, #169]	; 0xa9
   4e534:	bl	13814 <strlen@plt>
   4e538:	mov	r3, sl
   4e53c:	ldr	sl, [pc, #700]	; 4e800 <ftello64@plt+0x3aaac>
   4e540:	add	r5, sp, #60	; 0x3c
   4e544:	add	fp, r0, #2
   4e548:	mov	r0, r3
   4e54c:	mov	r2, #0
   4e550:	mov	r1, #1
   4e554:	bl	13bec <socket@plt>
   4e558:	cmn	r0, #1
   4e55c:	str	r0, [r4]
   4e560:	ldreq	r5, [pc, #640]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e564:	beq	4e368 <ftello64@plt+0x3a614>
   4e568:	mov	r2, fp
   4e56c:	mov	r1, r5
   4e570:	bl	13d0c <connect@plt>
   4e574:	cmn	r0, #1
   4e578:	beq	4e63c <ftello64@plt+0x3a8e8>
   4e57c:	ldr	r6, [r4]
   4e580:	cmn	r6, #1
   4e584:	bne	4e38c <ftello64@plt+0x3a638>
   4e588:	ldr	r5, [pc, #600]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e58c:	ldr	r3, [r5, #112]	; 0x70
   4e590:	cmp	r3, #0
   4e594:	bne	4e67c <ftello64@plt+0x3a928>
   4e598:	ldr	r3, [r4, #4]
   4e59c:	cmp	r3, #0
   4e5a0:	moveq	r3, #1
   4e5a4:	streq	r3, [r4, #4]
   4e5a8:	ldr	r3, [r5, #112]	; 0x70
   4e5ac:	ldr	sl, [pc, #560]	; 4e7e4 <ftello64@plt+0x3aa90>
   4e5b0:	cmp	r3, #0
   4e5b4:	mvn	r3, #0
   4e5b8:	str	r3, [sl]
   4e5bc:	str	r3, [r4]
   4e5c0:	bne	4e2a8 <ftello64@plt+0x3a554>
   4e5c4:	b	4e2d0 <ftello64@plt+0x3a57c>
   4e5c8:	ldr	r5, [pc, #536]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e5cc:	ldr	r3, [r5, #108]	; 0x6c
   4e5d0:	blx	r3
   4e5d4:	subs	r1, r0, #0
   4e5d8:	ldrb	r3, [r1]
   4e5dc:	beq	4e7dc <ftello64@plt+0x3aa88>
   4e5e0:	cmp	r3, #0
   4e5e4:	str	r1, [sp, #12]
   4e5e8:	beq	4e360 <ftello64@plt+0x3a60c>
   4e5ec:	bl	13814 <strlen@plt>
   4e5f0:	ldr	r1, [sp, #12]
   4e5f4:	add	r0, r0, #7
   4e5f8:	cmp	r0, #106	; 0x6a
   4e5fc:	bhi	4e360 <ftello64@plt+0x3a60c>
   4e600:	mov	r2, #107	; 0x6b
   4e604:	add	r0, sp, #62	; 0x3e
   4e608:	bl	1391c <strncpy@plt>
   4e60c:	mov	r2, #108	; 0x6c
   4e610:	ldr	r1, [pc, #492]	; 4e804 <ftello64@plt+0x3aab0>
   4e614:	add	r0, sp, #62	; 0x3e
   4e618:	bl	138bc <__strcat_chk@plt>
   4e61c:	add	r0, sp, #62	; 0x3e
   4e620:	strb	fp, [sp, #169]	; 0xa9
   4e624:	bl	13814 <strlen@plt>
   4e628:	add	r5, sp, #60	; 0x3c
   4e62c:	mov	r3, sl
   4e630:	add	sl, sp, #62	; 0x3e
   4e634:	add	fp, r0, #2
   4e638:	b	4e548 <ftello64@plt+0x3a7f4>
   4e63c:	ldr	r5, [pc, #420]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e640:	ldr	r2, [r4, #4]
   4e644:	ldr	r3, [r5, #112]	; 0x70
   4e648:	orrs	r3, r2, r3
   4e64c:	beq	4e774 <ftello64@plt+0x3aa20>
   4e650:	ldr	r0, [r4]
   4e654:	bl	13ce8 <close@plt>
   4e658:	mvn	r3, #0
   4e65c:	str	r3, [r4]
   4e660:	ldr	r3, [r5, #112]	; 0x70
   4e664:	b	4e590 <ftello64@plt+0x3a83c>
   4e668:	bl	13448 <gcry_free@plt>
   4e66c:	ldr	r5, [pc, #372]	; 4e7e8 <ftello64@plt+0x3aa94>
   4e670:	b	4e360 <ftello64@plt+0x3a60c>
   4e674:	cmp	r2, #0
   4e678:	beq	4e5a8 <ftello64@plt+0x3a854>
   4e67c:	ldr	r6, [r4]
   4e680:	b	4e39c <ftello64@plt+0x3a648>
   4e684:	mov	r0, #2
   4e688:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e68c:	bl	13cd0 <gpgrt_fileno@plt>
   4e690:	bl	13c7c <isatty@plt>
   4e694:	cmp	r0, #0
   4e698:	beq	4e57c <ftello64@plt+0x3a828>
   4e69c:	mov	r0, #2
   4e6a0:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e6a4:	mov	r5, r0
   4e6a8:	bl	138b0 <__errno_location@plt>
   4e6ac:	ldr	r0, [r0]
   4e6b0:	bl	136e8 <strerror@plt>
   4e6b4:	ldr	r1, [pc, #332]	; 4e808 <ftello64@plt+0x3aab4>
   4e6b8:	mov	r2, r0
   4e6bc:	mov	r0, r5
   4e6c0:	bl	13bf8 <gpgrt_fprintf@plt>
   4e6c4:	b	4e57c <ftello64@plt+0x3a828>
   4e6c8:	ldr	sl, [pc, #276]	; 4e7e4 <ftello64@plt+0x3aa90>
   4e6cc:	str	r6, [sl]
   4e6d0:	b	4e23c <ftello64@plt+0x3a4e8>
   4e6d4:	ldrb	r3, [r0, #2]
   4e6d8:	add	lr, r0, #2
   4e6dc:	sub	r3, r3, #48	; 0x30
   4e6e0:	uxtb	r2, r3
   4e6e4:	cmp	r2, #9
   4e6e8:	bhi	4e500 <ftello64@plt+0x3a7ac>
   4e6ec:	ldr	r5, [pc, #260]	; 4e7f8 <ftello64@plt+0x3aaa4>
   4e6f0:	b	4e704 <ftello64@plt+0x3a9b0>
   4e6f4:	add	r3, r3, r3, lsl #2
   4e6f8:	add	r3, r2, r3, lsl #1
   4e6fc:	cmp	r3, r5
   4e700:	bhi	4e500 <ftello64@plt+0x3a7ac>
   4e704:	ldrb	r1, [lr, #1]!
   4e708:	sub	r2, r1, #48	; 0x30
   4e70c:	uxtb	ip, r2
   4e710:	cmp	ip, #9
   4e714:	bls	4e6f4 <ftello64@plt+0x3a9a0>
   4e718:	cmp	r1, #0
   4e71c:	clz	r2, r3
   4e720:	lsr	r2, r2, #5
   4e724:	moveq	r1, r2
   4e728:	movne	r1, #1
   4e72c:	cmp	r1, #0
   4e730:	bne	4e500 <ftello64@plt+0x3a7ac>
   4e734:	mov	r2, #10
   4e738:	rev16	r3, r3
   4e73c:	strh	r3, [sp, #34]	; 0x22
   4e740:	strh	r2, [sp, #32]
   4e744:	mov	r3, r2
   4e748:	strb	r1, [r0]
   4e74c:	str	r1, [sp, #36]	; 0x24
   4e750:	str	r1, [sp, #40]	; 0x28
   4e754:	str	r1, [sp, #44]	; 0x2c
   4e758:	str	r1, [sp, #48]	; 0x30
   4e75c:	str	r1, [sp, #52]	; 0x34
   4e760:	str	r1, [sp, #56]	; 0x38
   4e764:	add	r5, sp, #32
   4e768:	add	r2, sp, #40	; 0x28
   4e76c:	mov	fp, #28
   4e770:	b	4e480 <ftello64@plt+0x3a72c>
   4e774:	mov	r0, #2
   4e778:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e77c:	bl	13cd0 <gpgrt_fileno@plt>
   4e780:	bl	13c7c <isatty@plt>
   4e784:	cmp	r0, #0
   4e788:	beq	4e650 <ftello64@plt+0x3a8fc>
   4e78c:	mov	r0, #2
   4e790:	bl	13790 <_gpgrt_get_std_stream@plt>
   4e794:	mov	fp, r0
   4e798:	bl	138b0 <__errno_location@plt>
   4e79c:	ldr	r0, [r0]
   4e7a0:	bl	136e8 <strerror@plt>
   4e7a4:	mov	r3, sl
   4e7a8:	mov	r2, r6
   4e7ac:	ldr	r1, [pc, #88]	; 4e80c <ftello64@plt+0x3aab8>
   4e7b0:	str	r0, [sp]
   4e7b4:	mov	r0, fp
   4e7b8:	bl	13bf8 <gpgrt_fprintf@plt>
   4e7bc:	b	4e650 <ftello64@plt+0x3a8fc>
   4e7c0:	bl	134b4 <__stack_chk_fail@plt>
   4e7c4:	mov	r0, sl
   4e7c8:	str	r3, [sp, #12]
   4e7cc:	ldr	sl, [pc, #44]	; 4e800 <ftello64@plt+0x3aaac>
   4e7d0:	bl	13448 <gcry_free@plt>
   4e7d4:	ldr	r3, [sp, #12]
   4e7d8:	b	4e548 <ftello64@plt+0x3a7f4>
   4e7dc:	udf	#0
   4e7e0:	andeq	r6, r7, r8, ror #19
   4e7e4:	strdeq	r7, [r7], -r4
   4e7e8:	andeq	r7, r7, r4, lsl #31
   4e7ec:	andeq	r1, r6, r8, lsl #29
   4e7f0:	andeq	r4, r6, r4, asr #2
   4e7f4:	andeq	r4, r6, ip, asr #2
   4e7f8:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   4e7fc:	andeq	r4, r6, r0, ror #4
   4e800:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   4e804:	andeq	r4, r6, ip, lsl #4
   4e808:	andeq	r4, r6, r4, lsl r2
   4e80c:	andeq	r4, r6, r0, asr #4
   4e810:	ldr	r3, [pc, #16]	; 4e828 <ftello64@plt+0x3aad4>
   4e814:	cmp	r0, #0
   4e818:	movne	r2, #0
   4e81c:	ldr	r0, [r3, #116]	; 0x74
   4e820:	strne	r2, [r3, #116]	; 0x74
   4e824:	bx	lr
   4e828:	andeq	r7, r7, r4, lsl #31
   4e82c:	ldr	r2, [pc, #12]	; 4e840 <ftello64@plt+0x3aaec>
   4e830:	ldr	r3, [r2, #116]	; 0x74
   4e834:	add	r3, r3, #1
   4e838:	str	r3, [r2, #116]	; 0x74
   4e83c:	bx	lr
   4e840:	andeq	r7, r7, r4, lsl #31
   4e844:	ldr	r3, [pc, #12]	; 4e858 <ftello64@plt+0x3ab04>
   4e848:	cmp	r0, #0
   4e84c:	mvn	r1, #0
   4e850:	moveq	r0, r3
   4e854:	b	4d888 <ftello64@plt+0x39b34>
   4e858:	ldrdeq	pc, [r5], -r4
   4e85c:	ldr	r3, [pc, #4]	; 4e868 <ftello64@plt+0x3ab14>
   4e860:	str	r0, [r3, #108]	; 0x6c
   4e864:	bx	lr
   4e868:	andeq	r7, r7, r4, lsl #31
   4e86c:	ldr	r3, [pc, #4]	; 4e878 <ftello64@plt+0x3ab24>
   4e870:	str	r0, [r3, #104]	; 0x68
   4e874:	bx	lr
   4e878:	andeq	r7, r7, r4, lsl #31
   4e87c:	cmp	r0, #0
   4e880:	push	{r4, r5, r6, lr}
   4e884:	mov	r4, r1
   4e888:	ldr	r5, [pc, #60]	; 4e8cc <ftello64@plt+0x3ab78>
   4e88c:	beq	4e8a8 <ftello64@plt+0x3ab54>
   4e890:	mov	r1, r0
   4e894:	mov	r2, #79	; 0x4f
   4e898:	add	r0, r5, #20
   4e89c:	bl	1391c <strncpy@plt>
   4e8a0:	mov	r3, #0
   4e8a4:	strb	r3, [r5, #99]	; 0x63
   4e8a8:	and	r1, r4, #1
   4e8ac:	and	r2, r4, #2
   4e8b0:	and	r3, r4, #4
   4e8b4:	and	r4, r4, #256	; 0x100
   4e8b8:	str	r1, [r5, #16]
   4e8bc:	str	r2, [r5, #12]
   4e8c0:	str	r3, [r5, #100]	; 0x64
   4e8c4:	str	r4, [r5, #112]	; 0x70
   4e8c8:	pop	{r4, r5, r6, pc}
   4e8cc:	andeq	r7, r7, r4, lsl #31
   4e8d0:	cmp	r0, #0
   4e8d4:	beq	4e924 <ftello64@plt+0x3abd0>
   4e8d8:	ldr	r2, [pc, #76]	; 4e92c <ftello64@plt+0x3abd8>
   4e8dc:	ldr	r3, [r2, #16]
   4e8e0:	ldr	r1, [r2, #12]
   4e8e4:	adds	r3, r3, #0
   4e8e8:	movne	r3, #1
   4e8ec:	cmp	r1, #0
   4e8f0:	str	r3, [r0]
   4e8f4:	orrne	r3, r3, #2
   4e8f8:	strne	r3, [r0]
   4e8fc:	ldr	r3, [r2, #100]	; 0x64
   4e900:	cmp	r3, #0
   4e904:	ldrne	r3, [r0]
   4e908:	orrne	r3, r3, #4
   4e90c:	strne	r3, [r0]
   4e910:	ldr	r3, [r2, #112]	; 0x70
   4e914:	cmp	r3, #0
   4e918:	ldrne	r3, [r0]
   4e91c:	orrne	r3, r3, #256	; 0x100
   4e920:	strne	r3, [r0]
   4e924:	ldr	r0, [pc, #4]	; 4e930 <ftello64@plt+0x3abdc>
   4e928:	bx	lr
   4e92c:	andeq	r7, r7, r4, lsl #31
   4e930:	muleq	r7, r8, pc	; <UNPREDICTABLE>
   4e934:	ldr	r3, [pc, #88]	; 4e994 <ftello64@plt+0x3ac40>
   4e938:	push	{r4, lr}
   4e93c:	mov	r4, r0
   4e940:	ldr	r0, [r3]
   4e944:	cmp	r0, #0
   4e948:	beq	4e96c <ftello64@plt+0x3ac18>
   4e94c:	bl	13cd0 <gpgrt_fileno@plt>
   4e950:	cmn	r0, #1
   4e954:	sub	r3, r0, r4
   4e958:	clz	r3, r3
   4e95c:	lsr	r3, r3, #5
   4e960:	moveq	r3, #0
   4e964:	cmp	r3, #0
   4e968:	bne	4e98c <ftello64@plt+0x3ac38>
   4e96c:	ldr	r3, [pc, #36]	; 4e998 <ftello64@plt+0x3ac44>
   4e970:	ldr	r3, [r3]
   4e974:	cmn	r3, #1
   4e978:	sub	r0, r3, r4
   4e97c:	clz	r0, r0
   4e980:	lsr	r0, r0, #5
   4e984:	moveq	r0, #0
   4e988:	pop	{r4, pc}
   4e98c:	mov	r0, #1
   4e990:	pop	{r4, pc}
   4e994:	andeq	r7, r7, r4, lsl #31
   4e998:	strdeq	r7, [r7], -r4
   4e99c:	ldr	r3, [pc, #20]	; 4e9b8 <ftello64@plt+0x3ac64>
   4e9a0:	ldr	r0, [r3]
   4e9a4:	cmp	r0, #0
   4e9a8:	beq	4e9b0 <ftello64@plt+0x3ac5c>
   4e9ac:	b	13cd0 <gpgrt_fileno@plt>
   4e9b0:	mvn	r0, #0
   4e9b4:	bx	lr
   4e9b8:	andeq	r7, r7, r4, lsl #31
   4e9bc:	push	{r4, lr}
   4e9c0:	ldr	r4, [pc, #52]	; 4e9fc <ftello64@plt+0x3aca8>
   4e9c4:	ldr	r0, [r4]
   4e9c8:	cmp	r0, #0
   4e9cc:	popne	{r4, pc}
   4e9d0:	ldr	r0, [pc, #40]	; 4ea00 <ftello64@plt+0x3acac>
   4e9d4:	mvn	r1, #0
   4e9d8:	bl	4d888 <ftello64@plt+0x39b34>
   4e9dc:	ldr	r0, [r4]
   4e9e0:	cmp	r0, #0
   4e9e4:	popne	{r4, pc}
   4e9e8:	ldr	r3, [pc, #20]	; 4ea04 <ftello64@plt+0x3acb0>
   4e9ec:	mov	r2, #672	; 0x2a0
   4e9f0:	ldr	r1, [pc, #16]	; 4ea08 <ftello64@plt+0x3acb4>
   4e9f4:	ldr	r0, [pc, #16]	; 4ea0c <ftello64@plt+0x3acb8>
   4e9f8:	bl	13d3c <__assert_fail@plt>
   4e9fc:	andeq	r7, r7, r4, lsl #31
   4ea00:	ldrdeq	pc, [r5], -r4
   4ea04:	andeq	r4, r6, r4, lsr r1
   4ea08:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   4ea0c:	andeq	r4, r6, ip, ror #3
   4ea10:	push	{r1, r2, r3}
   4ea14:	mov	r3, #0
   4ea18:	push	{r4, lr}
   4ea1c:	sub	sp, sp, #20
   4ea20:	ldr	r4, [pc, #68]	; 4ea6c <ftello64@plt+0x3ad18>
   4ea24:	ldr	r2, [sp, #28]
   4ea28:	add	ip, sp, #32
   4ea2c:	ldr	r1, [r4]
   4ea30:	stm	sp, {r2, ip}
   4ea34:	str	r1, [sp, #12]
   4ea38:	mov	r2, r3
   4ea3c:	mov	r1, r3
   4ea40:	str	ip, [sp, #8]
   4ea44:	bl	4dda4 <ftello64@plt+0x3a050>
   4ea48:	ldr	r2, [sp, #12]
   4ea4c:	ldr	r3, [r4]
   4ea50:	cmp	r2, r3
   4ea54:	bne	4ea68 <ftello64@plt+0x3ad14>
   4ea58:	add	sp, sp, #20
   4ea5c:	pop	{r4, lr}
   4ea60:	add	sp, sp, #12
   4ea64:	bx	lr
   4ea68:	bl	134b4 <__stack_chk_fail@plt>
   4ea6c:	andeq	r6, r7, r8, ror #19
   4ea70:	push	{lr}		; (str lr, [sp, #-4]!)
   4ea74:	sub	sp, sp, #12
   4ea78:	mov	r3, #0
   4ea7c:	stm	sp, {r1, r2}
   4ea80:	mov	r2, r3
   4ea84:	mov	r1, r3
   4ea88:	bl	4dda4 <ftello64@plt+0x3a050>
   4ea8c:	add	sp, sp, #12
   4ea90:	pop	{pc}		; (ldr pc, [sp], #4)
   4ea94:	push	{lr}		; (str lr, [sp, #-4]!)
   4ea98:	sub	sp, sp, #12
   4ea9c:	str	r2, [sp]
   4eaa0:	mov	r2, #0
   4eaa4:	str	r3, [sp, #4]
   4eaa8:	mov	r3, r1
   4eaac:	mov	r1, r2
   4eab0:	bl	4dda4 <ftello64@plt+0x3a050>
   4eab4:	add	sp, sp, #12
   4eab8:	pop	{pc}		; (ldr pc, [sp], #4)
   4eabc:	b	4e154 <ftello64@plt+0x3a400>
   4eac0:	push	{r0, r1, r2, r3}
   4eac4:	mov	r3, #0
   4eac8:	push	{r4, lr}
   4eacc:	sub	sp, sp, #16
   4ead0:	ldr	r4, [pc, #72]	; 4eb20 <ftello64@plt+0x3adcc>
   4ead4:	ldr	r2, [sp, #24]
   4ead8:	add	ip, sp, #28
   4eadc:	ldr	r0, [r4]
   4eae0:	stm	sp, {r2, ip}
   4eae4:	mov	r1, r3
   4eae8:	mov	r2, r3
   4eaec:	str	r0, [sp, #12]
   4eaf0:	mov	r0, #2
   4eaf4:	str	ip, [sp, #8]
   4eaf8:	bl	4dda4 <ftello64@plt+0x3a050>
   4eafc:	ldr	r2, [sp, #12]
   4eb00:	ldr	r3, [r4]
   4eb04:	cmp	r2, r3
   4eb08:	bne	4eb1c <ftello64@plt+0x3adc8>
   4eb0c:	add	sp, sp, #16
   4eb10:	pop	{r4, lr}
   4eb14:	add	sp, sp, #16
   4eb18:	bx	lr
   4eb1c:	bl	134b4 <__stack_chk_fail@plt>
   4eb20:	andeq	r6, r7, r8, ror #19
   4eb24:	push	{r0, r1, r2, r3}
   4eb28:	mov	r3, #0
   4eb2c:	push	{r4, lr}
   4eb30:	sub	sp, sp, #16
   4eb34:	ldr	r4, [pc, #96]	; 4eb9c <ftello64@plt+0x3ae48>
   4eb38:	ldr	r2, [sp, #24]
   4eb3c:	add	ip, sp, #28
   4eb40:	ldr	r0, [r4]
   4eb44:	mov	r1, r3
   4eb48:	stm	sp, {r2, ip}
   4eb4c:	str	r0, [sp, #12]
   4eb50:	mov	r2, r3
   4eb54:	mov	r0, #4
   4eb58:	str	ip, [sp, #8]
   4eb5c:	bl	4dda4 <ftello64@plt+0x3a050>
   4eb60:	ldr	r2, [pc, #56]	; 4eba0 <ftello64@plt+0x3ae4c>
   4eb64:	ldr	r1, [pc, #56]	; 4eba4 <ftello64@plt+0x3ae50>
   4eb68:	ldr	r3, [r2, #116]	; 0x74
   4eb6c:	cmp	r3, r1
   4eb70:	addle	r3, r3, #1
   4eb74:	strle	r3, [r2, #116]	; 0x74
   4eb78:	ldr	r2, [sp, #12]
   4eb7c:	ldr	r3, [r4]
   4eb80:	cmp	r2, r3
   4eb84:	bne	4eb98 <ftello64@plt+0x3ae44>
   4eb88:	add	sp, sp, #16
   4eb8c:	pop	{r4, lr}
   4eb90:	add	sp, sp, #16
   4eb94:	bx	lr
   4eb98:	bl	134b4 <__stack_chk_fail@plt>
   4eb9c:	andeq	r6, r7, r8, ror #19
   4eba0:	andeq	r7, r7, r4, lsl #31
   4eba4:	andeq	r7, r0, pc, lsr #10
   4eba8:	push	{r0, r1, r2, r3}
   4ebac:	mov	r0, #5
   4ebb0:	push	{lr}		; (str lr, [sp, #-4]!)
   4ebb4:	sub	sp, sp, #20
   4ebb8:	ldr	r3, [pc, #40]	; 4ebe8 <ftello64@plt+0x3ae94>
   4ebbc:	ldr	r2, [sp, #24]
   4ebc0:	add	ip, sp, #28
   4ebc4:	ldr	lr, [r3]
   4ebc8:	mov	r3, #0
   4ebcc:	stm	sp, {r2, ip}
   4ebd0:	mov	r1, r3
   4ebd4:	mov	r2, r3
   4ebd8:	str	lr, [sp, #12]
   4ebdc:	str	ip, [sp, #8]
   4ebe0:	bl	4dda4 <ftello64@plt+0x3a050>
   4ebe4:	bl	13cb8 <abort@plt>
   4ebe8:	andeq	r6, r7, r8, ror #19
   4ebec:	push	{r4, lr}
   4ebf0:	mov	r4, r0
   4ebf4:	bl	4ffc4 <ftello64@plt+0x3c270>
   4ebf8:	cmp	r0, #0
   4ebfc:	beq	4ec10 <ftello64@plt+0x3aebc>
   4ec00:	mov	r1, r4
   4ec04:	mov	r0, #0
   4ec08:	pop	{r4, lr}
   4ec0c:	b	4d888 <ftello64@plt+0x39b34>
   4ec10:	bl	138b0 <__errno_location@plt>
   4ec14:	ldr	r0, [r0]
   4ec18:	bl	136e8 <strerror@plt>
   4ec1c:	mov	r1, r0
   4ec20:	ldr	r0, [pc]	; 4ec28 <ftello64@plt+0x3aed4>
   4ec24:	bl	4eba8 <ftello64@plt+0x3ae54>
   4ec28:	andeq	r4, r6, ip, lsl #5
   4ec2c:	push	{r0, r1, r2, r3}
   4ec30:	mov	r0, #6
   4ec34:	push	{lr}		; (str lr, [sp, #-4]!)
   4ec38:	sub	sp, sp, #20
   4ec3c:	ldr	r3, [pc, #40]	; 4ec6c <ftello64@plt+0x3af18>
   4ec40:	ldr	r2, [sp, #24]
   4ec44:	add	ip, sp, #28
   4ec48:	ldr	lr, [r3]
   4ec4c:	mov	r3, #0
   4ec50:	stm	sp, {r2, ip}
   4ec54:	mov	r1, r3
   4ec58:	mov	r2, r3
   4ec5c:	str	lr, [sp, #12]
   4ec60:	str	ip, [sp, #8]
   4ec64:	bl	4dda4 <ftello64@plt+0x3a050>
   4ec68:	bl	13cb8 <abort@plt>
   4ec6c:	andeq	r6, r7, r8, ror #19
   4ec70:	push	{r0, r1, r2, r3}
   4ec74:	mov	r3, #0
   4ec78:	push	{r4, lr}
   4ec7c:	sub	sp, sp, #16
   4ec80:	ldr	r4, [pc, #72]	; 4ecd0 <ftello64@plt+0x3af7c>
   4ec84:	ldr	r2, [sp, #24]
   4ec88:	add	ip, sp, #28
   4ec8c:	ldr	r0, [r4]
   4ec90:	stm	sp, {r2, ip}
   4ec94:	mov	r1, r3
   4ec98:	mov	r2, r3
   4ec9c:	str	r0, [sp, #12]
   4eca0:	mov	r0, #7
   4eca4:	str	ip, [sp, #8]
   4eca8:	bl	4dda4 <ftello64@plt+0x3a050>
   4ecac:	ldr	r2, [sp, #12]
   4ecb0:	ldr	r3, [r4]
   4ecb4:	cmp	r2, r3
   4ecb8:	bne	4eccc <ftello64@plt+0x3af78>
   4ecbc:	add	sp, sp, #16
   4ecc0:	pop	{r4, lr}
   4ecc4:	add	sp, sp, #16
   4ecc8:	bx	lr
   4eccc:	bl	134b4 <__stack_chk_fail@plt>
   4ecd0:	andeq	r6, r7, r8, ror #19
   4ecd4:	push	{r1, r2, r3}
   4ecd8:	mov	r3, #0
   4ecdc:	push	{r4, lr}
   4ece0:	sub	sp, sp, #20
   4ece4:	ldr	r4, [pc, #72]	; 4ed34 <ftello64@plt+0x3afe0>
   4ece8:	ldr	r1, [sp, #28]
   4ecec:	add	ip, sp, #32
   4ecf0:	ldr	lr, [r4]
   4ecf4:	mov	r2, r0
   4ecf8:	stm	sp, {r1, ip}
   4ecfc:	mov	r0, #7
   4ed00:	mov	r1, r3
   4ed04:	str	lr, [sp, #12]
   4ed08:	str	ip, [sp, #8]
   4ed0c:	bl	4dda4 <ftello64@plt+0x3a050>
   4ed10:	ldr	r2, [sp, #12]
   4ed14:	ldr	r3, [r4]
   4ed18:	cmp	r2, r3
   4ed1c:	bne	4ed30 <ftello64@plt+0x3afdc>
   4ed20:	add	sp, sp, #20
   4ed24:	pop	{r4, lr}
   4ed28:	add	sp, sp, #12
   4ed2c:	bx	lr
   4ed30:	bl	134b4 <__stack_chk_fail@plt>
   4ed34:	andeq	r6, r7, r8, ror #19
   4ed38:	push	{r0, r1, r2, r3}
   4ed3c:	mov	r3, #0
   4ed40:	push	{r4, lr}
   4ed44:	sub	sp, sp, #16
   4ed48:	ldr	r4, [pc, #80]	; 4eda0 <ftello64@plt+0x3b04c>
   4ed4c:	ldr	r0, [sp, #24]
   4ed50:	add	ip, sp, #28
   4ed54:	ldr	r1, [r4]
   4ed58:	str	r0, [sp]
   4ed5c:	subs	r0, r0, r3
   4ed60:	mov	r2, r3
   4ed64:	movne	r0, #1
   4ed68:	str	r1, [sp, #12]
   4ed6c:	str	ip, [sp, #4]
   4ed70:	mov	r1, r3
   4ed74:	str	ip, [sp, #8]
   4ed78:	bl	4dda4 <ftello64@plt+0x3a050>
   4ed7c:	ldr	r2, [sp, #12]
   4ed80:	ldr	r3, [r4]
   4ed84:	cmp	r2, r3
   4ed88:	bne	4ed9c <ftello64@plt+0x3b048>
   4ed8c:	add	sp, sp, #16
   4ed90:	pop	{r4, lr}
   4ed94:	add	sp, sp, #16
   4ed98:	bx	lr
   4ed9c:	bl	134b4 <__stack_chk_fail@plt>
   4eda0:	andeq	r6, r7, r8, ror #19
   4eda4:	mov	r1, #0
   4eda8:	mov	r0, #1
   4edac:	b	4e154 <ftello64@plt+0x3a400>
   4edb0:	push	{r4, r5, r6, r7, r8, lr}
   4edb4:	subs	r7, r0, #0
   4edb8:	mov	r4, r1
   4edbc:	mov	r5, r2
   4edc0:	beq	4ee40 <ftello64@plt+0x3b0ec>
   4edc4:	ldrb	r3, [r7]
   4edc8:	cmp	r3, #0
   4edcc:	bne	4ee28 <ftello64@plt+0x3b0d4>
   4edd0:	cmp	r5, #0
   4edd4:	bne	4ede4 <ftello64@plt+0x3b090>
   4edd8:	ldr	r0, [pc, #132]	; 4ee64 <ftello64@plt+0x3b110>
   4eddc:	pop	{r4, r5, r6, r7, r8, lr}
   4ede0:	b	4ed38 <ftello64@plt+0x3afe4>
   4ede4:	ldr	r0, [pc, #124]	; 4ee68 <ftello64@plt+0x3b114>
   4ede8:	ldrb	r1, [r4], #1
   4edec:	bl	4ed38 <ftello64@plt+0x3afe4>
   4edf0:	cmp	r5, #1
   4edf4:	sub	r5, r5, #2
   4edf8:	beq	4edd8 <ftello64@plt+0x3b084>
   4edfc:	add	r5, r5, #1
   4ee00:	ldr	r6, [pc, #100]	; 4ee6c <ftello64@plt+0x3b118>
   4ee04:	add	r5, r4, r5
   4ee08:	ldrb	r1, [r4], #1
   4ee0c:	mov	r0, r6
   4ee10:	bl	4ed38 <ftello64@plt+0x3afe4>
   4ee14:	cmp	r4, r5
   4ee18:	bne	4ee08 <ftello64@plt+0x3b0b4>
   4ee1c:	cmp	r7, #0
   4ee20:	popeq	{r4, r5, r6, r7, r8, pc}
   4ee24:	b	4edd8 <ftello64@plt+0x3b084>
   4ee28:	mov	r1, r7
   4ee2c:	ldr	r0, [pc, #60]	; 4ee70 <ftello64@plt+0x3b11c>
   4ee30:	bl	4ec70 <ftello64@plt+0x3af1c>
   4ee34:	cmp	r5, #0
   4ee38:	beq	4edd8 <ftello64@plt+0x3b084>
   4ee3c:	b	4ede4 <ftello64@plt+0x3b090>
   4ee40:	cmp	r2, #0
   4ee44:	popeq	{r4, r5, r6, r7, r8, pc}
   4ee48:	ldr	r0, [pc, #24]	; 4ee68 <ftello64@plt+0x3b114>
   4ee4c:	ldrb	r1, [r4], #1
   4ee50:	bl	4ed38 <ftello64@plt+0x3afe4>
   4ee54:	cmp	r5, #1
   4ee58:	sub	r5, r5, #2
   4ee5c:	bne	4edfc <ftello64@plt+0x3b0a8>
   4ee60:	pop	{r4, r5, r6, r7, r8, pc}
   4ee64:	andeq	r5, r6, r8, asr #18
   4ee68:	strdeq	pc, [r5], -r8
   4ee6c:	andeq	r0, r6, r8, asr #29
   4ee70:	andeq	r4, r6, r8, lsr #5
   4ee74:	mov	r1, r0
   4ee78:	ldr	r0, [pc]	; 4ee80 <ftello64@plt+0x3b12c>
   4ee7c:	b	4ec70 <ftello64@plt+0x3af1c>
   4ee80:	andeq	r4, r6, ip, lsr #5
   4ee84:	push	{lr}		; (str lr, [sp, #-4]!)
   4ee88:	sub	sp, sp, #12
   4ee8c:	mov	r3, r1
   4ee90:	str	r2, [sp]
   4ee94:	ldr	r1, [pc, #12]	; 4eea8 <ftello64@plt+0x3b154>
   4ee98:	mov	r2, r0
   4ee9c:	mov	r0, #6
   4eea0:	bl	4ea10 <ftello64@plt+0x3acbc>
   4eea4:	bl	13cb8 <abort@plt>
   4eea8:	andeq	r4, r6, ip, asr #5
   4eeac:	push	{lr}		; (str lr, [sp, #-4]!)
   4eeb0:	sub	sp, sp, #12
   4eeb4:	stm	sp, {r1, r2}
   4eeb8:	mov	r2, r0
   4eebc:	ldr	r1, [pc, #8]	; 4eecc <ftello64@plt+0x3b178>
   4eec0:	mov	r0, #6
   4eec4:	bl	4ea10 <ftello64@plt+0x3acbc>
   4eec8:	bl	13cb8 <abort@plt>
   4eecc:	andeq	r4, r6, ip, ror #5
   4eed0:	mvn	r2, #0
   4eed4:	b	13ad8 <__explicit_bzero_chk@plt>
   4eed8:	push	{r4, r5, r6, lr}
   4eedc:	sub	sp, sp, #216	; 0xd8
   4eee0:	ldr	r4, [pc, #160]	; 4ef88 <ftello64@plt+0x3b234>
   4eee4:	mov	r5, r0
   4eee8:	mov	r6, r1
   4eeec:	ldr	r3, [r4]
   4eef0:	str	r3, [sp, #212]	; 0xd4
   4eef4:	bl	4977c <ftello64@plt+0x35a28>
   4eef8:	cmp	r0, #0
   4eefc:	moveq	r0, #1
   4ef00:	bne	4ef1c <ftello64@plt+0x3b1c8>
   4ef04:	ldr	r2, [sp, #212]	; 0xd4
   4ef08:	ldr	r3, [r4]
   4ef0c:	cmp	r2, r3
   4ef10:	bne	4ef84 <ftello64@plt+0x3b230>
   4ef14:	add	sp, sp, #216	; 0xd8
   4ef18:	pop	{r4, r5, r6, pc}
   4ef1c:	mov	r1, r5
   4ef20:	mov	r2, sp
   4ef24:	mov	r0, #3
   4ef28:	bl	13c70 <__xstat64@plt>
   4ef2c:	cmp	r0, #0
   4ef30:	beq	4ef3c <ftello64@plt+0x3b1e8>
   4ef34:	mov	r0, #0
   4ef38:	b	4ef04 <ftello64@plt+0x3b1b0>
   4ef3c:	mov	r1, r6
   4ef40:	add	r2, sp, #104	; 0x68
   4ef44:	mov	r0, #3
   4ef48:	bl	13c70 <__xstat64@plt>
   4ef4c:	cmp	r0, #0
   4ef50:	bne	4ef34 <ftello64@plt+0x3b1e0>
   4ef54:	ldrd	r0, [sp]
   4ef58:	ldrd	r2, [sp, #104]	; 0x68
   4ef5c:	cmp	r1, r3
   4ef60:	cmpeq	r0, r2
   4ef64:	bne	4ef34 <ftello64@plt+0x3b1e0>
   4ef68:	ldrd	r0, [sp, #96]	; 0x60
   4ef6c:	ldrd	r2, [sp, #200]	; 0xc8
   4ef70:	cmp	r1, r3
   4ef74:	cmpeq	r0, r2
   4ef78:	moveq	r0, #1
   4ef7c:	movne	r0, #0
   4ef80:	b	4ef04 <ftello64@plt+0x3b1b0>
   4ef84:	bl	134b4 <__stack_chk_fail@plt>
   4ef88:	andeq	r6, r7, r8, ror #19
   4ef8c:	cmp	r0, #100	; 0x64
   4ef90:	ldrls	r3, [pc, #16]	; 4efa8 <ftello64@plt+0x3b254>
   4ef94:	addls	r0, r3, r0, lsl #2
   4ef98:	ldrls	r0, [r0, #1244]	; 0x4dc
   4ef9c:	addls	r0, r3, r0
   4efa0:	ldrhi	r0, [pc, #4]	; 4efac <ftello64@plt+0x3b258>
   4efa4:	bx	lr
   4efa8:	andeq	r4, r6, r4, lsl r3
   4efac:	ldrdeq	ip, [r5], -r0
   4efb0:	uxth	r0, r0
   4efb4:	cmp	r0, #96	; 0x60
   4efb8:	beq	4f0a4 <ftello64@plt+0x3b350>
   4efbc:	bls	4eff4 <ftello64@plt+0x3b2a0>
   4efc0:	cmp	r0, #107	; 0x6b
   4efc4:	beq	4f094 <ftello64@plt+0x3b340>
   4efc8:	bls	4f024 <ftello64@plt+0x3b2d0>
   4efcc:	cmp	r0, #125	; 0x7d
   4efd0:	beq	4f084 <ftello64@plt+0x3b330>
   4efd4:	cmp	r0, #185	; 0xb9
   4efd8:	beq	4f06c <ftello64@plt+0x3b318>
   4efdc:	ldr	r2, [pc, #200]	; 4f0ac <ftello64@plt+0x3b358>
   4efe0:	ldr	r3, [pc, #200]	; 4f0b0 <ftello64@plt+0x3b35c>
   4efe4:	cmp	r0, #116	; 0x74
   4efe8:	moveq	r0, r2
   4efec:	movne	r0, r3
   4eff0:	bx	lr
   4eff4:	cmp	r0, #54	; 0x36
   4eff8:	beq	4f09c <ftello64@plt+0x3b348>
   4effc:	bls	4f044 <ftello64@plt+0x3b2f0>
   4f000:	cmp	r0, #94	; 0x5e
   4f004:	beq	4f08c <ftello64@plt+0x3b338>
   4f008:	bhi	4f07c <ftello64@plt+0x3b328>
   4f00c:	ldr	r2, [pc, #160]	; 4f0b4 <ftello64@plt+0x3b360>
   4f010:	ldr	r3, [pc, #152]	; 4f0b0 <ftello64@plt+0x3b35c>
   4f014:	cmp	r0, #57	; 0x39
   4f018:	moveq	r0, r2
   4f01c:	movne	r0, r3
   4f020:	bx	lr
   4f024:	cmp	r0, #98	; 0x62
   4f028:	beq	4f074 <ftello64@plt+0x3b320>
   4f02c:	ldr	r2, [pc, #132]	; 4f0b8 <ftello64@plt+0x3b364>
   4f030:	ldr	r3, [pc, #120]	; 4f0b0 <ftello64@plt+0x3b35c>
   4f034:	cmp	r0, #101	; 0x65
   4f038:	moveq	r0, r2
   4f03c:	movne	r0, r3
   4f040:	bx	lr
   4f044:	cmp	r0, #9
   4f048:	bne	4f054 <ftello64@plt+0x3b300>
   4f04c:	ldr	r0, [pc, #104]	; 4f0bc <ftello64@plt+0x3b368>
   4f050:	bx	lr
   4f054:	ldr	r2, [pc, #100]	; 4f0c0 <ftello64@plt+0x3b36c>
   4f058:	ldr	r3, [pc, #80]	; 4f0b0 <ftello64@plt+0x3b35c>
   4f05c:	cmp	r0, #17
   4f060:	moveq	r0, r2
   4f064:	movne	r0, r3
   4f068:	bx	lr
   4f06c:	ldr	r0, [pc, #80]	; 4f0c4 <ftello64@plt+0x3b370>
   4f070:	bx	lr
   4f074:	ldr	r0, [pc, #76]	; 4f0c8 <ftello64@plt+0x3b374>
   4f078:	bx	lr
   4f07c:	ldr	r0, [pc, #72]	; 4f0cc <ftello64@plt+0x3b378>
   4f080:	bx	lr
   4f084:	ldr	r0, [pc, #68]	; 4f0d0 <ftello64@plt+0x3b37c>
   4f088:	bx	lr
   4f08c:	ldr	r0, [pc, #64]	; 4f0d4 <ftello64@plt+0x3b380>
   4f090:	bx	lr
   4f094:	ldr	r0, [pc, #60]	; 4f0d8 <ftello64@plt+0x3b384>
   4f098:	bx	lr
   4f09c:	ldr	r0, [pc, #28]	; 4f0c0 <ftello64@plt+0x3b36c>
   4f0a0:	bx	lr
   4f0a4:	ldr	r0, [pc, #48]	; 4f0dc <ftello64@plt+0x3b388>
   4f0a8:	bx	lr
   4f0ac:	andeq	r3, r6, r4, lsl #19
   4f0b0:	strdeq	lr, [r5], -r8
   4f0b4:	andeq	ip, r5, r0, lsl #2
   4f0b8:	ldrdeq	r0, [r6], -r4
   4f0bc:	andeq	lr, r5, r0, lsr #8
   4f0c0:	andeq	r4, r6, r4, lsl #19
   4f0c4:	andeq	fp, r5, r4, lsr #10
   4f0c8:	andeq	r4, r6, r8, lsl #19
   4f0cc:	andeq	r6, r6, r8, asr #16
   4f0d0:	andeq	r6, r6, r8, lsl r6
   4f0d4:	muleq	r5, r8, fp
   4f0d8:	muleq	r6, r4, r1
   4f0dc:	andeq	r6, r6, ip, asr r8
   4f0e0:	push	{r4, r5, r6, lr}
   4f0e4:	ldr	r5, [pc, #44]	; 4f118 <ftello64@plt+0x3b3c4>
   4f0e8:	ldr	r3, [r5]
   4f0ec:	cmp	r3, #0
   4f0f0:	popeq	{r4, r5, r6, pc}
   4f0f4:	ldr	r4, [r3]
   4f0f8:	ldr	r3, [r3, #4]
   4f0fc:	blx	r3
   4f100:	ldr	r0, [r5]
   4f104:	bl	13358 <free@plt>
   4f108:	subs	r3, r4, #0
   4f10c:	str	r4, [r5]
   4f110:	bne	4f0f4 <ftello64@plt+0x3b3a0>
   4f114:	pop	{r4, r5, r6, pc}
   4f118:	strdeq	r7, [r7], -ip
   4f11c:	sub	r2, r0, #1
   4f120:	cmp	r2, #1
   4f124:	bhi	4f168 <ftello64@plt+0x3b414>
   4f128:	cmp	r1, #0
   4f12c:	push	{r4, lr}
   4f130:	mov	r4, r1
   4f134:	beq	4f154 <ftello64@plt+0x3b400>
   4f138:	cmp	r0, #1
   4f13c:	movne	r0, #2
   4f140:	bl	13790 <_gpgrt_get_std_stream@plt>
   4f144:	mov	r1, r0
   4f148:	mov	r0, r4
   4f14c:	pop	{r4, lr}
   4f150:	b	13a0c <gpgrt_fputs@plt>
   4f154:	cmp	r0, #1
   4f158:	movne	r0, #2
   4f15c:	bl	13790 <_gpgrt_get_std_stream@plt>
   4f160:	pop	{r4, lr}
   4f164:	b	134f0 <gpgrt_fflush@plt>
   4f168:	mvn	r0, #0
   4f16c:	bx	lr
   4f170:	push	{r4, r5, r6, lr}
   4f174:	ldr	r6, [pc, #84]	; 4f1d0 <ftello64@plt+0x3b47c>
   4f178:	ldr	r5, [r6]
   4f17c:	cmp	r5, #0
   4f180:	beq	4f1b0 <ftello64@plt+0x3b45c>
   4f184:	ldr	r3, [r5, #4]
   4f188:	cmp	r0, r3
   4f18c:	popeq	{r4, r5, r6, pc}
   4f190:	mov	r3, r5
   4f194:	b	4f1a4 <ftello64@plt+0x3b450>
   4f198:	ldr	r2, [r3, #4]
   4f19c:	cmp	r2, r0
   4f1a0:	popeq	{r4, r5, r6, pc}
   4f1a4:	ldr	r3, [r3]
   4f1a8:	cmp	r3, #0
   4f1ac:	bne	4f198 <ftello64@plt+0x3b444>
   4f1b0:	mov	r4, r0
   4f1b4:	mov	r0, #8
   4f1b8:	bl	136b8 <malloc@plt>
   4f1bc:	cmp	r0, #0
   4f1c0:	strne	r0, [r6]
   4f1c4:	strne	r4, [r0, #4]
   4f1c8:	strne	r5, [r0]
   4f1cc:	pop	{r4, r5, r6, pc}
   4f1d0:	strdeq	r7, [r7], -ip
   4f1d4:	bx	lr
   4f1d8:	ldr	r3, [pc, #136]	; 4f268 <ftello64@plt+0x3b514>
   4f1dc:	push	{r4, r5, r6, lr}
   4f1e0:	str	r0, [r3, #4]
   4f1e4:	ldr	r0, [pc, #128]	; 4f26c <ftello64@plt+0x3b518>
   4f1e8:	bl	5b4e0 <ftello64@plt+0x4778c>
   4f1ec:	mov	r0, #0
   4f1f0:	bl	4b090 <ftello64@plt+0x3733c>
   4f1f4:	ldr	r0, [pc, #116]	; 4f270 <ftello64@plt+0x3b51c>
   4f1f8:	bl	135bc <gcry_check_version@plt>
   4f1fc:	subs	r4, r0, #0
   4f200:	beq	4f23c <ftello64@plt+0x3b4e8>
   4f204:	bl	13b8c <gpg_err_init@plt>
   4f208:	ldr	r0, [pc, #100]	; 4f274 <ftello64@plt+0x3b520>
   4f20c:	bl	134c0 <gpgrt_set_alloc_func@plt>
   4f210:	mov	r0, #0
   4f214:	bl	13790 <_gpgrt_get_std_stream@plt>
   4f218:	mov	r0, #1
   4f21c:	bl	13790 <_gpgrt_get_std_stream@plt>
   4f220:	mov	r0, #2
   4f224:	bl	13790 <_gpgrt_get_std_stream@plt>
   4f228:	ldr	r0, [pc, #72]	; 4f278 <ftello64@plt+0x3b524>
   4f22c:	bl	4ba30 <ftello64@plt+0x37cdc>
   4f230:	ldr	r0, [pc, #68]	; 4f27c <ftello64@plt+0x3b528>
   4f234:	pop	{r4, r5, r6, lr}
   4f238:	b	4e85c <ftello64@plt+0x3ab08>
   4f23c:	mov	r2, #5
   4f240:	ldr	r1, [pc, #56]	; 4f280 <ftello64@plt+0x3b52c>
   4f244:	bl	13484 <dcgettext@plt>
   4f248:	mov	r5, r0
   4f24c:	mov	r0, r4
   4f250:	bl	135bc <gcry_check_version@plt>
   4f254:	ldr	r2, [pc, #20]	; 4f270 <ftello64@plt+0x3b51c>
   4f258:	ldr	r1, [pc, #36]	; 4f284 <ftello64@plt+0x3b530>
   4f25c:	mov	r3, r0
   4f260:	mov	r0, r5
   4f264:	bl	4eba8 <ftello64@plt+0x3ae54>
   4f268:	strdeq	r7, [r7], -ip
   4f26c:	andeq	pc, r4, r0, ror #1
   4f270:	andeq	r4, r6, ip, lsl #19
   4f274:	strdeq	r3, [r1], -r4
   4f278:	andeq	pc, r4, ip, lsl r1	; <UNPREDICTABLE>
   4f27c:	andeq	r0, r5, r0, ror r6
   4f280:	muleq	r6, r4, r9
   4f284:	andeq	fp, r5, r4, asr #11
   4f288:	ldrb	r3, [r0, #1]
   4f28c:	mov	r2, r0
   4f290:	cmp	r3, #0
   4f294:	beq	4f340 <ftello64@plt+0x3b5ec>
   4f298:	ldrb	r1, [r0, #2]
   4f29c:	cmp	r3, #114	; 0x72
   4f2a0:	movne	r0, #0
   4f2a4:	moveq	r0, #256	; 0x100
   4f2a8:	cmp	r1, #0
   4f2ac:	bxeq	lr
   4f2b0:	ldrb	r3, [r2, #3]
   4f2b4:	cmp	r1, #119	; 0x77
   4f2b8:	orreq	r0, r0, #128	; 0x80
   4f2bc:	cmp	r3, #0
   4f2c0:	bxeq	lr
   4f2c4:	cmp	r3, #120	; 0x78
   4f2c8:	ldrb	r3, [r2, #4]
   4f2cc:	orreq	r0, r0, #64	; 0x40
   4f2d0:	cmp	r3, #0
   4f2d4:	bxeq	lr
   4f2d8:	cmp	r3, #114	; 0x72
   4f2dc:	ldrb	r3, [r2, #5]
   4f2e0:	orreq	r0, r0, #32
   4f2e4:	cmp	r3, #0
   4f2e8:	bxeq	lr
   4f2ec:	cmp	r3, #119	; 0x77
   4f2f0:	ldrb	r3, [r2, #6]
   4f2f4:	orreq	r0, r0, #16
   4f2f8:	cmp	r3, #0
   4f2fc:	bxeq	lr
   4f300:	cmp	r3, #120	; 0x78
   4f304:	ldrb	r3, [r2, #7]
   4f308:	orreq	r0, r0, #8
   4f30c:	cmp	r3, #0
   4f310:	bxeq	lr
   4f314:	cmp	r3, #114	; 0x72
   4f318:	ldrb	r3, [r2, #8]
   4f31c:	orreq	r0, r0, #4
   4f320:	cmp	r3, #0
   4f324:	bxeq	lr
   4f328:	cmp	r3, #119	; 0x77
   4f32c:	ldrb	r3, [r2, #9]
   4f330:	orreq	r0, r0, #2
   4f334:	cmp	r3, #120	; 0x78
   4f338:	orreq	r0, r0, #1
   4f33c:	bx	lr
   4f340:	mov	r0, r3
   4f344:	bx	lr
   4f348:	bx	lr
   4f34c:	push	{r4, r5, lr}
   4f350:	sub	sp, sp, #28
   4f354:	ldr	r4, [pc, #160]	; 4f3fc <ftello64@plt+0x3b6a8>
   4f358:	mov	r1, sp
   4f35c:	mov	r0, #4
   4f360:	ldr	r3, [r4]
   4f364:	str	r3, [sp, #20]
   4f368:	bl	134d8 <getrlimit64@plt>
   4f36c:	mov	r1, sp
   4f370:	cmp	r0, #0
   4f374:	movne	r2, #0
   4f378:	movne	r3, #0
   4f37c:	mov	r0, #4
   4f380:	strdne	r2, [sp, #8]
   4f384:	mov	r2, #0
   4f388:	mov	r3, #0
   4f38c:	strd	r2, [sp]
   4f390:	bl	132ec <setrlimit64@plt>
   4f394:	cmp	r0, #0
   4f398:	beq	4f3b8 <ftello64@plt+0x3b664>
   4f39c:	bl	138b0 <__errno_location@plt>
   4f3a0:	ldr	r3, [r0]
   4f3a4:	mov	r5, r0
   4f3a8:	sub	r3, r3, #22
   4f3ac:	bics	r3, r3, #16
   4f3b0:	moveq	r0, #1
   4f3b4:	bne	4f3d4 <ftello64@plt+0x3b680>
   4f3b8:	ldr	r2, [sp, #20]
   4f3bc:	ldr	r3, [r4]
   4f3c0:	cmp	r2, r3
   4f3c4:	bne	4f3d0 <ftello64@plt+0x3b67c>
   4f3c8:	add	sp, sp, #28
   4f3cc:	pop	{r4, r5, pc}
   4f3d0:	bl	134b4 <__stack_chk_fail@plt>
   4f3d4:	ldr	r1, [pc, #36]	; 4f400 <ftello64@plt+0x3b6ac>
   4f3d8:	mov	r2, #5
   4f3dc:	mov	r0, #0
   4f3e0:	bl	13484 <dcgettext@plt>
   4f3e4:	mov	r4, r0
   4f3e8:	ldr	r0, [r5]
   4f3ec:	bl	136e8 <strerror@plt>
   4f3f0:	mov	r1, r0
   4f3f4:	mov	r0, r4
   4f3f8:	bl	4eba8 <ftello64@plt+0x3ae54>
   4f3fc:	andeq	r6, r7, r8, ror #19
   4f400:	strdeq	r4, [r6], -r8
   4f404:	push	{r4, lr}
   4f408:	sub	sp, sp, #24
   4f40c:	ldr	r4, [pc, #76]	; 4f460 <ftello64@plt+0x3b70c>
   4f410:	mov	r1, sp
   4f414:	mov	r0, #4
   4f418:	ldr	r3, [r4]
   4f41c:	str	r3, [sp, #20]
   4f420:	bl	134d8 <getrlimit64@plt>
   4f424:	cmp	r0, #0
   4f428:	bne	4f440 <ftello64@plt+0x3b6ec>
   4f42c:	ldrd	r2, [sp, #8]
   4f430:	mov	r1, sp
   4f434:	mov	r0, #4
   4f438:	strd	r2, [sp]
   4f43c:	bl	132ec <setrlimit64@plt>
   4f440:	ldr	r2, [sp, #20]
   4f444:	ldr	r3, [r4]
   4f448:	mov	r0, #1
   4f44c:	cmp	r2, r3
   4f450:	bne	4f45c <ftello64@plt+0x3b708>
   4f454:	add	sp, sp, #24
   4f458:	pop	{r4, pc}
   4f45c:	bl	134b4 <__stack_chk_fail@plt>
   4f460:	andeq	r6, r7, r8, ror #19
   4f464:	ldr	r3, [pc, #8]	; 4f474 <ftello64@plt+0x3b720>
   4f468:	mov	r2, #1
   4f46c:	str	r2, [r3]
   4f470:	bx	lr
   4f474:	andeq	r8, r7, r4
   4f478:	push	{r4, r5, r6, lr}
   4f47c:	mov	r5, r0
   4f480:	ldr	r4, [pc, #48]	; 4f4b8 <ftello64@plt+0x3b764>
   4f484:	ldr	r3, [r4, #4]
   4f488:	cmp	r3, #0
   4f48c:	beq	4f4a0 <ftello64@plt+0x3b74c>
   4f490:	mov	r3, #8
   4f494:	str	r3, [r5]
   4f498:	ldr	r0, [pc, #28]	; 4f4bc <ftello64@plt+0x3b768>
   4f49c:	pop	{r4, r5, r6, pc}
   4f4a0:	mov	r1, #8
   4f4a4:	add	r0, r4, r1
   4f4a8:	bl	13bb0 <gcry_create_nonce@plt>
   4f4ac:	mov	r3, #1
   4f4b0:	str	r3, [r4, #4]
   4f4b4:	b	4f490 <ftello64@plt+0x3b73c>
   4f4b8:	andeq	r8, r7, r4
   4f4bc:	andeq	r8, r7, ip
   4f4c0:	push	{r4, lr}
   4f4c4:	sub	sp, sp, #8
   4f4c8:	ldr	r4, [pc, #48]	; 4f500 <ftello64@plt+0x3b7ac>
   4f4cc:	mov	r0, sp
   4f4d0:	mov	r1, #4
   4f4d4:	ldr	r3, [r4]
   4f4d8:	str	r3, [sp, #4]
   4f4dc:	bl	13bb0 <gcry_create_nonce@plt>
   4f4e0:	ldr	r2, [sp, #4]
   4f4e4:	ldr	r3, [r4]
   4f4e8:	ldr	r0, [sp]
   4f4ec:	cmp	r2, r3
   4f4f0:	bne	4f4fc <ftello64@plt+0x3b7a8>
   4f4f4:	add	sp, sp, #8
   4f4f8:	pop	{r4, pc}
   4f4fc:	bl	134b4 <__stack_chk_fail@plt>
   4f500:	andeq	r6, r7, r8, ror #19
   4f504:	b	13460 <sleep@plt>
   4f508:	push	{r4, r5, r6, lr}
   4f50c:	sub	sp, sp, #24
   4f510:	ldr	r6, [pc, #144]	; 4f5a8 <ftello64@plt+0x3b854>
   4f514:	cmp	r0, #0
   4f518:	ldr	r3, [r6]
   4f51c:	str	r3, [sp, #20]
   4f520:	beq	4f58c <ftello64@plt+0x3b838>
   4f524:	ldr	r3, [pc, #128]	; 4f5ac <ftello64@plt+0x3b858>
   4f528:	add	r5, sp, #12
   4f52c:	add	r4, sp, #4
   4f530:	umull	r2, r3, r3, r0
   4f534:	lsr	r3, r3, #18
   4f538:	str	r3, [sp, #4]
   4f53c:	rsb	r2, r3, r3, lsl #5
   4f540:	rsb	r2, r2, r2, lsl #6
   4f544:	add	r3, r3, r2, lsl #3
   4f548:	sub	r0, r0, r3, lsl #6
   4f54c:	rsb	r3, r0, r0, lsl #5
   4f550:	add	r0, r0, r3, lsl #2
   4f554:	lsl	r0, r0, #3
   4f558:	str	r0, [sp, #8]
   4f55c:	b	4f578 <ftello64@plt+0x3b824>
   4f560:	bl	138b0 <__errno_location@plt>
   4f564:	ldr	r3, [r0]
   4f568:	cmp	r3, #4
   4f56c:	bne	4f58c <ftello64@plt+0x3b838>
   4f570:	ldm	r5, {r0, r1}
   4f574:	stm	r4, {r0, r1}
   4f578:	mov	r1, r5
   4f57c:	mov	r0, r4
   4f580:	bl	133a0 <nanosleep@plt>
   4f584:	cmp	r0, #0
   4f588:	blt	4f560 <ftello64@plt+0x3b80c>
   4f58c:	ldr	r2, [sp, #20]
   4f590:	ldr	r3, [r6]
   4f594:	cmp	r2, r3
   4f598:	bne	4f5a4 <ftello64@plt+0x3b850>
   4f59c:	add	sp, sp, #24
   4f5a0:	pop	{r4, r5, r6, pc}
   4f5a4:	bl	134b4 <__stack_chk_fail@plt>
   4f5a8:	andeq	r6, r7, r8, ror #19
   4f5ac:	tstmi	fp, #2096	; 0x830
   4f5b0:	bx	lr
   4f5b4:	bx	lr
   4f5b8:	ldr	r3, [pc, #184]	; 4f678 <ftello64@plt+0x3b924>
   4f5bc:	ldr	r3, [r3]
   4f5c0:	cmp	r3, #0
   4f5c4:	cmpne	r0, #0
   4f5c8:	beq	4f670 <ftello64@plt+0x3b91c>
   4f5cc:	ldrb	r3, [r0]
   4f5d0:	cmp	r3, #45	; 0x2d
   4f5d4:	bne	4f670 <ftello64@plt+0x3b91c>
   4f5d8:	ldrb	r3, [r0, #1]
   4f5dc:	cmp	r3, #38	; 0x26
   4f5e0:	bne	4f670 <ftello64@plt+0x3b91c>
   4f5e4:	ldrb	r3, [r0, #2]
   4f5e8:	add	r0, r0, #2
   4f5ec:	sub	r1, r3, #48	; 0x30
   4f5f0:	cmp	r1, #9
   4f5f4:	bhi	4f648 <ftello64@plt+0x3b8f4>
   4f5f8:	mov	ip, r0
   4f5fc:	push	{lr}		; (str lr, [sp, #-4]!)
   4f600:	ldrb	r3, [ip, #1]!
   4f604:	sub	lr, r3, #48	; 0x30
   4f608:	cmp	lr, #9
   4f60c:	bls	4f600 <ftello64@plt+0x3b8ac>
   4f610:	cmp	r3, #0
   4f614:	bne	4f640 <ftello64@plt+0x3b8ec>
   4f618:	cmp	r2, #0
   4f61c:	beq	4f630 <ftello64@plt+0x3b8dc>
   4f620:	mov	r1, r3
   4f624:	mov	r2, #10
   4f628:	pop	{lr}		; (ldr lr, [sp], #4)
   4f62c:	b	132a4 <strtol@plt>
   4f630:	mov	r1, r2
   4f634:	pop	{lr}		; (ldr lr, [sp], #4)
   4f638:	mov	r2, #10
   4f63c:	b	132a4 <strtol@plt>
   4f640:	mvn	r0, #0
   4f644:	pop	{pc}		; (ldr pc, [sp], #4)
   4f648:	cmp	r3, #0
   4f64c:	bne	4f670 <ftello64@plt+0x3b91c>
   4f650:	cmp	r2, #0
   4f654:	beq	4f664 <ftello64@plt+0x3b910>
   4f658:	mov	r1, r3
   4f65c:	mov	r2, #10
   4f660:	b	132a4 <strtol@plt>
   4f664:	mov	r1, r2
   4f668:	mov	r2, #10
   4f66c:	b	132a4 <strtol@plt>
   4f670:	mvn	r0, #0
   4f674:	bx	lr
   4f678:	andeq	r8, r7, r4
   4f67c:	b	13520 <tmpfile64@plt>
   4f680:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4f684:	mov	r1, #1
   4f688:	mov	r8, r0
   4f68c:	mov	r0, #0
   4f690:	bl	13a78 <fcntl64@plt>
   4f694:	cmn	r0, #1
   4f698:	beq	4f7dc <ftello64@plt+0x3ba88>
   4f69c:	mov	r6, #0
   4f6a0:	mov	r1, #1
   4f6a4:	mov	r0, r1
   4f6a8:	bl	13a78 <fcntl64@plt>
   4f6ac:	cmn	r0, #1
   4f6b0:	beq	4f808 <ftello64@plt+0x3bab4>
   4f6b4:	mov	r4, #0
   4f6b8:	mov	r1, #1
   4f6bc:	mov	r0, #2
   4f6c0:	bl	13a78 <fcntl64@plt>
   4f6c4:	cmn	r0, #1
   4f6c8:	beq	4f738 <ftello64@plt+0x3b9e4>
   4f6cc:	ldr	r3, [pc, #392]	; 4f85c <ftello64@plt+0x3bb08>
   4f6d0:	cmp	r4, #2
   4f6d4:	cmpne	r6, #2
   4f6d8:	moveq	r7, #1
   4f6dc:	ldr	r5, [r3]
   4f6e0:	movne	r7, #0
   4f6e4:	mov	r9, #0
   4f6e8:	cmp	r5, #0
   4f6ec:	beq	4f72c <ftello64@plt+0x3b9d8>
   4f6f0:	cmp	r6, #1
   4f6f4:	beq	4f784 <ftello64@plt+0x3ba30>
   4f6f8:	cmp	r4, #1
   4f6fc:	beq	4f7a0 <ftello64@plt+0x3ba4c>
   4f700:	cmp	r9, #1
   4f704:	beq	4f7bc <ftello64@plt+0x3ba68>
   4f708:	cmp	r7, #0
   4f70c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f710:	mov	r3, r8
   4f714:	mov	r0, r5
   4f718:	ldr	r2, [pc, #320]	; 4f860 <ftello64@plt+0x3bb0c>
   4f71c:	mov	r1, #1
   4f720:	bl	139c4 <__fprintf_chk@plt>
   4f724:	mov	r0, #3
   4f728:	bl	137b4 <exit@plt>
   4f72c:	cmp	r7, #0
   4f730:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f734:	b	4f724 <ftello64@plt+0x3b9d0>
   4f738:	bl	138b0 <__errno_location@plt>
   4f73c:	ldr	r3, [r0]
   4f740:	cmp	r3, #9
   4f744:	bne	4f6cc <ftello64@plt+0x3b978>
   4f748:	mov	r1, #1
   4f74c:	ldr	r0, [pc, #272]	; 4f864 <ftello64@plt+0x3bb10>
   4f750:	bl	13670 <open64@plt>
   4f754:	cmp	r0, #2
   4f758:	beq	4f834 <ftello64@plt+0x3bae0>
   4f75c:	cmp	r4, #0
   4f760:	bne	4f724 <ftello64@plt+0x3b9d0>
   4f764:	ldr	r3, [pc, #252]	; 4f868 <ftello64@plt+0x3bb14>
   4f768:	ldr	r5, [r3]
   4f76c:	cmp	r5, #0
   4f770:	beq	4f724 <ftello64@plt+0x3b9d0>
   4f774:	cmp	r6, #1
   4f778:	bne	4f710 <ftello64@plt+0x3b9bc>
   4f77c:	mov	r7, r6
   4f780:	mov	r9, #2
   4f784:	mov	r3, r8
   4f788:	ldr	r2, [pc, #220]	; 4f86c <ftello64@plt+0x3bb18>
   4f78c:	mov	r1, #1
   4f790:	mov	r0, r5
   4f794:	bl	139c4 <__fprintf_chk@plt>
   4f798:	cmp	r4, #1
   4f79c:	bne	4f700 <ftello64@plt+0x3b9ac>
   4f7a0:	mov	r1, r4
   4f7a4:	mov	r3, r8
   4f7a8:	ldr	r2, [pc, #192]	; 4f870 <ftello64@plt+0x3bb1c>
   4f7ac:	mov	r0, r5
   4f7b0:	bl	139c4 <__fprintf_chk@plt>
   4f7b4:	cmp	r9, #1
   4f7b8:	bne	4f708 <ftello64@plt+0x3b9b4>
   4f7bc:	mov	r1, r9
   4f7c0:	mov	r3, r8
   4f7c4:	ldr	r2, [pc, #168]	; 4f874 <ftello64@plt+0x3bb20>
   4f7c8:	mov	r0, r5
   4f7cc:	bl	139c4 <__fprintf_chk@plt>
   4f7d0:	cmp	r7, #0
   4f7d4:	bne	4f710 <ftello64@plt+0x3b9bc>
   4f7d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4f7dc:	bl	138b0 <__errno_location@plt>
   4f7e0:	ldr	r3, [r0]
   4f7e4:	cmp	r3, #9
   4f7e8:	bne	4f69c <ftello64@plt+0x3b948>
   4f7ec:	mov	r1, #0
   4f7f0:	ldr	r0, [pc, #108]	; 4f864 <ftello64@plt+0x3bb10>
   4f7f4:	bl	13670 <open64@plt>
   4f7f8:	cmp	r0, #0
   4f7fc:	moveq	r6, #1
   4f800:	movne	r6, #2
   4f804:	b	4f6a0 <ftello64@plt+0x3b94c>
   4f808:	bl	138b0 <__errno_location@plt>
   4f80c:	ldr	r3, [r0]
   4f810:	cmp	r3, #9
   4f814:	bne	4f6b4 <ftello64@plt+0x3b960>
   4f818:	mov	r1, #1
   4f81c:	ldr	r0, [pc, #64]	; 4f864 <ftello64@plt+0x3bb10>
   4f820:	bl	13670 <open64@plt>
   4f824:	cmp	r0, #1
   4f828:	mov	r4, r0
   4f82c:	movne	r4, #2
   4f830:	b	4f6b8 <ftello64@plt+0x3b964>
   4f834:	cmp	r4, #2
   4f838:	cmpne	r6, #2
   4f83c:	moveq	r7, #1
   4f840:	movne	r7, #0
   4f844:	cmp	r4, #0
   4f848:	bne	4f72c <ftello64@plt+0x3b9d8>
   4f84c:	ldr	r3, [pc, #20]	; 4f868 <ftello64@plt+0x3bb14>
   4f850:	mov	r9, #1
   4f854:	ldr	r5, [r3]
   4f858:	b	4f6e8 <ftello64@plt+0x3b994>
   4f85c:	andeq	r7, r7, r0, lsl #4
   4f860:	muleq	r6, r0, sl
   4f864:	andeq	r0, r6, r4, lsr #4
   4f868:	andeq	r7, r7, ip, lsl #4
   4f86c:	andeq	r4, r6, r8, lsl sl
   4f870:	andeq	r4, r6, r0, asr #20
   4f874:	andeq	r4, r6, r8, ror #20
   4f878:	subs	r2, r0, #0
   4f87c:	bxne	lr
   4f880:	ldr	r1, [pc, #4]	; 4f88c <ftello64@plt+0x3bb38>
   4f884:	ldr	r0, [pc, #4]	; 4f890 <ftello64@plt+0x3bb3c>
   4f888:	b	4eac0 <ftello64@plt+0x3ad6c>
   4f88c:	ldrdeq	r4, [r6], -r0
   4f890:	strdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   4f894:	b	13b98 <remove@plt>
   4f898:	push	{r4, r5, r6, r7, r8, lr}
   4f89c:	subs	r8, r2, #0
   4f8a0:	mov	r6, r0
   4f8a4:	mov	r7, r1
   4f8a8:	beq	4f95c <ftello64@plt+0x3bc08>
   4f8ac:	ldr	r3, [r8]
   4f8b0:	cmp	r3, #0
   4f8b4:	bne	4f954 <ftello64@plt+0x3bc00>
   4f8b8:	mov	r1, r7
   4f8bc:	mov	r0, r6
   4f8c0:	bl	13778 <rename@plt>
   4f8c4:	cmp	r0, #0
   4f8c8:	bne	4f8d8 <ftello64@plt+0x3bb84>
   4f8cc:	mov	r4, #0
   4f8d0:	mov	r0, r4
   4f8d4:	pop	{r4, r5, r6, r7, r8, pc}
   4f8d8:	ldr	r3, [pc, #184]	; 4f998 <ftello64@plt+0x3bc44>
   4f8dc:	ldr	r4, [r3]
   4f8e0:	bl	1385c <gpg_err_code_from_syserror@plt>
   4f8e4:	cmp	r0, #0
   4f8e8:	beq	4f8cc <ftello64@plt+0x3bb78>
   4f8ec:	ldr	r3, [r8]
   4f8f0:	lsl	r4, r4, #24
   4f8f4:	and	r4, r4, #2130706432	; 0x7f000000
   4f8f8:	uxth	r0, r0
   4f8fc:	cmp	r3, #0
   4f900:	orr	r4, r4, r0
   4f904:	beq	4f98c <ftello64@plt+0x3bc38>
   4f908:	cmp	r4, #0
   4f90c:	beq	4f8cc <ftello64@plt+0x3bb78>
   4f910:	bl	58c04 <ftello64@plt+0x44eb0>
   4f914:	mov	r3, #0
   4f918:	str	r3, [r8]
   4f91c:	mov	r2, #5
   4f920:	ldr	r1, [pc, #116]	; 4f99c <ftello64@plt+0x3bc48>
   4f924:	mov	r0, #0
   4f928:	bl	13484 <dcgettext@plt>
   4f92c:	mov	r5, r0
   4f930:	mov	r0, r4
   4f934:	bl	13b50 <gpg_strerror@plt>
   4f938:	mov	r2, r7
   4f93c:	mov	r1, r6
   4f940:	mov	r3, r0
   4f944:	mov	r0, r5
   4f948:	bl	4eb24 <ftello64@plt+0x3add0>
   4f94c:	mov	r0, r4
   4f950:	pop	{r4, r5, r6, r7, r8, pc}
   4f954:	bl	58b90 <ftello64@plt+0x44e3c>
   4f958:	b	4f8b8 <ftello64@plt+0x3bb64>
   4f95c:	bl	13778 <rename@plt>
   4f960:	cmp	r0, #0
   4f964:	beq	4f8cc <ftello64@plt+0x3bb78>
   4f968:	ldr	r3, [pc, #40]	; 4f998 <ftello64@plt+0x3bc44>
   4f96c:	ldr	r4, [r3]
   4f970:	bl	1385c <gpg_err_code_from_syserror@plt>
   4f974:	cmp	r0, #0
   4f978:	beq	4f8cc <ftello64@plt+0x3bb78>
   4f97c:	lsl	r4, r4, #24
   4f980:	and	r4, r4, #2130706432	; 0x7f000000
   4f984:	uxth	r0, r0
   4f988:	orr	r4, r4, r0
   4f98c:	cmp	r4, #0
   4f990:	bne	4f91c <ftello64@plt+0x3bbc8>
   4f994:	b	4f8cc <ftello64@plt+0x3bb78>
   4f998:	andeq	r8, r7, r0
   4f99c:	andeq	r4, r6, r4, lsl fp
   4f9a0:	subs	r3, r1, #0
   4f9a4:	push	{r4, lr}
   4f9a8:	moveq	r1, r3
   4f9ac:	mov	r4, r0
   4f9b0:	beq	4f9cc <ftello64@plt+0x3bc78>
   4f9b4:	ldrb	r1, [r3]
   4f9b8:	cmp	r1, #0
   4f9bc:	beq	4f9cc <ftello64@plt+0x3bc78>
   4f9c0:	mov	r0, r3
   4f9c4:	bl	4f288 <ftello64@plt+0x3b534>
   4f9c8:	mov	r1, r0
   4f9cc:	mov	r0, r4
   4f9d0:	pop	{r4, lr}
   4f9d4:	b	138ec <mkdir@plt>
   4f9d8:	b	1352c <chdir@plt>
   4f9dc:	subs	r3, r1, #0
   4f9e0:	push	{r4, lr}
   4f9e4:	moveq	r1, r3
   4f9e8:	mov	r4, r0
   4f9ec:	beq	4fa08 <ftello64@plt+0x3bcb4>
   4f9f0:	ldrb	r1, [r3]
   4f9f4:	cmp	r1, #0
   4f9f8:	beq	4fa08 <ftello64@plt+0x3bcb4>
   4f9fc:	mov	r0, r3
   4fa00:	bl	4f288 <ftello64@plt+0x3b534>
   4fa04:	mov	r1, r0
   4fa08:	mov	r0, r4
   4fa0c:	pop	{r4, lr}
   4fa10:	b	13c58 <chmod@plt>
   4fa14:	ldr	r3, [pc, #476]	; 4fbf8 <ftello64@plt+0x3bea4>
   4fa18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4fa1c:	sub	sp, sp, #28
   4fa20:	ldr	r3, [r3]
   4fa24:	mov	r9, r0
   4fa28:	str	r3, [sp, #20]
   4fa2c:	bl	13814 <strlen@plt>
   4fa30:	cmp	r0, #5
   4fa34:	bls	4fbcc <ftello64@plt+0x3be78>
   4fa38:	sub	r0, r0, #6
   4fa3c:	add	r6, r9, r0
   4fa40:	mov	r0, r6
   4fa44:	ldr	r1, [pc, #432]	; 4fbfc <ftello64@plt+0x3bea8>
   4fa48:	bl	1328c <strcmp@plt>
   4fa4c:	cmp	r0, #0
   4fa50:	bne	4fbcc <ftello64@plt+0x3be78>
   4fa54:	bl	138b0 <__errno_location@plt>
   4fa58:	mov	r1, #8
   4fa5c:	ldr	r8, [pc, #412]	; 4fc00 <ftello64@plt+0x3beac>
   4fa60:	ldr	r7, [pc, #412]	; 4fc04 <ftello64@plt+0x3beb0>
   4fa64:	ldr	fp, [pc, #412]	; 4fc08 <ftello64@plt+0x3beb4>
   4fa68:	mov	sl, r0
   4fa6c:	add	r0, sp, r1
   4fa70:	ldr	r3, [sl]
   4fa74:	str	r3, [sp, #4]
   4fa78:	bl	13bb0 <gcry_create_nonce@plt>
   4fa7c:	ldrd	r4, [sp, #8]
   4fa80:	b	4faac <ftello64@plt+0x3bd58>
   4fa84:	ldr	r0, [sl]
   4fa88:	cmp	r0, #17
   4fa8c:	bne	4fbdc <ftello64@plt+0x3be88>
   4fa90:	ldrd	r4, [sp, #8]
   4fa94:	ldr	r3, [pc, #368]	; 4fc0c <ftello64@plt+0x3beb8>
   4fa98:	adds	r4, r4, r3
   4fa9c:	adc	r5, r5, #0
   4faa0:	subs	r8, r8, #1
   4faa4:	strd	r4, [sp, #8]
   4faa8:	beq	4fbd0 <ftello64@plt+0x3be7c>
   4faac:	mov	r2, #62	; 0x3e
   4fab0:	mov	r3, #0
   4fab4:	mov	r0, r4
   4fab8:	mov	r1, r5
   4fabc:	bl	5b308 <ftello64@plt+0x475b4>
   4fac0:	mov	r3, #0
   4fac4:	mov	r0, r4
   4fac8:	mov	r1, r5
   4facc:	ldrb	ip, [r7, r2]
   4fad0:	mov	r2, #62	; 0x3e
   4fad4:	strb	ip, [r6]
   4fad8:	bl	5b308 <ftello64@plt+0x475b4>
   4fadc:	mov	r2, #62	; 0x3e
   4fae0:	mov	r3, #0
   4fae4:	bl	5b308 <ftello64@plt+0x475b4>
   4fae8:	mov	r3, #0
   4faec:	mov	r0, r4
   4faf0:	mov	r1, r5
   4faf4:	ldrb	ip, [r7, r2]
   4faf8:	ldr	r2, [pc, #272]	; 4fc10 <ftello64@plt+0x3bebc>
   4fafc:	strb	ip, [r6, #1]
   4fb00:	bl	5b308 <ftello64@plt+0x475b4>
   4fb04:	mov	r2, #62	; 0x3e
   4fb08:	mov	r3, #0
   4fb0c:	bl	5b308 <ftello64@plt+0x475b4>
   4fb10:	mov	r3, #0
   4fb14:	mov	r0, r4
   4fb18:	mov	r1, r5
   4fb1c:	ldrb	ip, [r7, r2]
   4fb20:	ldr	r2, [pc, #216]	; 4fc00 <ftello64@plt+0x3beac>
   4fb24:	strb	ip, [r6, #2]
   4fb28:	bl	5b308 <ftello64@plt+0x475b4>
   4fb2c:	mov	r2, #62	; 0x3e
   4fb30:	mov	r3, #0
   4fb34:	bl	5b308 <ftello64@plt+0x475b4>
   4fb38:	mov	r0, r4
   4fb3c:	mov	r1, r5
   4fb40:	ldrb	ip, [r7, r2]
   4fb44:	add	r3, pc, #156	; 0x9c
   4fb48:	ldrd	r2, [r3]
   4fb4c:	strb	ip, [r6, #3]
   4fb50:	bl	5b308 <ftello64@plt+0x475b4>
   4fb54:	mov	r2, #62	; 0x3e
   4fb58:	mov	r3, #0
   4fb5c:	bl	5b308 <ftello64@plt+0x475b4>
   4fb60:	mov	r0, r4
   4fb64:	mov	r1, r5
   4fb68:	ldrb	ip, [r7, r2]
   4fb6c:	add	r3, pc, #124	; 0x7c
   4fb70:	ldrd	r2, [r3]
   4fb74:	strb	ip, [r6, #4]
   4fb78:	bl	5b308 <ftello64@plt+0x475b4>
   4fb7c:	mov	r2, #62	; 0x3e
   4fb80:	mov	r3, #0
   4fb84:	bl	5b308 <ftello64@plt+0x475b4>
   4fb88:	mov	r1, fp
   4fb8c:	mov	r0, r9
   4fb90:	ldrb	r3, [r7, r2]
   4fb94:	strb	r3, [r6, #5]
   4fb98:	bl	4f9a0 <ftello64@plt+0x3bc4c>
   4fb9c:	cmp	r0, #0
   4fba0:	bne	4fa84 <ftello64@plt+0x3bd30>
   4fba4:	ldr	r0, [sp, #4]
   4fba8:	bl	13b2c <gpg_err_set_errno@plt>
   4fbac:	mov	r0, r9
   4fbb0:	ldr	r3, [pc, #64]	; 4fbf8 <ftello64@plt+0x3bea4>
   4fbb4:	ldr	r2, [sp, #20]
   4fbb8:	ldr	r3, [r3]
   4fbbc:	cmp	r2, r3
   4fbc0:	bne	4fbe4 <ftello64@plt+0x3be90>
   4fbc4:	add	sp, sp, #28
   4fbc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4fbcc:	mov	r0, #22
   4fbd0:	bl	13b2c <gpg_err_set_errno@plt>
   4fbd4:	mov	r0, #0
   4fbd8:	b	4fbb0 <ftello64@plt+0x3be5c>
   4fbdc:	mov	r0, #0
   4fbe0:	b	4fbb0 <ftello64@plt+0x3be5c>
   4fbe4:	bl	134b4 <__stack_chk_fail@plt>
   4fbe8:	rsceq	r7, r1, r0, lsl r8
   4fbec:	andeq	r0, r0, r0
   4fbf0:	ldrcc	r1, [fp], r0, ror #7
   4fbf4:	andeq	r0, r0, r0
   4fbf8:	andeq	r6, r7, r8, ror #19
   4fbfc:	andeq	r4, r6, r8, lsr fp
   4fc00:	strdeq	sl, [r3], -r8
   4fc04:			; <UNDEFINED> instruction: 0x000649b8
   4fc08:	andeq	r0, r6, r4, asr #6
   4fc0c:	andeq	r1, r0, r1, ror #28
   4fc10:	andeq	r0, r0, r4, lsl #30
   4fc14:	b	13850 <setenv@plt>
   4fc18:	b	13c88 <unsetenv@plt>
   4fc1c:	push	{r4, r5, r6, lr}
   4fc20:	mov	r4, #100	; 0x64
   4fc24:	b	4fc50 <ftello64@plt+0x3befc>
   4fc28:	bl	1379c <getcwd@plt>
   4fc2c:	mov	r3, r0
   4fc30:	cmp	r5, r3
   4fc34:	mov	r0, r5
   4fc38:	beq	4fc6c <ftello64@plt+0x3bf18>
   4fc3c:	bl	13448 <gcry_free@plt>
   4fc40:	bl	138b0 <__errno_location@plt>
   4fc44:	ldr	r3, [r0]
   4fc48:	cmp	r3, #34	; 0x22
   4fc4c:	bne	4fc68 <ftello64@plt+0x3bf14>
   4fc50:	add	r0, r4, #1
   4fc54:	bl	13214 <gcry_malloc@plt>
   4fc58:	mov	r1, r4
   4fc5c:	lsl	r4, r4, #1
   4fc60:	subs	r5, r0, #0
   4fc64:	bne	4fc28 <ftello64@plt+0x3bed4>
   4fc68:	mov	r3, #0
   4fc6c:	mov	r0, r3
   4fc70:	pop	{r4, r5, r6, pc}
   4fc74:	push	{r4, r5, r6, lr}
   4fc78:	mvn	r3, #0
   4fc7c:	subs	r4, r1, #0
   4fc80:	str	r3, [r0]
   4fc84:	beq	4fcc0 <ftello64@plt+0x3bf6c>
   4fc88:	mov	r5, r0
   4fc8c:	bl	13820 <inotify_init@plt>
   4fc90:	cmn	r0, #1
   4fc94:	mov	r6, r0
   4fc98:	beq	4fd08 <ftello64@plt+0x3bfb4>
   4fc9c:	mov	r1, r4
   4fca0:	mov	r2, #1024	; 0x400
   4fca4:	bl	13898 <inotify_add_watch@plt>
   4fca8:	cmn	r0, #1
   4fcac:	movne	r4, #0
   4fcb0:	strne	r6, [r5]
   4fcb4:	beq	4fcdc <ftello64@plt+0x3bf88>
   4fcb8:	mov	r0, r4
   4fcbc:	pop	{r4, r5, r6, pc}
   4fcc0:	ldr	r3, [pc, #100]	; 4fd2c <ftello64@plt+0x3bfd8>
   4fcc4:	ldr	r4, [r3]
   4fcc8:	lsl	r4, r4, #24
   4fccc:	and	r4, r4, #2130706432	; 0x7f000000
   4fcd0:	orr	r4, r4, #55	; 0x37
   4fcd4:	mov	r0, r4
   4fcd8:	pop	{r4, r5, r6, pc}
   4fcdc:	ldr	r3, [pc, #72]	; 4fd2c <ftello64@plt+0x3bfd8>
   4fce0:	ldr	r5, [r3]
   4fce4:	bl	1385c <gpg_err_code_from_syserror@plt>
   4fce8:	subs	r4, r0, #0
   4fcec:	lslne	r5, r5, #24
   4fcf0:	andne	r5, r5, #2130706432	; 0x7f000000
   4fcf4:	uxthne	r4, r4
   4fcf8:	mov	r0, r6
   4fcfc:	orrne	r4, r5, r4
   4fd00:	bl	13ce8 <close@plt>
   4fd04:	b	4fcb8 <ftello64@plt+0x3bf64>
   4fd08:	ldr	r3, [pc, #28]	; 4fd2c <ftello64@plt+0x3bfd8>
   4fd0c:	ldr	r5, [r3]
   4fd10:	bl	1385c <gpg_err_code_from_syserror@plt>
   4fd14:	subs	r4, r0, #0
   4fd18:	lslne	r5, r5, #24
   4fd1c:	andne	r5, r5, #2130706432	; 0x7f000000
   4fd20:	uxthne	r4, r4
   4fd24:	orrne	r4, r5, r4
   4fd28:	b	4fcb8 <ftello64@plt+0x3bf64>
   4fd2c:	andeq	r8, r7, r0
   4fd30:	mvn	r3, #0
   4fd34:	cmp	r1, #0
   4fd38:	push	{r4, r5, r6, r7, r8, lr}
   4fd3c:	str	r3, [r0]
   4fd40:	beq	4fdb0 <ftello64@plt+0x3c05c>
   4fd44:	mov	r5, r0
   4fd48:	mov	r0, r1
   4fd4c:	bl	13d00 <gcry_strdup@plt>
   4fd50:	subs	r6, r0, #0
   4fd54:	beq	4fe04 <ftello64@plt+0x3c0b0>
   4fd58:	bl	13820 <inotify_init@plt>
   4fd5c:	cmn	r0, #1
   4fd60:	mov	r7, r0
   4fd64:	beq	4fe28 <ftello64@plt+0x3c0d4>
   4fd68:	mov	r1, #47	; 0x2f
   4fd6c:	mov	r0, r6
   4fd70:	bl	13ae4 <strrchr@plt>
   4fd74:	ldr	r2, [pc, #208]	; 4fe4c <ftello64@plt+0x3c0f8>
   4fd78:	mov	r1, r6
   4fd7c:	cmp	r0, #0
   4fd80:	movne	r3, #0
   4fd84:	strbne	r3, [r0]
   4fd88:	mov	r0, r7
   4fd8c:	bl	13898 <inotify_add_watch@plt>
   4fd90:	cmn	r0, #1
   4fd94:	beq	4fdcc <ftello64@plt+0x3c078>
   4fd98:	mov	r4, #0
   4fd9c:	mov	r0, r6
   4fda0:	bl	13448 <gcry_free@plt>
   4fda4:	str	r7, [r5]
   4fda8:	mov	r0, r4
   4fdac:	pop	{r4, r5, r6, r7, r8, pc}
   4fdb0:	ldr	r3, [pc, #152]	; 4fe50 <ftello64@plt+0x3c0fc>
   4fdb4:	ldr	r4, [r3]
   4fdb8:	lsl	r4, r4, #24
   4fdbc:	and	r4, r4, #2130706432	; 0x7f000000
   4fdc0:	orr	r4, r4, #55	; 0x37
   4fdc4:	mov	r0, r4
   4fdc8:	pop	{r4, r5, r6, r7, r8, pc}
   4fdcc:	ldr	r3, [pc, #124]	; 4fe50 <ftello64@plt+0x3c0fc>
   4fdd0:	ldr	r5, [r3]
   4fdd4:	bl	1385c <gpg_err_code_from_syserror@plt>
   4fdd8:	subs	r4, r0, #0
   4fddc:	lslne	r5, r5, #24
   4fde0:	andne	r5, r5, #2130706432	; 0x7f000000
   4fde4:	uxthne	r4, r4
   4fde8:	mov	r0, r7
   4fdec:	orrne	r4, r5, r4
   4fdf0:	bl	13ce8 <close@plt>
   4fdf4:	mov	r0, r6
   4fdf8:	bl	13448 <gcry_free@plt>
   4fdfc:	mov	r0, r4
   4fe00:	pop	{r4, r5, r6, r7, r8, pc}
   4fe04:	ldr	r3, [pc, #68]	; 4fe50 <ftello64@plt+0x3c0fc>
   4fe08:	ldr	r5, [r3]
   4fe0c:	bl	1385c <gpg_err_code_from_syserror@plt>
   4fe10:	subs	r4, r0, #0
   4fe14:	lslne	r5, r5, #24
   4fe18:	andne	r5, r5, #2130706432	; 0x7f000000
   4fe1c:	uxthne	r4, r4
   4fe20:	orrne	r4, r5, r4
   4fe24:	b	4fda8 <ftello64@plt+0x3c054>
   4fe28:	ldr	r3, [pc, #32]	; 4fe50 <ftello64@plt+0x3c0fc>
   4fe2c:	ldr	r5, [r3]
   4fe30:	bl	1385c <gpg_err_code_from_syserror@plt>
   4fe34:	subs	r4, r0, #0
   4fe38:	lslne	r5, r5, #24
   4fe3c:	andne	r5, r5, #2130706432	; 0x7f000000
   4fe40:	uxthne	r4, r4
   4fe44:	orrne	r4, r5, r4
   4fe48:	b	4fdf4 <ftello64@plt+0x3c0a0>
   4fe4c:	streq	r0, [r0], #-1536	; 0xfffffa00
   4fe50:	andeq	r8, r7, r0
   4fe54:	mov	r0, #0
   4fe58:	bx	lr
   4fe5c:	push	{r4, r5, r6, r7, r8, lr}
   4fe60:	sub	sp, sp, #120	; 0x78
   4fe64:	ldr	r5, [pc, #316]	; 4ffa8 <ftello64@plt+0x3c254>
   4fe68:	mov	r4, #110	; 0x6e
   4fe6c:	mov	r2, sp
   4fe70:	ldr	r3, [r5]
   4fe74:	add	r1, sp, #4
   4fe78:	str	r3, [sp, #116]	; 0x74
   4fe7c:	str	r4, [sp]
   4fe80:	mov	r8, r0
   4fe84:	bl	13b80 <getsockname@plt>
   4fe88:	subs	r7, r0, #0
   4fe8c:	bne	4ff18 <ftello64@plt+0x3c1c4>
   4fe90:	ldrh	r3, [sp, #4]
   4fe94:	cmp	r3, #1
   4fe98:	bne	4fef0 <ftello64@plt+0x3c19c>
   4fe9c:	ldr	r3, [sp]
   4fea0:	cmp	r3, #2
   4fea4:	bls	4ff04 <ftello64@plt+0x3c1b0>
   4fea8:	cmp	r3, #110	; 0x6e
   4feac:	bhi	4ff54 <ftello64@plt+0x3c200>
   4feb0:	sub	r0, r3, #1
   4feb4:	sub	r4, r3, #2
   4feb8:	bl	13214 <gcry_malloc@plt>
   4febc:	subs	r6, r0, #0
   4fec0:	beq	4ff6c <ftello64@plt+0x3c218>
   4fec4:	mov	r2, r4
   4fec8:	add	r1, sp, #6
   4fecc:	bl	133e8 <memcpy@plt>
   4fed0:	strb	r7, [r6, r4]
   4fed4:	ldr	r2, [sp, #116]	; 0x74
   4fed8:	ldr	r3, [r5]
   4fedc:	mov	r0, r6
   4fee0:	cmp	r2, r3
   4fee4:	bne	4ffa4 <ftello64@plt+0x3c250>
   4fee8:	add	sp, sp, #120	; 0x78
   4feec:	pop	{r4, r5, r6, r7, r8, pc}
   4fef0:	mov	r1, r8
   4fef4:	ldr	r0, [pc, #176]	; 4ffac <ftello64@plt+0x3c258>
   4fef8:	mov	r6, r7
   4fefc:	bl	4eb24 <ftello64@plt+0x3add0>
   4ff00:	b	4fed4 <ftello64@plt+0x3c180>
   4ff04:	mov	r1, r8
   4ff08:	ldr	r0, [pc, #160]	; 4ffb0 <ftello64@plt+0x3c25c>
   4ff0c:	mov	r6, r7
   4ff10:	bl	4eb24 <ftello64@plt+0x3add0>
   4ff14:	b	4fed4 <ftello64@plt+0x3c180>
   4ff18:	ldr	r3, [pc, #148]	; 4ffb4 <ftello64@plt+0x3c260>
   4ff1c:	mov	r6, #0
   4ff20:	ldr	r4, [r3]
   4ff24:	bl	1385c <gpg_err_code_from_syserror@plt>
   4ff28:	cmp	r0, #0
   4ff2c:	lslne	r4, r4, #24
   4ff30:	andne	r4, r4, #2130706432	; 0x7f000000
   4ff34:	uxthne	r0, r0
   4ff38:	orrne	r0, r4, r0
   4ff3c:	bl	13b50 <gpg_strerror@plt>
   4ff40:	mov	r1, r8
   4ff44:	mov	r2, r0
   4ff48:	ldr	r0, [pc, #104]	; 4ffb8 <ftello64@plt+0x3c264>
   4ff4c:	bl	4eb24 <ftello64@plt+0x3add0>
   4ff50:	b	4fed4 <ftello64@plt+0x3c180>
   4ff54:	mov	r2, r4
   4ff58:	mov	r1, r8
   4ff5c:	ldr	r0, [pc, #88]	; 4ffbc <ftello64@plt+0x3c268>
   4ff60:	mov	r6, r7
   4ff64:	bl	4eb24 <ftello64@plt+0x3add0>
   4ff68:	b	4fed4 <ftello64@plt+0x3c180>
   4ff6c:	ldr	r3, [pc, #64]	; 4ffb4 <ftello64@plt+0x3c260>
   4ff70:	ldr	r4, [r3]
   4ff74:	bl	1385c <gpg_err_code_from_syserror@plt>
   4ff78:	cmp	r0, #0
   4ff7c:	lslne	r4, r4, #24
   4ff80:	andne	r4, r4, #2130706432	; 0x7f000000
   4ff84:	uxthne	r0, r0
   4ff88:	orrne	r0, r4, r0
   4ff8c:	bl	13b50 <gpg_strerror@plt>
   4ff90:	mov	r1, r8
   4ff94:	mov	r2, r0
   4ff98:	ldr	r0, [pc, #32]	; 4ffc0 <ftello64@plt+0x3c26c>
   4ff9c:	bl	4eb24 <ftello64@plt+0x3add0>
   4ffa0:	b	4fed4 <ftello64@plt+0x3c180>
   4ffa4:	bl	134b4 <__stack_chk_fail@plt>
   4ffa8:	andeq	r6, r7, r8, ror #19
   4ffac:	andeq	r4, r6, r0, ror #22
   4ffb0:	muleq	r6, r0, fp
   4ffb4:	andeq	r8, r7, r0
   4ffb8:	andeq	r4, r6, r0, asr #22
   4ffbc:	andeq	r4, r6, r0, asr #23
   4ffc0:	andeq	r4, r6, r0, lsl ip
   4ffc4:	push	{r4, lr}
   4ffc8:	bl	134fc <dup@plt>
   4ffcc:	cmp	r0, #0
   4ffd0:	blt	4ffe0 <ftello64@plt+0x3c28c>
   4ffd4:	bl	13ce8 <close@plt>
   4ffd8:	mov	r0, #1
   4ffdc:	pop	{r4, pc}
   4ffe0:	mov	r0, #0
   4ffe4:	pop	{r4, pc}
   4ffe8:	ldr	r0, [pc]	; 4fff0 <ftello64@plt+0x3c29c>
   4ffec:	bx	lr
   4fff0:	andeq	r4, r6, r8, ror ip
   4fff4:	push	{r4, r5, r6, lr}
   4fff8:	mov	r1, #0
   4fffc:	bl	496cc <ftello64@plt+0x35978>
   50000:	mov	r1, #0
   50004:	mov	r4, r0
   50008:	ldr	r0, [pc, #48]	; 50040 <ftello64@plt+0x3c2ec>
   5000c:	bl	496cc <ftello64@plt+0x35978>
   50010:	mov	r1, r0
   50014:	mov	r5, r0
   50018:	mov	r0, r4
   5001c:	bl	4977c <ftello64@plt+0x35a28>
   50020:	mov	r6, r0
   50024:	mov	r0, r5
   50028:	bl	13448 <gcry_free@plt>
   5002c:	mov	r0, r4
   50030:	bl	13448 <gcry_free@plt>
   50034:	clz	r0, r6
   50038:	lsr	r0, r0, #5
   5003c:	pop	{r4, r5, r6, pc}
   50040:	andeq	r4, r6, r4, lsl #25
   50044:	push	{r4, r5, r6, lr}
   50048:	cmp	r0, #0
   5004c:	ldr	r5, [pc, #152]	; 500ec <ftello64@plt+0x3c398>
   50050:	ldr	r4, [r5]
   50054:	bne	50068 <ftello64@plt+0x3c314>
   50058:	cmp	r4, #0
   5005c:	beq	50078 <ftello64@plt+0x3c324>
   50060:	mov	r0, r4
   50064:	pop	{r4, r5, r6, pc}
   50068:	mov	r0, r4
   5006c:	bl	13448 <gcry_free@plt>
   50070:	mov	r3, #0
   50074:	str	r3, [r5]
   50078:	bl	4ffe8 <ftello64@plt+0x3c294>
   5007c:	mov	r2, #0
   50080:	ldr	r1, [pc, #104]	; 500f0 <ftello64@plt+0x3c39c>
   50084:	mov	r6, r0
   50088:	bl	49c84 <ftello64@plt+0x35f30>
   5008c:	mov	r1, #0
   50090:	mov	r4, r0
   50094:	bl	139e8 <access@plt>
   50098:	cmp	r0, #0
   5009c:	beq	500dc <ftello64@plt+0x3c388>
   500a0:	mov	r2, #0
   500a4:	ldr	r1, [pc, #72]	; 500f4 <ftello64@plt+0x3c3a0>
   500a8:	mov	r0, r6
   500ac:	str	r4, [r5]
   500b0:	bl	49c84 <ftello64@plt+0x35f30>
   500b4:	mov	r1, #0
   500b8:	mov	r4, r0
   500bc:	bl	139e8 <access@plt>
   500c0:	cmp	r0, #0
   500c4:	beq	500dc <ftello64@plt+0x3c388>
   500c8:	mov	r0, r4
   500cc:	bl	13448 <gcry_free@plt>
   500d0:	ldr	r4, [r5]
   500d4:	mov	r0, r4
   500d8:	pop	{r4, r5, r6, pc}
   500dc:	ldr	r0, [r5]
   500e0:	bl	13448 <gcry_free@plt>
   500e4:	str	r4, [r5]
   500e8:	b	50060 <ftello64@plt+0x3c30c>
   500ec:	andeq	r8, r7, r4, lsl r0
   500f0:	muleq	r6, r0, ip
   500f4:	muleq	r6, ip, ip
   500f8:	push	{r4, lr}
   500fc:	ldrb	r4, [r0]
   50100:	cmp	r4, #0
   50104:	beq	50124 <ftello64@plt+0x3c3d0>
   50108:	mov	r4, r0
   5010c:	bl	13814 <strlen@plt>
   50110:	add	r0, r4, r0
   50114:	ldrb	r3, [r0, #-1]
   50118:	cmp	r3, #47	; 0x2f
   5011c:	movne	r4, #0
   50120:	beq	5012c <ftello64@plt+0x3c3d8>
   50124:	mov	r0, r4
   50128:	pop	{r4, pc}
   5012c:	mov	r0, r4
   50130:	bl	139d0 <gcry_xstrdup@plt>
   50134:	mov	r4, r0
   50138:	bl	13814 <strlen@plt>
   5013c:	sub	r0, r0, #1
   50140:	add	r3, r4, r0
   50144:	cmp	r4, r3
   50148:	bcs	50124 <ftello64@plt+0x3c3d0>
   5014c:	ldrb	r2, [r4, r0]
   50150:	cmp	r2, #47	; 0x2f
   50154:	bne	50124 <ftello64@plt+0x3c3d0>
   50158:	mov	r1, #0
   5015c:	b	5016c <ftello64@plt+0x3c418>
   50160:	ldrb	r2, [r3]
   50164:	cmp	r2, #47	; 0x2f
   50168:	bne	50124 <ftello64@plt+0x3c3d0>
   5016c:	strb	r1, [r3], #-1
   50170:	cmp	r4, r3
   50174:	bne	50160 <ftello64@plt+0x3c40c>
   50178:	mov	r0, r4
   5017c:	pop	{r4, pc}
   50180:	ldr	r0, [pc]	; 50188 <ftello64@plt+0x3c434>
   50184:	bx	lr
   50188:	andeq	r4, r6, r4, lsl #25
   5018c:	push	{r4, lr}
   50190:	ldr	r0, [pc, #80]	; 501e8 <ftello64@plt+0x3c494>
   50194:	bl	1367c <getenv@plt>
   50198:	subs	r4, r0, #0
   5019c:	beq	501ac <ftello64@plt+0x3c458>
   501a0:	ldrb	r3, [r4]
   501a4:	cmp	r3, #0
   501a8:	bne	501b8 <ftello64@plt+0x3c464>
   501ac:	ldr	r4, [pc, #56]	; 501ec <ftello64@plt+0x3c498>
   501b0:	mov	r0, r4
   501b4:	pop	{r4, pc}
   501b8:	bl	500f8 <ftello64@plt+0x3c3a4>
   501bc:	cmp	r0, #0
   501c0:	movne	r4, r0
   501c4:	mov	r0, r4
   501c8:	bl	4fff4 <ftello64@plt+0x3c2a0>
   501cc:	cmp	r0, #0
   501d0:	bne	501b0 <ftello64@plt+0x3c45c>
   501d4:	ldr	r3, [pc, #20]	; 501f0 <ftello64@plt+0x3c49c>
   501d8:	mov	r2, #1
   501dc:	mov	r0, r4
   501e0:	strb	r2, [r3, #4]
   501e4:	pop	{r4, pc}
   501e8:	andeq	r4, r6, ip, lsr #25
   501ec:	andeq	r4, r6, r4, lsl #25
   501f0:	andeq	r8, r7, r4, lsl r0
   501f4:	push	{r4, r5, r6, lr}
   501f8:	subs	r4, r0, #0
   501fc:	beq	5020c <ftello64@plt+0x3c4b8>
   50200:	ldrb	r3, [r4]
   50204:	cmp	r3, #0
   50208:	bne	50240 <ftello64@plt+0x3c4ec>
   5020c:	bl	5018c <ftello64@plt+0x3c438>
   50210:	ldr	r5, [pc, #80]	; 50268 <ftello64@plt+0x3c514>
   50214:	mov	r6, #0
   50218:	mov	r4, r0
   5021c:	ldr	r0, [r5, #8]
   50220:	bl	13448 <gcry_free@plt>
   50224:	mov	r0, r4
   50228:	mov	r1, #0
   5022c:	bl	496cc <ftello64@plt+0x35978>
   50230:	str	r0, [r5, #8]
   50234:	mov	r0, r6
   50238:	pop	{r4, r5, r6, lr}
   5023c:	b	13448 <gcry_free@plt>
   50240:	bl	500f8 <ftello64@plt+0x3c3a4>
   50244:	ldr	r5, [pc, #28]	; 50268 <ftello64@plt+0x3c514>
   50248:	subs	r6, r0, #0
   5024c:	movne	r4, r6
   50250:	mov	r0, r4
   50254:	bl	4fff4 <ftello64@plt+0x3c2a0>
   50258:	cmp	r0, #0
   5025c:	moveq	r3, #1
   50260:	strbeq	r3, [r5, #4]
   50264:	b	5021c <ftello64@plt+0x3c4c8>
   50268:	andeq	r8, r7, r4, lsl r0
   5026c:	push	{r4, r5, r6, lr}
   50270:	ldr	r5, [pc, #44]	; 502a4 <ftello64@plt+0x3c550>
   50274:	ldr	r4, [r5, #8]
   50278:	cmp	r4, #0
   5027c:	beq	50288 <ftello64@plt+0x3c534>
   50280:	mov	r0, r4
   50284:	pop	{r4, r5, r6, pc}
   50288:	bl	5018c <ftello64@plt+0x3c438>
   5028c:	mov	r1, r4
   50290:	bl	496cc <ftello64@plt+0x35978>
   50294:	mov	r4, r0
   50298:	str	r0, [r5, #8]
   5029c:	mov	r0, r4
   502a0:	pop	{r4, r5, r6, pc}
   502a4:	andeq	r8, r7, r4, lsl r0
   502a8:	ldr	r3, [pc, #12]	; 502bc <ftello64@plt+0x3c568>
   502ac:	ldrb	r0, [r3, #4]
   502b0:	clz	r0, r0
   502b4:	lsr	r0, r0, #5
   502b8:	bx	lr
   502bc:	andeq	r8, r7, r4, lsl r0
   502c0:	ldr	r0, [pc]	; 502c8 <ftello64@plt+0x3c574>
   502c4:	bx	lr
   502c8:	andeq	r4, r6, r4, asr r1
   502cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   502d0:	mov	r2, #0
   502d4:	ldr	r8, [pc, #884]	; 50650 <ftello64@plt+0x3c8fc>
   502d8:	sub	sp, sp, #188	; 0xbc
   502dc:	mov	r7, r1
   502e0:	ldr	r3, [r8]
   502e4:	str	r2, [r1]
   502e8:	mov	r9, r0
   502ec:	str	r3, [sp, #180]	; 0xb4
   502f0:	bl	5026c <ftello64@plt+0x3c518>
   502f4:	ldr	r5, [pc, #856]	; 50654 <ftello64@plt+0x3c900>
   502f8:	ldr	r4, [pc, #856]	; 50658 <ftello64@plt+0x3c904>
   502fc:	ldr	r6, [pc, #856]	; 5065c <ftello64@plt+0x3c908>
   50300:	bl	13328 <getuid@plt>
   50304:	mov	r3, r4
   50308:	mov	r2, r6
   5030c:	mov	r1, #47	; 0x2f
   50310:	str	r0, [sp]
   50314:	add	r0, sp, #132	; 0x84
   50318:	bl	13a30 <gpgrt_snprintf@plt>
   5031c:	add	r2, sp, #8
   50320:	add	r1, sp, #132	; 0x84
   50324:	mov	r0, #3
   50328:	bl	13c70 <__xstat64@plt>
   5032c:	cmp	r0, #0
   50330:	bne	50344 <ftello64@plt+0x3c5f0>
   50334:	ldr	r3, [sp, #24]
   50338:	and	r3, r3, #61440	; 0xf000
   5033c:	cmp	r3, #16384	; 0x4000
   50340:	beq	50388 <ftello64@plt+0x3c634>
   50344:	ldr	r4, [r5], #4
   50348:	cmp	r4, #0
   5034c:	bne	50300 <ftello64@plt+0x3c5ac>
   50350:	ldr	r3, [r7]
   50354:	orr	r3, r3, #2
   50358:	orr	r3, r3, #128	; 0x80
   5035c:	str	r3, [r7]
   50360:	bl	5026c <ftello64@plt+0x3c518>
   50364:	bl	139d0 <gcry_xstrdup@plt>
   50368:	mov	r4, r0
   5036c:	ldr	r2, [sp, #180]	; 0xb4
   50370:	ldr	r3, [r8]
   50374:	mov	r0, r4
   50378:	cmp	r2, r3
   5037c:	bne	50618 <ftello64@plt+0x3c8c4>
   50380:	add	sp, sp, #188	; 0xbc
   50384:	pop	{r4, r5, r6, r7, r8, r9, pc}
   50388:	ldr	r4, [sp, #32]
   5038c:	bl	13328 <getuid@plt>
   50390:	cmp	r4, r0
   50394:	beq	503ac <ftello64@plt+0x3c658>
   50398:	ldr	r3, [r7]
   5039c:	cmp	r9, #0
   503a0:	orr	r3, r3, #4
   503a4:	str	r3, [r7]
   503a8:	beq	50358 <ftello64@plt+0x3c604>
   503ac:	add	r0, sp, #132	; 0x84
   503b0:	bl	13814 <strlen@plt>
   503b4:	add	r2, r0, #7
   503b8:	cmp	r2, #46	; 0x2e
   503bc:	mov	r3, r0
   503c0:	bls	503d0 <ftello64@plt+0x3c67c>
   503c4:	ldr	r3, [r7]
   503c8:	orr	r3, r3, #1
   503cc:	b	50358 <ftello64@plt+0x3c604>
   503d0:	ldr	r2, [pc, #648]	; 50660 <ftello64@plt+0x3c90c>
   503d4:	add	r1, sp, #132	; 0x84
   503d8:	add	ip, r1, r0
   503dc:	ldrb	lr, [r2, #6]
   503e0:	ldrh	r1, [r2, #4]
   503e4:	ldr	r0, [r2]
   503e8:	add	r2, sp, #132	; 0x84
   503ec:	str	r0, [r2, r3]
   503f0:	strh	r1, [ip, #4]
   503f4:	add	r2, sp, #8
   503f8:	add	r1, sp, #132	; 0x84
   503fc:	strb	lr, [ip, #6]
   50400:	mov	r0, #3
   50404:	bl	13c70 <__xstat64@plt>
   50408:	cmp	r0, #0
   5040c:	bne	504fc <ftello64@plt+0x3c7a8>
   50410:	ldr	r3, [sp, #24]
   50414:	and	r3, r3, #61440	; 0xf000
   50418:	cmp	r3, #16384	; 0x4000
   5041c:	beq	50548 <ftello64@plt+0x3c7f4>
   50420:	ldr	r3, [r7]
   50424:	cmp	r9, #0
   50428:	orr	r3, r3, #4
   5042c:	str	r3, [r7]
   50430:	beq	50358 <ftello64@plt+0x3c604>
   50434:	ldr	r3, [pc, #552]	; 50664 <ftello64@plt+0x3c910>
   50438:	ldrb	r3, [r3, #4]
   5043c:	cmp	r3, #0
   50440:	beq	5052c <ftello64@plt+0x3c7d8>
   50444:	ldr	r3, [r7]
   50448:	orr	r3, r3, #32
   5044c:	str	r3, [r7]
   50450:	bl	5026c <ftello64@plt+0x3c518>
   50454:	mov	r4, r0
   50458:	bl	13814 <strlen@plt>
   5045c:	mov	r2, r4
   50460:	add	r1, sp, #112	; 0x70
   50464:	mov	r3, r0
   50468:	mov	r0, #2
   5046c:	bl	13a84 <gcry_md_hash_buffer@plt>
   50470:	add	r0, sp, #112	; 0x70
   50474:	mov	r1, #120	; 0x78
   50478:	bl	52b00 <ftello64@plt+0x3edac>
   5047c:	subs	r5, r0, #0
   50480:	beq	503c4 <ftello64@plt+0x3c670>
   50484:	mov	r3, #0
   50488:	mov	r2, r5
   5048c:	ldr	r1, [pc, #468]	; 50668 <ftello64@plt+0x3c914>
   50490:	add	r0, sp, #132	; 0x84
   50494:	bl	49c18 <ftello64@plt+0x35ec4>
   50498:	mov	r4, r0
   5049c:	mov	r0, r5
   504a0:	bl	13448 <gcry_free@plt>
   504a4:	cmp	r4, #0
   504a8:	beq	505ac <ftello64@plt+0x3c858>
   504ac:	add	r2, sp, #8
   504b0:	mov	r1, r4
   504b4:	mov	r0, #3
   504b8:	bl	13c70 <__xstat64@plt>
   504bc:	cmp	r0, #0
   504c0:	beq	50584 <ftello64@plt+0x3c830>
   504c4:	bl	138b0 <__errno_location@plt>
   504c8:	ldr	r3, [r0]
   504cc:	mov	r5, r0
   504d0:	cmp	r3, #2
   504d4:	beq	505bc <ftello64@plt+0x3c868>
   504d8:	ldr	r3, [r7]
   504dc:	cmp	r9, #0
   504e0:	orr	r3, r3, #1
   504e4:	str	r3, [r7]
   504e8:	bne	5036c <ftello64@plt+0x3c618>
   504ec:	mov	r0, r4
   504f0:	bl	13448 <gcry_free@plt>
   504f4:	ldr	r3, [r7]
   504f8:	b	50358 <ftello64@plt+0x3c604>
   504fc:	bl	138b0 <__errno_location@plt>
   50500:	ldr	r3, [r0]
   50504:	cmp	r3, #2
   50508:	bne	503c4 <ftello64@plt+0x3c670>
   5050c:	ldr	r1, [pc, #344]	; 5066c <ftello64@plt+0x3c918>
   50510:	add	r0, sp, #132	; 0x84
   50514:	bl	4f9a0 <ftello64@plt+0x3bc4c>
   50518:	cmp	r0, #0
   5051c:	beq	50568 <ftello64@plt+0x3c814>
   50520:	ldr	r3, [r7]
   50524:	orr	r3, r3, #16
   50528:	b	50358 <ftello64@plt+0x3c604>
   5052c:	add	r0, sp, #132	; 0x84
   50530:	bl	139d0 <gcry_xstrdup@plt>
   50534:	mov	r4, r0
   50538:	cmp	r4, #0
   5053c:	bne	5036c <ftello64@plt+0x3c618>
   50540:	ldr	r3, [r7]
   50544:	b	50358 <ftello64@plt+0x3c604>
   50548:	ldr	r4, [sp, #32]
   5054c:	bl	13328 <getuid@plt>
   50550:	cmp	r4, r0
   50554:	bne	50420 <ftello64@plt+0x3c6cc>
   50558:	ldr	r3, [sp, #24]
   5055c:	tst	r3, #63	; 0x3f
   50560:	bne	50420 <ftello64@plt+0x3c6cc>
   50564:	b	50434 <ftello64@plt+0x3c6e0>
   50568:	add	r2, sp, #8
   5056c:	add	r1, sp, #132	; 0x84
   50570:	mov	r0, #3
   50574:	bl	13c70 <__xstat64@plt>
   50578:	cmp	r0, #0
   5057c:	beq	50410 <ftello64@plt+0x3c6bc>
   50580:	b	503c4 <ftello64@plt+0x3c670>
   50584:	ldr	r3, [sp, #24]
   50588:	and	r3, r3, #61440	; 0xf000
   5058c:	cmp	r3, #16384	; 0x4000
   50590:	beq	505d4 <ftello64@plt+0x3c880>
   50594:	ldr	r3, [r7]
   50598:	cmp	r9, #0
   5059c:	orr	r3, r3, #8
   505a0:	str	r3, [r7]
   505a4:	bne	5036c <ftello64@plt+0x3c618>
   505a8:	b	504ec <ftello64@plt+0x3c798>
   505ac:	ldr	r3, [r7]
   505b0:	orr	r3, r3, #1
   505b4:	str	r3, [r7]
   505b8:	b	50358 <ftello64@plt+0x3c604>
   505bc:	cmp	r9, #0
   505c0:	beq	505f4 <ftello64@plt+0x3c8a0>
   505c4:	ldr	r3, [r7]
   505c8:	orr	r3, r3, #64	; 0x40
   505cc:	str	r3, [r7]
   505d0:	b	5036c <ftello64@plt+0x3c618>
   505d4:	ldr	r5, [sp, #32]
   505d8:	bl	13328 <getuid@plt>
   505dc:	cmp	r5, r0
   505e0:	bne	50594 <ftello64@plt+0x3c840>
   505e4:	ldr	r3, [sp, #24]
   505e8:	tst	r3, #63	; 0x3f
   505ec:	bne	50594 <ftello64@plt+0x3c840>
   505f0:	b	5036c <ftello64@plt+0x3c618>
   505f4:	ldr	r1, [pc, #112]	; 5066c <ftello64@plt+0x3c918>
   505f8:	mov	r0, r4
   505fc:	bl	4f9a0 <ftello64@plt+0x3bc4c>
   50600:	cmp	r0, #0
   50604:	beq	5061c <ftello64@plt+0x3c8c8>
   50608:	ldr	r3, [r7]
   5060c:	orr	r3, r3, #16
   50610:	str	r3, [r7]
   50614:	b	504ec <ftello64@plt+0x3c798>
   50618:	bl	134b4 <__stack_chk_fail@plt>
   5061c:	add	r2, sp, #8
   50620:	add	r1, sp, #132	; 0x84
   50624:	mov	r0, #3
   50628:	bl	13c70 <__xstat64@plt>
   5062c:	cmp	r0, #0
   50630:	beq	50538 <ftello64@plt+0x3c7e4>
   50634:	ldr	r2, [r5]
   50638:	ldr	r3, [r7]
   5063c:	cmp	r2, #2
   50640:	orrne	r3, r3, #1
   50644:	orreq	r3, r3, #64	; 0x40
   50648:	str	r3, [r7]
   5064c:	b	504ec <ftello64@plt+0x3c798>
   50650:	andeq	r6, r7, r8, ror #19
   50654:	andeq	r4, r6, r8, asr #24
   50658:			; <UNDEFINED> instruction: 0x00064ebc
   5065c:			; <UNDEFINED> instruction: 0x00064cb8
   50660:	ldrdeq	r4, [r6], -ip
   50664:	andeq	r8, r7, r4, lsl r0
   50668:	andeq	r4, r6, r4, asr #25
   5066c:	andeq	r0, r6, r4, asr #6
   50670:	push	{r4, r5, lr}
   50674:	sub	sp, sp, #12
   50678:	ldr	r5, [pc, #64]	; 506c0 <ftello64@plt+0x3c96c>
   5067c:	ldr	r4, [pc, #64]	; 506c4 <ftello64@plt+0x3c970>
   50680:	ldr	r0, [r5, #12]
   50684:	ldr	r3, [r4]
   50688:	cmp	r0, #0
   5068c:	str	r3, [sp, #4]
   50690:	beq	506ac <ftello64@plt+0x3c958>
   50694:	ldr	r2, [sp, #4]
   50698:	ldr	r3, [r4]
   5069c:	cmp	r2, r3
   506a0:	bne	506bc <ftello64@plt+0x3c968>
   506a4:	add	sp, sp, #12
   506a8:	pop	{r4, r5, pc}
   506ac:	mov	r1, sp
   506b0:	bl	502cc <ftello64@plt+0x3c578>
   506b4:	str	r0, [r5, #12]
   506b8:	b	50694 <ftello64@plt+0x3c940>
   506bc:	bl	134b4 <__stack_chk_fail@plt>
   506c0:	andeq	r8, r7, r4, lsl r0
   506c4:	andeq	r6, r7, r8, ror #19
   506c8:	ldr	r0, [pc]	; 506d0 <ftello64@plt+0x3c97c>
   506cc:	bx	lr
   506d0:	andeq	r4, r6, r8, asr #25
   506d4:	ldr	r0, [pc]	; 506dc <ftello64@plt+0x3c988>
   506d8:	bx	lr
   506dc:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   506e0:	ldr	r0, [pc]	; 506e8 <ftello64@plt+0x3c994>
   506e4:	bx	lr
   506e8:	andeq	r4, r6, r4, ror #25
   506ec:	ldr	r0, [pc]	; 506f4 <ftello64@plt+0x3c9a0>
   506f0:	bx	lr
   506f4:	andeq	r4, r6, r8, lsl #26
   506f8:	ldr	r0, [pc]	; 50700 <ftello64@plt+0x3c9ac>
   506fc:	bx	lr
   50700:	andeq	r3, r6, r4, ror #18
   50704:	ldr	r0, [pc]	; 5070c <ftello64@plt+0x3c9b8>
   50708:	bx	lr
   5070c:	andeq	r4, r6, ip, lsl sp
   50710:	push	{r4, r5, lr}
   50714:	sub	sp, sp, #12
   50718:	ldr	r5, [pc, #96]	; 50780 <ftello64@plt+0x3ca2c>
   5071c:	ldr	r4, [pc, #96]	; 50784 <ftello64@plt+0x3ca30>
   50720:	ldr	r0, [r5, #16]
   50724:	ldr	r3, [r4]
   50728:	cmp	r0, #0
   5072c:	str	r3, [sp, #4]
   50730:	beq	5074c <ftello64@plt+0x3c9f8>
   50734:	ldr	r2, [sp, #4]
   50738:	ldr	r3, [r4]
   5073c:	cmp	r2, r3
   50740:	bne	5077c <ftello64@plt+0x3ca28>
   50744:	add	sp, sp, #12
   50748:	pop	{r4, r5, pc}
   5074c:	ldr	r0, [r5, #12]
   50750:	cmp	r0, #0
   50754:	beq	5076c <ftello64@plt+0x3ca18>
   50758:	mov	r2, #0
   5075c:	ldr	r1, [pc, #36]	; 50788 <ftello64@plt+0x3ca34>
   50760:	bl	4961c <ftello64@plt+0x358c8>
   50764:	str	r0, [r5, #16]
   50768:	b	50734 <ftello64@plt+0x3c9e0>
   5076c:	mov	r1, sp
   50770:	bl	502cc <ftello64@plt+0x3c578>
   50774:	str	r0, [r5, #12]
   50778:	b	50758 <ftello64@plt+0x3ca04>
   5077c:	bl	134b4 <__stack_chk_fail@plt>
   50780:	andeq	r8, r7, r4, lsl r0
   50784:	andeq	r6, r7, r8, ror #19
   50788:	andeq	r4, r6, r0, lsr sp
   5078c:	push	{r4, lr}
   50790:	ldr	r4, [pc, #72]	; 507e0 <ftello64@plt+0x3ca8c>
   50794:	ldr	r3, [r4, #20]
   50798:	cmp	r3, #0
   5079c:	bne	507b8 <ftello64@plt+0x3ca64>
   507a0:	ldr	r3, [r4, #24]
   507a4:	cmp	r3, #0
   507a8:	bne	507cc <ftello64@plt+0x3ca78>
   507ac:	bl	13d00 <gcry_strdup@plt>
   507b0:	str	r0, [r4, #24]
   507b4:	pop	{r4, pc}
   507b8:	ldr	r3, [pc, #36]	; 507e4 <ftello64@plt+0x3ca90>
   507bc:	ldr	r2, [pc, #36]	; 507e8 <ftello64@plt+0x3ca94>
   507c0:	ldr	r1, [pc, #36]	; 507ec <ftello64@plt+0x3ca98>
   507c4:	ldr	r0, [pc, #36]	; 507f0 <ftello64@plt+0x3ca9c>
   507c8:	bl	4eeac <ftello64@plt+0x3b158>
   507cc:	ldr	r3, [pc, #16]	; 507e4 <ftello64@plt+0x3ca90>
   507d0:	ldr	r2, [pc, #28]	; 507f4 <ftello64@plt+0x3caa0>
   507d4:	ldr	r1, [pc, #16]	; 507ec <ftello64@plt+0x3ca98>
   507d8:	ldr	r0, [pc, #24]	; 507f8 <ftello64@plt+0x3caa4>
   507dc:	bl	4eeac <ftello64@plt+0x3b158>
   507e0:	andeq	r8, r7, r4, lsl r0
   507e4:	andeq	r4, r6, r0, asr ip
   507e8:	andeq	r0, r0, sp, lsl #8
   507ec:	andeq	r4, r6, ip, lsr sp
   507f0:	andeq	r4, r6, r4, asr sp
   507f4:	andeq	r0, r0, lr, lsl #8
   507f8:	andeq	r4, r6, r0, ror sp
   507fc:	push	{r4, lr}
   50800:	mov	r3, #1
   50804:	ldr	r4, [pc, #664]	; 50aa4 <ftello64@plt+0x3cd50>
   50808:	sub	r0, r0, #1
   5080c:	str	r3, [r4, #20]
   50810:	cmp	r0, #11
   50814:	ldrls	pc, [pc, r0, lsl #2]
   50818:	b	50a94 <ftello64@plt+0x3cd40>
   5081c:	andeq	r0, r5, r0, lsl #17
   50820:			; <UNDEFINED> instruction: 0x000508b4
   50824:	andeq	r0, r5, r0, asr #17
   50828:	strdeq	r0, [r5], -r4
   5082c:	andeq	r0, r5, r8, lsr #18
   50830:	andeq	r0, r5, ip, asr r9
   50834:	muleq	r5, r0, r9
   50838:	andeq	r0, r5, r4, asr #19
   5083c:	strdeq	r0, [r5], -r8
   50840:	andeq	r0, r5, ip, lsr #20
   50844:	andeq	r0, r5, r0, ror #20
   50848:	andeq	r0, r5, ip, asr #16
   5084c:	ldr	r0, [r4, #60]	; 0x3c
   50850:	cmp	r0, #0
   50854:	popne	{r4, pc}
   50858:	ldr	r3, [r4, #24]
   5085c:	mov	r2, r0
   50860:	cmp	r3, #0
   50864:	movne	r0, r3
   50868:	ldrne	r1, [pc, #568]	; 50aa8 <ftello64@plt+0x3cd54>
   5086c:	ldreq	r1, [pc, #568]	; 50aac <ftello64@plt+0x3cd58>
   50870:	ldreq	r0, [pc, #568]	; 50ab0 <ftello64@plt+0x3cd5c>
   50874:	bl	49c84 <ftello64@plt+0x35f30>
   50878:	str	r0, [r4, #60]	; 0x3c
   5087c:	pop	{r4, pc}
   50880:	ldr	r0, [r4, #28]
   50884:	cmp	r0, #0
   50888:	popne	{r4, pc}
   5088c:	ldr	r3, [r4, #24]
   50890:	mov	r2, r0
   50894:	cmp	r3, #0
   50898:	movne	r0, r3
   5089c:	ldrne	r1, [pc, #528]	; 50ab4 <ftello64@plt+0x3cd60>
   508a0:	ldreq	r1, [pc, #528]	; 50ab8 <ftello64@plt+0x3cd64>
   508a4:	ldreq	r0, [pc, #516]	; 50ab0 <ftello64@plt+0x3cd5c>
   508a8:	bl	49c84 <ftello64@plt+0x35f30>
   508ac:	str	r0, [r4, #28]
   508b0:	pop	{r4, pc}
   508b4:	mov	r0, #0
   508b8:	pop	{r4, lr}
   508bc:	b	50044 <ftello64@plt+0x3c2f0>
   508c0:	ldr	r0, [r4, #32]
   508c4:	cmp	r0, #0
   508c8:	popne	{r4, pc}
   508cc:	ldr	r3, [r4, #24]
   508d0:	mov	r2, r0
   508d4:	cmp	r3, #0
   508d8:	movne	r0, r3
   508dc:	ldrne	r1, [pc, #472]	; 50abc <ftello64@plt+0x3cd68>
   508e0:	ldreq	r1, [pc, #472]	; 50ac0 <ftello64@plt+0x3cd6c>
   508e4:	ldreq	r0, [pc, #472]	; 50ac4 <ftello64@plt+0x3cd70>
   508e8:	bl	49c84 <ftello64@plt+0x35f30>
   508ec:	str	r0, [r4, #32]
   508f0:	pop	{r4, pc}
   508f4:	ldr	r0, [r4, #36]	; 0x24
   508f8:	cmp	r0, #0
   508fc:	popne	{r4, pc}
   50900:	ldr	r3, [r4, #24]
   50904:	mov	r2, r0
   50908:	cmp	r3, #0
   5090c:	movne	r0, r3
   50910:	ldrne	r1, [pc, #432]	; 50ac8 <ftello64@plt+0x3cd74>
   50914:	ldreq	r1, [pc, #432]	; 50acc <ftello64@plt+0x3cd78>
   50918:	ldreq	r0, [pc, #400]	; 50ab0 <ftello64@plt+0x3cd5c>
   5091c:	bl	49c84 <ftello64@plt+0x35f30>
   50920:	str	r0, [r4, #36]	; 0x24
   50924:	pop	{r4, pc}
   50928:	ldr	r0, [r4, #40]	; 0x28
   5092c:	cmp	r0, #0
   50930:	popne	{r4, pc}
   50934:	ldr	r3, [r4, #24]
   50938:	mov	r2, r0
   5093c:	cmp	r3, #0
   50940:	movne	r0, r3
   50944:	ldrne	r1, [pc, #388]	; 50ad0 <ftello64@plt+0x3cd7c>
   50948:	ldreq	r1, [pc, #388]	; 50ad4 <ftello64@plt+0x3cd80>
   5094c:	ldreq	r0, [pc, #368]	; 50ac4 <ftello64@plt+0x3cd70>
   50950:	bl	49c84 <ftello64@plt+0x35f30>
   50954:	str	r0, [r4, #40]	; 0x28
   50958:	pop	{r4, pc}
   5095c:	ldr	r0, [r4, #48]	; 0x30
   50960:	cmp	r0, #0
   50964:	popne	{r4, pc}
   50968:	ldr	r3, [r4, #24]
   5096c:	mov	r2, r0
   50970:	cmp	r3, #0
   50974:	movne	r0, r3
   50978:	ldrne	r1, [pc, #344]	; 50ad8 <ftello64@plt+0x3cd84>
   5097c:	ldreq	r1, [pc, #344]	; 50adc <ftello64@plt+0x3cd88>
   50980:	ldreq	r0, [pc, #316]	; 50ac4 <ftello64@plt+0x3cd70>
   50984:	bl	49c84 <ftello64@plt+0x35f30>
   50988:	str	r0, [r4, #48]	; 0x30
   5098c:	pop	{r4, pc}
   50990:	ldr	r0, [r4, #52]	; 0x34
   50994:	cmp	r0, #0
   50998:	popne	{r4, pc}
   5099c:	ldr	r3, [r4, #24]
   509a0:	mov	r2, r0
   509a4:	cmp	r3, #0
   509a8:	movne	r0, r3
   509ac:	ldrne	r1, [pc, #300]	; 50ae0 <ftello64@plt+0x3cd8c>
   509b0:	ldreq	r1, [pc, #300]	; 50ae4 <ftello64@plt+0x3cd90>
   509b4:	ldreq	r0, [pc, #244]	; 50ab0 <ftello64@plt+0x3cd5c>
   509b8:	bl	49c84 <ftello64@plt+0x35f30>
   509bc:	str	r0, [r4, #52]	; 0x34
   509c0:	pop	{r4, pc}
   509c4:	ldr	r0, [r4, #56]	; 0x38
   509c8:	cmp	r0, #0
   509cc:	popne	{r4, pc}
   509d0:	ldr	r3, [r4, #24]
   509d4:	mov	r2, r0
   509d8:	cmp	r3, #0
   509dc:	movne	r0, r3
   509e0:	ldrne	r1, [pc, #256]	; 50ae8 <ftello64@plt+0x3cd94>
   509e4:	ldreq	r1, [pc, #256]	; 50aec <ftello64@plt+0x3cd98>
   509e8:	ldreq	r0, [pc, #192]	; 50ab0 <ftello64@plt+0x3cd5c>
   509ec:	bl	49c84 <ftello64@plt+0x35f30>
   509f0:	str	r0, [r4, #56]	; 0x38
   509f4:	pop	{r4, pc}
   509f8:	ldr	r0, [r4, #64]	; 0x40
   509fc:	cmp	r0, #0
   50a00:	popne	{r4, pc}
   50a04:	ldr	r3, [r4, #24]
   50a08:	mov	r2, r0
   50a0c:	cmp	r3, #0
   50a10:	movne	r0, r3
   50a14:	ldrne	r1, [pc, #212]	; 50af0 <ftello64@plt+0x3cd9c>
   50a18:	ldreq	r1, [pc, #212]	; 50af4 <ftello64@plt+0x3cda0>
   50a1c:	ldreq	r0, [pc, #140]	; 50ab0 <ftello64@plt+0x3cd5c>
   50a20:	bl	49c84 <ftello64@plt+0x35f30>
   50a24:	str	r0, [r4, #64]	; 0x40
   50a28:	pop	{r4, pc}
   50a2c:	ldr	r0, [r4, #68]	; 0x44
   50a30:	cmp	r0, #0
   50a34:	popne	{r4, pc}
   50a38:	ldr	r3, [r4, #24]
   50a3c:	mov	r2, r0
   50a40:	cmp	r3, #0
   50a44:	movne	r0, r3
   50a48:	ldrne	r1, [pc, #168]	; 50af8 <ftello64@plt+0x3cda4>
   50a4c:	ldreq	r1, [pc, #168]	; 50afc <ftello64@plt+0x3cda8>
   50a50:	ldreq	r0, [pc, #88]	; 50ab0 <ftello64@plt+0x3cd5c>
   50a54:	bl	49c84 <ftello64@plt+0x35f30>
   50a58:	str	r0, [r4, #68]	; 0x44
   50a5c:	pop	{r4, pc}
   50a60:	ldr	r0, [r4, #44]	; 0x2c
   50a64:	cmp	r0, #0
   50a68:	popne	{r4, pc}
   50a6c:	ldr	r3, [r4, #24]
   50a70:	mov	r2, r0
   50a74:	cmp	r3, #0
   50a78:	movne	r0, r3
   50a7c:	ldrne	r1, [pc, #124]	; 50b00 <ftello64@plt+0x3cdac>
   50a80:	ldreq	r1, [pc, #124]	; 50b04 <ftello64@plt+0x3cdb0>
   50a84:	ldreq	r0, [pc, #56]	; 50ac4 <ftello64@plt+0x3cd70>
   50a88:	bl	49c84 <ftello64@plt+0x35f30>
   50a8c:	str	r0, [r4, #44]	; 0x2c
   50a90:	pop	{r4, pc}
   50a94:	ldr	r2, [pc, #108]	; 50b08 <ftello64@plt+0x3cdb4>
   50a98:	ldr	r1, [pc, #108]	; 50b0c <ftello64@plt+0x3cdb8>
   50a9c:	ldr	r0, [pc, #108]	; 50b10 <ftello64@plt+0x3cdbc>
   50aa0:	bl	4ee84 <ftello64@plt+0x3b130>
   50aa4:	andeq	r8, r7, r4, lsl r0
   50aa8:	andeq	r4, r6, r0, ror #28
   50aac:	andeq	r4, r6, r4, ror #28
   50ab0:	andeq	r4, r6, r8, ror ip
   50ab4:	andeq	r4, r6, r8, lsl #27
   50ab8:	muleq	r6, ip, sp
   50abc:	andeq	r4, r6, r8, lsr #27
   50ac0:	andeq	r4, r6, ip, lsr #27
   50ac4:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   50ac8:			; <UNDEFINED> instruction: 0x00064db8
   50acc:	andeq	r4, r6, r0, asr #27
   50ad0:	andeq	r4, r6, ip, asr #27
   50ad4:	andeq	r4, r6, r4, ror #27
   50ad8:	andeq	r4, r6, r0, lsl lr
   50adc:	andeq	r4, r6, ip, lsr #28
   50ae0:	andeq	r4, r6, r0, asr #28
   50ae4:	andeq	r4, r6, ip, asr #28
   50ae8:	andeq	r4, r6, r4, asr lr
   50aec:	andeq	r4, r6, r8, asr lr
   50af0:	andeq	r4, r6, ip, ror #28
   50af4:	andeq	r4, r6, r8, lsl #29
   50af8:	muleq	r6, ip, lr
   50afc:	andeq	r4, r6, ip, lsr #29
   50b00:	strdeq	r4, [r6], -r8
   50b04:	andeq	r4, r6, r0, lsl #28
   50b08:	andeq	r4, r6, r4, ror #24
   50b0c:	andeq	r0, r0, lr, ror r4
   50b10:	andeq	r4, r6, ip, lsr sp
   50b14:	mov	r0, #1
   50b18:	b	50044 <ftello64@plt+0x3c2f0>
   50b1c:	andeq	r0, r0, r0
   50b20:	add	ip, r0, r0, lsl #3
   50b24:	sub	r3, r1, #1
   50b28:	add	ip, r0, ip, lsl #3
   50b2c:	cmp	r1, #2
   50b30:	add	ip, ip, ip, lsl #2
   50b34:	rsb	r3, r3, r3, lsl #5
   50b38:	add	r3, r3, ip
   50b3c:	lslgt	r1, r1, #2
   50b40:	add	r2, r3, r2
   50b44:	ldrgt	r3, [pc, #88]	; 50ba4 <ftello64@plt+0x3ce50>
   50b48:	addgt	r1, r1, #23
   50b4c:	ldr	ip, [pc, #84]	; 50ba8 <ftello64@plt+0x3ce54>
   50b50:	suble	r0, r0, #1
   50b54:	umullgt	r3, r1, r3, r1
   50b58:	push	{lr}		; (str lr, [sp, #-4]!)
   50b5c:	smull	lr, ip, ip, r0
   50b60:	add	r2, r2, #1720320	; 0x1a4000
   50b64:	add	r2, r2, #740	; 0x2e4
   50b68:	subgt	r2, r2, r1, lsr #3
   50b6c:	asr	r1, r0, #31
   50b70:	add	r3, r0, #3
   50b74:	cmp	r0, #0
   50b78:	rsb	r1, r1, ip, asr #5
   50b7c:	movlt	r0, r3
   50b80:	add	r1, r1, #1
   50b84:	asr	r3, r0, #2
   50b88:	add	r0, r1, r1, lsl #1
   50b8c:	add	r1, r0, #3
   50b90:	cmp	r0, #0
   50b94:	movlt	r0, r1
   50b98:	sub	r0, r3, r0, asr #2
   50b9c:	add	r0, r0, r2
   50ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   50ba4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   50ba8:	mvnpl	r8, pc, lsl r5
   50bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50bb0:	sub	r4, r0, #1720320	; 0x1a4000
   50bb4:	mov	r6, r0
   50bb8:	ldr	r0, [pc, #592]	; 50e10 <ftello64@plt+0x3d0bc>
   50bbc:	sub	sp, sp, #20
   50bc0:	sub	r4, r4, #740	; 0x2e4
   50bc4:	str	r1, [sp, #4]
   50bc8:	umull	r1, r4, r0, r4
   50bcc:	ldr	r7, [pc, #576]	; 50e14 <ftello64@plt+0x3d0c0>
   50bd0:	strd	r2, [sp, #8]
   50bd4:	lsr	r4, r4, #8
   50bd8:	ldr	r8, [pc, #568]	; 50e18 <ftello64@plt+0x3d0c4>
   50bdc:	ldr	r5, [pc, #568]	; 50e1c <ftello64@plt+0x3d0c8>
   50be0:	b	50be8 <ftello64@plt+0x3ce94>
   50be4:	add	r4, r4, #1
   50be8:	mov	r2, #1
   50bec:	mov	r1, r2
   50bf0:	mov	r0, r4
   50bf4:	bl	50b20 <ftello64@plt+0x3cdcc>
   50bf8:	umull	r3, r2, r7, r4
   50bfc:	lsr	r3, r2, #5
   50c00:	add	r3, r3, r3, lsl #2
   50c04:	add	r3, r3, r3, lsl #2
   50c08:	cmp	r4, r3, lsl #2
   50c0c:	sub	r0, r6, r0
   50c10:	bne	50c2c <ftello64@plt+0x3ced8>
   50c14:	lsr	r2, r2, #7
   50c18:	add	r2, r2, r2, lsl #2
   50c1c:	add	r2, r2, r2, lsl #2
   50c20:	cmp	r4, r2, lsl #4
   50c24:	movne	r3, r5
   50c28:	bne	50c38 <ftello64@plt+0x3cee4>
   50c2c:	tst	r4, #3
   50c30:	moveq	r3, r8
   50c34:	movne	r3, r5
   50c38:	cmp	r0, r3
   50c3c:	bgt	50be4 <ftello64@plt+0x3ce90>
   50c40:	ldr	r3, [pc, #472]	; 50e20 <ftello64@plt+0x3d0cc>
   50c44:	asr	r5, r0, #31
   50c48:	ldr	sl, [pc, #452]	; 50e14 <ftello64@plt+0x3d0c0>
   50c4c:	smull	r2, r3, r3, r0
   50c50:	add	r0, r3, r0
   50c54:	rsb	r5, r5, r0, asr #4
   50c58:	add	r5, r5, #1
   50c5c:	umull	r3, r7, sl, r4
   50c60:	add	r5, r5, #1
   50c64:	lsr	r8, r7, #5
   50c68:	lsr	r7, r7, #7
   50c6c:	add	r8, r8, r8, lsl #2
   50c70:	add	r7, r7, r7, lsl #2
   50c74:	add	r8, r8, r8, lsl #2
   50c78:	add	r7, r7, r7, lsl #2
   50c7c:	sub	r8, r4, r8, lsl #2
   50c80:	sub	r7, r4, r7, lsl #4
   50c84:	and	r9, r4, #3
   50c88:	sub	fp, r5, #1
   50c8c:	mov	r1, fp
   50c90:	mov	r2, #1
   50c94:	mov	r0, r4
   50c98:	bl	50b20 <ftello64@plt+0x3cdcc>
   50c9c:	sub	r3, fp, #1
   50ca0:	sub	r0, r6, r0
   50ca4:	cmp	r3, #11
   50ca8:	ldrls	pc, [pc, r3, lsl #2]
   50cac:	b	50e00 <ftello64@plt+0x3d0ac>
   50cb0:	andeq	r0, r5, r0, ror #25
   50cb4:	andeq	r0, r5, r4, lsr #27
   50cb8:	andeq	r0, r5, r0, ror #25
   50cbc:	strdeq	r0, [r5], -ip
   50cc0:	andeq	r0, r5, r0, ror #25
   50cc4:	strdeq	r0, [r5], -ip
   50cc8:	andeq	r0, r5, r0, ror #25
   50ccc:	andeq	r0, r5, r0, ror #25
   50cd0:	strdeq	r0, [r5], -ip
   50cd4:	andeq	r0, r5, r0, ror #25
   50cd8:	strdeq	r0, [r5], -ip
   50cdc:	andeq	r0, r5, r0, ror #25
   50ce0:	mov	r2, #31
   50ce4:	cmp	r0, r2
   50ce8:	ble	50d08 <ftello64@plt+0x3cfb4>
   50cec:	cmp	r5, #13
   50cf0:	beq	50de4 <ftello64@plt+0x3d090>
   50cf4:	add	r5, r5, #1
   50cf8:	b	50c88 <ftello64@plt+0x3cf34>
   50cfc:	mov	r2, #30
   50d00:	cmp	r0, r2
   50d04:	bgt	50cec <ftello64@plt+0x3cf98>
   50d08:	add	r0, r0, #1
   50d0c:	cmp	r0, r2
   50d10:	ble	50ddc <ftello64@plt+0x3d088>
   50d14:	cmp	r5, #13
   50d18:	mov	fp, r5
   50d1c:	moveq	fp, #1
   50d20:	moveq	r0, fp
   50d24:	moveq	r2, r4
   50d28:	addeq	r4, r4, r0
   50d2c:	bne	50df4 <ftello64@plt+0x3d0a0>
   50d30:	ldr	r3, [sp, #4]
   50d34:	ldr	r1, [pc, #216]	; 50e14 <ftello64@plt+0x3d0c0>
   50d38:	cmp	r2, #0
   50d3c:	str	r4, [r3]
   50d40:	ldr	r3, [sp, #8]
   50d44:	str	fp, [r3]
   50d48:	smull	r1, r3, r1, r2
   50d4c:	ldr	r1, [sp, #12]
   50d50:	str	r0, [r1]
   50d54:	asr	r0, r2, #31
   50d58:	rsb	r0, r0, r3, asr #5
   50d5c:	add	r3, r4, r4, lsl #3
   50d60:	add	r0, r0, #1
   50d64:	add	r4, r4, r3, lsl #3
   50d68:	add	r0, r0, r0, lsl #1
   50d6c:	add	r1, r2, #3
   50d70:	movlt	r2, r1
   50d74:	add	r4, r4, r4, lsl #2
   50d78:	cmp	r0, #0
   50d7c:	add	r3, r0, #3
   50d80:	sub	r6, r6, r4
   50d84:	movge	r3, r0
   50d88:	asr	r2, r2, #2
   50d8c:	sub	r0, r6, #1720320	; 0x1a4000
   50d90:	sub	r3, r2, r3, asr #2
   50d94:	sub	r0, r0, #740	; 0x2e4
   50d98:	sub	r0, r0, r3
   50d9c:	add	sp, sp, #20
   50da0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50da4:	cmp	r8, #0
   50da8:	bne	50db8 <ftello64@plt+0x3d064>
   50dac:	cmp	r7, #0
   50db0:	movne	r3, #28
   50db4:	bne	50dc4 <ftello64@plt+0x3d070>
   50db8:	cmp	r9, #0
   50dbc:	moveq	r3, #29
   50dc0:	movne	r3, #28
   50dc4:	cmp	r0, r3
   50dc8:	bgt	50cf4 <ftello64@plt+0x3cfa0>
   50dcc:	add	r0, r0, #1
   50dd0:	cmp	r0, r3
   50dd4:	bgt	50df0 <ftello64@plt+0x3d09c>
   50dd8:	mov	fp, #2
   50ddc:	sub	r2, r4, #1
   50de0:	b	50d30 <ftello64@plt+0x3cfdc>
   50de4:	add	r4, r4, #1
   50de8:	mov	r5, #1
   50dec:	b	50c5c <ftello64@plt+0x3cf08>
   50df0:	mov	fp, #3
   50df4:	sub	r2, r4, #1
   50df8:	mov	r0, #1
   50dfc:	b	50d30 <ftello64@plt+0x3cfdc>
   50e00:	ldr	r2, [pc, #28]	; 50e24 <ftello64@plt+0x3d0d0>
   50e04:	ldr	r1, [pc, #28]	; 50e28 <ftello64@plt+0x3d0d4>
   50e08:	ldr	r0, [pc, #28]	; 50e2c <ftello64@plt+0x3d0d8>
   50e0c:	bl	4ee84 <ftello64@plt+0x3b130>
   50e10:	movwlt	r6, #62291	; 0xf353
   50e14:	mvnpl	r8, pc, lsl r5
   50e18:	andeq	r0, r0, lr, ror #2
   50e1c:	andeq	r0, r0, sp, ror #2
   50e20:	strthi	r0, [r1], #-2115	; 0xfffff7bd
   50e24:	andeq	r4, r6, r4, asr #29
   50e28:	andeq	r0, r0, r3, lsl r3
   50e2c:	andeq	r4, r6, r4, ror #29
   50e30:	add	r1, r0, #8
   50e34:	b	50e3c <ftello64@plt+0x3d0e8>
   50e38:	mov	r0, r3
   50e3c:	mov	r3, r0
   50e40:	ldrb	r2, [r3], #1
   50e44:	sub	r2, r2, #48	; 0x30
   50e48:	cmp	r2, #9
   50e4c:	bhi	50edc <ftello64@plt+0x3d188>
   50e50:	cmp	r3, r1
   50e54:	bne	50e38 <ftello64@plt+0x3d0e4>
   50e58:	ldrb	r3, [r1]
   50e5c:	cmp	r3, #84	; 0x54
   50e60:	bne	50edc <ftello64@plt+0x3d188>
   50e64:	add	r3, r0, #2
   50e68:	add	r0, r0, #8
   50e6c:	mov	r1, r3
   50e70:	add	r3, r3, #1
   50e74:	ldrb	r2, [r1]
   50e78:	sub	r2, r2, #48	; 0x30
   50e7c:	cmp	r2, #9
   50e80:	bhi	50edc <ftello64@plt+0x3d188>
   50e84:	cmp	r3, r0
   50e88:	bne	50e6c <ftello64@plt+0x3d118>
   50e8c:	push	{r4, lr}
   50e90:	ldrb	r4, [r3]
   50e94:	cmp	r4, #90	; 0x5a
   50e98:	ldrbeq	r4, [r1, #2]
   50e9c:	cmp	r4, #0
   50ea0:	beq	50ee4 <ftello64@plt+0x3d190>
   50ea4:	tst	r4, #128	; 0x80
   50ea8:	bne	50ec4 <ftello64@plt+0x3d170>
   50eac:	bl	13784 <__ctype_b_loc@plt>
   50eb0:	lsl	r3, r4, #1
   50eb4:	ldr	r2, [r0]
   50eb8:	ldrh	r3, [r2, r3]
   50ebc:	tst	r3, #8192	; 0x2000
   50ec0:	bne	50ee4 <ftello64@plt+0x3d190>
   50ec4:	cmp	r4, #44	; 0x2c
   50ec8:	cmpne	r4, #58	; 0x3a
   50ecc:	movne	r4, #1
   50ed0:	moveq	r4, #0
   50ed4:	eor	r0, r4, #1
   50ed8:	pop	{r4, pc}
   50edc:	mov	r0, #0
   50ee0:	bx	lr
   50ee4:	mov	r0, #1
   50ee8:	pop	{r4, pc}
   50eec:	add	r2, r0, #4
   50ef0:	ldrb	r3, [r0], #1
   50ef4:	sub	r3, r3, #48	; 0x30
   50ef8:	cmp	r3, #9
   50efc:	bhi	510e4 <ftello64@plt+0x3d390>
   50f00:	cmp	r0, r2
   50f04:	bne	50ef0 <ftello64@plt+0x3d19c>
   50f08:	ldrb	r3, [r0]
   50f0c:	cmp	r3, #45	; 0x2d
   50f10:	bne	510e4 <ftello64@plt+0x3d390>
   50f14:	ldrb	r3, [r0, #1]
   50f18:	sub	r3, r3, #48	; 0x30
   50f1c:	uxtb	r2, r3
   50f20:	cmp	r2, #9
   50f24:	bhi	510e4 <ftello64@plt+0x3d390>
   50f28:	ldrb	r2, [r0, #2]
   50f2c:	sub	r2, r2, #48	; 0x30
   50f30:	uxtb	ip, r2
   50f34:	cmp	ip, #9
   50f38:	bhi	510e4 <ftello64@plt+0x3d390>
   50f3c:	ldrb	ip, [r0, #3]
   50f40:	cmp	ip, #45	; 0x2d
   50f44:	bne	510e4 <ftello64@plt+0x3d390>
   50f48:	add	r3, r3, r3, lsl #2
   50f4c:	add	r3, r2, r3, lsl #1
   50f50:	sub	r3, r3, #1
   50f54:	cmp	r3, #11
   50f58:	bhi	510e4 <ftello64@plt+0x3d390>
   50f5c:	ldrb	r3, [r0, #4]
   50f60:	sub	r3, r3, #48	; 0x30
   50f64:	uxtb	r2, r3
   50f68:	cmp	r2, #9
   50f6c:	bhi	510e4 <ftello64@plt+0x3d390>
   50f70:	ldrb	r2, [r0, #5]
   50f74:	sub	r2, r2, #48	; 0x30
   50f78:	uxtb	ip, r2
   50f7c:	cmp	ip, #9
   50f80:	bhi	510e4 <ftello64@plt+0x3d390>
   50f84:	add	r3, r3, r3, lsl #2
   50f88:	add	r3, r2, r3, lsl #1
   50f8c:	sub	r3, r3, #1
   50f90:	cmp	r3, #30
   50f94:	bhi	510e4 <ftello64@plt+0x3d390>
   50f98:	ldrb	r2, [r0, #6]
   50f9c:	cmp	r2, #0
   50fa0:	sub	r3, r2, #44	; 0x2c
   50fa4:	clz	r3, r3
   50fa8:	lsr	r3, r3, #5
   50fac:	moveq	r3, #1
   50fb0:	cmp	r3, #0
   50fb4:	bne	510ec <ftello64@plt+0x3d398>
   50fb8:	cmp	r2, #32
   50fbc:	cmpne	r2, #9
   50fc0:	bne	510e4 <ftello64@plt+0x3d390>
   50fc4:	cmp	r1, #0
   50fc8:	bne	510ec <ftello64@plt+0x3d398>
   50fcc:	ldrb	r3, [r0, #7]
   50fd0:	cmp	r3, #9
   50fd4:	cmpne	r3, #32
   50fd8:	beq	510ec <ftello64@plt+0x3d398>
   50fdc:	sub	r3, r3, #48	; 0x30
   50fe0:	uxtb	r2, r3
   50fe4:	cmp	r2, #9
   50fe8:	bhi	510e4 <ftello64@plt+0x3d390>
   50fec:	ldrb	r2, [r0, #8]
   50ff0:	sub	r2, r2, #48	; 0x30
   50ff4:	uxtb	ip, r2
   50ff8:	cmp	ip, #9
   50ffc:	bhi	510e4 <ftello64@plt+0x3d390>
   51000:	add	r3, r3, r3, lsl #2
   51004:	add	r3, r2, r3, lsl #1
   51008:	cmp	r3, #23
   5100c:	bgt	510e4 <ftello64@plt+0x3d390>
   51010:	ldrb	r3, [r0, #9]
   51014:	cmp	r3, #44	; 0x2c
   51018:	cmpne	r3, #0
   5101c:	beq	510ec <ftello64@plt+0x3d398>
   51020:	cmp	r3, #58	; 0x3a
   51024:	bne	510e4 <ftello64@plt+0x3d390>
   51028:	ldrb	r3, [r0, #10]
   5102c:	sub	r3, r3, #48	; 0x30
   51030:	uxtb	r2, r3
   51034:	cmp	r2, #9
   51038:	bhi	510e4 <ftello64@plt+0x3d390>
   5103c:	ldrb	r2, [r0, #11]
   51040:	sub	r2, r2, #48	; 0x30
   51044:	uxtb	r1, r2
   51048:	cmp	r1, #9
   5104c:	bhi	510e4 <ftello64@plt+0x3d390>
   51050:	mov	ip, #10
   51054:	mla	r3, ip, r3, r2
   51058:	cmp	r3, #59	; 0x3b
   5105c:	bgt	510e4 <ftello64@plt+0x3d390>
   51060:	ldrb	r2, [r0, #12]
   51064:	cmp	r2, #0
   51068:	sub	r3, r2, #44	; 0x2c
   5106c:	clz	r3, r3
   51070:	lsr	r3, r3, #5
   51074:	moveq	r3, #1
   51078:	cmp	r3, #0
   5107c:	bne	510ec <ftello64@plt+0x3d398>
   51080:	cmp	r2, #58	; 0x3a
   51084:	bne	510e4 <ftello64@plt+0x3d390>
   51088:	ldrb	r2, [r0, #13]
   5108c:	sub	r2, r2, #48	; 0x30
   51090:	uxtb	r1, r2
   51094:	cmp	r1, #9
   51098:	bhi	510e4 <ftello64@plt+0x3d390>
   5109c:	push	{lr}		; (str lr, [sp, #-4]!)
   510a0:	ldrb	r1, [r0, #14]
   510a4:	sub	r1, r1, #48	; 0x30
   510a8:	uxtb	lr, r1
   510ac:	cmp	lr, #9
   510b0:	bhi	510fc <ftello64@plt+0x3d3a8>
   510b4:	mla	r2, ip, r2, r1
   510b8:	cmp	r2, #60	; 0x3c
   510bc:	bgt	510fc <ftello64@plt+0x3d3a8>
   510c0:	ldrb	r0, [r0, #15]
   510c4:	and	r3, r0, #223	; 0xdf
   510c8:	cmp	r3, #0
   510cc:	cmpne	r0, #44	; 0x2c
   510d0:	beq	510f4 <ftello64@plt+0x3d3a0>
   510d4:	sub	r0, r0, #9
   510d8:	clz	r0, r0
   510dc:	lsr	r0, r0, #5
   510e0:	pop	{pc}		; (ldr pc, [sp], #4)
   510e4:	mov	r0, #0
   510e8:	bx	lr
   510ec:	mov	r0, #1
   510f0:	bx	lr
   510f4:	mov	r0, #1
   510f8:	pop	{pc}		; (ldr pc, [sp], #4)
   510fc:	mov	r0, r3
   51100:	pop	{pc}		; (ldr pc, [sp], #4)
   51104:	add	r1, r0, #8
   51108:	b	51110 <ftello64@plt+0x3d3bc>
   5110c:	mov	r0, r3
   51110:	mov	r3, r0
   51114:	ldrb	r2, [r3], #1
   51118:	sub	r2, r2, #48	; 0x30
   5111c:	cmp	r2, #9
   51120:	bhi	5115c <ftello64@plt+0x3d408>
   51124:	cmp	r3, r1
   51128:	bne	5110c <ftello64@plt+0x3d3b8>
   5112c:	ldrb	r3, [r1]
   51130:	cmp	r3, #84	; 0x54
   51134:	bne	5115c <ftello64@plt+0x3d408>
   51138:	add	r0, r0, #7
   5113c:	ldrb	r3, [r1, #1]!
   51140:	sub	r3, r3, #48	; 0x30
   51144:	cmp	r3, #9
   51148:	bhi	5115c <ftello64@plt+0x3d408>
   5114c:	cmp	r0, r1
   51150:	bne	5113c <ftello64@plt+0x3d3e8>
   51154:	mov	r0, #0
   51158:	bx	lr
   5115c:	mov	r0, #161	; 0xa1
   51160:	bx	lr
   51164:	push	{r4, lr}
   51168:	mov	r0, #0
   5116c:	bl	13424 <time@plt>
   51170:	cmn	r0, #1
   51174:	beq	511ac <ftello64@plt+0x3d458>
   51178:	ldr	r2, [pc, #52]	; 511b4 <ftello64@plt+0x3d460>
   5117c:	ldr	r3, [r2]
   51180:	cmp	r3, #0
   51184:	popeq	{r4, pc}
   51188:	cmp	r3, #1
   5118c:	ldr	r2, [r2, #4]
   51190:	beq	511a4 <ftello64@plt+0x3d450>
   51194:	cmp	r3, #2
   51198:	addeq	r0, r0, r2
   5119c:	subne	r0, r0, r2
   511a0:	pop	{r4, pc}
   511a4:	mov	r0, r2
   511a8:	pop	{r4, pc}
   511ac:	ldr	r0, [pc, #4]	; 511b8 <ftello64@plt+0x3d464>
   511b0:	bl	4eba8 <ftello64@plt+0x3ae54>
   511b4:	andeq	r8, r7, ip, asr r0
   511b8:	strdeq	r4, [r6], -ip
   511bc:	b	13220 <gmtime_r@plt>
   511c0:	push	{r4, r5, lr}
   511c4:	sub	sp, sp, #84	; 0x54
   511c8:	ldr	r4, [pc, #140]	; 5125c <ftello64@plt+0x3d508>
   511cc:	mov	r5, r0
   511d0:	ldr	r3, [r4]
   511d4:	str	r3, [sp, #76]	; 0x4c
   511d8:	bl	51164 <ftello64@plt+0x3d410>
   511dc:	add	r1, sp, #32
   511e0:	str	r0, [sp, #28]
   511e4:	add	r0, sp, #28
   511e8:	bl	13220 <gmtime_r@plt>
   511ec:	subs	r2, r0, #0
   511f0:	strbeq	r2, [r5]
   511f4:	beq	51240 <ftello64@plt+0x3d4ec>
   511f8:	ldr	r1, [r2]
   511fc:	ldr	r3, [r2, #20]
   51200:	str	r1, [sp, #16]
   51204:	ldr	r1, [r2, #4]
   51208:	add	r3, r3, #1888	; 0x760
   5120c:	str	r1, [sp, #12]
   51210:	ldr	r1, [r2, #8]
   51214:	mov	r0, r5
   51218:	str	r1, [sp, #8]
   5121c:	ldr	r1, [r2, #12]
   51220:	add	r3, r3, #12
   51224:	str	r1, [sp, #4]
   51228:	ldr	r1, [r2, #16]
   5122c:	ldr	r2, [pc, #44]	; 51260 <ftello64@plt+0x3d50c>
   51230:	add	r1, r1, #1
   51234:	str	r1, [sp]
   51238:	mov	r1, #16
   5123c:	bl	13a30 <gpgrt_snprintf@plt>
   51240:	ldr	r2, [sp, #76]	; 0x4c
   51244:	ldr	r3, [r4]
   51248:	cmp	r2, r3
   5124c:	bne	51258 <ftello64@plt+0x3d504>
   51250:	add	sp, sp, #84	; 0x54
   51254:	pop	{r4, r5, pc}
   51258:	bl	134b4 <__stack_chk_fail@plt>
   5125c:	andeq	r6, r7, r8, ror #19
   51260:	andeq	r4, r6, ip, lsl #30
   51264:	push	{r4, r5, r6, lr}
   51268:	mov	r4, r0
   5126c:	mov	r0, #0
   51270:	mov	r5, r1
   51274:	bl	13424 <time@plt>
   51278:	ldr	r3, [pc, #72]	; 512c8 <ftello64@plt+0x3d574>
   5127c:	cmn	r4, #1
   51280:	cmpne	r0, r4
   51284:	bne	51298 <ftello64@plt+0x3d544>
   51288:	mov	r2, #0
   5128c:	str	r2, [r3]
   51290:	str	r2, [r3, #4]
   51294:	pop	{r4, r5, r6, pc}
   51298:	cmp	r5, #0
   5129c:	beq	512ac <ftello64@plt+0x3d558>
   512a0:	mov	r2, #1
   512a4:	stm	r3, {r2, r4}
   512a8:	pop	{r4, r5, r6, pc}
   512ac:	cmp	r0, r4
   512b0:	sublt	r4, r4, r0
   512b4:	movlt	r2, #2
   512b8:	subge	r4, r0, r4
   512bc:	movge	r2, #3
   512c0:	stm	r3, {r2, r4}
   512c4:	pop	{r4, r5, r6, pc}
   512c8:	andeq	r8, r7, ip, asr r0
   512cc:	ldr	r3, [pc, #4]	; 512d8 <ftello64@plt+0x3d584>
   512d0:	ldr	r0, [r3]
   512d4:	bx	lr
   512d8:	andeq	r8, r7, ip, asr r0
   512dc:	b	51164 <ftello64@plt+0x3d410>
   512e0:	push	{r4, r5, r6, r7, r8, lr}
   512e4:	sub	sp, sp, #48	; 0x30
   512e8:	ldr	r4, [pc, #340]	; 51444 <ftello64@plt+0x3d6f0>
   512ec:	mov	r5, r0
   512f0:	ldr	r3, [r4]
   512f4:	str	r3, [sp, #44]	; 0x2c
   512f8:	bl	13814 <strlen@plt>
   512fc:	cmp	r0, #10
   51300:	bne	51310 <ftello64@plt+0x3d5bc>
   51304:	ldrb	r3, [r5, #4]
   51308:	cmp	r3, #45	; 0x2d
   5130c:	beq	5132c <ftello64@plt+0x3d5d8>
   51310:	mov	r0, #0
   51314:	ldr	r2, [sp, #44]	; 0x2c
   51318:	ldr	r3, [r4]
   5131c:	cmp	r2, r3
   51320:	bne	51440 <ftello64@plt+0x3d6ec>
   51324:	add	sp, sp, #48	; 0x30
   51328:	pop	{r4, r5, r6, r7, r8, pc}
   5132c:	ldrb	r3, [r5, #7]
   51330:	cmp	r3, #45	; 0x2d
   51334:	bne	51310 <ftello64@plt+0x3d5bc>
   51338:	sub	r2, r5, #1
   5133c:	add	r1, r5, #3
   51340:	ldrb	r3, [r2, #1]!
   51344:	sub	r3, r3, #48	; 0x30
   51348:	cmp	r3, #9
   5134c:	bhi	51310 <ftello64@plt+0x3d5bc>
   51350:	cmp	r2, r1
   51354:	bne	51340 <ftello64@plt+0x3d5ec>
   51358:	ldrb	r3, [r5, #5]
   5135c:	sub	r3, r3, #48	; 0x30
   51360:	cmp	r3, #9
   51364:	bhi	51310 <ftello64@plt+0x3d5bc>
   51368:	ldrb	r3, [r5, #6]
   5136c:	sub	r3, r3, #48	; 0x30
   51370:	cmp	r3, #9
   51374:	bhi	51310 <ftello64@plt+0x3d5bc>
   51378:	ldrb	r3, [r5, #8]
   5137c:	sub	r3, r3, #48	; 0x30
   51380:	cmp	r3, #9
   51384:	bhi	51310 <ftello64@plt+0x3d5bc>
   51388:	ldrb	r3, [r5, #9]
   5138c:	sub	r3, r3, #48	; 0x30
   51390:	cmp	r3, #9
   51394:	bhi	51310 <ftello64@plt+0x3d5bc>
   51398:	mov	r2, #10
   5139c:	mov	r1, #0
   513a0:	mov	r0, r5
   513a4:	bl	132a4 <strtol@plt>
   513a8:	mov	r2, #10
   513ac:	mov	r1, #0
   513b0:	mov	r7, r0
   513b4:	add	r0, r5, #5
   513b8:	bl	132a4 <strtol@plt>
   513bc:	mov	r1, #0
   513c0:	mov	r2, #10
   513c4:	mov	r6, r0
   513c8:	add	r0, r5, #8
   513cc:	bl	132a4 <strtol@plt>
   513d0:	ldr	r1, [pc, #112]	; 51448 <ftello64@plt+0x3d6f4>
   513d4:	sub	r6, r6, #1
   513d8:	cmp	r7, r1
   513dc:	movgt	r1, #0
   513e0:	movle	r1, #1
   513e4:	cmp	r6, #11
   513e8:	orrhi	r1, r1, #1
   513ec:	cmp	r1, #0
   513f0:	mov	r8, r0
   513f4:	bne	51310 <ftello64@plt+0x3d5bc>
   513f8:	sub	r3, r0, #1
   513fc:	cmp	r3, #30
   51400:	bhi	51310 <ftello64@plt+0x3d5bc>
   51404:	mov	r2, #44	; 0x2c
   51408:	mov	r0, sp
   5140c:	bl	13904 <memset@plt>
   51410:	sub	r3, r7, #1888	; 0x760
   51414:	sub	r3, r3, #12
   51418:	mvn	r2, #0
   5141c:	mov	r0, sp
   51420:	str	r3, [sp, #20]
   51424:	str	r8, [sp, #12]
   51428:	str	r6, [sp, #16]
   5142c:	str	r2, [sp, #32]
   51430:	bl	13310 <mktime@plt>
   51434:	cmn	r0, #1
   51438:	bne	51314 <ftello64@plt+0x3d5c0>
   5143c:	b	51310 <ftello64@plt+0x3d5bc>
   51440:	bl	134b4 <__stack_chk_fail@plt>
   51444:	andeq	r6, r7, r8, ror #19
   51448:			; <UNDEFINED> instruction: 0x000007b1
   5144c:	ldrb	r3, [r0]
   51450:	cmp	r3, #0
   51454:	beq	5145c <ftello64@plt+0x3d708>
   51458:	b	50e30 <ftello64@plt+0x3d0dc>
   5145c:	mov	r0, r3
   51460:	bx	lr
   51464:	ldrb	r3, [r0]
   51468:	cmp	r3, #0
   5146c:	beq	51474 <ftello64@plt+0x3d720>
   51470:	b	50eec <ftello64@plt+0x3d198>
   51474:	mov	r0, r3
   51478:	bx	lr
   5147c:	push	{r4, r5, r6, r7, r8, r9, lr}
   51480:	subs	r5, r0, #0
   51484:	sub	sp, sp, #28
   51488:	ldr	r7, [pc, #356]	; 515f4 <ftello64@plt+0x3d8a0>
   5148c:	addeq	r5, sp, #4
   51490:	mov	r8, #0
   51494:	ldr	r3, [r7]
   51498:	strb	r8, [r5]
   5149c:	ldrb	r6, [r1]
   514a0:	mov	r4, r1
   514a4:	str	r3, [sp, #20]
   514a8:	cmp	r6, r8
   514ac:	moveq	r0, r6
   514b0:	beq	514d8 <ftello64@plt+0x3d784>
   514b4:	mov	r0, r1
   514b8:	bl	50e30 <ftello64@plt+0x3d0dc>
   514bc:	subs	r9, r0, #0
   514c0:	bne	515bc <ftello64@plt+0x3d868>
   514c4:	mov	r1, r9
   514c8:	mov	r0, r4
   514cc:	bl	50eec <ftello64@plt+0x3d198>
   514d0:	cmp	r0, #0
   514d4:	bne	514f0 <ftello64@plt+0x3d79c>
   514d8:	ldr	r2, [sp, #20]
   514dc:	ldr	r3, [r7]
   514e0:	cmp	r2, r3
   514e4:	bne	515f0 <ftello64@plt+0x3d89c>
   514e8:	add	sp, sp, #28
   514ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   514f0:	strb	r6, [r5]
   514f4:	ldrb	r2, [r4, #1]
   514f8:	ldr	r3, [pc, #248]	; 515f8 <ftello64@plt+0x3d8a4>
   514fc:	strb	r2, [r5, #1]
   51500:	ldrb	r1, [r4, #2]
   51504:	mov	r2, #84	; 0x54
   51508:	strb	r1, [r5, #2]
   5150c:	ldrb	r1, [r4, #3]
   51510:	strb	r1, [r5, #3]
   51514:	ldrb	r1, [r4, #5]
   51518:	strb	r1, [r5, #4]
   5151c:	ldrb	r1, [r4, #6]
   51520:	strb	r1, [r5, #5]
   51524:	ldrb	r1, [r4, #8]
   51528:	strb	r1, [r5, #6]
   5152c:	ldrb	r1, [r4, #9]
   51530:	strb	r9, [r5, #15]
   51534:	str	r3, [r5, #9]
   51538:	strb	r1, [r5, #7]
   5153c:	strh	r3, [r5, #13]
   51540:	strb	r2, [r5, #8]
   51544:	ldrb	r3, [r4, #10]
   51548:	cmp	r3, #32
   5154c:	cmpne	r3, #9
   51550:	movne	r0, #10
   51554:	bne	514d8 <ftello64@plt+0x3d784>
   51558:	ldrb	r3, [r4, #11]
   5155c:	cmp	r3, #9
   51560:	cmpne	r3, #32
   51564:	moveq	r0, #11
   51568:	beq	514d8 <ftello64@plt+0x3d784>
   5156c:	strb	r3, [r5, #9]
   51570:	ldrb	r3, [r4, #12]
   51574:	strb	r3, [r5, #10]
   51578:	ldrb	r3, [r4, #13]
   5157c:	cmp	r3, #58	; 0x3a
   51580:	movne	r0, #13
   51584:	bne	514d8 <ftello64@plt+0x3d784>
   51588:	ldrb	r3, [r4, #14]
   5158c:	strb	r3, [r5, #11]
   51590:	ldrb	r3, [r4, #15]
   51594:	strb	r3, [r5, #12]
   51598:	ldrb	r3, [r4, #16]
   5159c:	cmp	r3, #58	; 0x3a
   515a0:	moveq	r0, #19
   515a4:	ldrbeq	r3, [r4, #17]
   515a8:	movne	r0, #16
   515ac:	strbeq	r3, [r5, #13]
   515b0:	ldrbeq	r3, [r4, #18]
   515b4:	strbeq	r3, [r5, #14]
   515b8:	b	514d8 <ftello64@plt+0x3d784>
   515bc:	ldr	r2, [r4, #4]
   515c0:	ldr	r3, [r4, #8]
   515c4:	ldr	r1, [r4]
   515c8:	str	r2, [r5, #4]
   515cc:	str	r1, [r5]
   515d0:	str	r3, [r5, #8]
   515d4:	ldrh	r2, [r4, #12]
   515d8:	ldrb	r3, [r4, #14]
   515dc:	mov	r0, #15
   515e0:	strh	r2, [r5, #12]
   515e4:	strb	r3, [r5, #14]
   515e8:	strb	r8, [r5, #15]
   515ec:	b	514d8 <ftello64@plt+0x3d784>
   515f0:	bl	134b4 <__stack_chk_fail@plt>
   515f4:	andeq	r6, r7, r8, ror #19
   515f8:	eorscc	r3, r0, r0, lsr r0
   515fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   51600:	sub	sp, sp, #52	; 0x34
   51604:	ldr	r6, [pc, #376]	; 51784 <ftello64@plt+0x3da30>
   51608:	ldrb	r5, [r0]
   5160c:	ldr	r3, [r6]
   51610:	cmp	r5, #0
   51614:	str	r3, [sp, #44]	; 0x2c
   51618:	beq	51778 <ftello64@plt+0x3da24>
   5161c:	mov	r4, r0
   51620:	bl	50e30 <ftello64@plt+0x3d0dc>
   51624:	cmp	r0, #0
   51628:	beq	51778 <ftello64@plt+0x3da24>
   5162c:	ldrb	r3, [r4, #1]
   51630:	sub	r5, r5, #48	; 0x30
   51634:	ldrb	r1, [r4, #2]
   51638:	add	r5, r5, r5, lsl #2
   5163c:	sub	r3, r3, #48	; 0x30
   51640:	ldrb	r2, [r4, #4]
   51644:	add	r3, r3, r5, lsl #1
   51648:	ldrb	r0, [r4, #3]
   5164c:	sub	r1, r1, #48	; 0x30
   51650:	add	r3, r3, r3, lsl #2
   51654:	sub	r2, r2, #48	; 0x30
   51658:	add	r1, r1, r1, lsl #2
   5165c:	ldrb	r5, [r4, #5]
   51660:	sub	r0, r0, #48	; 0x30
   51664:	add	r3, r3, r3, lsl #2
   51668:	ldr	r8, [pc, #280]	; 51788 <ftello64@plt+0x3da34>
   5166c:	add	r1, r0, r1, lsl #1
   51670:	add	r2, r2, r2, lsl #2
   51674:	ldrb	r0, [r4, #13]
   51678:	add	r3, r1, r3, lsl #2
   5167c:	cmp	r3, r8
   51680:	ldrb	r7, [r4, #6]
   51684:	ldrb	lr, [r4, #9]
   51688:	ldrb	ip, [r4, #11]
   5168c:	add	r2, r5, r2, lsl #1
   51690:	sub	r1, r0, #48	; 0x30
   51694:	movgt	r8, #0
   51698:	movle	r8, #1
   5169c:	sub	r5, r2, #49	; 0x31
   516a0:	cmp	r5, #11
   516a4:	orrhi	r8, r8, #1
   516a8:	ldrb	r9, [r4, #7]
   516ac:	add	r0, r1, r1, lsl #2
   516b0:	ldrb	r2, [r4, #12]
   516b4:	ldrb	r1, [r4, #14]
   516b8:	sub	r7, r7, #48	; 0x30
   516bc:	sub	lr, lr, #48	; 0x30
   516c0:	sub	ip, ip, #48	; 0x30
   516c4:	cmp	r8, #0
   516c8:	ldrb	r8, [r4, #10]
   516cc:	add	r7, r7, r7, lsl #2
   516d0:	add	lr, lr, lr, lsl #2
   516d4:	add	ip, ip, ip, lsl #2
   516d8:	sub	r9, r9, #48	; 0x30
   516dc:	sub	r4, r8, #48	; 0x30
   516e0:	sub	r2, r2, #48	; 0x30
   516e4:	sub	r1, r1, #48	; 0x30
   516e8:	add	r7, r9, r7, lsl #1
   516ec:	add	lr, r4, lr, lsl #1
   516f0:	add	r2, r2, ip, lsl #1
   516f4:	add	r1, r1, r0, lsl #1
   516f8:	bne	51778 <ftello64@plt+0x3da24>
   516fc:	sub	r0, r7, #1
   51700:	cmp	r0, #30
   51704:	bhi	51778 <ftello64@plt+0x3da24>
   51708:	cmp	lr, #23
   5170c:	bgt	51778 <ftello64@plt+0x3da24>
   51710:	cmp	r1, #61	; 0x3d
   51714:	cmple	r2, #59	; 0x3b
   51718:	movgt	ip, #1
   5171c:	movle	ip, #0
   51720:	bgt	51778 <ftello64@plt+0x3da24>
   51724:	sub	r3, r3, #1888	; 0x760
   51728:	sub	r3, r3, #12
   5172c:	str	r3, [sp, #20]
   51730:	mov	r0, sp
   51734:	mvn	r3, #0
   51738:	str	ip, [sp, #24]
   5173c:	str	r1, [sp]
   51740:	stmib	sp, {r2, lr}
   51744:	str	r7, [sp, #12]
   51748:	str	r5, [sp, #16]
   5174c:	str	ip, [sp, #28]
   51750:	str	ip, [sp, #36]	; 0x24
   51754:	str	ip, [sp, #40]	; 0x28
   51758:	str	r3, [sp, #32]
   5175c:	bl	13b44 <timegm@plt>
   51760:	ldr	r2, [sp, #44]	; 0x2c
   51764:	ldr	r3, [r6]
   51768:	cmp	r2, r3
   5176c:	bne	51780 <ftello64@plt+0x3da2c>
   51770:	add	sp, sp, #52	; 0x34
   51774:	pop	{r4, r5, r6, r7, r8, r9, pc}
   51778:	mvn	r0, #0
   5177c:	b	51760 <ftello64@plt+0x3da0c>
   51780:	bl	134b4 <__stack_chk_fail@plt>
   51784:	andeq	r6, r7, r8, ror #19
   51788:			; <UNDEFINED> instruction: 0x000007b1
   5178c:	push	{r4, r5, lr}
   51790:	sub	sp, sp, #84	; 0x54
   51794:	ldr	r4, [pc, #144]	; 5182c <ftello64@plt+0x3dad8>
   51798:	cmn	r1, #1
   5179c:	mov	r5, r0
   517a0:	ldr	r3, [r4]
   517a4:	str	r1, [sp, #28]
   517a8:	str	r3, [sp, #76]	; 0x4c
   517ac:	moveq	r3, #0
   517b0:	strbeq	r3, [r0]
   517b4:	beq	51810 <ftello64@plt+0x3dabc>
   517b8:	add	r1, sp, #32
   517bc:	add	r0, sp, #28
   517c0:	bl	13220 <gmtime_r@plt>
   517c4:	mov	r1, r0
   517c8:	mov	r0, r5
   517cc:	ldr	r2, [r1]
   517d0:	ldr	r3, [r1, #20]
   517d4:	str	r2, [sp, #16]
   517d8:	ldr	r2, [r1, #4]
   517dc:	add	r3, r3, #1888	; 0x760
   517e0:	str	r2, [sp, #12]
   517e4:	ldr	r2, [r1, #8]
   517e8:	add	r3, r3, #12
   517ec:	str	r2, [sp, #8]
   517f0:	ldr	ip, [r1, #12]
   517f4:	ldr	r2, [pc, #52]	; 51830 <ftello64@plt+0x3dadc>
   517f8:	str	ip, [sp, #4]
   517fc:	ldr	ip, [r1, #16]
   51800:	mov	r1, #16
   51804:	add	ip, ip, #1
   51808:	str	ip, [sp]
   5180c:	bl	13a30 <gpgrt_snprintf@plt>
   51810:	ldr	r2, [sp, #76]	; 0x4c
   51814:	ldr	r3, [r4]
   51818:	cmp	r2, r3
   5181c:	bne	51828 <ftello64@plt+0x3dad4>
   51820:	add	sp, sp, #84	; 0x54
   51824:	pop	{r4, r5, pc}
   51828:	bl	134b4 <__stack_chk_fail@plt>
   5182c:	andeq	r6, r7, r8, ror #19
   51830:	andeq	r4, r6, ip, lsl #30
   51834:	push	{r4, r5, r6, lr}
   51838:	ldrb	r6, [r0]
   5183c:	cmp	r6, #0
   51840:	beq	5192c <ftello64@plt+0x3dbd8>
   51844:	mov	r4, r1
   51848:	mov	r1, #1
   5184c:	mov	r5, r0
   51850:	bl	50eec <ftello64@plt+0x3d198>
   51854:	cmp	r0, #0
   51858:	beq	5192c <ftello64@plt+0x3dbd8>
   5185c:	sub	r6, r6, #48	; 0x30
   51860:	ldrb	r3, [r5, #1]
   51864:	add	r6, r6, r6, lsl #2
   51868:	ldrb	r1, [r5, #2]
   5186c:	sub	r3, r3, #48	; 0x30
   51870:	ldrb	r2, [r5, #5]
   51874:	add	r3, r3, r6, lsl #1
   51878:	sub	r1, r1, #48	; 0x30
   5187c:	ldrb	lr, [r5, #3]
   51880:	add	r3, r3, r3, lsl #2
   51884:	sub	r2, r2, #48	; 0x30
   51888:	add	r0, r1, r1, lsl #2
   5188c:	add	r3, r3, r3, lsl #2
   51890:	sub	lr, lr, #48	; 0x30
   51894:	ldrb	ip, [r5, #6]
   51898:	add	r1, r2, r2, lsl #2
   5189c:	add	r0, lr, r0, lsl #1
   518a0:	ldrb	r2, [r5, #8]
   518a4:	add	r3, r0, r3, lsl #2
   518a8:	ldr	r0, [pc, #132]	; 51934 <ftello64@plt+0x3dbe0>
   518ac:	add	r1, ip, r1, lsl #1
   518b0:	cmp	r3, r0
   518b4:	sub	r2, r2, #48	; 0x30
   518b8:	ldrb	ip, [r5, #9]
   518bc:	movgt	r0, #0
   518c0:	movle	r0, #1
   518c4:	sub	r1, r1, #49	; 0x31
   518c8:	cmp	r1, #11
   518cc:	orrhi	r0, r0, #1
   518d0:	add	r2, r2, r2, lsl #2
   518d4:	sub	ip, ip, #48	; 0x30
   518d8:	cmp	r0, #0
   518dc:	add	r2, ip, r2, lsl #1
   518e0:	bne	5192c <ftello64@plt+0x3dbd8>
   518e4:	sub	ip, r2, #1
   518e8:	cmp	ip, #30
   518ec:	bhi	5192c <ftello64@plt+0x3dbd8>
   518f0:	sub	r3, r3, #1888	; 0x760
   518f4:	sub	r3, r3, #12
   518f8:	mvn	lr, #0
   518fc:	str	r0, [r4, #24]
   51900:	str	r0, [r4, #28]
   51904:	str	r0, [r4, #36]	; 0x24
   51908:	str	r0, [r4, #40]	; 0x28
   5190c:	str	r3, [r4, #20]
   51910:	str	r0, [r4]
   51914:	str	r0, [r4, #4]
   51918:	str	r0, [r4, #8]
   5191c:	str	r2, [r4, #12]
   51920:	str	r1, [r4, #16]
   51924:	str	lr, [r4, #32]
   51928:	pop	{r4, r5, r6, pc}
   5192c:	mvn	r0, #0
   51930:	pop	{r4, r5, r6, pc}
   51934:			; <UNDEFINED> instruction: 0x000007b1
   51938:	push	{r4, r5, r6, r7, lr}
   5193c:	sub	sp, sp, #52	; 0x34
   51940:	ldr	r6, [pc, #404]	; 51adc <ftello64@plt+0x3dd88>
   51944:	ldrb	r4, [r0]
   51948:	mov	r5, r0
   5194c:	ldr	r3, [r6]
   51950:	cmp	r4, #32
   51954:	mov	r7, r1
   51958:	str	r3, [sp, #44]	; 0x2c
   5195c:	bne	5196c <ftello64@plt+0x3dc18>
   51960:	ldrb	r4, [r5, #1]!
   51964:	cmp	r4, #32
   51968:	beq	51960 <ftello64@plt+0x3dc0c>
   5196c:	cmp	r4, #0
   51970:	moveq	r0, r4
   51974:	beq	51aac <ftello64@plt+0x3dd58>
   51978:	mov	r0, r5
   5197c:	bl	13814 <strlen@plt>
   51980:	cmp	r0, #14
   51984:	bls	51ac4 <ftello64@plt+0x3dd70>
   51988:	ldrb	r3, [r5, #8]
   5198c:	cmp	r3, #84	; 0x54
   51990:	bne	51ac4 <ftello64@plt+0x3dd70>
   51994:	sub	r4, r4, #48	; 0x30
   51998:	ldrb	r3, [r5, #1]
   5199c:	ldrb	r2, [r5, #2]
   519a0:	add	r4, r4, r4, lsl #2
   519a4:	sub	r3, r3, #48	; 0x30
   519a8:	add	r4, r3, r4, lsl #1
   519ac:	sub	r3, r2, #48	; 0x30
   519b0:	ldrb	r2, [r5, #3]
   519b4:	add	r4, r4, r4, lsl #2
   519b8:	add	r3, r3, r3, lsl #2
   519bc:	sub	r2, r2, #48	; 0x30
   519c0:	add	r4, r4, r4, lsl #2
   519c4:	add	r3, r2, r3, lsl #1
   519c8:	ldr	r2, [pc, #272]	; 51ae0 <ftello64@plt+0x3dd8c>
   519cc:	add	r4, r3, r4, lsl #2
   519d0:	cmp	r4, r2
   519d4:	mvnle	r0, #0
   519d8:	ble	51aac <ftello64@plt+0x3dd58>
   519dc:	cmp	r7, #0
   519e0:	addne	r3, r5, #15
   519e4:	strne	r3, [r7]
   519e8:	ldr	r3, [pc, #244]	; 51ae4 <ftello64@plt+0x3dd90>
   519ec:	cmp	r4, r3
   519f0:	ldrgt	r0, [pc, #240]	; 51ae8 <ftello64@plt+0x3dd94>
   519f4:	bgt	51aac <ftello64@plt+0x3dd58>
   519f8:	ldrb	ip, [r5, #4]
   519fc:	ldrb	lr, [r5, #5]
   51a00:	ldrb	r0, [r5, #6]
   51a04:	sub	ip, ip, #48	; 0x30
   51a08:	ldrb	r1, [r5, #9]
   51a0c:	add	ip, ip, ip, lsl #2
   51a10:	sub	r4, r4, #1888	; 0x760
   51a14:	sub	r4, r4, #12
   51a18:	sub	r0, r0, #48	; 0x30
   51a1c:	sub	r1, r1, #48	; 0x30
   51a20:	str	r4, [sp, #20]
   51a24:	add	r4, lr, ip, lsl #1
   51a28:	ldrb	lr, [r5, #7]
   51a2c:	ldrb	ip, [r5, #10]
   51a30:	ldrb	r2, [r5, #11]
   51a34:	ldrb	r3, [r5, #13]
   51a38:	add	r0, r0, r0, lsl #2
   51a3c:	add	r1, r1, r1, lsl #2
   51a40:	sub	ip, ip, #48	; 0x30
   51a44:	sub	lr, lr, #48	; 0x30
   51a48:	add	lr, lr, r0, lsl #1
   51a4c:	sub	r2, r2, #48	; 0x30
   51a50:	add	r0, ip, r1, lsl #1
   51a54:	sub	r3, r3, #48	; 0x30
   51a58:	ldrb	ip, [r5, #12]
   51a5c:	ldrb	r1, [r5, #14]
   51a60:	add	r2, r2, r2, lsl #2
   51a64:	add	r3, r3, r3, lsl #2
   51a68:	sub	ip, ip, #48	; 0x30
   51a6c:	sub	r1, r1, #48	; 0x30
   51a70:	add	ip, ip, r2, lsl #1
   51a74:	add	r2, r1, r3, lsl #1
   51a78:	sub	r4, r4, #49	; 0x31
   51a7c:	mov	r3, #0
   51a80:	str	r0, [sp, #8]
   51a84:	mov	r0, sp
   51a88:	str	r4, [sp, #16]
   51a8c:	str	lr, [sp, #12]
   51a90:	stm	sp, {r2, ip}
   51a94:	str	r3, [sp, #28]
   51a98:	str	r3, [sp, #24]
   51a9c:	str	r3, [sp, #32]
   51aa0:	str	r3, [sp, #36]	; 0x24
   51aa4:	str	r3, [sp, #40]	; 0x28
   51aa8:	bl	13b44 <timegm@plt>
   51aac:	ldr	r2, [sp, #44]	; 0x2c
   51ab0:	ldr	r3, [r6]
   51ab4:	cmp	r2, r3
   51ab8:	bne	51ad8 <ftello64@plt+0x3dd84>
   51abc:	add	sp, sp, #52	; 0x34
   51ac0:	pop	{r4, r5, r6, r7, pc}
   51ac4:	mov	r1, r7
   51ac8:	mov	r0, r5
   51acc:	mov	r2, #10
   51ad0:	bl	13808 <strtoul@plt>
   51ad4:	b	51aac <ftello64@plt+0x3dd58>
   51ad8:	bl	134b4 <__stack_chk_fail@plt>
   51adc:	andeq	r6, r7, r8, ror #19
   51ae0:	andeq	r0, r0, fp, ror #14
   51ae4:	strdeq	r0, [r0], -r5
   51ae8:	svcvc	0x00e80eeb
   51aec:	add	r1, r1, r1, lsl #1
   51af0:	rsb	r1, r1, r1, lsl #4
   51af4:	rsb	r1, r1, r1, lsl #4
   51af8:	add	r0, r0, r1, lsl #7
   51afc:	bx	lr
   51b00:	ldr	r2, [pc, #216]	; 51be0 <ftello64@plt+0x3de8c>
   51b04:	push	{r4, r5, r6, r7, lr}
   51b08:	mov	r5, r0
   51b0c:	umull	r2, r0, r2, r0
   51b10:	ldr	r3, [pc, #204]	; 51be4 <ftello64@plt+0x3de90>
   51b14:	ldr	r2, [pc, #204]	; 51be8 <ftello64@plt+0x3de94>
   51b18:	ldr	r4, [pc, #204]	; 51bec <ftello64@plt+0x3de98>
   51b1c:	lsr	r0, r0, #16
   51b20:	umull	r1, ip, r3, r5
   51b24:	umull	r1, r2, r2, r5
   51b28:	umull	r1, r4, r4, r0
   51b2c:	ldr	r1, [pc, #188]	; 51bf0 <ftello64@plt+0x3de9c>
   51b30:	sub	lr, r0, r4
   51b34:	lsr	ip, ip, #5
   51b38:	lsr	r2, r2, #11
   51b3c:	add	r4, r4, lr, lsr #1
   51b40:	umull	lr, r3, r3, ip
   51b44:	umull	lr, r1, r1, r2
   51b48:	ldr	r6, [pc, #164]	; 51bf4 <ftello64@plt+0x3dea0>
   51b4c:	lsr	r4, r4, #8
   51b50:	lsr	r3, r3, #5
   51b54:	add	lr, r4, r4, lsl #3
   51b58:	umull	r7, r6, r6, r5
   51b5c:	lsr	r1, r1, #4
   51b60:	add	r4, r4, lr, lsl #3
   51b64:	rsb	r3, r3, r3, lsl #4
   51b68:	add	r1, r1, r1, lsl #1
   51b6c:	sub	sp, sp, #20
   51b70:	add	r4, r4, r4, lsl #2
   51b74:	sub	r3, ip, r3, lsl #2
   51b78:	sub	r1, r2, r1, lsl #3
   51b7c:	sub	r4, r0, r4
   51b80:	lsr	r6, r6, #23
   51b84:	str	r3, [sp, #12]
   51b88:	str	r1, [sp, #8]
   51b8c:	ldr	r3, [pc, #100]	; 51bf8 <ftello64@plt+0x3dea4>
   51b90:	str	r4, [sp, #4]
   51b94:	str	r6, [sp]
   51b98:	mov	r2, #30
   51b9c:	mov	r1, #1
   51ba0:	ldr	r0, [pc, #84]	; 51bfc <ftello64@plt+0x3dea8>
   51ba4:	bl	138d4 <__sprintf_chk@plt>
   51ba8:	ldr	r3, [pc, #80]	; 51c00 <ftello64@plt+0x3deac>
   51bac:	cmp	r5, r3
   51bb0:	bhi	51bd4 <ftello64@plt+0x3de80>
   51bb4:	cmp	r4, #0
   51bb8:	movne	r1, #121	; 0x79
   51bbc:	moveq	r1, #100	; 0x64
   51bc0:	ldr	r0, [pc, #52]	; 51bfc <ftello64@plt+0x3dea8>
   51bc4:	bl	13838 <strchr@plt>
   51bc8:	add	r0, r0, #1
   51bcc:	add	sp, sp, #20
   51bd0:	pop	{r4, r5, r6, r7, pc}
   51bd4:	ldr	r0, [pc, #32]	; 51bfc <ftello64@plt+0x3dea8>
   51bd8:	add	sp, sp, #20
   51bdc:	pop	{r4, r5, r6, r7, pc}
   51be0:	eorgt	r4, lr, #29360128	; 0x1c00000
   51be4:	stmhi	r8, {r0, r3, r7, fp, pc}
   51be8:			; <UNDEFINED> instruction: 0x91a2b3c5
   51bec:	ldrvs	pc, [r9, -r1, ror #6]
   51bf0:	bge	feafc6a4 <stdout@@GLIBC_2.4+0xfea85498>
   51bf4:	ldrmi	sl, [r8], #-1147	; 0xfffffb85
   51bf8:	andeq	r4, r6, r8, lsr #30
   51bfc:	andeq	r8, r7, r4, rrx
   51c00:	mvneq	r3, pc, ror r3
   51c04:	subs	r3, r1, #0
   51c08:	push	{r4, r5, lr}
   51c0c:	mov	r4, r0
   51c10:	sub	sp, sp, #12
   51c14:	beq	51cdc <ftello64@plt+0x3df88>
   51c18:	mov	r1, r4
   51c1c:	mov	r0, r3
   51c20:	bl	139ac <difftime@plt>
   51c24:	vcmpe.f64	d0, #0.0
   51c28:	vmrs	APSR_nzcv, fpscr
   51c2c:	bmi	51d38 <ftello64@plt+0x3dfe4>
   51c30:	vldr	d6, [pc, #272]	; 51d48 <ftello64@plt+0x3dff4>
   51c34:	ldr	ip, [pc, #276]	; 51d50 <ftello64@plt+0x3dffc>
   51c38:	ldr	r5, [pc, #276]	; 51d54 <ftello64@plt+0x3e000>
   51c3c:	ldr	r0, [pc, #276]	; 51d58 <ftello64@plt+0x3e004>
   51c40:	vdiv.f64	d7, d0, d6
   51c44:	vcvt.u32.f64	s13, d0
   51c48:	ldr	lr, [pc, #268]	; 51d5c <ftello64@plt+0x3e008>
   51c4c:	vmov	r4, s13
   51c50:	umull	r3, r2, ip, r4
   51c54:	lsr	r2, r2, #5
   51c58:	rsb	r2, r2, r2, lsl #4
   51c5c:	sub	r2, r4, r2, lsl #2
   51c60:	vcvt.u32.f64	s15, d7
   51c64:	vmov	r3, s15
   51c68:	lsr	r4, r3, #5
   51c6c:	umull	r1, ip, ip, r3
   51c70:	umull	r1, r4, r5, r4
   51c74:	lsr	ip, ip, #5
   51c78:	umull	r1, r0, r0, r4
   51c7c:	sub	r1, r4, r0
   51c80:	mov	r5, ip
   51c84:	add	r0, r0, r1, lsr #1
   51c88:	umull	r1, lr, lr, ip
   51c8c:	lsr	r0, r0, #8
   51c90:	lsr	lr, lr, #4
   51c94:	add	r1, r0, r0, lsl #3
   51c98:	rsb	ip, ip, ip, lsl #4
   51c9c:	add	r0, r0, r1, lsl #3
   51ca0:	add	lr, lr, lr, lsl #1
   51ca4:	add	r0, r0, r0, lsl #2
   51ca8:	subs	r0, r4, r0
   51cac:	sub	ip, r3, ip, lsl #2
   51cb0:	sub	lr, r5, lr, lsl #3
   51cb4:	bne	51ce8 <ftello64@plt+0x3df94>
   51cb8:	cmp	lr, #0
   51cbc:	bne	51d1c <ftello64@plt+0x3dfc8>
   51cc0:	cmp	ip, #0
   51cc4:	beq	51d08 <ftello64@plt+0x3dfb4>
   51cc8:	mov	r1, ip
   51ccc:	ldr	r0, [pc, #140]	; 51d60 <ftello64@plt+0x3e00c>
   51cd0:	add	sp, sp, #12
   51cd4:	pop	{r4, r5, lr}
   51cd8:	b	545d8 <ftello64@plt+0x40884>
   51cdc:	bl	51164 <ftello64@plt+0x3d410>
   51ce0:	mov	r3, r0
   51ce4:	b	51c18 <ftello64@plt+0x3dec4>
   51ce8:	str	r2, [sp]
   51cec:	mov	r1, r0
   51cf0:	mov	r3, ip
   51cf4:	mov	r2, lr
   51cf8:	ldr	r0, [pc, #100]	; 51d64 <ftello64@plt+0x3e010>
   51cfc:	bl	545d8 <ftello64@plt+0x40884>
   51d00:	add	sp, sp, #12
   51d04:	pop	{r4, r5, pc}
   51d08:	mov	r1, r2
   51d0c:	ldr	r0, [pc, #84]	; 51d68 <ftello64@plt+0x3e014>
   51d10:	add	sp, sp, #12
   51d14:	pop	{r4, r5, lr}
   51d18:	b	545d8 <ftello64@plt+0x40884>
   51d1c:	mov	r3, r2
   51d20:	mov	r1, lr
   51d24:	mov	r2, ip
   51d28:	ldr	r0, [pc, #60]	; 51d6c <ftello64@plt+0x3e018>
   51d2c:	add	sp, sp, #12
   51d30:	pop	{r4, r5, lr}
   51d34:	b	545d8 <ftello64@plt+0x40884>
   51d38:	ldr	r0, [pc, #48]	; 51d70 <ftello64@plt+0x3e01c>
   51d3c:	add	sp, sp, #12
   51d40:	pop	{r4, r5, lr}
   51d44:	b	13d00 <gcry_strdup@plt>
   51d48:	andeq	r0, r0, r0
   51d4c:	submi	r0, lr, r0
   51d50:	stmhi	r8, {r0, r3, r7, fp, pc}
   51d54:	ldreq	r5, [r0, #2822]!	; 0xb06
   51d58:	ldrvs	pc, [r9, -r1, ror #6]
   51d5c:	bge	feafc810 <stdout@@GLIBC_2.4+0xfea85604>
   51d60:	andeq	r4, r6, r0, ror #30
   51d64:	andeq	r4, r6, r4, asr #30
   51d68:	andeq	r4, r6, r8, ror #30
   51d6c:	andeq	r4, r6, r4, asr pc
   51d70:	andeq	r4, r6, r8, lsr pc
   51d74:	push	{r4, lr}
   51d78:	sub	sp, sp, #16
   51d7c:	ldr	r4, [pc, #136]	; 51e0c <ftello64@plt+0x3e0b8>
   51d80:	cmp	r0, #0
   51d84:	str	r0, [sp, #8]
   51d88:	ldr	r3, [r4]
   51d8c:	str	r3, [sp, #12]
   51d90:	blt	51de8 <ftello64@plt+0x3e094>
   51d94:	add	r0, sp, #8
   51d98:	bl	1394c <gmtime@plt>
   51d9c:	ldr	r2, [pc, #108]	; 51e10 <ftello64@plt+0x3e0bc>
   51da0:	ldr	r1, [r0, #12]
   51da4:	ldr	r3, [r0, #20]
   51da8:	str	r1, [sp, #4]
   51dac:	ldr	r1, [r0, #16]
   51db0:	add	r3, r3, #1888	; 0x760
   51db4:	add	r1, r1, #1
   51db8:	str	r1, [sp]
   51dbc:	add	r3, r3, #12
   51dc0:	mov	r1, #16
   51dc4:	ldr	r0, [pc, #72]	; 51e14 <ftello64@plt+0x3e0c0>
   51dc8:	bl	13a30 <gpgrt_snprintf@plt>
   51dcc:	ldr	r2, [sp, #12]
   51dd0:	ldr	r3, [r4]
   51dd4:	ldr	r0, [pc, #56]	; 51e14 <ftello64@plt+0x3e0c0>
   51dd8:	cmp	r2, r3
   51ddc:	bne	51e08 <ftello64@plt+0x3e0b4>
   51de0:	add	sp, sp, #16
   51de4:	pop	{r4, pc}
   51de8:	ldr	r2, [pc, #40]	; 51e18 <ftello64@plt+0x3e0c4>
   51dec:	ldr	r3, [pc, #32]	; 51e14 <ftello64@plt+0x3e0c0>
   51df0:	ldm	r2, {r0, r1, r2}
   51df4:	lsr	ip, r2, #16
   51df8:	stmia	r3!, {r0, r1}
   51dfc:	strh	r2, [r3], #2
   51e00:	strb	ip, [r3]
   51e04:	b	51dcc <ftello64@plt+0x3e078>
   51e08:	bl	134b4 <__stack_chk_fail@plt>
   51e0c:	andeq	r6, r7, r8, ror #19
   51e10:	andeq	r0, r6, r8, ror #10
   51e14:	andeq	r8, r7, r4, lsl #1
   51e18:	andeq	r0, r6, ip, asr r5
   51e1c:	push	{r4, lr}
   51e20:	sub	sp, sp, #32
   51e24:	ldr	r4, [pc, #156]	; 51ec8 <ftello64@plt+0x3e174>
   51e28:	cmp	r0, #0
   51e2c:	str	r0, [sp, #24]
   51e30:	ldr	r3, [r4]
   51e34:	str	r3, [sp, #28]
   51e38:	blt	51ea8 <ftello64@plt+0x3e154>
   51e3c:	add	r0, sp, #24
   51e40:	bl	1394c <gmtime@plt>
   51e44:	ldr	r2, [pc, #128]	; 51ecc <ftello64@plt+0x3e178>
   51e48:	ldr	r1, [r0]
   51e4c:	ldr	r3, [r0, #20]
   51e50:	str	r1, [sp, #16]
   51e54:	ldr	r1, [r0, #4]
   51e58:	add	r3, r3, #1888	; 0x760
   51e5c:	str	r1, [sp, #12]
   51e60:	ldr	r1, [r0, #8]
   51e64:	add	r3, r3, #12
   51e68:	str	r1, [sp, #8]
   51e6c:	ldr	ip, [r0, #12]
   51e70:	mov	r1, #30
   51e74:	str	ip, [sp, #4]
   51e78:	ldr	ip, [r0, #16]
   51e7c:	ldr	r0, [pc, #76]	; 51ed0 <ftello64@plt+0x3e17c>
   51e80:	add	ip, ip, #1
   51e84:	str	ip, [sp]
   51e88:	bl	13a30 <gpgrt_snprintf@plt>
   51e8c:	ldr	r2, [sp, #28]
   51e90:	ldr	r3, [r4]
   51e94:	ldr	r0, [pc, #52]	; 51ed0 <ftello64@plt+0x3e17c>
   51e98:	cmp	r2, r3
   51e9c:	bne	51ec4 <ftello64@plt+0x3e170>
   51ea0:	add	sp, sp, #32
   51ea4:	pop	{r4, pc}
   51ea8:	ldr	lr, [pc, #36]	; 51ed4 <ftello64@plt+0x3e180>
   51eac:	ldr	ip, [pc, #28]	; 51ed0 <ftello64@plt+0x3e17c>
   51eb0:	ldm	lr!, {r0, r1, r2, r3}
   51eb4:	ldr	lr, [lr]
   51eb8:	stmia	ip!, {r0, r1, r2, r3}
   51ebc:	str	lr, [ip]
   51ec0:	b	51e8c <ftello64@plt+0x3e138>
   51ec4:	bl	134b4 <__stack_chk_fail@plt>
   51ec8:	andeq	r6, r7, r8, ror #19
   51ecc:	andeq	r4, r6, r0, lsl #31
   51ed0:	muleq	r7, r4, r0
   51ed4:	andeq	r4, r6, ip, ror #30
   51ed8:	push	{r4, r5, r6, lr}
   51edc:	sub	sp, sp, #8
   51ee0:	ldr	r4, [pc, #188]	; 51fa4 <ftello64@plt+0x3e250>
   51ee4:	cmp	r0, #0
   51ee8:	str	r0, [sp]
   51eec:	ldr	r3, [r4]
   51ef0:	str	r3, [sp, #4]
   51ef4:	blt	51f6c <ftello64@plt+0x3e218>
   51ef8:	mov	r0, sp
   51efc:	bl	13730 <localtime@plt>
   51f00:	mov	r6, r0
   51f04:	ldr	r0, [pc, #156]	; 51fa8 <ftello64@plt+0x3e254>
   51f08:	bl	13afc <nl_langinfo@plt>
   51f0c:	mov	r2, #47	; 0x2f
   51f10:	mov	r1, r0
   51f14:	ldr	r0, [pc, #144]	; 51fac <ftello64@plt+0x3e258>
   51f18:	bl	49330 <ftello64@plt+0x355dc>
   51f1c:	ldr	r1, [pc, #140]	; 51fb0 <ftello64@plt+0x3e25c>
   51f20:	ldr	r0, [pc, #132]	; 51fac <ftello64@plt+0x3e258>
   51f24:	bl	131e4 <strstr@plt>
   51f28:	cmp	r0, #0
   51f2c:	beq	51f8c <ftello64@plt+0x3e238>
   51f30:	ldr	r5, [pc, #124]	; 51fb4 <ftello64@plt+0x3e260>
   51f34:	mov	r3, r6
   51f38:	add	r2, r5, #140	; 0x8c
   51f3c:	add	r0, r5, #88	; 0x58
   51f40:	mov	r1, #49	; 0x31
   51f44:	bl	136f4 <strftime@plt>
   51f48:	mov	r3, #0
   51f4c:	strb	r3, [r5, #137]	; 0x89
   51f50:	ldr	r2, [sp, #4]
   51f54:	ldr	r3, [r4]
   51f58:	ldr	r0, [pc, #88]	; 51fb8 <ftello64@plt+0x3e264>
   51f5c:	cmp	r2, r3
   51f60:	bne	51fa0 <ftello64@plt+0x3e24c>
   51f64:	add	sp, sp, #8
   51f68:	pop	{r4, r5, r6, pc}
   51f6c:	ldr	r2, [pc, #72]	; 51fbc <ftello64@plt+0x3e268>
   51f70:	ldr	r3, [pc, #64]	; 51fb8 <ftello64@plt+0x3e264>
   51f74:	ldm	r2, {r0, r1, r2}
   51f78:	lsr	ip, r2, #16
   51f7c:	stmia	r3!, {r0, r1}
   51f80:	strh	r2, [r3], #2
   51f84:	strb	ip, [r3]
   51f88:	b	51f50 <ftello64@plt+0x3e1fc>
   51f8c:	mov	r2, #50	; 0x32
   51f90:	ldr	r1, [pc, #40]	; 51fc0 <ftello64@plt+0x3e26c>
   51f94:	ldr	r0, [pc, #16]	; 51fac <ftello64@plt+0x3e258>
   51f98:	bl	138bc <__strcat_chk@plt>
   51f9c:	b	51f30 <ftello64@plt+0x3e1dc>
   51fa0:	bl	134b4 <__stack_chk_fail@plt>
   51fa4:	andeq	r6, r7, r8, ror #19
   51fa8:	andeq	r0, r2, r8, lsr #32
   51fac:	andeq	r8, r7, r8, ror #1
   51fb0:	andeq	r4, r6, r0, lsr #31
   51fb4:	andeq	r8, r7, ip, asr r0
   51fb8:	strheq	r8, [r7], -r4
   51fbc:	andeq	r0, r6, ip, asr r5
   51fc0:	andeq	r4, r6, r4, lsr #31
   51fc4:	push	{r4, r5, r6, r7, lr}
   51fc8:	sub	sp, sp, #76	; 0x4c
   51fcc:	ldr	r4, [pc, #216]	; 520ac <ftello64@plt+0x3e358>
   51fd0:	cmp	r0, #0
   51fd4:	str	r0, [sp, #20]
   51fd8:	ldr	r3, [r4]
   51fdc:	str	r3, [sp, #68]	; 0x44
   51fe0:	blt	52098 <ftello64@plt+0x3e344>
   51fe4:	add	r1, sp, #24
   51fe8:	add	r0, sp, #20
   51fec:	bl	13220 <gmtime_r@plt>
   51ff0:	cmp	r0, #0
   51ff4:	beq	52080 <ftello64@plt+0x3e32c>
   51ff8:	ldr	r1, [r0, #24]
   51ffc:	ldr	lr, [pc, #172]	; 520b0 <ftello64@plt+0x3e35c>
   52000:	ldr	r3, [r0, #16]
   52004:	ldr	ip, [pc, #168]	; 520b4 <ftello64@plt+0x3e360>
   52008:	ldr	r7, [r0]
   5200c:	smull	r2, lr, lr, r1
   52010:	smull	r2, r6, ip, r3
   52014:	ldr	r2, [r0, #12]
   52018:	str	r7, [sp, #12]
   5201c:	ldr	ip, [r0, #4]
   52020:	add	r5, lr, r1
   52024:	str	ip, [sp, #8]
   52028:	ldr	lr, [r0, #8]
   5202c:	asr	ip, r3, #31
   52030:	str	lr, [sp, #4]
   52034:	rsb	ip, ip, r6, asr #1
   52038:	asr	lr, r1, #31
   5203c:	rsb	lr, lr, r5, asr #2
   52040:	add	ip, ip, ip, lsl #1
   52044:	ldr	r0, [r0, #20]
   52048:	rsb	lr, lr, lr, lsl #3
   5204c:	sub	r1, r1, lr
   52050:	sub	r3, r3, ip, lsl #2
   52054:	add	r0, r0, #1888	; 0x760
   52058:	ldr	lr, [pc, #88]	; 520b8 <ftello64@plt+0x3e364>
   5205c:	ldr	ip, [pc, #88]	; 520bc <ftello64@plt+0x3e368>
   52060:	add	r0, r0, #12
   52064:	add	r1, r1, r1, lsl #1
   52068:	add	r3, r3, r3, lsl #1
   5206c:	str	r0, [sp]
   52070:	add	r1, lr, r1
   52074:	add	r3, ip, r3
   52078:	ldr	r0, [pc, #64]	; 520c0 <ftello64@plt+0x3e36c>
   5207c:	bl	545d8 <ftello64@plt+0x40884>
   52080:	ldr	r2, [sp, #68]	; 0x44
   52084:	ldr	r3, [r4]
   52088:	cmp	r2, r3
   5208c:	bne	520a8 <ftello64@plt+0x3e354>
   52090:	add	sp, sp, #76	; 0x4c
   52094:	pop	{r4, r5, r6, r7, pc}
   52098:	mov	r0, #22
   5209c:	bl	13b2c <gpg_err_set_errno@plt>
   520a0:	mov	r0, #0
   520a4:	b	52080 <ftello64@plt+0x3e32c>
   520a8:	bl	134b4 <__stack_chk_fail@plt>
   520ac:	andeq	r6, r7, r8, ror #19
   520b0:	subls	r2, r9, #-1828716544	; 0x93000000
   520b4:	bcs	feafcb68 <stdout@@GLIBC_2.4+0xfea8595c>
   520b8:	ldrdeq	r4, [r6], -r0
   520bc:	andeq	r4, r6, r8, lsr #31
   520c0:	andeq	r4, r6, r8, ror #31
   520c4:	ldrb	r3, [r0]
   520c8:	cmp	r3, #0
   520cc:	beq	520d4 <ftello64@plt+0x3e380>
   520d0:	b	51104 <ftello64@plt+0x3d3b0>
   520d4:	mov	r0, #26
   520d8:	bx	lr
   520dc:	subs	r1, r0, #0
   520e0:	push	{lr}		; (str lr, [sp, #-4]!)
   520e4:	sub	sp, sp, #20
   520e8:	beq	520f8 <ftello64@plt+0x3e3a4>
   520ec:	ldrb	r3, [r1]
   520f0:	cmp	r3, #0
   520f4:	bne	5211c <ftello64@plt+0x3e3c8>
   520f8:	mov	r2, #5
   520fc:	ldr	r1, [pc, #72]	; 5214c <ftello64@plt+0x3e3f8>
   52100:	mov	r0, #0
   52104:	bl	13484 <dcgettext@plt>
   52108:	mov	r1, r0
   5210c:	ldr	r0, [pc, #60]	; 52150 <ftello64@plt+0x3e3fc>
   52110:	add	sp, sp, #20
   52114:	pop	{lr}		; (ldr lr, [sp], #4)
   52118:	b	4ed38 <ftello64@plt+0x3afe4>
   5211c:	add	r0, r1, #13
   52120:	add	r2, r1, #11
   52124:	add	r3, r1, #9
   52128:	str	r0, [sp, #8]
   5212c:	str	r2, [sp, #4]
   52130:	str	r3, [sp]
   52134:	add	r2, r1, #4
   52138:	add	r3, r1, #6
   5213c:	ldr	r0, [pc, #16]	; 52154 <ftello64@plt+0x3e400>
   52140:	bl	4ed38 <ftello64@plt+0x3afe4>
   52144:	add	sp, sp, #20
   52148:	pop	{pc}		; (ldr pc, [sp], #4)
   5214c:	andeq	r5, r6, r4, lsl r0
   52150:	andeq	sp, r5, r4, lsr #22
   52154:	andeq	r5, r6, ip, lsl r0
   52158:	ldrb	r3, [r1]
   5215c:	cmp	r3, #0
   52160:	beq	521c0 <ftello64@plt+0x3e46c>
   52164:	push	{r4, r5, r6, lr}
   52168:	mov	r5, r0
   5216c:	mov	r0, r1
   52170:	mov	r4, r1
   52174:	bl	13814 <strlen@plt>
   52178:	cmp	r0, #15
   5217c:	bne	521c8 <ftello64@plt+0x3e474>
   52180:	ldrb	r3, [r4, #8]
   52184:	cmp	r3, #84	; 0x54
   52188:	bne	521c8 <ftello64@plt+0x3e474>
   5218c:	ldr	r1, [r4]
   52190:	ldr	r2, [r4, #4]
   52194:	ldr	r3, [r4, #8]
   52198:	str	r1, [r5]
   5219c:	str	r3, [r5, #8]
   521a0:	str	r2, [r5, #4]
   521a4:	ldrh	r1, [r4, #12]
   521a8:	ldrb	r2, [r4, #14]
   521ac:	mov	r3, #0
   521b0:	strh	r1, [r5, #12]
   521b4:	strb	r2, [r5, #14]
   521b8:	strb	r3, [r5, #15]
   521bc:	pop	{r4, r5, r6, pc}
   521c0:	strb	r3, [r0]
   521c4:	bx	lr
   521c8:	ldr	r2, [pc, #8]	; 521d8 <ftello64@plt+0x3e484>
   521cc:	ldr	r1, [pc, #8]	; 521dc <ftello64@plt+0x3e488>
   521d0:	ldr	r0, [pc, #8]	; 521e0 <ftello64@plt+0x3e48c>
   521d4:	bl	4ee84 <ftello64@plt+0x3b130>
   521d8:	ldrdeq	r4, [r6], -r4	; <UNPREDICTABLE>
   521dc:	andeq	r0, r0, r9, lsl #7
   521e0:	andeq	r4, r6, r4, ror #29
   521e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   521e8:	sub	sp, sp, #52	; 0x34
   521ec:	ldr	r8, [pc, #576]	; 52434 <ftello64@plt+0x3e6e0>
   521f0:	ldrb	r5, [r0]
   521f4:	ldr	r3, [r8]
   521f8:	cmp	r5, #0
   521fc:	str	r3, [sp, #44]	; 0x2c
   52200:	moveq	r9, #26
   52204:	beq	5240c <ftello64@plt+0x3e6b8>
   52208:	mov	r4, r0
   5220c:	mov	r7, r1
   52210:	bl	51104 <ftello64@plt+0x3d3b0>
   52214:	subs	r9, r0, #0
   52218:	bne	5240c <ftello64@plt+0x3e6b8>
   5221c:	cmn	r7, #-2147483585	; 0x8000003f
   52220:	bhi	52428 <ftello64@plt+0x3e6d4>
   52224:	sub	r5, r5, #48	; 0x30
   52228:	ldrb	r3, [r4, #1]
   5222c:	ldrb	r6, [r4, #2]
   52230:	add	r5, r5, r5, lsl #2
   52234:	sub	r3, r3, #48	; 0x30
   52238:	add	r5, r3, r5, lsl #1
   5223c:	ldrb	fp, [r4, #4]
   52240:	sub	r3, r6, #48	; 0x30
   52244:	ldrb	ip, [r4, #3]
   52248:	add	r5, r5, r5, lsl #2
   5224c:	add	r6, r3, r3, lsl #2
   52250:	ldrb	r2, [r4, #6]
   52254:	sub	fp, fp, #48	; 0x30
   52258:	ldrb	r1, [r4, #5]
   5225c:	add	r5, r5, r5, lsl #2
   52260:	sub	r3, ip, #48	; 0x30
   52264:	ldrb	sl, [r4, #9]
   52268:	ldrb	lr, [r4, #11]
   5226c:	ldrb	r0, [r4, #13]
   52270:	add	r3, r3, r6, lsl #1
   52274:	add	fp, fp, fp, lsl #2
   52278:	ldr	r6, [pc, #440]	; 52438 <ftello64@plt+0x3e6e4>
   5227c:	add	r3, r3, r5, lsl #2
   52280:	sub	r2, r2, #48	; 0x30
   52284:	ldrb	ip, [r4, #7]
   52288:	sub	r1, r1, #48	; 0x30
   5228c:	add	r1, r1, fp, lsl #1
   52290:	sub	sl, sl, #48	; 0x30
   52294:	sub	lr, lr, #48	; 0x30
   52298:	sub	r0, r0, #48	; 0x30
   5229c:	cmp	r3, r6
   522a0:	ldrb	r5, [r4, #10]
   522a4:	ldrb	r6, [r4, #12]
   522a8:	ldrb	fp, [r4, #14]
   522ac:	add	r2, r2, r2, lsl #2
   522b0:	sub	ip, ip, #48	; 0x30
   522b4:	add	sl, sl, sl, lsl #2
   522b8:	add	lr, lr, lr, lsl #2
   522bc:	add	r0, r0, r0, lsl #2
   522c0:	add	r2, ip, r2, lsl #1
   522c4:	sub	r5, r5, #48	; 0x30
   522c8:	sub	r6, r6, #48	; 0x30
   522cc:	sub	fp, fp, #48	; 0x30
   522d0:	str	r3, [sp, #32]
   522d4:	str	r1, [sp, #36]	; 0x24
   522d8:	str	r2, [sp, #40]	; 0x28
   522dc:	add	ip, r5, sl, lsl #1
   522e0:	add	lr, r6, lr, lsl #1
   522e4:	add	r0, fp, r0, lsl #1
   522e8:	ble	52428 <ftello64@plt+0x3e6d4>
   522ec:	ldr	r5, [pc, #328]	; 5243c <ftello64@plt+0x3e6e8>
   522f0:	add	r7, r7, r0
   522f4:	str	r3, [sp, #24]
   522f8:	smull	r0, r6, r5, r7
   522fc:	add	r6, r6, r7
   52300:	asr	fp, r7, #31
   52304:	rsb	r6, fp, r6, asr #5
   52308:	add	r6, r6, lr
   5230c:	smull	r0, r5, r5, r6
   52310:	add	r5, r5, r6
   52314:	asr	sl, r6, #31
   52318:	mov	r0, r3
   5231c:	rsb	r5, sl, r5, asr #5
   52320:	add	r5, r5, ip
   52324:	bl	50b20 <ftello64@plt+0x3cdcc>
   52328:	ldr	r2, [pc, #272]	; 52440 <ftello64@plt+0x3e6ec>
   5232c:	asr	r3, r5, #31
   52330:	ldr	r1, [pc, #268]	; 52444 <ftello64@plt+0x3e6f0>
   52334:	smull	ip, r2, r2, r5
   52338:	ldr	ip, [pc, #264]	; 52448 <ftello64@plt+0x3e6f4>
   5233c:	str	r3, [sp, #28]
   52340:	rsb	r2, r3, r2, asr #2
   52344:	ldr	r3, [sp, #24]
   52348:	add	r0, r2, r0
   5234c:	add	r1, r0, r1
   52350:	cmp	r1, ip
   52354:	bhi	5236c <ftello64@plt+0x3e618>
   52358:	add	r3, sp, #40	; 0x28
   5235c:	add	r2, sp, #36	; 0x24
   52360:	add	r1, sp, #32
   52364:	bl	50bac <ftello64@plt+0x3ce58>
   52368:	ldr	r3, [sp, #32]
   5236c:	ldr	r2, [pc, #216]	; 5244c <ftello64@plt+0x3e6f8>
   52370:	cmp	r3, r2
   52374:	bgt	52428 <ftello64@plt+0x3e6d4>
   52378:	ldr	r1, [sp, #36]	; 0x24
   5237c:	cmp	r1, #12
   52380:	bgt	52428 <ftello64@plt+0x3e6d4>
   52384:	ldr	ip, [sp, #40]	; 0x28
   52388:	cmp	r1, #0
   5238c:	movgt	r2, #0
   52390:	movle	r2, #1
   52394:	sub	r0, ip, #1
   52398:	cmp	r0, #30
   5239c:	orrhi	r2, r2, #1
   523a0:	orrs	r2, r2, r3, lsr #31
   523a4:	bne	52428 <ftello64@plt+0x3e6d4>
   523a8:	ldr	r0, [pc, #140]	; 5243c <ftello64@plt+0x3e6e8>
   523ac:	ldr	r2, [pc, #140]	; 52440 <ftello64@plt+0x3e6ec>
   523b0:	str	ip, [sp, #4]
   523b4:	smull	lr, ip, r0, r7
   523b8:	smull	lr, r0, r0, r6
   523bc:	smull	lr, r2, r2, r5
   523c0:	str	r1, [sp]
   523c4:	add	r1, r0, r6
   523c8:	add	ip, ip, r7
   523cc:	rsb	sl, sl, r1, asr #5
   523d0:	ldr	r1, [sp, #28]
   523d4:	rsb	fp, fp, ip, asr #5
   523d8:	rsb	r2, r1, r2, asr #2
   523dc:	rsb	fp, fp, fp, lsl #4
   523e0:	rsb	sl, sl, sl, lsl #4
   523e4:	add	r2, r2, r2, lsl #1
   523e8:	sub	r7, r7, fp, lsl #2
   523ec:	sub	r6, r6, sl, lsl #2
   523f0:	sub	r5, r5, r2, lsl #3
   523f4:	mov	r0, r4
   523f8:	strd	r6, [sp, #12]
   523fc:	str	r5, [sp, #8]
   52400:	ldr	r2, [pc, #72]	; 52450 <ftello64@plt+0x3e6fc>
   52404:	mov	r1, #16
   52408:	bl	13a30 <gpgrt_snprintf@plt>
   5240c:	ldr	r2, [sp, #44]	; 0x2c
   52410:	ldr	r3, [r8]
   52414:	mov	r0, r9
   52418:	cmp	r2, r3
   5241c:	bne	52430 <ftello64@plt+0x3e6dc>
   52420:	add	sp, sp, #52	; 0x34
   52424:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52428:	mov	r9, #55	; 0x37
   5242c:	b	5240c <ftello64@plt+0x3e6b8>
   52430:	bl	134b4 <__stack_chk_fail@plt>
   52434:	andeq	r6, r7, r8, ror #19
   52438:	andeq	r0, r0, lr, lsr #12
   5243c:	stmhi	r8, {r0, r3, r7, fp, pc}
   52440:	bcs	feafcef4 <stdout@@GLIBC_2.4+0xfea85ce8>
   52444:			; <UNDEFINED> instruction: 0xffe5bbaf
   52448:	andseq	r1, r1, ip, ror sp
   5244c:	andeq	r2, r0, pc, lsl #14
   52450:	andeq	r4, r6, ip, lsl #30
   52454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52458:	sub	sp, sp, #60	; 0x3c
   5245c:	ldr	r5, [pc, #456]	; 5262c <ftello64@plt+0x3e8d8>
   52460:	ldrb	r8, [r0]
   52464:	ldr	r3, [r5]
   52468:	cmp	r8, #0
   5246c:	str	r3, [sp, #52]	; 0x34
   52470:	moveq	r7, #26
   52474:	beq	52604 <ftello64@plt+0x3e8b0>
   52478:	mov	r4, r0
   5247c:	mov	r6, r1
   52480:	bl	51104 <ftello64@plt+0x3d3b0>
   52484:	subs	r7, r0, #0
   52488:	bne	52604 <ftello64@plt+0x3e8b0>
   5248c:	ldr	r3, [pc, #412]	; 52630 <ftello64@plt+0x3e8dc>
   52490:	cmp	r6, r3
   52494:	bhi	52620 <ftello64@plt+0x3e8cc>
   52498:	sub	r8, r8, #48	; 0x30
   5249c:	ldrb	r3, [r4, #1]
   524a0:	ldrb	r1, [r4, #2]
   524a4:	add	r8, r8, r8, lsl #2
   524a8:	sub	r3, r3, #48	; 0x30
   524ac:	add	r8, r3, r8, lsl #1
   524b0:	ldrb	r0, [r4, #3]
   524b4:	sub	r3, r1, #48	; 0x30
   524b8:	ldrb	ip, [r4, #4]
   524bc:	ldrb	r2, [r4, #6]
   524c0:	add	r3, r3, r3, lsl #2
   524c4:	sub	r0, r0, #48	; 0x30
   524c8:	add	r8, r8, r8, lsl #2
   524cc:	add	r3, r0, r3, lsl #1
   524d0:	sub	ip, ip, #48	; 0x30
   524d4:	sub	r2, r2, #48	; 0x30
   524d8:	ldrb	r1, [r4, #5]
   524dc:	ldrb	r0, [r4, #7]
   524e0:	add	r8, r8, r8, lsl #2
   524e4:	add	ip, ip, ip, lsl #2
   524e8:	add	r2, r2, r2, lsl #2
   524ec:	ldr	lr, [pc, #320]	; 52634 <ftello64@plt+0x3e8e0>
   524f0:	add	fp, r3, r8, lsl #2
   524f4:	sub	r1, r1, #48	; 0x30
   524f8:	sub	r0, r0, #48	; 0x30
   524fc:	add	r1, r1, ip, lsl #1
   52500:	add	r2, r0, r2, lsl #1
   52504:	cmp	fp, lr
   52508:	str	fp, [sp, #40]	; 0x28
   5250c:	str	r1, [sp, #44]	; 0x2c
   52510:	str	r2, [sp, #48]	; 0x30
   52514:	ble	52620 <ftello64@plt+0x3e8cc>
   52518:	mov	r0, fp
   5251c:	bl	50b20 <ftello64@plt+0x3cdcc>
   52520:	ldrb	r3, [r4, #10]
   52524:	ldr	r2, [pc, #268]	; 52638 <ftello64@plt+0x3e8e4>
   52528:	ldr	r1, [pc, #268]	; 5263c <ftello64@plt+0x3e8e8>
   5252c:	str	r3, [sp, #28]
   52530:	ldrb	r3, [r4, #12]
   52534:	ldrb	r8, [r4, #9]
   52538:	ldrb	r9, [r4, #11]
   5253c:	str	r3, [sp, #32]
   52540:	ldrb	r3, [r4, #14]
   52544:	ldrb	sl, [r4, #13]
   52548:	str	r3, [sp, #36]	; 0x24
   5254c:	add	r0, r6, r0
   52550:	add	r2, r0, r2
   52554:	cmp	r2, r1
   52558:	bhi	52570 <ftello64@plt+0x3e81c>
   5255c:	add	r3, sp, #48	; 0x30
   52560:	add	r2, sp, #44	; 0x2c
   52564:	add	r1, sp, #40	; 0x28
   52568:	bl	50bac <ftello64@plt+0x3ce58>
   5256c:	ldr	fp, [sp, #40]	; 0x28
   52570:	ldr	r2, [pc, #200]	; 52640 <ftello64@plt+0x3e8ec>
   52574:	cmp	fp, r2
   52578:	bgt	52620 <ftello64@plt+0x3e8cc>
   5257c:	ldr	r1, [sp, #44]	; 0x2c
   52580:	cmp	r1, #12
   52584:	bgt	52620 <ftello64@plt+0x3e8cc>
   52588:	ldr	r0, [sp, #48]	; 0x30
   5258c:	cmp	r1, #0
   52590:	movgt	r2, #0
   52594:	movle	r2, #1
   52598:	sub	ip, r0, #1
   5259c:	cmp	ip, #30
   525a0:	orrhi	r2, r2, #1
   525a4:	orrs	r3, r2, fp, lsr #31
   525a8:	bne	52620 <ftello64@plt+0x3e8cc>
   525ac:	ldr	r2, [sp, #32]
   525b0:	sub	sl, sl, #48	; 0x30
   525b4:	sub	r9, r9, #48	; 0x30
   525b8:	sub	r8, r8, #48	; 0x30
   525bc:	sub	ip, r2, #48	; 0x30
   525c0:	ldr	r3, [sp, #36]	; 0x24
   525c4:	ldr	r2, [sp, #28]
   525c8:	add	sl, sl, sl, lsl #2
   525cc:	add	r9, r9, r9, lsl #2
   525d0:	add	r8, r8, r8, lsl #2
   525d4:	sub	r3, r3, #48	; 0x30
   525d8:	sub	r2, r2, #48	; 0x30
   525dc:	add	sl, r3, sl, lsl #1
   525e0:	add	r8, r2, r8, lsl #1
   525e4:	add	r9, ip, r9, lsl #1
   525e8:	str	r1, [sp]
   525ec:	stmib	sp, {r0, r8, r9, sl}
   525f0:	mov	r3, fp
   525f4:	mov	r0, r4
   525f8:	ldr	r2, [pc, #68]	; 52644 <ftello64@plt+0x3e8f0>
   525fc:	mov	r1, #16
   52600:	bl	13a30 <gpgrt_snprintf@plt>
   52604:	ldr	r2, [sp, #52]	; 0x34
   52608:	ldr	r3, [r5]
   5260c:	mov	r0, r7
   52610:	cmp	r2, r3
   52614:	bne	52628 <ftello64@plt+0x3e8d4>
   52618:	add	sp, sp, #60	; 0x3c
   5261c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52620:	mov	r7, #55	; 0x37
   52624:	b	52604 <ftello64@plt+0x3e8b0>
   52628:	bl	134b4 <__stack_chk_fail@plt>
   5262c:	andeq	r6, r7, r8, ror #19
   52630:	eorseq	sp, r7, r1, ror r7
   52634:	andeq	r0, r0, lr, lsr #12
   52638:			; <UNDEFINED> instruction: 0xffe5bbaf
   5263c:	andseq	r1, r1, ip, ror sp
   52640:	andeq	r2, r0, pc, lsl #14
   52644:	andeq	r4, r6, ip, lsl #30
   52648:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5264c:	mov	r2, #5
   52650:	mov	r4, r0
   52654:	mov	r8, r1
   52658:	mov	r0, #0
   5265c:	ldr	r1, [pc, #268]	; 52770 <ftello64@plt+0x3ea1c>
   52660:	bl	13484 <dcgettext@plt>
   52664:	mov	r2, #5
   52668:	ldr	r1, [pc, #260]	; 52774 <ftello64@plt+0x3ea20>
   5266c:	mov	r5, r0
   52670:	mov	r0, #0
   52674:	bl	13484 <dcgettext@plt>
   52678:	mov	r2, #5
   5267c:	ldr	r1, [pc, #244]	; 52778 <ftello64@plt+0x3ea24>
   52680:	mov	r7, r0
   52684:	mov	r0, #0
   52688:	bl	13484 <dcgettext@plt>
   5268c:	mov	r2, #5
   52690:	ldr	r1, [pc, #228]	; 5277c <ftello64@plt+0x3ea28>
   52694:	mov	r6, r0
   52698:	mov	r0, #0
   5269c:	bl	13484 <dcgettext@plt>
   526a0:	mov	r1, r4
   526a4:	mov	r9, r0
   526a8:	mov	r0, r5
   526ac:	bl	5415c <ftello64@plt+0x40408>
   526b0:	subs	r5, r0, #0
   526b4:	bne	52764 <ftello64@plt+0x3ea10>
   526b8:	ldrb	r1, [r4]
   526bc:	cmp	r1, #0
   526c0:	beq	526e0 <ftello64@plt+0x3e98c>
   526c4:	mov	r0, r7
   526c8:	bl	13838 <strchr@plt>
   526cc:	cmp	r0, #0
   526d0:	beq	526e0 <ftello64@plt+0x3e98c>
   526d4:	ldrb	r3, [r4, #1]
   526d8:	cmp	r3, #0
   526dc:	beq	52764 <ftello64@plt+0x3ea10>
   526e0:	mov	r0, r6
   526e4:	mov	r1, r4
   526e8:	bl	5415c <ftello64@plt+0x40408>
   526ec:	cmp	r0, #0
   526f0:	bne	5275c <ftello64@plt+0x3ea08>
   526f4:	ldrb	r1, [r4]
   526f8:	cmp	r1, #0
   526fc:	beq	5271c <ftello64@plt+0x3e9c8>
   52700:	mov	r0, r9
   52704:	bl	13838 <strchr@plt>
   52708:	cmp	r0, #0
   5270c:	beq	5271c <ftello64@plt+0x3e9c8>
   52710:	ldrb	r5, [r4, #1]
   52714:	cmp	r5, #0
   52718:	beq	5275c <ftello64@plt+0x3ea08>
   5271c:	ldr	r1, [pc, #76]	; 52770 <ftello64@plt+0x3ea1c>
   52720:	mov	r0, r4
   52724:	bl	49928 <ftello64@plt+0x35bd4>
   52728:	cmp	r0, #0
   5272c:	beq	52764 <ftello64@plt+0x3ea10>
   52730:	ldrb	r1, [r4]
   52734:	cmp	r1, #0
   52738:	beq	52758 <ftello64@plt+0x3ea04>
   5273c:	ldr	r0, [pc, #48]	; 52774 <ftello64@plt+0x3ea20>
   52740:	bl	13838 <strchr@plt>
   52744:	cmp	r0, #0
   52748:	beq	52758 <ftello64@plt+0x3ea04>
   5274c:	ldrb	r3, [r4, #1]
   52750:	cmp	r3, #0
   52754:	beq	52764 <ftello64@plt+0x3ea10>
   52758:	mov	r5, r8
   5275c:	mov	r0, r5
   52760:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52764:	mov	r5, #1
   52768:	mov	r0, r5
   5276c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52770:	andeq	r5, r6, r8, lsr r0
   52774:	andeq	r5, r6, ip, lsr r0
   52778:	andeq	r5, r6, r0, asr #32
   5277c:	andeq	r5, r6, r4, asr #32
   52780:	mov	r1, #0
   52784:	b	52648 <ftello64@plt+0x3e8f4>
   52788:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5278c:	mov	r2, #5
   52790:	mov	r4, r0
   52794:	ldr	r1, [pc, #444]	; 52958 <ftello64@plt+0x3ec04>
   52798:	mov	r0, #0
   5279c:	bl	13484 <dcgettext@plt>
   527a0:	mov	r2, #5
   527a4:	ldr	r1, [pc, #432]	; 5295c <ftello64@plt+0x3ec08>
   527a8:	mov	r6, r0
   527ac:	mov	r0, #0
   527b0:	bl	13484 <dcgettext@plt>
   527b4:	mov	r2, #5
   527b8:	ldr	r1, [pc, #416]	; 52960 <ftello64@plt+0x3ec0c>
   527bc:	mov	r5, r0
   527c0:	mov	r0, #0
   527c4:	bl	13484 <dcgettext@plt>
   527c8:	mov	r2, #5
   527cc:	ldr	r1, [pc, #400]	; 52964 <ftello64@plt+0x3ec10>
   527d0:	mov	r7, r0
   527d4:	mov	r0, #0
   527d8:	bl	13484 <dcgettext@plt>
   527dc:	mov	r2, #5
   527e0:	ldr	r1, [pc, #384]	; 52968 <ftello64@plt+0x3ec14>
   527e4:	mov	r9, r0
   527e8:	mov	r0, #0
   527ec:	bl	13484 <dcgettext@plt>
   527f0:	mov	r2, #5
   527f4:	ldr	r1, [pc, #368]	; 5296c <ftello64@plt+0x3ec18>
   527f8:	mov	r8, r0
   527fc:	mov	r0, #0
   52800:	bl	13484 <dcgettext@plt>
   52804:	mov	r1, r4
   52808:	mov	sl, r0
   5280c:	mov	r0, r5
   52810:	bl	5415c <ftello64@plt+0x40408>
   52814:	cmp	r0, #0
   52818:	beq	52824 <ftello64@plt+0x3ead0>
   5281c:	mov	r0, #0
   52820:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52824:	mov	r0, r6
   52828:	mov	r1, r4
   5282c:	bl	5415c <ftello64@plt+0x40408>
   52830:	cmp	r0, #0
   52834:	bne	528d4 <ftello64@plt+0x3eb80>
   52838:	mov	r0, r7
   5283c:	mov	r1, r4
   52840:	bl	5415c <ftello64@plt+0x40408>
   52844:	cmp	r0, #0
   52848:	bne	528ac <ftello64@plt+0x3eb58>
   5284c:	ldrb	r5, [r4]
   52850:	cmp	r5, #0
   52854:	beq	528dc <ftello64@plt+0x3eb88>
   52858:	mov	r0, r8
   5285c:	mov	r1, r5
   52860:	bl	13838 <strchr@plt>
   52864:	cmp	r0, #0
   52868:	beq	528b4 <ftello64@plt+0x3eb60>
   5286c:	ldrb	r3, [r4, #1]
   52870:	cmp	r3, #0
   52874:	beq	5281c <ftello64@plt+0x3eac8>
   52878:	mov	r0, r9
   5287c:	mov	r1, r5
   52880:	bl	13838 <strchr@plt>
   52884:	cmp	r0, #0
   52888:	bne	528dc <ftello64@plt+0x3eb88>
   5288c:	mov	r1, r5
   52890:	mov	r0, sl
   52894:	bl	13838 <strchr@plt>
   52898:	cmp	r0, #0
   5289c:	beq	528dc <ftello64@plt+0x3eb88>
   528a0:	ldrb	r3, [r4, #1]
   528a4:	cmp	r3, #0
   528a8:	bne	528dc <ftello64@plt+0x3eb88>
   528ac:	mvn	r0, #0
   528b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   528b4:	mov	r0, r9
   528b8:	mov	r1, r5
   528bc:	bl	13838 <strchr@plt>
   528c0:	cmp	r0, #0
   528c4:	beq	5288c <ftello64@plt+0x3eb38>
   528c8:	ldrb	r3, [r4, #1]
   528cc:	cmp	r3, #0
   528d0:	bne	528dc <ftello64@plt+0x3eb88>
   528d4:	mov	r0, #1
   528d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   528dc:	ldr	r1, [pc, #116]	; 52958 <ftello64@plt+0x3ec04>
   528e0:	mov	r0, r4
   528e4:	bl	49928 <ftello64@plt+0x35bd4>
   528e8:	cmp	r0, #0
   528ec:	beq	528d4 <ftello64@plt+0x3eb80>
   528f0:	ldr	r1, [pc, #104]	; 52960 <ftello64@plt+0x3ec0c>
   528f4:	mov	r0, r4
   528f8:	bl	49928 <ftello64@plt+0x35bd4>
   528fc:	cmp	r0, #0
   52900:	beq	528ac <ftello64@plt+0x3eb58>
   52904:	ldrb	r5, [r4]
   52908:	cmp	r5, #0
   5290c:	beq	5281c <ftello64@plt+0x3eac8>
   52910:	mov	r1, r5
   52914:	ldr	r0, [pc, #72]	; 52964 <ftello64@plt+0x3ec10>
   52918:	bl	13838 <strchr@plt>
   5291c:	cmp	r0, #0
   52920:	beq	52930 <ftello64@plt+0x3ebdc>
   52924:	ldrb	r3, [r4, #1]
   52928:	cmp	r3, #0
   5292c:	beq	528d4 <ftello64@plt+0x3eb80>
   52930:	mov	r1, r5
   52934:	ldr	r0, [pc, #48]	; 5296c <ftello64@plt+0x3ec18>
   52938:	bl	13838 <strchr@plt>
   5293c:	cmp	r0, #0
   52940:	beq	5281c <ftello64@plt+0x3eac8>
   52944:	ldrb	r0, [r4, #1]
   52948:	clz	r0, r0
   5294c:	lsr	r0, r0, #5
   52950:	rsb	r0, r0, #0
   52954:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52958:	andeq	r5, r6, r8, lsr r0
   5295c:	andeq	r5, r6, r0, asr #32
   52960:	andeq	r5, r6, r8, asr #32
   52964:	andeq	r5, r6, ip, lsr r0
   52968:	andeq	r5, r6, r4, asr #32
   5296c:	andeq	r5, r6, r0, asr r0
   52970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52974:	mov	r2, #5
   52978:	mov	r4, r0
   5297c:	mov	r9, r1
   52980:	mov	r0, #0
   52984:	ldr	r1, [pc, #344]	; 52ae4 <ftello64@plt+0x3ed90>
   52988:	bl	13484 <dcgettext@plt>
   5298c:	mov	r2, #5
   52990:	ldr	r1, [pc, #336]	; 52ae8 <ftello64@plt+0x3ed94>
   52994:	mov	r5, r0
   52998:	mov	r0, #0
   5299c:	bl	13484 <dcgettext@plt>
   529a0:	mov	r2, #5
   529a4:	ldr	r1, [pc, #320]	; 52aec <ftello64@plt+0x3ed98>
   529a8:	mov	r6, r0
   529ac:	mov	r0, #0
   529b0:	bl	13484 <dcgettext@plt>
   529b4:	mov	r2, #5
   529b8:	ldr	r1, [pc, #304]	; 52af0 <ftello64@plt+0x3ed9c>
   529bc:	mov	r7, r0
   529c0:	mov	r0, #0
   529c4:	bl	13484 <dcgettext@plt>
   529c8:	mov	r1, r4
   529cc:	mov	r8, r0
   529d0:	mov	r0, r5
   529d4:	bl	5415c <ftello64@plt+0x40408>
   529d8:	subs	r5, r0, #0
   529dc:	beq	529ec <ftello64@plt+0x3ec98>
   529e0:	mov	r5, #1
   529e4:	mov	r0, r5
   529e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   529ec:	mov	r0, r6
   529f0:	mov	r1, r4
   529f4:	bl	5415c <ftello64@plt+0x40408>
   529f8:	cmp	r0, #0
   529fc:	bne	529e4 <ftello64@plt+0x3ec90>
   52a00:	ldrb	r6, [r4]
   52a04:	cmp	r6, #0
   52a08:	beq	52a2c <ftello64@plt+0x3ecd8>
   52a0c:	mov	r0, r7
   52a10:	mov	r1, r6
   52a14:	bl	13838 <strchr@plt>
   52a18:	cmp	r0, #0
   52a1c:	beq	52a9c <ftello64@plt+0x3ed48>
   52a20:	ldrb	r3, [r4, #1]
   52a24:	cmp	r3, #0
   52a28:	beq	529e0 <ftello64@plt+0x3ec8c>
   52a2c:	ldr	r1, [pc, #192]	; 52af4 <ftello64@plt+0x3eda0>
   52a30:	mov	r0, r4
   52a34:	bl	49928 <ftello64@plt+0x35bd4>
   52a38:	cmp	r0, #0
   52a3c:	beq	529e0 <ftello64@plt+0x3ec8c>
   52a40:	ldr	r1, [pc, #176]	; 52af8 <ftello64@plt+0x3eda4>
   52a44:	mov	r0, r4
   52a48:	bl	49928 <ftello64@plt+0x35bd4>
   52a4c:	cmp	r0, #0
   52a50:	beq	529e0 <ftello64@plt+0x3ec8c>
   52a54:	ldr	r1, [pc, #160]	; 52afc <ftello64@plt+0x3eda8>
   52a58:	mov	r0, r4
   52a5c:	bl	49928 <ftello64@plt+0x35bd4>
   52a60:	cmp	r0, #0
   52a64:	beq	529e4 <ftello64@plt+0x3ec90>
   52a68:	ldrb	r6, [r4]
   52a6c:	cmp	r6, #0
   52a70:	beq	52a94 <ftello64@plt+0x3ed40>
   52a74:	mov	r1, r6
   52a78:	ldr	r0, [pc, #108]	; 52aec <ftello64@plt+0x3ed98>
   52a7c:	bl	13838 <strchr@plt>
   52a80:	cmp	r0, #0
   52a84:	beq	52ac0 <ftello64@plt+0x3ed6c>
   52a88:	ldrb	r3, [r4, #1]
   52a8c:	cmp	r3, #0
   52a90:	beq	529e0 <ftello64@plt+0x3ec8c>
   52a94:	mov	r5, r9
   52a98:	b	529e4 <ftello64@plt+0x3ec90>
   52a9c:	mov	r1, r6
   52aa0:	mov	r0, r8
   52aa4:	bl	13838 <strchr@plt>
   52aa8:	cmp	r0, #0
   52aac:	beq	52a2c <ftello64@plt+0x3ecd8>
   52ab0:	ldrb	r3, [r4, #1]
   52ab4:	cmp	r3, #0
   52ab8:	beq	529e4 <ftello64@plt+0x3ec90>
   52abc:	b	52a2c <ftello64@plt+0x3ecd8>
   52ac0:	mov	r1, r6
   52ac4:	ldr	r0, [pc, #36]	; 52af0 <ftello64@plt+0x3ed9c>
   52ac8:	bl	13838 <strchr@plt>
   52acc:	cmp	r0, #0
   52ad0:	beq	52a94 <ftello64@plt+0x3ed40>
   52ad4:	ldrb	r3, [r4, #1]
   52ad8:	cmp	r3, #0
   52adc:	movne	r5, r9
   52ae0:	b	529e4 <ftello64@plt+0x3ec90>
   52ae4:	andeq	r5, r6, r4, asr r0
   52ae8:	andeq	r5, r6, r0, rrx
   52aec:	andeq	r5, r6, r0, ror r0
   52af0:	andeq	r5, r6, r4, ror r0
   52af4:	andeq	r5, r6, r8, ror r0
   52af8:	andeq	r5, r6, r0, lsl #1
   52afc:	andeq	r5, r6, r4, lsl #1
   52b00:	ldr	r2, [pc, #748]	; 52df4 <ftello64@plt+0x3f0a0>
   52b04:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52b08:	add	r3, r1, #7
   52b0c:	cmp	r3, r2
   52b10:	bhi	52cf0 <ftello64@plt+0x3ef9c>
   52b14:	ldr	r2, [pc, #732]	; 52df8 <ftello64@plt+0x3f0a4>
   52b18:	lsr	r8, r3, #3
   52b1c:	mov	r9, r1
   52b20:	mov	r4, r0
   52b24:	umull	r1, r0, r2, r8
   52b28:	umull	r2, r3, r2, r3
   52b2c:	lsr	r0, r0, #2
   52b30:	lsr	r3, r3, #5
   52b34:	add	r0, r0, r0, lsl #2
   52b38:	sub	r0, r8, r0
   52b3c:	add	r3, r0, r3, lsl #2
   52b40:	lsl	r3, r3, #1
   52b44:	cmp	r0, #2
   52b48:	movhi	r0, r3
   52b4c:	addls	r0, r3, #1
   52b50:	bl	13214 <gcry_malloc@plt>
   52b54:	subs	sl, r0, #0
   52b58:	beq	52ce8 <ftello64@plt+0x3ef94>
   52b5c:	cmp	r8, #4
   52b60:	bls	52dec <ftello64@plt+0x3f098>
   52b64:	ldr	r0, [pc, #656]	; 52dfc <ftello64@plt+0x3f0a8>
   52b68:	add	r2, r4, #5
   52b6c:	add	r3, sl, #8
   52b70:	ldrb	lr, [r2, #-4]
   52b74:	ldrb	r4, [r2, #-3]
   52b78:	ldrb	fp, [r2, #-5]
   52b7c:	ldrb	ip, [r2, #-2]
   52b80:	ldrb	r1, [r2, #-1]
   52b84:	lsl	r6, lr, #4
   52b88:	lsl	r7, fp, #2
   52b8c:	lsl	r5, r4, #1
   52b90:	and	r6, r6, #16
   52b94:	orr	r6, r6, r4, lsr #4
   52b98:	and	r7, r7, #28
   52b9c:	lsl	r4, ip, #3
   52ba0:	and	r5, r5, #30
   52ba4:	orr	r7, r7, lr, lsr #6
   52ba8:	orr	r5, r5, ip, lsr #7
   52bac:	asr	lr, lr, #1
   52bb0:	and	r4, r4, #24
   52bb4:	asr	ip, ip, #2
   52bb8:	orr	r4, r4, r1, lsr #5
   52bbc:	and	lr, lr, #31
   52bc0:	and	ip, ip, #31
   52bc4:	and	r1, r1, #31
   52bc8:	ldrb	ip, [r0, ip]
   52bcc:	ldrb	r4, [r0, r4]
   52bd0:	ldrb	fp, [r0, fp, lsr #3]
   52bd4:	ldrb	r7, [r0, r7]
   52bd8:	ldrb	lr, [r0, lr]
   52bdc:	ldrb	r6, [r0, r6]
   52be0:	ldrb	r5, [r0, r5]
   52be4:	ldrb	r1, [r0, r1]
   52be8:	sub	r8, r8, #5
   52bec:	cmp	r8, #4
   52bf0:	strb	ip, [r3, #-3]
   52bf4:	strb	r4, [r3, #-2]
   52bf8:	strb	fp, [r3, #-8]
   52bfc:	strb	r7, [r3, #-7]
   52c00:	strb	lr, [r3, #-6]
   52c04:	strb	r6, [r3, #-5]
   52c08:	strb	r5, [r3, #-4]
   52c0c:	strb	r1, [r3, #-1]
   52c10:	mov	r4, r2
   52c14:	mov	ip, r3
   52c18:	add	r2, r2, #5
   52c1c:	add	r3, r3, #8
   52c20:	bhi	52b70 <ftello64@plt+0x3ee1c>
   52c24:	sub	r8, r8, #1
   52c28:	cmp	r8, #3
   52c2c:	ldrls	pc, [pc, r8, lsl #2]
   52c30:	b	52cd0 <ftello64@plt+0x3ef7c>
   52c34:	andeq	r2, r5, r8, lsl #26
   52c38:	andeq	r2, r5, r4, lsr sp
   52c3c:	andeq	r2, r5, r4, lsl #27
   52c40:	andeq	r2, r5, r4, asr #24
   52c44:	ldrb	r0, [r4, #1]
   52c48:	ldrb	r3, [r4, #2]
   52c4c:	ldrb	r5, [r4]
   52c50:	ldrb	r2, [r4, #3]
   52c54:	lsl	lr, r0, #4
   52c58:	and	lr, lr, #16
   52c5c:	orr	lr, lr, r3, lsr #4
   52c60:	lsl	r4, r5, #2
   52c64:	lsl	r3, r3, #1
   52c68:	and	r4, r4, #28
   52c6c:	and	r3, r3, #30
   52c70:	ldr	r1, [pc, #388]	; 52dfc <ftello64@plt+0x3f0a8>
   52c74:	orr	r3, r3, r2, lsr #7
   52c78:	orr	r4, r4, r0, lsr #6
   52c7c:	asr	r6, r2, #2
   52c80:	asr	r0, r0, #1
   52c84:	lsl	r2, r2, #3
   52c88:	and	r0, r0, #31
   52c8c:	and	r6, r6, #31
   52c90:	and	r2, r2, #24
   52c94:	ldrb	r7, [r1, r0]
   52c98:	ldrb	r8, [r1, lr]
   52c9c:	ldrb	r4, [r1, r4]
   52ca0:	ldrb	lr, [r1, r3]
   52ca4:	ldrb	r5, [r1, r5, lsr #3]
   52ca8:	ldrb	r0, [r1, r6]
   52cac:	ldrb	r3, [r1, r2]
   52cb0:	strb	r4, [ip, #1]
   52cb4:	strb	r5, [ip]
   52cb8:	strb	r7, [ip, #2]
   52cbc:	strb	r8, [ip, #3]
   52cc0:	strb	lr, [ip, #4]
   52cc4:	strb	r0, [ip, #5]
   52cc8:	strb	r3, [ip, #6]
   52ccc:	add	ip, ip, #7
   52cd0:	ldr	r1, [pc, #288]	; 52df8 <ftello64@plt+0x3f0a4>
   52cd4:	add	r9, r9, #4
   52cd8:	mov	r3, #0
   52cdc:	umull	r2, r9, r1, r9
   52ce0:	strb	r3, [ip]
   52ce4:	strb	r3, [sl, r9, lsr #2]
   52ce8:	mov	r0, sl
   52cec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52cf0:	bl	138b0 <__errno_location@plt>
   52cf4:	mov	sl, #0
   52cf8:	mov	r3, #22
   52cfc:	str	r3, [r0]
   52d00:	mov	r0, sl
   52d04:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52d08:	ldrb	r0, [r4]
   52d0c:	ldr	r1, [pc, #232]	; 52dfc <ftello64@plt+0x3f0a8>
   52d10:	mov	r3, ip
   52d14:	lsl	r2, r0, #2
   52d18:	and	r2, r2, #28
   52d1c:	ldrb	r0, [r1, r0, lsr #3]
   52d20:	ldrb	r2, [r1, r2]
   52d24:	strb	r0, [r3], #2
   52d28:	strb	r2, [ip, #1]
   52d2c:	mov	ip, r3
   52d30:	b	52cd0 <ftello64@plt+0x3ef7c>
   52d34:	ldrb	lr, [r4]
   52d38:	ldrb	r3, [r4, #1]
   52d3c:	ldr	r1, [pc, #184]	; 52dfc <ftello64@plt+0x3f0a8>
   52d40:	add	ip, ip, #4
   52d44:	lsl	r2, lr, #2
   52d48:	and	r2, r2, #28
   52d4c:	orr	r2, r2, r3, lsr #6
   52d50:	asr	r0, r3, #1
   52d54:	lsl	r3, r3, #4
   52d58:	and	r0, r0, #31
   52d5c:	and	r3, r3, #16
   52d60:	ldrb	r4, [r1, r2]
   52d64:	ldrb	lr, [r1, lr, lsr #3]
   52d68:	ldrb	r2, [r1, r0]
   52d6c:	ldrb	r3, [r1, r3]
   52d70:	strb	r4, [ip, #-3]
   52d74:	strb	lr, [ip, #-4]
   52d78:	strb	r2, [ip, #-2]
   52d7c:	strb	r3, [ip, #-1]
   52d80:	b	52cd0 <ftello64@plt+0x3ef7c>
   52d84:	ldrb	r3, [r4, #1]
   52d88:	ldrb	lr, [r4]
   52d8c:	ldrb	r2, [r4, #2]
   52d90:	ldr	r1, [pc, #100]	; 52dfc <ftello64@plt+0x3f0a8>
   52d94:	lsl	r0, r3, #4
   52d98:	lsl	r4, lr, #2
   52d9c:	and	r4, r4, #28
   52da0:	and	r0, r0, #16
   52da4:	orr	r4, r4, r3, lsr #6
   52da8:	orr	r0, r0, r2, lsr #4
   52dac:	asr	r3, r3, #1
   52db0:	lsl	r2, r2, #1
   52db4:	and	r3, r3, #31
   52db8:	and	r2, r2, #30
   52dbc:	ldrb	r5, [r1, r4]
   52dc0:	ldrb	r4, [r1, lr, lsr #3]
   52dc4:	ldrb	lr, [r1, r0]
   52dc8:	ldrb	r0, [r1, r3]
   52dcc:	ldrb	r3, [r1, r2]
   52dd0:	strb	r5, [ip, #1]
   52dd4:	strb	r4, [ip]
   52dd8:	strb	lr, [ip, #3]
   52ddc:	strb	r0, [ip, #2]
   52de0:	strb	r3, [ip, #4]
   52de4:	add	ip, ip, #5
   52de8:	b	52cd0 <ftello64@plt+0x3ef7c>
   52dec:	mov	ip, sl
   52df0:	b	52c24 <ftello64@plt+0x3eed0>
   52df4:	andeq	r0, r8, r7
   52df8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   52dfc:	andeq	r5, r6, ip, lsl #1
   52e00:	push	{r4, r5, r6, r7, r8, lr}
   52e04:	subs	r6, r2, #0
   52e08:	mov	r5, r0
   52e0c:	mov	r4, r1
   52e10:	mov	r7, r3
   52e14:	beq	52ea0 <ftello64@plt+0x3f14c>
   52e18:	cmp	r1, #0
   52e1c:	beq	52f04 <ftello64@plt+0x3f1b0>
   52e20:	and	r3, r7, #1
   52e24:	add	r1, r5, r4
   52e28:	mov	lr, r5
   52e2c:	mov	ip, r6
   52e30:	mov	r7, #58	; 0x3a
   52e34:	b	52e54 <ftello64@plt+0x3f100>
   52e38:	cmp	r5, lr
   52e3c:	moveq	r2, #0
   52e40:	andne	r2, r3, #1
   52e44:	cmp	r2, #0
   52e48:	strbne	r7, [ip, #2]
   52e4c:	moveq	ip, r0
   52e50:	addne	ip, ip, #3
   52e54:	ldrb	r0, [lr], #1
   52e58:	lsr	r0, r0, #4
   52e5c:	cmp	r0, #9
   52e60:	add	r2, r0, #55	; 0x37
   52e64:	addls	r2, r0, #48	; 0x30
   52e68:	strb	r2, [ip]
   52e6c:	ldrb	r0, [lr, #-1]
   52e70:	and	r0, r0, #15
   52e74:	cmp	r0, #9
   52e78:	add	r4, r0, #55	; 0x37
   52e7c:	addls	r4, r0, #48	; 0x30
   52e80:	cmp	r1, lr
   52e84:	strb	r4, [ip, #1]
   52e88:	add	r0, ip, #2
   52e8c:	bne	52e38 <ftello64@plt+0x3f0e4>
   52e90:	mov	r3, #0
   52e94:	strb	r3, [r0]
   52e98:	mov	r0, r6
   52e9c:	pop	{r4, r5, r6, r7, r8, pc}
   52ea0:	cmp	r3, #0
   52ea4:	movne	r1, #3
   52ea8:	moveq	r1, #2
   52eac:	cmp	r4, #0
   52eb0:	mul	r0, r4, r1
   52eb4:	add	r8, r0, #1
   52eb8:	beq	52ee0 <ftello64@plt+0x3f18c>
   52ebc:	bl	5ade8 <ftello64@plt+0x47094>
   52ec0:	cmp	r0, r4
   52ec4:	bne	52ef8 <ftello64@plt+0x3f1a4>
   52ec8:	mov	r0, r8
   52ecc:	bl	13214 <gcry_malloc@plt>
   52ed0:	cmp	r0, #0
   52ed4:	movne	r6, r0
   52ed8:	bne	52e20 <ftello64@plt+0x3f0cc>
   52edc:	b	52e98 <ftello64@plt+0x3f144>
   52ee0:	mov	r0, r8
   52ee4:	bl	13214 <gcry_malloc@plt>
   52ee8:	cmp	r0, #0
   52eec:	beq	52e98 <ftello64@plt+0x3f144>
   52ef0:	mov	r6, r0
   52ef4:	b	52e90 <ftello64@plt+0x3f13c>
   52ef8:	mov	r0, #12
   52efc:	bl	13b2c <gpg_err_set_errno@plt>
   52f00:	b	52e98 <ftello64@plt+0x3f144>
   52f04:	mov	r0, r6
   52f08:	b	52e90 <ftello64@plt+0x3f13c>
   52f0c:	cmp	r2, #0
   52f10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52f14:	ldrb	r8, [r0]
   52f18:	beq	53044 <ftello64@plt+0x3f2f0>
   52f1c:	add	r6, r1, r2
   52f20:	sub	r6, r6, #1
   52f24:	add	lr, r0, #2
   52f28:	sub	r4, r1, #1
   52f2c:	sub	r3, r8, #48	; 0x30
   52f30:	bic	ip, r8, #32
   52f34:	uxtb	r3, r3
   52f38:	sub	ip, ip, #65	; 0x41
   52f3c:	cmp	ip, #5
   52f40:	cmphi	r3, #9
   52f44:	bls	52f50 <ftello64@plt+0x3f1fc>
   52f48:	mvn	r0, #0
   52f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52f50:	ldrb	r7, [lr, #-1]
   52f54:	mov	r5, lr
   52f58:	sub	ip, r7, #48	; 0x30
   52f5c:	bic	r9, r7, #32
   52f60:	uxtb	ip, ip
   52f64:	sub	r9, r9, #65	; 0x41
   52f68:	cmp	r9, #5
   52f6c:	cmphi	ip, #9
   52f70:	bhi	52f48 <ftello64@plt+0x3f1f4>
   52f74:	cmp	r8, #57	; 0x39
   52f78:	bls	52fd8 <ftello64@plt+0x3f284>
   52f7c:	cmp	r8, #70	; 0x46
   52f80:	bhi	52fd4 <ftello64@plt+0x3f280>
   52f84:	sub	r3, r8, #55	; 0x37
   52f88:	lsl	r3, r3, #4
   52f8c:	uxtb	r3, r3
   52f90:	cmp	r7, #57	; 0x39
   52f94:	bls	52fa8 <ftello64@plt+0x3f254>
   52f98:	cmp	r7, #70	; 0x46
   52f9c:	subls	ip, r7, #55	; 0x37
   52fa0:	subhi	ip, r7, #87	; 0x57
   52fa4:	uxtb	ip, ip
   52fa8:	add	r7, r4, #1
   52fac:	add	r3, r3, ip
   52fb0:	cmp	r7, r6
   52fb4:	add	ip, r4, #2
   52fb8:	strb	r3, [r4, #1]
   52fbc:	add	lr, lr, #2
   52fc0:	sub	r4, ip, r1
   52fc4:	beq	52fe4 <ftello64@plt+0x3f290>
   52fc8:	mov	r4, r7
   52fcc:	ldrb	r8, [lr, #-2]
   52fd0:	b	52f2c <ftello64@plt+0x3f1d8>
   52fd4:	sub	r3, r8, #87	; 0x57
   52fd8:	lsl	r3, r3, #4
   52fdc:	uxtb	r3, r3
   52fe0:	b	52f90 <ftello64@plt+0x3f23c>
   52fe4:	ldrb	r8, [r5]
   52fe8:	cmp	r8, #0
   52fec:	beq	53034 <ftello64@plt+0x3f2e0>
   52ff0:	tst	r8, #128	; 0x80
   52ff4:	bne	52f48 <ftello64@plt+0x3f1f4>
   52ff8:	mov	r7, r2
   52ffc:	mov	r6, r0
   53000:	bl	13784 <__ctype_b_loc@plt>
   53004:	lsl	r3, r8, #1
   53008:	ldr	r2, [r0]
   5300c:	ldrh	ip, [r2, r3]
   53010:	lsr	ip, ip, #13
   53014:	eor	ip, ip, #1
   53018:	cmp	r7, r4
   5301c:	orrne	ip, ip, #1
   53020:	tst	ip, #1
   53024:	bne	52f48 <ftello64@plt+0x3f1f4>
   53028:	add	r0, r5, #1
   5302c:	sub	r0, r0, r6
   53030:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53034:	cmp	r4, r2
   53038:	bne	52f48 <ftello64@plt+0x3f1f4>
   5303c:	sub	r0, r5, r0
   53040:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53044:	cmp	r8, #0
   53048:	bne	53054 <ftello64@plt+0x3f300>
   5304c:	mov	r0, r8
   53050:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53054:	mov	r4, r2
   53058:	mov	r5, r0
   5305c:	b	52ff0 <ftello64@plt+0x3f29c>
   53060:	cmp	r2, #0
   53064:	push	{r4, r5, r6, r7, r8, lr}
   53068:	beq	531cc <ftello64@plt+0x3f478>
   5306c:	mov	r5, #0
   53070:	sub	r1, r1, #1
   53074:	mov	lr, r5
   53078:	mov	r4, r0
   5307c:	cmp	lr, #1
   53080:	ldrb	r7, [r4]
   53084:	beq	53198 <ftello64@plt+0x3f444>
   53088:	cmp	r5, #0
   5308c:	beq	530ac <ftello64@plt+0x3f358>
   53090:	cmp	r7, #58	; 0x3a
   53094:	beq	531b0 <ftello64@plt+0x3f45c>
   53098:	mvn	r0, #0
   5309c:	pop	{r4, r5, r6, r7, r8, pc}
   530a0:	ldrb	r7, [r4, #1]
   530a4:	mov	r5, lr
   530a8:	add	r4, r4, #1
   530ac:	sub	r3, r7, #48	; 0x30
   530b0:	bic	ip, r7, #32
   530b4:	uxtb	r3, r3
   530b8:	sub	ip, ip, #65	; 0x41
   530bc:	cmp	ip, #5
   530c0:	cmphi	r3, #9
   530c4:	bhi	53098 <ftello64@plt+0x3f344>
   530c8:	ldrb	r6, [r4, #1]
   530cc:	sub	ip, r6, #48	; 0x30
   530d0:	bic	r8, r6, #32
   530d4:	uxtb	ip, ip
   530d8:	sub	r8, r8, #65	; 0x41
   530dc:	cmp	r8, #5
   530e0:	cmphi	ip, #9
   530e4:	bhi	53098 <ftello64@plt+0x3f344>
   530e8:	cmp	r7, #57	; 0x39
   530ec:	bls	5318c <ftello64@plt+0x3f438>
   530f0:	cmp	r7, #70	; 0x46
   530f4:	bhi	53188 <ftello64@plt+0x3f434>
   530f8:	sub	r3, r7, #55	; 0x37
   530fc:	lsl	r3, r3, #4
   53100:	uxtb	r3, r3
   53104:	cmp	r6, #57	; 0x39
   53108:	bls	5311c <ftello64@plt+0x3f3c8>
   5310c:	cmp	r6, #70	; 0x46
   53110:	subls	ip, r6, #55	; 0x37
   53114:	subhi	ip, r6, #87	; 0x57
   53118:	uxtb	ip, ip
   5311c:	add	lr, lr, #1
   53120:	add	r3, r3, ip
   53124:	cmp	r2, lr
   53128:	strb	r3, [r1, #1]!
   5312c:	add	r4, r4, #2
   53130:	mov	r6, lr
   53134:	bne	5307c <ftello64@plt+0x3f328>
   53138:	ldrb	r8, [r4]
   5313c:	cmp	r8, #58	; 0x3a
   53140:	beq	53098 <ftello64@plt+0x3f344>
   53144:	cmp	r8, #0
   53148:	mov	r7, r0
   5314c:	mov	r5, r2
   53150:	beq	531bc <ftello64@plt+0x3f468>
   53154:	tst	r8, #128	; 0x80
   53158:	bne	53098 <ftello64@plt+0x3f344>
   5315c:	bl	13784 <__ctype_b_loc@plt>
   53160:	lsl	r8, r8, #1
   53164:	ldr	r3, [r0]
   53168:	ldrh	r3, [r3, r8]
   5316c:	tst	r3, #8192	; 0x2000
   53170:	beq	53098 <ftello64@plt+0x3f344>
   53174:	cmp	r5, r6
   53178:	addeq	r4, r4, #1
   5317c:	bne	53098 <ftello64@plt+0x3f344>
   53180:	sub	r0, r4, r7
   53184:	pop	{r4, r5, r6, r7, r8, pc}
   53188:	sub	r3, r7, #87	; 0x57
   5318c:	lsl	r3, r3, #4
   53190:	uxtb	r3, r3
   53194:	b	53104 <ftello64@plt+0x3f3b0>
   53198:	cmp	r7, #58	; 0x3a
   5319c:	beq	530a0 <ftello64@plt+0x3f34c>
   531a0:	cmp	r5, #0
   531a4:	beq	530ac <ftello64@plt+0x3f358>
   531a8:	mvn	r0, #0
   531ac:	pop	{r4, r5, r6, r7, r8, pc}
   531b0:	ldrb	r7, [r4, #1]
   531b4:	add	r4, r4, #1
   531b8:	b	530ac <ftello64@plt+0x3f358>
   531bc:	cmp	r2, r6
   531c0:	bne	53098 <ftello64@plt+0x3f344>
   531c4:	sub	r0, r4, r7
   531c8:	pop	{r4, r5, r6, r7, r8, pc}
   531cc:	mov	r4, r0
   531d0:	mov	r6, r2
   531d4:	b	53138 <ftello64@plt+0x3f3e4>
   531d8:	mov	r3, #0
   531dc:	b	52e00 <ftello64@plt+0x3f0ac>
   531e0:	mov	r3, #1
   531e4:	b	52e00 <ftello64@plt+0x3f0ac>
   531e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   531ec:	subs	r7, r3, #0
   531f0:	mov	r6, r0
   531f4:	mov	r8, r1
   531f8:	mov	sl, r2
   531fc:	mov	r4, r0
   53200:	mov	r9, #0
   53204:	movne	r3, #0
   53208:	strne	r3, [r7]
   5320c:	ldrb	r5, [r6, r9, lsl #1]
   53210:	bic	r0, r5, #32
   53214:	sub	r0, r0, #65	; 0x41
   53218:	sub	r3, r5, #48	; 0x30
   5321c:	cmp	r3, #9
   53220:	cmphi	r0, #5
   53224:	bls	532c8 <ftello64@plt+0x3f574>
   53228:	cmp	r5, #0
   5322c:	beq	53250 <ftello64@plt+0x3f4fc>
   53230:	tst	r5, #128	; 0x80
   53234:	bne	5337c <ftello64@plt+0x3f628>
   53238:	bl	13784 <__ctype_b_loc@plt>
   5323c:	lsl	r5, r5, #1
   53240:	ldr	r3, [r0]
   53244:	ldrh	r3, [r3, r5]
   53248:	tst	r3, #8192	; 0x2000
   5324c:	beq	5337c <ftello64@plt+0x3f628>
   53250:	cmp	r4, r6
   53254:	beq	53264 <ftello64@plt+0x3f510>
   53258:	ldrb	r3, [r4, #-2]
   5325c:	cmp	r3, #48	; 0x30
   53260:	beq	53368 <ftello64@plt+0x3f614>
   53264:	add	r9, r9, #1
   53268:	mov	r0, #1
   5326c:	cmp	r8, #0
   53270:	beq	532b4 <ftello64@plt+0x3f560>
   53274:	cmp	r9, sl
   53278:	bhi	5337c <ftello64@plt+0x3f628>
   5327c:	sub	ip, r8, #1
   53280:	mov	r4, r6
   53284:	mov	r1, #0
   53288:	ldrb	r5, [r6, r1, lsl #1]
   5328c:	sub	r2, r5, #48	; 0x30
   53290:	bic	r3, r5, #32
   53294:	uxtb	r2, r2
   53298:	sub	r3, r3, #65	; 0x41
   5329c:	cmp	r2, #9
   532a0:	cmphi	r3, #5
   532a4:	bls	532f0 <ftello64@plt+0x3f59c>
   532a8:	cmp	r0, #0
   532ac:	movne	r3, #0
   532b0:	strbne	r3, [r8, r1]
   532b4:	cmp	r7, #0
   532b8:	subne	r9, r9, r0
   532bc:	strne	r9, [r7]
   532c0:	mov	r0, r4
   532c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   532c8:	ldrb	r0, [r4, #1]
   532cc:	bic	r3, r0, #32
   532d0:	sub	r3, r3, #65	; 0x41
   532d4:	sub	r0, r0, #48	; 0x30
   532d8:	cmp	r0, #9
   532dc:	cmphi	r3, #5
   532e0:	bhi	53228 <ftello64@plt+0x3f4d4>
   532e4:	add	r4, r4, #2
   532e8:	add	r9, r9, #1
   532ec:	b	5320c <ftello64@plt+0x3f4b8>
   532f0:	ldrb	lr, [r4, #1]
   532f4:	sub	r3, lr, #48	; 0x30
   532f8:	bic	sl, lr, #32
   532fc:	uxtb	r3, r3
   53300:	sub	sl, sl, #65	; 0x41
   53304:	cmp	r3, #9
   53308:	cmphi	sl, #5
   5330c:	bhi	532a8 <ftello64@plt+0x3f554>
   53310:	cmp	r5, #57	; 0x39
   53314:	bls	5335c <ftello64@plt+0x3f608>
   53318:	cmp	r5, #70	; 0x46
   5331c:	bhi	53358 <ftello64@plt+0x3f604>
   53320:	sub	r2, r5, #55	; 0x37
   53324:	lsl	r2, r2, #4
   53328:	uxtb	r2, r2
   5332c:	cmp	lr, #57	; 0x39
   53330:	bls	53344 <ftello64@plt+0x3f5f0>
   53334:	cmp	lr, #70	; 0x46
   53338:	subls	r3, lr, #55	; 0x37
   5333c:	subhi	r3, lr, #87	; 0x57
   53340:	uxtb	r3, r3
   53344:	add	r2, r2, r3
   53348:	add	r1, r1, #1
   5334c:	add	r4, r4, #2
   53350:	strb	r2, [ip, #1]!
   53354:	b	53288 <ftello64@plt+0x3f534>
   53358:	sub	r2, r5, #87	; 0x57
   5335c:	lsl	r2, r2, #4
   53360:	uxtb	r2, r2
   53364:	b	5332c <ftello64@plt+0x3f5d8>
   53368:	ldrb	r3, [r4, #-1]
   5336c:	cmp	r3, #48	; 0x30
   53370:	moveq	r0, #0
   53374:	bne	53264 <ftello64@plt+0x3f510>
   53378:	b	5326c <ftello64@plt+0x3f518>
   5337c:	mov	r0, #22
   53380:	mov	r4, #0
   53384:	bl	13b2c <gpg_err_set_errno@plt>
   53388:	mov	r0, r4
   5338c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   53390:	push	{r4, r5, r6, r7, lr}
   53394:	mov	r2, #0
   53398:	ldr	r5, [pc, #172]	; 5344c <ftello64@plt+0x3f6f8>
   5339c:	sub	sp, sp, #12
   533a0:	mov	r6, r1
   533a4:	ldr	ip, [r5]
   533a8:	mov	r1, r2
   533ac:	mov	r3, sp
   533b0:	str	ip, [sp, #4]
   533b4:	mov	r7, r0
   533b8:	bl	531e8 <ftello64@plt+0x3f494>
   533bc:	subs	r4, r0, #0
   533c0:	beq	53424 <ftello64@plt+0x3f6d0>
   533c4:	cmp	r6, #0
   533c8:	ldr	r0, [sp]
   533cc:	subne	r4, r4, r7
   533d0:	strne	r4, [r6]
   533d4:	add	r0, r0, #1
   533d8:	bl	13214 <gcry_malloc@plt>
   533dc:	cmp	r0, #0
   533e0:	mov	r4, r0
   533e4:	beq	53430 <ftello64@plt+0x3f6dc>
   533e8:	ldr	r2, [sp]
   533ec:	mov	r1, r0
   533f0:	add	r2, r2, #1
   533f4:	mov	r0, r7
   533f8:	mov	r3, #0
   533fc:	bl	531e8 <ftello64@plt+0x3f494>
   53400:	cmp	r0, #0
   53404:	beq	5343c <ftello64@plt+0x3f6e8>
   53408:	ldr	r2, [sp, #4]
   5340c:	ldr	r3, [r5]
   53410:	mov	r0, r4
   53414:	cmp	r2, r3
   53418:	bne	53438 <ftello64@plt+0x3f6e4>
   5341c:	add	sp, sp, #12
   53420:	pop	{r4, r5, r6, r7, pc}
   53424:	cmp	r6, #0
   53428:	strne	r4, [r6]
   5342c:	bne	53408 <ftello64@plt+0x3f6b4>
   53430:	mov	r4, #0
   53434:	b	53408 <ftello64@plt+0x3f6b4>
   53438:	bl	134b4 <__stack_chk_fail@plt>
   5343c:	ldr	r2, [pc, #12]	; 53450 <ftello64@plt+0x3f6fc>
   53440:	mov	r1, #264	; 0x108
   53444:	ldr	r0, [pc, #8]	; 53454 <ftello64@plt+0x3f700>
   53448:	bl	4ee84 <ftello64@plt+0x3b130>
   5344c:	andeq	r6, r7, r8, ror #19
   53450:	andeq	r5, r6, ip, lsr #1
   53454:	strheq	r5, [r6], -ip
   53458:	cmp	r1, #0
   5345c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   53460:	beq	534d8 <ftello64@plt+0x3f784>
   53464:	ldrb	r4, [r0]
   53468:	cmp	r4, #0
   5346c:	beq	534d8 <ftello64@plt+0x3f784>
   53470:	sub	r6, r1, #1
   53474:	mov	r5, r0
   53478:	ldr	r7, [pc, #144]	; 53510 <ftello64@plt+0x3f7bc>
   5347c:	ldr	r9, [pc, #144]	; 53514 <ftello64@plt+0x3f7c0>
   53480:	add	r6, r0, r6
   53484:	mov	r8, #0
   53488:	b	534b4 <ftello64@plt+0x3f760>
   5348c:	bl	13838 <strchr@plt>
   53490:	cmp	r8, #0
   53494:	bne	534e4 <ftello64@plt+0x3f790>
   53498:	cmp	r0, #0
   5349c:	beq	534f4 <ftello64@plt+0x3f7a0>
   534a0:	cmp	r5, r6
   534a4:	beq	534d8 <ftello64@plt+0x3f784>
   534a8:	ldrb	r4, [r5, #1]!
   534ac:	cmp	r4, #0
   534b0:	beq	534d8 <ftello64@plt+0x3f784>
   534b4:	tst	r4, #128	; 0x80
   534b8:	mov	r1, r4
   534bc:	mov	r0, r7
   534c0:	bne	534a0 <ftello64@plt+0x3f74c>
   534c4:	cmp	r4, #64	; 0x40
   534c8:	bne	5348c <ftello64@plt+0x3f738>
   534cc:	cmp	r5, r6
   534d0:	mov	r8, #1
   534d4:	bne	534a8 <ftello64@plt+0x3f754>
   534d8:	mov	r8, #0
   534dc:	mov	r0, r8
   534e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   534e4:	cmp	r0, #0
   534e8:	bne	534a0 <ftello64@plt+0x3f74c>
   534ec:	mov	r0, r8
   534f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   534f4:	mov	r1, r4
   534f8:	mov	r0, r9
   534fc:	bl	13838 <strchr@plt>
   53500:	cmp	r0, #0
   53504:	bne	534a0 <ftello64@plt+0x3f74c>
   53508:	mov	r8, #1
   5350c:	b	534dc <ftello64@plt+0x3f788>
   53510:	andeq	r5, r6, r8, lsl r1
   53514:	andeq	r5, r6, ip, asr r1
   53518:	adds	r3, r1, #0
   5351c:	movne	r3, #1
   53520:	cmp	r0, #0
   53524:	moveq	r3, #0
   53528:	cmp	r3, #0
   5352c:	beq	53594 <ftello64@plt+0x3f840>
   53530:	push	{r4, r5, r6, lr}
   53534:	mov	r4, r0
   53538:	mov	r5, r1
   5353c:	bl	53458 <ftello64@plt+0x3f704>
   53540:	cmp	r0, #0
   53544:	bne	5359c <ftello64@plt+0x3f848>
   53548:	sub	ip, r5, #1
   5354c:	add	r1, r4, ip
   53550:	sub	r3, r4, #1
   53554:	mov	lr, r0
   53558:	ldrb	r2, [r3, #1]!
   5355c:	cmp	r2, #64	; 0x40
   53560:	addeq	lr, lr, #1
   53564:	cmp	r3, r1
   53568:	bne	53558 <ftello64@plt+0x3f804>
   5356c:	cmp	lr, #1
   53570:	popne	{r4, r5, r6, pc}
   53574:	ldrb	r3, [r4]
   53578:	cmp	r3, #64	; 0x40
   5357c:	popeq	{r4, r5, r6, pc}
   53580:	ldrb	r2, [r4, ip]
   53584:	cmp	r2, #46	; 0x2e
   53588:	cmpne	r2, #64	; 0x40
   5358c:	popeq	{r4, r5, r6, pc}
   53590:	b	535b8 <ftello64@plt+0x3f864>
   53594:	mov	r0, r3
   53598:	bx	lr
   5359c:	mov	r0, #0
   535a0:	pop	{r4, r5, r6, pc}
   535a4:	cmp	ip, #0
   535a8:	beq	53610 <ftello64@plt+0x3f8bc>
   535ac:	ldrb	r3, [r4, #1]!
   535b0:	mov	r5, ip
   535b4:	sub	ip, ip, #1
   535b8:	cmp	r3, #46	; 0x2e
   535bc:	bne	535a4 <ftello64@plt+0x3f850>
   535c0:	cmp	ip, #0
   535c4:	beq	53610 <ftello64@plt+0x3f8bc>
   535c8:	ldrb	r3, [r4, #1]
   535cc:	cmp	r3, #46	; 0x2e
   535d0:	bne	535ac <ftello64@plt+0x3f858>
   535d4:	sub	r3, r1, ip
   535d8:	add	r5, r3, r5
   535dc:	ldr	lr, [pc, #52]	; 53618 <ftello64@plt+0x3f8c4>
   535e0:	add	r3, r4, #2
   535e4:	mov	r2, #0
   535e8:	b	535fc <ftello64@plt+0x3f8a8>
   535ec:	ldrb	r6, [r3], #1
   535f0:	cmp	r6, r2
   535f4:	bne	53604 <ftello64@plt+0x3f8b0>
   535f8:	ldrb	r2, [lr, #1]!
   535fc:	cmp	r3, r5
   53600:	bne	535ec <ftello64@plt+0x3f898>
   53604:	cmp	r2, #0
   53608:	bne	535ac <ftello64@plt+0x3f858>
   5360c:	pop	{r4, r5, r6, pc}
   53610:	mov	r0, #1
   53614:	pop	{r4, r5, r6, pc}
   53618:	andeq	r5, r6, r2, ror r1
   5361c:	subs	r3, r0, #0
   53620:	bxeq	lr
   53624:	push	{r4, lr}
   53628:	mov	r4, r3
   5362c:	bl	13814 <strlen@plt>
   53630:	mov	r1, r0
   53634:	mov	r0, r4
   53638:	pop	{r4, lr}
   5363c:	b	53518 <ftello64@plt+0x3f7c4>
   53640:	push	{r4, r5, r6, lr}
   53644:	mov	r1, #60	; 0x3c
   53648:	mov	r4, r0
   5364c:	bl	13838 <strchr@plt>
   53650:	cmp	r0, #0
   53654:	beq	53754 <ftello64@plt+0x3fa00>
   53658:	add	r4, r0, #1
   5365c:	mov	r0, r4
   53660:	mov	r1, #62	; 0x3e
   53664:	bl	13838 <strchr@plt>
   53668:	cmp	r0, #0
   5366c:	cmpne	r4, r0
   53670:	mov	r5, r0
   53674:	bcs	53764 <ftello64@plt+0x3fa10>
   53678:	sub	r5, r0, r4
   5367c:	add	r0, r5, #1
   53680:	bl	13214 <gcry_malloc@plt>
   53684:	subs	r6, r0, #0
   53688:	beq	53770 <ftello64@plt+0x3fa1c>
   5368c:	mov	r1, r4
   53690:	mov	r2, r5
   53694:	bl	1391c <strncpy@plt>
   53698:	mov	r1, #0
   5369c:	strb	r1, [r6, r5]
   536a0:	ldrb	r0, [r6]
   536a4:	cmp	r0, r1
   536a8:	beq	53738 <ftello64@plt+0x3f9e4>
   536ac:	mov	r2, r6
   536b0:	mov	r3, r0
   536b4:	cmp	r3, #64	; 0x40
   536b8:	ldrb	r3, [r2, #1]!
   536bc:	addeq	r1, r1, #1
   536c0:	cmp	r3, #0
   536c4:	bne	536b4 <ftello64@plt+0x3f960>
   536c8:	cmp	r1, #1
   536cc:	bne	53738 <ftello64@plt+0x3f9e4>
   536d0:	cmp	r0, #64	; 0x40
   536d4:	beq	53738 <ftello64@plt+0x3f9e4>
   536d8:	add	r2, r6, r5
   536dc:	ldrb	r3, [r2, #-1]
   536e0:	cmp	r3, #64	; 0x40
   536e4:	cmpne	r3, #46	; 0x2e
   536e8:	beq	53738 <ftello64@plt+0x3f9e4>
   536ec:	cmp	r0, #32
   536f0:	bls	53738 <ftello64@plt+0x3f9e4>
   536f4:	mov	r2, r6
   536f8:	b	53704 <ftello64@plt+0x3f9b0>
   536fc:	cmp	r3, #32
   53700:	bls	53738 <ftello64@plt+0x3f9e4>
   53704:	ldrb	r3, [r2, #1]!
   53708:	cmp	r3, #0
   5370c:	bne	536fc <ftello64@plt+0x3f9a8>
   53710:	mov	r1, #64	; 0x40
   53714:	mov	r0, r6
   53718:	bl	13838 <strchr@plt>
   5371c:	cmp	r0, #0
   53720:	beq	53788 <ftello64@plt+0x3fa34>
   53724:	add	r0, r0, #1
   53728:	ldr	r1, [pc, #100]	; 53794 <ftello64@plt+0x3fa40>
   5372c:	bl	131e4 <strstr@plt>
   53730:	cmp	r0, #0
   53734:	beq	53788 <ftello64@plt+0x3fa34>
   53738:	mov	r0, r6
   5373c:	bl	13448 <gcry_free@plt>
   53740:	bl	138b0 <__errno_location@plt>
   53744:	mov	r3, #22
   53748:	str	r3, [r0]
   5374c:	mov	r0, #0
   53750:	pop	{r4, r5, r6, pc}
   53754:	mov	r0, r4
   53758:	bl	5361c <ftello64@plt+0x3f8c8>
   5375c:	cmp	r0, #0
   53760:	bne	53778 <ftello64@plt+0x3fa24>
   53764:	bl	138b0 <__errno_location@plt>
   53768:	mov	r3, #22
   5376c:	str	r3, [r0]
   53770:	mov	r0, #0
   53774:	pop	{r4, r5, r6, pc}
   53778:	mov	r0, r4
   5377c:	bl	13d00 <gcry_strdup@plt>
   53780:	subs	r6, r0, #0
   53784:	beq	53770 <ftello64@plt+0x3fa1c>
   53788:	mov	r0, r6
   5378c:	pop	{r4, r5, r6, lr}
   53790:	b	498e0 <ftello64@plt+0x35b8c>
   53794:	andeq	r5, r6, r0, ror r1
   53798:	cmp	r0, #0
   5379c:	bxeq	lr
   537a0:	ldrb	r0, [r0]
   537a4:	adds	r0, r0, #0
   537a8:	movne	r0, #1
   537ac:	bx	lr
   537b0:	push	{r4, r5, r6, r7, r8, lr}
   537b4:	ldrb	r8, [r0]
   537b8:	cmp	r8, #0
   537bc:	beq	53804 <ftello64@plt+0x3fab0>
   537c0:	ldr	r7, [pc, #144]	; 53858 <ftello64@plt+0x3fb04>
   537c4:	mov	r6, r0
   537c8:	mov	r5, r0
   537cc:	mov	r4, r8
   537d0:	cmp	r4, #46	; 0x2e
   537d4:	beq	53810 <ftello64@plt+0x3fabc>
   537d8:	mov	r1, r4
   537dc:	mov	r0, r7
   537e0:	bl	13838 <strchr@plt>
   537e4:	cmp	r0, #0
   537e8:	popeq	{r4, r5, r6, r7, r8, pc}
   537ec:	cmp	r4, #45	; 0x2d
   537f0:	beq	5382c <ftello64@plt+0x3fad8>
   537f4:	ldrb	r4, [r5, #1]
   537f8:	cmp	r4, #0
   537fc:	add	r5, r5, #1
   53800:	bne	537d0 <ftello64@plt+0x3fa7c>
   53804:	adds	r0, r8, #0
   53808:	movne	r0, #1
   5380c:	pop	{r4, r5, r6, r7, r8, pc}
   53810:	cmp	r6, r5
   53814:	beq	53824 <ftello64@plt+0x3fad0>
   53818:	ldrb	r4, [r5, #1]
   5381c:	cmp	r4, #46	; 0x2e
   53820:	bne	537f8 <ftello64@plt+0x3faa4>
   53824:	mov	r0, #0
   53828:	pop	{r4, r5, r6, r7, r8, pc}
   5382c:	cmp	r6, r5
   53830:	beq	53824 <ftello64@plt+0x3fad0>
   53834:	ldrb	r3, [r5, #-1]
   53838:	cmp	r3, #46	; 0x2e
   5383c:	beq	53824 <ftello64@plt+0x3fad0>
   53840:	ldrb	r4, [r5, #1]
   53844:	cmp	r4, #0
   53848:	cmpne	r4, #46	; 0x2e
   5384c:	beq	53824 <ftello64@plt+0x3fad0>
   53850:	add	r5, r5, #1
   53854:	b	537d0 <ftello64@plt+0x3fa7c>
   53858:	ldrdeq	r5, [r6], -r4
   5385c:	push	{r4, r5, r6, r7, lr}
   53860:	ldrb	r6, [r0]
   53864:	cmp	r6, #48	; 0x30
   53868:	beq	5396c <ftello64@plt+0x3fc18>
   5386c:	sub	r7, r6, #48	; 0x30
   53870:	uxtb	ip, r7
   53874:	cmp	ip, #9
   53878:	movhi	ip, #0
   5387c:	bhi	538bc <ftello64@plt+0x3fb68>
   53880:	ldrb	r4, [r0, #1]
   53884:	sub	lr, r4, #48	; 0x30
   53888:	add	r5, r0, #1
   5388c:	mov	ip, #0
   53890:	b	538a0 <ftello64@plt+0x3fb4c>
   53894:	ldrb	r4, [r5, #1]!
   53898:	sub	r7, r6, #48	; 0x30
   5389c:	sub	lr, r4, #48	; 0x30
   538a0:	add	ip, ip, ip, lsl #2
   538a4:	uxtb	lr, lr
   538a8:	cmp	lr, #9
   538ac:	mov	r6, r4
   538b0:	add	ip, r7, ip, lsl #1
   538b4:	mov	r0, r5
   538b8:	bls	53894 <ftello64@plt+0x3fb40>
   538bc:	str	ip, [r1]
   538c0:	ldrb	r1, [r0]
   538c4:	cmp	r1, #46	; 0x2e
   538c8:	bne	53984 <ftello64@plt+0x3fc30>
   538cc:	ldrb	lr, [r0, #1]
   538d0:	add	ip, r0, #1
   538d4:	cmp	lr, #48	; 0x30
   538d8:	beq	5398c <ftello64@plt+0x3fc38>
   538dc:	sub	r0, lr, #48	; 0x30
   538e0:	uxtb	r1, r0
   538e4:	cmp	r1, #9
   538e8:	movhi	r1, #0
   538ec:	bhi	53910 <ftello64@plt+0x3fbbc>
   538f0:	mov	r1, #0
   538f4:	ldrb	lr, [ip, #1]!
   538f8:	add	r1, r1, r1, lsl #2
   538fc:	add	r1, r0, r1, lsl #1
   53900:	sub	r0, lr, #48	; 0x30
   53904:	uxtb	lr, r0
   53908:	cmp	lr, #9
   5390c:	bls	538f4 <ftello64@plt+0x3fba0>
   53910:	str	r1, [r2]
   53914:	ldrb	r2, [ip]
   53918:	cmp	r2, #46	; 0x2e
   5391c:	bne	53984 <ftello64@plt+0x3fc30>
   53920:	ldrb	lr, [ip, #1]
   53924:	add	r0, ip, #1
   53928:	cmp	lr, #48	; 0x30
   5392c:	beq	539a4 <ftello64@plt+0x3fc50>
   53930:	sub	r1, lr, #48	; 0x30
   53934:	uxtb	r2, r1
   53938:	cmp	r2, #9
   5393c:	movhi	r2, #0
   53940:	bhi	53964 <ftello64@plt+0x3fc10>
   53944:	mov	r2, #0
   53948:	ldrb	lr, [r0, #1]!
   5394c:	add	r2, r2, r2, lsl #2
   53950:	add	r2, r1, r2, lsl #1
   53954:	sub	r1, lr, #48	; 0x30
   53958:	uxtb	ip, r1
   5395c:	cmp	ip, #9
   53960:	bls	53948 <ftello64@plt+0x3fbf4>
   53964:	str	r2, [r3]
   53968:	pop	{r4, r5, r6, r7, pc}
   5396c:	ldrb	r4, [r0, #1]
   53970:	sub	lr, r4, #48	; 0x30
   53974:	uxtb	ip, lr
   53978:	cmp	ip, #9
   5397c:	movhi	r7, #0
   53980:	bhi	53888 <ftello64@plt+0x3fb34>
   53984:	mov	r0, #0
   53988:	pop	{r4, r5, r6, r7, pc}
   5398c:	ldrb	r1, [r0, #2]
   53990:	sub	r1, r1, #48	; 0x30
   53994:	cmp	r1, #9
   53998:	bls	53984 <ftello64@plt+0x3fc30>
   5399c:	mov	r0, #0
   539a0:	b	538f0 <ftello64@plt+0x3fb9c>
   539a4:	ldrb	r2, [ip, #2]
   539a8:	sub	r2, r2, #48	; 0x30
   539ac:	cmp	r2, #9
   539b0:	bls	53984 <ftello64@plt+0x3fc30>
   539b4:	mov	r1, #0
   539b8:	b	53944 <ftello64@plt+0x3fbf0>
   539bc:	subs	r0, r2, #0
   539c0:	push	{r4, lr}
   539c4:	beq	539d4 <ftello64@plt+0x3fc80>
   539c8:	mov	r1, r0
   539cc:	ldr	r0, [pc, #12]	; 539e0 <ftello64@plt+0x3fc8c>
   539d0:	bl	4eba8 <ftello64@plt+0x3ae54>
   539d4:	mov	r0, r1
   539d8:	bl	13b50 <gpg_strerror@plt>
   539dc:	b	539c8 <ftello64@plt+0x3fc74>
   539e0:	andeq	r5, r6, ip, lsl #3
   539e4:	cmp	r1, #20
   539e8:	mov	ip, r2
   539ec:	beq	53a48 <ftello64@plt+0x3fcf4>
   539f0:	ble	53a24 <ftello64@plt+0x3fcd0>
   539f4:	cmp	r1, #50	; 0x32
   539f8:	moveq	r0, #6
   539fc:	beq	53a18 <ftello64@plt+0x3fcc4>
   53a00:	cmp	r1, #100	; 0x64
   53a04:	moveq	r0, #7
   53a08:	beq	53a18 <ftello64@plt+0x3fcc4>
   53a0c:	cmp	r1, #40	; 0x28
   53a10:	moveq	r0, #5
   53a14:	movne	r0, #4
   53a18:	mov	r2, r3
   53a1c:	mov	r1, ip
   53a20:	b	4ea70 <ftello64@plt+0x3ad1c>
   53a24:	cmp	r1, #0
   53a28:	moveq	r0, #1
   53a2c:	beq	53a18 <ftello64@plt+0x3fcc4>
   53a30:	cmp	r1, #10
   53a34:	moveq	r0, #2
   53a38:	movne	r0, #4
   53a3c:	mov	r2, r3
   53a40:	mov	r1, ip
   53a44:	b	4ea70 <ftello64@plt+0x3ad1c>
   53a48:	mov	r0, #3
   53a4c:	b	53a18 <ftello64@plt+0x3fcc4>
   53a50:	ldr	r3, [pc, #84]	; 53aac <ftello64@plt+0x3fd58>
   53a54:	ldr	r0, [r3]
   53a58:	cmp	r0, #0
   53a5c:	bne	53aa4 <ftello64@plt+0x3fd50>
   53a60:	push	{r4, lr}
   53a64:	ands	r2, r2, #1
   53a68:	mov	r4, r1
   53a6c:	mov	r1, #1
   53a70:	str	r1, [r3]
   53a74:	beq	53a8c <ftello64@plt+0x3fd38>
   53a78:	ldr	r1, [pc, #48]	; 53ab0 <ftello64@plt+0x3fd5c>
   53a7c:	mov	r2, #5
   53a80:	bl	13484 <dcgettext@plt>
   53a84:	mov	r1, r4
   53a88:	bl	4eba8 <ftello64@plt+0x3ae54>
   53a8c:	mov	r0, r2
   53a90:	ldr	r1, [pc, #28]	; 53ab4 <ftello64@plt+0x3fd60>
   53a94:	mov	r2, #5
   53a98:	bl	13484 <dcgettext@plt>
   53a9c:	mov	r1, r4
   53aa0:	bl	4eba8 <ftello64@plt+0x3ae54>
   53aa4:	mov	r0, #0
   53aa8:	bx	lr
   53aac:	andeq	r8, r7, ip, lsl r1
   53ab0:	andeq	r5, r6, r4, lsr #3
   53ab4:	ldrdeq	r5, [r6], -ip
   53ab8:	push	{r4, r5, r6, r7, lr}
   53abc:	subs	r7, r2, #0
   53ac0:	mov	r6, r0
   53ac4:	sub	sp, sp, #12
   53ac8:	mov	r0, r1
   53acc:	beq	53b04 <ftello64@plt+0x3fdb0>
   53ad0:	ldrsb	r2, [r1]
   53ad4:	cmp	r2, #0
   53ad8:	blt	53b2c <ftello64@plt+0x3fdd8>
   53adc:	sub	lr, r7, #1
   53ae0:	add	lr, lr, r1
   53ae4:	rsb	r4, r1, #1
   53ae8:	b	53af8 <ftello64@plt+0x3fda4>
   53aec:	ldrsb	ip, [r1, #1]!
   53af0:	cmp	ip, #0
   53af4:	blt	53b30 <ftello64@plt+0x3fddc>
   53af8:	cmp	r1, lr
   53afc:	add	r5, r4, r1
   53b00:	bne	53aec <ftello64@plt+0x3fd98>
   53b04:	mov	ip, #0
   53b08:	mov	r1, r0
   53b0c:	mov	r2, r7
   53b10:	mov	r0, r6
   53b14:	str	ip, [sp]
   53b18:	bl	13958 <gpgrt_write_sanitized@plt>
   53b1c:	mov	r4, r0
   53b20:	mov	r0, r4
   53b24:	add	sp, sp, #12
   53b28:	pop	{r4, r5, r6, r7, pc}
   53b2c:	mov	r5, #0
   53b30:	cmp	r3, #0
   53b34:	moveq	r2, r3
   53b38:	ldrbne	r2, [r3]
   53b3c:	mov	r1, r7
   53b40:	bl	4b4c0 <ftello64@plt+0x3776c>
   53b44:	mov	r1, r6
   53b48:	mov	r7, r0
   53b4c:	bl	13a0c <gpgrt_fputs@plt>
   53b50:	mov	r4, r0
   53b54:	mov	r0, r7
   53b58:	bl	13448 <gcry_free@plt>
   53b5c:	cmn	r4, #1
   53b60:	movne	r4, r5
   53b64:	mov	r0, r4
   53b68:	add	sp, sp, #12
   53b6c:	pop	{r4, r5, r6, r7, pc}
   53b70:	push	{r4, lr}
   53b74:	mov	r1, #0
   53b78:	ldr	r0, [pc, #28]	; 53b9c <ftello64@plt+0x3fe48>
   53b7c:	bl	13c34 <gcry_set_log_handler@plt>
   53b80:	mov	r1, #0
   53b84:	ldr	r0, [pc, #20]	; 53ba0 <ftello64@plt+0x3fe4c>
   53b88:	bl	13c4c <gcry_set_fatalerror_handler@plt>
   53b8c:	mov	r1, #0
   53b90:	ldr	r0, [pc, #12]	; 53ba4 <ftello64@plt+0x3fe50>
   53b94:	pop	{r4, lr}
   53b98:	b	13af0 <gcry_set_outofcore_handler@plt>
   53b9c:	andeq	r3, r5, r4, ror #19
   53ba0:			; <UNDEFINED> instruction: 0x000539bc
   53ba4:	andeq	r3, r5, r0, asr sl
   53ba8:	push	{r4, r5, r6, lr}
   53bac:	bl	1385c <gpg_err_code_from_syserror@plt>
   53bb0:	ldr	r1, [pc, #40]	; 53be0 <ftello64@plt+0x3fe8c>
   53bb4:	mov	r2, #5
   53bb8:	subs	r4, r0, #0
   53bbc:	mov	r0, #0
   53bc0:	uxthne	r4, r4
   53bc4:	bl	13484 <dcgettext@plt>
   53bc8:	mov	r5, r0
   53bcc:	mov	r0, r4
   53bd0:	bl	13b50 <gpg_strerror@plt>
   53bd4:	mov	r1, r0
   53bd8:	mov	r0, r5
   53bdc:	bl	4eba8 <ftello64@plt+0x3ae54>
   53be0:	andeq	r5, r6, r4, lsl #4
   53be4:	push	{r4, lr}
   53be8:	bl	13940 <gcry_cipher_algo_name@plt>
   53bec:	ldr	r1, [pc, #24]	; 53c0c <ftello64@plt+0x3feb8>
   53bf0:	mov	r4, r0
   53bf4:	bl	1328c <strcmp@plt>
   53bf8:	ldr	r3, [pc, #16]	; 53c10 <ftello64@plt+0x3febc>
   53bfc:	cmp	r0, #0
   53c00:	movne	r0, r4
   53c04:	moveq	r0, r3
   53c08:	pop	{r4, pc}
   53c0c:	andeq	r0, r6, r4, ror #3
   53c10:	andeq	r5, r6, r8, lsr #4
   53c14:	push	{r4, r5, r6, lr}
   53c18:	subs	r5, r0, #0
   53c1c:	mov	r4, r2
   53c20:	beq	53c4c <ftello64@plt+0x3fef8>
   53c24:	mov	r6, r1
   53c28:	mov	r2, #5
   53c2c:	ldr	r1, [pc, #52]	; 53c68 <ftello64@plt+0x3ff14>
   53c30:	mov	r0, #0
   53c34:	bl	13484 <dcgettext@plt>
   53c38:	mov	r3, r4
   53c3c:	mov	r2, r6
   53c40:	mov	r1, r5
   53c44:	pop	{r4, r5, r6, lr}
   53c48:	b	4eac0 <ftello64@plt+0x3ad6c>
   53c4c:	mov	r2, #5
   53c50:	ldr	r1, [pc, #20]	; 53c6c <ftello64@plt+0x3ff18>
   53c54:	bl	13484 <dcgettext@plt>
   53c58:	mov	r2, r4
   53c5c:	ldr	r1, [pc, #12]	; 53c70 <ftello64@plt+0x3ff1c>
   53c60:	pop	{r4, r5, r6, lr}
   53c64:	b	4eac0 <ftello64@plt+0x3ad6c>
   53c68:	andeq	r5, r6, r0, lsr r2
   53c6c:	andeq	r5, r6, r0, ror #4
   53c70:	andeq	pc, r5, r0, lsl #28
   53c74:	cmp	r0, #0
   53c78:	beq	53c9c <ftello64@plt+0x3ff48>
   53c7c:	ldrb	r3, [r0]
   53c80:	cmp	r3, #45	; 0x2d
   53c84:	bxne	lr
   53c88:	ldrb	r2, [r0, #1]
   53c8c:	ldr	r3, [pc, #16]	; 53ca4 <ftello64@plt+0x3ff50>
   53c90:	cmp	r2, #0
   53c94:	moveq	r0, r3
   53c98:	bx	lr
   53c9c:	ldr	r0, [pc]	; 53ca4 <ftello64@plt+0x3ff50>
   53ca0:	bx	lr
   53ca4:	andeq	r0, r6, r4, lsl #6
   53ca8:	cmp	r0, #0
   53cac:	beq	53cd0 <ftello64@plt+0x3ff7c>
   53cb0:	ldrb	r3, [r0]
   53cb4:	cmp	r3, #45	; 0x2d
   53cb8:	bxne	lr
   53cbc:	ldrb	r2, [r0, #1]
   53cc0:	ldr	r3, [pc, #16]	; 53cd8 <ftello64@plt+0x3ff84>
   53cc4:	cmp	r2, #0
   53cc8:	moveq	r0, r3
   53ccc:	bx	lr
   53cd0:	ldr	r0, [pc]	; 53cd8 <ftello64@plt+0x3ff84>
   53cd4:	bx	lr
   53cd8:	muleq	r6, ip, r2
   53cdc:	b	53ab8 <ftello64@plt+0x3fd64>
   53ce0:	push	{r4, lr}
   53ce4:	sub	sp, sp, #8
   53ce8:	ldr	r4, [pc, #52]	; 53d24 <ftello64@plt+0x3ffd0>
   53cec:	strb	r3, [sp]
   53cf0:	mov	r3, #0
   53cf4:	ldr	ip, [r4]
   53cf8:	strb	r3, [sp, #1]
   53cfc:	mov	r3, sp
   53d00:	str	ip, [sp, #4]
   53d04:	bl	53ab8 <ftello64@plt+0x3fd64>
   53d08:	ldr	r2, [sp, #4]
   53d0c:	ldr	r3, [r4]
   53d10:	cmp	r2, r3
   53d14:	bne	53d20 <ftello64@plt+0x3ffcc>
   53d18:	add	sp, sp, #8
   53d1c:	pop	{r4, pc}
   53d20:	bl	134b4 <__stack_chk_fail@plt>
   53d24:	andeq	r6, r7, r8, ror #19
   53d28:	mov	r3, #0
   53d2c:	b	53ab8 <ftello64@plt+0x3fd64>
   53d30:	push	{r4, r5, r6, lr}
   53d34:	subs	r4, r1, #0
   53d38:	mov	r5, r0
   53d3c:	beq	53d60 <ftello64@plt+0x4000c>
   53d40:	mov	r0, r4
   53d44:	bl	13814 <strlen@plt>
   53d48:	mov	r2, r0
   53d4c:	mov	r1, r4
   53d50:	mov	r0, r5
   53d54:	mov	r3, #0
   53d58:	pop	{r4, r5, r6, lr}
   53d5c:	b	53ab8 <ftello64@plt+0x3fd64>
   53d60:	mov	r2, r4
   53d64:	ldr	r4, [pc]	; 53d6c <ftello64@plt+0x40018>
   53d68:	b	53d4c <ftello64@plt+0x3fff8>
   53d6c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   53d70:	cmp	r2, #0
   53d74:	bxeq	lr
   53d78:	push	{r4, r5, r6, lr}
   53d7c:	sub	r6, r2, #1
   53d80:	mov	r5, r0
   53d84:	add	r6, r1, r6
   53d88:	sub	r4, r1, #1
   53d8c:	ldrb	r3, [r4, #1]!
   53d90:	mov	r1, r5
   53d94:	lsr	r3, r3, #4
   53d98:	cmp	r3, #9
   53d9c:	add	r0, r3, #55	; 0x37
   53da0:	addls	r0, r3, #48	; 0x30
   53da4:	bl	13b68 <putc@plt>
   53da8:	ldrb	r3, [r4]
   53dac:	mov	r1, r5
   53db0:	and	r3, r3, #15
   53db4:	cmp	r3, #9
   53db8:	add	r0, r3, #55	; 0x37
   53dbc:	addls	r0, r3, #48	; 0x30
   53dc0:	bl	13b68 <putc@plt>
   53dc4:	cmp	r4, r6
   53dc8:	bne	53d8c <ftello64@plt+0x40038>
   53dcc:	pop	{r4, r5, r6, pc}
   53dd0:	cmp	r1, #0
   53dd4:	push	{r4, r5, r6, r7, r8, r9, lr}
   53dd8:	sub	sp, sp, #12
   53ddc:	beq	53f9c <ftello64@plt+0x40248>
   53de0:	sub	r5, r0, #1
   53de4:	sub	r1, r1, #1
   53de8:	mov	r7, r2
   53dec:	add	r6, r0, r1
   53df0:	mov	r2, r5
   53df4:	mov	r0, #1
   53df8:	b	53e2c <ftello64@plt+0x400d8>
   53dfc:	cmp	ip, r7
   53e00:	beq	53ee8 <ftello64@plt+0x40194>
   53e04:	cmp	r7, #0
   53e08:	sub	r3, ip, #92	; 0x5c
   53e0c:	clz	r3, r3
   53e10:	lsr	r3, r3, #5
   53e14:	moveq	r3, #0
   53e18:	cmp	r3, #0
   53e1c:	addeq	r0, r0, #1
   53e20:	bne	53efc <ftello64@plt+0x401a8>
   53e24:	cmp	r2, r6
   53e28:	beq	53e54 <ftello64@plt+0x40100>
   53e2c:	ldrb	ip, [r2, #1]!
   53e30:	cmp	ip, #127	; 0x7f
   53e34:	cmpne	ip, #31
   53e38:	bhi	53dfc <ftello64@plt+0x400a8>
   53e3c:	cmp	ip, #13
   53e40:	cmpne	ip, #10
   53e44:	bne	53ee8 <ftello64@plt+0x40194>
   53e48:	cmp	r2, r6
   53e4c:	add	r0, r0, #2
   53e50:	bne	53e2c <ftello64@plt+0x400d8>
   53e54:	bl	13214 <gcry_malloc@plt>
   53e58:	ldr	r9, [pc, #336]	; 53fb0 <ftello64@plt+0x4025c>
   53e5c:	mov	r8, r0
   53e60:	mov	r4, r0
   53e64:	b	53e9c <ftello64@plt+0x40148>
   53e68:	cmp	r3, r7
   53e6c:	beq	53f48 <ftello64@plt+0x401f4>
   53e70:	cmp	r7, #0
   53e74:	sub	r2, r3, #92	; 0x5c
   53e78:	clz	r2, r2
   53e7c:	lsr	r2, r2, #5
   53e80:	moveq	r2, #0
   53e84:	cmp	r2, #0
   53e88:	strbeq	r3, [r4]
   53e8c:	moveq	r4, r0
   53e90:	bne	53f48 <ftello64@plt+0x401f4>
   53e94:	cmp	r5, r6
   53e98:	beq	53ed4 <ftello64@plt+0x40180>
   53e9c:	ldrb	r3, [r5, #1]!
   53ea0:	add	r0, r4, #1
   53ea4:	cmp	r3, #127	; 0x7f
   53ea8:	cmpne	r3, #31
   53eac:	bhi	53e68 <ftello64@plt+0x40114>
   53eb0:	mov	r2, #92	; 0x5c
   53eb4:	cmp	r3, #10
   53eb8:	strb	r2, [r4]
   53ebc:	bne	53f04 <ftello64@plt+0x401b0>
   53ec0:	mov	r3, #110	; 0x6e
   53ec4:	cmp	r5, r6
   53ec8:	strb	r3, [r4, #1]
   53ecc:	add	r4, r4, #2
   53ed0:	bne	53e9c <ftello64@plt+0x40148>
   53ed4:	mov	r3, #0
   53ed8:	mov	r0, r8
   53edc:	strb	r3, [r4]
   53ee0:	add	sp, sp, #12
   53ee4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   53ee8:	and	r1, ip, #247	; 0xf7
   53eec:	sub	r3, ip, #11
   53ef0:	cmp	r1, #0
   53ef4:	cmpne	r3, #1
   53ef8:	bls	53e48 <ftello64@plt+0x400f4>
   53efc:	add	r0, r0, #5
   53f00:	b	53e24 <ftello64@plt+0x400d0>
   53f04:	cmp	r3, #13
   53f08:	moveq	r3, #114	; 0x72
   53f0c:	strbeq	r3, [r4, #1]
   53f10:	addeq	r4, r4, #2
   53f14:	beq	53e94 <ftello64@plt+0x40140>
   53f18:	cmp	r3, #12
   53f1c:	beq	53f6c <ftello64@plt+0x40218>
   53f20:	cmp	r3, #11
   53f24:	beq	53f7c <ftello64@plt+0x40228>
   53f28:	cmp	r3, #8
   53f2c:	beq	53f8c <ftello64@plt+0x40238>
   53f30:	cmp	r3, #0
   53f34:	bne	53f50 <ftello64@plt+0x401fc>
   53f38:	mov	r3, #48	; 0x30
   53f3c:	strb	r3, [r4, #1]
   53f40:	add	r4, r4, #2
   53f44:	b	53e94 <ftello64@plt+0x40140>
   53f48:	mov	r2, #92	; 0x5c
   53f4c:	strb	r2, [r4]
   53f50:	str	r3, [sp]
   53f54:	mvn	r2, #0
   53f58:	mov	r3, r9
   53f5c:	mov	r1, #1
   53f60:	add	r4, r4, #4
   53f64:	bl	138d4 <__sprintf_chk@plt>
   53f68:	b	53e94 <ftello64@plt+0x40140>
   53f6c:	mov	r3, #102	; 0x66
   53f70:	strb	r3, [r4, #1]
   53f74:	add	r4, r4, #2
   53f78:	b	53e94 <ftello64@plt+0x40140>
   53f7c:	mov	r3, #118	; 0x76
   53f80:	strb	r3, [r4, #1]
   53f84:	add	r4, r4, #2
   53f88:	b	53e94 <ftello64@plt+0x40140>
   53f8c:	mov	r3, #98	; 0x62
   53f90:	strb	r3, [r4, #1]
   53f94:	add	r4, r4, #2
   53f98:	b	53e94 <ftello64@plt+0x40140>
   53f9c:	mov	r0, #1
   53fa0:	bl	13214 <gcry_malloc@plt>
   53fa4:	mov	r4, r0
   53fa8:	mov	r8, r0
   53fac:	b	53ed4 <ftello64@plt+0x40180>
   53fb0:	andeq	r3, r6, r8, lsr #21
   53fb4:	push	{r4, lr}
   53fb8:	bl	53dd0 <ftello64@plt+0x4007c>
   53fbc:	cmp	r0, #0
   53fc0:	popne	{r4, pc}
   53fc4:	bl	53ba8 <ftello64@plt+0x3fe54>
   53fc8:	push	{r4, r5, r6, r7, lr}
   53fcc:	mov	r6, r0
   53fd0:	ldr	lr, [pc, #380]	; 54154 <ftello64@plt+0x40400>
   53fd4:	mov	r7, r1
   53fd8:	sub	sp, sp, #44	; 0x2c
   53fdc:	ldm	lr!, {r0, r1, r2, r3}
   53fe0:	add	ip, sp, #4
   53fe4:	ldr	r5, [pc, #364]	; 54158 <ftello64@plt+0x40404>
   53fe8:	stmia	ip!, {r0, r1, r2, r3}
   53fec:	ldm	lr, {r0, r1}
   53ff0:	ldr	r3, [r5]
   53ff4:	stm	ip, {r0, r1}
   53ff8:	mov	r0, r6
   53ffc:	str	r3, [sp, #36]	; 0x24
   54000:	bl	55e80 <ftello64@plt+0x4212c>
   54004:	clz	r3, r7
   54008:	lsr	r3, r3, #5
   5400c:	cmp	r0, #0
   54010:	movne	r4, #1
   54014:	moveq	r4, r3
   54018:	cmp	r4, #0
   5401c:	movne	r4, #0
   54020:	beq	54040 <ftello64@plt+0x402ec>
   54024:	ldr	r2, [sp, #36]	; 0x24
   54028:	ldr	r3, [r5]
   5402c:	mov	r0, r4
   54030:	cmp	r2, r3
   54034:	bne	54150 <ftello64@plt+0x403fc>
   54038:	add	sp, sp, #44	; 0x2c
   5403c:	pop	{r4, r5, r6, r7, pc}
   54040:	mov	r0, r6
   54044:	bl	55ec4 <ftello64@plt+0x42170>
   54048:	subs	r6, r0, #0
   5404c:	beq	5412c <ftello64@plt+0x403d8>
   54050:	mov	r3, r4
   54054:	mov	r2, #1
   54058:	mov	r1, #3
   5405c:	bl	56030 <ftello64@plt+0x422dc>
   54060:	mov	r1, sp
   54064:	mov	r0, r6
   54068:	bl	576d0 <ftello64@plt+0x4397c>
   5406c:	cmp	r0, #6
   54070:	sbcs	r3, r1, #0
   54074:	bge	54088 <ftello64@plt+0x40334>
   54078:	ldr	r4, [sp]
   5407c:	cmp	r4, #0
   54080:	streq	r4, [r7]
   54084:	beq	54118 <ftello64@plt+0x403c4>
   54088:	add	r1, sp, #28
   5408c:	mov	r2, #6
   54090:	mov	r0, r6
   54094:	bl	566d0 <ftello64@plt+0x4297c>
   54098:	cmn	r0, #1
   5409c:	beq	54140 <ftello64@plt+0x403ec>
   540a0:	ldr	r2, [sp, #4]
   540a4:	add	r1, sp, #8
   540a8:	add	r0, sp, #28
   540ac:	bl	13454 <memcmp@plt>
   540b0:	cmp	r0, #0
   540b4:	beq	5410c <ftello64@plt+0x403b8>
   540b8:	ldr	r2, [sp, #12]
   540bc:	add	r1, sp, #16
   540c0:	add	r0, sp, #28
   540c4:	bl	13454 <memcmp@plt>
   540c8:	cmp	r0, #0
   540cc:	beq	5410c <ftello64@plt+0x403b8>
   540d0:	add	r0, sp, #28
   540d4:	ldr	r2, [sp, #20]
   540d8:	add	r1, sp, #24
   540dc:	bl	13454 <memcmp@plt>
   540e0:	cmp	r0, #0
   540e4:	beq	5410c <ftello64@plt+0x403b8>
   540e8:	ldrb	r3, [sp, #28]
   540ec:	tst	r3, #128	; 0x80
   540f0:	beq	54124 <ftello64@plt+0x403d0>
   540f4:	tst	r3, #64	; 0x40
   540f8:	asreq	r3, r3, #2
   540fc:	andne	r3, r3, #63	; 0x3f
   54100:	andeq	r3, r3, #15
   54104:	cmp	r3, #8
   54108:	bne	54124 <ftello64@plt+0x403d0>
   5410c:	mov	r4, #1
   54110:	mov	r3, #0
   54114:	str	r3, [r7]
   54118:	mov	r0, r6
   5411c:	bl	55bd8 <ftello64@plt+0x41e84>
   54120:	b	54024 <ftello64@plt+0x402d0>
   54124:	mov	r4, #0
   54128:	b	54118 <ftello64@plt+0x403c4>
   5412c:	bl	1385c <gpg_err_code_from_syserror@plt>
   54130:	mov	r4, r6
   54134:	uxth	r0, r0
   54138:	str	r0, [r7]
   5413c:	b	54024 <ftello64@plt+0x402d0>
   54140:	ldr	r3, [r6, #56]	; 0x38
   54144:	mov	r4, #0
   54148:	str	r3, [r7]
   5414c:	b	54118 <ftello64@plt+0x403c4>
   54150:	bl	134b4 <__stack_chk_fail@plt>
   54154:	andeq	r5, r6, r4, ror r1
   54158:	andeq	r6, r7, r8, ror #19
   5415c:	push	{r4, r5, r6, r7, r8, lr}
   54160:	mov	r5, r0
   54164:	ldr	r7, [pc, #88]	; 541c4 <ftello64@plt+0x40470>
   54168:	mov	r6, r1
   5416c:	b	54194 <ftello64@plt+0x40440>
   54170:	bl	138c8 <strncasecmp@plt>
   54174:	cmp	r0, #0
   54178:	beq	541bc <ftello64@plt+0x40468>
   5417c:	ldrb	r0, [r5, r4]!
   54180:	cmp	r0, #124	; 0x7c
   54184:	ldrbeq	r0, [r5, #1]
   54188:	addeq	r5, r5, #1
   5418c:	cmp	r0, #0
   54190:	popeq	{r4, r5, r6, r7, r8, pc}
   54194:	mov	r1, r7
   54198:	mov	r0, r5
   5419c:	bl	132c8 <strcspn@plt>
   541a0:	mov	r1, r6
   541a4:	subs	r4, r0, #0
   541a8:	mov	r2, r4
   541ac:	mov	r0, r5
   541b0:	bne	54170 <ftello64@plt+0x4041c>
   541b4:	mov	r0, r4
   541b8:	pop	{r4, r5, r6, r7, r8, pc}
   541bc:	mov	r0, #1
   541c0:	pop	{r4, r5, r6, r7, r8, pc}
   541c4:	andeq	r5, r6, r4, lsr #5
   541c8:	push	{r4, r5, r6, lr}
   541cc:	sub	sp, sp, #32
   541d0:	ldr	r4, [pc, #196]	; 5429c <ftello64@plt+0x40548>
   541d4:	cmp	r1, #0
   541d8:	cmpne	r0, #0
   541dc:	ldr	r3, [r4]
   541e0:	str	r3, [sp, #28]
   541e4:	bne	54204 <ftello64@plt+0x404b0>
   541e8:	mov	r0, #0
   541ec:	ldr	r2, [sp, #28]
   541f0:	ldr	r3, [r4]
   541f4:	cmp	r2, r3
   541f8:	bne	54298 <ftello64@plt+0x40544>
   541fc:	add	sp, sp, #32
   54200:	pop	{r4, r5, r6, pc}
   54204:	mov	r5, r1
   54208:	add	r3, sp, #12
   5420c:	add	r2, sp, #8
   54210:	add	r1, sp, #4
   54214:	bl	5385c <ftello64@plt+0x3fb08>
   54218:	subs	r6, r0, #0
   5421c:	beq	541e8 <ftello64@plt+0x40494>
   54220:	mov	r0, r5
   54224:	add	r3, sp, #24
   54228:	add	r2, sp, #20
   5422c:	add	r1, sp, #16
   54230:	bl	5385c <ftello64@plt+0x3fb08>
   54234:	cmp	r0, #0
   54238:	beq	541e8 <ftello64@plt+0x40494>
   5423c:	ldr	r2, [sp, #4]
   54240:	ldr	r3, [sp, #16]
   54244:	cmp	r2, r3
   54248:	ble	54254 <ftello64@plt+0x40500>
   5424c:	mov	r0, #1
   54250:	b	541ec <ftello64@plt+0x40498>
   54254:	bne	541e8 <ftello64@plt+0x40494>
   54258:	ldr	r2, [sp, #8]
   5425c:	ldr	r3, [sp, #20]
   54260:	cmp	r2, r3
   54264:	bgt	5424c <ftello64@plt+0x404f8>
   54268:	bne	541e8 <ftello64@plt+0x40494>
   5426c:	ldr	r2, [sp, #12]
   54270:	ldr	r3, [sp, #24]
   54274:	cmp	r2, r3
   54278:	bgt	5424c <ftello64@plt+0x404f8>
   5427c:	bne	541e8 <ftello64@plt+0x40494>
   54280:	mov	r1, r0
   54284:	mov	r0, r6
   54288:	bl	1328c <strcmp@plt>
   5428c:	cmp	r0, #0
   54290:	bge	5424c <ftello64@plt+0x404f8>
   54294:	b	541e8 <ftello64@plt+0x40494>
   54298:	bl	134b4 <__stack_chk_fail@plt>
   5429c:	andeq	r6, r7, r8, ror #19
   542a0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   542a4:	subs	r5, r0, #0
   542a8:	mov	r7, r1
   542ac:	mov	r6, r2
   542b0:	beq	54448 <ftello64@plt+0x406f4>
   542b4:	ldrb	r4, [r5]
   542b8:	cmp	r4, #32
   542bc:	cmpne	r4, #9
   542c0:	bne	542d4 <ftello64@plt+0x40580>
   542c4:	ldrb	r4, [r5, #1]!
   542c8:	cmp	r4, #9
   542cc:	cmpne	r4, #32
   542d0:	beq	542c4 <ftello64@plt+0x40570>
   542d4:	cmp	r4, #45	; 0x2d
   542d8:	beq	54518 <ftello64@plt+0x407c4>
   542dc:	ldr	r1, [pc, #584]	; 5452c <ftello64@plt+0x407d8>
   542e0:	mov	r0, r5
   542e4:	bl	1328c <strcmp@plt>
   542e8:	cmp	r0, #0
   542ec:	beq	54304 <ftello64@plt+0x405b0>
   542f0:	ldr	r1, [pc, #568]	; 54530 <ftello64@plt+0x407dc>
   542f4:	mov	r0, r5
   542f8:	bl	1328c <strcmp@plt>
   542fc:	cmp	r0, #0
   54300:	bne	54360 <ftello64@plt+0x4060c>
   54304:	ldr	r0, [pc, #552]	; 54534 <ftello64@plt+0x407e0>
   54308:	bl	4eac0 <ftello64@plt+0x3ad6c>
   5430c:	ldr	r2, [r6, #4]
   54310:	cmp	r2, #0
   54314:	beq	54340 <ftello64@plt+0x405ec>
   54318:	ldr	r5, [pc, #536]	; 54538 <ftello64@plt+0x407e4>
   5431c:	add	r4, r6, #8
   54320:	ldr	r1, [r4, #-8]
   54324:	mov	r6, r4
   54328:	add	r4, r4, #8
   5432c:	mov	r0, r5
   54330:	bl	4eac0 <ftello64@plt+0x3ad6c>
   54334:	ldr	r2, [r4, #-4]
   54338:	cmp	r2, #0
   5433c:	bne	54320 <ftello64@plt+0x405cc>
   54340:	ldr	r3, [r6]
   54344:	cmp	r3, #77	; 0x4d
   54348:	bne	54410 <ftello64@plt+0x406bc>
   5434c:	ldr	r0, [r7]
   54350:	str	r0, [r7]
   54354:	mov	r7, #0
   54358:	mov	r0, r7
   5435c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54360:	sub	r4, r4, #48	; 0x30
   54364:	cmp	r4, #9
   54368:	bls	54418 <ftello64@plt+0x406c4>
   5436c:	mov	r0, r5
   54370:	ldr	r1, [pc, #452]	; 5453c <ftello64@plt+0x407e8>
   54374:	bl	49df4 <ftello64@plt+0x360a0>
   54378:	subs	r8, r0, #0
   5437c:	beq	54508 <ftello64@plt+0x407b4>
   54380:	ldr	fp, [r8]
   54384:	cmp	fp, #0
   54388:	beq	54510 <ftello64@plt+0x407bc>
   5438c:	ldr	r9, [pc, #428]	; 54540 <ftello64@plt+0x407ec>
   54390:	mov	r4, r8
   54394:	mov	r5, #0
   54398:	b	543a8 <ftello64@plt+0x40654>
   5439c:	ldr	fp, [r4, #4]!
   543a0:	cmp	fp, #0
   543a4:	beq	543fc <ftello64@plt+0x406a8>
   543a8:	ldrb	r3, [fp]
   543ac:	cmp	r3, #0
   543b0:	beq	5439c <ftello64@plt+0x40648>
   543b4:	ldr	r1, [r6, #4]
   543b8:	cmp	r1, #0
   543bc:	beq	544ac <ftello64@plt+0x40758>
   543c0:	mov	sl, r6
   543c4:	b	543d8 <ftello64@plt+0x40684>
   543c8:	add	sl, sl, #8
   543cc:	ldr	r1, [sl, #4]
   543d0:	cmp	r1, #0
   543d4:	beq	544ac <ftello64@plt+0x40758>
   543d8:	mov	r0, fp
   543dc:	bl	1328c <strcmp@plt>
   543e0:	cmp	r0, #0
   543e4:	bne	543c8 <ftello64@plt+0x40674>
   543e8:	ldr	fp, [r4, #4]!
   543ec:	ldr	r3, [sl]
   543f0:	cmp	fp, #0
   543f4:	orr	r5, r5, r3
   543f8:	bne	543a8 <ftello64@plt+0x40654>
   543fc:	mov	r0, r8
   54400:	bl	13448 <gcry_free@plt>
   54404:	ldr	r0, [r7]
   54408:	orr	r0, r5, r0
   5440c:	b	54350 <ftello64@plt+0x405fc>
   54410:	mov	r0, #0
   54414:	bl	137b4 <exit@plt>
   54418:	bl	138b0 <__errno_location@plt>
   5441c:	mov	r2, #0
   54420:	mov	r1, r2
   54424:	mov	r4, r0
   54428:	mov	r0, r5
   5442c:	str	r2, [r4]
   54430:	bl	13808 <strtoul@plt>
   54434:	cmn	r0, #1
   54438:	beq	544fc <ftello64@plt+0x407a8>
   5443c:	ldr	r3, [r7]
   54440:	orr	r0, r0, r3
   54444:	b	54350 <ftello64@plt+0x405fc>
   54448:	cmp	r1, #0
   5444c:	beq	54358 <ftello64@plt+0x40604>
   54450:	ldr	r0, [pc, #236]	; 54544 <ftello64@plt+0x407f0>
   54454:	bl	4eac0 <ftello64@plt+0x3ad6c>
   54458:	ldr	r1, [r6, #4]
   5445c:	cmp	r1, #0
   54460:	addne	r6, r6, #8
   54464:	ldrne	r4, [pc, #220]	; 54548 <ftello64@plt+0x407f4>
   54468:	bne	54480 <ftello64@plt+0x4072c>
   5446c:	b	5449c <ftello64@plt+0x40748>
   54470:	add	r6, r6, #8
   54474:	ldr	r1, [r6, #-4]
   54478:	cmp	r1, #0
   5447c:	beq	5449c <ftello64@plt+0x40748>
   54480:	ldr	r2, [r7]
   54484:	ldr	r3, [r6, #-8]
   54488:	tst	r2, r3
   5448c:	beq	54470 <ftello64@plt+0x4071c>
   54490:	mov	r0, r4
   54494:	bl	4ed38 <ftello64@plt+0x3afe4>
   54498:	b	54470 <ftello64@plt+0x4071c>
   5449c:	ldr	r0, [pc, #168]	; 5454c <ftello64@plt+0x407f8>
   544a0:	bl	4ed38 <ftello64@plt+0x3afe4>
   544a4:	mov	r7, #0
   544a8:	b	54358 <ftello64@plt+0x40604>
   544ac:	mov	r1, r9
   544b0:	mov	r0, fp
   544b4:	bl	1328c <strcmp@plt>
   544b8:	cmp	r0, #0
   544bc:	streq	r0, [r7]
   544c0:	moveq	r5, r0
   544c4:	beq	5439c <ftello64@plt+0x40648>
   544c8:	mov	r0, fp
   544cc:	ldr	r1, [pc, #124]	; 54550 <ftello64@plt+0x407fc>
   544d0:	bl	1328c <strcmp@plt>
   544d4:	cmp	r0, #0
   544d8:	mvneq	r5, #0
   544dc:	beq	5439c <ftello64@plt+0x40648>
   544e0:	mov	r2, #5
   544e4:	ldr	r1, [pc, #104]	; 54554 <ftello64@plt+0x40800>
   544e8:	mov	r0, #0
   544ec:	bl	13484 <dcgettext@plt>
   544f0:	ldr	r1, [r4]
   544f4:	bl	4eac0 <ftello64@plt+0x3ad6c>
   544f8:	b	5439c <ftello64@plt+0x40648>
   544fc:	ldr	r3, [r4]
   54500:	cmp	r3, #34	; 0x22
   54504:	bne	54350 <ftello64@plt+0x405fc>
   54508:	mvn	r7, #0
   5450c:	b	54358 <ftello64@plt+0x40604>
   54510:	mov	r5, fp
   54514:	b	543fc <ftello64@plt+0x406a8>
   54518:	bl	138b0 <__errno_location@plt>
   5451c:	mov	r3, #22
   54520:	mvn	r7, #0
   54524:	str	r3, [r0]
   54528:	b	54358 <ftello64@plt+0x40604>
   5452c:	ldrdeq	ip, [r5], -r0
   54530:	andeq	ip, r5, ip, lsl #31
   54534:	andeq	r5, r6, r0, asr #5
   54538:	ldrdeq	r5, [r6], -r8
   5453c:	andeq	r0, r6, ip, ror #15
   54540:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   54544:	andeq	r5, r6, r8, lsr #5
   54548:	andeq	r2, r6, r0, ror #27
   5454c:	andeq	r5, r6, r8, asr #18
   54550:	andeq	ip, r5, r8, lsl #13
   54554:	andeq	r5, r6, r4, ror #5
   54558:	push	{r0, r1, r2, r3}
   5455c:	push	{r4, lr}
   54560:	sub	sp, sp, #16
   54564:	ldr	r4, [pc, #100]	; 545d0 <ftello64@plt+0x4087c>
   54568:	add	r3, sp, #28
   5456c:	mov	r2, r3
   54570:	ldr	ip, [r4]
   54574:	ldr	r1, [sp, #24]
   54578:	add	r0, sp, #8
   5457c:	str	ip, [sp, #12]
   54580:	str	r3, [sp, #4]
   54584:	bl	13928 <gpgrt_vasprintf@plt>
   54588:	cmp	r0, #0
   5458c:	blt	545b4 <ftello64@plt+0x40860>
   54590:	ldr	r2, [sp, #12]
   54594:	ldr	r3, [r4]
   54598:	ldr	r0, [sp, #8]
   5459c:	cmp	r2, r3
   545a0:	bne	545cc <ftello64@plt+0x40878>
   545a4:	add	sp, sp, #16
   545a8:	pop	{r4, lr}
   545ac:	add	sp, sp, #16
   545b0:	bx	lr
   545b4:	bl	138b0 <__errno_location@plt>
   545b8:	ldr	r0, [r0]
   545bc:	bl	136e8 <strerror@plt>
   545c0:	mov	r1, r0
   545c4:	ldr	r0, [pc, #8]	; 545d4 <ftello64@plt+0x40880>
   545c8:	bl	4eba8 <ftello64@plt+0x3ae54>
   545cc:	bl	134b4 <__stack_chk_fail@plt>
   545d0:	andeq	r6, r7, r8, ror #19
   545d4:	andeq	r5, r6, r8, lsl #6
   545d8:	push	{r0, r1, r2, r3}
   545dc:	push	{r4, lr}
   545e0:	sub	sp, sp, #16
   545e4:	ldr	r4, [pc, #76]	; 54638 <ftello64@plt+0x408e4>
   545e8:	add	r3, sp, #28
   545ec:	mov	r2, r3
   545f0:	ldr	ip, [r4]
   545f4:	ldr	r1, [sp, #24]
   545f8:	add	r0, sp, #8
   545fc:	str	r3, [sp, #4]
   54600:	str	ip, [sp, #12]
   54604:	bl	13928 <gpgrt_vasprintf@plt>
   54608:	ldr	r2, [sp, #12]
   5460c:	ldr	r3, [r4]
   54610:	cmp	r0, #0
   54614:	movlt	r0, #0
   54618:	ldrge	r0, [sp, #8]
   5461c:	cmp	r2, r3
   54620:	bne	54634 <ftello64@plt+0x408e0>
   54624:	add	sp, sp, #16
   54628:	pop	{r4, lr}
   5462c:	add	sp, sp, #16
   54630:	bx	lr
   54634:	bl	134b4 <__stack_chk_fail@plt>
   54638:	andeq	r6, r7, r8, ror #19
   5463c:	push	{r4, r5, r6, lr}
   54640:	sub	sp, sp, #16
   54644:	ldr	r5, [pc, #244]	; 54740 <ftello64@plt+0x409ec>
   54648:	ldr	r3, [r0]
   5464c:	mov	r4, r0
   54650:	ldr	r2, [r5]
   54654:	cmp	r3, #3
   54658:	str	r2, [sp, #12]
   5465c:	beq	546e8 <ftello64@plt+0x40994>
   54660:	cmp	r3, #2
   54664:	bne	54738 <ftello64@plt+0x409e4>
   54668:	ldr	r6, [r0, #60]	; 0x3c
   5466c:	cmp	r6, #0
   54670:	beq	54730 <ftello64@plt+0x409dc>
   54674:	ldr	r2, [r0, #44]	; 0x2c
   54678:	add	r3, sp, #8
   5467c:	str	r3, [sp]
   54680:	str	r2, [sp, #8]
   54684:	ldr	r3, [r0, #48]	; 0x30
   54688:	ldr	r2, [r0, #76]	; 0x4c
   5468c:	mov	r1, #4
   54690:	ldr	r0, [r0, #64]	; 0x40
   54694:	blx	r6
   54698:	subs	r3, r0, #0
   5469c:	strne	r3, [r4, #56]	; 0x38
   546a0:	beq	546c8 <ftello64@plt+0x40974>
   546a4:	mov	r2, #0
   546a8:	str	r2, [r4, #44]	; 0x2c
   546ac:	ldr	r1, [sp, #12]
   546b0:	ldr	r2, [r5]
   546b4:	mov	r0, r3
   546b8:	cmp	r1, r2
   546bc:	bne	5472c <ftello64@plt+0x409d8>
   546c0:	add	sp, sp, #16
   546c4:	pop	{r4, r5, r6, pc}
   546c8:	ldr	r1, [r4, #44]	; 0x2c
   546cc:	ldr	r2, [sp, #8]
   546d0:	cmp	r1, r2
   546d4:	beq	546a4 <ftello64@plt+0x40950>
   546d8:	ldr	r0, [pc, #100]	; 54744 <ftello64@plt+0x409f0>
   546dc:	bl	4eac0 <ftello64@plt+0x3ad6c>
   546e0:	mov	r3, #63	; 0x3f
   546e4:	b	546a4 <ftello64@plt+0x40950>
   546e8:	ldr	r3, [pc, #88]	; 54748 <ftello64@plt+0x409f4>
   546ec:	ldr	r1, [r0, #36]	; 0x24
   546f0:	ldr	r3, [r3]
   546f4:	add	r6, r1, #8192	; 0x2000
   546f8:	cmp	r3, #0
   546fc:	bne	5471c <ftello64@plt+0x409c8>
   54700:	mov	r1, r6
   54704:	ldr	r0, [r4, #48]	; 0x30
   54708:	bl	136ac <gcry_xrealloc@plt>
   5470c:	str	r6, [r4, #36]	; 0x24
   54710:	mov	r3, #0
   54714:	str	r0, [r4, #48]	; 0x30
   54718:	b	546ac <ftello64@plt+0x40958>
   5471c:	mov	r2, r6
   54720:	ldr	r0, [pc, #36]	; 5474c <ftello64@plt+0x409f8>
   54724:	bl	4ec70 <ftello64@plt+0x3af1c>
   54728:	b	54700 <ftello64@plt+0x409ac>
   5472c:	bl	134b4 <__stack_chk_fail@plt>
   54730:	ldr	r0, [pc, #24]	; 54750 <ftello64@plt+0x409fc>
   54734:	bl	4ec2c <ftello64@plt+0x3aed8>
   54738:	ldr	r0, [pc, #20]	; 54754 <ftello64@plt+0x40a00>
   5473c:	bl	4ec2c <ftello64@plt+0x3aed8>
   54740:	andeq	r6, r7, r8, ror #19
   54744:	andeq	r5, r6, r4, lsr #9
   54748:	andeq	r8, r7, r8, asr #4
   5474c:	andeq	r5, r6, r4, asr #8
   54750:	andeq	r5, r6, r8, lsl #9
   54754:	andeq	r5, r6, ip, ror #8
   54758:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5475c:	cmp	r1, #3
   54760:	ldr	r8, [sp, #32]
   54764:	mov	r6, r0
   54768:	mov	r9, r3
   5476c:	ldr	r5, [r0]
   54770:	ldr	r4, [r8]
   54774:	beq	5482c <ftello64@plt+0x40ad8>
   54778:	cmp	r1, #4
   5477c:	beq	547a4 <ftello64@plt+0x40a50>
   54780:	cmp	r1, #1
   54784:	beq	548f8 <ftello64@plt+0x40ba4>
   54788:	cmp	r1, #5
   5478c:	beq	54944 <ftello64@plt+0x40bf0>
   54790:	cmp	r1, #2
   54794:	movne	r7, #0
   54798:	beq	54898 <ftello64@plt+0x40b44>
   5479c:	mov	r0, r7
   547a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   547a4:	cmp	r4, #0
   547a8:	moveq	r7, r4
   547ac:	beq	54820 <ftello64@plt+0x40acc>
   547b0:	mov	sl, r3
   547b4:	mov	r2, r4
   547b8:	mov	r1, sl
   547bc:	mov	r0, r5
   547c0:	bl	1397c <write@plt>
   547c4:	cmn	r0, #1
   547c8:	beq	547e8 <ftello64@plt+0x40a94>
   547cc:	cmp	r0, #0
   547d0:	ble	547b4 <ftello64@plt+0x40a60>
   547d4:	subs	r4, r4, r0
   547d8:	add	sl, sl, r0
   547dc:	bne	547b4 <ftello64@plt+0x40a60>
   547e0:	mov	r7, r4
   547e4:	b	5481c <ftello64@plt+0x40ac8>
   547e8:	bl	138b0 <__errno_location@plt>
   547ec:	ldr	r3, [r0]
   547f0:	cmp	r3, #4
   547f4:	beq	547b4 <ftello64@plt+0x40a60>
   547f8:	bl	1385c <gpg_err_code_from_syserror@plt>
   547fc:	uxth	r7, r0
   54800:	bl	138b0 <__errno_location@plt>
   54804:	ldr	r0, [r0]
   54808:	bl	136e8 <strerror@plt>
   5480c:	add	r1, r6, #20
   54810:	mov	r2, r0
   54814:	ldr	r0, [pc, #552]	; 54a44 <ftello64@plt+0x40cf0>
   54818:	bl	4eb24 <ftello64@plt+0x3add0>
   5481c:	sub	r4, sl, r9
   54820:	str	r4, [r8]
   54824:	mov	r0, r7
   54828:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5482c:	cmp	r4, #0
   54830:	beq	54a30 <ftello64@plt+0x40cdc>
   54834:	ldr	r7, [r0, #12]
   54838:	cmp	r7, #0
   5483c:	movne	r3, #0
   54840:	strne	r3, [r8]
   54844:	mvnne	r7, #0
   54848:	beq	54864 <ftello64@plt+0x40b10>
   5484c:	b	5479c <ftello64@plt+0x40a48>
   54850:	bl	138b0 <__errno_location@plt>
   54854:	ldr	r3, [r0]
   54858:	mov	sl, r0
   5485c:	cmp	r3, #4
   54860:	bne	54910 <ftello64@plt+0x40bbc>
   54864:	mov	r2, r4
   54868:	mov	r1, r9
   5486c:	mov	r0, r5
   54870:	bl	13304 <read@plt>
   54874:	cmn	r0, #1
   54878:	beq	54850 <ftello64@plt+0x40afc>
   5487c:	cmp	r0, #0
   54880:	mvneq	r7, #0
   54884:	moveq	r3, #1
   54888:	streq	r3, [r6, #12]
   5488c:	str	r0, [r8]
   54890:	mov	r0, r7
   54894:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54898:	cmp	r5, #1
   5489c:	bls	548e8 <ftello64@plt+0x40b94>
   548a0:	ldr	r7, [pc, #416]	; 54a48 <ftello64@plt+0x40cf4>
   548a4:	ldr	r3, [r7]
   548a8:	cmp	r3, #0
   548ac:	bne	549cc <ftello64@plt+0x40c78>
   548b0:	ldr	r3, [r6, #4]
   548b4:	cmp	r3, #0
   548b8:	bne	548e8 <ftello64@plt+0x40b94>
   548bc:	ldr	r3, [r6, #8]
   548c0:	cmp	r3, #0
   548c4:	beq	5495c <ftello64@plt+0x40c08>
   548c8:	mov	r0, r5
   548cc:	bl	13ce8 <close@plt>
   548d0:	ldr	r3, [r7]
   548d4:	cmp	r3, #0
   548d8:	beq	548e8 <ftello64@plt+0x40b94>
   548dc:	mov	r1, r5
   548e0:	ldr	r0, [pc, #356]	; 54a4c <ftello64@plt+0x40cf8>
   548e4:	bl	4ec70 <ftello64@plt+0x3af1c>
   548e8:	mov	r0, r6
   548ec:	bl	13448 <gcry_free@plt>
   548f0:	mov	r7, #0
   548f4:	b	5479c <ftello64@plt+0x40a48>
   548f8:	mov	r7, #0
   548fc:	str	r7, [r0, #12]
   54900:	str	r7, [r0, #4]
   54904:	str	r7, [r0, #8]
   54908:	mov	r0, r7
   5490c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54910:	cmp	r3, #32
   54914:	moveq	r0, #0
   54918:	beq	5488c <ftello64@plt+0x40b38>
   5491c:	bl	1385c <gpg_err_code_from_syserror@plt>
   54920:	uxth	r7, r0
   54924:	ldr	r0, [sl]
   54928:	bl	136e8 <strerror@plt>
   5492c:	add	r1, r6, #20
   54930:	mov	r2, r0
   54934:	ldr	r0, [pc, #276]	; 54a50 <ftello64@plt+0x40cfc>
   54938:	bl	4eb24 <ftello64@plt+0x3add0>
   5493c:	mov	r0, #0
   54940:	b	5488c <ftello64@plt+0x40b38>
   54944:	mov	r2, r4
   54948:	mov	r0, r3
   5494c:	ldr	r1, [pc, #256]	; 54a54 <ftello64@plt+0x40d00>
   54950:	bl	49330 <ftello64@plt+0x355dc>
   54954:	mov	r7, #0
   54958:	b	5479c <ftello64@plt+0x40a48>
   5495c:	ldrb	r3, [r6, #20]
   54960:	cmp	r3, #0
   54964:	beq	548c8 <ftello64@plt+0x40b74>
   54968:	ldr	r9, [pc, #232]	; 54a58 <ftello64@plt+0x40d04>
   5496c:	add	r8, r6, #20
   54970:	ldr	r4, [r9]
   54974:	cmp	r4, #0
   54978:	bne	5498c <ftello64@plt+0x40c38>
   5497c:	b	549e0 <ftello64@plt+0x40c8c>
   54980:	ldr	r4, [r4]
   54984:	cmp	r4, #0
   54988:	beq	549e0 <ftello64@plt+0x40c8c>
   5498c:	ldr	r3, [r4, #4]
   54990:	cmn	r3, #1
   54994:	bne	54980 <ftello64@plt+0x40c2c>
   54998:	mov	r1, r8
   5499c:	add	r0, r4, #8
   549a0:	bl	1328c <strcmp@plt>
   549a4:	cmp	r0, #0
   549a8:	bne	54980 <ftello64@plt+0x40c2c>
   549ac:	ldr	r3, [r7]
   549b0:	str	r5, [r4, #4]
   549b4:	cmp	r3, #0
   549b8:	beq	548e8 <ftello64@plt+0x40b94>
   549bc:	mov	r1, r8
   549c0:	ldr	r0, [pc, #148]	; 54a5c <ftello64@plt+0x40d08>
   549c4:	bl	4ec70 <ftello64@plt+0x3af1c>
   549c8:	b	548e8 <ftello64@plt+0x40b94>
   549cc:	add	r1, r0, #20
   549d0:	mov	r2, r5
   549d4:	ldr	r0, [pc, #132]	; 54a60 <ftello64@plt+0x40d0c>
   549d8:	bl	4ec70 <ftello64@plt+0x3af1c>
   549dc:	b	548b0 <ftello64@plt+0x40b5c>
   549e0:	ldr	r3, [r7]
   549e4:	cmp	r3, #0
   549e8:	bne	54a20 <ftello64@plt+0x40ccc>
   549ec:	mov	r0, r8
   549f0:	bl	13814 <strlen@plt>
   549f4:	add	r1, r0, #12
   549f8:	mov	r0, #1
   549fc:	bl	13c10 <gcry_xcalloc@plt>
   54a00:	mov	r1, r8
   54a04:	mov	r4, r0
   54a08:	add	r0, r0, #8
   54a0c:	bl	135e0 <strcpy@plt>
   54a10:	ldr	r3, [r9]
   54a14:	str	r4, [r9]
   54a18:	stm	r4, {r3, r5}
   54a1c:	b	548e8 <ftello64@plt+0x40b94>
   54a20:	mov	r1, r8
   54a24:	ldr	r0, [pc, #56]	; 54a64 <ftello64@plt+0x40d10>
   54a28:	bl	4ec70 <ftello64@plt+0x3af1c>
   54a2c:	b	549ec <ftello64@plt+0x40c98>
   54a30:	ldr	r3, [pc, #48]	; 54a68 <ftello64@plt+0x40d14>
   54a34:	ldr	r2, [pc, #48]	; 54a6c <ftello64@plt+0x40d18>
   54a38:	ldr	r1, [pc, #48]	; 54a70 <ftello64@plt+0x40d1c>
   54a3c:	ldr	r0, [pc, #48]	; 54a74 <ftello64@plt+0x40d20>
   54a40:	bl	13d3c <__assert_fail@plt>
   54a44:	andeq	r5, r6, r8, lsl #11
   54a48:	andeq	r8, r7, r8, asr #4
   54a4c:	andeq	r5, r6, ip, lsl r5
   54a50:	andeq	r5, r6, r0, ror #9
   54a54:	strdeq	r5, [r6], -r4
   54a58:	andeq	r8, r7, r0, lsr #2
   54a5c:	andeq	r5, r6, r8, lsr r5
   54a60:	andeq	r5, r6, r4, lsl #10
   54a64:	andeq	r5, r6, r0, ror #10
   54a68:	andeq	r5, r6, r8, lsr #6
   54a6c:	andeq	r0, r0, r6, asr #3
   54a70:	andeq	r5, r6, r8, asr #9
   54a74:	andeq	r5, r6, r4, lsr sp
   54a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   54a7c:	sub	sp, sp, #20
   54a80:	ldr	r6, [pc, #512]	; 54c88 <ftello64@plt+0x40f34>
   54a84:	ldr	r8, [sp, #56]	; 0x38
   54a88:	mov	fp, #0
   54a8c:	ldr	r2, [r6]
   54a90:	cmp	r1, #3
   54a94:	str	r2, [sp, #12]
   54a98:	mov	r7, r0
   54a9c:	mov	sl, r3
   54aa0:	ldr	r9, [r0]
   54aa4:	ldr	r2, [r8]
   54aa8:	str	fp, [sp, #4]
   54aac:	beq	54b74 <ftello64@plt+0x40e20>
   54ab0:	cmp	r1, #4
   54ab4:	beq	54af4 <ftello64@plt+0x40da0>
   54ab8:	cmp	r1, #1
   54abc:	streq	fp, [r0, #12]
   54ac0:	streq	fp, [r0, #8]
   54ac4:	beq	54ad8 <ftello64@plt+0x40d84>
   54ac8:	cmp	r1, #5
   54acc:	beq	54bf4 <ftello64@plt+0x40ea0>
   54ad0:	cmp	r1, #2
   54ad4:	beq	54c04 <ftello64@plt+0x40eb0>
   54ad8:	ldr	r2, [sp, #12]
   54adc:	ldr	r3, [r6]
   54ae0:	mov	r0, fp
   54ae4:	cmp	r2, r3
   54ae8:	bne	54c70 <ftello64@plt+0x40f1c>
   54aec:	add	sp, sp, #20
   54af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   54af4:	cmp	r2, #0
   54af8:	moveq	fp, r2
   54afc:	beq	54b6c <ftello64@plt+0x40e18>
   54b00:	mov	r4, fp
   54b04:	mov	r5, r3
   54b08:	str	r2, [sp, #4]
   54b0c:	b	54b28 <ftello64@plt+0x40dd4>
   54b10:	ldrd	r2, [sp, #4]
   54b14:	sub	r2, r2, r3
   54b18:	cmp	r2, #0
   54b1c:	add	r5, r5, r3
   54b20:	str	r2, [sp, #4]
   54b24:	beq	54b68 <ftello64@plt+0x40e14>
   54b28:	add	r3, sp, #8
   54b2c:	mov	r1, r5
   54b30:	mov	r0, r9
   54b34:	str	r4, [sp, #8]
   54b38:	bl	1322c <gpgrt_write@plt>
   54b3c:	subs	fp, r0, #0
   54b40:	beq	54b10 <ftello64@plt+0x40dbc>
   54b44:	bl	1385c <gpg_err_code_from_syserror@plt>
   54b48:	uxth	fp, r0
   54b4c:	bl	138b0 <__errno_location@plt>
   54b50:	ldr	r0, [r0]
   54b54:	bl	136e8 <strerror@plt>
   54b58:	add	r1, r7, #20
   54b5c:	mov	r2, r0
   54b60:	ldr	r0, [pc, #292]	; 54c8c <ftello64@plt+0x40f38>
   54b64:	bl	4eb24 <ftello64@plt+0x3add0>
   54b68:	sub	r2, r5, sl
   54b6c:	str	r2, [r8]
   54b70:	b	54ad8 <ftello64@plt+0x40d84>
   54b74:	cmp	r2, fp
   54b78:	beq	54c74 <ftello64@plt+0x40f20>
   54b7c:	ldr	r3, [r0, #12]
   54b80:	cmp	r3, #0
   54b84:	strne	fp, [r8]
   54b88:	mvnne	fp, #0
   54b8c:	bne	54ad8 <ftello64@plt+0x40d84>
   54b90:	mov	r1, sl
   54b94:	mov	r0, r9
   54b98:	add	r3, sp, #4
   54b9c:	bl	13418 <gpgrt_read@plt>
   54ba0:	cmn	r0, #1
   54ba4:	mov	fp, r0
   54ba8:	beq	54bc8 <ftello64@plt+0x40e74>
   54bac:	ldr	r3, [sp, #4]
   54bb0:	cmp	r3, #0
   54bb4:	mvneq	fp, #0
   54bb8:	moveq	r2, #1
   54bbc:	streq	r2, [r7, #12]
   54bc0:	str	r3, [r8]
   54bc4:	b	54ad8 <ftello64@plt+0x40d84>
   54bc8:	bl	1385c <gpg_err_code_from_syserror@plt>
   54bcc:	uxth	fp, r0
   54bd0:	bl	138b0 <__errno_location@plt>
   54bd4:	ldr	r0, [r0]
   54bd8:	bl	136e8 <strerror@plt>
   54bdc:	add	r1, r7, #20
   54be0:	mov	r2, r0
   54be4:	ldr	r0, [pc, #164]	; 54c90 <ftello64@plt+0x40f3c>
   54be8:	bl	4eb24 <ftello64@plt+0x3add0>
   54bec:	ldr	r3, [sp, #4]
   54bf0:	b	54bc0 <ftello64@plt+0x40e6c>
   54bf4:	mov	r0, r3
   54bf8:	ldr	r1, [pc, #148]	; 54c94 <ftello64@plt+0x40f40>
   54bfc:	bl	49330 <ftello64@plt+0x355dc>
   54c00:	b	54ad8 <ftello64@plt+0x40d84>
   54c04:	mov	r0, fp
   54c08:	bl	13790 <_gpgrt_get_std_stream@plt>
   54c0c:	cmp	r9, r0
   54c10:	beq	54c40 <ftello64@plt+0x40eec>
   54c14:	mov	r0, #1
   54c18:	bl	13790 <_gpgrt_get_std_stream@plt>
   54c1c:	cmp	r9, r0
   54c20:	beq	54c40 <ftello64@plt+0x40eec>
   54c24:	ldr	r3, [pc, #108]	; 54c98 <ftello64@plt+0x40f44>
   54c28:	ldr	r3, [r3]
   54c2c:	cmp	r3, #0
   54c30:	bne	54c5c <ftello64@plt+0x40f08>
   54c34:	ldr	r3, [r7, #4]
   54c38:	cmp	r3, #0
   54c3c:	beq	54c50 <ftello64@plt+0x40efc>
   54c40:	mov	r0, r7
   54c44:	bl	13448 <gcry_free@plt>
   54c48:	mov	fp, #0
   54c4c:	b	54ad8 <ftello64@plt+0x40d84>
   54c50:	mov	r0, r9
   54c54:	bl	1364c <gpgrt_fclose@plt>
   54c58:	b	54c40 <ftello64@plt+0x40eec>
   54c5c:	mov	r2, r9
   54c60:	add	r1, r7, #20
   54c64:	ldr	r0, [pc, #48]	; 54c9c <ftello64@plt+0x40f48>
   54c68:	bl	4ec70 <ftello64@plt+0x3af1c>
   54c6c:	b	54c34 <ftello64@plt+0x40ee0>
   54c70:	bl	134b4 <__stack_chk_fail@plt>
   54c74:	ldr	r3, [pc, #36]	; 54ca0 <ftello64@plt+0x40f4c>
   54c78:	ldr	r2, [pc, #36]	; 54ca4 <ftello64@plt+0x40f50>
   54c7c:	ldr	r1, [pc, #36]	; 54ca8 <ftello64@plt+0x40f54>
   54c80:	ldr	r0, [pc, #36]	; 54cac <ftello64@plt+0x40f58>
   54c84:	bl	13d3c <__assert_fail@plt>
   54c88:	andeq	r6, r7, r8, ror #19
   54c8c:	andeq	r5, r6, r8, lsl #11
   54c90:	andeq	r5, r6, r0, ror #9
   54c94:	andeq	r5, r6, r0, lsr #11
   54c98:	andeq	r8, r7, r8, asr #4
   54c9c:			; <UNDEFINED> instruction: 0x000655b0
   54ca0:	andeq	r5, r6, r4, lsr r3
   54ca4:	andeq	r0, r0, r2, ror #4
   54ca8:	andeq	r5, r6, r8, asr #9
   54cac:	andeq	r5, r6, r4, lsr sp
   54cb0:	push	{r4, r5, r6, lr}
   54cb4:	sub	sp, sp, #16
   54cb8:	ldr	r5, [pc, #108]	; 54d2c <ftello64@plt+0x40fd8>
   54cbc:	mov	r3, #32
   54cc0:	cmp	r0, #0
   54cc4:	ldr	r2, [r5]
   54cc8:	mov	r4, r1
   54ccc:	str	r2, [sp, #12]
   54cd0:	str	r3, [sp, #8]
   54cd4:	beq	54d1c <ftello64@plt+0x40fc8>
   54cd8:	ldr	r6, [r0, #60]	; 0x3c
   54cdc:	cmp	r6, #0
   54ce0:	beq	54d1c <ftello64@plt+0x40fc8>
   54ce4:	add	r3, sp, #8
   54ce8:	str	r3, [sp]
   54cec:	mov	r2, #0
   54cf0:	mov	r3, r1
   54cf4:	ldr	r0, [r0, #64]	; 0x40
   54cf8:	mov	r1, #5
   54cfc:	blx	r6
   54d00:	ldr	r2, [sp, #12]
   54d04:	ldr	r3, [r5]
   54d08:	mov	r0, r4
   54d0c:	cmp	r2, r3
   54d10:	bne	54d28 <ftello64@plt+0x40fd4>
   54d14:	add	sp, sp, #16
   54d18:	pop	{r4, r5, r6, pc}
   54d1c:	mov	r3, #63	; 0x3f
   54d20:	strh	r3, [r4]
   54d24:	b	54d00 <ftello64@plt+0x40fac>
   54d28:	bl	134b4 <__stack_chk_fail@plt>
   54d2c:	andeq	r6, r7, r8, ror #19
   54d30:	push	{r4, r5, r6, r7, r8, lr}
   54d34:	sub	sp, sp, #56	; 0x38
   54d38:	ldr	r8, [pc, #120]	; 54db8 <ftello64@plt+0x41064>
   54d3c:	subs	r4, r0, #0
   54d40:	ldr	r3, [r8]
   54d44:	str	r3, [sp, #52]	; 0x34
   54d48:	beq	54d9c <ftello64@plt+0x41048>
   54d4c:	ldr	r7, [pc, #104]	; 54dbc <ftello64@plt+0x41068>
   54d50:	add	r1, sp, #20
   54d54:	mov	r0, r4
   54d58:	ldr	r5, [r4, #80]	; 0x50
   54d5c:	ldr	r6, [r4, #84]	; 0x54
   54d60:	bl	54cb0 <ftello64@plt+0x40f5c>
   54d64:	ldr	r3, [r4, #44]	; 0x2c
   54d68:	mov	r2, r6
   54d6c:	str	r3, [sp, #8]
   54d70:	ldr	r3, [r4, #40]	; 0x28
   54d74:	mov	r1, r5
   54d78:	str	r3, [sp, #4]
   54d7c:	ldr	r3, [r4, #52]	; 0x34
   54d80:	str	r3, [sp]
   54d84:	mov	r3, r0
   54d88:	mov	r0, r7
   54d8c:	bl	4ec70 <ftello64@plt+0x3af1c>
   54d90:	ldr	r4, [r4, #76]	; 0x4c
   54d94:	cmp	r4, #0
   54d98:	bne	54d50 <ftello64@plt+0x40ffc>
   54d9c:	ldr	r2, [sp, #52]	; 0x34
   54da0:	ldr	r3, [r8]
   54da4:	cmp	r2, r3
   54da8:	bne	54db4 <ftello64@plt+0x41060>
   54dac:	add	sp, sp, #56	; 0x38
   54db0:	pop	{r4, r5, r6, r7, r8, pc}
   54db4:	bl	134b4 <__stack_chk_fail@plt>
   54db8:	andeq	r6, r7, r8, ror #19
   54dbc:	andeq	r5, r6, r4, asr #11
   54dc0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   54dc4:	mov	r4, r0
   54dc8:	ldr	r7, [pc, #1204]	; 55284 <ftello64@plt+0x41530>
   54dcc:	ldr	r6, [pc, #1204]	; 55288 <ftello64@plt+0x41534>
   54dd0:	sub	sp, sp, #24
   54dd4:	ldr	r0, [r7]
   54dd8:	ldr	r3, [r6]
   54ddc:	cmp	r0, #0
   54de0:	mov	r9, r1
   54de4:	mov	r8, r2
   54de8:	str	r3, [sp, #20]
   54dec:	bne	54f30 <ftello64@plt+0x411dc>
   54df0:	ldr	r5, [r4]
   54df4:	cmp	r5, #1
   54df8:	beq	550f8 <ftello64@plt+0x413a4>
   54dfc:	cmp	r5, #0
   54e00:	bne	55220 <ftello64@plt+0x414cc>
   54e04:	ldr	r1, [r4, #40]	; 0x28
   54e08:	ldr	r2, [r4, #44]	; 0x2c
   54e0c:	cmp	r1, r2
   54e10:	bhi	55238 <ftello64@plt+0x414e4>
   54e14:	ldr	r0, [r4, #48]	; 0x30
   54e18:	sub	r2, r2, r1
   54e1c:	str	r2, [r4, #44]	; 0x2c
   54e20:	add	r1, r0, r1
   54e24:	bl	13340 <memmove@plt>
   54e28:	ldr	r2, [r4, #44]	; 0x2c
   54e2c:	str	r5, [r4, #40]	; 0x28
   54e30:	cmp	r2, r8
   54e34:	mov	r1, r2
   54e38:	bcs	54eb8 <ftello64@plt+0x41164>
   54e3c:	ldr	r3, [r4, #52]	; 0x34
   54e40:	cmp	r3, #0
   54e44:	beq	54eb8 <ftello64@plt+0x41164>
   54e48:	ldr	r3, [r7]
   54e4c:	cmp	r3, #0
   54e50:	bne	55100 <ftello64@plt+0x413ac>
   54e54:	cmp	r9, #0
   54e58:	beq	550f8 <ftello64@plt+0x413a4>
   54e5c:	ldr	r5, [r4, #76]	; 0x4c
   54e60:	cmp	r5, #0
   54e64:	beq	5515c <ftello64@plt+0x41408>
   54e68:	ldr	r3, [r7]
   54e6c:	cmp	r3, #0
   54e70:	bne	5518c <ftello64@plt+0x41438>
   54e74:	ldr	r0, [r4, #48]	; 0x30
   54e78:	bl	13448 <gcry_free@plt>
   54e7c:	ldr	r0, [r4, #72]	; 0x48
   54e80:	bl	13448 <gcry_free@plt>
   54e84:	mov	r2, #88	; 0x58
   54e88:	mov	r1, r5
   54e8c:	mov	r0, r4
   54e90:	bl	133e8 <memcpy@plt>
   54e94:	mov	r0, r5
   54e98:	bl	13448 <gcry_free@plt>
   54e9c:	ldr	r3, [r7]
   54ea0:	cmp	r3, #0
   54ea4:	beq	550f8 <ftello64@plt+0x413a4>
   54ea8:	mov	r0, r4
   54eac:	bl	54d30 <ftello64@plt+0x40fdc>
   54eb0:	mvn	r0, #0
   54eb4:	b	54f08 <ftello64@plt+0x411b4>
   54eb8:	cmp	r2, #0
   54ebc:	bne	54f20 <ftello64@plt+0x411cc>
   54ec0:	ldr	r0, [r4, #56]	; 0x38
   54ec4:	cmp	r0, #0
   54ec8:	bne	551ec <ftello64@plt+0x41498>
   54ecc:	ldr	r8, [r4, #60]	; 0x3c
   54ed0:	cmp	r8, #0
   54ed4:	beq	550f8 <ftello64@plt+0x413a4>
   54ed8:	ldr	r3, [r4, #52]	; 0x34
   54edc:	cmp	r3, #0
   54ee0:	bne	54ef0 <ftello64@plt+0x4119c>
   54ee4:	ldr	r3, [r4, #56]	; 0x38
   54ee8:	cmp	r3, #0
   54eec:	beq	54f64 <ftello64@plt+0x41210>
   54ef0:	cmp	r5, r1
   54ef4:	bcs	550f8 <ftello64@plt+0x413a4>
   54ef8:	ldr	r3, [r4, #48]	; 0x30
   54efc:	add	r2, r5, #1
   54f00:	str	r2, [r4, #40]	; 0x28
   54f04:	ldrb	r0, [r3, r5]
   54f08:	ldr	r2, [sp, #20]
   54f0c:	ldr	r3, [r6]
   54f10:	cmp	r2, r3
   54f14:	bne	55234 <ftello64@plt+0x414e0>
   54f18:	add	sp, sp, #24
   54f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54f20:	ldr	r8, [r4, #60]	; 0x3c
   54f24:	cmp	r8, #0
   54f28:	beq	54ef0 <ftello64@plt+0x4119c>
   54f2c:	b	54ed8 <ftello64@plt+0x41184>
   54f30:	ldr	r0, [r4, #40]	; 0x28
   54f34:	ldr	r3, [r4, #36]	; 0x24
   54f38:	ldr	r2, [r4, #44]	; 0x2c
   54f3c:	add	r1, r3, r0
   54f40:	sub	r1, r1, r2
   54f44:	sub	r2, r2, r0
   54f48:	str	r1, [sp, #4]
   54f4c:	str	r2, [sp]
   54f50:	ldr	r0, [pc, #820]	; 5528c <ftello64@plt+0x41538>
   54f54:	ldr	r2, [r4, #84]	; 0x54
   54f58:	ldr	r1, [r4, #80]	; 0x50
   54f5c:	bl	4ec70 <ftello64@plt+0x3af1c>
   54f60:	b	54df0 <ftello64@plt+0x4109c>
   54f64:	ldr	r3, [r4, #36]	; 0x24
   54f68:	ldr	r0, [r7]
   54f6c:	sub	r3, r3, r2
   54f70:	cmp	r0, #0
   54f74:	str	r3, [sp, #12]
   54f78:	bne	55114 <ftello64@plt+0x413c0>
   54f7c:	cmp	r3, #0
   54f80:	beq	55184 <ftello64@plt+0x41430>
   54f84:	ldr	r3, [r4, #48]	; 0x30
   54f88:	add	r2, sp, #12
   54f8c:	add	r3, r3, r1
   54f90:	str	r2, [sp]
   54f94:	mov	r1, #3
   54f98:	ldr	r2, [r4, #76]	; 0x4c
   54f9c:	ldr	r0, [r4, #64]	; 0x40
   54fa0:	blx	r8
   54fa4:	ldr	r1, [r4, #44]	; 0x2c
   54fa8:	ldr	r3, [sp, #12]
   54fac:	ldr	r2, [r7]
   54fb0:	add	r1, r1, r3
   54fb4:	cmp	r2, #0
   54fb8:	str	r1, [r4, #44]	; 0x2c
   54fbc:	mov	r5, r0
   54fc0:	beq	55030 <ftello64@plt+0x412dc>
   54fc4:	cmp	r0, #0
   54fc8:	ldr	r8, [r4, #80]	; 0x50
   54fcc:	ldr	sl, [r4, #84]	; 0x54
   54fd0:	beq	55260 <ftello64@plt+0x4150c>
   54fd4:	cmn	r0, #1
   54fd8:	beq	551a0 <ftello64@plt+0x4144c>
   54fdc:	bl	13b50 <gpg_strerror@plt>
   54fe0:	ldr	r3, [sp, #12]
   54fe4:	mov	r1, r8
   54fe8:	str	r3, [sp, #4]
   54fec:	mov	r2, sl
   54ff0:	mov	r3, r5
   54ff4:	str	r0, [sp]
   54ff8:	ldr	r0, [pc, #656]	; 55290 <ftello64@plt+0x4153c>
   54ffc:	bl	4ec70 <ftello64@plt+0x3af1c>
   55000:	ldr	r1, [r4, #44]	; 0x2c
   55004:	cmp	r1, #0
   55008:	str	r5, [r4, #56]	; 0x38
   5500c:	beq	550f8 <ftello64@plt+0x413a4>
   55010:	ldr	r5, [r4, #40]	; 0x28
   55014:	cmp	r5, r1
   55018:	bls	54ef0 <ftello64@plt+0x4119c>
   5501c:	ldr	r3, [pc, #624]	; 55294 <ftello64@plt+0x41540>
   55020:	ldr	r2, [pc, #624]	; 55298 <ftello64@plt+0x41544>
   55024:	ldr	r1, [pc, #624]	; 5529c <ftello64@plt+0x41548>
   55028:	ldr	r0, [pc, #624]	; 552a0 <ftello64@plt+0x4154c>
   5502c:	bl	13d3c <__assert_fail@plt>
   55030:	cmn	r0, #1
   55034:	bne	55168 <ftello64@plt+0x41414>
   55038:	mov	r3, #0
   5503c:	add	r2, sp, #16
   55040:	str	r2, [sp]
   55044:	str	r3, [sp, #16]
   55048:	ldr	r5, [r4, #60]	; 0x3c
   5504c:	ldr	r2, [r4, #76]	; 0x4c
   55050:	mov	r1, #2
   55054:	ldr	r0, [r4, #64]	; 0x40
   55058:	blx	r5
   5505c:	cmp	r0, #0
   55060:	bne	551c4 <ftello64@plt+0x41470>
   55064:	ldr	r0, [r4, #64]	; 0x40
   55068:	cmp	r0, #0
   5506c:	beq	5507c <ftello64@plt+0x41328>
   55070:	ldr	r3, [r4, #68]	; 0x44
   55074:	cmp	r3, #0
   55078:	bne	551e4 <ftello64@plt+0x41490>
   5507c:	mov	r3, #0
   55080:	mov	r2, #1
   55084:	cmp	r9, #0
   55088:	str	r3, [r4, #64]	; 0x40
   5508c:	str	r3, [r4, #60]	; 0x3c
   55090:	str	r2, [r4, #52]	; 0x34
   55094:	ldr	r1, [r4, #44]	; 0x2c
   55098:	beq	55174 <ftello64@plt+0x41420>
   5509c:	cmp	r1, r3
   550a0:	bne	55010 <ftello64@plt+0x412bc>
   550a4:	ldr	r5, [r4, #76]	; 0x4c
   550a8:	cmp	r5, r3
   550ac:	beq	550f8 <ftello64@plt+0x413a4>
   550b0:	ldr	r3, [r7]
   550b4:	cmp	r3, #0
   550b8:	bne	5524c <ftello64@plt+0x414f8>
   550bc:	ldr	r0, [r4, #48]	; 0x30
   550c0:	bl	13448 <gcry_free@plt>
   550c4:	ldr	r0, [r4, #72]	; 0x48
   550c8:	bl	13448 <gcry_free@plt>
   550cc:	mov	r2, #88	; 0x58
   550d0:	mov	r1, r5
   550d4:	mov	r0, r4
   550d8:	bl	133e8 <memcpy@plt>
   550dc:	mov	r0, r5
   550e0:	bl	13448 <gcry_free@plt>
   550e4:	ldr	r3, [r7]
   550e8:	cmp	r3, #0
   550ec:	beq	550f8 <ftello64@plt+0x413a4>
   550f0:	mov	r0, r4
   550f4:	bl	54d30 <ftello64@plt+0x40fdc>
   550f8:	mvn	r0, #0
   550fc:	b	54f08 <ftello64@plt+0x411b4>
   55100:	ldr	r2, [r4, #84]	; 0x54
   55104:	ldr	r1, [r4, #80]	; 0x50
   55108:	ldr	r0, [pc, #404]	; 552a4 <ftello64@plt+0x41550>
   5510c:	bl	4ec70 <ftello64@plt+0x3af1c>
   55110:	b	54e54 <ftello64@plt+0x41100>
   55114:	ldr	r2, [r4, #84]	; 0x54
   55118:	ldr	r1, [r4, #80]	; 0x50
   5511c:	ldr	r0, [pc, #388]	; 552a8 <ftello64@plt+0x41554>
   55120:	bl	4ec70 <ftello64@plt+0x3af1c>
   55124:	ldr	r3, [sp, #12]
   55128:	cmp	r3, #0
   5512c:	bne	551d8 <ftello64@plt+0x41484>
   55130:	ldr	r2, [r7]
   55134:	cmp	r2, #0
   55138:	beq	55180 <ftello64@plt+0x4142c>
   5513c:	ldr	r2, [pc, #360]	; 552ac <ftello64@plt+0x41558>
   55140:	ldr	r0, [pc, #328]	; 55290 <ftello64@plt+0x4153c>
   55144:	strd	r2, [sp]
   55148:	ldr	r2, [r4, #84]	; 0x54
   5514c:	ldr	r1, [r4, #80]	; 0x50
   55150:	bl	4ec70 <ftello64@plt+0x3af1c>
   55154:	ldr	r1, [r4, #44]	; 0x2c
   55158:	b	55010 <ftello64@plt+0x412bc>
   5515c:	str	r5, [r4, #52]	; 0x34
   55160:	mvn	r0, #0
   55164:	b	54f08 <ftello64@plt+0x411b4>
   55168:	cmp	r0, #0
   5516c:	bne	55004 <ftello64@plt+0x412b0>
   55170:	b	55010 <ftello64@plt+0x412bc>
   55174:	cmp	r1, #0
   55178:	bne	55010 <ftello64@plt+0x412bc>
   5517c:	b	550f8 <ftello64@plt+0x413a4>
   55180:	ldr	r2, [r4, #44]	; 0x2c
   55184:	mov	r1, r2
   55188:	b	55010 <ftello64@plt+0x412bc>
   5518c:	ldr	r2, [r4, #84]	; 0x54
   55190:	ldr	r1, [r4, #80]	; 0x50
   55194:	ldr	r0, [pc, #276]	; 552b0 <ftello64@plt+0x4155c>
   55198:	bl	4ec70 <ftello64@plt+0x3af1c>
   5519c:	b	54e74 <ftello64@plt+0x41120>
   551a0:	ldr	r0, [pc, #268]	; 552b4 <ftello64@plt+0x41560>
   551a4:	str	r3, [sp, #4]
   551a8:	str	r0, [sp]
   551ac:	mov	r3, r5
   551b0:	mov	r2, sl
   551b4:	mov	r1, r8
   551b8:	ldr	r0, [pc, #208]	; 55290 <ftello64@plt+0x4153c>
   551bc:	bl	4ec70 <ftello64@plt+0x3af1c>
   551c0:	b	55038 <ftello64@plt+0x412e4>
   551c4:	bl	13b50 <gpg_strerror@plt>
   551c8:	mov	r1, r0
   551cc:	ldr	r0, [pc, #228]	; 552b8 <ftello64@plt+0x41564>
   551d0:	bl	4eb24 <ftello64@plt+0x3add0>
   551d4:	b	55064 <ftello64@plt+0x41310>
   551d8:	ldr	r8, [r4, #60]	; 0x3c
   551dc:	ldr	r1, [r4, #44]	; 0x2c
   551e0:	b	54f84 <ftello64@plt+0x41230>
   551e4:	bl	13448 <gcry_free@plt>
   551e8:	b	5507c <ftello64@plt+0x41328>
   551ec:	ldr	r3, [r7]
   551f0:	cmp	r3, #0
   551f4:	beq	550f8 <ftello64@plt+0x413a4>
   551f8:	ldr	r5, [r4, #80]	; 0x50
   551fc:	ldr	r4, [r4, #84]	; 0x54
   55200:	bl	13b50 <gpg_strerror@plt>
   55204:	mov	r2, r4
   55208:	mov	r1, r5
   5520c:	mov	r3, r0
   55210:	ldr	r0, [pc, #164]	; 552bc <ftello64@plt+0x41568>
   55214:	bl	4ec70 <ftello64@plt+0x3af1c>
   55218:	mvn	r0, #0
   5521c:	b	54f08 <ftello64@plt+0x411b4>
   55220:	ldr	r3, [pc, #108]	; 55294 <ftello64@plt+0x41540>
   55224:	ldr	r2, [pc, #148]	; 552c0 <ftello64@plt+0x4156c>
   55228:	ldr	r1, [pc, #108]	; 5529c <ftello64@plt+0x41548>
   5522c:	ldr	r0, [pc, #144]	; 552c4 <ftello64@plt+0x41570>
   55230:	bl	13d3c <__assert_fail@plt>
   55234:	bl	134b4 <__stack_chk_fail@plt>
   55238:	ldr	r3, [pc, #84]	; 55294 <ftello64@plt+0x41540>
   5523c:	ldr	r2, [pc, #132]	; 552c8 <ftello64@plt+0x41574>
   55240:	ldr	r1, [pc, #84]	; 5529c <ftello64@plt+0x41548>
   55244:	ldr	r0, [pc, #84]	; 552a0 <ftello64@plt+0x4154c>
   55248:	bl	13d3c <__assert_fail@plt>
   5524c:	ldr	r2, [r4, #84]	; 0x54
   55250:	ldr	r1, [r4, #80]	; 0x50
   55254:	ldr	r0, [pc, #112]	; 552cc <ftello64@plt+0x41578>
   55258:	bl	4ec70 <ftello64@plt+0x3af1c>
   5525c:	b	550bc <ftello64@plt+0x41368>
   55260:	ldr	r0, [pc, #68]	; 552ac <ftello64@plt+0x41558>
   55264:	str	r3, [sp, #4]
   55268:	str	r0, [sp]
   5526c:	mov	r3, r5
   55270:	mov	r2, sl
   55274:	mov	r1, r8
   55278:	ldr	r0, [pc, #16]	; 55290 <ftello64@plt+0x4153c>
   5527c:	bl	4ec70 <ftello64@plt+0x3af1c>
   55280:	b	55154 <ftello64@plt+0x41400>
   55284:	andeq	r8, r7, r8, asr #4
   55288:	andeq	r6, r7, r8, ror #19
   5528c:	strdeq	r5, [r6], -ip
   55290:	andeq	r5, r6, ip, lsr r7
   55294:	andeq	r5, r6, r4, asr #6
   55298:	andeq	r0, r0, r4, ror r7
   5529c:	andeq	r5, r6, r8, asr #9
   552a0:	andeq	r5, r6, r8, ror #12
   552a4:	andeq	r5, r6, r0, lsl #13
   552a8:	andeq	r5, r6, ip, lsl #14
   552ac:	andeq	r5, r6, r0, lsl #1
   552b0:	andeq	r5, r6, ip, lsr #13
   552b4:	andeq	sp, r5, r4, asr #13
   552b8:	andeq	r5, r6, ip, ror r7
   552bc:	andeq	r5, r6, r0, ror #13
   552c0:	andeq	r0, r0, pc, ror #13
   552c4:	andeq	r5, r6, r0, asr r6
   552c8:	strdeq	r0, [r0], -r4
   552cc:	muleq	r6, r8, r7
   552d0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   552d4:	subs	r7, r0, #0
   552d8:	beq	55398 <ftello64@plt+0x41644>
   552dc:	ldr	r8, [pc, #200]	; 553ac <ftello64@plt+0x41658>
   552e0:	ldr	r3, [r8]
   552e4:	cmp	r3, #0
   552e8:	bne	55370 <ftello64@plt+0x4161c>
   552ec:	ldr	r3, [pc, #188]	; 553b0 <ftello64@plt+0x4165c>
   552f0:	ldr	r4, [r3]
   552f4:	cmp	r4, #0
   552f8:	beq	5538c <ftello64@plt+0x41638>
   552fc:	ldr	sl, [pc, #176]	; 553b4 <ftello64@plt+0x41660>
   55300:	mov	fp, #0
   55304:	mvn	r9, #0
   55308:	ldr	r5, [r4, #4]
   5530c:	cmn	r5, #1
   55310:	beq	55348 <ftello64@plt+0x415f4>
   55314:	add	r6, r4, #8
   55318:	mov	r0, r6
   5531c:	mov	r1, r7
   55320:	bl	1328c <strcmp@plt>
   55324:	cmp	r0, #0
   55328:	bne	55348 <ftello64@plt+0x415f4>
   5532c:	ldr	r3, [r8]
   55330:	cmp	r3, #0
   55334:	bne	5535c <ftello64@plt+0x41608>
   55338:	mov	r0, r5
   5533c:	bl	13ce8 <close@plt>
   55340:	str	r9, [r4, #4]
   55344:	mov	fp, r0
   55348:	ldr	r4, [r4]
   5534c:	cmp	r4, #0
   55350:	bne	55308 <ftello64@plt+0x415b4>
   55354:	mov	r0, fp
   55358:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5535c:	mov	r1, r6
   55360:	mov	r0, sl
   55364:	bl	4ec70 <ftello64@plt+0x3af1c>
   55368:	ldr	r5, [r4, #4]
   5536c:	b	55338 <ftello64@plt+0x415e4>
   55370:	mov	r1, r7
   55374:	ldr	r0, [pc, #60]	; 553b8 <ftello64@plt+0x41664>
   55378:	bl	4ec70 <ftello64@plt+0x3af1c>
   5537c:	ldr	r3, [pc, #44]	; 553b0 <ftello64@plt+0x4165c>
   55380:	ldr	r4, [r3]
   55384:	cmp	r4, #0
   55388:	bne	552fc <ftello64@plt+0x415a8>
   5538c:	mov	fp, r4
   55390:	mov	r0, fp
   55394:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55398:	ldr	r3, [pc, #28]	; 553bc <ftello64@plt+0x41668>
   5539c:	mov	r2, #204	; 0xcc
   553a0:	ldr	r1, [pc, #24]	; 553c0 <ftello64@plt+0x4166c>
   553a4:	ldr	r0, [pc, #24]	; 553c4 <ftello64@plt+0x41670>
   553a8:	bl	13d3c <__assert_fail@plt>
   553ac:	andeq	r8, r7, r8, asr #4
   553b0:	andeq	r8, r7, r0, lsr #2
   553b4:	strdeq	r5, [r6], -r8
   553b8:	ldrdeq	r5, [r6], -ip
   553bc:	andeq	r5, r6, r8, asr r3
   553c0:	andeq	r5, r6, r8, asr #9
   553c4:	ldrdeq	r5, [r6], -r4
   553c8:	ldr	r3, [pc, #140]	; 5545c <ftello64@plt+0x41708>
   553cc:	push	{r4, r5, r6, lr}
   553d0:	cmp	r2, #0
   553d4:	mov	r6, r1
   553d8:	mov	r5, r0
   553dc:	mov	r0, r1
   553e0:	mov	r1, #43	; 0x2b
   553e4:	movne	r4, #384	; 0x180
   553e8:	moveq	r4, r3
   553ec:	bl	13838 <strchr@plt>
   553f0:	cmp	r0, #0
   553f4:	beq	5541c <ftello64@plt+0x416c8>
   553f8:	mov	r0, r5
   553fc:	bl	552d0 <ftello64@plt+0x4157c>
   55400:	cmp	r0, #0
   55404:	moveq	r1, #2
   55408:	bne	55454 <ftello64@plt+0x41700>
   5540c:	mov	r2, r4
   55410:	mov	r0, r5
   55414:	pop	{r4, r5, r6, lr}
   55418:	b	13670 <open64@plt>
   5541c:	mov	r1, #119	; 0x77
   55420:	mov	r0, r6
   55424:	bl	13838 <strchr@plt>
   55428:	subs	r1, r0, #0
   5542c:	beq	5540c <ftello64@plt+0x416b8>
   55430:	mov	r0, r5
   55434:	bl	552d0 <ftello64@plt+0x4157c>
   55438:	cmp	r0, #0
   5543c:	bne	55454 <ftello64@plt+0x41700>
   55440:	mov	r2, r4
   55444:	mov	r0, r5
   55448:	ldr	r1, [pc, #16]	; 55460 <ftello64@plt+0x4170c>
   5544c:	pop	{r4, r5, r6, lr}
   55450:	b	13670 <open64@plt>
   55454:	mvn	r0, #0
   55458:	pop	{r4, r5, r6, pc}
   5545c:			; <UNDEFINED> instruction: 0x000001b6
   55460:	andeq	r0, r0, r1, asr #4
   55464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55468:	sub	sp, sp, #52	; 0x34
   5546c:	ldr	r9, [pc, #564]	; 556a8 <ftello64@plt+0x41954>
   55470:	cmp	r1, #2
   55474:	mov	r5, r0
   55478:	ldr	ip, [r9]
   5547c:	mov	r4, r2
   55480:	mov	r6, r3
   55484:	str	ip, [sp, #44]	; 0x2c
   55488:	beq	555d8 <ftello64@plt+0x41884>
   5548c:	cmp	r1, #3
   55490:	beq	55570 <ftello64@plt+0x4181c>
   55494:	cmp	r1, #4
   55498:	bne	555b8 <ftello64@plt+0x41864>
   5549c:	ldr	sl, [pc, #520]	; 556ac <ftello64@plt+0x41958>
   554a0:	orrs	r3, r0, r2
   554a4:	moveq	r3, #1
   554a8:	ldr	r2, [sl]
   554ac:	movne	r3, #0
   554b0:	cmp	r6, #0
   554b4:	movne	r4, r3
   554b8:	moveq	r4, #0
   554bc:	cmp	r2, #0
   554c0:	beq	5561c <ftello64@plt+0x418c8>
   554c4:	cmp	r6, #0
   554c8:	beq	55674 <ftello64@plt+0x41920>
   554cc:	mov	r1, r6
   554d0:	ldr	r0, [pc, #472]	; 556b0 <ftello64@plt+0x4195c>
   554d4:	bl	4ec70 <ftello64@plt+0x3af1c>
   554d8:	cmp	r4, #0
   554dc:	beq	555b8 <ftello64@plt+0x41864>
   554e0:	ldr	r3, [sl]
   554e4:	cmp	r3, #0
   554e8:	beq	554f8 <ftello64@plt+0x417a4>
   554ec:	mov	r1, r6
   554f0:	ldr	r0, [pc, #444]	; 556b4 <ftello64@plt+0x41960>
   554f4:	bl	4ec70 <ftello64@plt+0x3af1c>
   554f8:	ldr	r3, [pc, #440]	; 556b8 <ftello64@plt+0x41964>
   554fc:	ldr	r4, [r3]
   55500:	cmp	r4, #0
   55504:	beq	55694 <ftello64@plt+0x41940>
   55508:	ldr	fp, [pc, #428]	; 556bc <ftello64@plt+0x41968>
   5550c:	mov	r8, #0
   55510:	b	5552c <ftello64@plt+0x417d8>
   55514:	mov	r0, r5
   55518:	bl	1325c <fsync@plt>
   5551c:	mov	r8, r0
   55520:	ldr	r4, [r4]
   55524:	cmp	r4, #0
   55528:	beq	555bc <ftello64@plt+0x41868>
   5552c:	ldr	r5, [r4, #4]
   55530:	cmn	r5, #1
   55534:	beq	55520 <ftello64@plt+0x417cc>
   55538:	add	r7, r4, #8
   5553c:	mov	r0, r7
   55540:	mov	r1, r6
   55544:	bl	1328c <strcmp@plt>
   55548:	cmp	r0, #0
   5554c:	bne	55520 <ftello64@plt+0x417cc>
   55550:	ldr	r3, [sl]
   55554:	cmp	r3, #0
   55558:	beq	55514 <ftello64@plt+0x417c0>
   5555c:	mov	r1, r7
   55560:	mov	r0, fp
   55564:	bl	4ec70 <ftello64@plt+0x3af1c>
   55568:	ldr	r5, [r4, #4]
   5556c:	b	55514 <ftello64@plt+0x417c0>
   55570:	ldr	r3, [pc, #308]	; 556ac <ftello64@plt+0x41958>
   55574:	ldr	r3, [r3]
   55578:	cmp	r3, #0
   5557c:	bne	55640 <ftello64@plt+0x418ec>
   55580:	cmp	r5, #0
   55584:	beq	555b8 <ftello64@plt+0x41864>
   55588:	ldr	r2, [r5, #76]	; 0x4c
   5558c:	cmp	r2, #0
   55590:	bne	5559c <ftello64@plt+0x41848>
   55594:	b	5569c <ftello64@plt+0x41948>
   55598:	mov	r2, r3
   5559c:	ldr	r3, [r2, #76]	; 0x4c
   555a0:	cmp	r3, #0
   555a4:	bne	55598 <ftello64@plt+0x41844>
   555a8:	ldr	r3, [pc, #272]	; 556c0 <ftello64@plt+0x4196c>
   555ac:	ldr	r1, [r2, #60]	; 0x3c
   555b0:	cmp	r1, r3
   555b4:	beq	55684 <ftello64@plt+0x41930>
   555b8:	mvn	r8, #0
   555bc:	ldr	r2, [sp, #44]	; 0x2c
   555c0:	ldr	r3, [r9]
   555c4:	mov	r0, r8
   555c8:	cmp	r2, r3
   555cc:	bne	556a4 <ftello64@plt+0x41950>
   555d0:	add	sp, sp, #52	; 0x34
   555d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   555d8:	ldr	r3, [pc, #204]	; 556ac <ftello64@plt+0x41958>
   555dc:	ldr	r3, [r3]
   555e0:	cmp	r3, #0
   555e4:	bne	55628 <ftello64@plt+0x418d4>
   555e8:	orrs	r3, r5, r4
   555ec:	moveq	r3, #1
   555f0:	movne	r3, #0
   555f4:	cmp	r6, #0
   555f8:	moveq	r3, #0
   555fc:	cmp	r3, #0
   55600:	beq	555b8 <ftello64@plt+0x41864>
   55604:	mov	r0, r6
   55608:	bl	552d0 <ftello64@plt+0x4157c>
   5560c:	adds	r0, r0, #0
   55610:	movne	r0, #1
   55614:	rsb	r8, r0, #0
   55618:	b	555bc <ftello64@plt+0x41868>
   5561c:	cmp	r4, #0
   55620:	bne	554f8 <ftello64@plt+0x417a4>
   55624:	b	555b8 <ftello64@plt+0x41864>
   55628:	cmp	r6, #0
   5562c:	ldr	r1, [pc, #144]	; 556c4 <ftello64@plt+0x41970>
   55630:	ldr	r0, [pc, #144]	; 556c8 <ftello64@plt+0x41974>
   55634:	movne	r1, r6
   55638:	bl	4ec70 <ftello64@plt+0x3af1c>
   5563c:	b	555e8 <ftello64@plt+0x41894>
   55640:	cmp	r0, #0
   55644:	mvneq	r6, #0
   55648:	add	r1, sp, #12
   5564c:	ldrdne	r6, [r0, #80]	; 0x50
   55650:	moveq	r7, r6
   55654:	bl	54cb0 <ftello64@plt+0x40f5c>
   55658:	str	r4, [sp]
   5565c:	mov	r2, r7
   55660:	mov	r1, r6
   55664:	mov	r3, r0
   55668:	ldr	r0, [pc, #92]	; 556cc <ftello64@plt+0x41978>
   5566c:	bl	4ec70 <ftello64@plt+0x3af1c>
   55670:	b	55580 <ftello64@plt+0x4182c>
   55674:	ldr	r1, [pc, #84]	; 556d0 <ftello64@plt+0x4197c>
   55678:	ldr	r0, [pc, #48]	; 556b0 <ftello64@plt+0x4195c>
   5567c:	bl	4ec70 <ftello64@plt+0x3af1c>
   55680:	b	555b8 <ftello64@plt+0x41864>
   55684:	ldr	r3, [r2, #64]	; 0x40
   55688:	mov	r8, #0
   5568c:	str	r4, [r3, #8]
   55690:	b	555bc <ftello64@plt+0x41868>
   55694:	mov	r8, r4
   55698:	b	555bc <ftello64@plt+0x41868>
   5569c:	mov	r2, r5
   556a0:	b	555a8 <ftello64@plt+0x41854>
   556a4:	bl	134b4 <__stack_chk_fail@plt>
   556a8:	andeq	r6, r7, r8, ror #19
   556ac:	andeq	r8, r7, r8, asr #4
   556b0:	andeq	r5, r6, r0, ror #16
   556b4:	andeq	r5, r6, r0, lsl #17
   556b8:	andeq	r8, r7, r0, lsr #2
   556bc:	muleq	r6, ip, r8
   556c0:	andeq	r4, r5, r8, asr r7
   556c4:	ldrdeq	ip, [r5], -r0
   556c8:	andeq	r5, r6, r4, lsl r8
   556cc:	andeq	r5, r6, r8, lsr r8
   556d0:			; <UNDEFINED> instruction: 0x000658b8
   556d4:	cmp	r0, #0
   556d8:	bxeq	lr
   556dc:	ldr	r2, [r0, #76]	; 0x4c
   556e0:	cmp	r2, #0
   556e4:	bne	556f0 <ftello64@plt+0x4199c>
   556e8:	b	55714 <ftello64@plt+0x419c0>
   556ec:	mov	r2, r3
   556f0:	ldr	r3, [r2, #76]	; 0x4c
   556f4:	cmp	r3, #0
   556f8:	bne	556ec <ftello64@plt+0x41998>
   556fc:	ldr	r3, [pc, #48]	; 55734 <ftello64@plt+0x419e0>
   55700:	ldr	r1, [r2, #60]	; 0x3c
   55704:	cmp	r1, r3
   55708:	beq	5571c <ftello64@plt+0x419c8>
   5570c:	mov	r0, #0
   55710:	bx	lr
   55714:	mov	r2, r0
   55718:	b	556fc <ftello64@plt+0x419a8>
   5571c:	ldr	r0, [r2, #64]	; 0x40
   55720:	ldr	r3, [r0, #16]
   55724:	cmp	r3, #0
   55728:	bne	5570c <ftello64@plt+0x419b8>
   5572c:	add	r0, r0, #20
   55730:	bx	lr
   55734:	andeq	r4, r5, r8, asr r7
   55738:	ldr	r3, [pc, #32]	; 55760 <ftello64@plt+0x41a0c>
   5573c:	ldr	r3, [r3]
   55740:	cmp	r3, #0
   55744:	beq	55758 <ftello64@plt+0x41a04>
   55748:	push	{r4, lr}
   5574c:	bl	54d30 <ftello64@plt+0x40fdc>
   55750:	mov	r0, #0
   55754:	pop	{r4, pc}
   55758:	mov	r0, #0
   5575c:	bx	lr
   55760:	andeq	r8, r7, r8, asr #4
   55764:	cmp	r0, #3
   55768:	push	{r4, r5, r6, lr}
   5576c:	bhi	557cc <ftello64@plt+0x41a78>
   55770:	cmp	r1, #0
   55774:	mov	r5, r1
   55778:	beq	557e0 <ftello64@plt+0x41a8c>
   5577c:	mov	r6, r0
   55780:	mov	r1, #88	; 0x58
   55784:	mov	r0, #1
   55788:	bl	13c10 <gcry_xcalloc@plt>
   5578c:	mov	r4, r0
   55790:	mov	r0, r5
   55794:	str	r6, [r4]
   55798:	bl	131cc <gcry_xmalloc@plt>
   5579c:	ldr	r1, [pc, #68]	; 557e8 <ftello64@plt+0x41a94>
   557a0:	mov	r2, #0
   557a4:	str	r5, [r4, #36]	; 0x24
   557a8:	ldr	r3, [r1, #4]
   557ac:	str	r2, [r4, #84]	; 0x54
   557b0:	add	r3, r3, #1
   557b4:	str	r3, [r1, #4]
   557b8:	str	r3, [r4, #80]	; 0x50
   557bc:	str	r2, [r4, #72]	; 0x48
   557c0:	str	r0, [r4, #48]	; 0x30
   557c4:	mov	r0, r4
   557c8:	pop	{r4, r5, r6, pc}
   557cc:	ldr	r3, [pc, #24]	; 557ec <ftello64@plt+0x41a98>
   557d0:	mov	r2, #1104	; 0x450
   557d4:	ldr	r1, [pc, #20]	; 557f0 <ftello64@plt+0x41a9c>
   557d8:	ldr	r0, [pc, #20]	; 557f4 <ftello64@plt+0x41aa0>
   557dc:	bl	13d3c <__assert_fail@plt>
   557e0:	ldr	r0, [pc, #16]	; 557f8 <ftello64@plt+0x41aa4>
   557e4:	bl	4ec2c <ftello64@plt+0x3aed8>
   557e8:	andeq	r8, r7, r0, lsr #2
   557ec:	andeq	r5, r6, ip, ror #6
   557f0:	andeq	r5, r6, r8, asr #9
   557f4:	andeq	r5, r6, r0, asr #17
   557f8:	andeq	r5, r6, r4, lsr #18
   557fc:	mov	r3, r1
   55800:	push	{r4, r5, r6, r7, r8, lr}
   55804:	mov	r1, #119	; 0x77
   55808:	sub	sp, sp, #8
   5580c:	mov	r6, r0
   55810:	mov	r0, r3
   55814:	mov	r7, r2
   55818:	bl	13838 <strchr@plt>
   5581c:	mov	r1, #8192	; 0x2000
   55820:	cmp	r0, #0
   55824:	movne	r0, #2
   55828:	moveq	r0, #0
   5582c:	bl	55764 <ftello64@plt+0x41a10>
   55830:	mov	r5, r0
   55834:	mov	r0, #44	; 0x2c
   55838:	bl	131cc <gcry_xmalloc@plt>
   5583c:	mov	ip, #1
   55840:	mov	r1, ip
   55844:	ldr	r3, [pc, #144]	; 558dc <ftello64@plt+0x41b88>
   55848:	mvn	r2, #0
   5584c:	str	r6, [sp]
   55850:	mov	r4, r0
   55854:	add	r8, r0, #20
   55858:	mov	r0, r8
   5585c:	str	r6, [r4]
   55860:	str	r7, [r4, #4]
   55864:	str	ip, [r4, #16]
   55868:	bl	138d4 <__sprintf_chk@plt>
   5586c:	ldr	r1, [pc, #108]	; 558e0 <ftello64@plt+0x41b8c>
   55870:	mov	r3, #0
   55874:	ldr	r2, [pc, #104]	; 558e4 <ftello64@plt+0x41b90>
   55878:	ldr	r1, [r1]
   5587c:	str	r4, [r5, #64]	; 0x40
   55880:	cmp	r1, r3
   55884:	str	r2, [r5, #60]	; 0x3c
   55888:	str	r3, [r4, #12]
   5588c:	str	r3, [r4, #4]
   55890:	str	r3, [r4, #8]
   55894:	beq	558bc <ftello64@plt+0x41b68>
   55898:	ldr	r0, [pc, #72]	; 558e8 <ftello64@plt+0x41b94>
   5589c:	cmp	r7, #0
   558a0:	ldr	r1, [r5, #80]	; 0x50
   558a4:	ldr	r2, [r5, #84]	; 0x54
   558a8:	ldr	r3, [pc, #60]	; 558ec <ftello64@plt+0x41b98>
   558ac:	str	r8, [sp]
   558b0:	movne	r3, r0
   558b4:	ldr	r0, [pc, #52]	; 558f0 <ftello64@plt+0x41b9c>
   558b8:	bl	4ec70 <ftello64@plt+0x3af1c>
   558bc:	mov	r3, #0
   558c0:	mov	r2, #1
   558c4:	mov	r1, #3
   558c8:	mov	r0, r5
   558cc:	bl	55464 <ftello64@plt+0x41710>
   558d0:	mov	r0, r5
   558d4:	add	sp, sp, #8
   558d8:	pop	{r4, r5, r6, r7, r8, pc}
   558dc:	andeq	r0, r6, r8, ror #5
   558e0:	andeq	r8, r7, r8, asr #4
   558e4:	andeq	r4, r5, r8, asr r7
   558e8:	andeq	r5, r6, ip, asr #18
   558ec:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   558f0:	andeq	r5, r6, r0, asr r9
   558f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   558f8:	subs	r7, r1, #0
   558fc:	ldr	r8, [pc, #684]	; 55bb0 <ftello64@plt+0x41e5c>
   55900:	sub	sp, sp, #48	; 0x30
   55904:	mov	r4, r0
   55908:	ldr	r1, [r8]
   5590c:	mov	r9, r2
   55910:	mov	r6, r3
   55914:	str	r1, [sp, #44]	; 0x2c
   55918:	beq	55a60 <ftello64@plt+0x41d0c>
   5591c:	cmp	r0, #0
   55920:	beq	559c0 <ftello64@plt+0x41c6c>
   55924:	ldrb	r3, [r0]
   55928:	cmp	r3, #45	; 0x2d
   5592c:	beq	559b4 <ftello64@plt+0x41c60>
   55930:	mov	r2, #1
   55934:	mov	r1, #0
   55938:	mov	r0, r4
   5593c:	bl	4f5b8 <ftello64@plt+0x3b864>
   55940:	cmn	r0, #1
   55944:	bne	55b14 <ftello64@plt+0x41dc0>
   55948:	cmp	r9, #0
   5594c:	bne	55a70 <ftello64@plt+0x41d1c>
   55950:	ldr	r3, [pc, #604]	; 55bb4 <ftello64@plt+0x41e60>
   55954:	ldr	r5, [r3]
   55958:	cmp	r5, #0
   5595c:	beq	5598c <ftello64@plt+0x41c38>
   55960:	ldr	r7, [r5, #4]
   55964:	cmn	r7, #1
   55968:	beq	55980 <ftello64@plt+0x41c2c>
   5596c:	mov	r1, r4
   55970:	add	r0, r5, #8
   55974:	bl	1328c <strcmp@plt>
   55978:	cmp	r0, #0
   5597c:	beq	55b28 <ftello64@plt+0x41dd4>
   55980:	ldr	r5, [r5]
   55984:	cmp	r5, #0
   55988:	bne	55960 <ftello64@plt+0x41c0c>
   5598c:	ldr	sl, [pc, #548]	; 55bb8 <ftello64@plt+0x41e64>
   55990:	ldr	r3, [sl]
   55994:	cmp	r3, #0
   55998:	bne	55b8c <ftello64@plt+0x41e38>
   5599c:	mov	r1, r6
   559a0:	mov	r2, #0
   559a4:	mov	r0, r4
   559a8:	bl	553c8 <ftello64@plt+0x41674>
   559ac:	mov	r7, r0
   559b0:	b	55a84 <ftello64@plt+0x41d30>
   559b4:	ldrb	r3, [r0, #1]
   559b8:	cmp	r3, #0
   559bc:	bne	55930 <ftello64@plt+0x41bdc>
   559c0:	ldr	r3, [pc, #500]	; 55bbc <ftello64@plt+0x41e68>
   559c4:	cmp	r9, #0
   559c8:	mov	r1, #8192	; 0x2000
   559cc:	mov	r0, r9
   559d0:	moveq	r7, #0
   559d4:	ldr	r4, [pc, #484]	; 55bc0 <ftello64@plt+0x41e6c>
   559d8:	movne	r4, r3
   559dc:	bl	55764 <ftello64@plt+0x41a10>
   559e0:	ldr	sl, [pc, #464]	; 55bb8 <ftello64@plt+0x41e64>
   559e4:	mov	r6, r0
   559e8:	mov	r0, r4
   559ec:	bl	13814 <strlen@plt>
   559f0:	mov	r9, r0
   559f4:	add	r0, r0, #24
   559f8:	bl	131cc <gcry_xmalloc@plt>
   559fc:	mov	r3, #1
   55a00:	add	r2, r9, r3
   55a04:	mov	r1, r4
   55a08:	str	r7, [r0]
   55a0c:	str	r3, [r0, #16]
   55a10:	mov	r5, r0
   55a14:	add	r0, r0, #20
   55a18:	bl	133e8 <memcpy@plt>
   55a1c:	ldr	r3, [sl]
   55a20:	ldr	r2, [pc, #412]	; 55bc4 <ftello64@plt+0x41e70>
   55a24:	cmp	r3, #0
   55a28:	mov	r3, #0
   55a2c:	str	r5, [r6, #64]	; 0x40
   55a30:	str	r2, [r6, #60]	; 0x3c
   55a34:	str	r3, [r5, #12]
   55a38:	str	r3, [r5, #4]
   55a3c:	str	r3, [r5, #8]
   55a40:	bne	55adc <ftello64@plt+0x41d88>
   55a44:	ldr	r2, [sp, #44]	; 0x2c
   55a48:	ldr	r3, [r8]
   55a4c:	mov	r0, r6
   55a50:	cmp	r2, r3
   55a54:	bne	55bac <ftello64@plt+0x41e58>
   55a58:	add	sp, sp, #48	; 0x30
   55a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   55a60:	cmp	r0, #0
   55a64:	bne	55948 <ftello64@plt+0x41bf4>
   55a68:	mov	r6, #0
   55a6c:	b	55a44 <ftello64@plt+0x41cf0>
   55a70:	mov	r1, r6
   55a74:	ldr	r2, [sp, #80]	; 0x50
   55a78:	mov	r0, r4
   55a7c:	bl	553c8 <ftello64@plt+0x41674>
   55a80:	mov	r7, r0
   55a84:	cmn	r7, #1
   55a88:	beq	55a68 <ftello64@plt+0x41d14>
   55a8c:	ldr	sl, [pc, #292]	; 55bb8 <ftello64@plt+0x41e64>
   55a90:	mov	r1, #8192	; 0x2000
   55a94:	mov	r0, r9
   55a98:	bl	55764 <ftello64@plt+0x41a10>
   55a9c:	mov	r6, r0
   55aa0:	mov	r0, r4
   55aa4:	bl	13814 <strlen@plt>
   55aa8:	add	r0, r0, #24
   55aac:	bl	131cc <gcry_xmalloc@plt>
   55ab0:	mov	r3, #0
   55ab4:	mov	r1, r4
   55ab8:	str	r3, [r0, #16]
   55abc:	str	r7, [r0]
   55ac0:	mov	r5, r0
   55ac4:	add	r0, r0, #20
   55ac8:	bl	135e0 <strcpy@plt>
   55acc:	mov	r0, r4
   55ad0:	bl	139d0 <gcry_xstrdup@plt>
   55ad4:	str	r0, [r6, #72]	; 0x48
   55ad8:	b	55a1c <ftello64@plt+0x41cc8>
   55adc:	add	r1, sp, #12
   55ae0:	mov	r0, r6
   55ae4:	ldr	r7, [r6, #80]	; 0x50
   55ae8:	ldr	r9, [r6, #84]	; 0x54
   55aec:	bl	54cb0 <ftello64@plt+0x40f5c>
   55af0:	ldr	r3, [r5]
   55af4:	mov	r2, r9
   55af8:	str	r3, [sp, #4]
   55afc:	mov	r1, r7
   55b00:	mov	r3, r4
   55b04:	str	r0, [sp]
   55b08:	ldr	r0, [pc, #184]	; 55bc8 <ftello64@plt+0x41e74>
   55b0c:	bl	4ec70 <ftello64@plt+0x3af1c>
   55b10:	b	55a44 <ftello64@plt+0x41cf0>
   55b14:	mov	r1, r6
   55b18:	mov	r2, #0
   55b1c:	bl	557fc <ftello64@plt+0x41aa8>
   55b20:	mov	r6, r0
   55b24:	b	55a44 <ftello64@plt+0x41cf0>
   55b28:	ldr	sl, [pc, #136]	; 55bb8 <ftello64@plt+0x41e64>
   55b2c:	mvn	r3, #0
   55b30:	str	r3, [r5, #4]
   55b34:	ldr	r3, [sl]
   55b38:	cmp	r3, #0
   55b3c:	bne	55b9c <ftello64@plt+0x41e48>
   55b40:	mov	r6, #0
   55b44:	mov	r2, #0
   55b48:	mov	r3, #0
   55b4c:	str	r6, [sp]
   55b50:	mov	r0, r7
   55b54:	bl	135b0 <lseek64@plt>
   55b58:	mvn	r3, #0
   55b5c:	mvn	r2, #0
   55b60:	cmp	r1, r3
   55b64:	cmpeq	r0, r2
   55b68:	bne	55a90 <ftello64@plt+0x41d3c>
   55b6c:	bl	138b0 <__errno_location@plt>
   55b70:	ldr	r0, [r0]
   55b74:	bl	136e8 <strerror@plt>
   55b78:	mov	r1, r7
   55b7c:	mov	r2, r0
   55b80:	ldr	r0, [pc, #68]	; 55bcc <ftello64@plt+0x41e78>
   55b84:	bl	4eb24 <ftello64@plt+0x3add0>
   55b88:	b	55a44 <ftello64@plt+0x41cf0>
   55b8c:	mov	r1, r4
   55b90:	ldr	r0, [pc, #56]	; 55bd0 <ftello64@plt+0x41e7c>
   55b94:	bl	4ec70 <ftello64@plt+0x3af1c>
   55b98:	b	5599c <ftello64@plt+0x41c48>
   55b9c:	mov	r1, r4
   55ba0:	ldr	r0, [pc, #44]	; 55bd4 <ftello64@plt+0x41e80>
   55ba4:	bl	4ec70 <ftello64@plt+0x3af1c>
   55ba8:	b	55b40 <ftello64@plt+0x41dec>
   55bac:	bl	134b4 <__stack_chk_fail@plt>
   55bb0:	andeq	r6, r7, r8, ror #19
   55bb4:	andeq	r8, r7, r0, lsr #2
   55bb8:	andeq	r8, r7, r8, asr #4
   55bbc:	andeq	r0, r6, r4, lsl #6
   55bc0:	muleq	r6, ip, r2
   55bc4:	andeq	r4, r5, r8, asr r7
   55bc8:	andeq	r5, r6, r8, asr #19
   55bcc:	muleq	r6, r0, r9
   55bd0:	andeq	r5, r6, r8, lsr #19
   55bd4:	andeq	r5, r6, ip, ror #18
   55bd8:	ldr	r3, [pc, #324]	; 55d24 <ftello64@plt+0x41fd0>
   55bdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55be0:	sub	sp, sp, #52	; 0x34
   55be4:	ldr	r3, [r3]
   55be8:	mov	r6, #0
   55bec:	subs	r4, r0, #0
   55bf0:	str	r6, [sp, #8]
   55bf4:	str	r3, [sp, #44]	; 0x2c
   55bf8:	beq	55cfc <ftello64@plt+0x41fa8>
   55bfc:	ldr	r8, [pc, #292]	; 55d28 <ftello64@plt+0x41fd4>
   55c00:	ldr	sl, [pc, #292]	; 55d2c <ftello64@plt+0x41fd8>
   55c04:	ldr	r9, [pc, #292]	; 55d30 <ftello64@plt+0x41fdc>
   55c08:	b	55c90 <ftello64@plt+0x41f3c>
   55c0c:	ldr	r7, [r4, #60]	; 0x3c
   55c10:	cmp	r7, #0
   55c14:	beq	55c58 <ftello64@plt+0x41f04>
   55c18:	add	r3, sp, #8
   55c1c:	ldr	r2, [r4, #76]	; 0x4c
   55c20:	ldr	r0, [r4, #64]	; 0x40
   55c24:	mov	r1, #2
   55c28:	str	r3, [sp]
   55c2c:	mov	r3, #0
   55c30:	blx	r7
   55c34:	subs	r7, r0, #0
   55c38:	beq	55c58 <ftello64@plt+0x41f04>
   55c3c:	mov	r0, r6
   55c40:	bl	13b50 <gpg_strerror@plt>
   55c44:	mov	r1, r0
   55c48:	mov	r0, r9
   55c4c:	bl	4eb24 <ftello64@plt+0x3add0>
   55c50:	cmp	r6, #0
   55c54:	moveq	r6, r7
   55c58:	ldr	r0, [r4, #72]	; 0x48
   55c5c:	bl	13448 <gcry_free@plt>
   55c60:	ldr	r0, [r4, #48]	; 0x30
   55c64:	cmp	r0, #0
   55c68:	beq	55c80 <ftello64@plt+0x41f2c>
   55c6c:	ldr	r2, [r4, #36]	; 0x24
   55c70:	mov	r1, #0
   55c74:	bl	13904 <memset@plt>
   55c78:	ldr	r0, [r4, #48]	; 0x30
   55c7c:	bl	13448 <gcry_free@plt>
   55c80:	mov	r0, r4
   55c84:	bl	13448 <gcry_free@plt>
   55c88:	subs	r4, r5, #0
   55c8c:	beq	55d00 <ftello64@plt+0x41fac>
   55c90:	ldr	r3, [r4]
   55c94:	ldr	r5, [r4, #76]	; 0x4c
   55c98:	cmp	r3, #2
   55c9c:	beq	55cd8 <ftello64@plt+0x41f84>
   55ca0:	ldr	r3, [r8]
   55ca4:	cmp	r3, #0
   55ca8:	beq	55c0c <ftello64@plt+0x41eb8>
   55cac:	add	r1, sp, #12
   55cb0:	mov	r0, r4
   55cb4:	ldr	r7, [r4, #80]	; 0x50
   55cb8:	ldr	fp, [r4, #84]	; 0x54
   55cbc:	bl	54cb0 <ftello64@plt+0x40f5c>
   55cc0:	mov	r2, fp
   55cc4:	mov	r1, r7
   55cc8:	mov	r3, r0
   55ccc:	mov	r0, sl
   55cd0:	bl	4ec70 <ftello64@plt+0x3af1c>
   55cd4:	b	55c0c <ftello64@plt+0x41eb8>
   55cd8:	mov	r0, r4
   55cdc:	bl	5463c <ftello64@plt+0x408e8>
   55ce0:	subs	r6, r0, #0
   55ce4:	beq	55ca0 <ftello64@plt+0x41f4c>
   55ce8:	bl	13b50 <gpg_strerror@plt>
   55cec:	mov	r1, r0
   55cf0:	ldr	r0, [pc, #60]	; 55d34 <ftello64@plt+0x41fe0>
   55cf4:	bl	4eb24 <ftello64@plt+0x3add0>
   55cf8:	b	55ca0 <ftello64@plt+0x41f4c>
   55cfc:	mov	r6, r4
   55d00:	ldr	r3, [pc, #28]	; 55d24 <ftello64@plt+0x41fd0>
   55d04:	ldr	r2, [sp, #44]	; 0x2c
   55d08:	mov	r0, r6
   55d0c:	ldr	r3, [r3]
   55d10:	cmp	r2, r3
   55d14:	bne	55d20 <ftello64@plt+0x41fcc>
   55d18:	add	sp, sp, #52	; 0x34
   55d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55d20:	bl	134b4 <__stack_chk_fail@plt>
   55d24:	andeq	r6, r7, r8, ror #19
   55d28:	andeq	r8, r7, r8, asr #4
   55d2c:	andeq	r5, r6, r4, lsl sl
   55d30:	andeq	r5, r6, r0, lsr sl
   55d34:	strdeq	r5, [r6], -r0
   55d38:	push	{r4, r5, r6, r7, r8, lr}
   55d3c:	sub	sp, sp, #16
   55d40:	ldr	r8, [pc, #172]	; 55df4 <ftello64@plt+0x420a0>
   55d44:	subs	r7, r0, #0
   55d48:	ldr	r3, [r8]
   55d4c:	str	r3, [sp, #12]
   55d50:	beq	55d9c <ftello64@plt+0x42048>
   55d54:	ldr	r3, [r7]
   55d58:	cmp	r3, #2
   55d5c:	beq	55dbc <ftello64@plt+0x42068>
   55d60:	mov	r4, r7
   55d64:	add	r6, sp, #8
   55d68:	ldr	r5, [r4, #60]	; 0x3c
   55d6c:	ldr	r2, [r4, #76]	; 0x4c
   55d70:	cmp	r5, #0
   55d74:	moveq	r4, r2
   55d78:	beq	55d94 <ftello64@plt+0x42040>
   55d7c:	ldr	r0, [r4, #64]	; 0x40
   55d80:	mov	r3, #0
   55d84:	str	r6, [sp]
   55d88:	mov	r1, #6
   55d8c:	blx	r5
   55d90:	ldr	r4, [r4, #76]	; 0x4c
   55d94:	cmp	r4, #0
   55d98:	bne	55d68 <ftello64@plt+0x42014>
   55d9c:	mov	r0, r7
   55da0:	bl	55bd8 <ftello64@plt+0x41e84>
   55da4:	ldr	r2, [sp, #12]
   55da8:	ldr	r3, [r8]
   55dac:	cmp	r2, r3
   55db0:	bne	55df0 <ftello64@plt+0x4209c>
   55db4:	add	sp, sp, #16
   55db8:	pop	{r4, r5, r6, r7, r8, pc}
   55dbc:	ldr	r3, [r7, #72]	; 0x48
   55dc0:	cmp	r3, #0
   55dc4:	beq	55de0 <ftello64@plt+0x4208c>
   55dc8:	ldrb	r2, [r3]
   55dcc:	cmp	r2, #0
   55dd0:	beq	55d60 <ftello64@plt+0x4200c>
   55dd4:	mov	r0, r3
   55dd8:	bl	13b98 <remove@plt>
   55ddc:	b	55d60 <ftello64@plt+0x4200c>
   55de0:	bl	556d4 <ftello64@plt+0x41980>
   55de4:	subs	r3, r0, #0
   55de8:	beq	55d60 <ftello64@plt+0x4200c>
   55dec:	b	55dc8 <ftello64@plt+0x42074>
   55df0:	bl	134b4 <__stack_chk_fail@plt>
   55df4:	andeq	r6, r7, r8, ror #19
   55df8:	mov	r1, #8192	; 0x2000
   55dfc:	mov	r0, #3
   55e00:	b	55764 <ftello64@plt+0x41a10>
   55e04:	push	{r4, r5, r6, lr}
   55e08:	mov	r4, r0
   55e0c:	mov	r0, #1
   55e10:	mov	r6, r1
   55e14:	bl	55764 <ftello64@plt+0x41a10>
   55e18:	ldr	r3, [r0, #36]	; 0x24
   55e1c:	cmp	r3, r6
   55e20:	bne	55e5c <ftello64@plt+0x42108>
   55e24:	cmp	r6, #0
   55e28:	addne	r5, r4, r6
   55e2c:	subne	r5, r5, #1
   55e30:	subne	r3, r4, #1
   55e34:	rsbne	lr, r4, #1
   55e38:	beq	55e54 <ftello64@plt+0x42100>
   55e3c:	add	r2, lr, r3
   55e40:	ldrb	ip, [r3, #1]!
   55e44:	ldr	r1, [r0, #48]	; 0x30
   55e48:	cmp	r3, r5
   55e4c:	strb	ip, [r1, r2]
   55e50:	bne	55e3c <ftello64@plt+0x420e8>
   55e54:	str	r6, [r0, #44]	; 0x2c
   55e58:	pop	{r4, r5, r6, pc}
   55e5c:	ldr	r3, [pc, #12]	; 55e70 <ftello64@plt+0x4211c>
   55e60:	ldr	r2, [pc, #12]	; 55e74 <ftello64@plt+0x42120>
   55e64:	ldr	r1, [pc, #12]	; 55e78 <ftello64@plt+0x42124>
   55e68:	ldr	r0, [pc, #12]	; 55e7c <ftello64@plt+0x42128>
   55e6c:	bl	13d3c <__assert_fail@plt>
   55e70:	andeq	r5, r6, r8, ror r3
   55e74:	andeq	r0, r0, sl, asr #9
   55e78:	andeq	r5, r6, r8, asr #9
   55e7c:	andeq	r5, r6, r4, asr sl
   55e80:	cmp	r0, #0
   55e84:	beq	55ebc <ftello64@plt+0x42168>
   55e88:	ldrb	r3, [r0]
   55e8c:	cmp	r3, #45	; 0x2d
   55e90:	bne	55ea0 <ftello64@plt+0x4214c>
   55e94:	ldrb	r3, [r0, #1]
   55e98:	cmp	r3, #0
   55e9c:	beq	55ebc <ftello64@plt+0x42168>
   55ea0:	push	{r4, lr}
   55ea4:	mov	r2, #1
   55ea8:	mov	r1, #0
   55eac:	bl	4f5b8 <ftello64@plt+0x3b864>
   55eb0:	adds	r0, r0, #1
   55eb4:	movne	r0, #1
   55eb8:	pop	{r4, pc}
   55ebc:	mov	r0, #1
   55ec0:	bx	lr
   55ec4:	push	{lr}		; (str lr, [sp, #-4]!)
   55ec8:	sub	sp, sp, #12
   55ecc:	mov	r2, #0
   55ed0:	str	r2, [sp]
   55ed4:	ldr	r3, [pc, #12]	; 55ee8 <ftello64@plt+0x42194>
   55ed8:	mov	r1, #1
   55edc:	bl	558f4 <ftello64@plt+0x41ba0>
   55ee0:	add	sp, sp, #12
   55ee4:	pop	{pc}		; (ldr pc, [sp], #4)
   55ee8:	strheq	sp, [r5], -r0
   55eec:	push	{lr}		; (str lr, [sp, #-4]!)
   55ef0:	sub	sp, sp, #12
   55ef4:	ldr	r3, [pc, #20]	; 55f10 <ftello64@plt+0x421bc>
   55ef8:	str	r1, [sp]
   55efc:	mov	r2, #2
   55f00:	mov	r1, #1
   55f04:	bl	558f4 <ftello64@plt+0x41ba0>
   55f08:	add	sp, sp, #12
   55f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   55f10:	andeq	sp, r5, r4, lsr r1
   55f14:	push	{lr}		; (str lr, [sp, #-4]!)
   55f18:	sub	sp, sp, #12
   55f1c:	mov	r1, #0
   55f20:	str	r1, [sp]
   55f24:	ldr	r3, [pc, #12]	; 55f38 <ftello64@plt+0x421e4>
   55f28:	mov	r2, #2
   55f2c:	bl	558f4 <ftello64@plt+0x41ba0>
   55f30:	add	sp, sp, #12
   55f34:	pop	{pc}		; (ldr pc, [sp], #4)
   55f38:	andeq	r3, r6, r0, lsl r9
   55f3c:	mov	r2, #0
   55f40:	b	557fc <ftello64@plt+0x41aa8>
   55f44:	mov	r2, #1
   55f48:	b	557fc <ftello64@plt+0x41aa8>
   55f4c:	mov	r3, r1
   55f50:	push	{r4, r5, r6, r7, r8, lr}
   55f54:	mov	r1, #119	; 0x77
   55f58:	sub	sp, sp, #8
   55f5c:	mov	r6, r0
   55f60:	mov	r0, r3
   55f64:	mov	r7, r2
   55f68:	bl	13838 <strchr@plt>
   55f6c:	mov	r1, #8192	; 0x2000
   55f70:	cmp	r0, #0
   55f74:	movne	r0, #2
   55f78:	moveq	r0, #0
   55f7c:	bl	55764 <ftello64@plt+0x41a10>
   55f80:	mov	r5, r0
   55f84:	mov	r0, #54	; 0x36
   55f88:	bl	13214 <gcry_malloc@plt>
   55f8c:	mov	ip, #1
   55f90:	mov	r1, ip
   55f94:	ldr	r3, [pc, #120]	; 56014 <ftello64@plt+0x422c0>
   55f98:	mvn	r2, #0
   55f9c:	str	r6, [sp]
   55fa0:	mov	r4, r0
   55fa4:	add	r8, r0, #20
   55fa8:	mov	r0, r8
   55fac:	str	r6, [r4]
   55fb0:	str	r7, [r4, #4]
   55fb4:	str	ip, [r4, #16]
   55fb8:	bl	138d4 <__sprintf_chk@plt>
   55fbc:	ldr	r1, [pc, #84]	; 56018 <ftello64@plt+0x422c4>
   55fc0:	mov	r3, #0
   55fc4:	ldr	r2, [pc, #80]	; 5601c <ftello64@plt+0x422c8>
   55fc8:	ldr	r1, [r1]
   55fcc:	str	r4, [r5, #64]	; 0x40
   55fd0:	cmp	r1, r3
   55fd4:	str	r2, [r5, #60]	; 0x3c
   55fd8:	str	r3, [r4, #12]
   55fdc:	str	r3, [r4, #8]
   55fe0:	beq	56008 <ftello64@plt+0x422b4>
   55fe4:	ldr	r0, [pc, #52]	; 56020 <ftello64@plt+0x422cc>
   55fe8:	cmp	r7, #0
   55fec:	ldr	r1, [r5, #80]	; 0x50
   55ff0:	ldr	r2, [r5, #84]	; 0x54
   55ff4:	ldr	r3, [pc, #40]	; 56024 <ftello64@plt+0x422d0>
   55ff8:	str	r8, [sp]
   55ffc:	movne	r3, r0
   56000:	ldr	r0, [pc, #32]	; 56028 <ftello64@plt+0x422d4>
   56004:	bl	4ec70 <ftello64@plt+0x3af1c>
   56008:	mov	r0, r5
   5600c:	add	sp, sp, #8
   56010:	pop	{r4, r5, r6, r7, r8, pc}
   56014:	andeq	r5, r6, r8, ror #20
   56018:	andeq	r8, r7, r8, asr #4
   5601c:	andeq	r4, r5, r8, ror sl
   56020:	andeq	r5, r6, ip, asr #18
   56024:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   56028:	andeq	r5, r6, r0, ror sl
   5602c:	b	55f3c <ftello64@plt+0x421e8>
   56030:	push	{r4, r5, r6, r7, r8, lr}
   56034:	sub	sp, sp, #48	; 0x30
   56038:	ldr	r4, [pc, #212]	; 56114 <ftello64@plt+0x423c0>
   5603c:	cmp	r1, #1
   56040:	ldr	ip, [r4]
   56044:	str	ip, [sp, #44]	; 0x2c
   56048:	beq	56068 <ftello64@plt+0x42314>
   5604c:	bl	55464 <ftello64@plt+0x41710>
   56050:	ldr	r2, [sp, #44]	; 0x2c
   56054:	ldr	r3, [r4]
   56058:	cmp	r2, r3
   5605c:	bne	56110 <ftello64@plt+0x423bc>
   56060:	add	sp, sp, #48	; 0x30
   56064:	pop	{r4, r5, r6, r7, r8, pc}
   56068:	ldr	r3, [pc, #168]	; 56118 <ftello64@plt+0x423c4>
   5606c:	mov	r5, r0
   56070:	mov	r6, r2
   56074:	ldr	r3, [r3]
   56078:	cmp	r3, #0
   5607c:	bne	560c0 <ftello64@plt+0x4236c>
   56080:	cmp	r5, #0
   56084:	beq	560b8 <ftello64@plt+0x42364>
   56088:	ldr	r2, [r5, #76]	; 0x4c
   5608c:	cmp	r2, #0
   56090:	bne	5609c <ftello64@plt+0x42348>
   56094:	b	560f8 <ftello64@plt+0x423a4>
   56098:	mov	r2, r3
   5609c:	ldr	r3, [r2, #76]	; 0x4c
   560a0:	cmp	r3, #0
   560a4:	bne	56098 <ftello64@plt+0x42344>
   560a8:	ldr	r3, [pc, #108]	; 5611c <ftello64@plt+0x423c8>
   560ac:	ldr	r1, [r2, #60]	; 0x3c
   560b0:	cmp	r1, r3
   560b4:	beq	56100 <ftello64@plt+0x423ac>
   560b8:	mvn	r0, #0
   560bc:	b	56050 <ftello64@plt+0x422fc>
   560c0:	cmp	r0, #0
   560c4:	mvneq	r7, #0
   560c8:	add	r1, sp, #12
   560cc:	ldrne	r7, [r0, #80]	; 0x50
   560d0:	ldrne	r8, [r0, #84]	; 0x54
   560d4:	moveq	r8, r7
   560d8:	bl	54cb0 <ftello64@plt+0x40f5c>
   560dc:	str	r6, [sp]
   560e0:	mov	r2, r8
   560e4:	mov	r1, r7
   560e8:	mov	r3, r0
   560ec:	ldr	r0, [pc, #44]	; 56120 <ftello64@plt+0x423cc>
   560f0:	bl	4ec70 <ftello64@plt+0x3af1c>
   560f4:	b	56080 <ftello64@plt+0x4232c>
   560f8:	mov	r2, r5
   560fc:	b	560a8 <ftello64@plt+0x42354>
   56100:	ldr	r3, [r2, #64]	; 0x40
   56104:	mov	r0, #0
   56108:	str	r6, [r3, #4]
   5610c:	b	56050 <ftello64@plt+0x422fc>
   56110:	bl	134b4 <__stack_chk_fail@plt>
   56114:	andeq	r6, r7, r8, ror #19
   56118:	andeq	r8, r7, r8, asr #4
   5611c:	andeq	r4, r5, r8, asr r7
   56120:	andeq	r5, r6, ip, lsl #21
   56124:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   56128:	sub	sp, sp, #48	; 0x30
   5612c:	ldr	r7, [pc, #492]	; 56320 <ftello64@plt+0x425cc>
   56130:	ldr	lr, [r0]
   56134:	mov	ip, #0
   56138:	cmp	lr, #2
   5613c:	ldr	lr, [r7]
   56140:	mov	r4, r0
   56144:	mov	r6, r1
   56148:	mov	r9, r2
   5614c:	mov	r8, r3
   56150:	str	lr, [sp, #44]	; 0x2c
   56154:	str	ip, [sp, #8]
   56158:	beq	562e0 <ftello64@plt+0x4258c>
   5615c:	ldr	r3, [r4, #84]	; 0x54
   56160:	cmp	r3, #63	; 0x3f
   56164:	bgt	562f8 <ftello64@plt+0x425a4>
   56168:	mov	r0, #88	; 0x58
   5616c:	bl	131cc <gcry_xmalloc@plt>
   56170:	mov	r2, #88	; 0x58
   56174:	mov	r1, r4
   56178:	mov	r5, r0
   5617c:	bl	133e8 <memcpy@plt>
   56180:	ldr	r0, [r4, #72]	; 0x48
   56184:	cmp	r0, #0
   56188:	beq	56190 <ftello64@plt+0x4243c>
   5618c:	bl	139d0 <gcry_xstrdup@plt>
   56190:	ldr	r2, [r4]
   56194:	mov	r3, #0
   56198:	cmp	r2, #3
   5619c:	str	r0, [r5, #72]	; 0x48
   561a0:	str	r3, [r4, #60]	; 0x3c
   561a4:	str	r3, [r4, #64]	; 0x40
   561a8:	str	r3, [r4, #68]	; 0x44
   561ac:	str	r3, [r4, #52]	; 0x34
   561b0:	beq	5628c <ftello64@plt+0x42538>
   561b4:	cmp	r2, #1
   561b8:	moveq	r2, #8192	; 0x2000
   561bc:	ldrne	r0, [r4, #36]	; 0x24
   561c0:	moveq	r0, r2
   561c4:	streq	r3, [r4]
   561c8:	streq	r2, [r4, #36]	; 0x24
   561cc:	bl	131cc <gcry_xmalloc@plt>
   561d0:	ldr	sl, [pc, #332]	; 56324 <ftello64@plt+0x425d0>
   561d4:	ldr	r3, [r5, #24]
   561d8:	ldr	r1, [r5, #16]
   561dc:	ldr	r2, [r5, #20]
   561e0:	adds	r1, r3, r1
   561e4:	ldr	r3, [r5, #28]
   561e8:	str	r5, [r4, #76]	; 0x4c
   561ec:	ldr	ip, [sl]
   561f0:	ldr	r5, [r5, #84]	; 0x54
   561f4:	adc	r3, r3, r2
   561f8:	str	r9, [r4, #64]	; 0x40
   561fc:	str	r8, [r4, #68]	; 0x44
   56200:	mov	r9, #0
   56204:	mov	r8, #0
   56208:	add	r5, r5, #1
   5620c:	str	r3, [r4, #28]
   56210:	cmp	ip, #0
   56214:	mov	r3, #0
   56218:	str	r6, [r4, #60]	; 0x3c
   5621c:	str	r1, [r4, #24]
   56220:	str	r5, [r4, #84]	; 0x54
   56224:	strd	r8, [r4, #16]
   56228:	strd	r8, [r4, #8]
   5622c:	str	r3, [r4, #44]	; 0x2c
   56230:	str	r3, [r4, #40]	; 0x28
   56234:	str	r3, [r4, #32]
   56238:	str	r0, [r4, #48]	; 0x30
   5623c:	bne	562a0 <ftello64@plt+0x4254c>
   56240:	cmp	r6, #0
   56244:	moveq	r5, r6
   56248:	beq	56270 <ftello64@plt+0x4251c>
   5624c:	add	r3, sp, #8
   56250:	str	r3, [sp]
   56254:	mov	r1, #1
   56258:	mov	r3, #0
   5625c:	ldr	r2, [r4, #76]	; 0x4c
   56260:	ldr	r0, [r4, #64]	; 0x40
   56264:	blx	r6
   56268:	subs	r5, r0, #0
   5626c:	bne	56308 <ftello64@plt+0x425b4>
   56270:	ldr	r2, [sp, #44]	; 0x2c
   56274:	ldr	r3, [r7]
   56278:	mov	r0, r5
   5627c:	cmp	r2, r3
   56280:	bne	5631c <ftello64@plt+0x425c8>
   56284:	add	sp, sp, #48	; 0x30
   56288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5628c:	mov	r3, #2
   56290:	mov	r0, #8192	; 0x2000
   56294:	str	r3, [r4]
   56298:	str	r0, [r4, #36]	; 0x24
   5629c:	b	561cc <ftello64@plt+0x42478>
   562a0:	add	r1, sp, #12
   562a4:	mov	r0, r4
   562a8:	ldr	r6, [r4, #80]	; 0x50
   562ac:	bl	54cb0 <ftello64@plt+0x40f5c>
   562b0:	mov	r2, r5
   562b4:	mov	r1, r6
   562b8:	mov	r3, r0
   562bc:	ldr	r0, [pc, #100]	; 56328 <ftello64@plt+0x425d4>
   562c0:	bl	4ec70 <ftello64@plt+0x3af1c>
   562c4:	ldr	r3, [sl]
   562c8:	cmp	r3, #0
   562cc:	beq	562d8 <ftello64@plt+0x42584>
   562d0:	mov	r0, r4
   562d4:	bl	54d30 <ftello64@plt+0x40fdc>
   562d8:	ldr	r6, [r4, #60]	; 0x3c
   562dc:	b	56240 <ftello64@plt+0x424ec>
   562e0:	bl	5463c <ftello64@plt+0x408e8>
   562e4:	subs	r5, r0, #0
   562e8:	bne	56270 <ftello64@plt+0x4251c>
   562ec:	ldr	r3, [r4, #84]	; 0x54
   562f0:	cmp	r3, #63	; 0x3f
   562f4:	ble	56168 <ftello64@plt+0x42414>
   562f8:	ldr	r0, [pc, #44]	; 5632c <ftello64@plt+0x425d8>
   562fc:	bl	4eb24 <ftello64@plt+0x3add0>
   56300:	mov	r5, #89	; 0x59
   56304:	b	56270 <ftello64@plt+0x4251c>
   56308:	bl	13b50 <gpg_strerror@plt>
   5630c:	mov	r1, r0
   56310:	ldr	r0, [pc, #24]	; 56330 <ftello64@plt+0x425dc>
   56314:	bl	4eb24 <ftello64@plt+0x3add0>
   56318:	b	56270 <ftello64@plt+0x4251c>
   5631c:	bl	134b4 <__stack_chk_fail@plt>
   56320:	andeq	r6, r7, r8, ror #19
   56324:	andeq	r8, r7, r8, asr #4
   56328:	andeq	r5, r6, r4, ror #21
   5632c:			; <UNDEFINED> instruction: 0x00065ab4
   56330:	strdeq	r5, [r6], -ip
   56334:	mov	r3, #0
   56338:	b	56124 <ftello64@plt+0x423d0>
   5633c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   56340:	mov	r6, r1
   56344:	ldr	sl, [pc, #596]	; 565a0 <ftello64@plt+0x4284c>
   56348:	ldr	r9, [pc, #596]	; 565a4 <ftello64@plt+0x42850>
   5634c:	sub	sp, sp, #48	; 0x30
   56350:	ldr	r3, [sl]
   56354:	ldr	r1, [r9]
   56358:	cmp	r3, #0
   5635c:	mov	r3, #0
   56360:	mov	r8, r2
   56364:	str	r1, [sp, #44]	; 0x2c
   56368:	str	r3, [sp, #8]
   5636c:	mov	r7, r0
   56370:	bne	564a0 <ftello64@plt+0x4274c>
   56374:	ldr	r2, [r7]
   56378:	bic	r3, r2, #2
   5637c:	cmp	r3, #1
   56380:	bne	563b0 <ftello64@plt+0x4265c>
   56384:	ldr	r3, [r7, #76]	; 0x4c
   56388:	cmp	r3, #0
   5638c:	bne	5656c <ftello64@plt+0x42818>
   56390:	mov	r5, #0
   56394:	ldr	r2, [sp, #44]	; 0x2c
   56398:	ldr	r3, [r9]
   5639c:	mov	r0, r5
   563a0:	cmp	r2, r3
   563a4:	bne	56580 <ftello64@plt+0x4282c>
   563a8:	add	sp, sp, #48	; 0x30
   563ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   563b0:	ldr	r5, [r7, #60]	; 0x3c
   563b4:	cmp	r5, #0
   563b8:	movne	r4, r7
   563bc:	bne	5641c <ftello64@plt+0x426c8>
   563c0:	ldr	r4, [r7, #76]	; 0x4c
   563c4:	cmp	r4, #0
   563c8:	beq	56584 <ftello64@plt+0x42830>
   563cc:	ldr	r0, [r7, #48]	; 0x30
   563d0:	bl	13448 <gcry_free@plt>
   563d4:	ldr	r0, [r7, #72]	; 0x48
   563d8:	bl	13448 <gcry_free@plt>
   563dc:	mov	r0, r7
   563e0:	mov	r2, #88	; 0x58
   563e4:	mov	r1, r4
   563e8:	bl	133e8 <memcpy@plt>
   563ec:	mov	r0, r4
   563f0:	bl	13448 <gcry_free@plt>
   563f4:	b	56394 <ftello64@plt+0x42640>
   563f8:	cmp	r8, #0
   563fc:	beq	56438 <ftello64@plt+0x426e4>
   56400:	ldr	r3, [r4, #64]	; 0x40
   56404:	cmp	r3, r8
   56408:	beq	56438 <ftello64@plt+0x426e4>
   5640c:	ldr	r4, [r4, #76]	; 0x4c
   56410:	cmp	r4, #0
   56414:	beq	56430 <ftello64@plt+0x426dc>
   56418:	ldr	r5, [r4, #60]	; 0x3c
   5641c:	cmp	r6, r5
   56420:	beq	563f8 <ftello64@plt+0x426a4>
   56424:	ldr	r4, [r4, #76]	; 0x4c
   56428:	cmp	r4, #0
   5642c:	bne	56418 <ftello64@plt+0x426c4>
   56430:	ldr	r0, [pc, #368]	; 565a8 <ftello64@plt+0x42854>
   56434:	bl	4ec2c <ftello64@plt+0x3aed8>
   56438:	cmp	r2, #2
   5643c:	beq	56530 <ftello64@plt+0x427dc>
   56440:	cmp	r5, #0
   56444:	ldr	r0, [r4, #64]	; 0x40
   56448:	beq	56470 <ftello64@plt+0x4271c>
   5644c:	add	r3, sp, #8
   56450:	ldr	r2, [r4, #76]	; 0x4c
   56454:	mov	r1, #2
   56458:	str	r3, [sp]
   5645c:	mov	r3, #0
   56460:	blx	r5
   56464:	subs	r5, r0, #0
   56468:	bne	56558 <ftello64@plt+0x42804>
   5646c:	ldr	r0, [r4, #64]	; 0x40
   56470:	cmp	r0, #0
   56474:	beq	56484 <ftello64@plt+0x42730>
   56478:	ldr	r3, [r4, #68]	; 0x44
   5647c:	cmp	r3, #0
   56480:	bne	564cc <ftello64@plt+0x42778>
   56484:	cmp	r7, r4
   56488:	ldr	r4, [r4, #76]	; 0x4c
   5648c:	beq	564dc <ftello64@plt+0x42788>
   56490:	cmp	r4, #0
   56494:	beq	564c4 <ftello64@plt+0x42770>
   56498:	ldr	r0, [pc, #268]	; 565ac <ftello64@plt+0x42858>
   5649c:	bl	4ec2c <ftello64@plt+0x3aed8>
   564a0:	add	r1, sp, #12
   564a4:	ldrd	r4, [r0, #80]	; 0x50
   564a8:	bl	54cb0 <ftello64@plt+0x40f5c>
   564ac:	mov	r2, r5
   564b0:	mov	r1, r4
   564b4:	mov	r3, r0
   564b8:	ldr	r0, [pc, #240]	; 565b0 <ftello64@plt+0x4285c>
   564bc:	bl	4ec70 <ftello64@plt+0x3af1c>
   564c0:	b	56374 <ftello64@plt+0x42620>
   564c4:	ldr	r0, [pc, #232]	; 565b4 <ftello64@plt+0x42860>
   564c8:	bl	4ec2c <ftello64@plt+0x3aed8>
   564cc:	bl	13448 <gcry_free@plt>
   564d0:	mov	r3, #0
   564d4:	str	r3, [r4, #64]	; 0x40
   564d8:	b	56484 <ftello64@plt+0x42730>
   564dc:	cmp	r4, #0
   564e0:	beq	56598 <ftello64@plt+0x42844>
   564e4:	ldr	r0, [r7, #48]	; 0x30
   564e8:	bl	13448 <gcry_free@plt>
   564ec:	ldr	r0, [r7, #72]	; 0x48
   564f0:	bl	13448 <gcry_free@plt>
   564f4:	mov	r2, #88	; 0x58
   564f8:	mov	r1, r4
   564fc:	mov	r0, r7
   56500:	bl	133e8 <memcpy@plt>
   56504:	mov	r0, r4
   56508:	bl	13448 <gcry_free@plt>
   5650c:	ldr	r3, [sl]
   56510:	cmp	r3, #0
   56514:	beq	56390 <ftello64@plt+0x4263c>
   56518:	ldr	r2, [r7, #84]	; 0x54
   5651c:	ldr	r1, [r7, #80]	; 0x50
   56520:	ldr	r0, [pc, #144]	; 565b8 <ftello64@plt+0x42864>
   56524:	bl	4ec70 <ftello64@plt+0x3af1c>
   56528:	mov	r5, #0
   5652c:	b	56394 <ftello64@plt+0x42640>
   56530:	mov	r0, r4
   56534:	bl	5463c <ftello64@plt+0x408e8>
   56538:	subs	r5, r0, #0
   5653c:	ldreq	r5, [r4, #60]	; 0x3c
   56540:	beq	56440 <ftello64@plt+0x426ec>
   56544:	bl	13b50 <gpg_strerror@plt>
   56548:	mov	r1, r0
   5654c:	ldr	r0, [pc, #104]	; 565bc <ftello64@plt+0x42868>
   56550:	bl	4eb24 <ftello64@plt+0x3add0>
   56554:	b	56394 <ftello64@plt+0x42640>
   56558:	bl	13b50 <gpg_strerror@plt>
   5655c:	mov	r1, r0
   56560:	ldr	r0, [pc, #88]	; 565c0 <ftello64@plt+0x4286c>
   56564:	bl	4eb24 <ftello64@plt+0x3add0>
   56568:	b	56394 <ftello64@plt+0x42640>
   5656c:	ldr	r3, [pc, #80]	; 565c4 <ftello64@plt+0x42870>
   56570:	ldr	r2, [pc, #80]	; 565c8 <ftello64@plt+0x42874>
   56574:	ldr	r1, [pc, #80]	; 565cc <ftello64@plt+0x42878>
   56578:	ldr	r0, [pc, #80]	; 565d0 <ftello64@plt+0x4287c>
   5657c:	bl	13d3c <__assert_fail@plt>
   56580:	bl	134b4 <__stack_chk_fail@plt>
   56584:	ldr	r3, [pc, #56]	; 565c4 <ftello64@plt+0x42870>
   56588:	mov	r2, #1680	; 0x690
   5658c:	ldr	r1, [pc, #56]	; 565cc <ftello64@plt+0x42878>
   56590:	ldr	r0, [pc, #60]	; 565d4 <ftello64@plt+0x42880>
   56594:	bl	13d3c <__assert_fail@plt>
   56598:	ldr	r0, [pc, #56]	; 565d8 <ftello64@plt+0x42884>
   5659c:	bl	4ec2c <ftello64@plt+0x3aed8>
   565a0:	andeq	r8, r7, r8, asr #4
   565a4:	andeq	r6, r7, r8, ror #19
   565a8:	andeq	r5, r6, r8, lsl ip
   565ac:	andeq	r5, r6, r4, ror #23
   565b0:	andeq	r5, r6, r8, lsl fp
   565b4:			; <UNDEFINED> instruction: 0x00065bb8
   565b8:	muleq	r6, ip, fp
   565bc:	andeq	r5, r6, ip, lsr fp
   565c0:	andeq	r5, r6, ip, ror r7
   565c4:	muleq	r6, r0, r3
   565c8:	andeq	r0, r0, sl, lsl #13
   565cc:	andeq	r5, r6, r8, asr #9
   565d0:	andeq	r5, r6, r0, lsr fp
   565d4:	andeq	r3, r6, r0, ror r1
   565d8:	andeq	r5, r6, ip, ror #22
   565dc:	ldr	r3, [r0]
   565e0:	push	{r4, r6, r7, lr}
   565e4:	sub	r3, r3, #2
   565e8:	cmp	r3, #1
   565ec:	bls	566b0 <ftello64@plt+0x4295c>
   565f0:	ldr	r3, [r0, #40]	; 0x28
   565f4:	ldr	r2, [r0, #44]	; 0x2c
   565f8:	mov	r4, r0
   565fc:	cmp	r3, r2
   56600:	bhi	5669c <ftello64@plt+0x42948>
   56604:	ldrd	r6, [r0, #8]
   56608:	orrs	r1, r6, r7
   5660c:	bne	5664c <ftello64@plt+0x428f8>
   56610:	cmp	r3, r2
   56614:	bcs	56664 <ftello64@plt+0x42910>
   56618:	ldr	r0, [r4, #48]	; 0x30
   5661c:	add	r1, r3, #1
   56620:	str	r1, [r4, #40]	; 0x28
   56624:	ldrb	r0, [r0, r3]
   56628:	cmp	r2, r1
   5662c:	bcc	56688 <ftello64@plt+0x42934>
   56630:	ldr	r3, [r4, #16]
   56634:	ldr	r2, [r4, #20]
   56638:	adds	r3, r3, #1
   5663c:	adc	r2, r2, #0
   56640:	str	r3, [r4, #16]
   56644:	str	r2, [r4, #20]
   56648:	pop	{r4, r6, r7, pc}
   5664c:	ldrd	r0, [r0, #16]
   56650:	cmp	r0, r6
   56654:	sbcs	r1, r1, r7
   56658:	blt	56610 <ftello64@plt+0x428bc>
   5665c:	mvn	r0, #0
   56660:	pop	{r4, r6, r7, pc}
   56664:	mov	r2, #1
   56668:	mov	r1, r2
   5666c:	mov	r0, r4
   56670:	bl	54dc0 <ftello64@plt+0x4106c>
   56674:	cmn	r0, #1
   56678:	beq	5665c <ftello64@plt+0x42908>
   5667c:	ldr	r1, [r4, #40]	; 0x28
   56680:	ldr	r2, [r4, #44]	; 0x2c
   56684:	b	56628 <ftello64@plt+0x428d4>
   56688:	ldr	r3, [pc, #40]	; 566b8 <ftello64@plt+0x42964>
   5668c:	ldr	r2, [pc, #40]	; 566bc <ftello64@plt+0x42968>
   56690:	ldr	r1, [pc, #40]	; 566c0 <ftello64@plt+0x4296c>
   56694:	ldr	r0, [pc, #40]	; 566c4 <ftello64@plt+0x42970>
   56698:	bl	13d3c <__assert_fail@plt>
   5669c:	ldr	r3, [pc, #20]	; 566b8 <ftello64@plt+0x42964>
   566a0:	ldr	r2, [pc, #32]	; 566c8 <ftello64@plt+0x42974>
   566a4:	ldr	r1, [pc, #20]	; 566c0 <ftello64@plt+0x4296c>
   566a8:	ldr	r0, [pc, #20]	; 566c4 <ftello64@plt+0x42970>
   566ac:	bl	13d3c <__assert_fail@plt>
   566b0:	ldr	r0, [pc, #20]	; 566cc <ftello64@plt+0x42978>
   566b4:	bl	4ec2c <ftello64@plt+0x3aed8>
   566b8:	andeq	r5, r6, r4, lsr #7
   566bc:			; <UNDEFINED> instruction: 0x000007b9
   566c0:	andeq	r5, r6, r8, asr #9
   566c4:	andeq	r5, r6, r8, ror #12
   566c8:	andeq	r0, r0, sp, lsr #15
   566cc:	andeq	r5, r6, r8, asr #24
   566d0:	ldr	r3, [r0]
   566d4:	push	{r4, r5, r6, r7, r8, lr}
   566d8:	sub	r3, r3, #2
   566dc:	cmp	r3, #1
   566e0:	bls	56818 <ftello64@plt+0x42ac4>
   566e4:	mov	r6, r2
   566e8:	ldrd	r2, [r0, #8]
   566ec:	mov	r7, r0
   566f0:	mov	r5, r1
   566f4:	orrs	r3, r2, r3
   566f8:	beq	56740 <ftello64@plt+0x429ec>
   566fc:	cmp	r6, #0
   56700:	beq	56810 <ftello64@plt+0x42abc>
   56704:	mov	r4, #0
   56708:	b	56720 <ftello64@plt+0x429cc>
   5670c:	cmp	r5, #0
   56710:	add	r4, r4, #1
   56714:	strbne	r0, [r5], #1
   56718:	cmp	r4, r6
   5671c:	beq	5675c <ftello64@plt+0x42a08>
   56720:	mov	r0, r7
   56724:	bl	565dc <ftello64@plt+0x42888>
   56728:	cmn	r0, #1
   5672c:	bne	5670c <ftello64@plt+0x429b8>
   56730:	cmp	r4, #0
   56734:	bne	5675c <ftello64@plt+0x42a08>
   56738:	mvn	r4, #0
   5673c:	b	5675c <ftello64@plt+0x42a08>
   56740:	mov	r4, #0
   56744:	cmp	r6, r4
   56748:	bhi	56764 <ftello64@plt+0x42a10>
   5674c:	ldrd	r2, [r7, #16]
   56750:	adds	r0, r2, r4
   56754:	adc	r1, r3, r4, asr #31
   56758:	strd	r0, [r7, #16]
   5675c:	mov	r0, r4
   56760:	pop	{r4, r5, r6, r7, r8, pc}
   56764:	ldr	r1, [r7, #40]	; 0x28
   56768:	ldr	r8, [r7, #44]	; 0x2c
   5676c:	cmp	r1, r8
   56770:	bcs	567c4 <ftello64@plt+0x42a70>
   56774:	sub	r3, r8, r1
   56778:	sub	r8, r6, r4
   5677c:	cmp	r8, r3
   56780:	movcs	r8, r3
   56784:	cmp	r5, #0
   56788:	add	r4, r8, r4
   5678c:	addeq	r8, r8, r1
   56790:	streq	r8, [r7, #40]	; 0x28
   56794:	beq	567bc <ftello64@plt+0x42a68>
   56798:	ldr	r3, [r7, #48]	; 0x30
   5679c:	mov	r2, r8
   567a0:	add	r1, r3, r1
   567a4:	mov	r0, r5
   567a8:	bl	133e8 <memcpy@plt>
   567ac:	ldr	r3, [r7, #40]	; 0x28
   567b0:	add	r5, r5, r8
   567b4:	add	r8, r3, r8
   567b8:	str	r8, [r7, #40]	; 0x28
   567bc:	cmp	r4, r6
   567c0:	bcs	5674c <ftello64@plt+0x429f8>
   567c4:	mov	r2, #1
   567c8:	mov	r1, r2
   567cc:	mov	r0, r7
   567d0:	bl	54dc0 <ftello64@plt+0x4106c>
   567d4:	cmn	r0, #1
   567d8:	beq	567f4 <ftello64@plt+0x42aa0>
   567dc:	cmp	r5, #0
   567e0:	add	r4, r4, #1
   567e4:	strbne	r0, [r5], #1
   567e8:	cmp	r6, r4
   567ec:	bhi	56744 <ftello64@plt+0x429f0>
   567f0:	b	5674c <ftello64@plt+0x429f8>
   567f4:	ldrd	r2, [r7, #16]
   567f8:	adds	r0, r2, r4
   567fc:	adc	r1, r3, r4, asr #31
   56800:	cmp	r4, #0
   56804:	strd	r0, [r7, #16]
   56808:	bne	5675c <ftello64@plt+0x42a08>
   5680c:	b	56738 <ftello64@plt+0x429e4>
   56810:	mov	r4, r6
   56814:	b	5675c <ftello64@plt+0x42a08>
   56818:	ldr	r0, [pc]	; 56820 <ftello64@plt+0x42acc>
   5681c:	bl	4ec2c <ftello64@plt+0x3aed8>
   56820:	andeq	r5, r6, r8, ror ip
   56824:	push	{r4, r5, r6, r7, r8, lr}
   56828:	subs	r5, r2, #0
   5682c:	beq	568fc <ftello64@plt+0x42ba8>
   56830:	ldr	r3, [r0]
   56834:	mov	r4, r0
   56838:	cmp	r3, #1
   5683c:	bhi	56910 <ftello64@plt+0x42bbc>
   56840:	ldr	r2, [r0, #36]	; 0x24
   56844:	mov	r6, r1
   56848:	ldr	r3, [r0, #44]	; 0x2c
   5684c:	ldr	r1, [r0, #40]	; 0x28
   56850:	cmp	r5, r2
   56854:	movcs	r5, r2
   56858:	sub	r3, r3, r1
   5685c:	cmp	r3, r5
   56860:	bcs	568ac <ftello64@plt+0x42b58>
   56864:	mov	r7, #0
   56868:	b	56888 <ftello64@plt+0x42b34>
   5686c:	ldr	r3, [r4, #40]	; 0x28
   56870:	cmp	r3, #1
   56874:	bne	568e8 <ftello64@plt+0x42b94>
   56878:	ldr	r3, [r4, #44]	; 0x2c
   5687c:	str	r7, [r4, #40]	; 0x28
   56880:	cmp	r3, r5
   56884:	bcs	568d8 <ftello64@plt+0x42b84>
   56888:	mov	r2, r5
   5688c:	mov	r1, #0
   56890:	mov	r0, r4
   56894:	bl	54dc0 <ftello64@plt+0x4106c>
   56898:	cmn	r0, #1
   5689c:	bne	5686c <ftello64@plt+0x42b18>
   568a0:	ldr	r1, [r4, #40]	; 0x28
   568a4:	ldr	r3, [r4, #44]	; 0x2c
   568a8:	sub	r3, r3, r1
   568ac:	cmp	r3, r5
   568b0:	movcc	r5, r3
   568b4:	cmp	r5, #0
   568b8:	beq	568e0 <ftello64@plt+0x42b8c>
   568bc:	ldr	r3, [r4, #48]	; 0x30
   568c0:	mov	r0, r6
   568c4:	add	r1, r3, r1
   568c8:	mov	r2, r5
   568cc:	bl	133e8 <memcpy@plt>
   568d0:	mov	r0, r5
   568d4:	pop	{r4, r5, r6, r7, r8, pc}
   568d8:	mov	r1, #0
   568dc:	b	568ac <ftello64@plt+0x42b58>
   568e0:	mvn	r5, #0
   568e4:	b	568d0 <ftello64@plt+0x42b7c>
   568e8:	ldr	r3, [pc, #52]	; 56924 <ftello64@plt+0x42bd0>
   568ec:	ldr	r2, [pc, #52]	; 56928 <ftello64@plt+0x42bd4>
   568f0:	ldr	r1, [pc, #52]	; 5692c <ftello64@plt+0x42bd8>
   568f4:	ldr	r0, [pc, #52]	; 56930 <ftello64@plt+0x42bdc>
   568f8:	bl	13d3c <__assert_fail@plt>
   568fc:	ldr	r3, [pc, #32]	; 56924 <ftello64@plt+0x42bd0>
   56900:	ldr	r2, [pc, #44]	; 56934 <ftello64@plt+0x42be0>
   56904:	ldr	r1, [pc, #32]	; 5692c <ftello64@plt+0x42bd8>
   56908:	ldr	r0, [pc, #40]	; 56938 <ftello64@plt+0x42be4>
   5690c:	bl	13d3c <__assert_fail@plt>
   56910:	ldr	r3, [pc, #12]	; 56924 <ftello64@plt+0x42bd0>
   56914:	ldr	r2, [pc, #32]	; 5693c <ftello64@plt+0x42be8>
   56918:	ldr	r1, [pc, #12]	; 5692c <ftello64@plt+0x42bd8>
   5691c:	ldr	r0, [pc, #28]	; 56940 <ftello64@plt+0x42bec>
   56920:	bl	13d3c <__assert_fail@plt>
   56924:			; <UNDEFINED> instruction: 0x000653b4
   56928:	andeq	r0, r0, r2, lsr #16
   5692c:	andeq	r5, r6, r8, asr #9
   56930:	andeq	r5, r6, r4, ror #25
   56934:	andeq	r0, r0, r1, lsl r8
   56938:	andeq	r5, r6, r4, lsr #25
   5693c:	andeq	r0, r0, r2, lsl r8
   56940:			; <UNDEFINED> instruction: 0x00065cb0
   56944:	ldr	r3, [r0]
   56948:	push	{r4, r5, r6, lr}
   5694c:	cmp	r3, #1
   56950:	bls	569b8 <ftello64@plt+0x42c64>
   56954:	ldr	r3, [r0, #44]	; 0x2c
   56958:	ldr	r2, [r0, #36]	; 0x24
   5695c:	mov	r4, r0
   56960:	cmp	r3, r2
   56964:	mov	r5, r1
   56968:	beq	5698c <ftello64@plt+0x42c38>
   5696c:	cmp	r2, r3
   56970:	bls	569a4 <ftello64@plt+0x42c50>
   56974:	ldr	r2, [r4, #48]	; 0x30
   56978:	add	r1, r3, #1
   5697c:	str	r1, [r4, #44]	; 0x2c
   56980:	mov	r0, #0
   56984:	strb	r5, [r2, r3]
   56988:	pop	{r4, r5, r6, pc}
   5698c:	bl	5463c <ftello64@plt+0x408e8>
   56990:	cmp	r0, #0
   56994:	popne	{r4, r5, r6, pc}
   56998:	ldr	r3, [r4, #44]	; 0x2c
   5699c:	ldr	r2, [r4, #36]	; 0x24
   569a0:	b	5696c <ftello64@plt+0x42c18>
   569a4:	ldr	r3, [pc, #20]	; 569c0 <ftello64@plt+0x42c6c>
   569a8:	ldr	r2, [pc, #20]	; 569c4 <ftello64@plt+0x42c70>
   569ac:	ldr	r1, [pc, #20]	; 569c8 <ftello64@plt+0x42c74>
   569b0:	ldr	r0, [pc, #20]	; 569cc <ftello64@plt+0x42c78>
   569b4:	bl	13d3c <__assert_fail@plt>
   569b8:	ldr	r0, [pc, #16]	; 569d0 <ftello64@plt+0x42c7c>
   569bc:	bl	4ec2c <ftello64@plt+0x3aed8>
   569c0:	andeq	r5, r6, r0, asr #7
   569c4:	andeq	r0, r0, r5, asr #16
   569c8:	andeq	r5, r6, r8, asr #9
   569cc:	andeq	r5, r6, r4, lsr #26
   569d0:	strdeq	r5, [r6], -r4
   569d4:	ldr	r3, [r0]
   569d8:	push	{r4, r5, r6, r7, r8, lr}
   569dc:	cmp	r3, #1
   569e0:	bls	56a70 <ftello64@plt+0x42d1c>
   569e4:	cmp	r2, #0
   569e8:	mov	r5, r0
   569ec:	mov	r7, r1
   569f0:	mov	r6, r2
   569f4:	beq	56a3c <ftello64@plt+0x42ce8>
   569f8:	ldr	r3, [r5, #44]	; 0x2c
   569fc:	ldr	r4, [r5, #36]	; 0x24
   56a00:	cmp	r3, r4
   56a04:	bcs	56a44 <ftello64@plt+0x42cf0>
   56a08:	sub	r4, r4, r3
   56a0c:	cmp	r4, r6
   56a10:	ldr	r0, [r5, #48]	; 0x30
   56a14:	movcs	r4, r6
   56a18:	add	r0, r0, r3
   56a1c:	mov	r2, r4
   56a20:	mov	r1, r7
   56a24:	bl	133e8 <memcpy@plt>
   56a28:	ldr	r3, [r5, #44]	; 0x2c
   56a2c:	subs	r6, r6, r4
   56a30:	add	r3, r3, r4
   56a34:	str	r3, [r5, #44]	; 0x2c
   56a38:	bne	56a58 <ftello64@plt+0x42d04>
   56a3c:	mov	r0, #0
   56a40:	pop	{r4, r5, r6, r7, r8, pc}
   56a44:	mov	r0, r5
   56a48:	bl	5463c <ftello64@plt+0x408e8>
   56a4c:	cmp	r0, #0
   56a50:	beq	569f8 <ftello64@plt+0x42ca4>
   56a54:	pop	{r4, r5, r6, r7, r8, pc}
   56a58:	mov	r0, r5
   56a5c:	bl	5463c <ftello64@plt+0x408e8>
   56a60:	cmp	r0, #0
   56a64:	popne	{r4, r5, r6, r7, r8, pc}
   56a68:	add	r7, r7, r4
   56a6c:	b	569f8 <ftello64@plt+0x42ca4>
   56a70:	ldr	r0, [pc]	; 56a78 <ftello64@plt+0x42d24>
   56a74:	bl	4ec2c <ftello64@plt+0x3aed8>
   56a78:	andeq	r5, r6, ip, lsr sp
   56a7c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56a80:	mov	r6, r3
   56a84:	ldr	r3, [sp, #40]	; 0x28
   56a88:	cmp	r1, #3
   56a8c:	mov	r5, r0
   56a90:	mov	r7, r2
   56a94:	ldr	fp, [r3]
   56a98:	beq	56c48 <ftello64@plt+0x42ef4>
   56a9c:	cmp	r1, #4
   56aa0:	beq	56af4 <ftello64@plt+0x42da0>
   56aa4:	cmp	r1, #1
   56aa8:	beq	570a8 <ftello64@plt+0x43354>
   56aac:	cmp	r1, #5
   56ab0:	beq	570f8 <ftello64@plt+0x433a4>
   56ab4:	cmp	r1, #2
   56ab8:	movne	r9, #0
   56abc:	bne	56ba4 <ftello64@plt+0x42e50>
   56ac0:	ldr	r3, [r0]
   56ac4:	cmp	r3, #2
   56ac8:	beq	57150 <ftello64@plt+0x433fc>
   56acc:	ldr	r9, [r0, #4]
   56ad0:	cmp	r9, #0
   56ad4:	bne	57110 <ftello64@plt+0x433bc>
   56ad8:	ldr	r3, [pc, #2184]	; 57368 <ftello64@plt+0x43614>
   56adc:	ldr	r3, [r3]
   56ae0:	cmp	r3, #0
   56ae4:	bne	57140 <ftello64@plt+0x433ec>
   56ae8:	mov	r0, r5
   56aec:	bl	13448 <gcry_free@plt>
   56af0:	b	56ba4 <ftello64@plt+0x42e50>
   56af4:	ldr	r2, [r0, #12]
   56af8:	cmp	r2, #0
   56afc:	beq	572bc <ftello64@plt+0x43568>
   56b00:	ldr	r2, [r0, #20]
   56b04:	cmp	r2, #512	; 0x200
   56b08:	add	r4, r2, fp
   56b0c:	bhi	572cc <ftello64@plt+0x43578>
   56b10:	ldr	r8, [pc, #2132]	; 5736c <ftello64@plt+0x43618>
   56b14:	cmp	r4, r8
   56b18:	ldrhi	sl, [pc, #2128]	; 57370 <ftello64@plt+0x4361c>
   56b1c:	bls	56d98 <ftello64@plt+0x43044>
   56b20:	cmp	r4, sl
   56b24:	bls	56d58 <ftello64@plt+0x43004>
   56b28:	mov	r3, #1024	; 0x400
   56b2c:	mov	r1, #10
   56b30:	b	56b38 <ftello64@plt+0x42de4>
   56b34:	mov	r1, r2
   56b38:	lsl	r3, r3, #1
   56b3c:	cmp	r4, r3
   56b40:	add	r2, r1, #1
   56b44:	bcs	56b34 <ftello64@plt+0x42de0>
   56b48:	cmp	r1, #31
   56b4c:	lsr	fp, r3, #1
   56b50:	bgt	5732c <ftello64@plt+0x435d8>
   56b54:	orr	r1, r1, #224	; 0xe0
   56b58:	mov	r0, r7
   56b5c:	bl	56944 <ftello64@plt+0x42bf0>
   56b60:	ldr	r2, [r5, #20]
   56b64:	cmp	r2, #0
   56b68:	beq	56bac <ftello64@plt+0x42e58>
   56b6c:	cmp	r2, #512	; 0x200
   56b70:	bne	57340 <ftello64@plt+0x435ec>
   56b74:	ldr	r1, [r5, #16]
   56b78:	mov	r0, r7
   56b7c:	bl	569d4 <ftello64@plt+0x42c80>
   56b80:	subs	r9, r0, #0
   56b84:	bne	56c3c <ftello64@plt+0x42ee8>
   56b88:	sub	r4, r4, #512	; 0x200
   56b8c:	mov	r3, #0
   56b90:	cmp	r4, fp
   56b94:	str	r3, [r5, #20]
   56b98:	bhi	56bb8 <ftello64@plt+0x42e64>
   56b9c:	cmp	r4, r3
   56ba0:	bne	56d64 <ftello64@plt+0x43010>
   56ba4:	mov	r0, r9
   56ba8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56bac:	cmp	r4, fp
   56bb0:	mov	r9, r2
   56bb4:	bls	56d64 <ftello64@plt+0x43010>
   56bb8:	mov	r2, fp
   56bbc:	mov	r1, r6
   56bc0:	mov	r0, r7
   56bc4:	bl	569d4 <ftello64@plt+0x42c80>
   56bc8:	cmp	r0, #0
   56bcc:	bne	56d80 <ftello64@plt+0x4302c>
   56bd0:	sub	r4, r4, fp
   56bd4:	clz	r3, r9
   56bd8:	lsr	r3, r3, #5
   56bdc:	cmp	r4, r8
   56be0:	movls	r2, #0
   56be4:	andhi	r2, r3, #1
   56be8:	cmp	r2, #0
   56bec:	add	r6, r6, fp
   56bf0:	bne	56b20 <ftello64@plt+0x42dcc>
   56bf4:	cmp	r4, #0
   56bf8:	moveq	r3, #0
   56bfc:	cmp	r3, #0
   56c00:	beq	56ba4 <ftello64@plt+0x42e50>
   56c04:	ldr	r3, [r5, #20]
   56c08:	cmp	r3, #0
   56c0c:	bne	57318 <ftello64@plt+0x435c4>
   56c10:	cmp	r4, r8
   56c14:	bhi	57304 <ftello64@plt+0x435b0>
   56c18:	ldr	r0, [r5, #16]
   56c1c:	cmp	r0, #0
   56c20:	beq	57120 <ftello64@plt+0x433cc>
   56c24:	mov	r1, r6
   56c28:	mov	r2, r4
   56c2c:	bl	133e8 <memcpy@plt>
   56c30:	mov	r9, #0
   56c34:	str	r4, [r5, #20]
   56c38:	b	56ba4 <ftello64@plt+0x42e50>
   56c3c:	bl	1385c <gpg_err_code_from_syserror@plt>
   56c40:	uxth	r9, r0
   56c44:	b	56b88 <ftello64@plt+0x42e34>
   56c48:	cmp	fp, #0
   56c4c:	beq	57354 <ftello64@plt+0x43600>
   56c50:	ldr	r9, [r0, #28]
   56c54:	cmp	r9, #0
   56c58:	bne	56d8c <ftello64@plt+0x43038>
   56c5c:	mov	r8, r9
   56c60:	mov	sl, #2
   56c64:	ldr	r2, [r5, #4]
   56c68:	cmp	r2, #0
   56c6c:	bne	56cf4 <ftello64@plt+0x42fa0>
   56c70:	ldr	r3, [r5, #12]
   56c74:	cmp	r3, #2
   56c78:	beq	56ed0 <ftello64@plt+0x4317c>
   56c7c:	cmp	r3, #0
   56c80:	beq	572ac <ftello64@plt+0x43558>
   56c84:	ldr	r0, [r5, #24]
   56c88:	cmp	r0, #0
   56c8c:	strne	r2, [r5, #24]
   56c90:	bne	56cd8 <ftello64@plt+0x42f84>
   56c94:	ldr	r3, [r7, #32]
   56c98:	cmp	r3, #0
   56c9c:	bne	56e68 <ftello64@plt+0x43114>
   56ca0:	ldr	r1, [r7, #40]	; 0x28
   56ca4:	ldr	r3, [r7, #44]	; 0x2c
   56ca8:	cmp	r1, r3
   56cac:	bcs	56e68 <ftello64@plt+0x43114>
   56cb0:	ldr	r3, [r7, #16]
   56cb4:	ldr	r2, [r7, #20]
   56cb8:	ldr	r0, [r7, #48]	; 0x30
   56cbc:	adds	r3, r3, #1
   56cc0:	str	r3, [r7, #16]
   56cc4:	adc	r2, r2, #0
   56cc8:	add	r3, r1, #1
   56ccc:	str	r2, [r7, #20]
   56cd0:	str	r3, [r7, #40]	; 0x28
   56cd4:	ldrb	r0, [r0, r1]
   56cd8:	cmp	r0, #191	; 0xbf
   56cdc:	bgt	56dfc <ftello64@plt+0x430a8>
   56ce0:	cmp	r0, #0
   56ce4:	str	r0, [r5, #4]
   56ce8:	mov	r2, r0
   56cec:	str	sl, [r5, #12]
   56cf0:	beq	56ed0 <ftello64@plt+0x4317c>
   56cf4:	cmp	r2, #0
   56cf8:	beq	56df0 <ftello64@plt+0x4309c>
   56cfc:	cmp	r2, fp
   56d00:	movcc	r4, r2
   56d04:	movcs	r4, fp
   56d08:	mov	r2, r4
   56d0c:	mov	r1, r6
   56d10:	mov	r0, r7
   56d14:	bl	566d0 <ftello64@plt+0x4297c>
   56d18:	cmp	r4, r0
   56d1c:	ble	56dcc <ftello64@plt+0x43078>
   56d20:	cmn	r0, #1
   56d24:	ldr	r3, [r5, #4]
   56d28:	addne	fp, fp, r0
   56d2c:	moveq	r0, #0
   56d30:	add	r3, r0, r3
   56d34:	mov	r2, fp
   56d38:	mov	r1, r5
   56d3c:	ldr	r0, [pc, #1584]	; 57374 <ftello64@plt+0x43620>
   56d40:	bl	4eb24 <ftello64@plt+0x3add0>
   56d44:	mov	r9, #89	; 0x59
   56d48:	ldr	r3, [sp, #40]	; 0x28
   56d4c:	mov	r0, r9
   56d50:	str	r8, [r3]
   56d54:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56d58:	mov	r1, #233	; 0xe9
   56d5c:	mov	fp, #512	; 0x200
   56d60:	b	56b58 <ftello64@plt+0x42e04>
   56d64:	mov	r2, r4
   56d68:	mov	r1, r6
   56d6c:	mov	r0, r7
   56d70:	bl	569d4 <ftello64@plt+0x42c80>
   56d74:	mov	fp, r4
   56d78:	cmp	r0, #0
   56d7c:	beq	56ba4 <ftello64@plt+0x42e50>
   56d80:	bl	1385c <gpg_err_code_from_syserror@plt>
   56d84:	uxth	r9, r0
   56d88:	b	56bd0 <ftello64@plt+0x42e7c>
   56d8c:	mov	r8, #0
   56d90:	mvn	r9, #0
   56d94:	b	56d48 <ftello64@plt+0x42ff4>
   56d98:	ldr	r0, [r0, #16]
   56d9c:	cmp	r0, #0
   56da0:	beq	571d4 <ftello64@plt+0x43480>
   56da4:	mov	r1, r6
   56da8:	add	r0, r0, r2
   56dac:	mov	r2, fp
   56db0:	bl	133e8 <memcpy@plt>
   56db4:	ldr	r2, [r5, #20]
   56db8:	mov	r9, #0
   56dbc:	add	r3, r2, fp
   56dc0:	str	r3, [r5, #20]
   56dc4:	mov	r0, r9
   56dc8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56dcc:	ldr	r2, [r5, #4]
   56dd0:	subs	fp, fp, r0
   56dd4:	sub	r2, r2, r0
   56dd8:	add	r6, r6, r0
   56ddc:	add	r8, r8, r0
   56de0:	str	r2, [r5, #4]
   56de4:	beq	56d48 <ftello64@plt+0x42ff4>
   56de8:	cmp	r2, #0
   56dec:	bne	56cfc <ftello64@plt+0x42fa8>
   56df0:	cmp	fp, #0
   56df4:	bne	56c64 <ftello64@plt+0x42f10>
   56df8:	b	56d48 <ftello64@plt+0x42ff4>
   56dfc:	cmp	r0, #223	; 0xdf
   56e00:	bgt	56e88 <ftello64@plt+0x43134>
   56e04:	ldr	r2, [r7, #32]
   56e08:	sub	r3, r0, #192	; 0xc0
   56e0c:	cmp	r2, #0
   56e10:	lsl	r3, r3, #8
   56e14:	str	r3, [r5, #4]
   56e18:	bne	56ea4 <ftello64@plt+0x43150>
   56e1c:	ldr	r0, [r7, #40]	; 0x28
   56e20:	ldr	r2, [r7, #44]	; 0x2c
   56e24:	cmp	r0, r2
   56e28:	bcs	56ea4 <ftello64@plt+0x43150>
   56e2c:	ldr	r2, [r7, #16]
   56e30:	ldr	r1, [r7, #20]
   56e34:	ldr	ip, [r7, #48]	; 0x30
   56e38:	adds	r2, r2, #1
   56e3c:	str	r2, [r7, #16]
   56e40:	adc	r1, r1, #0
   56e44:	add	r2, r0, #1
   56e48:	str	r1, [r7, #20]
   56e4c:	str	r2, [r7, #40]	; 0x28
   56e50:	ldrb	r2, [ip, r0]
   56e54:	add	r3, r3, #192	; 0xc0
   56e58:	str	sl, [r5, #12]
   56e5c:	add	r2, r2, r3
   56e60:	str	r2, [r5, #4]
   56e64:	b	56cf4 <ftello64@plt+0x42fa0>
   56e68:	mov	r0, r7
   56e6c:	bl	565dc <ftello64@plt+0x42888>
   56e70:	cmn	r0, #1
   56e74:	bne	56cd8 <ftello64@plt+0x42f84>
   56e78:	ldr	r0, [pc, #1272]	; 57378 <ftello64@plt+0x43624>
   56e7c:	bl	4eb24 <ftello64@plt+0x3add0>
   56e80:	mov	r9, #89	; 0x59
   56e84:	b	56d48 <ftello64@plt+0x42ff4>
   56e88:	cmp	r0, #255	; 0xff
   56e8c:	beq	56ee8 <ftello64@plt+0x43194>
   56e90:	and	r2, r0, #31
   56e94:	mov	r3, #1
   56e98:	lsl	r2, r3, r2
   56e9c:	str	r2, [r5, #4]
   56ea0:	b	56cf4 <ftello64@plt+0x42fa0>
   56ea4:	mov	r0, r7
   56ea8:	bl	565dc <ftello64@plt+0x42888>
   56eac:	cmn	r0, #1
   56eb0:	beq	571c4 <ftello64@plt+0x43470>
   56eb4:	ldr	r2, [r5, #4]
   56eb8:	str	sl, [r5, #12]
   56ebc:	add	r2, r2, #192	; 0xc0
   56ec0:	add	r2, r2, r0
   56ec4:	cmp	r2, #0
   56ec8:	str	r2, [r5, #4]
   56ecc:	bne	56cf4 <ftello64@plt+0x42fa0>
   56ed0:	clz	r9, r8
   56ed4:	mov	r3, #1
   56ed8:	lsr	r9, r9, #5
   56edc:	rsb	r9, r9, #0
   56ee0:	str	r3, [r5, #28]
   56ee4:	b	56d48 <ftello64@plt+0x42ff4>
   56ee8:	ldr	r3, [r7, #32]
   56eec:	cmp	r3, #0
   56ef0:	bne	56ff4 <ftello64@plt+0x432a0>
   56ef4:	ldrd	r2, [r7, #40]	; 0x28
   56ef8:	cmp	r2, r3
   56efc:	bcs	56ff4 <ftello64@plt+0x432a0>
   56f00:	ldr	r1, [r7, #16]
   56f04:	ldr	r0, [r7, #20]
   56f08:	ldr	ip, [r7, #48]	; 0x30
   56f0c:	adds	r1, r1, #1
   56f10:	str	r1, [r7, #16]
   56f14:	adc	r0, r0, #0
   56f18:	add	r1, r2, #1
   56f1c:	str	r1, [r7, #40]	; 0x28
   56f20:	str	r0, [r7, #20]
   56f24:	ldrb	r2, [ip, r2]
   56f28:	ldr	r1, [r7, #40]	; 0x28
   56f2c:	cmp	r1, r3
   56f30:	lsl	r2, r2, #24
   56f34:	str	r2, [r5, #4]
   56f38:	bcs	57020 <ftello64@plt+0x432cc>
   56f3c:	ldr	r0, [r7, #16]
   56f40:	ldr	ip, [r7, #20]
   56f44:	ldr	lr, [r7, #48]	; 0x30
   56f48:	adds	r0, r0, #1
   56f4c:	str	r0, [r7, #16]
   56f50:	adc	ip, ip, #0
   56f54:	add	r0, r1, #1
   56f58:	str	r0, [r7, #40]	; 0x28
   56f5c:	str	ip, [r7, #20]
   56f60:	ldrb	r1, [lr, r1]
   56f64:	orr	r2, r2, r1, lsl #16
   56f68:	ldr	r1, [r7, #40]	; 0x28
   56f6c:	str	r2, [r5, #4]
   56f70:	cmp	r1, r3
   56f74:	bcs	57058 <ftello64@plt+0x43304>
   56f78:	ldr	r0, [r7, #16]
   56f7c:	ldr	ip, [r7, #20]
   56f80:	ldr	lr, [r7, #48]	; 0x30
   56f84:	adds	r0, r0, #1
   56f88:	str	r0, [r7, #16]
   56f8c:	adc	ip, ip, #0
   56f90:	add	r0, r1, #1
   56f94:	str	r0, [r7, #40]	; 0x28
   56f98:	str	ip, [r7, #20]
   56f9c:	ldrb	r1, [lr, r1]
   56fa0:	orr	r2, r2, r1, lsl #8
   56fa4:	ldr	r1, [r7, #40]	; 0x28
   56fa8:	str	r2, [r5, #4]
   56fac:	cmp	r1, r3
   56fb0:	bcs	57090 <ftello64@plt+0x4333c>
   56fb4:	ldr	r3, [r7, #16]
   56fb8:	ldr	r0, [r7, #20]
   56fbc:	ldr	ip, [r7, #48]	; 0x30
   56fc0:	adds	r3, r3, #1
   56fc4:	adc	r0, r0, #0
   56fc8:	str	r3, [r7, #16]
   56fcc:	add	r3, r1, #1
   56fd0:	str	r0, [r7, #20]
   56fd4:	str	r3, [r7, #40]	; 0x28
   56fd8:	ldrb	r0, [ip, r1]
   56fdc:	orr	r2, r0, r2
   56fe0:	cmp	r2, #0
   56fe4:	str	r2, [r5, #4]
   56fe8:	str	sl, [r5, #12]
   56fec:	bne	56cf4 <ftello64@plt+0x42fa0>
   56ff0:	b	56ed0 <ftello64@plt+0x4317c>
   56ff4:	mov	r0, r7
   56ff8:	bl	565dc <ftello64@plt+0x42888>
   56ffc:	ldr	r3, [r7, #32]
   57000:	cmp	r3, #0
   57004:	lsl	r2, r0, #24
   57008:	str	r2, [r5, #4]
   5700c:	bne	57020 <ftello64@plt+0x432cc>
   57010:	ldr	r3, [r7, #44]	; 0x2c
   57014:	ldr	r1, [r7, #40]	; 0x28
   57018:	cmp	r1, r3
   5701c:	bcc	56f3c <ftello64@plt+0x431e8>
   57020:	mov	r0, r7
   57024:	bl	565dc <ftello64@plt+0x42888>
   57028:	ldr	r2, [r7, #32]
   5702c:	ldr	r3, [r5, #4]
   57030:	cmp	r2, #0
   57034:	lsl	r2, r0, #16
   57038:	and	r2, r2, #16711680	; 0xff0000
   5703c:	orr	r2, r2, r3
   57040:	str	r2, [r5, #4]
   57044:	bne	57058 <ftello64@plt+0x43304>
   57048:	ldr	r3, [r7, #44]	; 0x2c
   5704c:	ldr	r1, [r7, #40]	; 0x28
   57050:	cmp	r1, r3
   57054:	bcc	56f78 <ftello64@plt+0x43224>
   57058:	mov	r0, r7
   5705c:	bl	565dc <ftello64@plt+0x42888>
   57060:	ldr	r2, [r7, #32]
   57064:	ldr	r3, [r5, #4]
   57068:	cmp	r2, #0
   5706c:	lsl	r2, r0, #8
   57070:	uxth	r2, r2
   57074:	orr	r2, r2, r3
   57078:	str	r2, [r5, #4]
   5707c:	bne	57090 <ftello64@plt+0x4333c>
   57080:	ldr	r3, [r7, #44]	; 0x2c
   57084:	ldr	r1, [r7, #40]	; 0x28
   57088:	cmp	r1, r3
   5708c:	bcc	56fb4 <ftello64@plt+0x43260>
   57090:	mov	r0, r7
   57094:	bl	565dc <ftello64@plt+0x42888>
   57098:	cmn	r0, #1
   5709c:	beq	5729c <ftello64@plt+0x43548>
   570a0:	ldr	r2, [r5, #4]
   570a4:	b	56fdc <ftello64@plt+0x43288>
   570a8:	ldr	r3, [pc, #696]	; 57368 <ftello64@plt+0x43614>
   570ac:	ldr	r3, [r3]
   570b0:	cmp	r3, #0
   570b4:	bne	57130 <ftello64@plt+0x433dc>
   570b8:	ldr	r3, [r5, #12]
   570bc:	cmp	r3, #0
   570c0:	movne	r3, #0
   570c4:	strne	r3, [r5, #8]
   570c8:	bne	570e0 <ftello64@plt+0x4338c>
   570cc:	ldr	r3, [r5]
   570d0:	cmp	r3, #0
   570d4:	streq	r3, [r5, #4]
   570d8:	ldrne	r3, [r5, #4]
   570dc:	str	r3, [r5, #8]
   570e0:	mov	r9, #0
   570e4:	str	r9, [r5, #28]
   570e8:	str	r9, [r5, #16]
   570ec:	str	r9, [r5, #20]
   570f0:	mov	r0, r9
   570f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   570f8:	mov	r2, fp
   570fc:	mov	r0, r6
   57100:	ldr	r1, [pc, #628]	; 5737c <ftello64@plt+0x43628>
   57104:	bl	49330 <ftello64@plt+0x355dc>
   57108:	mov	r9, #0
   5710c:	b	56ba4 <ftello64@plt+0x42e50>
   57110:	ldr	r0, [pc, #616]	; 57380 <ftello64@plt+0x4362c>
   57114:	bl	4eb24 <ftello64@plt+0x3add0>
   57118:	mov	r9, #0
   5711c:	b	56ad8 <ftello64@plt+0x42d84>
   57120:	mov	r0, #512	; 0x200
   57124:	bl	131cc <gcry_xmalloc@plt>
   57128:	str	r0, [r5, #16]
   5712c:	b	56c24 <ftello64@plt+0x42ed0>
   57130:	mov	r1, r0
   57134:	ldr	r0, [pc, #584]	; 57384 <ftello64@plt+0x43630>
   57138:	bl	4ec70 <ftello64@plt+0x3af1c>
   5713c:	b	570b8 <ftello64@plt+0x43364>
   57140:	mov	r1, r5
   57144:	ldr	r0, [pc, #572]	; 57388 <ftello64@plt+0x43634>
   57148:	bl	4ec70 <ftello64@plt+0x3af1c>
   5714c:	b	56ae8 <ftello64@plt+0x42d94>
   57150:	ldr	r3, [r0, #12]
   57154:	cmp	r3, #0
   57158:	beq	572f4 <ftello64@plt+0x435a0>
   5715c:	ldr	r4, [r0, #20]
   57160:	cmp	r4, #191	; 0xbf
   57164:	bls	57288 <ftello64@plt+0x43534>
   57168:	cmp	r4, #8384	; 0x20c0
   5716c:	bcs	571e8 <ftello64@plt+0x43494>
   57170:	sub	r6, r4, #192	; 0xc0
   57174:	mov	r0, r2
   57178:	lsr	r1, r6, #8
   5717c:	add	r1, r1, #192	; 0xc0
   57180:	bl	56944 <ftello64@plt+0x42bf0>
   57184:	cmp	r0, #0
   57188:	beq	572e0 <ftello64@plt+0x4358c>
   5718c:	bl	138b0 <__errno_location@plt>
   57190:	ldr	r0, [r0]
   57194:	bl	136e8 <strerror@plt>
   57198:	mov	r1, r0
   5719c:	ldr	r0, [pc, #488]	; 5738c <ftello64@plt+0x43638>
   571a0:	bl	4eb24 <ftello64@plt+0x3add0>
   571a4:	bl	1385c <gpg_err_code_from_syserror@plt>
   571a8:	uxth	r9, r0
   571ac:	ldr	r0, [r5, #16]
   571b0:	bl	13448 <gcry_free@plt>
   571b4:	mov	r3, #0
   571b8:	str	r3, [r5, #16]
   571bc:	str	r3, [r5, #20]
   571c0:	b	56ad8 <ftello64@plt+0x42d84>
   571c4:	ldr	r0, [pc, #452]	; 57390 <ftello64@plt+0x4363c>
   571c8:	bl	4eb24 <ftello64@plt+0x3add0>
   571cc:	mov	r9, #89	; 0x59
   571d0:	b	56d48 <ftello64@plt+0x42ff4>
   571d4:	mov	r0, #512	; 0x200
   571d8:	bl	131cc <gcry_xmalloc@plt>
   571dc:	ldr	r2, [r5, #20]
   571e0:	str	r0, [r5, #16]
   571e4:	b	56da4 <ftello64@plt+0x43050>
   571e8:	mov	r1, #255	; 0xff
   571ec:	mov	r0, r2
   571f0:	bl	56944 <ftello64@plt+0x42bf0>
   571f4:	cmp	r0, #0
   571f8:	bne	5718c <ftello64@plt+0x43438>
   571fc:	lsr	r1, r4, #24
   57200:	mov	r0, r7
   57204:	bl	56944 <ftello64@plt+0x42bf0>
   57208:	cmp	r0, #0
   5720c:	bne	5718c <ftello64@plt+0x43438>
   57210:	lsr	r1, r4, #16
   57214:	mov	r0, r7
   57218:	uxtb	r1, r1
   5721c:	bl	56944 <ftello64@plt+0x42bf0>
   57220:	cmp	r0, #0
   57224:	bne	5718c <ftello64@plt+0x43438>
   57228:	lsr	r1, r4, #8
   5722c:	mov	r0, r7
   57230:	uxtb	r1, r1
   57234:	bl	56944 <ftello64@plt+0x42bf0>
   57238:	cmp	r0, #0
   5723c:	bne	5718c <ftello64@plt+0x43438>
   57240:	uxtb	r1, r4
   57244:	mov	r0, r7
   57248:	bl	56944 <ftello64@plt+0x42bf0>
   5724c:	mov	r9, r0
   57250:	adds	r3, r4, #0
   57254:	movne	r3, #1
   57258:	cmp	r9, #0
   5725c:	movne	r3, #0
   57260:	cmp	r3, #0
   57264:	beq	5727c <ftello64@plt+0x43528>
   57268:	mov	r2, r4
   5726c:	mov	r0, r7
   57270:	ldr	r1, [r5, #16]
   57274:	bl	569d4 <ftello64@plt+0x42c80>
   57278:	mov	r9, r0
   5727c:	cmp	r9, #0
   57280:	beq	571ac <ftello64@plt+0x43458>
   57284:	b	5718c <ftello64@plt+0x43438>
   57288:	mov	r1, r4
   5728c:	mov	r0, r2
   57290:	bl	56944 <ftello64@plt+0x42bf0>
   57294:	mov	r9, r0
   57298:	b	57250 <ftello64@plt+0x434fc>
   5729c:	ldr	r0, [pc, #240]	; 57394 <ftello64@plt+0x43640>
   572a0:	bl	4eb24 <ftello64@plt+0x3add0>
   572a4:	mov	r9, #89	; 0x59
   572a8:	b	56d48 <ftello64@plt+0x42ff4>
   572ac:	ldr	r2, [pc, #228]	; 57398 <ftello64@plt+0x43644>
   572b0:	ldr	r1, [pc, #228]	; 5739c <ftello64@plt+0x43648>
   572b4:	ldr	r0, [pc, #228]	; 573a0 <ftello64@plt+0x4364c>
   572b8:	bl	4ee84 <ftello64@plt+0x3b130>
   572bc:	ldr	r2, [pc, #212]	; 57398 <ftello64@plt+0x43644>
   572c0:	ldr	r1, [pc, #220]	; 573a4 <ftello64@plt+0x43650>
   572c4:	ldr	r0, [pc, #212]	; 573a0 <ftello64@plt+0x4364c>
   572c8:	bl	4ee84 <ftello64@plt+0x3b130>
   572cc:	ldr	r3, [pc, #212]	; 573a8 <ftello64@plt+0x43654>
   572d0:	ldr	r2, [pc, #212]	; 573ac <ftello64@plt+0x43658>
   572d4:	ldr	r1, [pc, #196]	; 573a0 <ftello64@plt+0x4364c>
   572d8:	ldr	r0, [pc, #208]	; 573b0 <ftello64@plt+0x4365c>
   572dc:	bl	13d3c <__assert_fail@plt>
   572e0:	uxtb	r1, r6
   572e4:	mov	r0, r7
   572e8:	bl	56944 <ftello64@plt+0x42bf0>
   572ec:	mov	r9, r0
   572f0:	b	57250 <ftello64@plt+0x434fc>
   572f4:	ldr	r2, [pc, #156]	; 57398 <ftello64@plt+0x43644>
   572f8:	ldr	r1, [pc, #180]	; 573b4 <ftello64@plt+0x43660>
   572fc:	ldr	r0, [pc, #156]	; 573a0 <ftello64@plt+0x4364c>
   57300:	bl	4ee84 <ftello64@plt+0x3b130>
   57304:	ldr	r3, [pc, #156]	; 573a8 <ftello64@plt+0x43654>
   57308:	ldr	r2, [pc, #168]	; 573b8 <ftello64@plt+0x43664>
   5730c:	ldr	r1, [pc, #140]	; 573a0 <ftello64@plt+0x4364c>
   57310:	ldr	r0, [pc, #164]	; 573bc <ftello64@plt+0x43668>
   57314:	bl	13d3c <__assert_fail@plt>
   57318:	ldr	r3, [pc, #136]	; 573a8 <ftello64@plt+0x43654>
   5731c:	mov	r2, #964	; 0x3c4
   57320:	ldr	r1, [pc, #120]	; 573a0 <ftello64@plt+0x4364c>
   57324:	ldr	r0, [pc, #148]	; 573c0 <ftello64@plt+0x4366c>
   57328:	bl	13d3c <__assert_fail@plt>
   5732c:	ldr	r3, [pc, #116]	; 573a8 <ftello64@plt+0x43654>
   57330:	ldr	r2, [pc, #140]	; 573c4 <ftello64@plt+0x43670>
   57334:	ldr	r1, [pc, #100]	; 573a0 <ftello64@plt+0x4364c>
   57338:	ldr	r0, [pc, #136]	; 573c8 <ftello64@plt+0x43674>
   5733c:	bl	13d3c <__assert_fail@plt>
   57340:	ldr	r3, [pc, #96]	; 573a8 <ftello64@plt+0x43654>
   57344:	ldr	r2, [pc, #128]	; 573cc <ftello64@plt+0x43678>
   57348:	ldr	r1, [pc, #80]	; 573a0 <ftello64@plt+0x4364c>
   5734c:	ldr	r0, [pc, #124]	; 573d0 <ftello64@plt+0x4367c>
   57350:	bl	13d3c <__assert_fail@plt>
   57354:	ldr	r3, [pc, #76]	; 573a8 <ftello64@plt+0x43654>
   57358:	mov	r2, #796	; 0x31c
   5735c:	ldr	r1, [pc, #60]	; 573a0 <ftello64@plt+0x4364c>
   57360:	ldr	r0, [pc, #108]	; 573d4 <ftello64@plt+0x43680>
   57364:	bl	13d3c <__assert_fail@plt>
   57368:	andeq	r8, r7, r8, asr #4
   5736c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   57370:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   57374:	andeq	r5, r6, r0, ror #27
   57378:	andeq	r5, r6, r8, ror #26
   5737c:	andeq	r5, r6, r4, lsr #29
   57380:			; <UNDEFINED> instruction: 0x00065eb4
   57384:	andeq	r5, r6, ip, lsl #29
   57388:	ldrdeq	r5, [r6], -r4
   5738c:	andeq	r5, r6, ip, ror #29
   57390:	muleq	r6, r0, sp
   57394:			; <UNDEFINED> instruction: 0x00065db8
   57398:	andeq	r5, r6, r0, ror #7
   5739c:	andeq	r0, r0, r5, ror r3
   573a0:	andeq	r5, r6, r8, asr #9
   573a4:	andeq	r0, r0, lr, asr #7
   573a8:	ldrdeq	r5, [r6], -r0
   573ac:	muleq	r0, r6, r3
   573b0:	andeq	r5, r6, r4, lsl lr
   573b4:	andeq	r0, r0, r2, lsl r4
   573b8:	andeq	r0, r0, r5, asr #7
   573bc:	andeq	r5, r6, ip, ror #28
   573c0:	andeq	r5, r6, r0, ror #28
   573c4:	andeq	r0, r0, lr, lsr #7
   573c8:	andeq	r5, r6, r8, lsr lr
   573cc:			; <UNDEFINED> instruction: 0x000003b3
   573d0:	andeq	r5, r6, r4, asr #28
   573d4:	andeq	r5, r6, r4, lsr sp
   573d8:	ldr	r3, [r0]
   573dc:	push	{r4, r5, r6, lr}
   573e0:	cmp	r3, #1
   573e4:	bls	5740c <ftello64@plt+0x436b8>
   573e8:	mov	r4, r0
   573ec:	mov	r0, r1
   573f0:	mov	r5, r1
   573f4:	bl	13814 <strlen@plt>
   573f8:	mov	r1, r5
   573fc:	mov	r2, r0
   57400:	mov	r0, r4
   57404:	pop	{r4, r5, r6, lr}
   57408:	b	569d4 <ftello64@plt+0x42c80>
   5740c:	ldr	r0, [pc]	; 57414 <ftello64@plt+0x436c0>
   57410:	bl	4ec2c <ftello64@plt+0x3aed8>
   57414:	andeq	r5, r6, ip, lsl #30
   57418:	push	{r4, r5, r6, r7, r8, lr}
   5741c:	sub	sp, sp, #40	; 0x28
   57420:	ldr	r6, [pc, #152]	; 574c0 <ftello64@plt+0x4376c>
   57424:	mov	r4, r0
   57428:	mov	r8, r1
   5742c:	ldr	r3, [r6]
   57430:	mov	r7, r2
   57434:	str	r3, [sp, #36]	; 0x24
   57438:	b	57440 <ftello64@plt+0x436ec>
   5743c:	mov	r4, r3
   57440:	mov	r0, r4
   57444:	bl	5463c <ftello64@plt+0x408e8>
   57448:	cmp	r0, #0
   5744c:	bne	57494 <ftello64@plt+0x43740>
   57450:	ldr	r3, [r4, #76]	; 0x4c
   57454:	cmp	r3, #0
   57458:	bne	5743c <ftello64@plt+0x436e8>
   5745c:	ldr	r5, [r4, #44]	; 0x2c
   57460:	mov	r0, r8
   57464:	cmp	r5, r7
   57468:	movcs	r5, r7
   5746c:	mov	r2, r5
   57470:	ldr	r1, [r4, #48]	; 0x30
   57474:	bl	133e8 <memcpy@plt>
   57478:	ldr	r2, [sp, #36]	; 0x24
   5747c:	ldr	r3, [r6]
   57480:	mov	r0, r5
   57484:	cmp	r2, r3
   57488:	bne	574bc <ftello64@plt+0x43768>
   5748c:	add	sp, sp, #40	; 0x28
   57490:	pop	{r4, r5, r6, r7, r8, pc}
   57494:	add	r1, sp, #4
   57498:	mov	r0, r4
   5749c:	ldr	r5, [r4, #80]	; 0x50
   574a0:	ldr	r6, [r4, #84]	; 0x54
   574a4:	bl	54cb0 <ftello64@plt+0x40f5c>
   574a8:	mov	r2, r6
   574ac:	mov	r1, r5
   574b0:	mov	r3, r0
   574b4:	ldr	r0, [pc, #8]	; 574c4 <ftello64@plt+0x43770>
   574b8:	bl	4ec2c <ftello64@plt+0x3aed8>
   574bc:	bl	134b4 <__stack_chk_fail@plt>
   574c0:	andeq	r6, r7, r8, ror #19
   574c4:	andeq	r5, r6, ip, lsr pc
   574c8:	ldr	r3, [r1]
   574cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   574d0:	cmp	r3, #1
   574d4:	bhi	5758c <ftello64@plt+0x43838>
   574d8:	ldr	r3, [r0]
   574dc:	mov	r8, r0
   574e0:	cmp	r3, #2
   574e4:	bne	57578 <ftello64@plt+0x43824>
   574e8:	ldr	r5, [r0, #56]	; 0x38
   574ec:	cmp	r5, #0
   574f0:	mvnne	r7, #0
   574f4:	bne	57560 <ftello64@plt+0x4380c>
   574f8:	mov	r0, #32768	; 0x8000
   574fc:	mov	r9, r1
   57500:	bl	131cc <gcry_xmalloc@plt>
   57504:	mov	r7, r5
   57508:	mov	r6, r0
   5750c:	b	57534 <ftello64@plt+0x437e0>
   57510:	cmp	r5, r0
   57514:	mov	r2, r0
   57518:	mov	r1, r6
   5751c:	mov	r0, r8
   57520:	movcc	r5, r4
   57524:	bl	569d4 <ftello64@plt+0x42c80>
   57528:	cmp	r0, #0
   5752c:	bne	57550 <ftello64@plt+0x437fc>
   57530:	add	r7, r7, r4
   57534:	mov	r2, #32768	; 0x8000
   57538:	mov	r1, r6
   5753c:	mov	r0, r9
   57540:	bl	566d0 <ftello64@plt+0x4297c>
   57544:	cmn	r0, #1
   57548:	mov	r4, r0
   5754c:	bne	57510 <ftello64@plt+0x437bc>
   57550:	cmp	r5, #0
   57554:	bne	57568 <ftello64@plt+0x43814>
   57558:	mov	r0, r6
   5755c:	bl	13448 <gcry_free@plt>
   57560:	mov	r0, r7
   57564:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   57568:	mov	r1, r5
   5756c:	mov	r0, r6
   57570:	bl	4eed0 <ftello64@plt+0x3b17c>
   57574:	b	57558 <ftello64@plt+0x43804>
   57578:	ldr	r3, [pc, #32]	; 575a0 <ftello64@plt+0x4384c>
   5757c:	ldr	r2, [pc, #32]	; 575a4 <ftello64@plt+0x43850>
   57580:	ldr	r1, [pc, #32]	; 575a8 <ftello64@plt+0x43854>
   57584:	ldr	r0, [pc, #32]	; 575ac <ftello64@plt+0x43858>
   57588:	bl	13d3c <__assert_fail@plt>
   5758c:	ldr	r3, [pc, #12]	; 575a0 <ftello64@plt+0x4384c>
   57590:	ldr	r2, [pc, #24]	; 575b0 <ftello64@plt+0x4385c>
   57594:	ldr	r1, [pc, #12]	; 575a8 <ftello64@plt+0x43854>
   57598:	ldr	r0, [pc, #20]	; 575b4 <ftello64@plt+0x43860>
   5759c:	bl	13d3c <__assert_fail@plt>
   575a0:	strdeq	r5, [r6], -r0
   575a4:	andeq	r0, r0, pc, lsr #17
   575a8:	andeq	r5, r6, r8, asr #9
   575ac:	andeq	r5, r6, r4, asr #31
   575b0:	andeq	r0, r0, lr, lsr #17
   575b4:	andeq	r5, r6, r4, lsl #31
   575b8:	ldr	r3, [r0]
   575bc:	push	{r4, lr}
   575c0:	cmp	r3, #1
   575c4:	bls	575f8 <ftello64@plt+0x438a4>
   575c8:	ldr	r3, [r0, #76]	; 0x4c
   575cc:	mov	r4, r0
   575d0:	cmp	r3, #0
   575d4:	popeq	{r4, pc}
   575d8:	mov	r2, #0
   575dc:	ldr	r1, [r4, #60]	; 0x3c
   575e0:	mov	r0, r4
   575e4:	bl	5633c <ftello64@plt+0x425e8>
   575e8:	ldr	r3, [r4, #76]	; 0x4c
   575ec:	cmp	r3, #0
   575f0:	bne	575d8 <ftello64@plt+0x43884>
   575f4:	pop	{r4, pc}
   575f8:	ldr	r0, [pc]	; 57600 <ftello64@plt+0x438ac>
   575fc:	bl	4ec2c <ftello64@plt+0x3aed8>
   57600:	andeq	r6, r6, r4
   57604:	ldr	r3, [r1]
   57608:	push	{r4, r5, r6, lr}
   5760c:	sub	r3, r3, #2
   57610:	cmp	r3, #1
   57614:	bhi	5764c <ftello64@plt+0x438f8>
   57618:	ldr	r3, [r0]
   5761c:	mov	r5, r0
   57620:	sub	r3, r3, #2
   57624:	cmp	r3, #1
   57628:	bhi	57660 <ftello64@plt+0x4390c>
   5762c:	mov	r4, r1
   57630:	mov	r0, r1
   57634:	bl	575b8 <ftello64@plt+0x43864>
   57638:	mov	r0, r5
   5763c:	ldr	r2, [r4, #44]	; 0x2c
   57640:	ldr	r1, [r4, #48]	; 0x30
   57644:	pop	{r4, r5, r6, lr}
   57648:	b	569d4 <ftello64@plt+0x42c80>
   5764c:	ldr	r3, [pc, #32]	; 57674 <ftello64@plt+0x43920>
   57650:	mov	r2, #2176	; 0x880
   57654:	ldr	r1, [pc, #28]	; 57678 <ftello64@plt+0x43924>
   57658:	ldr	r0, [pc, #28]	; 5767c <ftello64@plt+0x43928>
   5765c:	bl	13d3c <__assert_fail@plt>
   57660:	ldr	r3, [pc, #12]	; 57674 <ftello64@plt+0x43920>
   57664:	ldr	r2, [pc, #20]	; 57680 <ftello64@plt+0x4392c>
   57668:	ldr	r1, [pc, #8]	; 57678 <ftello64@plt+0x43924>
   5766c:	ldr	r0, [pc, #16]	; 57684 <ftello64@plt+0x43930>
   57670:	bl	13d3c <__assert_fail@plt>
   57674:	strdeq	r5, [r6], -ip
   57678:	andeq	r5, r6, r8, asr #9
   5767c:	andeq	r6, r6, r4, lsr r0
   57680:	andeq	r0, r0, r1, lsl #17
   57684:	andeq	r6, r6, r4, ror r0
   57688:	push	{r4, r5, lr}
   5768c:	orrs	ip, r2, r3
   57690:	ldr	r1, [r0, #24]
   57694:	ldr	lr, [r0, #16]
   57698:	ldr	ip, [r0, #28]
   5769c:	ldr	r5, [r0, #20]
   576a0:	strd	r2, [r0, #8]
   576a4:	movne	r4, #1
   576a8:	moveq	r4, #0
   576ac:	mov	r2, #0
   576b0:	adds	r1, r1, lr
   576b4:	mov	r3, #0
   576b8:	adc	ip, ip, r5
   576bc:	str	r4, [r0, #32]
   576c0:	str	r1, [r0, #24]
   576c4:	str	ip, [r0, #28]
   576c8:	strd	r2, [r0, #16]
   576cc:	pop	{r4, r5, pc}
   576d0:	push	{r4, lr}
   576d4:	sub	sp, sp, #112	; 0x70
   576d8:	ldr	r4, [pc, #156]	; 5777c <ftello64@plt+0x43a28>
   576dc:	cmp	r1, #0
   576e0:	ldr	r3, [r4]
   576e4:	str	r3, [sp, #108]	; 0x6c
   576e8:	movne	r3, #0
   576ec:	strne	r3, [r1]
   576f0:	b	576f8 <ftello64@plt+0x439a4>
   576f4:	mov	r0, r3
   576f8:	ldr	r3, [r0, #76]	; 0x4c
   576fc:	cmp	r3, #0
   57700:	bne	576f4 <ftello64@plt+0x439a0>
   57704:	ldr	r2, [r0, #60]	; 0x3c
   57708:	ldr	r3, [pc, #112]	; 57780 <ftello64@plt+0x43a2c>
   5770c:	cmp	r2, r3
   57710:	movne	r0, #0
   57714:	movne	r1, #0
   57718:	beq	57734 <ftello64@plt+0x439e0>
   5771c:	ldr	r2, [sp, #108]	; 0x6c
   57720:	ldr	r3, [r4]
   57724:	cmp	r2, r3
   57728:	bne	57778 <ftello64@plt+0x43a24>
   5772c:	add	sp, sp, #112	; 0x70
   57730:	pop	{r4, pc}
   57734:	ldr	r3, [r0, #64]	; 0x40
   57738:	mov	r2, sp
   5773c:	mov	r0, #3
   57740:	ldr	r1, [r3]
   57744:	bl	13568 <__fxstat64@plt>
   57748:	cmp	r0, #0
   5774c:	ldrdeq	r0, [sp, #48]	; 0x30
   57750:	beq	5771c <ftello64@plt+0x439c8>
   57754:	bl	138b0 <__errno_location@plt>
   57758:	ldr	r0, [r0]
   5775c:	bl	136e8 <strerror@plt>
   57760:	mov	r1, r0
   57764:	ldr	r0, [pc, #24]	; 57784 <ftello64@plt+0x43a30>
   57768:	bl	4eb24 <ftello64@plt+0x3add0>
   5776c:	mov	r0, #0
   57770:	mov	r1, #0
   57774:	b	5771c <ftello64@plt+0x439c8>
   57778:	bl	134b4 <__stack_chk_fail@plt>
   5777c:	andeq	r6, r7, r8, ror #19
   57780:	andeq	r4, r5, r8, asr r7
   57784:	strheq	r6, [r6], -r0
   57788:	b	57790 <ftello64@plt+0x43a3c>
   5778c:	mov	r0, r3
   57790:	ldr	r3, [r0, #76]	; 0x4c
   57794:	cmp	r3, #0
   57798:	bne	5778c <ftello64@plt+0x43a38>
   5779c:	ldr	r3, [pc, #20]	; 577b8 <ftello64@plt+0x43a64>
   577a0:	ldr	r2, [r0, #60]	; 0x3c
   577a4:	cmp	r2, r3
   577a8:	ldreq	r3, [r0, #64]	; 0x40
   577ac:	ldreq	r0, [r3]
   577b0:	mvnne	r0, #0
   577b4:	bx	lr
   577b8:	andeq	r4, r5, r8, asr r7
   577bc:	ldr	r3, [r0, #24]
   577c0:	ldr	r2, [r0, #16]
   577c4:	ldr	ip, [r0, #28]
   577c8:	ldr	r1, [r0, #20]
   577cc:	adds	r0, r3, r2
   577d0:	adc	r1, ip, r1
   577d4:	bx	lr
   577d8:	push	{r4, r5, r6, r7, lr}
   577dc:	mov	r7, r3
   577e0:	ldr	r3, [r0]
   577e4:	sub	sp, sp, #12
   577e8:	bics	r3, r3, #2
   577ec:	mov	r4, r0
   577f0:	mov	r6, r2
   577f4:	beq	57868 <ftello64@plt+0x43b14>
   577f8:	ldr	r3, [r4, #76]	; 0x4c
   577fc:	mov	r0, #0
   57800:	mov	r1, #0
   57804:	cmp	r3, #0
   57808:	mov	r3, #0
   5780c:	strd	r6, [r4, #24]
   57810:	strd	r0, [r4, #16]
   57814:	strd	r0, [r4, #8]
   57818:	str	r3, [r4, #40]	; 0x28
   5781c:	str	r3, [r4, #32]
   57820:	str	r3, [r4, #56]	; 0x38
   57824:	beq	57858 <ftello64@plt+0x43b04>
   57828:	ldr	r0, [pc, #172]	; 578dc <ftello64@plt+0x43b88>
   5782c:	bl	4ec70 <ftello64@plt+0x3af1c>
   57830:	ldr	r3, [r4, #76]	; 0x4c
   57834:	cmp	r3, #0
   57838:	beq	57858 <ftello64@plt+0x43b04>
   5783c:	mov	r2, #0
   57840:	ldr	r1, [r4, #60]	; 0x3c
   57844:	mov	r0, r4
   57848:	bl	5633c <ftello64@plt+0x425e8>
   5784c:	ldr	r3, [r4, #76]	; 0x4c
   57850:	cmp	r3, #0
   57854:	bne	5783c <ftello64@plt+0x43ae8>
   57858:	mov	r0, #0
   5785c:	add	sp, sp, #12
   57860:	pop	{r4, r5, r6, r7, pc}
   57864:	mov	r4, r5
   57868:	ldr	r5, [r4, #76]	; 0x4c
   5786c:	cmp	r5, #0
   57870:	bne	57864 <ftello64@plt+0x43b10>
   57874:	ldr	r3, [pc, #100]	; 578e0 <ftello64@plt+0x43b8c>
   57878:	ldr	r2, [r4, #60]	; 0x3c
   5787c:	cmp	r2, r3
   57880:	bne	578d4 <ftello64@plt+0x43b80>
   57884:	ldr	r1, [r4, #64]	; 0x40
   57888:	mov	r2, r6
   5788c:	mov	r3, r7
   57890:	ldr	r0, [r1]
   57894:	str	r5, [sp]
   57898:	bl	135b0 <lseek64@plt>
   5789c:	mvn	r3, #0
   578a0:	mvn	r2, #0
   578a4:	cmp	r1, r3
   578a8:	cmpeq	r0, r2
   578ac:	strne	r5, [r4, #44]	; 0x2c
   578b0:	bne	577f8 <ftello64@plt+0x43aa4>
   578b4:	bl	138b0 <__errno_location@plt>
   578b8:	ldr	r0, [r0]
   578bc:	bl	136e8 <strerror@plt>
   578c0:	mov	r1, r0
   578c4:	ldr	r0, [pc, #24]	; 578e4 <ftello64@plt+0x43b90>
   578c8:	bl	4eb24 <ftello64@plt+0x3add0>
   578cc:	mvn	r0, #0
   578d0:	b	5785c <ftello64@plt+0x43b08>
   578d4:	mvn	r0, #0
   578d8:	b	5785c <ftello64@plt+0x43b08>
   578dc:	ldrdeq	r6, [r6], -r8
   578e0:	andeq	r4, r5, r8, asr r7
   578e4:	andeq	r6, r6, r4, asr #1
   578e8:	ldr	r3, [r0, #72]	; 0x48
   578ec:	cmp	r3, #0
   578f0:	beq	578fc <ftello64@plt+0x43ba8>
   578f4:	mov	r0, r3
   578f8:	bx	lr
   578fc:	b	556d4 <ftello64@plt+0x41980>
   57900:	cmp	r0, #0
   57904:	bxeq	lr
   57908:	ldr	r2, [r0, #76]	; 0x4c
   5790c:	cmp	r2, #0
   57910:	bne	5791c <ftello64@plt+0x43bc8>
   57914:	b	57940 <ftello64@plt+0x43bec>
   57918:	mov	r2, r3
   5791c:	ldr	r3, [r2, #76]	; 0x4c
   57920:	cmp	r3, #0
   57924:	bne	57918 <ftello64@plt+0x43bc4>
   57928:	ldr	r3, [pc, #36]	; 57954 <ftello64@plt+0x43c00>
   5792c:	ldr	r1, [r2, #60]	; 0x3c
   57930:	cmp	r1, r3
   57934:	beq	57948 <ftello64@plt+0x43bf4>
   57938:	mov	r0, #0
   5793c:	bx	lr
   57940:	mov	r2, r0
   57944:	b	57928 <ftello64@plt+0x43bd4>
   57948:	ldr	r0, [r2, #64]	; 0x40
   5794c:	add	r0, r0, #20
   57950:	bx	lr
   57954:	andeq	r4, r5, r8, asr r7
   57958:	cmp	r0, #0
   5795c:	beq	57990 <ftello64@plt+0x43c3c>
   57960:	ldr	r2, [r0, #76]	; 0x4c
   57964:	cmp	r2, #0
   57968:	bne	57974 <ftello64@plt+0x43c20>
   5796c:	b	579ac <ftello64@plt+0x43c58>
   57970:	mov	r2, r3
   57974:	ldr	r3, [r2, #76]	; 0x4c
   57978:	cmp	r3, #0
   5797c:	bne	57970 <ftello64@plt+0x43c1c>
   57980:	ldr	r3, [pc, #44]	; 579b4 <ftello64@plt+0x43c60>
   57984:	ldr	r1, [r2, #60]	; 0x3c
   57988:	cmp	r1, r3
   5798c:	beq	57998 <ftello64@plt+0x43c44>
   57990:	ldr	r0, [pc, #32]	; 579b8 <ftello64@plt+0x43c64>
   57994:	bx	lr
   57998:	ldr	r0, [r2, #64]	; 0x40
   5799c:	ldr	r3, [pc, #20]	; 579b8 <ftello64@plt+0x43c64>
   579a0:	adds	r0, r0, #20
   579a4:	moveq	r0, r3
   579a8:	bx	lr
   579ac:	mov	r2, r0
   579b0:	b	57980 <ftello64@plt+0x43c2c>
   579b4:	andeq	r4, r5, r8, asr r7
   579b8:	andeq	lr, r5, r0, asr r8
   579bc:	push	{r4, r5, r6, lr}
   579c0:	subs	r5, r1, #0
   579c4:	mov	r4, r0
   579c8:	bne	57a04 <ftello64@plt+0x43cb0>
   579cc:	ldr	r3, [r0]
   579d0:	cmp	r3, #0
   579d4:	beq	579f8 <ftello64@plt+0x43ca4>
   579d8:	ldr	r3, [pc, #124]	; 57a5c <ftello64@plt+0x43d08>
   579dc:	ldr	r1, [r4, #60]	; 0x3c
   579e0:	cmp	r1, r3
   579e4:	bne	57a48 <ftello64@plt+0x43cf4>
   579e8:	mov	r0, r4
   579ec:	mov	r2, #0
   579f0:	pop	{r4, r5, r6, lr}
   579f4:	b	5633c <ftello64@plt+0x425e8>
   579f8:	ldr	r0, [pc, #96]	; 57a60 <ftello64@plt+0x43d0c>
   579fc:	bl	4ec70 <ftello64@plt+0x3af1c>
   57a00:	b	579d8 <ftello64@plt+0x43c84>
   57a04:	mov	r1, #32
   57a08:	mov	r0, #1
   57a0c:	bl	13c10 <gcry_xcalloc@plt>
   57a10:	ldr	r3, [r4]
   57a14:	mov	lr, #0
   57a18:	mov	r1, #1
   57a1c:	mov	ip, r0
   57a20:	mov	r2, ip
   57a24:	mov	r0, r4
   57a28:	str	r5, [ip, #24]
   57a2c:	str	r3, [ip]
   57a30:	str	r1, [ip, #12]
   57a34:	mov	r3, lr
   57a38:	str	lr, [ip, #4]
   57a3c:	ldr	r1, [pc, #24]	; 57a5c <ftello64@plt+0x43d08>
   57a40:	pop	{r4, r5, r6, lr}
   57a44:	b	56124 <ftello64@plt+0x423d0>
   57a48:	ldr	r3, [pc, #20]	; 57a64 <ftello64@plt+0x43d10>
   57a4c:	mov	r2, #2528	; 0x9e0
   57a50:	ldr	r1, [pc, #16]	; 57a68 <ftello64@plt+0x43d14>
   57a54:	ldr	r0, [pc, #16]	; 57a6c <ftello64@plt+0x43d18>
   57a58:	bl	4eeac <ftello64@plt+0x3b158>
   57a5c:	andeq	r6, r5, ip, ror sl
   57a60:	andeq	r6, r6, r0, lsl r1
   57a64:	andeq	r5, r6, r0, lsl r4
   57a68:	andeq	r5, r6, r8, asr #9
   57a6c:	andeq	r6, r6, r4, asr r1
   57a70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   57a74:	sub	sp, sp, #12
   57a78:	ldr	r8, [r2]
   57a7c:	ldr	sl, [r1]
   57a80:	clz	ip, sl
   57a84:	lsr	ip, ip, #5
   57a88:	mov	r9, r2
   57a8c:	str	r3, [sp, #4]
   57a90:	mov	r2, r3
   57a94:	cmp	r8, #1
   57a98:	movls	r3, ip
   57a9c:	orrhi	r3, ip, #1
   57aa0:	cmp	r3, #0
   57aa4:	str	r1, [sp]
   57aa8:	mov	r4, r0
   57aac:	ldr	r7, [r2]
   57ab0:	bne	57ae8 <ftello64@plt+0x43d94>
   57ab4:	cmp	r7, #1
   57ab8:	bls	57c80 <ftello64@plt+0x43f2c>
   57abc:	cmp	r7, #256	; 0x100
   57ac0:	movcc	r8, r7
   57ac4:	movcs	r8, #256	; 0x100
   57ac8:	mov	r0, sl
   57acc:	mov	r1, r8
   57ad0:	bl	136ac <gcry_xrealloc@plt>
   57ad4:	ldr	r3, [sp]
   57ad8:	mov	sl, r0
   57adc:	str	r0, [r3]
   57ae0:	str	r8, [r9]
   57ae4:	b	57af8 <ftello64@plt+0x43da4>
   57ae8:	cmp	r8, #1
   57aec:	orrls	ip, ip, #1
   57af0:	cmp	ip, #0
   57af4:	bne	57abc <ftello64@plt+0x43d68>
   57af8:	mov	fp, sl
   57afc:	mov	r6, #0
   57b00:	b	57b54 <ftello64@plt+0x43e00>
   57b04:	ldr	ip, [r4, #16]
   57b08:	ldr	lr, [r4, #20]
   57b0c:	ldr	r5, [r4, #48]	; 0x30
   57b10:	adds	ip, ip, #1
   57b14:	str	ip, [r4, #16]
   57b18:	adc	lr, lr, #0
   57b1c:	add	ip, r0, #1
   57b20:	str	lr, [r4, #20]
   57b24:	str	ip, [r4, #40]	; 0x28
   57b28:	ldrb	ip, [r5, r0]
   57b2c:	mov	r0, ip
   57b30:	mov	r5, fp
   57b34:	cmp	r0, #10
   57b38:	add	r6, r6, #1
   57b3c:	strb	ip, [r5], #1
   57b40:	beq	57c50 <ftello64@plt+0x43efc>
   57b44:	sub	r0, r8, #1
   57b48:	cmp	r0, r6
   57b4c:	beq	57b88 <ftello64@plt+0x43e34>
   57b50:	mov	fp, r5
   57b54:	ldr	r0, [r4, #32]
   57b58:	cmp	r0, #0
   57b5c:	bne	57b70 <ftello64@plt+0x43e1c>
   57b60:	ldr	r0, [r4, #40]	; 0x28
   57b64:	ldr	ip, [r4, #44]	; 0x2c
   57b68:	cmp	r0, ip
   57b6c:	bcc	57b04 <ftello64@plt+0x43db0>
   57b70:	mov	r0, r4
   57b74:	bl	565dc <ftello64@plt+0x42888>
   57b78:	cmn	r0, #1
   57b7c:	beq	57c64 <ftello64@plt+0x43f10>
   57b80:	uxtb	ip, r0
   57b84:	b	57b30 <ftello64@plt+0x43ddc>
   57b88:	cmp	r8, r7
   57b8c:	beq	57bec <ftello64@plt+0x43e98>
   57b90:	ldr	r3, [pc, #252]	; 57c94 <ftello64@plt+0x43f40>
   57b94:	mov	r0, sl
   57b98:	cmp	r8, r3
   57b9c:	movls	r3, #256	; 0x100
   57ba0:	movhi	r3, #1024	; 0x400
   57ba4:	add	r2, r8, r3
   57ba8:	cmp	r7, r2
   57bac:	movcc	r8, r7
   57bb0:	movcs	r8, r2
   57bb4:	mov	r1, r8
   57bb8:	bl	136ac <gcry_xrealloc@plt>
   57bbc:	ldr	r3, [sp]
   57bc0:	mov	sl, r0
   57bc4:	str	r0, [r3]
   57bc8:	add	r5, r0, r6
   57bcc:	str	r8, [r9]
   57bd0:	b	57b50 <ftello64@plt+0x43dfc>
   57bd4:	mov	r0, r4
   57bd8:	bl	565dc <ftello64@plt+0x42888>
   57bdc:	cmn	r0, #1
   57be0:	beq	57c34 <ftello64@plt+0x43ee0>
   57be4:	cmp	r0, #10
   57be8:	beq	57c34 <ftello64@plt+0x43ee0>
   57bec:	ldr	r2, [r4, #32]
   57bf0:	cmp	r2, #0
   57bf4:	bne	57bd4 <ftello64@plt+0x43e80>
   57bf8:	ldr	r2, [r4, #40]	; 0x28
   57bfc:	ldr	r0, [r4, #44]	; 0x2c
   57c00:	cmp	r2, r0
   57c04:	bcs	57bd4 <ftello64@plt+0x43e80>
   57c08:	ldr	r0, [r4, #16]
   57c0c:	ldr	ip, [r4, #20]
   57c10:	ldr	lr, [r4, #48]	; 0x30
   57c14:	adds	r0, r0, #1
   57c18:	str	r0, [r4, #16]
   57c1c:	adc	ip, ip, #0
   57c20:	add	r0, r2, #1
   57c24:	str	ip, [r4, #20]
   57c28:	str	r0, [r4, #40]	; 0x28
   57c2c:	ldrb	r0, [lr, r2]
   57c30:	b	57be4 <ftello64@plt+0x43e90>
   57c34:	cmp	sl, r5
   57c38:	bcs	57c6c <ftello64@plt+0x43f18>
   57c3c:	ldr	r3, [sp, #4]
   57c40:	mov	r1, #10
   57c44:	mov	r2, #0
   57c48:	strb	r1, [fp]
   57c4c:	str	r2, [r3]
   57c50:	mov	r3, #0
   57c54:	mov	r0, r6
   57c58:	strb	r3, [r5]
   57c5c:	add	sp, sp, #12
   57c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   57c64:	mov	r5, fp
   57c68:	b	57c50 <ftello64@plt+0x43efc>
   57c6c:	ldr	r3, [pc, #36]	; 57c98 <ftello64@plt+0x43f44>
   57c70:	ldr	r2, [pc, #36]	; 57c9c <ftello64@plt+0x43f48>
   57c74:	ldr	r1, [pc, #36]	; 57ca0 <ftello64@plt+0x43f4c>
   57c78:	ldr	r0, [pc, #36]	; 57ca4 <ftello64@plt+0x43f50>
   57c7c:	bl	13d3c <__assert_fail@plt>
   57c80:	ldr	r3, [pc, #16]	; 57c98 <ftello64@plt+0x43f44>
   57c84:	mov	r2, #2560	; 0xa00
   57c88:	ldr	r1, [pc, #16]	; 57ca0 <ftello64@plt+0x43f4c>
   57c8c:	ldr	r0, [pc, #20]	; 57ca8 <ftello64@plt+0x43f54>
   57c90:	bl	13d3c <__assert_fail@plt>
   57c94:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   57c98:	andeq	r5, r6, r4, lsr r4
   57c9c:	andeq	r0, r0, r1, lsr #20
   57ca0:	andeq	r5, r6, r8, asr #9
   57ca4:	muleq	r6, r8, r1
   57ca8:	andeq	r6, r6, r0, ror r1
   57cac:	cmp	r2, #0
   57cb0:	push	{r4, r5, r6, r7, r8, lr}
   57cb4:	mov	r4, r0
   57cb8:	bne	57d90 <ftello64@plt+0x4403c>
   57cbc:	cmp	r1, #0
   57cc0:	mov	r5, r1
   57cc4:	popeq	{r4, r5, r6, r7, r8, pc}
   57cc8:	ldr	r3, [r4, #32]
   57ccc:	mov	r0, r4
   57cd0:	cmp	r3, #0
   57cd4:	beq	57d30 <ftello64@plt+0x43fdc>
   57cd8:	bl	565dc <ftello64@plt+0x42888>
   57cdc:	sub	r5, r5, #1
   57ce0:	cmn	r0, #1
   57ce4:	popeq	{r4, r5, r6, r7, r8, pc}
   57ce8:	cmp	r5, #0
   57cec:	bne	57d20 <ftello64@plt+0x43fcc>
   57cf0:	pop	{r4, r5, r6, r7, r8, pc}
   57cf4:	ldrd	r2, [r4, #16]
   57cf8:	cmp	ip, r5
   57cfc:	movcs	ip, r5
   57d00:	adds	r6, r2, ip
   57d04:	sub	r5, r5, ip
   57d08:	adc	r7, r3, #0
   57d0c:	cmp	r5, #0
   57d10:	add	r1, r1, ip
   57d14:	str	r1, [r4, #40]	; 0x28
   57d18:	strd	r6, [r4, #16]
   57d1c:	popeq	{r4, r5, r6, r7, r8, pc}
   57d20:	ldr	r3, [r4, #32]
   57d24:	mov	r0, r4
   57d28:	cmp	r3, #0
   57d2c:	bne	57cd8 <ftello64@plt+0x43f84>
   57d30:	ldr	r1, [r4, #40]	; 0x28
   57d34:	ldr	r3, [r4, #44]	; 0x2c
   57d38:	cmp	r1, r3
   57d3c:	sub	ip, r3, r1
   57d40:	bcc	57cf4 <ftello64@plt+0x43fa0>
   57d44:	b	57cd8 <ftello64@plt+0x43f84>
   57d48:	ldr	r2, [r4, #44]	; 0x2c
   57d4c:	ldr	r3, [r4, #40]	; 0x28
   57d50:	cmp	r3, r2
   57d54:	sub	ip, r2, r3
   57d58:	bcs	57d80 <ftello64@plt+0x4402c>
   57d5c:	ldrd	r0, [r4, #16]
   57d60:	str	r2, [r4, #40]	; 0x28
   57d64:	ldr	r3, [r4, #40]	; 0x28
   57d68:	adds	r6, r0, ip
   57d6c:	adc	r7, r1, #0
   57d70:	cmp	r3, r2
   57d74:	strd	r6, [r4, #16]
   57d78:	sub	ip, r2, r3
   57d7c:	bcc	57d5c <ftello64@plt+0x44008>
   57d80:	mov	r0, r4
   57d84:	bl	565dc <ftello64@plt+0x42888>
   57d88:	cmn	r0, #1
   57d8c:	popeq	{r4, r5, r6, r7, r8, pc}
   57d90:	ldr	r3, [r4, #32]
   57d94:	cmp	r3, #0
   57d98:	bne	57d80 <ftello64@plt+0x4402c>
   57d9c:	b	57d48 <ftello64@plt+0x43ff4>
   57da0:	push	{r4, lr}
   57da4:	ldr	r4, [pc, #72]	; 57df4 <ftello64@plt+0x440a0>
   57da8:	ldr	r3, [r4]
   57dac:	cmp	r3, #0
   57db0:	popeq	{r4, pc}
   57db4:	mov	r3, #0
   57db8:	ldr	r0, [r4, #4]
   57dbc:	str	r3, [r4]
   57dc0:	bl	13988 <fileno@plt>
   57dc4:	add	r2, r4, #8
   57dc8:	mov	r1, #2
   57dcc:	bl	135c8 <tcsetattr@plt>
   57dd0:	cmp	r0, #0
   57dd4:	popeq	{r4, pc}
   57dd8:	bl	138b0 <__errno_location@plt>
   57ddc:	ldr	r0, [r0]
   57de0:	bl	136e8 <strerror@plt>
   57de4:	pop	{r4, lr}
   57de8:	mov	r1, r0
   57dec:	ldr	r0, [pc, #4]	; 57df8 <ftello64@plt+0x440a4>
   57df0:	b	4eb24 <ftello64@plt+0x3add0>
   57df4:	andeq	r8, r7, r8, lsr #2
   57df8:	andeq	r6, r6, r4, lsr #3
   57dfc:	push	{r4, r5, lr}
   57e00:	sub	sp, sp, #20
   57e04:	ldr	r4, [pc, #108]	; 57e78 <ftello64@plt+0x44124>
   57e08:	ldr	r5, [pc, #108]	; 57e7c <ftello64@plt+0x44128>
   57e0c:	ldr	r2, [r4, #68]	; 0x44
   57e10:	ldr	r3, [r5]
   57e14:	cmp	r2, #0
   57e18:	str	r3, [sp, #12]
   57e1c:	beq	57e48 <ftello64@plt+0x440f4>
   57e20:	ldr	r0, [r4, #72]	; 0x48
   57e24:	ldr	r2, [sp, #12]
   57e28:	ldr	r1, [pc, #80]	; 57e80 <ftello64@plt+0x4412c>
   57e2c:	ldr	r3, [r5]
   57e30:	cmp	r0, #0
   57e34:	moveq	r0, r1
   57e38:	cmp	r2, r3
   57e3c:	bne	57e74 <ftello64@plt+0x44120>
   57e40:	add	sp, sp, #20
   57e44:	pop	{r4, r5, pc}
   57e48:	mov	r0, sp
   57e4c:	bl	13d18 <ctermid@plt>
   57e50:	cmp	r0, #0
   57e54:	beq	57e6c <ftello64@plt+0x44118>
   57e58:	bl	13490 <strdup@plt>
   57e5c:	str	r0, [r4, #72]	; 0x48
   57e60:	mov	r3, #1
   57e64:	str	r3, [r4, #68]	; 0x44
   57e68:	b	57e24 <ftello64@plt+0x440d0>
   57e6c:	ldr	r0, [r4, #72]	; 0x48
   57e70:	b	57e60 <ftello64@plt+0x4410c>
   57e74:	bl	134b4 <__stack_chk_fail@plt>
   57e78:	andeq	r8, r7, r8, lsr #2
   57e7c:	andeq	r6, r7, r8, ror #19
   57e80:			; <UNDEFINED> instruction: 0x000661bc
   57e84:	push	{r4, lr}
   57e88:	ldr	r4, [pc, #136]	; 57f18 <ftello64@plt+0x441c4>
   57e8c:	ldr	r3, [r4, #76]	; 0x4c
   57e90:	cmp	r3, #0
   57e94:	popne	{r4, pc}
   57e98:	ldr	r3, [r4, #80]	; 0x50
   57e9c:	cmp	r3, #0
   57ea0:	beq	57edc <ftello64@plt+0x44188>
   57ea4:	ldr	r3, [pc, #112]	; 57f1c <ftello64@plt+0x441c8>
   57ea8:	ldr	r0, [r3]
   57eac:	cmp	r0, #0
   57eb0:	str	r0, [r4, #4]
   57eb4:	beq	57eec <ftello64@plt+0x44198>
   57eb8:	ldr	r3, [r4, #84]	; 0x54
   57ebc:	cmp	r3, #0
   57ec0:	beq	57ec8 <ftello64@plt+0x44174>
   57ec4:	blx	r3
   57ec8:	ldr	r0, [pc, #80]	; 57f20 <ftello64@plt+0x441cc>
   57ecc:	bl	5b4e0 <ftello64@plt+0x4778c>
   57ed0:	mov	r3, #1
   57ed4:	str	r3, [r4, #76]	; 0x4c
   57ed8:	pop	{r4, pc}
   57edc:	bl	57dfc <ftello64@plt+0x440a8>
   57ee0:	ldr	r1, [pc, #60]	; 57f24 <ftello64@plt+0x441d0>
   57ee4:	bl	13ba4 <fopen64@plt>
   57ee8:	b	57eac <ftello64@plt+0x44158>
   57eec:	bl	57dfc <ftello64@plt+0x440a8>
   57ef0:	mov	r4, r0
   57ef4:	bl	138b0 <__errno_location@plt>
   57ef8:	ldr	r0, [r0]
   57efc:	bl	136e8 <strerror@plt>
   57f00:	mov	r1, r4
   57f04:	mov	r2, r0
   57f08:	ldr	r0, [pc, #24]	; 57f28 <ftello64@plt+0x441d4>
   57f0c:	bl	4eb24 <ftello64@plt+0x3add0>
   57f10:	mov	r0, #2
   57f14:	bl	137b4 <exit@plt>
   57f18:	andeq	r8, r7, r8, lsr #2
   57f1c:	andeq	r7, r7, r0, lsl #4
   57f20:	andeq	r7, r5, r0, lsr #27
   57f24:	andeq	r6, r6, r8, asr #3
   57f28:	andeq	r6, r6, ip, asr #3
   57f2c:	ldr	r3, [pc, #16]	; 57f44 <ftello64@plt+0x441f0>
   57f30:	mov	r2, r0
   57f34:	cmn	r0, #1
   57f38:	ldr	r0, [r3, #80]	; 0x50
   57f3c:	strne	r2, [r3, #80]	; 0x50
   57f40:	bx	lr
   57f44:	andeq	r8, r7, r8, lsr #2
   57f48:	ldr	r3, [pc, #16]	; 57f60 <ftello64@plt+0x4420c>
   57f4c:	adds	r2, r0, #0
   57f50:	movne	r2, #1
   57f54:	ldr	r0, [r3, #88]	; 0x58
   57f58:	str	r2, [r3, #88]	; 0x58
   57f5c:	bx	lr
   57f60:	andeq	r8, r7, r8, lsr #2
   57f64:	push	{r0, r1, r2, r3}
   57f68:	push	{r4, r5, r6, lr}
   57f6c:	sub	sp, sp, #8
   57f70:	ldr	r4, [pc, #128]	; 57ff8 <ftello64@plt+0x442a4>
   57f74:	ldr	r5, [pc, #128]	; 57ffc <ftello64@plt+0x442a8>
   57f78:	ldr	r6, [sp, #24]
   57f7c:	ldr	r1, [r4, #88]	; 0x58
   57f80:	ldr	r3, [r5]
   57f84:	cmp	r1, #0
   57f88:	str	r3, [sp, #4]
   57f8c:	bne	57fcc <ftello64@plt+0x44278>
   57f90:	ldr	r3, [r4, #76]	; 0x4c
   57f94:	cmp	r3, #0
   57f98:	beq	57fec <ftello64@plt+0x44298>
   57f9c:	add	ip, sp, #28
   57fa0:	mov	r3, ip
   57fa4:	mov	r2, r6
   57fa8:	mov	r1, #1
   57fac:	ldr	r0, [r4, #4]
   57fb0:	str	ip, [sp]
   57fb4:	bl	13724 <__vfprintf_chk@plt>
   57fb8:	ldr	r3, [r4, #92]	; 0x5c
   57fbc:	add	r3, r3, r0
   57fc0:	ldr	r0, [r4, #4]
   57fc4:	str	r3, [r4, #92]	; 0x5c
   57fc8:	bl	1331c <fflush@plt>
   57fcc:	ldr	r2, [sp, #4]
   57fd0:	ldr	r3, [r5]
   57fd4:	cmp	r2, r3
   57fd8:	bne	57ff4 <ftello64@plt+0x442a0>
   57fdc:	add	sp, sp, #8
   57fe0:	pop	{r4, r5, r6, lr}
   57fe4:	add	sp, sp, #16
   57fe8:	bx	lr
   57fec:	bl	57e84 <ftello64@plt+0x44130>
   57ff0:	b	57f9c <ftello64@plt+0x44248>
   57ff4:	bl	134b4 <__stack_chk_fail@plt>
   57ff8:	andeq	r8, r7, r8, lsr #2
   57ffc:	andeq	r6, r7, r8, ror #19
   58000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58004:	sub	sp, sp, #76	; 0x4c
   58008:	ldr	r6, [pc, #624]	; 58280 <ftello64@plt+0x4452c>
   5800c:	ldr	sl, [pc, #624]	; 58284 <ftello64@plt+0x44530>
   58010:	ldr	r2, [r6, #80]	; 0x50
   58014:	ldr	r3, [sl]
   58018:	cmp	r2, #0
   5801c:	str	r3, [sp, #68]	; 0x44
   58020:	bne	58270 <ftello64@plt+0x4451c>
   58024:	ldr	r5, [r6, #88]	; 0x58
   58028:	cmp	r5, #0
   5802c:	bne	58260 <ftello64@plt+0x4450c>
   58030:	ldr	r3, [r6, #76]	; 0x4c
   58034:	mov	r4, r0
   58038:	cmp	r3, #0
   5803c:	mov	r9, r1
   58040:	beq	58170 <ftello64@plt+0x4441c>
   58044:	mov	r1, r4
   58048:	mov	r3, #0
   5804c:	ldr	r0, [pc, #564]	; 58288 <ftello64@plt+0x44534>
   58050:	str	r3, [r6, #92]	; 0x5c
   58054:	bl	57f64 <ftello64@plt+0x44210>
   58058:	mov	r0, #50	; 0x32
   5805c:	bl	131cc <gcry_xmalloc@plt>
   58060:	cmp	r9, #0
   58064:	ldr	r4, [r6, #4]
   58068:	mov	r7, r0
   5806c:	bne	581a0 <ftello64@plt+0x4444c>
   58070:	mov	r8, #50	; 0x32
   58074:	ldr	fp, [pc, #528]	; 5828c <ftello64@plt+0x44538>
   58078:	b	5809c <ftello64@plt+0x44348>
   5807c:	cmp	r4, #160	; 0xa0
   58080:	ble	58114 <ftello64@plt+0x443c0>
   58084:	sub	r3, r8, #1
   58088:	cmp	r3, r5
   5808c:	ble	580f4 <ftello64@plt+0x443a0>
   58090:	strb	r4, [r7, r5]
   58094:	add	r5, r5, #1
   58098:	ldr	r4, [r6, #4]
   5809c:	mov	r0, r4
   580a0:	bl	13988 <fileno@plt>
   580a4:	mov	r2, #1
   580a8:	add	r1, sp, #64	; 0x40
   580ac:	bl	13304 <read@plt>
   580b0:	cmp	r0, #1
   580b4:	bne	58130 <ftello64@plt+0x443dc>
   580b8:	ldrb	r4, [sp, #64]	; 0x40
   580bc:	cmp	r4, #10
   580c0:	beq	58144 <ftello64@plt+0x443f0>
   580c4:	cmp	r9, #0
   580c8:	ldreq	r3, [r6, #92]	; 0x5c
   580cc:	addeq	r3, r3, #1
   580d0:	streq	r3, [r6, #92]	; 0x5c
   580d4:	cmp	r4, #4
   580d8:	beq	5810c <ftello64@plt+0x443b8>
   580dc:	cmp	r4, #9
   580e0:	bne	5807c <ftello64@plt+0x44328>
   580e4:	sub	r3, r8, #1
   580e8:	cmp	r3, r5
   580ec:	mov	r4, #32
   580f0:	bgt	58090 <ftello64@plt+0x4433c>
   580f4:	add	r8, r8, #50	; 0x32
   580f8:	mov	r0, r7
   580fc:	mov	r1, r8
   58100:	bl	136ac <gcry_xrealloc@plt>
   58104:	mov	r7, r0
   58108:	b	58090 <ftello64@plt+0x4433c>
   5810c:	mov	r0, fp
   58110:	bl	4eac0 <ftello64@plt+0x3ad6c>
   58114:	bl	13784 <__ctype_b_loc@plt>
   58118:	lsl	r3, r4, #1
   5811c:	ldr	r2, [r0]
   58120:	ldrh	r3, [r2, r3]
   58124:	tst	r3, #2
   58128:	beq	58084 <ftello64@plt+0x44330>
   5812c:	b	58098 <ftello64@plt+0x44344>
   58130:	ldrb	r3, [sp, #64]	; 0x40
   58134:	cmp	r3, #10
   58138:	movne	r5, #1
   5813c:	movne	r3, #4
   58140:	strbne	r3, [r7]
   58144:	cmp	r9, #0
   58148:	bne	58178 <ftello64@plt+0x44424>
   5814c:	mov	r3, #0
   58150:	ldr	r2, [sp, #68]	; 0x44
   58154:	strb	r3, [r7, r5]
   58158:	ldr	r3, [sl]
   5815c:	mov	r0, r7
   58160:	cmp	r2, r3
   58164:	bne	58244 <ftello64@plt+0x444f0>
   58168:	add	sp, sp, #76	; 0x4c
   5816c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58170:	bl	57e84 <ftello64@plt+0x44130>
   58174:	b	58044 <ftello64@plt+0x442f0>
   58178:	ldr	r0, [r6, #4]
   5817c:	bl	13988 <fileno@plt>
   58180:	ldr	r2, [pc, #264]	; 58290 <ftello64@plt+0x4453c>
   58184:	mov	r1, #2
   58188:	bl	135c8 <tcsetattr@plt>
   5818c:	cmp	r0, #0
   58190:	bne	58228 <ftello64@plt+0x444d4>
   58194:	mov	r3, #0
   58198:	str	r3, [r6]
   5819c:	b	5814c <ftello64@plt+0x443f8>
   581a0:	mov	r0, r4
   581a4:	bl	13988 <fileno@plt>
   581a8:	ldr	r1, [pc, #224]	; 58290 <ftello64@plt+0x4453c>
   581ac:	bl	13d48 <tcgetattr@plt>
   581b0:	cmp	r0, #0
   581b4:	bne	58248 <ftello64@plt+0x444f4>
   581b8:	ldr	lr, [pc, #208]	; 58290 <ftello64@plt+0x4453c>
   581bc:	add	ip, sp, #4
   581c0:	mov	r8, #1
   581c4:	ldm	lr!, {r0, r1, r2, r3}
   581c8:	str	r8, [r6]
   581cc:	stmia	ip!, {r0, r1, r2, r3}
   581d0:	ldm	lr!, {r0, r1, r2, r3}
   581d4:	ldr	r8, [sp, #16]
   581d8:	stmia	ip!, {r0, r1, r2, r3}
   581dc:	bic	r8, r8, #120	; 0x78
   581e0:	ldm	lr!, {r0, r1, r2, r3}
   581e4:	stmia	ip!, {r0, r1, r2, r3}
   581e8:	ldm	lr, {r0, r1, r2}
   581ec:	stm	ip, {r0, r1, r2}
   581f0:	mov	r0, r4
   581f4:	str	r8, [sp, #16]
   581f8:	bl	13988 <fileno@plt>
   581fc:	add	r2, sp, #4
   58200:	mov	r1, #2
   58204:	bl	135c8 <tcsetattr@plt>
   58208:	cmp	r0, #0
   5820c:	beq	58070 <ftello64@plt+0x4431c>
   58210:	bl	138b0 <__errno_location@plt>
   58214:	ldr	r0, [r0]
   58218:	bl	136e8 <strerror@plt>
   5821c:	mov	r1, r0
   58220:	ldr	r0, [pc, #108]	; 58294 <ftello64@plt+0x44540>
   58224:	bl	4eba8 <ftello64@plt+0x3ae54>
   58228:	bl	138b0 <__errno_location@plt>
   5822c:	ldr	r0, [r0]
   58230:	bl	136e8 <strerror@plt>
   58234:	mov	r1, r0
   58238:	ldr	r0, [pc, #84]	; 58294 <ftello64@plt+0x44540>
   5823c:	bl	4eb24 <ftello64@plt+0x3add0>
   58240:	b	58194 <ftello64@plt+0x44440>
   58244:	bl	134b4 <__stack_chk_fail@plt>
   58248:	bl	138b0 <__errno_location@plt>
   5824c:	ldr	r0, [r0]
   58250:	bl	136e8 <strerror@plt>
   58254:	mov	r1, r0
   58258:	ldr	r0, [pc, #56]	; 58298 <ftello64@plt+0x44544>
   5825c:	bl	4eba8 <ftello64@plt+0x3ae54>
   58260:	ldr	r0, [pc, #52]	; 5829c <ftello64@plt+0x44548>
   58264:	bl	4eb24 <ftello64@plt+0x3add0>
   58268:	mov	r0, #2
   5826c:	bl	137b4 <exit@plt>
   58270:	ldr	r0, [pc, #40]	; 582a0 <ftello64@plt+0x4454c>
   58274:	bl	4eb24 <ftello64@plt+0x3add0>
   58278:	mov	r0, #2
   5827c:	bl	137b4 <exit@plt>
   58280:	andeq	r8, r7, r8, lsr #2
   58284:	andeq	r6, r7, r8, ror #19
   58288:	andeq	sp, r5, r4, lsr #22
   5828c:	andeq	r6, r6, r4, ror #4
   58290:	andeq	r8, r7, r0, lsr r1
   58294:	andeq	r6, r6, r4, lsr #3
   58298:	andeq	r6, r6, ip, asr #4
   5829c:	andeq	r6, r6, r4, lsl r2
   582a0:	andeq	r6, r6, r4, ror #3
   582a4:	push	{r1, r2, r3}
   582a8:	cmp	r0, #0
   582ac:	push	{r4, r5, r6, lr}
   582b0:	sub	sp, sp, #12
   582b4:	ldr	r5, [pc, #156]	; 58358 <ftello64@plt+0x44604>
   582b8:	ldr	r6, [sp, #28]
   582bc:	ldr	r3, [r5]
   582c0:	str	r3, [sp, #4]
   582c4:	bne	58334 <ftello64@plt+0x445e0>
   582c8:	ldr	r4, [pc, #140]	; 5835c <ftello64@plt+0x44608>
   582cc:	ldr	r3, [r4, #88]	; 0x58
   582d0:	cmp	r3, #0
   582d4:	bne	58314 <ftello64@plt+0x445c0>
   582d8:	ldr	r3, [r4, #76]	; 0x4c
   582dc:	cmp	r3, #0
   582e0:	beq	5834c <ftello64@plt+0x445f8>
   582e4:	add	ip, sp, #32
   582e8:	mov	r3, ip
   582ec:	mov	r2, r6
   582f0:	mov	r1, #1
   582f4:	ldr	r0, [r4, #4]
   582f8:	str	ip, [sp]
   582fc:	bl	13724 <__vfprintf_chk@plt>
   58300:	ldr	r3, [r4, #92]	; 0x5c
   58304:	add	r3, r3, r0
   58308:	ldr	r0, [r4, #4]
   5830c:	str	r3, [r4, #92]	; 0x5c
   58310:	bl	1331c <fflush@plt>
   58314:	ldr	r2, [sp, #4]
   58318:	ldr	r3, [r5]
   5831c:	cmp	r2, r3
   58320:	bne	58354 <ftello64@plt+0x44600>
   58324:	add	sp, sp, #12
   58328:	pop	{r4, r5, r6, lr}
   5832c:	add	sp, sp, #12
   58330:	bx	lr
   58334:	add	r3, sp, #32
   58338:	mov	r1, r6
   5833c:	mov	r2, r3
   58340:	str	r3, [sp]
   58344:	bl	132e0 <gpgrt_vfprintf@plt>
   58348:	b	58314 <ftello64@plt+0x445c0>
   5834c:	bl	57e84 <ftello64@plt+0x44130>
   58350:	b	582e4 <ftello64@plt+0x44590>
   58354:	bl	134b4 <__stack_chk_fail@plt>
   58358:	andeq	r6, r7, r8, ror #19
   5835c:	andeq	r8, r7, r8, lsr #2
   58360:	push	{r4, r5, r6, r7, r8, lr}
   58364:	mov	r4, r1
   58368:	ldr	r6, [pc, #432]	; 58520 <ftello64@plt+0x447cc>
   5836c:	mov	r5, r3
   58370:	ldr	r1, [r6, #88]	; 0x58
   58374:	adds	r3, r1, #0
   58378:	movne	r3, #1
   5837c:	cmp	r0, #0
   58380:	movne	r3, #0
   58384:	cmp	r3, #0
   58388:	popne	{r4, r5, r6, r7, r8, pc}
   5838c:	cmp	r2, #0
   58390:	mov	r7, r0
   58394:	beq	58518 <ftello64@plt+0x447c4>
   58398:	ldrsb	r3, [r4]
   5839c:	cmp	r3, #0
   583a0:	blt	584b8 <ftello64@plt+0x44764>
   583a4:	add	lr, r4, r2
   583a8:	sub	lr, lr, #1
   583ac:	mov	r0, r4
   583b0:	b	583c0 <ftello64@plt+0x4466c>
   583b4:	ldrsb	ip, [r0, #1]!
   583b8:	cmp	ip, #0
   583bc:	blt	584b8 <ftello64@plt+0x44764>
   583c0:	cmp	lr, r0
   583c4:	bne	583b4 <ftello64@plt+0x44660>
   583c8:	cmp	r5, #0
   583cc:	cmpne	r2, r5
   583d0:	movls	r5, r2
   583d4:	cmp	r1, #0
   583d8:	beq	583f0 <ftello64@plt+0x4469c>
   583dc:	mov	r2, r5
   583e0:	mov	r1, r4
   583e4:	mov	r0, r7
   583e8:	pop	{r4, r5, r6, r7, r8, lr}
   583ec:	b	53d28 <ftello64@plt+0x3ffd4>
   583f0:	ldr	r3, [r6, #76]	; 0x4c
   583f4:	cmp	r3, #0
   583f8:	bne	5840c <ftello64@plt+0x446b8>
   583fc:	cmp	r7, #0
   58400:	bne	583dc <ftello64@plt+0x44688>
   58404:	bl	57e84 <ftello64@plt+0x44130>
   58408:	b	58414 <ftello64@plt+0x446c0>
   5840c:	cmp	r7, #0
   58410:	bne	583dc <ftello64@plt+0x44688>
   58414:	cmp	r5, #0
   58418:	popeq	{r4, r5, r6, r7, r8, pc}
   5841c:	bl	13784 <__ctype_b_loc@plt>
   58420:	sub	r4, r4, #1
   58424:	ldr	r8, [pc, #248]	; 58524 <ftello64@plt+0x447d0>
   58428:	add	r5, r4, r5
   5842c:	mov	r7, r0
   58430:	b	5846c <ftello64@plt+0x44718>
   58434:	bl	13b68 <putc@plt>
   58438:	ldrb	r3, [r4]
   5843c:	cmp	r3, #10
   58440:	beq	58500 <ftello64@plt+0x447ac>
   58444:	cmp	r3, #0
   58448:	mov	r2, r8
   5844c:	mov	r1, #1
   58450:	mov	r0, #48	; 0x30
   58454:	ldr	ip, [r6, #4]
   58458:	bne	584a4 <ftello64@plt+0x44750>
   5845c:	mov	r1, ip
   58460:	bl	13b68 <putc@plt>
   58464:	cmp	r5, r4
   58468:	popeq	{r4, r5, r6, r7, r8, pc}
   5846c:	ldrb	r3, [r4, #1]!
   58470:	ldr	lr, [r7]
   58474:	ldr	r2, [r6, #4]
   58478:	mov	r0, #92	; 0x5c
   5847c:	lsl	ip, r3, #1
   58480:	mov	r1, r2
   58484:	ldrh	ip, [lr, ip]
   58488:	tst	ip, #2
   5848c:	bne	58434 <ftello64@plt+0x446e0>
   58490:	mov	r0, r3
   58494:	bl	13b68 <putc@plt>
   58498:	cmp	r5, r4
   5849c:	bne	5846c <ftello64@plt+0x44718>
   584a0:	pop	{r4, r5, r6, r7, r8, pc}
   584a4:	mov	r0, ip
   584a8:	bl	139c4 <__fprintf_chk@plt>
   584ac:	cmp	r5, r4
   584b0:	bne	5846c <ftello64@plt+0x44718>
   584b4:	pop	{r4, r5, r6, r7, r8, pc}
   584b8:	mov	r1, r2
   584bc:	mov	r0, r4
   584c0:	mov	r2, #0
   584c4:	bl	4b4c0 <ftello64@plt+0x3776c>
   584c8:	cmp	r5, #0
   584cc:	mov	r4, r0
   584d0:	beq	584e4 <ftello64@plt+0x44790>
   584d4:	bl	13814 <strlen@plt>
   584d8:	cmp	r5, r0
   584dc:	movcc	r3, #0
   584e0:	strbcc	r3, [r4, r5]
   584e4:	mov	r0, r7
   584e8:	mov	r2, r4
   584ec:	ldr	r1, [pc, #52]	; 58528 <ftello64@plt+0x447d4>
   584f0:	bl	582a4 <ftello64@plt+0x44550>
   584f4:	mov	r0, r4
   584f8:	pop	{r4, r5, r6, r7, r8, lr}
   584fc:	b	13448 <gcry_free@plt>
   58500:	ldr	r1, [r6, #4]
   58504:	mov	r0, #110	; 0x6e
   58508:	bl	13b68 <putc@plt>
   5850c:	cmp	r5, r4
   58510:	bne	5846c <ftello64@plt+0x44718>
   58514:	pop	{r4, r5, r6, r7, r8, pc}
   58518:	mov	r5, r2
   5851c:	b	583d4 <ftello64@plt+0x44680>
   58520:	andeq	r8, r7, r8, lsr #2
   58524:	andeq	r3, r6, r8, lsr #21
   58528:	andeq	sp, r5, r4, lsr #22
   5852c:	mov	r3, #0
   58530:	mov	r2, r1
   58534:	mov	r1, r0
   58538:	mov	r0, r3
   5853c:	b	58360 <ftello64@plt+0x4460c>
   58540:	push	{r4, r5, r6, lr}
   58544:	ldr	r4, [pc, #220]	; 58628 <ftello64@plt+0x448d4>
   58548:	ldr	r2, [r4, #80]	; 0x50
   5854c:	ldr	r3, [r4, #88]	; 0x58
   58550:	orrs	r3, r2, r3
   58554:	bne	585e0 <ftello64@plt+0x4488c>
   58558:	ldr	r3, [r4, #96]	; 0x60
   5855c:	cmp	r3, #0
   58560:	beq	585e0 <ftello64@plt+0x4488c>
   58564:	ldr	r2, [r4, #100]	; 0x64
   58568:	cmp	r2, #0
   5856c:	beq	585e0 <ftello64@plt+0x4488c>
   58570:	ldr	r2, [r4, #76]	; 0x4c
   58574:	mov	r5, r0
   58578:	cmp	r2, #0
   5857c:	beq	5861c <ftello64@plt+0x448c8>
   58580:	mov	r2, #0
   58584:	cmp	r5, r2
   58588:	ldr	r0, [pc, #156]	; 5862c <ftello64@plt+0x448d8>
   5858c:	movne	r0, r5
   58590:	str	r2, [r4, #92]	; 0x5c
   58594:	blx	r3
   58598:	subs	r6, r0, #0
   5859c:	beq	585fc <ftello64@plt+0x448a8>
   585a0:	bl	13814 <strlen@plt>
   585a4:	add	r0, r0, #1
   585a8:	bl	131cc <gcry_xmalloc@plt>
   585ac:	mov	r1, r6
   585b0:	mov	r5, r0
   585b4:	bl	135e0 <strcpy@plt>
   585b8:	mov	r0, r5
   585bc:	bl	493b4 <ftello64@plt+0x35660>
   585c0:	mov	r0, r5
   585c4:	bl	13814 <strlen@plt>
   585c8:	cmp	r0, #2
   585cc:	bhi	585ec <ftello64@plt+0x44898>
   585d0:	mov	r0, r6
   585d4:	bl	13358 <free@plt>
   585d8:	mov	r0, r5
   585dc:	pop	{r4, r5, r6, pc}
   585e0:	mov	r1, #0
   585e4:	pop	{r4, r5, r6, lr}
   585e8:	b	58000 <ftello64@plt+0x442ac>
   585ec:	ldr	r3, [r4, #100]	; 0x64
   585f0:	mov	r0, r6
   585f4:	blx	r3
   585f8:	b	585d0 <ftello64@plt+0x4487c>
   585fc:	mov	r0, #2
   58600:	bl	131cc <gcry_xmalloc@plt>
   58604:	mov	r3, #4
   58608:	mov	r5, r0
   5860c:	strb	r6, [r0, #1]
   58610:	strb	r3, [r0]
   58614:	mov	r0, r5
   58618:	pop	{r4, r5, r6, pc}
   5861c:	bl	57e84 <ftello64@plt+0x44130>
   58620:	ldr	r3, [r4, #96]	; 0x60
   58624:	b	58580 <ftello64@plt+0x4482c>
   58628:	andeq	r8, r7, r8, lsr #2
   5862c:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   58630:	push	{r0, r1, r2, r3}
   58634:	push	{r4, r5, lr}
   58638:	sub	sp, sp, #20
   5863c:	ldr	r4, [pc, #120]	; 586bc <ftello64@plt+0x44968>
   58640:	add	r3, sp, #36	; 0x24
   58644:	mov	r2, r3
   58648:	ldr	ip, [r4]
   5864c:	ldr	r1, [sp, #32]
   58650:	add	r0, sp, #8
   58654:	str	ip, [sp, #12]
   58658:	str	r3, [sp, #4]
   5865c:	bl	13928 <gpgrt_vasprintf@plt>
   58660:	cmp	r0, #0
   58664:	blt	586a0 <ftello64@plt+0x4494c>
   58668:	ldr	r0, [sp, #8]
   5866c:	bl	58540 <ftello64@plt+0x447ec>
   58670:	mov	r5, r0
   58674:	ldr	r0, [sp, #8]
   58678:	bl	13448 <gcry_free@plt>
   5867c:	ldr	r2, [sp, #12]
   58680:	ldr	r3, [r4]
   58684:	mov	r0, r5
   58688:	cmp	r2, r3
   5868c:	bne	586b8 <ftello64@plt+0x44964>
   58690:	add	sp, sp, #20
   58694:	pop	{r4, r5, lr}
   58698:	add	sp, sp, #16
   5869c:	bx	lr
   586a0:	bl	138b0 <__errno_location@plt>
   586a4:	ldr	r0, [r0]
   586a8:	bl	136e8 <strerror@plt>
   586ac:	mov	r1, r0
   586b0:	ldr	r0, [pc, #8]	; 586c0 <ftello64@plt+0x4496c>
   586b4:	bl	4eba8 <ftello64@plt+0x3ae54>
   586b8:	bl	134b4 <__stack_chk_fail@plt>
   586bc:	andeq	r6, r7, r8, ror #19
   586c0:	andeq	r6, r6, r8, ror r2
   586c4:	mov	r1, #1
   586c8:	b	58000 <ftello64@plt+0x442ac>
   586cc:	push	{r4, r5, r6, lr}
   586d0:	ldr	r4, [pc, #148]	; 5876c <ftello64@plt+0x44a18>
   586d4:	ldr	r3, [r4, #88]	; 0x58
   586d8:	cmp	r3, #0
   586dc:	popne	{r4, r5, r6, pc}
   586e0:	ldr	r3, [r4, #76]	; 0x4c
   586e4:	cmp	r3, #0
   586e8:	beq	58758 <ftello64@plt+0x44a04>
   586ec:	ldr	r5, [r4, #80]	; 0x50
   586f0:	cmp	r5, #0
   586f4:	bne	5874c <ftello64@plt+0x449f8>
   586f8:	ldr	r3, [r4, #92]	; 0x5c
   586fc:	cmp	r3, #0
   58700:	popeq	{r4, r5, r6, pc}
   58704:	ldr	r1, [r4, #4]
   58708:	mov	r0, #13
   5870c:	bl	13b68 <putc@plt>
   58710:	ldr	r3, [r4, #92]	; 0x5c
   58714:	cmp	r3, #0
   58718:	ble	58738 <ftello64@plt+0x449e4>
   5871c:	ldr	r1, [r4, #4]
   58720:	mov	r0, #32
   58724:	bl	13b68 <putc@plt>
   58728:	ldr	r3, [r4, #92]	; 0x5c
   5872c:	add	r5, r5, #1
   58730:	cmp	r5, r3
   58734:	blt	5871c <ftello64@plt+0x449c8>
   58738:	ldr	r1, [r4, #4]
   5873c:	mov	r0, #13
   58740:	bl	13b68 <putc@plt>
   58744:	ldr	r0, [r4, #4]
   58748:	bl	1331c <fflush@plt>
   5874c:	mov	r3, #0
   58750:	str	r3, [r4, #92]	; 0x5c
   58754:	pop	{r4, r5, r6, pc}
   58758:	bl	57e84 <ftello64@plt+0x44130>
   5875c:	ldr	r5, [r4, #80]	; 0x50
   58760:	cmp	r5, #0
   58764:	beq	586f8 <ftello64@plt+0x449a4>
   58768:	b	5874c <ftello64@plt+0x449f8>
   5876c:	andeq	r8, r7, r8, lsr #2
   58770:	push	{r4, r5, r6, lr}
   58774:	bl	58540 <ftello64@plt+0x447ec>
   58778:	mov	r4, r0
   5877c:	bl	586cc <ftello64@plt+0x44978>
   58780:	mov	r0, r4
   58784:	bl	52780 <ftello64@plt+0x3ea2c>
   58788:	mov	r5, r0
   5878c:	mov	r0, r4
   58790:	bl	13448 <gcry_free@plt>
   58794:	mov	r0, r5
   58798:	pop	{r4, r5, r6, pc}
   5879c:	ldr	ip, [pc, #32]	; 587c4 <ftello64@plt+0x44a70>
   587a0:	push	{r4, lr}
   587a4:	ldr	r4, [sp, #8]
   587a8:	ldr	lr, [sp, #12]
   587ac:	str	r0, [ip, #84]	; 0x54
   587b0:	str	r1, [ip, #104]	; 0x68
   587b4:	strd	r2, [ip, #108]	; 0x6c
   587b8:	str	r4, [ip, #96]	; 0x60
   587bc:	str	lr, [ip, #100]	; 0x64
   587c0:	pop	{r4, pc}
   587c4:	andeq	r8, r7, r8, lsr #2
   587c8:	push	{r4, r5, r6, lr}
   587cc:	ldr	r4, [pc, #68]	; 58818 <ftello64@plt+0x44ac4>
   587d0:	ldr	r3, [r4, #88]	; 0x58
   587d4:	cmp	r3, #0
   587d8:	popne	{r4, r5, r6, pc}
   587dc:	ldr	r3, [r4, #104]	; 0x68
   587e0:	cmp	r3, #0
   587e4:	popeq	{r4, r5, r6, pc}
   587e8:	ldr	r2, [r4, #76]	; 0x4c
   587ec:	mov	r5, r0
   587f0:	cmp	r2, #0
   587f4:	beq	58804 <ftello64@plt+0x44ab0>
   587f8:	mov	r0, r5
   587fc:	pop	{r4, r5, r6, lr}
   58800:	bx	r3
   58804:	bl	57e84 <ftello64@plt+0x44130>
   58808:	ldr	r3, [r4, #104]	; 0x68
   5880c:	mov	r0, r5
   58810:	pop	{r4, r5, r6, lr}
   58814:	bx	r3
   58818:	andeq	r8, r7, r8, lsr #2
   5881c:	push	{r4, lr}
   58820:	ldr	r4, [pc, #64]	; 58868 <ftello64@plt+0x44b14>
   58824:	ldr	r3, [r4, #88]	; 0x58
   58828:	cmp	r3, #0
   5882c:	popne	{r4, pc}
   58830:	ldr	r3, [r4, #108]	; 0x6c
   58834:	cmp	r3, #0
   58838:	popeq	{r4, pc}
   5883c:	ldr	r2, [r4, #76]	; 0x4c
   58840:	cmp	r2, #0
   58844:	beq	58854 <ftello64@plt+0x44b00>
   58848:	mov	r0, #1
   5884c:	pop	{r4, lr}
   58850:	bx	r3
   58854:	bl	57e84 <ftello64@plt+0x44130>
   58858:	ldr	r3, [r4, #108]	; 0x6c
   5885c:	mov	r0, #1
   58860:	pop	{r4, lr}
   58864:	bx	r3
   58868:	andeq	r8, r7, r8, lsr #2
   5886c:	b	57da0 <ftello64@plt+0x4404c>
   58870:	ldr	r3, [pc, #12]	; 58884 <ftello64@plt+0x44b30>
   58874:	ldr	r3, [r3, #112]	; 0x70
   58878:	cmp	r3, #0
   5887c:	bxeq	lr
   58880:	bx	r3
   58884:	andeq	r8, r7, r8, lsr #2
   58888:	ldr	r3, [pc, #8]	; 58898 <ftello64@plt+0x44b44>
   5888c:	mov	r2, #1
   58890:	str	r2, [r3]
   58894:	bx	lr
   58898:	muleq	r7, ip, r1
   5889c:	push	{r4, r5, r6, lr}
   588a0:	sub	sp, sp, #288	; 0x120
   588a4:	ldr	r4, [pc, #108]	; 58918 <ftello64@plt+0x44bc4>
   588a8:	cmp	r2, #0
   588ac:	mov	r6, r1
   588b0:	ldr	r3, [r4]
   588b4:	mov	r5, r0
   588b8:	str	r3, [sp, #284]	; 0x11c
   588bc:	beq	588d8 <ftello64@plt+0x44b84>
   588c0:	add	r2, sp, #4
   588c4:	mov	r1, #0
   588c8:	bl	13574 <sigaction@plt>
   588cc:	ldr	r3, [sp, #4]
   588d0:	cmp	r3, #1
   588d4:	beq	588fc <ftello64@plt+0x44ba8>
   588d8:	add	r0, sp, #148	; 0x94
   588dc:	str	r6, [sp, #144]	; 0x90
   588e0:	bl	13ac0 <sigemptyset@plt>
   588e4:	mov	r3, #0
   588e8:	mov	r0, r5
   588ec:	add	r1, sp, #144	; 0x90
   588f0:	mov	r2, r3
   588f4:	str	r3, [sp, #276]	; 0x114
   588f8:	bl	13574 <sigaction@plt>
   588fc:	ldr	r2, [sp, #284]	; 0x11c
   58900:	ldr	r3, [r4]
   58904:	cmp	r2, r3
   58908:	bne	58914 <ftello64@plt+0x44bc0>
   5890c:	add	sp, sp, #288	; 0x120
   58910:	pop	{r4, r5, r6, pc}
   58914:	bl	134b4 <__stack_chk_fail@plt>
   58918:	andeq	r6, r7, r8, ror #19
   5891c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58920:	mov	r7, r0
   58924:	ldr	r4, [pc, #392]	; 58ab4 <ftello64@plt+0x44d60>
   58928:	sub	sp, sp, #12
   5892c:	ldr	r3, [r4, #4]
   58930:	cmp	r3, #0
   58934:	bne	58a94 <ftello64@plt+0x44d40>
   58938:	ldr	r3, [r4, #8]
   5893c:	mov	r2, #1
   58940:	cmp	r3, #0
   58944:	str	r2, [r4, #4]
   58948:	beq	58950 <ftello64@plt+0x44bfc>
   5894c:	blx	r3
   58950:	mov	r2, #1
   58954:	ldr	r1, [pc, #348]	; 58ab8 <ftello64@plt+0x44d64>
   58958:	mov	r0, #2
   5895c:	bl	1397c <write@plt>
   58960:	mov	r0, #0
   58964:	bl	4e8d0 <ftello64@plt+0x3ab7c>
   58968:	subs	r4, r0, #0
   5896c:	beq	58984 <ftello64@plt+0x44c30>
   58970:	bl	13814 <strlen@plt>
   58974:	mov	r1, r4
   58978:	mov	r2, r0
   5897c:	mov	r0, #2
   58980:	bl	1397c <write@plt>
   58984:	mov	r2, #9
   58988:	ldr	r1, [pc, #300]	; 58abc <ftello64@plt+0x44d68>
   5898c:	mov	r0, #2
   58990:	bl	1397c <write@plt>
   58994:	cmp	r7, #64	; 0x40
   58998:	bhi	58a30 <ftello64@plt+0x44cdc>
   5899c:	ldr	r3, [pc, #284]	; 58ac0 <ftello64@plt+0x44d6c>
   589a0:	ldr	r1, [r3, r7, lsl #2]
   589a4:	cmp	r1, #0
   589a8:	bne	58a9c <ftello64@plt+0x44d48>
   589ac:	ldr	r4, [pc, #272]	; 58ac4 <ftello64@plt+0x44d70>
   589b0:	ldr	r9, [pc, #272]	; 58ac8 <ftello64@plt+0x44d74>
   589b4:	ldr	r8, [pc, #272]	; 58acc <ftello64@plt+0x44d78>
   589b8:	mov	r5, r1
   589bc:	mov	sl, r7
   589c0:	mov	r6, #5
   589c4:	cmp	r4, sl
   589c8:	and	r3, r5, #1
   589cc:	mov	r1, r4
   589d0:	mov	r0, sl
   589d4:	ble	58a70 <ftello64@plt+0x44d1c>
   589d8:	cmp	r4, #1
   589dc:	orreq	r3, r3, #1
   589e0:	cmp	r3, #0
   589e4:	moveq	r5, r3
   589e8:	beq	58a18 <ftello64@plt+0x44cc4>
   589ec:	bl	5aff4 <ftello64@plt+0x472a0>
   589f0:	mov	r2, #1
   589f4:	mov	r1, r9
   589f8:	cmp	r0, #0
   589fc:	mov	r0, #2
   58a00:	bne	58a18 <ftello64@plt+0x44cc4>
   58a04:	bl	1397c <write@plt>
   58a08:	mov	r0, sl
   58a0c:	mov	r1, r4
   58a10:	bl	5b214 <ftello64@plt+0x474c0>
   58a14:	mov	sl, r1
   58a18:	smull	r2, r3, r8, r4
   58a1c:	subs	r6, r6, #1
   58a20:	asr	r4, r4, #31
   58a24:	rsb	r4, r4, r3, asr #2
   58a28:	bne	589c4 <ftello64@plt+0x44c70>
   58a2c:	b	58a40 <ftello64@plt+0x44cec>
   58a30:	ldr	r1, [pc, #152]	; 58ad0 <ftello64@plt+0x44d7c>
   58a34:	mov	r2, #1
   58a38:	mov	r0, #2
   58a3c:	bl	1397c <write@plt>
   58a40:	mov	r2, #20
   58a44:	ldr	r1, [pc, #136]	; 58ad4 <ftello64@plt+0x44d80>
   58a48:	mov	r0, #2
   58a4c:	bl	1397c <write@plt>
   58a50:	mov	r2, #0
   58a54:	mov	r0, r7
   58a58:	mov	r1, r2
   58a5c:	bl	5889c <ftello64@plt+0x44b48>
   58a60:	mov	r0, r7
   58a64:	add	sp, sp, #12
   58a68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58a6c:	b	131fc <raise@plt>
   58a70:	bl	5aff4 <ftello64@plt+0x472a0>
   58a74:	mov	r2, #1
   58a78:	mov	fp, r0
   58a7c:	add	r1, r9, r0
   58a80:	mov	r0, #2
   58a84:	bl	1397c <write@plt>
   58a88:	cmp	fp, #0
   58a8c:	movne	r5, #1
   58a90:	b	58a08 <ftello64@plt+0x44cb4>
   58a94:	bl	131fc <raise@plt>
   58a98:	b	58938 <ftello64@plt+0x44be4>
   58a9c:	mov	r0, r1
   58aa0:	str	r1, [sp, #4]
   58aa4:	bl	13814 <strlen@plt>
   58aa8:	ldr	r1, [sp, #4]
   58aac:	mov	r2, r0
   58ab0:	b	58a38 <ftello64@plt+0x44ce4>
   58ab4:	muleq	r7, ip, r1
   58ab8:	andeq	r5, r6, r8, asr #18
   58abc:	andeq	r6, r6, ip, lsr #5
   58ac0:	andeq	r6, r7, ip, ror #19
   58ac4:	andeq	r2, r0, r0, lsl r7
   58ac8:			; <UNDEFINED> instruction: 0x000662b8
   58acc:	strbtvs	r6, [r6], -r7, ror #12
   58ad0:	ldrdeq	ip, [r5], -r0
   58ad4:	andeq	r6, r6, r4, asr #5
   58ad8:	push	{r4, lr}
   58adc:	subs	r4, r0, #0
   58ae0:	bne	58b64 <ftello64@plt+0x44e10>
   58ae4:	ldr	ip, [pc, #140]	; 58b78 <ftello64@plt+0x44e24>
   58ae8:	mov	r3, r1
   58aec:	mov	r2, #1
   58af0:	ldr	r1, [pc, #132]	; 58b7c <ftello64@plt+0x44e28>
   58af4:	mov	r0, #2
   58af8:	str	r3, [ip, #8]
   58afc:	bl	5889c <ftello64@plt+0x44b48>
   58b00:	mov	r2, #1
   58b04:	mov	r0, r2
   58b08:	ldr	r1, [pc, #108]	; 58b7c <ftello64@plt+0x44e28>
   58b0c:	bl	5889c <ftello64@plt+0x44b48>
   58b10:	mov	r2, #1
   58b14:	ldr	r1, [pc, #96]	; 58b7c <ftello64@plt+0x44e28>
   58b18:	mov	r0, #15
   58b1c:	bl	5889c <ftello64@plt+0x44b48>
   58b20:	mov	r2, #1
   58b24:	ldr	r1, [pc, #80]	; 58b7c <ftello64@plt+0x44e28>
   58b28:	mov	r0, #3
   58b2c:	bl	5889c <ftello64@plt+0x44b48>
   58b30:	mov	r2, #1
   58b34:	ldr	r1, [pc, #64]	; 58b7c <ftello64@plt+0x44e28>
   58b38:	mov	r0, #11
   58b3c:	bl	5889c <ftello64@plt+0x44b48>
   58b40:	mov	r2, r4
   58b44:	ldr	r1, [pc, #52]	; 58b80 <ftello64@plt+0x44e2c>
   58b48:	mov	r0, #10
   58b4c:	bl	5889c <ftello64@plt+0x44b48>
   58b50:	mov	r2, r4
   58b54:	mov	r1, #1
   58b58:	mov	r0, #13
   58b5c:	pop	{r4, lr}
   58b60:	b	5889c <ftello64@plt+0x44b48>
   58b64:	ldr	r3, [pc, #24]	; 58b84 <ftello64@plt+0x44e30>
   58b68:	mov	r2, #169	; 0xa9
   58b6c:	ldr	r1, [pc, #20]	; 58b88 <ftello64@plt+0x44e34>
   58b70:	ldr	r0, [pc, #20]	; 58b8c <ftello64@plt+0x44e38>
   58b74:	bl	13d3c <__assert_fail@plt>
   58b78:	muleq	r7, ip, r1
   58b7c:	andeq	r8, r5, ip, lsl r9
   58b80:	andeq	r8, r5, r8, lsl #17
   58b84:	muleq	r6, r8, r2
   58b88:	ldrdeq	r6, [r6], -ip
   58b8c:	strdeq	r6, [r6], -r4
   58b90:	push	{r4, r5, r6, lr}
   58b94:	sub	sp, sp, #136	; 0x88
   58b98:	ldr	r4, [pc, #88]	; 58bf8 <ftello64@plt+0x44ea4>
   58b9c:	ldr	r5, [pc, #88]	; 58bfc <ftello64@plt+0x44ea8>
   58ba0:	ldr	r6, [r4, #12]
   58ba4:	ldr	r3, [r5]
   58ba8:	cmp	r6, #0
   58bac:	str	r3, [sp, #132]	; 0x84
   58bb0:	bne	58bec <ftello64@plt+0x44e98>
   58bb4:	add	r0, sp, #4
   58bb8:	bl	1388c <sigfillset@plt>
   58bbc:	add	r1, sp, #4
   58bc0:	add	r2, r4, #16
   58bc4:	mov	r0, r6
   58bc8:	bl	13334 <sigprocmask@plt>
   58bcc:	ldr	r1, [sp, #132]	; 0x84
   58bd0:	ldr	r2, [r5]
   58bd4:	mov	r3, #1
   58bd8:	cmp	r1, r2
   58bdc:	str	r3, [r4, #12]
   58be0:	bne	58bf4 <ftello64@plt+0x44ea0>
   58be4:	add	sp, sp, #136	; 0x88
   58be8:	pop	{r4, r5, r6, pc}
   58bec:	ldr	r0, [pc, #12]	; 58c00 <ftello64@plt+0x44eac>
   58bf0:	bl	4ec2c <ftello64@plt+0x3aed8>
   58bf4:	bl	134b4 <__stack_chk_fail@plt>
   58bf8:	muleq	r7, ip, r1
   58bfc:	andeq	r6, r7, r8, ror #19
   58c00:	strdeq	r6, [r6], -ip
   58c04:	push	{r4, lr}
   58c08:	ldr	r4, [pc, #44]	; 58c3c <ftello64@plt+0x44ee8>
   58c0c:	ldr	r3, [r4, #12]
   58c10:	cmp	r3, #0
   58c14:	beq	58c34 <ftello64@plt+0x44ee0>
   58c18:	mov	r2, #0
   58c1c:	add	r1, r4, #16
   58c20:	mov	r0, #2
   58c24:	bl	13334 <sigprocmask@plt>
   58c28:	mov	r3, #0
   58c2c:	str	r3, [r4, #12]
   58c30:	pop	{r4, pc}
   58c34:	ldr	r0, [pc, #4]	; 58c40 <ftello64@plt+0x44eec>
   58c38:	bl	4ec2c <ftello64@plt+0x3aed8>
   58c3c:	muleq	r7, ip, r1
   58c40:	andeq	r6, r6, ip, lsl r3
   58c44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58c48:	subs	r5, r1, #0
   58c4c:	ldr	r6, [pc, #2172]	; 594d0 <ftello64@plt+0x4577c>
   58c50:	sub	sp, sp, #76	; 0x4c
   58c54:	addeq	r5, sp, #8
   58c58:	ldr	r1, [r6]
   58c5c:	mov	fp, r0
   58c60:	str	r1, [sp, #68]	; 0x44
   58c64:	mov	r7, r2
   58c68:	mov	r1, #0
   58c6c:	mov	r2, #48	; 0x30
   58c70:	mov	r0, r5
   58c74:	bl	13904 <memset@plt>
   58c78:	ldrb	r4, [fp]
   58c7c:	cmp	r4, #0
   58c80:	bne	58c94 <ftello64@plt+0x44f40>
   58c84:	b	58e08 <ftello64@plt+0x450b4>
   58c88:	ldrb	r4, [fp, #1]!
   58c8c:	cmp	r4, #0
   58c90:	beq	58e08 <ftello64@plt+0x450b4>
   58c94:	cmp	r4, #32
   58c98:	cmpne	r4, #9
   58c9c:	beq	58c88 <ftello64@plt+0x44f34>
   58ca0:	mov	r0, fp
   58ca4:	bl	13814 <strlen@plt>
   58ca8:	add	r0, fp, r0
   58cac:	ldrb	r4, [r0, #-1]
   58cb0:	cmp	r4, #9
   58cb4:	cmpne	r4, #32
   58cb8:	moveq	r4, #1
   58cbc:	movne	r4, #0
   58cc0:	beq	58e30 <ftello64@plt+0x450dc>
   58cc4:	ldrb	r2, [fp]
   58cc8:	cmp	r2, #64	; 0x40
   58ccc:	ldrls	pc, [pc, r2, lsl #2]
   58cd0:	b	58f9c <ftello64@plt+0x45248>
   58cd4:	andeq	r8, r5, r8, lsl #28
   58cd8:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cdc:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58ce0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58ce4:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58ce8:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cec:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cf0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cf4:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cf8:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58cfc:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d00:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d04:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d08:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d0c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d10:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d14:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d18:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d1c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d20:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d24:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d28:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d2c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d30:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d34:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d38:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d3c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d40:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d44:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d48:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d4c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d50:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d54:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d58:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d5c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d60:	andeq	r8, r5, ip, asr #28
   58d64:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d68:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d6c:	muleq	r5, r8, lr
   58d70:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d74:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d78:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d7c:	andeq	r8, r5, r0, asr #29
   58d80:	ldrdeq	r8, [r5], -r0
   58d84:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d88:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d8c:	andeq	r8, r5, r0, ror #29
   58d90:	strdeq	r8, [r5], -r0
   58d94:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d98:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58d9c:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58da0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58da4:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58da8:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58dac:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58db0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58db4:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58db8:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58dbc:	andeq	r8, r5, r4, lsl pc
   58dc0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58dc4:	andeq	r8, r5, r8, ror #30
   58dc8:	andeq	r8, r5, ip, ror pc
   58dcc:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58dd0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   58dd4:	andeq	r8, r5, ip, lsl #31
   58dd8:	ldr	r2, [r5, #44]	; 0x2c
   58ddc:	cmp	r2, #0
   58de0:	bne	59290 <ftello64@plt+0x4553c>
   58de4:	cmp	r0, #8
   58de8:	bne	59224 <ftello64@plt+0x454d0>
   58dec:	ldrb	r2, [fp, #8]
   58df0:	cmp	r2, #0
   58df4:	beq	5924c <ftello64@plt+0x454f8>
   58df8:	cmp	r2, #33	; 0x21
   58dfc:	beq	59308 <ftello64@plt+0x455b4>
   58e00:	cmp	r7, #0
   58e04:	beq	58ff4 <ftello64@plt+0x452a0>
   58e08:	mov	r5, #37	; 0x25
   58e0c:	mov	r0, r4
   58e10:	bl	13448 <gcry_free@plt>
   58e14:	ldr	r2, [sp, #68]	; 0x44
   58e18:	ldr	r3, [r6]
   58e1c:	mov	r0, r5
   58e20:	cmp	r2, r3
   58e24:	bne	593e8 <ftello64@plt+0x45694>
   58e28:	add	sp, sp, #76	; 0x4c
   58e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58e30:	mov	r0, fp
   58e34:	bl	13d00 <gcry_strdup@plt>
   58e38:	subs	fp, r0, #0
   58e3c:	beq	590f8 <ftello64@plt+0x453a4>
   58e40:	bl	49454 <ftello64@plt+0x35700>
   58e44:	mov	r4, fp
   58e48:	b	58cc4 <ftello64@plt+0x44f70>
   58e4c:	ldrb	r1, [fp, #1]
   58e50:	cmp	r1, #47	; 0x2f
   58e54:	beq	59200 <ftello64@plt+0x454ac>
   58e58:	cmp	r1, #0
   58e5c:	add	fp, fp, #1
   58e60:	moveq	r7, fp
   58e64:	beq	59148 <ftello64@plt+0x453f4>
   58e68:	ldr	r8, [pc, #1636]	; 594d4 <ftello64@plt+0x45780>
   58e6c:	mov	r7, fp
   58e70:	b	58e84 <ftello64@plt+0x45130>
   58e74:	ldrb	r1, [r7, #1]!
   58e78:	cmp	r1, #0
   58e7c:	cmpne	r1, #47	; 0x2f
   58e80:	beq	59148 <ftello64@plt+0x453f4>
   58e84:	mov	r0, r8
   58e88:	bl	13838 <strchr@plt>
   58e8c:	cmp	r0, #0
   58e90:	bne	58e74 <ftello64@plt+0x45120>
   58e94:	b	58e08 <ftello64@plt+0x450b4>
   58e98:	mov	r2, #20
   58e9c:	add	r0, fp, #1
   58ea0:	add	r1, r5, r2
   58ea4:	bl	52f0c <ftello64@plt+0x3f1b8>
   58ea8:	cmp	r0, #0
   58eac:	movge	r3, #16
   58eb0:	blt	58e08 <ftello64@plt+0x450b4>
   58eb4:	str	r3, [r5]
   58eb8:	mov	r5, #0
   58ebc:	b	58e0c <ftello64@plt+0x450b8>
   58ec0:	add	r3, fp, #1
   58ec4:	str	r3, [r5, #20]
   58ec8:	mov	r3, #2
   58ecc:	b	58eb4 <ftello64@plt+0x45160>
   58ed0:	add	r3, fp, #1
   58ed4:	str	r3, [r5, #20]
   58ed8:	mov	r3, #6
   58edc:	b	58eb4 <ftello64@plt+0x45160>
   58ee0:	add	r3, fp, #1
   58ee4:	str	r3, [r5, #20]
   58ee8:	mov	r3, #5
   58eec:	b	58eb4 <ftello64@plt+0x45160>
   58ef0:	ldrb	r2, [fp, #1]
   58ef4:	tst	r2, #223	; 0xdf
   58ef8:	beq	58e08 <ftello64@plt+0x450b4>
   58efc:	cmp	r2, #9
   58f00:	beq	58e08 <ftello64@plt+0x450b4>
   58f04:	add	r3, fp, #1
   58f08:	str	r3, [r5, #20]
   58f0c:	mov	r3, #15
   58f10:	b	58eb4 <ftello64@plt+0x45160>
   58f14:	add	r7, fp, #1
   58f18:	mov	r0, r7
   58f1c:	mov	r1, #58	; 0x3a
   58f20:	bl	13838 <strchr@plt>
   58f24:	subs	r8, r0, #0
   58f28:	beq	58e08 <ftello64@plt+0x450b4>
   58f2c:	cmp	r7, r8
   58f30:	bcs	58e08 <ftello64@plt+0x450b4>
   58f34:	mov	sl, r7
   58f38:	mvn	r9, fp
   58f3c:	b	58f48 <ftello64@plt+0x451f4>
   58f40:	cmp	sl, r8
   58f44:	beq	59184 <ftello64@plt+0x45430>
   58f48:	add	r3, r9, sl
   58f4c:	ldr	r0, [pc, #1408]	; 594d4 <ftello64@plt+0x45780>
   58f50:	ldrb	r1, [sl], #1
   58f54:	str	r3, [sp, #4]
   58f58:	bl	13838 <strchr@plt>
   58f5c:	cmp	r0, #0
   58f60:	bne	58f40 <ftello64@plt+0x451ec>
   58f64:	b	58e08 <ftello64@plt+0x450b4>
   58f68:	cmp	r7, #0
   58f6c:	addeq	fp, fp, #1
   58f70:	str	fp, [r5, #20]
   58f74:	mov	r3, #3
   58f78:	b	58eb4 <ftello64@plt+0x45160>
   58f7c:	add	r3, fp, #1
   58f80:	str	r3, [r5, #20]
   58f84:	mov	r3, #1
   58f88:	b	58eb4 <ftello64@plt+0x45160>
   58f8c:	add	r3, fp, #1
   58f90:	str	r3, [r5, #20]
   58f94:	mov	r3, #4
   58f98:	b	58eb4 <ftello64@plt+0x45160>
   58f9c:	cmp	r2, #48	; 0x30
   58fa0:	beq	591e8 <ftello64@plt+0x45494>
   58fa4:	mov	r7, #0
   58fa8:	ldr	r1, [pc, #1320]	; 594d8 <ftello64@plt+0x45784>
   58fac:	mov	r0, fp
   58fb0:	bl	13d30 <strspn@plt>
   58fb4:	cmp	r0, #7
   58fb8:	bgt	59108 <ftello64@plt+0x453b4>
   58fbc:	cmp	r0, #0
   58fc0:	bne	5949c <ftello64@plt+0x45748>
   58fc4:	ldr	r0, [r5, #44]	; 0x2c
   58fc8:	cmp	r0, #0
   58fcc:	eoreq	r2, r7, #1
   58fd0:	bne	5913c <ftello64@plt+0x453e8>
   58fd4:	cmp	r0, #41	; 0x29
   58fd8:	movne	r2, #0
   58fdc:	andeq	r2, r2, #1
   58fe0:	cmp	r2, #0
   58fe4:	beq	58e00 <ftello64@plt+0x450ac>
   58fe8:	ldrb	r2, [fp]
   58fec:	cmp	r2, #48	; 0x30
   58ff0:	beq	593a0 <ftello64@plt+0x4564c>
   58ff4:	mov	r2, #0
   58ff8:	str	r2, [r5, #44]	; 0x2c
   58ffc:	ldr	r1, [pc, #1240]	; 594dc <ftello64@plt+0x45788>
   59000:	mov	r0, fp
   59004:	bl	13d30 <strspn@plt>
   59008:	cmp	r0, #59	; 0x3b
   5900c:	beq	5932c <ftello64@plt+0x455d8>
   59010:	ldr	r1, [pc, #1224]	; 594e0 <ftello64@plt+0x4578c>
   59014:	mov	r0, fp
   59018:	bl	13d30 <strspn@plt>
   5901c:	ldrb	r2, [fp, r0]
   59020:	tst	r2, #223	; 0xdf
   59024:	bne	59320 <ftello64@plt+0x455cc>
   59028:	cmp	r0, #0
   5902c:	beq	59320 <ftello64@plt+0x455cc>
   59030:	add	r2, fp, r0
   59034:	ldrb	r2, [r2, #-1]
   59038:	cmp	r2, #32
   5903c:	bne	59068 <ftello64@plt+0x45314>
   59040:	sub	r2, r0, #2
   59044:	add	r2, fp, r2
   59048:	sub	lr, fp, #1
   5904c:	rsb	ip, fp, #1
   59050:	cmp	lr, r2
   59054:	add	r0, ip, r2
   59058:	beq	59320 <ftello64@plt+0x455cc>
   5905c:	ldrb	r1, [r2], #-1
   59060:	cmp	r1, #32
   59064:	beq	59050 <ftello64@plt+0x452fc>
   59068:	sub	r2, r0, #49	; 0x31
   5906c:	cmp	r2, #1
   59070:	bhi	59320 <ftello64@plt+0x455cc>
   59074:	ldrb	r2, [fp, r0]
   59078:	ands	r2, r2, #223	; 0xdf
   5907c:	bne	59320 <ftello64@plt+0x455cc>
   59080:	mov	r7, r2
   59084:	add	r8, r5, #20
   59088:	b	590d4 <ftello64@plt+0x45380>
   5908c:	tst	r7, #1
   59090:	bne	590b0 <ftello64@plt+0x4535c>
   59094:	ldrb	r2, [fp]
   59098:	cmp	r2, #32
   5909c:	bne	59320 <ftello64@plt+0x455cc>
   590a0:	cmp	r7, #10
   590a4:	add	r2, fp, #1
   590a8:	movne	fp, r2
   590ac:	beq	593d4 <ftello64@plt+0x45680>
   590b0:	mov	r0, fp
   590b4:	bl	497fc <ftello64@plt+0x35aa8>
   590b8:	cmn	r0, #1
   590bc:	beq	59320 <ftello64@plt+0x455cc>
   590c0:	cmp	r7, #19
   590c4:	strb	r0, [r8, r7]
   590c8:	add	fp, fp, #2
   590cc:	beq	59318 <ftello64@plt+0x455c4>
   590d0:	add	r7, r7, #1
   590d4:	cmp	r7, #0
   590d8:	bne	5908c <ftello64@plt+0x45338>
   590dc:	mov	r0, fp
   590e0:	bl	497fc <ftello64@plt+0x35aa8>
   590e4:	cmn	r0, #1
   590e8:	beq	59320 <ftello64@plt+0x455cc>
   590ec:	strb	r0, [r8, r7]
   590f0:	add	fp, fp, #2
   590f4:	b	590d0 <ftello64@plt+0x4537c>
   590f8:	bl	1385c <gpg_err_code_from_syserror@plt>
   590fc:	mov	r4, fp
   59100:	uxth	r5, r0
   59104:	b	58e0c <ftello64@plt+0x450b8>
   59108:	ldrb	r2, [fp, r0]
   5910c:	cmp	r2, #33	; 0x21
   59110:	beq	59268 <ftello64@plt+0x45514>
   59114:	cmp	r2, #0
   59118:	beq	58dd8 <ftello64@plt+0x45084>
   5911c:	cmp	r2, #32
   59120:	cmpne	r2, #9
   59124:	beq	58dd8 <ftello64@plt+0x45084>
   59128:	cmp	r7, #0
   5912c:	bne	58e08 <ftello64@plt+0x450b4>
   59130:	ldr	r2, [r5, #44]	; 0x2c
   59134:	cmp	r2, #0
   59138:	beq	58ff4 <ftello64@plt+0x452a0>
   5913c:	eor	r2, r7, #1
   59140:	mvn	r0, #0
   59144:	b	58fd4 <ftello64@plt+0x45280>
   59148:	mvn	r3, #0
   5914c:	str	fp, [r5, #12]
   59150:	str	r3, [r5, #16]
   59154:	ldrb	r3, [r7]
   59158:	cmp	r3, #0
   5915c:	beq	59298 <ftello64@plt+0x45544>
   59160:	ldrb	r3, [r7, #1]
   59164:	tst	r3, #223	; 0xdf
   59168:	beq	58e08 <ftello64@plt+0x450b4>
   5916c:	cmp	r3, #9
   59170:	beq	58e08 <ftello64@plt+0x450b4>
   59174:	add	r7, r7, #1
   59178:	str	r7, [r5, #20]
   5917c:	mov	r3, #13
   59180:	b	58eb4 <ftello64@plt+0x45160>
   59184:	ldr	r3, [sp, #4]
   59188:	sub	r9, r3, #31
   5918c:	bics	r3, r9, #8
   59190:	bne	58e08 <ftello64@plt+0x450b4>
   59194:	add	r9, r5, #19
   59198:	mov	r0, r7
   5919c:	bl	497fc <ftello64@plt+0x35aa8>
   591a0:	add	r7, r7, #2
   591a4:	cmp	r8, r7
   591a8:	strb	r0, [r9, #1]!
   591ac:	bhi	59198 <ftello64@plt+0x45444>
   591b0:	sub	r3, sl, fp
   591b4:	sub	r3, r3, #2
   591b8:	lsr	r3, r3, #1
   591bc:	cmp	r3, #18
   591c0:	bgt	591e0 <ftello64@plt+0x4548c>
   591c4:	add	r3, r3, #21
   591c8:	add	r3, r5, r3
   591cc:	add	r1, r5, #40	; 0x28
   591d0:	mov	r2, #0
   591d4:	strb	r2, [r3], #1
   591d8:	cmp	r3, r1
   591dc:	bne	591d4 <ftello64@plt+0x45480>
   591e0:	mov	r3, #11
   591e4:	b	58eb4 <ftello64@plt+0x45160>
   591e8:	ldrb	r2, [fp, #1]
   591ec:	cmp	r2, #120	; 0x78
   591f0:	addeq	fp, fp, #2
   591f4:	moveq	r7, #1
   591f8:	bne	58fa4 <ftello64@plt+0x45250>
   591fc:	b	58fa8 <ftello64@plt+0x45254>
   59200:	ldrb	r2, [fp, #2]
   59204:	tst	r2, #223	; 0xdf
   59208:	beq	58e08 <ftello64@plt+0x450b4>
   5920c:	cmp	r2, #9
   59210:	beq	58e08 <ftello64@plt+0x450b4>
   59214:	add	r3, fp, #2
   59218:	str	r3, [r5, #20]
   5921c:	mov	r3, #12
   59220:	b	58eb4 <ftello64@plt+0x45160>
   59224:	eor	r2, r7, #1
   59228:	cmp	r0, #9
   5922c:	movne	r1, #0
   59230:	andeq	r1, r2, #1
   59234:	cmp	r1, #0
   59238:	beq	592a0 <ftello64@plt+0x4554c>
   5923c:	ldrb	r2, [fp]
   59240:	cmp	r2, #48	; 0x30
   59244:	bne	58e00 <ftello64@plt+0x450ac>
   59248:	add	fp, fp, #1
   5924c:	mov	r0, fp
   59250:	mov	r2, #16
   59254:	mov	r1, #0
   59258:	bl	13808 <strtoul@plt>
   5925c:	mov	r3, #7
   59260:	str	r0, [r5, #24]
   59264:	b	58eb4 <ftello64@plt+0x45160>
   59268:	add	r1, r0, #1
   5926c:	mov	r2, #1
   59270:	str	r2, [r5, #44]	; 0x2c
   59274:	ldrb	r2, [fp, r1]
   59278:	cmp	r2, #0
   5927c:	beq	58de4 <ftello64@plt+0x45090>
   59280:	cmp	r2, #32
   59284:	cmpne	r2, #9
   59288:	moveq	r0, r1
   5928c:	bne	59128 <ftello64@plt+0x453d4>
   59290:	sub	r0, r0, #1
   59294:	b	58de4 <ftello64@plt+0x45090>
   59298:	mov	r3, #14
   5929c:	b	58eb4 <ftello64@plt+0x45160>
   592a0:	cmp	r0, #16
   592a4:	bne	593ec <ftello64@plt+0x45698>
   592a8:	ldrb	r1, [fp, #16]
   592ac:	cmp	r1, #0
   592b0:	beq	592c8 <ftello64@plt+0x45574>
   592b4:	cmp	r1, #33	; 0x21
   592b8:	bne	58fd4 <ftello64@plt+0x45280>
   592bc:	ldrb	r1, [fp, #17]
   592c0:	cmp	r1, #0
   592c4:	bne	58fd4 <ftello64@plt+0x45280>
   592c8:	mov	r2, #9
   592cc:	mov	r1, fp
   592d0:	add	r0, sp, #56	; 0x38
   592d4:	bl	49330 <ftello64@plt+0x355dc>
   592d8:	mov	r2, #16
   592dc:	mov	r1, #0
   592e0:	add	r0, sp, #56	; 0x38
   592e4:	bl	13808 <strtoul@plt>
   592e8:	mov	r2, #16
   592ec:	mov	r1, #0
   592f0:	str	r0, [r5, #20]
   592f4:	add	r0, fp, #8
   592f8:	bl	13808 <strtoul@plt>
   592fc:	mov	r3, #8
   59300:	str	r0, [r5, #24]
   59304:	b	58eb4 <ftello64@plt+0x45160>
   59308:	ldrb	r2, [fp, #9]
   5930c:	cmp	r2, #0
   59310:	beq	5924c <ftello64@plt+0x454f8>
   59314:	b	58e00 <ftello64@plt+0x450ac>
   59318:	mov	r3, #10
   5931c:	b	58eb4 <ftello64@plt+0x45160>
   59320:	str	fp, [r5, #20]
   59324:	mov	r3, #2
   59328:	b	58eb4 <ftello64@plt+0x45160>
   5932c:	ldrb	r2, [fp, #59]	; 0x3b
   59330:	tst	r2, #223	; 0xdf
   59334:	beq	59340 <ftello64@plt+0x455ec>
   59338:	cmp	r2, #9
   5933c:	bne	59010 <ftello64@plt+0x452bc>
   59340:	mvn	sl, #18
   59344:	sub	sl, sl, r5
   59348:	add	r7, r5, #19
   5934c:	add	r9, fp, #60	; 0x3c
   59350:	add	r8, fp, #57	; 0x39
   59354:	b	59374 <ftello64@plt+0x45620>
   59358:	ldrb	r2, [fp, #2]
   5935c:	cmp	r2, #58	; 0x3a
   59360:	bne	59010 <ftello64@plt+0x452bc>
   59364:	add	fp, fp, #3
   59368:	cmp	fp, r9
   5936c:	strb	r0, [r7, #1]!
   59370:	beq	59318 <ftello64@plt+0x455c4>
   59374:	mov	r0, fp
   59378:	bl	497fc <ftello64@plt+0x35aa8>
   5937c:	add	r2, sl, r7
   59380:	cmn	r0, #1
   59384:	beq	59010 <ftello64@plt+0x452bc>
   59388:	cmp	r8, fp
   5938c:	bne	59358 <ftello64@plt+0x45604>
   59390:	add	r2, r5, r2
   59394:	mov	r3, #10
   59398:	strb	r0, [r2, #20]
   5939c:	b	58eb4 <ftello64@plt+0x45160>
   593a0:	add	fp, fp, #1
   593a4:	add	r7, r5, #19
   593a8:	add	r8, fp, #40	; 0x28
   593ac:	b	593c0 <ftello64@plt+0x4566c>
   593b0:	add	fp, fp, #2
   593b4:	cmp	fp, r8
   593b8:	strb	r0, [r7, #1]!
   593bc:	beq	59318 <ftello64@plt+0x455c4>
   593c0:	mov	r0, fp
   593c4:	bl	497fc <ftello64@plt+0x35aa8>
   593c8:	cmn	r0, #1
   593cc:	bne	593b0 <ftello64@plt+0x4565c>
   593d0:	b	58e08 <ftello64@plt+0x450b4>
   593d4:	ldrb	r1, [fp, #1]
   593d8:	cmp	r1, #32
   593dc:	addeq	fp, fp, #2
   593e0:	movne	fp, r2
   593e4:	b	590dc <ftello64@plt+0x45388>
   593e8:	bl	134b4 <__stack_chk_fail@plt>
   593ec:	cmp	r0, #17
   593f0:	movne	r1, #0
   593f4:	andeq	r1, r2, #1
   593f8:	cmp	r1, #0
   593fc:	beq	59414 <ftello64@plt+0x456c0>
   59400:	ldrb	r2, [fp]
   59404:	cmp	r2, #48	; 0x30
   59408:	bne	58e00 <ftello64@plt+0x450ac>
   5940c:	add	fp, fp, #1
   59410:	b	592c8 <ftello64@plt+0x45574>
   59414:	cmp	r0, #32
   59418:	bne	59474 <ftello64@plt+0x45720>
   5941c:	ldrb	r2, [fp, #32]
   59420:	cmp	r2, #0
   59424:	beq	5943c <ftello64@plt+0x456e8>
   59428:	cmp	r2, #33	; 0x21
   5942c:	bne	58e00 <ftello64@plt+0x450ac>
   59430:	ldrb	r2, [fp, #33]	; 0x21
   59434:	cmp	r2, #0
   59438:	bne	58e00 <ftello64@plt+0x450ac>
   5943c:	add	r7, r5, #19
   59440:	add	r8, fp, #32
   59444:	mov	r2, #0
   59448:	str	r2, [r5, #36]	; 0x24
   5944c:	mov	r0, fp
   59450:	bl	497fc <ftello64@plt+0x35aa8>
   59454:	cmn	r0, #1
   59458:	beq	58e08 <ftello64@plt+0x450b4>
   5945c:	add	fp, fp, #2
   59460:	cmp	r8, fp
   59464:	strb	r0, [r7, #1]!
   59468:	bne	5944c <ftello64@plt+0x456f8>
   5946c:	mov	r3, #9
   59470:	b	58eb4 <ftello64@plt+0x45160>
   59474:	cmp	r0, #33	; 0x21
   59478:	movne	r1, #0
   5947c:	andeq	r1, r2, #1
   59480:	cmp	r1, #0
   59484:	beq	594a4 <ftello64@plt+0x45750>
   59488:	ldrb	r2, [fp]
   5948c:	cmp	r2, #48	; 0x30
   59490:	bne	58e00 <ftello64@plt+0x450ac>
   59494:	add	fp, fp, #1
   59498:	b	5943c <ftello64@plt+0x456e8>
   5949c:	ldrb	r2, [fp, r0]
   594a0:	b	59114 <ftello64@plt+0x453c0>
   594a4:	cmp	r0, #40	; 0x28
   594a8:	bne	58fd4 <ftello64@plt+0x45280>
   594ac:	ldrb	r2, [fp, #40]	; 0x28
   594b0:	cmp	r2, #0
   594b4:	beq	593a4 <ftello64@plt+0x45650>
   594b8:	cmp	r2, #33	; 0x21
   594bc:	bne	58e00 <ftello64@plt+0x450ac>
   594c0:	ldrb	r2, [fp, #41]	; 0x29
   594c4:	cmp	r2, #0
   594c8:	beq	593a4 <ftello64@plt+0x45650>
   594cc:	b	58e00 <ftello64@plt+0x450ac>
   594d0:	andeq	r6, r7, r8, ror #19
   594d4:	andeq	r6, r6, r8, lsr r3
   594d8:	andeq	r6, r6, r0, asr r3
   594dc:	andeq	r6, r6, r8, ror #6
   594e0:	andeq	r6, r6, r0, lsl #7
   594e4:	push	{r4, r5, lr}
   594e8:	sub	sp, sp, #12
   594ec:	ldr	r4, [pc, #100]	; 59558 <ftello64@plt+0x45804>
   594f0:	mov	r3, r0
   594f4:	ldr	r2, [pc, #96]	; 5955c <ftello64@plt+0x45808>
   594f8:	ldr	ip, [r4]
   594fc:	mov	r1, #0
   59500:	mov	r0, sp
   59504:	str	ip, [sp, #4]
   59508:	bl	13a18 <gcry_sexp_build@plt>
   5950c:	subs	r2, r0, #0
   59510:	movne	r5, #0
   59514:	beq	59534 <ftello64@plt+0x457e0>
   59518:	ldr	r2, [sp, #4]
   5951c:	ldr	r3, [r4]
   59520:	mov	r0, r5
   59524:	cmp	r2, r3
   59528:	bne	59554 <ftello64@plt+0x45800>
   5952c:	add	sp, sp, #12
   59530:	pop	{r4, r5, pc}
   59534:	mov	r1, r2
   59538:	ldr	r0, [sp]
   5953c:	bl	134e4 <gcry_pk_get_curve@plt>
   59540:	adds	r5, r0, #0
   59544:	ldr	r0, [sp]
   59548:	movne	r5, #1
   5954c:	bl	133c4 <gcry_sexp_release@plt>
   59550:	b	59518 <ftello64@plt+0x457c4>
   59554:	bl	134b4 <__stack_chk_fail@plt>
   59558:	andeq	r6, r7, r8, ror #19
   5955c:	andeq	r6, r6, r8, ror r4
   59560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   59564:	sub	sp, sp, #12
   59568:	ldr	r8, [pc, #628]	; 597e4 <ftello64@plt+0x45a90>
   5956c:	mov	r5, #0
   59570:	subs	sl, r0, #0
   59574:	ldr	r3, [r8]
   59578:	str	r5, [r1]
   5957c:	str	r3, [sp, #4]
   59580:	beq	597b8 <ftello64@plt+0x45a64>
   59584:	ldrb	r3, [sl]
   59588:	cmp	r3, r5
   5958c:	beq	597b8 <ftello64@plt+0x45a64>
   59590:	mov	r9, r1
   59594:	bl	13814 <strlen@plt>
   59598:	add	r0, r0, #3
   5959c:	bl	13214 <gcry_malloc@plt>
   595a0:	subs	r6, r0, #0
   595a4:	movne	r7, r5
   595a8:	movne	r4, #1
   595ac:	bne	595e8 <ftello64@plt+0x45894>
   595b0:	b	59694 <ftello64@plt+0x45940>
   595b4:	cmp	r5, #2
   595b8:	bne	596a0 <ftello64@plt+0x4594c>
   595bc:	cmp	r7, #2
   595c0:	beq	59720 <ftello64@plt+0x459cc>
   595c4:	cmp	r0, #39	; 0x27
   595c8:	bhi	59794 <ftello64@plt+0x45a40>
   595cc:	add	r3, r7, r7, lsl #2
   595d0:	add	r0, r0, r3, lsl #3
   595d4:	strb	r0, [r6, r4]
   595d8:	ldrb	r3, [r2]
   595dc:	add	r4, r4, #1
   595e0:	cmp	r3, #46	; 0x2e
   595e4:	bne	59644 <ftello64@plt+0x458f0>
   595e8:	mov	r2, #10
   595ec:	mov	r1, sp
   595f0:	mov	r0, sl
   595f4:	bl	13808 <strtoul@plt>
   595f8:	ldrb	r3, [sl]
   595fc:	add	r5, r5, #1
   59600:	sub	r3, r3, #48	; 0x30
   59604:	cmp	r3, #9
   59608:	bhi	59794 <ftello64@plt+0x45a40>
   5960c:	ldr	r2, [sp]
   59610:	ldrb	r3, [r2]
   59614:	cmp	r3, #46	; 0x2e
   59618:	cmpne	r3, #0
   5961c:	bne	59794 <ftello64@plt+0x45a40>
   59620:	cmp	r3, #46	; 0x2e
   59624:	addeq	sl, r2, #1
   59628:	cmp	r5, #1
   5962c:	bne	595b4 <ftello64@plt+0x45860>
   59630:	cmp	r0, #2
   59634:	bhi	59794 <ftello64@plt+0x45a40>
   59638:	cmp	r3, #46	; 0x2e
   5963c:	mov	r7, r0
   59640:	beq	595e8 <ftello64@plt+0x45894>
   59644:	sub	r5, r5, #1
   59648:	sub	r0, r4, #2
   5964c:	clz	r5, r5
   59650:	lsr	r5, r5, #5
   59654:	cmp	r0, #252	; 0xfc
   59658:	orrhi	r5, r5, #1
   5965c:	cmp	r5, #0
   59660:	bne	59794 <ftello64@plt+0x45a40>
   59664:	sub	r3, r4, #1
   59668:	strb	r3, [r6]
   5966c:	lsl	r2, r4, #3
   59670:	mov	r1, r6
   59674:	mov	r0, r5
   59678:	bl	13c94 <gcry_mpi_set_opaque@plt>
   5967c:	cmp	r0, #0
   59680:	str	r0, [r9]
   59684:	movne	r0, r5
   59688:	bne	597a0 <ftello64@plt+0x45a4c>
   5968c:	mov	r0, r6
   59690:	bl	13448 <gcry_free@plt>
   59694:	bl	1385c <gpg_err_code_from_syserror@plt>
   59698:	uxth	r0, r0
   5969c:	b	597a0 <ftello64@plt+0x45a4c>
   596a0:	cmn	r0, #-268435455	; 0xf0000001
   596a4:	bhi	596e0 <ftello64@plt+0x4598c>
   596a8:	ldr	r3, [pc, #312]	; 597e8 <ftello64@plt+0x45a94>
   596ac:	cmp	r0, r3
   596b0:	bhi	5976c <ftello64@plt+0x45a18>
   596b4:	sub	r3, r3, #2080768	; 0x1fc000
   596b8:	cmp	r0, r3
   596bc:	bhi	597c0 <ftello64@plt+0x45a6c>
   596c0:	cmp	r0, #127	; 0x7f
   596c4:	movhi	r3, #7
   596c8:	bhi	596e4 <ftello64@plt+0x45990>
   596cc:	mov	ip, r4
   596d0:	add	r4, ip, #1
   596d4:	strb	r0, [r6, ip]
   596d8:	ldrb	r3, [r2]
   596dc:	b	595e0 <ftello64@plt+0x4588c>
   596e0:	mov	r3, #28
   596e4:	add	r1, r6, r4
   596e8:	rsb	lr, r6, #1
   596ec:	mvn	r4, #127	; 0x7f
   596f0:	lsr	ip, r0, r3
   596f4:	orr	fp, r4, ip
   596f8:	sub	r0, r0, ip, lsl r3
   596fc:	sub	r3, r3, #7
   59700:	cmp	r3, #0
   59704:	add	ip, lr, r1
   59708:	strb	fp, [r1], #1
   5970c:	bgt	596f0 <ftello64@plt+0x4599c>
   59710:	strb	r0, [r6, ip]
   59714:	add	r4, ip, #1
   59718:	ldrb	r3, [r2]
   5971c:	b	595e0 <ftello64@plt+0x4588c>
   59720:	add	r0, r0, #80	; 0x50
   59724:	cmn	r0, #-268435455	; 0xf0000001
   59728:	bls	59774 <ftello64@plt+0x45a20>
   5972c:	mov	r3, #28
   59730:	add	r1, r6, r4
   59734:	rsb	lr, r6, #1
   59738:	mvn	r4, #127	; 0x7f
   5973c:	lsr	ip, r0, r3
   59740:	orr	fp, r4, ip
   59744:	sub	r0, r0, ip, lsl r3
   59748:	sub	r3, r3, #7
   5974c:	cmp	r3, #0
   59750:	add	ip, lr, r1
   59754:	strb	fp, [r1], #1
   59758:	bgt	5973c <ftello64@plt+0x459e8>
   5975c:	strb	r0, [r6, ip]
   59760:	add	r4, ip, #1
   59764:	ldrb	r3, [r2]
   59768:	b	595e0 <ftello64@plt+0x4588c>
   5976c:	mov	r3, #21
   59770:	b	596e4 <ftello64@plt+0x45990>
   59774:	ldr	r3, [pc, #108]	; 597e8 <ftello64@plt+0x45a94>
   59778:	cmp	r0, r3
   5977c:	bhi	597c8 <ftello64@plt+0x45a74>
   59780:	sub	r3, r3, #2080768	; 0x1fc000
   59784:	cmp	r0, r3
   59788:	bls	597d0 <ftello64@plt+0x45a7c>
   5978c:	mov	r3, #14
   59790:	b	59730 <ftello64@plt+0x459dc>
   59794:	mov	r0, r6
   59798:	bl	13448 <gcry_free@plt>
   5979c:	mov	r0, #160	; 0xa0
   597a0:	ldr	r2, [sp, #4]
   597a4:	ldr	r3, [r8]
   597a8:	cmp	r2, r3
   597ac:	bne	597e0 <ftello64@plt+0x45a8c>
   597b0:	add	sp, sp, #12
   597b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   597b8:	mov	r0, #55	; 0x37
   597bc:	b	597a0 <ftello64@plt+0x45a4c>
   597c0:	mov	r3, #14
   597c4:	b	596e4 <ftello64@plt+0x45990>
   597c8:	mov	r3, #21
   597cc:	b	59730 <ftello64@plt+0x459dc>
   597d0:	cmp	r0, #127	; 0x7f
   597d4:	movhi	r3, #7
   597d8:	bhi	59730 <ftello64@plt+0x459dc>
   597dc:	b	596cc <ftello64@plt+0x45978>
   597e0:	bl	134b4 <__stack_chk_fail@plt>
   597e4:	andeq	r6, r7, r8, ror #19
   597e8:			; <UNDEFINED> instruction: 0x001fffff
   597ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   597f0:	sub	sp, sp, #20
   597f4:	ldr	r7, [pc, #608]	; 59a5c <ftello64@plt+0x45d08>
   597f8:	subs	r4, r0, #0
   597fc:	ldr	r3, [r7]
   59800:	str	r3, [sp, #12]
   59804:	beq	5991c <ftello64@plt+0x45bc8>
   59808:	mov	r1, #2
   5980c:	bl	133d0 <gcry_mpi_get_flag@plt>
   59810:	cmp	r0, #0
   59814:	beq	5991c <ftello64@plt+0x45bc8>
   59818:	add	r1, sp, #8
   5981c:	mov	r0, r4
   59820:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   59824:	cmp	r0, #0
   59828:	beq	5991c <ftello64@plt+0x45bc8>
   5982c:	add	r1, sp, #8
   59830:	mov	r0, r4
   59834:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   59838:	ldr	r5, [sp, #8]
   5983c:	add	r5, r5, #7
   59840:	cmp	r5, #7
   59844:	lsr	r5, r5, #3
   59848:	mov	r9, r0
   5984c:	bls	5991c <ftello64@plt+0x45bc8>
   59850:	ldrb	r4, [r0]
   59854:	sub	r5, r5, #1
   59858:	cmp	r4, r5
   5985c:	bne	5991c <ftello64@plt+0x45bc8>
   59860:	lsl	r0, r4, #2
   59864:	add	r0, r0, #3
   59868:	bl	13214 <gcry_malloc@plt>
   5986c:	subs	r8, r0, #0
   59870:	beq	59928 <ftello64@plt+0x45bd4>
   59874:	cmp	r4, #0
   59878:	strbeq	r4, [r8]
   5987c:	beq	59928 <ftello64@plt+0x45bd4>
   59880:	ldrb	r2, [r9, #1]
   59884:	add	fp, r9, #1
   59888:	cmp	r2, #39	; 0x27
   5988c:	bls	5995c <ftello64@plt+0x45c08>
   59890:	cmp	r2, #79	; 0x4f
   59894:	bls	59a24 <ftello64@plt+0x45cd0>
   59898:	tst	r2, #128	; 0x80
   5989c:	and	r2, r2, #127	; 0x7f
   598a0:	beq	59a48 <ftello64@plt+0x45cf4>
   598a4:	cmp	r5, #1
   598a8:	beq	59a50 <ftello64@plt+0x45cfc>
   598ac:	mov	r1, fp
   598b0:	mov	r4, #1
   598b4:	b	598cc <ftello64@plt+0x45b78>
   598b8:	add	r4, r4, #1
   598bc:	cmp	r4, r5
   598c0:	beq	598e0 <ftello64@plt+0x45b8c>
   598c4:	tst	r2, #-33554432	; 0xfe000000
   598c8:	bne	59944 <ftello64@plt+0x45bf0>
   598cc:	ldrb	r3, [r1, #1]!
   598d0:	tst	r3, #128	; 0x80
   598d4:	and	r3, r3, #127	; 0x7f
   598d8:	orr	r2, r3, r2, lsl #7
   598dc:	bne	598b8 <ftello64@plt+0x45b64>
   598e0:	cmp	r2, #79	; 0x4f
   598e4:	bls	59944 <ftello64@plt+0x45bf0>
   598e8:	sub	r2, r2, #80	; 0x50
   598ec:	str	r2, [sp]
   598f0:	ldr	r3, [pc, #360]	; 59a60 <ftello64@plt+0x45d0c>
   598f4:	mvn	r2, #0
   598f8:	mov	r1, #1
   598fc:	mov	r0, r8
   59900:	bl	138d4 <__sprintf_chk@plt>
   59904:	mov	r0, r8
   59908:	bl	13814 <strlen@plt>
   5990c:	add	r4, r4, #1
   59910:	mov	r6, r4
   59914:	add	sl, r8, r0
   59918:	b	5997c <ftello64@plt+0x45c28>
   5991c:	mov	r0, #22
   59920:	bl	13b2c <gpg_err_set_errno@plt>
   59924:	mov	r8, #0
   59928:	ldr	r2, [sp, #12]
   5992c:	ldr	r3, [r7]
   59930:	mov	r0, r8
   59934:	cmp	r2, r3
   59938:	bne	59a58 <ftello64@plt+0x45d04>
   5993c:	add	sp, sp, #20
   59940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59944:	mov	r0, r8
   59948:	bl	13448 <gcry_free@plt>
   5994c:	ldr	r0, [pc, #272]	; 59a64 <ftello64@plt+0x45d10>
   59950:	bl	13d00 <gcry_strdup@plt>
   59954:	mov	r8, r0
   59958:	b	59928 <ftello64@plt+0x45bd4>
   5995c:	ldr	r3, [pc, #260]	; 59a68 <ftello64@plt+0x45d14>
   59960:	str	r2, [sp]
   59964:	mvn	r2, #0
   59968:	mov	r1, #1
   5996c:	bl	138d4 <__sprintf_chk@plt>
   59970:	mov	r6, #1
   59974:	mov	r4, r6
   59978:	add	sl, r8, r0
   5997c:	cmp	r5, r6
   59980:	bls	59a0c <ftello64@plt+0x45cb8>
   59984:	ldrsb	r3, [fp, r4]
   59988:	ldrb	r2, [fp, r6]
   5998c:	add	r1, r4, #1
   59990:	cmp	r3, #0
   59994:	and	r2, r2, #127	; 0x7f
   59998:	mov	r6, r1
   5999c:	bge	59a34 <ftello64@plt+0x45ce0>
   599a0:	cmp	r5, r1
   599a4:	bls	59a3c <ftello64@plt+0x45ce8>
   599a8:	add	r0, r9, r1
   599ac:	b	599c4 <ftello64@plt+0x45c70>
   599b0:	cmp	r5, r4
   599b4:	bls	59a18 <ftello64@plt+0x45cc4>
   599b8:	tst	r2, #-33554432	; 0xfe000000
   599bc:	mov	r1, r4
   599c0:	bne	59944 <ftello64@plt+0x45bf0>
   599c4:	ldrb	r3, [r0, #1]!
   599c8:	add	r4, r1, #1
   599cc:	mov	r6, r4
   599d0:	tst	r3, #128	; 0x80
   599d4:	and	r3, r3, #127	; 0x7f
   599d8:	orr	r2, r3, r2, lsl #7
   599dc:	bne	599b0 <ftello64@plt+0x45c5c>
   599e0:	str	r2, [sp]
   599e4:	ldr	r3, [pc, #128]	; 59a6c <ftello64@plt+0x45d18>
   599e8:	mvn	r2, #0
   599ec:	mov	r1, #1
   599f0:	mov	r0, sl
   599f4:	bl	138d4 <__sprintf_chk@plt>
   599f8:	mov	r0, sl
   599fc:	bl	13814 <strlen@plt>
   59a00:	cmp	r5, r6
   59a04:	add	sl, sl, r0
   59a08:	bhi	59984 <ftello64@plt+0x45c30>
   59a0c:	mov	r3, #0
   59a10:	strb	r3, [sl]
   59a14:	b	59928 <ftello64@plt+0x45bd4>
   59a18:	add	r4, r1, #2
   59a1c:	mov	r6, r4
   59a20:	b	599e0 <ftello64@plt+0x45c8c>
   59a24:	sub	r2, r2, #40	; 0x28
   59a28:	str	r2, [sp]
   59a2c:	ldr	r3, [pc, #60]	; 59a70 <ftello64@plt+0x45d1c>
   59a30:	b	59964 <ftello64@plt+0x45c10>
   59a34:	mov	r4, r1
   59a38:	b	599e0 <ftello64@plt+0x45c8c>
   59a3c:	add	r4, r4, #2
   59a40:	mov	r6, r4
   59a44:	b	599e0 <ftello64@plt+0x45c8c>
   59a48:	mov	r4, #0
   59a4c:	b	598e0 <ftello64@plt+0x45b8c>
   59a50:	mov	r4, r5
   59a54:	b	598e0 <ftello64@plt+0x45b8c>
   59a58:	bl	134b4 <__stack_chk_fail@plt>
   59a5c:	andeq	r6, r7, r8, ror #19
   59a60:	andeq	r6, r6, r4, lsr #9
   59a64:			; <UNDEFINED> instruction: 0x000664b4
   59a68:	muleq	r6, r4, r4
   59a6c:	andeq	r6, r6, ip, lsr #9
   59a70:	muleq	r6, ip, r4
   59a74:	push	{r4, r5, lr}
   59a78:	sub	sp, sp, #12
   59a7c:	ldr	r4, [pc, #116]	; 59af8 <ftello64@plt+0x45da4>
   59a80:	subs	r5, r0, #0
   59a84:	ldr	r3, [r4]
   59a88:	str	r3, [sp, #4]
   59a8c:	beq	59aa0 <ftello64@plt+0x45d4c>
   59a90:	mov	r1, #2
   59a94:	bl	133d0 <gcry_mpi_get_flag@plt>
   59a98:	cmp	r0, #0
   59a9c:	bne	59abc <ftello64@plt+0x45d68>
   59aa0:	mov	r0, #0
   59aa4:	ldr	r2, [sp, #4]
   59aa8:	ldr	r3, [r4]
   59aac:	cmp	r2, r3
   59ab0:	bne	59af4 <ftello64@plt+0x45da0>
   59ab4:	add	sp, sp, #12
   59ab8:	pop	{r4, r5, pc}
   59abc:	mov	r0, r5
   59ac0:	mov	r1, sp
   59ac4:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   59ac8:	ldr	r3, [sp]
   59acc:	sub	r3, r3, #73	; 0x49
   59ad0:	cmp	r3, #7
   59ad4:	bhi	59aa0 <ftello64@plt+0x45d4c>
   59ad8:	mov	r2, #10
   59adc:	ldr	r1, [pc, #24]	; 59afc <ftello64@plt+0x45da8>
   59ae0:	bl	13454 <memcmp@plt>
   59ae4:	cmp	r0, #0
   59ae8:	moveq	r0, #1
   59aec:	beq	59aa4 <ftello64@plt+0x45d50>
   59af0:	b	59aa0 <ftello64@plt+0x45d4c>
   59af4:	bl	134b4 <__stack_chk_fail@plt>
   59af8:	andeq	r6, r7, r8, ror #19
   59afc:	muleq	r6, r8, r3
   59b00:	push	{r4, r5, lr}
   59b04:	sub	sp, sp, #12
   59b08:	ldr	r4, [pc, #116]	; 59b84 <ftello64@plt+0x45e30>
   59b0c:	subs	r5, r0, #0
   59b10:	ldr	r3, [r4]
   59b14:	str	r3, [sp, #4]
   59b18:	beq	59b2c <ftello64@plt+0x45dd8>
   59b1c:	mov	r1, #2
   59b20:	bl	133d0 <gcry_mpi_get_flag@plt>
   59b24:	cmp	r0, #0
   59b28:	bne	59b48 <ftello64@plt+0x45df4>
   59b2c:	mov	r0, #0
   59b30:	ldr	r2, [sp, #4]
   59b34:	ldr	r3, [r4]
   59b38:	cmp	r2, r3
   59b3c:	bne	59b80 <ftello64@plt+0x45e2c>
   59b40:	add	sp, sp, #12
   59b44:	pop	{r4, r5, pc}
   59b48:	mov	r0, r5
   59b4c:	mov	r1, sp
   59b50:	bl	13bd4 <gcry_mpi_get_opaque@plt>
   59b54:	ldr	r3, [sp]
   59b58:	sub	r3, r3, #81	; 0x51
   59b5c:	cmp	r3, #7
   59b60:	bhi	59b2c <ftello64@plt+0x45dd8>
   59b64:	mov	r2, #11
   59b68:	ldr	r1, [pc, #24]	; 59b88 <ftello64@plt+0x45e34>
   59b6c:	bl	13454 <memcmp@plt>
   59b70:	cmp	r0, #0
   59b74:	moveq	r0, #1
   59b78:	beq	59b30 <ftello64@plt+0x45ddc>
   59b7c:	b	59b2c <ftello64@plt+0x45dd8>
   59b80:	bl	134b4 <__stack_chk_fail@plt>
   59b84:	andeq	r6, r7, r8, ror #19
   59b88:	andeq	r6, r6, r4, lsr #7
   59b8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   59b90:	subs	r5, r0, #0
   59b94:	mov	r7, r1
   59b98:	beq	59c58 <ftello64@plt+0x45f04>
   59b9c:	ldr	r8, [pc, #200]	; 59c6c <ftello64@plt+0x45f18>
   59ba0:	ldr	r0, [pc, #200]	; 59c70 <ftello64@plt+0x45f1c>
   59ba4:	mov	r4, r8
   59ba8:	mov	r6, #0
   59bac:	b	59bd8 <ftello64@plt+0x45e84>
   59bb0:	ldr	r3, [r4, #12]
   59bb4:	subs	r0, r3, #0
   59bb8:	beq	59bc8 <ftello64@plt+0x45e74>
   59bbc:	bl	1328c <strcmp@plt>
   59bc0:	cmp	r0, #0
   59bc4:	beq	59bec <ftello64@plt+0x45e98>
   59bc8:	ldr	r0, [r4, #20]!
   59bcc:	add	r6, r6, #1
   59bd0:	cmp	r0, #0
   59bd4:	beq	59c10 <ftello64@plt+0x45ebc>
   59bd8:	mov	r1, r5
   59bdc:	bl	1328c <strcmp@plt>
   59be0:	mov	r1, r5
   59be4:	cmp	r0, #0
   59be8:	bne	59bb0 <ftello64@plt+0x45e5c>
   59bec:	ldr	r3, [pc, #128]	; 59c74 <ftello64@plt+0x45f20>
   59bf0:	add	r6, r6, r6, lsl #2
   59bf4:	add	r6, r3, r6, lsl #2
   59bf8:	ldr	r9, [r6, #28]
   59bfc:	ldr	r3, [r6, #32]
   59c00:	cmp	r7, #0
   59c04:	strne	r3, [r7]
   59c08:	mov	r0, r9
   59c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   59c10:	ldr	r9, [pc, #96]	; 59c78 <ftello64@plt+0x45f24>
   59c14:	mov	r4, r0
   59c18:	b	59c30 <ftello64@plt+0x45edc>
   59c1c:	ldr	r9, [r8, #20]!
   59c20:	add	r4, r4, #1
   59c24:	cmp	r9, #0
   59c28:	beq	59c64 <ftello64@plt+0x45f10>
   59c2c:	ldr	r9, [r8, #4]
   59c30:	mov	r1, r9
   59c34:	mov	r0, r5
   59c38:	bl	1328c <strcmp@plt>
   59c3c:	cmp	r0, #0
   59c40:	bne	59c1c <ftello64@plt+0x45ec8>
   59c44:	ldr	r3, [pc, #40]	; 59c74 <ftello64@plt+0x45f20>
   59c48:	add	r0, r4, r4, lsl #2
   59c4c:	add	r0, r3, r0, lsl #2
   59c50:	ldr	r3, [r0, #32]
   59c54:	b	59c00 <ftello64@plt+0x45eac>
   59c58:	mov	r9, r5
   59c5c:	mov	r3, r5
   59c60:	b	59c00 <ftello64@plt+0x45eac>
   59c64:	mov	r3, r9
   59c68:	b	59c00 <ftello64@plt+0x45eac>
   59c6c:			; <UNDEFINED> instruction: 0x000663b0
   59c70:	ldrdeq	r6, [r6], -r4
   59c74:	muleq	r6, r8, r3
   59c78:	andeq	r6, r6, r0, ror #9
   59c7c:	push	{r4, r5, r6, r7, r8, lr}
   59c80:	subs	r7, r0, #0
   59c84:	beq	59cec <ftello64@plt+0x45f98>
   59c88:	mov	r8, r1
   59c8c:	ldr	r4, [pc, #96]	; 59cf4 <ftello64@plt+0x45fa0>
   59c90:	ldr	r0, [pc, #96]	; 59cf8 <ftello64@plt+0x45fa4>
   59c94:	ldr	r5, [pc, #96]	; 59cfc <ftello64@plt+0x45fa8>
   59c98:	mov	r6, #0
   59c9c:	b	59cb4 <ftello64@plt+0x45f60>
   59ca0:	ldr	r5, [r4, #20]!
   59ca4:	add	r6, r6, #1
   59ca8:	cmp	r5, #0
   59cac:	beq	59ce4 <ftello64@plt+0x45f90>
   59cb0:	ldr	r0, [r4, #4]
   59cb4:	mov	r1, r7
   59cb8:	bl	1328c <strcmp@plt>
   59cbc:	cmp	r0, #0
   59cc0:	bne	59ca0 <ftello64@plt+0x45f4c>
   59cc4:	cmp	r8, #0
   59cc8:	bne	59ce4 <ftello64@plt+0x45f90>
   59ccc:	ldr	r3, [pc, #44]	; 59d00 <ftello64@plt+0x45fac>
   59cd0:	add	r6, r6, r6, lsl #2
   59cd4:	add	r6, r3, r6, lsl #2
   59cd8:	ldr	r3, [r6, #36]	; 0x24
   59cdc:	cmp	r3, #0
   59ce0:	movne	r5, r3
   59ce4:	mov	r0, r5
   59ce8:	pop	{r4, r5, r6, r7, r8, pc}
   59cec:	mov	r5, r7
   59cf0:	b	59ce4 <ftello64@plt+0x45f90>
   59cf4:			; <UNDEFINED> instruction: 0x000663b0
   59cf8:	andeq	r6, r6, r0, ror #9
   59cfc:	ldrdeq	r6, [r6], -r4
   59d00:	muleq	r6, r8, r3
   59d04:	push	{r4, r5, r6, r7, r8, lr}
   59d08:	mov	r8, r0
   59d0c:	ldr	r5, [r0]
   59d10:	cmp	r5, #9
   59d14:	bhi	59d88 <ftello64@plt+0x46034>
   59d18:	add	r6, r5, r5, lsl #2
   59d1c:	ldr	r7, [pc, #116]	; 59d98 <ftello64@plt+0x46044>
   59d20:	lsl	r3, r6, #2
   59d24:	add	r2, r7, r3
   59d28:	ldr	r4, [r2, #24]
   59d2c:	cmp	r4, #0
   59d30:	beq	59d88 <ftello64@plt+0x46034>
   59d34:	add	r6, r7, #24
   59d38:	add	r6, r6, r3
   59d3c:	b	59d58 <ftello64@plt+0x46004>
   59d40:	cmp	r3, #10
   59d44:	beq	59d8c <ftello64@plt+0x46038>
   59d48:	ldr	r4, [r6, #20]!
   59d4c:	mov	r5, r3
   59d50:	cmp	r4, #0
   59d54:	beq	59d8c <ftello64@plt+0x46038>
   59d58:	mov	r0, r4
   59d5c:	bl	594e4 <ftello64@plt+0x45790>
   59d60:	add	r3, r5, #1
   59d64:	cmp	r0, #0
   59d68:	beq	59d40 <ftello64@plt+0x45fec>
   59d6c:	add	r5, r5, r5, lsl #2
   59d70:	str	r3, [r8]
   59d74:	add	r5, r7, r5, lsl #2
   59d78:	ldr	r0, [r5, #36]	; 0x24
   59d7c:	cmp	r0, #0
   59d80:	moveq	r0, r4
   59d84:	pop	{r4, r5, r6, r7, r8, pc}
   59d88:	mov	r3, r5
   59d8c:	mov	r0, #0
   59d90:	str	r3, [r8]
   59d94:	pop	{r4, r5, r6, r7, r8, pc}
   59d98:	muleq	r6, r8, r3
   59d9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   59da0:	subs	r9, r1, #0
   59da4:	movne	r3, #0
   59da8:	strne	r3, [r9]
   59dac:	cmp	r2, #0
   59db0:	movne	r3, #0
   59db4:	mov	r7, r0
   59db8:	mov	r8, r2
   59dbc:	strne	r3, [r2]
   59dc0:	ldr	r6, [pc, #164]	; 59e6c <ftello64@plt+0x46118>
   59dc4:	ldr	r4, [pc, #164]	; 59e70 <ftello64@plt+0x4611c>
   59dc8:	mov	r5, #0
   59dcc:	b	59ddc <ftello64@plt+0x46088>
   59dd0:	ldr	r4, [r6, #20]!
   59dd4:	cmp	r4, #0
   59dd8:	beq	59e2c <ftello64@plt+0x460d8>
   59ddc:	mov	r1, r4
   59de0:	mov	r0, r7
   59de4:	bl	1328c <strcmp@plt>
   59de8:	cmp	r0, #0
   59dec:	mov	r0, r7
   59df0:	beq	59e0c <ftello64@plt+0x460b8>
   59df4:	ldr	r3, [r6, #12]
   59df8:	subs	r1, r3, #0
   59dfc:	beq	59e1c <ftello64@plt+0x460c8>
   59e00:	bl	1328c <strcmp@plt>
   59e04:	cmp	r0, #0
   59e08:	bne	59e1c <ftello64@plt+0x460c8>
   59e0c:	mov	r0, r4
   59e10:	bl	594e4 <ftello64@plt+0x45790>
   59e14:	cmp	r0, #0
   59e18:	bne	59e34 <ftello64@plt+0x460e0>
   59e1c:	add	r5, r5, #1
   59e20:	cmp	r5, #10
   59e24:	bne	59dd0 <ftello64@plt+0x4607c>
   59e28:	mov	r4, #0
   59e2c:	mov	r0, r4
   59e30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   59e34:	cmp	r9, #0
   59e38:	addne	r2, r5, r5, lsl #2
   59e3c:	ldrne	r3, [pc, #48]	; 59e74 <ftello64@plt+0x46120>
   59e40:	addne	r3, r3, r2, lsl #2
   59e44:	ldrne	r3, [r3, #40]	; 0x28
   59e48:	strne	r3, [r9]
   59e4c:	cmp	r8, #0
   59e50:	beq	59e2c <ftello64@plt+0x460d8>
   59e54:	ldr	r3, [pc, #24]	; 59e74 <ftello64@plt+0x46120>
   59e58:	add	r5, r5, r5, lsl #2
   59e5c:	add	r5, r3, r5, lsl #2
   59e60:	ldr	r3, [r5, #32]
   59e64:	str	r3, [r8]
   59e68:	b	59e2c <ftello64@plt+0x460d8>
   59e6c:			; <UNDEFINED> instruction: 0x000663b0
   59e70:	ldrdeq	r6, [r6], -r4
   59e74:	muleq	r6, r8, r3
   59e78:	ldr	r3, [pc, #80]	; 59ed0 <ftello64@plt+0x4617c>
   59e7c:	push	{r4, lr}
   59e80:	ldr	r2, [r3]
   59e84:	cmp	r2, #0
   59e88:	bne	59ea8 <ftello64@plt+0x46154>
   59e8c:	sub	r2, r0, #7
   59e90:	cmp	r2, #1
   59e94:	bhi	59ebc <ftello64@plt+0x46168>
   59e98:	mov	r2, #1
   59e9c:	str	r0, [r3, #4]
   59ea0:	str	r2, [r3]
   59ea4:	pop	{r4, pc}
   59ea8:	ldr	r3, [pc, #36]	; 59ed4 <ftello64@plt+0x46180>
   59eac:	mov	r2, #49	; 0x31
   59eb0:	ldr	r1, [pc, #32]	; 59ed8 <ftello64@plt+0x46184>
   59eb4:	ldr	r0, [pc, #32]	; 59edc <ftello64@plt+0x46188>
   59eb8:	bl	4eeac <ftello64@plt+0x3b158>
   59ebc:	ldr	r3, [pc, #16]	; 59ed4 <ftello64@plt+0x46180>
   59ec0:	mov	r2, #84	; 0x54
   59ec4:	ldr	r1, [pc, #12]	; 59ed8 <ftello64@plt+0x46184>
   59ec8:	ldr	r0, [pc, #16]	; 59ee0 <ftello64@plt+0x4618c>
   59ecc:	bl	4eeac <ftello64@plt+0x3b158>
   59ed0:	andeq	r8, r7, ip, lsr #4
   59ed4:	andeq	r6, r6, r8, lsr r6
   59ed8:	strdeq	r6, [r6], -r8
   59edc:	andeq	r6, r6, r4, lsl r7
   59ee0:	andeq	r6, r6, r4, lsr #14
   59ee4:	ldr	ip, [pc, #476]	; 5a0c8 <ftello64@plt+0x46374>
   59ee8:	push	{r4, r5, r6, lr}
   59eec:	sub	sp, sp, #8
   59ef0:	ldr	r4, [ip]
   59ef4:	cmp	r4, #0
   59ef8:	beq	59f74 <ftello64@plt+0x46220>
   59efc:	mov	r5, r1
   59f00:	sub	r1, r1, #1
   59f04:	cmp	r1, #21
   59f08:	ldrls	pc, [pc, r1, lsl #2]
   59f0c:	b	5a014 <ftello64@plt+0x462c0>
   59f10:	andeq	r9, r5, r0, lsl #31
   59f14:	andeq	r9, r5, r0, lsl #31
   59f18:	andeq	r9, r5, r0, lsl #31
   59f1c:	andeq	sl, r5, r4, lsl r0
   59f20:	andeq	sl, r5, r4, lsl r0
   59f24:	andeq	sl, r5, r4, lsl r0
   59f28:	andeq	sl, r5, r4, lsl r0
   59f2c:	andeq	sl, r5, r4, lsl r0
   59f30:	andeq	sl, r5, r4, lsl r0
   59f34:	andeq	sl, r5, r4, lsl r0
   59f38:	andeq	sl, r5, r4, lsl r0
   59f3c:	andeq	sl, r5, r4, lsl r0
   59f40:	andeq	sl, r5, r4, lsl r0
   59f44:	andeq	sl, r5, r4, lsl r0
   59f48:	andeq	sl, r5, r4, lsl r0
   59f4c:	andeq	r9, r5, r4, lsr #31
   59f50:	andeq	r9, r5, r8, asr #31
   59f54:	andeq	r9, r5, r8, ror #30
   59f58:	andeq	r9, r5, r8, ror #30
   59f5c:	andeq	sl, r5, r4, lsl r0
   59f60:	andeq	sl, r5, r4, lsl r0
   59f64:	andeq	r9, r5, r8, ror #30
   59f68:	cmp	r0, #6
   59f6c:	beq	5a01c <ftello64@plt+0x462c8>
   59f70:	mov	r4, #1
   59f74:	mov	r0, r4
   59f78:	add	sp, sp, #8
   59f7c:	pop	{r4, r5, r6, pc}
   59f80:	cmp	r0, #6
   59f84:	bne	59f70 <ftello64@plt+0x4621c>
   59f88:	bic	r2, r3, #1024	; 0x400
   59f8c:	cmp	r3, #4096	; 0x1000
   59f90:	cmpne	r2, #2048	; 0x800
   59f94:	moveq	r4, #1
   59f98:	movne	r4, #0
   59f9c:	mov	r6, #0
   59fa0:	b	59fb4 <ftello64@plt+0x46260>
   59fa4:	cmp	r0, #6
   59fa8:	bne	59f70 <ftello64@plt+0x4621c>
   59fac:	mov	r6, #0
   59fb0:	mov	r4, r6
   59fb4:	mov	r0, r6
   59fb8:	bl	13448 <gcry_free@plt>
   59fbc:	mov	r0, r4
   59fc0:	add	sp, sp, #8
   59fc4:	pop	{r4, r5, r6, pc}
   59fc8:	cmp	r0, #6
   59fcc:	bne	59f70 <ftello64@plt+0x4621c>
   59fd0:	cmp	r2, #0
   59fd4:	beq	59fac <ftello64@plt+0x46258>
   59fd8:	ldr	r0, [r2]
   59fdc:	str	r2, [sp, #4]
   59fe0:	bl	131c0 <gcry_mpi_get_nbits@plt>
   59fe4:	ldr	r2, [sp, #4]
   59fe8:	mov	r4, r0
   59fec:	ldr	r0, [r2, #4]
   59ff0:	bl	131c0 <gcry_mpi_get_nbits@plt>
   59ff4:	cmp	r0, #256	; 0x100
   59ff8:	bne	59fac <ftello64@plt+0x46258>
   59ffc:	bic	r4, r4, #1024	; 0x400
   5a000:	cmp	r4, #2048	; 0x800
   5a004:	moveq	r6, #0
   5a008:	moveq	r4, #1
   5a00c:	beq	59fb4 <ftello64@plt+0x46260>
   5a010:	b	59fac <ftello64@plt+0x46258>
   5a014:	mov	r4, #0
   5a018:	b	59f74 <ftello64@plt+0x46220>
   5a01c:	ldr	r3, [sp, #24]
   5a020:	adds	r6, r2, #0
   5a024:	movne	r6, #1
   5a028:	cmp	r3, #0
   5a02c:	movne	r6, #0
   5a030:	cmp	r6, #0
   5a034:	bne	5a058 <ftello64@plt+0x46304>
   5a038:	ldr	r3, [sp, #24]
   5a03c:	cmp	r3, #0
   5a040:	beq	5a050 <ftello64@plt+0x462fc>
   5a044:	sub	r1, r5, #18
   5a048:	cmp	r1, #1
   5a04c:	bls	5a080 <ftello64@plt+0x4632c>
   5a050:	mov	r4, #0
   5a054:	b	59fb4 <ftello64@plt+0x46260>
   5a058:	ldr	r0, [r2]
   5a05c:	bl	597ec <ftello64@plt+0x45a98>
   5a060:	mov	r1, #0
   5a064:	mov	r6, r0
   5a068:	bl	59c7c <ftello64@plt+0x45f28>
   5a06c:	subs	r3, r0, #0
   5a070:	str	r3, [sp, #24]
   5a074:	bne	5a044 <ftello64@plt+0x462f0>
   5a078:	str	r6, [sp, #24]
   5a07c:	b	5a038 <ftello64@plt+0x462e4>
   5a080:	ldr	r1, [pc, #68]	; 5a0cc <ftello64@plt+0x46378>
   5a084:	ldr	r0, [sp, #24]
   5a088:	bl	1328c <strcmp@plt>
   5a08c:	cmp	r0, #0
   5a090:	beq	5a0c0 <ftello64@plt+0x4636c>
   5a094:	ldr	r1, [pc, #52]	; 5a0d0 <ftello64@plt+0x4637c>
   5a098:	ldr	r0, [sp, #24]
   5a09c:	bl	1328c <strcmp@plt>
   5a0a0:	cmp	r0, #0
   5a0a4:	beq	5a0c0 <ftello64@plt+0x4636c>
   5a0a8:	ldr	r1, [pc, #36]	; 5a0d4 <ftello64@plt+0x46380>
   5a0ac:	ldr	r0, [sp, #24]
   5a0b0:	bl	1328c <strcmp@plt>
   5a0b4:	clz	r4, r0
   5a0b8:	lsr	r4, r4, #5
   5a0bc:	b	59fb4 <ftello64@plt+0x46260>
   5a0c0:	mov	r4, #1
   5a0c4:	b	59fb4 <ftello64@plt+0x46260>
   5a0c8:	andeq	r8, r7, ip, lsr #4
   5a0cc:	andeq	r6, r6, r4, lsr #11
   5a0d0:	andeq	r6, r6, ip, asr #11
   5a0d4:	strdeq	r6, [r6], -r4
   5a0d8:	ldr	ip, [pc, #652]	; 5a36c <ftello64@plt+0x46618>
   5a0dc:	sub	r0, r0, #6
   5a0e0:	clz	r0, r0
   5a0e4:	ldr	ip, [ip]
   5a0e8:	lsr	r0, r0, #5
   5a0ec:	cmp	ip, #0
   5a0f0:	moveq	r0, #0
   5a0f4:	cmp	r0, #0
   5a0f8:	push	{r4, r5, r6, lr}
   5a0fc:	sub	sp, sp, #8
   5a100:	bne	5a114 <ftello64@plt+0x463c0>
   5a104:	mov	r4, #1
   5a108:	mov	r0, r4
   5a10c:	add	sp, sp, #8
   5a110:	pop	{r4, r5, r6, pc}
   5a114:	sub	r2, r2, #1
   5a118:	mov	r6, r1
   5a11c:	cmp	r2, #19
   5a120:	ldrls	pc, [pc, r2, lsl #2]
   5a124:	b	5a1cc <ftello64@plt+0x46478>
   5a128:	andeq	sl, r5, r4, ror #4
   5a12c:	andeq	sl, r5, r4, ror #4
   5a130:	andeq	sl, r5, r4, ror #4
   5a134:	andeq	sl, r5, ip, asr #3
   5a138:	andeq	sl, r5, ip, asr #3
   5a13c:	andeq	sl, r5, ip, asr #3
   5a140:	andeq	sl, r5, ip, asr #3
   5a144:	andeq	sl, r5, ip, asr #3
   5a148:	andeq	sl, r5, ip, asr #3
   5a14c:	andeq	sl, r5, ip, asr #3
   5a150:	andeq	sl, r5, ip, asr #3
   5a154:	andeq	sl, r5, ip, asr #3
   5a158:	andeq	sl, r5, ip, asr #3
   5a15c:	andeq	sl, r5, ip, asr #3
   5a160:	andeq	sl, r5, ip, asr #3
   5a164:	andeq	sl, r5, r0, lsl #5
   5a168:	andeq	sl, r5, r8, ror r1
   5a16c:	muleq	r5, r0, r2
   5a170:	ldrdeq	sl, [r5], -r4
   5a174:	andeq	sl, r5, r0, lsl #5
   5a178:	cmp	r1, #3
   5a17c:	beq	5a104 <ftello64@plt+0x463b0>
   5a180:	cmp	r3, #0
   5a184:	sub	r4, r1, #2
   5a188:	clz	r4, r4
   5a18c:	lsr	r4, r4, #5
   5a190:	moveq	r4, #0
   5a194:	cmp	r4, #0
   5a198:	beq	5a1cc <ftello64@plt+0x46478>
   5a19c:	ldr	r0, [r3]
   5a1a0:	str	r3, [sp, #4]
   5a1a4:	bl	131c0 <gcry_mpi_get_nbits@plt>
   5a1a8:	ldr	r3, [sp, #4]
   5a1ac:	mov	r4, r0
   5a1b0:	ldr	r0, [r3, #4]
   5a1b4:	bl	131c0 <gcry_mpi_get_nbits@plt>
   5a1b8:	cmp	r0, #256	; 0x100
   5a1bc:	bne	5a1cc <ftello64@plt+0x46478>
   5a1c0:	bic	r4, r4, #1024	; 0x400
   5a1c4:	cmp	r4, #2048	; 0x800
   5a1c8:	beq	5a104 <ftello64@plt+0x463b0>
   5a1cc:	mov	r4, #0
   5a1d0:	b	5a108 <ftello64@plt+0x463b4>
   5a1d4:	cmp	r1, #3
   5a1d8:	beq	5a104 <ftello64@plt+0x463b0>
   5a1dc:	ldr	r2, [sp, #28]
   5a1e0:	adds	r0, r3, #0
   5a1e4:	movne	r0, #1
   5a1e8:	cmp	r2, #0
   5a1ec:	movne	r0, #0
   5a1f0:	cmp	r0, #0
   5a1f4:	moveq	r5, r0
   5a1f8:	bne	5a304 <ftello64@plt+0x465b0>
   5a1fc:	ldr	r3, [sp, #28]
   5a200:	sub	r4, r6, #2
   5a204:	cmp	r3, #0
   5a208:	clz	r4, r4
   5a20c:	lsr	r4, r4, #5
   5a210:	moveq	r4, #0
   5a214:	cmp	r4, #0
   5a218:	beq	5a258 <ftello64@plt+0x46504>
   5a21c:	ldr	r1, [pc, #332]	; 5a370 <ftello64@plt+0x4661c>
   5a220:	mov	r0, r3
   5a224:	bl	1328c <strcmp@plt>
   5a228:	cmp	r0, #0
   5a22c:	beq	5a2e0 <ftello64@plt+0x4658c>
   5a230:	ldr	r1, [pc, #316]	; 5a374 <ftello64@plt+0x46620>
   5a234:	ldr	r0, [sp, #28]
   5a238:	bl	1328c <strcmp@plt>
   5a23c:	cmp	r0, #0
   5a240:	beq	5a2e0 <ftello64@plt+0x4658c>
   5a244:	ldr	r1, [pc, #300]	; 5a378 <ftello64@plt+0x46624>
   5a248:	ldr	r0, [sp, #28]
   5a24c:	bl	1328c <strcmp@plt>
   5a250:	clz	r4, r0
   5a254:	lsr	r4, r4, #5
   5a258:	mov	r0, r5
   5a25c:	bl	13448 <gcry_free@plt>
   5a260:	b	5a108 <ftello64@plt+0x463b4>
   5a264:	cmp	r1, #3
   5a268:	ldrls	pc, [pc, r1, lsl #2]
   5a26c:	b	5a358 <ftello64@plt+0x46604>
   5a270:	andeq	sl, r5, r8, ror #5
   5a274:	andeq	sl, r5, r4, lsl #2
   5a278:	andeq	sl, r5, r8, ror #5
   5a27c:	andeq	sl, r5, r4, lsl #2
   5a280:	sub	r4, r1, #1
   5a284:	clz	r4, r4
   5a288:	lsr	r4, r4, #5
   5a28c:	b	5a108 <ftello64@plt+0x463b4>
   5a290:	cmp	r1, #1
   5a294:	beq	5a104 <ftello64@plt+0x463b0>
   5a298:	cmp	r1, #0
   5a29c:	bne	5a1cc <ftello64@plt+0x46478>
   5a2a0:	ldr	r1, [sp, #28]
   5a2a4:	adds	r2, r3, #0
   5a2a8:	movne	r2, #1
   5a2ac:	cmp	r1, #0
   5a2b0:	movne	r2, #0
   5a2b4:	cmp	r2, #0
   5a2b8:	moveq	r5, r6
   5a2bc:	bne	5a328 <ftello64@plt+0x465d4>
   5a2c0:	ldr	r3, [sp, #28]
   5a2c4:	cmp	r3, #0
   5a2c8:	beq	5a350 <ftello64@plt+0x465fc>
   5a2cc:	ldr	r1, [pc, #156]	; 5a370 <ftello64@plt+0x4661c>
   5a2d0:	ldr	r0, [sp, #28]
   5a2d4:	bl	1328c <strcmp@plt>
   5a2d8:	cmp	r0, #0
   5a2dc:	bne	5a230 <ftello64@plt+0x464dc>
   5a2e0:	mov	r4, #1
   5a2e4:	b	5a258 <ftello64@plt+0x46504>
   5a2e8:	ldr	r3, [sp, #24]
   5a2ec:	bic	r4, r3, #1024	; 0x400
   5a2f0:	cmp	r3, #4096	; 0x1000
   5a2f4:	cmpne	r4, #2048	; 0x800
   5a2f8:	moveq	r4, #1
   5a2fc:	movne	r4, #0
   5a300:	b	5a108 <ftello64@plt+0x463b4>
   5a304:	ldr	r0, [r3]
   5a308:	bl	597ec <ftello64@plt+0x45a98>
   5a30c:	mov	r1, #0
   5a310:	mov	r5, r0
   5a314:	bl	59c7c <ftello64@plt+0x45f28>
   5a318:	subs	r3, r0, #0
   5a31c:	moveq	r3, r5
   5a320:	str	r3, [sp, #28]
   5a324:	b	5a1fc <ftello64@plt+0x464a8>
   5a328:	ldr	r0, [r3]
   5a32c:	bl	597ec <ftello64@plt+0x45a98>
   5a330:	mov	r1, r6
   5a334:	mov	r5, r0
   5a338:	bl	59c7c <ftello64@plt+0x45f28>
   5a33c:	subs	r3, r0, #0
   5a340:	str	r3, [sp, #28]
   5a344:	streq	r5, [sp, #28]
   5a348:	bne	5a2cc <ftello64@plt+0x46578>
   5a34c:	b	5a2c0 <ftello64@plt+0x4656c>
   5a350:	ldr	r4, [sp, #28]
   5a354:	b	5a258 <ftello64@plt+0x46504>
   5a358:	ldr	r3, [pc, #28]	; 5a37c <ftello64@plt+0x46628>
   5a35c:	mov	r2, #229	; 0xe5
   5a360:	ldr	r1, [pc, #24]	; 5a380 <ftello64@plt+0x4662c>
   5a364:	ldr	r0, [pc, #24]	; 5a384 <ftello64@plt+0x46630>
   5a368:	bl	4eeac <ftello64@plt+0x3b158>
   5a36c:	andeq	r8, r7, ip, lsr #4
   5a370:	andeq	r6, r6, r4, lsr #11
   5a374:	andeq	r6, r6, ip, asr #11
   5a378:	strdeq	r6, [r6], -r4
   5a37c:	andeq	r6, r6, r4, asr r6
   5a380:	strdeq	r6, [r6], -r8
   5a384:	andeq	r6, r6, r4, asr #14
   5a388:	ldr	r3, [pc, #136]	; 5a418 <ftello64@plt+0x466c4>
   5a38c:	sub	r0, r0, #6
   5a390:	clz	r0, r0
   5a394:	ldr	ip, [r3]
   5a398:	lsr	r0, r0, #5
   5a39c:	cmp	ip, #0
   5a3a0:	moveq	r0, #0
   5a3a4:	cmp	r0, #0
   5a3a8:	bxeq	lr
   5a3ac:	cmp	r1, #2
   5a3b0:	beq	5a3c4 <ftello64@plt+0x46670>
   5a3b4:	bcc	5a3e0 <ftello64@plt+0x4668c>
   5a3b8:	sub	r1, r1, #7
   5a3bc:	cmp	r1, #2
   5a3c0:	bhi	5a3e0 <ftello64@plt+0x4668c>
   5a3c4:	ldr	r3, [r3, #4]
   5a3c8:	cmp	r3, #7
   5a3cc:	bne	5a3e8 <ftello64@plt+0x46694>
   5a3d0:	sub	r0, r2, #3
   5a3d4:	clz	r0, r0
   5a3d8:	lsr	r0, r0, #5
   5a3dc:	bx	lr
   5a3e0:	mov	r0, #0
   5a3e4:	bx	lr
   5a3e8:	cmp	r3, #8
   5a3ec:	bne	5a400 <ftello64@plt+0x466ac>
   5a3f0:	sub	r0, r2, #2
   5a3f4:	clz	r0, r0
   5a3f8:	lsr	r0, r0, #5
   5a3fc:	bx	lr
   5a400:	push	{r4, lr}
   5a404:	mov	r2, #340	; 0x154
   5a408:	ldr	r3, [pc, #12]	; 5a41c <ftello64@plt+0x466c8>
   5a40c:	ldr	r1, [pc, #12]	; 5a420 <ftello64@plt+0x466cc>
   5a410:	ldr	r0, [pc, #12]	; 5a424 <ftello64@plt+0x466d0>
   5a414:	bl	4eeac <ftello64@plt+0x3b158>
   5a418:	andeq	r8, r7, ip, lsr #4
   5a41c:	andeq	r6, r6, r8, ror #12
   5a420:	strdeq	r6, [r6], -r8
   5a424:	andeq	r6, r6, r4, asr #14
   5a428:	ldr	ip, [pc, #228]	; 5a514 <ftello64@plt+0x467c0>
   5a42c:	push	{r4, lr}
   5a430:	sub	r0, r0, #6
   5a434:	ldr	lr, [ip]
   5a438:	clz	r0, r0
   5a43c:	cmp	lr, #0
   5a440:	lsr	r0, r0, #5
   5a444:	moveq	r0, #0
   5a448:	cmp	r0, #0
   5a44c:	bne	5a458 <ftello64@plt+0x46704>
   5a450:	mov	r0, #1
   5a454:	pop	{r4, pc}
   5a458:	sub	r2, r2, #1
   5a45c:	cmp	r2, #12
   5a460:	ldrls	pc, [pc, r2, lsl #2]
   5a464:	b	5a4cc <ftello64@plt+0x46778>
   5a468:	andeq	sl, r5, r0, asr #9
   5a46c:	muleq	r5, ip, r4
   5a470:	andeq	sl, r5, r0, asr #9
   5a474:	andeq	sl, r5, r0, asr #9
   5a478:	andeq	sl, r5, ip, asr #9
   5a47c:	andeq	sl, r5, ip, asr #9
   5a480:	muleq	r5, ip, r4
   5a484:	muleq	r5, ip, r4
   5a488:	muleq	r5, ip, r4
   5a48c:	andeq	sl, r5, r0, asr #9
   5a490:	andeq	sl, r5, r0, asr #9
   5a494:	andeq	sl, r5, r0, asr #9
   5a498:	andeq	sl, r5, r0, asr #9
   5a49c:	ldr	r2, [ip, #4]
   5a4a0:	cmp	r2, #7
   5a4a4:	beq	5a4d4 <ftello64@plt+0x46780>
   5a4a8:	cmp	r2, #8
   5a4ac:	bne	5a500 <ftello64@plt+0x467ac>
   5a4b0:	bics	r3, r3, #2
   5a4b4:	moveq	r0, #1
   5a4b8:	movne	r0, #0
   5a4bc:	pop	{r4, pc}
   5a4c0:	ldr	r2, [ip, #4]
   5a4c4:	cmp	r2, #8
   5a4c8:	beq	5a4ec <ftello64@plt+0x46798>
   5a4cc:	mov	r0, #0
   5a4d0:	pop	{r4, pc}
   5a4d4:	cmp	r3, #0
   5a4d8:	sub	r0, r3, #3
   5a4dc:	clz	r0, r0
   5a4e0:	lsr	r0, r0, #5
   5a4e4:	moveq	r0, #1
   5a4e8:	pop	{r4, pc}
   5a4ec:	bic	r0, r3, #2
   5a4f0:	orrs	r3, r0, r1
   5a4f4:	moveq	r0, #1
   5a4f8:	movne	r0, #0
   5a4fc:	pop	{r4, pc}
   5a500:	ldr	r3, [pc, #16]	; 5a518 <ftello64@plt+0x467c4>
   5a504:	ldr	r2, [pc, #16]	; 5a51c <ftello64@plt+0x467c8>
   5a508:	ldr	r1, [pc, #16]	; 5a520 <ftello64@plt+0x467cc>
   5a50c:	ldr	r0, [pc, #16]	; 5a524 <ftello64@plt+0x467d0>
   5a510:	bl	4eeac <ftello64@plt+0x3b158>
   5a514:	andeq	r8, r7, ip, lsr #4
   5a518:	andeq	r6, r6, r4, lsl #13
   5a51c:	andeq	r0, r0, r1, lsl #3
   5a520:	strdeq	r6, [r6], -r8
   5a524:	andeq	r6, r6, r4, asr #14
   5a528:	ldr	r3, [pc, #48]	; 5a560 <ftello64@plt+0x4680c>
   5a52c:	sub	r0, r0, #6
   5a530:	clz	r0, r0
   5a534:	ldr	r3, [r3]
   5a538:	lsr	r0, r0, #5
   5a53c:	cmp	r3, #0
   5a540:	moveq	r0, #0
   5a544:	cmp	r0, #0
   5a548:	bxeq	lr
   5a54c:	sub	r0, r1, #8
   5a550:	cmp	r0, #2
   5a554:	movhi	r0, #0
   5a558:	movls	r0, #1
   5a55c:	bx	lr
   5a560:	andeq	r8, r7, ip, lsr #4
   5a564:	ldr	r3, [pc, #144]	; 5a5fc <ftello64@plt+0x468a8>
   5a568:	sub	r0, r0, #6
   5a56c:	clz	r0, r0
   5a570:	ldr	ip, [r3]
   5a574:	lsr	r0, r0, #5
   5a578:	cmp	ip, #0
   5a57c:	moveq	r0, #0
   5a580:	cmp	r0, #0
   5a584:	bne	5a590 <ftello64@plt+0x4683c>
   5a588:	mov	r0, #1
   5a58c:	bx	lr
   5a590:	sub	r2, r2, #1
   5a594:	cmp	r2, #10
   5a598:	ldrls	pc, [pc, r2, lsl #2]
   5a59c:	b	5a5f4 <ftello64@plt+0x468a0>
   5a5a0:	ldrdeq	sl, [r5], -r8
   5a5a4:	andeq	sl, r5, ip, asr #11
   5a5a8:	andeq	sl, r5, ip, asr #11
   5a5ac:	strdeq	sl, [r5], -r4
   5a5b0:	strdeq	sl, [r5], -r4
   5a5b4:	strdeq	sl, [r5], -r4
   5a5b8:	strdeq	sl, [r5], -r4
   5a5bc:	andeq	sl, r5, r8, lsl #11
   5a5c0:	andeq	sl, r5, r8, lsl #11
   5a5c4:	andeq	sl, r5, r8, lsl #11
   5a5c8:	andeq	sl, r5, ip, asr #11
   5a5cc:	clz	r0, r1
   5a5d0:	lsr	r0, r0, #5
   5a5d4:	bx	lr
   5a5d8:	cmp	r1, #0
   5a5dc:	bne	5a5f4 <ftello64@plt+0x468a0>
   5a5e0:	ldr	r0, [r3, #4]
   5a5e4:	sub	r0, r0, #7
   5a5e8:	clz	r0, r0
   5a5ec:	lsr	r0, r0, #5
   5a5f0:	bx	lr
   5a5f4:	mov	r0, #0
   5a5f8:	bx	lr
   5a5fc:	andeq	r8, r7, ip, lsr #4
   5a600:	ldr	r3, [pc, #20]	; 5a61c <ftello64@plt+0x468c8>
   5a604:	ldr	r0, [r3]
   5a608:	cmn	r0, #1
   5a60c:	moveq	r2, #1
   5a610:	moveq	r0, r2
   5a614:	streq	r2, [r3]
   5a618:	bx	lr
   5a61c:	strdeq	r7, [r7], -r8
   5a620:	push	{r4, lr}
   5a624:	cmp	r0, #6
   5a628:	ldrls	pc, [pc, r0, lsl #2]
   5a62c:	b	5a670 <ftello64@plt+0x4691c>
   5a630:	andeq	sl, r5, ip, asr #12
   5a634:	andeq	sl, r5, ip, asr r6
   5a638:	andeq	sl, r5, ip, asr r6
   5a63c:	andeq	sl, r5, ip, asr r6
   5a640:	andeq	sl, r5, ip, asr r6
   5a644:	andeq	sl, r5, ip, asr r6
   5a648:	andeq	sl, r5, r4, asr r6
   5a64c:	ldr	r0, [pc, #48]	; 5a684 <ftello64@plt+0x46930>
   5a650:	pop	{r4, pc}
   5a654:	ldr	r0, [pc, #44]	; 5a688 <ftello64@plt+0x46934>
   5a658:	pop	{r4, pc}
   5a65c:	ldr	r3, [pc, #40]	; 5a68c <ftello64@plt+0x46938>
   5a660:	ldr	r2, [pc, #40]	; 5a690 <ftello64@plt+0x4693c>
   5a664:	ldr	r1, [pc, #40]	; 5a694 <ftello64@plt+0x46940>
   5a668:	ldr	r0, [pc, #40]	; 5a698 <ftello64@plt+0x46944>
   5a66c:	bl	4eeac <ftello64@plt+0x3b158>
   5a670:	ldr	r3, [pc, #20]	; 5a68c <ftello64@plt+0x46938>
   5a674:	ldr	r2, [pc, #32]	; 5a69c <ftello64@plt+0x46948>
   5a678:	ldr	r1, [pc, #20]	; 5a694 <ftello64@plt+0x46940>
   5a67c:	ldr	r0, [pc, #28]	; 5a6a0 <ftello64@plt+0x4694c>
   5a680:	bl	4eeac <ftello64@plt+0x3b158>
   5a684:	andeq	r3, r6, r4, lsl #19
   5a688:	andeq	r6, r6, r0, asr r7
   5a68c:	muleq	r6, ip, r6
   5a690:	andeq	r0, r0, r6, lsl r2
   5a694:	strdeq	r6, [r6], -r8
   5a698:	andeq	r6, r6, r4, asr r7
   5a69c:	andeq	r0, r0, sl, lsl r2
   5a6a0:	andeq	r6, r6, r8, lsl #15
   5a6a4:	push	{r4, r5, r6, r7, r8, lr}
   5a6a8:	mov	r5, r1
   5a6ac:	ldr	r1, [pc, #208]	; 5a784 <ftello64@plt+0x46a30>
   5a6b0:	mov	r6, r2
   5a6b4:	mov	r8, r3
   5a6b8:	mov	r7, r0
   5a6bc:	bl	49928 <ftello64@plt+0x35bd4>
   5a6c0:	subs	r4, r0, #0
   5a6c4:	beq	5a748 <ftello64@plt+0x469f4>
   5a6c8:	cmp	r6, #0
   5a6cc:	movne	r4, #0
   5a6d0:	bne	5a6e0 <ftello64@plt+0x4698c>
   5a6d4:	b	5a704 <ftello64@plt+0x469b0>
   5a6d8:	cmp	r6, r4
   5a6dc:	beq	5a704 <ftello64@plt+0x469b0>
   5a6e0:	ldr	r1, [r5, r4, lsl #3]
   5a6e4:	mov	r0, r7
   5a6e8:	bl	49928 <ftello64@plt+0x35bd4>
   5a6ec:	add	r3, r5, r4, lsl #3
   5a6f0:	add	r4, r4, #1
   5a6f4:	cmp	r0, #0
   5a6f8:	bne	5a6d8 <ftello64@plt+0x46984>
   5a6fc:	ldr	r0, [r3, #4]
   5a700:	pop	{r4, r5, r6, r7, r8, pc}
   5a704:	mov	r2, #5
   5a708:	ldr	r1, [pc, #120]	; 5a788 <ftello64@plt+0x46a34>
   5a70c:	mov	r0, #0
   5a710:	bl	13484 <dcgettext@plt>
   5a714:	ldr	r1, [pc, #112]	; 5a78c <ftello64@plt+0x46a38>
   5a718:	bl	4eb24 <ftello64@plt+0x3add0>
   5a71c:	cmp	r8, #0
   5a720:	beq	5a72c <ftello64@plt+0x469d8>
   5a724:	mvn	r0, #0
   5a728:	pop	{r4, r5, r6, r7, r8, pc}
   5a72c:	mov	r2, #5
   5a730:	ldr	r1, [pc, #88]	; 5a790 <ftello64@plt+0x46a3c>
   5a734:	mov	r0, r8
   5a738:	bl	13484 <dcgettext@plt>
   5a73c:	bl	4eac0 <ftello64@plt+0x3ad6c>
   5a740:	mvn	r0, #0
   5a744:	pop	{r4, r5, r6, r7, r8, pc}
   5a748:	mov	r2, #5
   5a74c:	ldr	r1, [pc, #64]	; 5a794 <ftello64@plt+0x46a40>
   5a750:	bl	13484 <dcgettext@plt>
   5a754:	ldr	r1, [pc, #48]	; 5a78c <ftello64@plt+0x46a38>
   5a758:	bl	4eac0 <ftello64@plt+0x3ad6c>
   5a75c:	cmp	r6, #0
   5a760:	ldrne	r7, [pc, #48]	; 5a798 <ftello64@plt+0x46a44>
   5a764:	beq	5a724 <ftello64@plt+0x469d0>
   5a768:	ldr	r1, [r5, r4, lsl #3]
   5a76c:	mov	r0, r7
   5a770:	add	r4, r4, #1
   5a774:	bl	4eac0 <ftello64@plt+0x3ad6c>
   5a778:	cmp	r6, r4
   5a77c:	bne	5a768 <ftello64@plt+0x46a14>
   5a780:	b	5a724 <ftello64@plt+0x469d0>
   5a784:	andeq	ip, r5, ip, lsl #31
   5a788:			; <UNDEFINED> instruction: 0x000667b4
   5a78c:	andeq	r6, r6, r4, lsr #15
   5a790:	ldrdeq	r6, [r6], -r4
   5a794:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   5a798:	andeq	ip, r5, r4, asr #31
   5a79c:	cmp	r0, #6
   5a7a0:	bhi	5a7b4 <ftello64@plt+0x46a60>
   5a7a4:	ldr	r3, [pc, #32]	; 5a7cc <ftello64@plt+0x46a78>
   5a7a8:	add	r3, r3, r0, lsl #2
   5a7ac:	ldr	r0, [r3, #132]	; 0x84
   5a7b0:	bx	lr
   5a7b4:	push	{r4, lr}
   5a7b8:	ldr	r3, [pc, #16]	; 5a7d0 <ftello64@plt+0x46a7c>
   5a7bc:	ldr	r2, [pc, #16]	; 5a7d4 <ftello64@plt+0x46a80>
   5a7c0:	ldr	r1, [pc, #16]	; 5a7d8 <ftello64@plt+0x46a84>
   5a7c4:	ldr	r0, [pc, #16]	; 5a7dc <ftello64@plt+0x46a88>
   5a7c8:	bl	4eeac <ftello64@plt+0x3b158>
   5a7cc:	andeq	r6, r6, r8, lsr r6
   5a7d0:	ldrdeq	r6, [r6], -r8
   5a7d4:	andeq	r0, r0, sp, asr #4
   5a7d8:	strdeq	r6, [r6], -r8
   5a7dc:	andeq	r6, r6, r8, lsl #15
   5a7e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5a7e4:	sub	sp, sp, #12
   5a7e8:	ldr	r9, [pc, #228]	; 5a8d4 <ftello64@plt+0x46b80>
   5a7ec:	str	r1, [sp]
   5a7f0:	mov	r1, #64	; 0x40
   5a7f4:	str	r2, [sp, #4]
   5a7f8:	bl	13838 <strchr@plt>
   5a7fc:	ldr	r8, [pc, #212]	; 5a8d8 <ftello64@plt+0x46b84>
   5a800:	mov	r4, r0
   5a804:	cmp	r4, #0
   5a808:	beq	5a850 <ftello64@plt+0x46afc>
   5a80c:	add	r5, r4, #1
   5a810:	mov	r0, r5
   5a814:	mov	r1, #64	; 0x40
   5a818:	bl	13838 <strchr@plt>
   5a81c:	ldrb	r3, [r4, #1]
   5a820:	sub	r3, r3, #65	; 0x41
   5a824:	cmp	r3, #25
   5a828:	mov	r7, r0
   5a82c:	bhi	5a844 <ftello64@plt+0x46af0>
   5a830:	cmp	r0, #0
   5a834:	bne	5a860 <ftello64@plt+0x46b0c>
   5a838:	mov	r0, r7
   5a83c:	add	sp, sp, #12
   5a840:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a844:	mov	r4, r7
   5a848:	cmp	r4, #0
   5a84c:	bne	5a80c <ftello64@plt+0x46ab8>
   5a850:	mov	r7, r4
   5a854:	mov	r0, r7
   5a858:	add	sp, sp, #12
   5a85c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a860:	sub	r6, r0, r5
   5a864:	mov	fp, r9
   5a868:	mov	r0, #5
   5a86c:	mov	sl, #0
   5a870:	b	5a88c <ftello64@plt+0x46b38>
   5a874:	add	sl, sl, #1
   5a878:	cmp	sl, #10
   5a87c:	beq	5a844 <ftello64@plt+0x46af0>
   5a880:	ldr	fp, [r8, sl, lsl #3]
   5a884:	mov	r0, fp
   5a888:	bl	13814 <strlen@plt>
   5a88c:	cmp	r6, r0
   5a890:	bne	5a874 <ftello64@plt+0x46b20>
   5a894:	mov	r0, fp
   5a898:	mov	r2, r6
   5a89c:	mov	r1, r5
   5a8a0:	bl	13454 <memcmp@plt>
   5a8a4:	cmp	r0, #0
   5a8a8:	bne	5a874 <ftello64@plt+0x46b20>
   5a8ac:	ldr	r3, [sp]
   5a8b0:	ldr	r2, [pc, #32]	; 5a8d8 <ftello64@plt+0x46b84>
   5a8b4:	str	r4, [r3]
   5a8b8:	add	r3, r2, sl, lsl #3
   5a8bc:	ldr	r2, [sp, #4]
   5a8c0:	str	r7, [r2]
   5a8c4:	ldr	r7, [r3, #4]
   5a8c8:	mov	r0, r7
   5a8cc:	add	sp, sp, #12
   5a8d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5a8d4:	ldrdeq	r6, [r6], -r8
   5a8d8:	andeq	r6, r6, r8, lsl #17
   5a8dc:	cmp	r0, #0
   5a8e0:	bxeq	lr
   5a8e4:	b	5a7e0 <ftello64@plt+0x46a8c>
   5a8e8:	push	{r4, r5, r6, r7, r8, lr}
   5a8ec:	sub	sp, sp, #32
   5a8f0:	ldr	r8, [pc, #336]	; 5aa48 <ftello64@plt+0x46cf4>
   5a8f4:	ldr	r7, [pc, #336]	; 5aa4c <ftello64@plt+0x46cf8>
   5a8f8:	mov	r5, r0
   5a8fc:	ldr	r3, [r8]
   5a900:	ldr	r2, [r7]
   5a904:	cmp	r3, #0
   5a908:	str	r2, [sp, #28]
   5a90c:	bne	5a920 <ftello64@plt+0x46bcc>
   5a910:	b	5a954 <ftello64@plt+0x46c00>
   5a914:	ldr	r3, [r3]
   5a918:	cmp	r3, #0
   5a91c:	beq	5a954 <ftello64@plt+0x46c00>
   5a920:	ldr	r2, [r3, #4]
   5a924:	cmp	r5, r2
   5a928:	bne	5a914 <ftello64@plt+0x46bc0>
   5a92c:	ldr	r4, [r3, #8]
   5a930:	cmp	r4, #0
   5a934:	beq	5a95c <ftello64@plt+0x46c08>
   5a938:	ldr	r2, [sp, #28]
   5a93c:	ldr	r3, [r7]
   5a940:	mov	r0, r4
   5a944:	cmp	r2, r3
   5a948:	bne	5aa2c <ftello64@plt+0x46cd8>
   5a94c:	add	sp, sp, #32
   5a950:	pop	{r4, r5, r6, r7, r8, pc}
   5a954:	cmp	r5, #0
   5a958:	beq	5aa24 <ftello64@plt+0x46cd0>
   5a95c:	add	r2, sp, #8
   5a960:	add	r1, sp, #4
   5a964:	mov	r0, r5
   5a968:	bl	5a7e0 <ftello64@plt+0x46a8c>
   5a96c:	subs	r6, r0, #0
   5a970:	beq	5aa24 <ftello64@plt+0x46cd0>
   5a974:	mov	r0, r5
   5a978:	bl	13814 <strlen@plt>
   5a97c:	mov	r4, r5
   5a980:	add	r1, r0, #100	; 0x64
   5a984:	add	r0, sp, #12
   5a988:	bl	5aa94 <ftello64@plt+0x46d40>
   5a98c:	b	5a9a8 <ftello64@plt+0x46c54>
   5a990:	add	r2, sp, #8
   5a994:	add	r1, sp, #4
   5a998:	mov	r0, r4
   5a99c:	bl	5a7e0 <ftello64@plt+0x46a8c>
   5a9a0:	subs	r6, r0, #0
   5a9a4:	beq	5a9d4 <ftello64@plt+0x46c80>
   5a9a8:	ldr	r2, [sp, #4]
   5a9ac:	mov	r1, r4
   5a9b0:	sub	r2, r2, r4
   5a9b4:	add	r0, sp, #12
   5a9b8:	bl	5ab44 <ftello64@plt+0x46df0>
   5a9bc:	mov	r1, r6
   5a9c0:	add	r0, sp, #12
   5a9c4:	bl	5ac0c <ftello64@plt+0x46eb8>
   5a9c8:	ldr	r4, [sp, #8]
   5a9cc:	adds	r4, r4, #1
   5a9d0:	bne	5a990 <ftello64@plt+0x46c3c>
   5a9d4:	mov	r1, r4
   5a9d8:	add	r0, sp, #12
   5a9dc:	bl	5ac0c <ftello64@plt+0x46eb8>
   5a9e0:	mov	r2, #1
   5a9e4:	ldr	r1, [pc, #100]	; 5aa50 <ftello64@plt+0x46cfc>
   5a9e8:	add	r0, sp, #12
   5a9ec:	bl	5ab44 <ftello64@plt+0x46df0>
   5a9f0:	add	r0, sp, #12
   5a9f4:	mov	r1, #0
   5a9f8:	bl	5ad0c <ftello64@plt+0x46fb8>
   5a9fc:	subs	r4, r0, #0
   5aa00:	beq	5aa30 <ftello64@plt+0x46cdc>
   5aa04:	mov	r0, #12
   5aa08:	bl	131cc <gcry_xmalloc@plt>
   5aa0c:	ldr	r3, [r8]
   5aa10:	str	r5, [r0, #4]
   5aa14:	str	r4, [r0, #8]
   5aa18:	str	r3, [r0]
   5aa1c:	str	r0, [r8]
   5aa20:	b	5a938 <ftello64@plt+0x46be4>
   5aa24:	mov	r4, r5
   5aa28:	b	5a938 <ftello64@plt+0x46be4>
   5aa2c:	bl	134b4 <__stack_chk_fail@plt>
   5aa30:	bl	138b0 <__errno_location@plt>
   5aa34:	ldr	r0, [r0]
   5aa38:	bl	136e8 <strerror@plt>
   5aa3c:	mov	r1, r0
   5aa40:	ldr	r0, [pc, #12]	; 5aa54 <ftello64@plt+0x46d00>
   5aa44:	bl	4eba8 <ftello64@plt+0x3ae54>
   5aa48:	andeq	r8, r7, r4, lsr r2
   5aa4c:	andeq	r6, r7, r8, ror #19
   5aa50:	andeq	pc, r5, ip, asr r5	; <UNPREDICTABLE>
   5aa54:	andeq	r6, r6, r0, ror #17
   5aa58:	push	{r4, lr}
   5aa5c:	mov	r4, r0
   5aa60:	ldr	r0, [r0, #8]
   5aa64:	cmp	r0, #0
   5aa68:	beq	5aa84 <ftello64@plt+0x46d30>
   5aa6c:	ldr	r1, [r4]
   5aa70:	bl	4eed0 <ftello64@plt+0x3b17c>
   5aa74:	ldr	r0, [r4, #8]
   5aa78:	bl	13448 <gcry_free@plt>
   5aa7c:	mov	r3, #0
   5aa80:	str	r3, [r4, #8]
   5aa84:	ldr	r0, [r4, #12]
   5aa88:	bl	13b2c <gpg_err_set_errno@plt>
   5aa8c:	mov	r0, #0
   5aa90:	pop	{r4, pc}
   5aa94:	push	{r4, lr}
   5aa98:	mov	r4, r0
   5aa9c:	mov	r3, #0
   5aaa0:	str	r1, [r0, #4]
   5aaa4:	mov	r0, r1
   5aaa8:	str	r3, [r4]
   5aaac:	str	r3, [r4, #12]
   5aab0:	bl	13214 <gcry_malloc@plt>
   5aab4:	cmp	r0, #0
   5aab8:	str	r0, [r4, #8]
   5aabc:	popne	{r4, pc}
   5aac0:	bl	138b0 <__errno_location@plt>
   5aac4:	ldr	r3, [r0]
   5aac8:	str	r3, [r4, #12]
   5aacc:	pop	{r4, pc}
   5aad0:	push	{r4, lr}
   5aad4:	mov	r4, r0
   5aad8:	mov	r3, #0
   5aadc:	str	r1, [r0, #4]
   5aae0:	mov	r0, r1
   5aae4:	str	r3, [r4]
   5aae8:	str	r3, [r4, #12]
   5aaec:	bl	13688 <gcry_malloc_secure@plt>
   5aaf0:	cmp	r0, #0
   5aaf4:	str	r0, [r4, #8]
   5aaf8:	popne	{r4, pc}
   5aafc:	bl	138b0 <__errno_location@plt>
   5ab00:	ldr	r3, [r0]
   5ab04:	str	r3, [r4, #12]
   5ab08:	pop	{r4, pc}
   5ab0c:	ldr	r3, [r0, #12]
   5ab10:	cmp	r3, #0
   5ab14:	bxne	lr
   5ab18:	ldr	r2, [r0]
   5ab1c:	cmp	r2, r1
   5ab20:	bhi	5ab2c <ftello64@plt+0x46dd8>
   5ab24:	str	r3, [r0]
   5ab28:	bx	lr
   5ab2c:	ldr	r3, [r0, #8]
   5ab30:	sub	r2, r2, r1
   5ab34:	str	r2, [r0]
   5ab38:	add	r1, r3, r1
   5ab3c:	mov	r0, r3
   5ab40:	b	13340 <memmove@plt>
   5ab44:	ldr	ip, [r0, #12]
   5ab48:	clz	r3, r2
   5ab4c:	cmp	ip, #0
   5ab50:	lsr	r3, r3, #5
   5ab54:	movne	r3, #1
   5ab58:	cmp	r3, #0
   5ab5c:	bxne	lr
   5ab60:	ldr	r3, [r0]
   5ab64:	push	{r4, r5, r6, lr}
   5ab68:	mov	r6, r1
   5ab6c:	ldr	r1, [r0, #4]
   5ab70:	mov	r5, r2
   5ab74:	add	r2, r3, r2
   5ab78:	cmp	r2, r1
   5ab7c:	mov	r4, r0
   5ab80:	ldr	r0, [r0, #8]
   5ab84:	bcc	5aba8 <ftello64@plt+0x46e54>
   5ab88:	add	r3, r5, #1024	; 0x400
   5ab8c:	add	r1, r3, r1
   5ab90:	str	r1, [r4, #4]
   5ab94:	bl	139f4 <gcry_realloc@plt>
   5ab98:	cmp	r0, #0
   5ab9c:	beq	5abc8 <ftello64@plt+0x46e74>
   5aba0:	ldr	r3, [r4]
   5aba4:	str	r0, [r4, #8]
   5aba8:	mov	r2, r5
   5abac:	mov	r1, r6
   5abb0:	add	r0, r0, r3
   5abb4:	bl	133e8 <memcpy@plt>
   5abb8:	ldr	r2, [r4]
   5abbc:	add	r5, r2, r5
   5abc0:	str	r5, [r4]
   5abc4:	pop	{r4, r5, r6, pc}
   5abc8:	bl	138b0 <__errno_location@plt>
   5abcc:	ldr	r1, [r4]
   5abd0:	ldr	r3, [r0]
   5abd4:	ldr	r0, [r4, #8]
   5abd8:	cmp	r3, #0
   5abdc:	moveq	r3, #12
   5abe0:	str	r3, [r4, #12]
   5abe4:	pop	{r4, r5, r6, lr}
   5abe8:	b	4eed0 <ftello64@plt+0x3b17c>
   5abec:	cmp	r1, #0
   5abf0:	beq	5ac04 <ftello64@plt+0x46eb0>
   5abf4:	push	{r4, lr}
   5abf8:	bl	5ab44 <ftello64@plt+0x46df0>
   5abfc:	mov	r0, #0
   5ac00:	pop	{r4, pc}
   5ac04:	mov	r0, #0
   5ac08:	bx	lr
   5ac0c:	push	{r4, r5, r6, lr}
   5ac10:	mov	r5, r0
   5ac14:	mov	r0, r1
   5ac18:	mov	r4, r1
   5ac1c:	bl	13814 <strlen@plt>
   5ac20:	mov	r1, r4
   5ac24:	mov	r2, r0
   5ac28:	mov	r0, r5
   5ac2c:	pop	{r4, r5, r6, lr}
   5ac30:	b	5ab44 <ftello64@plt+0x46df0>
   5ac34:	push	{r1, r2, r3}
   5ac38:	push	{r4, r5, r6, lr}
   5ac3c:	mov	r5, r0
   5ac40:	ldr	r4, [pc, #136]	; 5acd0 <ftello64@plt+0x46f7c>
   5ac44:	sub	sp, sp, #20
   5ac48:	add	r3, sp, #40	; 0x28
   5ac4c:	ldr	r0, [r4]
   5ac50:	mov	r2, r3
   5ac54:	str	r0, [sp, #12]
   5ac58:	ldr	r1, [sp, #36]	; 0x24
   5ac5c:	add	r0, sp, #8
   5ac60:	str	r3, [sp, #4]
   5ac64:	bl	13928 <gpgrt_vasprintf@plt>
   5ac68:	cmp	r0, #0
   5ac6c:	blt	5acb4 <ftello64@plt+0x46f60>
   5ac70:	ldr	r6, [sp, #8]
   5ac74:	mov	r0, r6
   5ac78:	bl	13814 <strlen@plt>
   5ac7c:	mov	r1, r6
   5ac80:	mov	r2, r0
   5ac84:	mov	r0, r5
   5ac88:	bl	5ab44 <ftello64@plt+0x46df0>
   5ac8c:	ldr	r0, [sp, #8]
   5ac90:	bl	13448 <gcry_free@plt>
   5ac94:	ldr	r2, [sp, #12]
   5ac98:	ldr	r3, [r4]
   5ac9c:	cmp	r2, r3
   5aca0:	bne	5accc <ftello64@plt+0x46f78>
   5aca4:	add	sp, sp, #20
   5aca8:	pop	{r4, r5, r6, lr}
   5acac:	add	sp, sp, #12
   5acb0:	bx	lr
   5acb4:	bl	138b0 <__errno_location@plt>
   5acb8:	ldr	r3, [r0]
   5acbc:	cmp	r3, #0
   5acc0:	moveq	r3, #12
   5acc4:	str	r3, [r5, #12]
   5acc8:	b	5ac94 <ftello64@plt+0x46f40>
   5accc:	bl	134b4 <__stack_chk_fail@plt>
   5acd0:	andeq	r6, r7, r8, ror #19
   5acd4:	ldr	r2, [r0, #12]
   5acd8:	mov	r3, r0
   5acdc:	cmp	r2, #0
   5ace0:	bne	5ad08 <ftello64@plt+0x46fb4>
   5ace4:	cmp	r1, #0
   5ace8:	ldr	r0, [r0, #8]
   5acec:	ldrne	r2, [r3]
   5acf0:	strne	r2, [r1]
   5acf4:	mov	r1, #0
   5acf8:	mov	r2, #12
   5acfc:	str	r1, [r3, #8]
   5ad00:	str	r2, [r3, #12]
   5ad04:	bx	lr
   5ad08:	b	5aa58 <ftello64@plt+0x46d04>
   5ad0c:	push	{r4, r5, r6, lr}
   5ad10:	sub	sp, sp, #8
   5ad14:	ldr	r6, [pc, #148]	; 5adb0 <ftello64@plt+0x4705c>
   5ad18:	subs	r5, r1, #0
   5ad1c:	ldr	r3, [r6]
   5ad20:	str	r3, [sp, #4]
   5ad24:	beq	5ad90 <ftello64@plt+0x4703c>
   5ad28:	ldr	r3, [r0, #12]
   5ad2c:	cmp	r3, #0
   5ad30:	bne	5ada0 <ftello64@plt+0x4704c>
   5ad34:	ldr	r1, [r0]
   5ad38:	mov	r2, #12
   5ad3c:	ldr	r4, [r0, #8]
   5ad40:	str	r1, [r5]
   5ad44:	str	r3, [r0, #8]
   5ad48:	str	r2, [r0, #12]
   5ad4c:	cmp	r4, #0
   5ad50:	beq	5ad60 <ftello64@plt+0x4700c>
   5ad54:	ldr	r1, [r5]
   5ad58:	cmp	r1, #0
   5ad5c:	bne	5ad7c <ftello64@plt+0x47028>
   5ad60:	ldr	r2, [sp, #4]
   5ad64:	ldr	r3, [r6]
   5ad68:	mov	r0, r4
   5ad6c:	cmp	r2, r3
   5ad70:	bne	5adac <ftello64@plt+0x47058>
   5ad74:	add	sp, sp, #8
   5ad78:	pop	{r4, r5, r6, pc}
   5ad7c:	mov	r0, r4
   5ad80:	bl	139f4 <gcry_realloc@plt>
   5ad84:	cmp	r0, #0
   5ad88:	movne	r4, r0
   5ad8c:	b	5ad60 <ftello64@plt+0x4700c>
   5ad90:	ldr	r3, [r0, #12]
   5ad94:	mov	r5, sp
   5ad98:	cmp	r3, #0
   5ad9c:	beq	5ad34 <ftello64@plt+0x46fe0>
   5ada0:	bl	5aa58 <ftello64@plt+0x46d04>
   5ada4:	mov	r4, r0
   5ada8:	b	5ad4c <ftello64@plt+0x46ff8>
   5adac:	bl	134b4 <__stack_chk_fail@plt>
   5adb0:	andeq	r6, r7, r8, ror #19
   5adb4:	mov	r3, r0
   5adb8:	ldr	r0, [r0, #12]
   5adbc:	cmp	r0, #0
   5adc0:	bne	5add8 <ftello64@plt+0x47084>
   5adc4:	cmp	r1, #0
   5adc8:	ldr	r0, [r3, #8]
   5adcc:	ldrne	r3, [r3]
   5add0:	strne	r3, [r1]
   5add4:	bx	lr
   5add8:	push	{r4, lr}
   5addc:	bl	13b2c <gpg_err_set_errno@plt>
   5ade0:	mov	r0, #0
   5ade4:	pop	{r4, pc}
   5ade8:	subs	r2, r1, #1
   5adec:	bxeq	lr
   5adf0:	bcc	5afc8 <ftello64@plt+0x47274>
   5adf4:	cmp	r0, r1
   5adf8:	bls	5afac <ftello64@plt+0x47258>
   5adfc:	tst	r1, r2
   5ae00:	beq	5afb8 <ftello64@plt+0x47264>
   5ae04:	clz	r3, r0
   5ae08:	clz	r2, r1
   5ae0c:	sub	r3, r2, r3
   5ae10:	rsbs	r3, r3, #31
   5ae14:	addne	r3, r3, r3, lsl #1
   5ae18:	mov	r2, #0
   5ae1c:	addne	pc, pc, r3, lsl #2
   5ae20:	nop			; (mov r0, r0)
   5ae24:	cmp	r0, r1, lsl #31
   5ae28:	adc	r2, r2, r2
   5ae2c:	subcs	r0, r0, r1, lsl #31
   5ae30:	cmp	r0, r1, lsl #30
   5ae34:	adc	r2, r2, r2
   5ae38:	subcs	r0, r0, r1, lsl #30
   5ae3c:	cmp	r0, r1, lsl #29
   5ae40:	adc	r2, r2, r2
   5ae44:	subcs	r0, r0, r1, lsl #29
   5ae48:	cmp	r0, r1, lsl #28
   5ae4c:	adc	r2, r2, r2
   5ae50:	subcs	r0, r0, r1, lsl #28
   5ae54:	cmp	r0, r1, lsl #27
   5ae58:	adc	r2, r2, r2
   5ae5c:	subcs	r0, r0, r1, lsl #27
   5ae60:	cmp	r0, r1, lsl #26
   5ae64:	adc	r2, r2, r2
   5ae68:	subcs	r0, r0, r1, lsl #26
   5ae6c:	cmp	r0, r1, lsl #25
   5ae70:	adc	r2, r2, r2
   5ae74:	subcs	r0, r0, r1, lsl #25
   5ae78:	cmp	r0, r1, lsl #24
   5ae7c:	adc	r2, r2, r2
   5ae80:	subcs	r0, r0, r1, lsl #24
   5ae84:	cmp	r0, r1, lsl #23
   5ae88:	adc	r2, r2, r2
   5ae8c:	subcs	r0, r0, r1, lsl #23
   5ae90:	cmp	r0, r1, lsl #22
   5ae94:	adc	r2, r2, r2
   5ae98:	subcs	r0, r0, r1, lsl #22
   5ae9c:	cmp	r0, r1, lsl #21
   5aea0:	adc	r2, r2, r2
   5aea4:	subcs	r0, r0, r1, lsl #21
   5aea8:	cmp	r0, r1, lsl #20
   5aeac:	adc	r2, r2, r2
   5aeb0:	subcs	r0, r0, r1, lsl #20
   5aeb4:	cmp	r0, r1, lsl #19
   5aeb8:	adc	r2, r2, r2
   5aebc:	subcs	r0, r0, r1, lsl #19
   5aec0:	cmp	r0, r1, lsl #18
   5aec4:	adc	r2, r2, r2
   5aec8:	subcs	r0, r0, r1, lsl #18
   5aecc:	cmp	r0, r1, lsl #17
   5aed0:	adc	r2, r2, r2
   5aed4:	subcs	r0, r0, r1, lsl #17
   5aed8:	cmp	r0, r1, lsl #16
   5aedc:	adc	r2, r2, r2
   5aee0:	subcs	r0, r0, r1, lsl #16
   5aee4:	cmp	r0, r1, lsl #15
   5aee8:	adc	r2, r2, r2
   5aeec:	subcs	r0, r0, r1, lsl #15
   5aef0:	cmp	r0, r1, lsl #14
   5aef4:	adc	r2, r2, r2
   5aef8:	subcs	r0, r0, r1, lsl #14
   5aefc:	cmp	r0, r1, lsl #13
   5af00:	adc	r2, r2, r2
   5af04:	subcs	r0, r0, r1, lsl #13
   5af08:	cmp	r0, r1, lsl #12
   5af0c:	adc	r2, r2, r2
   5af10:	subcs	r0, r0, r1, lsl #12
   5af14:	cmp	r0, r1, lsl #11
   5af18:	adc	r2, r2, r2
   5af1c:	subcs	r0, r0, r1, lsl #11
   5af20:	cmp	r0, r1, lsl #10
   5af24:	adc	r2, r2, r2
   5af28:	subcs	r0, r0, r1, lsl #10
   5af2c:	cmp	r0, r1, lsl #9
   5af30:	adc	r2, r2, r2
   5af34:	subcs	r0, r0, r1, lsl #9
   5af38:	cmp	r0, r1, lsl #8
   5af3c:	adc	r2, r2, r2
   5af40:	subcs	r0, r0, r1, lsl #8
   5af44:	cmp	r0, r1, lsl #7
   5af48:	adc	r2, r2, r2
   5af4c:	subcs	r0, r0, r1, lsl #7
   5af50:	cmp	r0, r1, lsl #6
   5af54:	adc	r2, r2, r2
   5af58:	subcs	r0, r0, r1, lsl #6
   5af5c:	cmp	r0, r1, lsl #5
   5af60:	adc	r2, r2, r2
   5af64:	subcs	r0, r0, r1, lsl #5
   5af68:	cmp	r0, r1, lsl #4
   5af6c:	adc	r2, r2, r2
   5af70:	subcs	r0, r0, r1, lsl #4
   5af74:	cmp	r0, r1, lsl #3
   5af78:	adc	r2, r2, r2
   5af7c:	subcs	r0, r0, r1, lsl #3
   5af80:	cmp	r0, r1, lsl #2
   5af84:	adc	r2, r2, r2
   5af88:	subcs	r0, r0, r1, lsl #2
   5af8c:	cmp	r0, r1, lsl #1
   5af90:	adc	r2, r2, r2
   5af94:	subcs	r0, r0, r1, lsl #1
   5af98:	cmp	r0, r1
   5af9c:	adc	r2, r2, r2
   5afa0:	subcs	r0, r0, r1
   5afa4:	mov	r0, r2
   5afa8:	bx	lr
   5afac:	moveq	r0, #1
   5afb0:	movne	r0, #0
   5afb4:	bx	lr
   5afb8:	clz	r2, r1
   5afbc:	rsb	r2, r2, #31
   5afc0:	lsr	r0, r0, r2
   5afc4:	bx	lr
   5afc8:	cmp	r0, #0
   5afcc:	mvnne	r0, #0
   5afd0:	b	5b344 <ftello64@plt+0x475f0>
   5afd4:	cmp	r1, #0
   5afd8:	beq	5afc8 <ftello64@plt+0x47274>
   5afdc:	push	{r0, r1, lr}
   5afe0:	bl	5ade8 <ftello64@plt+0x47094>
   5afe4:	pop	{r1, r2, lr}
   5afe8:	mul	r3, r2, r0
   5afec:	sub	r1, r1, r3
   5aff0:	bx	lr
   5aff4:	cmp	r1, #0
   5aff8:	beq	5b204 <ftello64@plt+0x474b0>
   5affc:	eor	ip, r0, r1
   5b000:	rsbmi	r1, r1, #0
   5b004:	subs	r2, r1, #1
   5b008:	beq	5b1d0 <ftello64@plt+0x4747c>
   5b00c:	movs	r3, r0
   5b010:	rsbmi	r3, r0, #0
   5b014:	cmp	r3, r1
   5b018:	bls	5b1dc <ftello64@plt+0x47488>
   5b01c:	tst	r1, r2
   5b020:	beq	5b1ec <ftello64@plt+0x47498>
   5b024:	clz	r2, r3
   5b028:	clz	r0, r1
   5b02c:	sub	r2, r0, r2
   5b030:	rsbs	r2, r2, #31
   5b034:	addne	r2, r2, r2, lsl #1
   5b038:	mov	r0, #0
   5b03c:	addne	pc, pc, r2, lsl #2
   5b040:	nop			; (mov r0, r0)
   5b044:	cmp	r3, r1, lsl #31
   5b048:	adc	r0, r0, r0
   5b04c:	subcs	r3, r3, r1, lsl #31
   5b050:	cmp	r3, r1, lsl #30
   5b054:	adc	r0, r0, r0
   5b058:	subcs	r3, r3, r1, lsl #30
   5b05c:	cmp	r3, r1, lsl #29
   5b060:	adc	r0, r0, r0
   5b064:	subcs	r3, r3, r1, lsl #29
   5b068:	cmp	r3, r1, lsl #28
   5b06c:	adc	r0, r0, r0
   5b070:	subcs	r3, r3, r1, lsl #28
   5b074:	cmp	r3, r1, lsl #27
   5b078:	adc	r0, r0, r0
   5b07c:	subcs	r3, r3, r1, lsl #27
   5b080:	cmp	r3, r1, lsl #26
   5b084:	adc	r0, r0, r0
   5b088:	subcs	r3, r3, r1, lsl #26
   5b08c:	cmp	r3, r1, lsl #25
   5b090:	adc	r0, r0, r0
   5b094:	subcs	r3, r3, r1, lsl #25
   5b098:	cmp	r3, r1, lsl #24
   5b09c:	adc	r0, r0, r0
   5b0a0:	subcs	r3, r3, r1, lsl #24
   5b0a4:	cmp	r3, r1, lsl #23
   5b0a8:	adc	r0, r0, r0
   5b0ac:	subcs	r3, r3, r1, lsl #23
   5b0b0:	cmp	r3, r1, lsl #22
   5b0b4:	adc	r0, r0, r0
   5b0b8:	subcs	r3, r3, r1, lsl #22
   5b0bc:	cmp	r3, r1, lsl #21
   5b0c0:	adc	r0, r0, r0
   5b0c4:	subcs	r3, r3, r1, lsl #21
   5b0c8:	cmp	r3, r1, lsl #20
   5b0cc:	adc	r0, r0, r0
   5b0d0:	subcs	r3, r3, r1, lsl #20
   5b0d4:	cmp	r3, r1, lsl #19
   5b0d8:	adc	r0, r0, r0
   5b0dc:	subcs	r3, r3, r1, lsl #19
   5b0e0:	cmp	r3, r1, lsl #18
   5b0e4:	adc	r0, r0, r0
   5b0e8:	subcs	r3, r3, r1, lsl #18
   5b0ec:	cmp	r3, r1, lsl #17
   5b0f0:	adc	r0, r0, r0
   5b0f4:	subcs	r3, r3, r1, lsl #17
   5b0f8:	cmp	r3, r1, lsl #16
   5b0fc:	adc	r0, r0, r0
   5b100:	subcs	r3, r3, r1, lsl #16
   5b104:	cmp	r3, r1, lsl #15
   5b108:	adc	r0, r0, r0
   5b10c:	subcs	r3, r3, r1, lsl #15
   5b110:	cmp	r3, r1, lsl #14
   5b114:	adc	r0, r0, r0
   5b118:	subcs	r3, r3, r1, lsl #14
   5b11c:	cmp	r3, r1, lsl #13
   5b120:	adc	r0, r0, r0
   5b124:	subcs	r3, r3, r1, lsl #13
   5b128:	cmp	r3, r1, lsl #12
   5b12c:	adc	r0, r0, r0
   5b130:	subcs	r3, r3, r1, lsl #12
   5b134:	cmp	r3, r1, lsl #11
   5b138:	adc	r0, r0, r0
   5b13c:	subcs	r3, r3, r1, lsl #11
   5b140:	cmp	r3, r1, lsl #10
   5b144:	adc	r0, r0, r0
   5b148:	subcs	r3, r3, r1, lsl #10
   5b14c:	cmp	r3, r1, lsl #9
   5b150:	adc	r0, r0, r0
   5b154:	subcs	r3, r3, r1, lsl #9
   5b158:	cmp	r3, r1, lsl #8
   5b15c:	adc	r0, r0, r0
   5b160:	subcs	r3, r3, r1, lsl #8
   5b164:	cmp	r3, r1, lsl #7
   5b168:	adc	r0, r0, r0
   5b16c:	subcs	r3, r3, r1, lsl #7
   5b170:	cmp	r3, r1, lsl #6
   5b174:	adc	r0, r0, r0
   5b178:	subcs	r3, r3, r1, lsl #6
   5b17c:	cmp	r3, r1, lsl #5
   5b180:	adc	r0, r0, r0
   5b184:	subcs	r3, r3, r1, lsl #5
   5b188:	cmp	r3, r1, lsl #4
   5b18c:	adc	r0, r0, r0
   5b190:	subcs	r3, r3, r1, lsl #4
   5b194:	cmp	r3, r1, lsl #3
   5b198:	adc	r0, r0, r0
   5b19c:	subcs	r3, r3, r1, lsl #3
   5b1a0:	cmp	r3, r1, lsl #2
   5b1a4:	adc	r0, r0, r0
   5b1a8:	subcs	r3, r3, r1, lsl #2
   5b1ac:	cmp	r3, r1, lsl #1
   5b1b0:	adc	r0, r0, r0
   5b1b4:	subcs	r3, r3, r1, lsl #1
   5b1b8:	cmp	r3, r1
   5b1bc:	adc	r0, r0, r0
   5b1c0:	subcs	r3, r3, r1
   5b1c4:	cmp	ip, #0
   5b1c8:	rsbmi	r0, r0, #0
   5b1cc:	bx	lr
   5b1d0:	teq	ip, r0
   5b1d4:	rsbmi	r0, r0, #0
   5b1d8:	bx	lr
   5b1dc:	movcc	r0, #0
   5b1e0:	asreq	r0, ip, #31
   5b1e4:	orreq	r0, r0, #1
   5b1e8:	bx	lr
   5b1ec:	clz	r2, r1
   5b1f0:	rsb	r2, r2, #31
   5b1f4:	cmp	ip, #0
   5b1f8:	lsr	r0, r3, r2
   5b1fc:	rsbmi	r0, r0, #0
   5b200:	bx	lr
   5b204:	cmp	r0, #0
   5b208:	mvngt	r0, #-2147483648	; 0x80000000
   5b20c:	movlt	r0, #-2147483648	; 0x80000000
   5b210:	b	5b344 <ftello64@plt+0x475f0>
   5b214:	cmp	r1, #0
   5b218:	beq	5b204 <ftello64@plt+0x474b0>
   5b21c:	push	{r0, r1, lr}
   5b220:	bl	5affc <ftello64@plt+0x472a8>
   5b224:	pop	{r1, r2, lr}
   5b228:	mul	r3, r2, r0
   5b22c:	sub	r1, r1, r3
   5b230:	bx	lr
   5b234:	cmp	r3, #0
   5b238:	cmpeq	r2, #0
   5b23c:	bne	5b260 <ftello64@plt+0x4750c>
   5b240:	cmp	r1, #0
   5b244:	movlt	r1, #-2147483648	; 0x80000000
   5b248:	movlt	r0, #0
   5b24c:	blt	5b25c <ftello64@plt+0x47508>
   5b250:	cmpeq	r0, #0
   5b254:	mvnne	r1, #-2147483648	; 0x80000000
   5b258:	mvnne	r0, #0
   5b25c:	b	5b344 <ftello64@plt+0x475f0>
   5b260:	sub	sp, sp, #8
   5b264:	push	{sp, lr}
   5b268:	cmp	r1, #0
   5b26c:	blt	5b28c <ftello64@plt+0x47538>
   5b270:	cmp	r3, #0
   5b274:	blt	5b2c0 <ftello64@plt+0x4756c>
   5b278:	bl	5b354 <ftello64@plt+0x47600>
   5b27c:	ldr	lr, [sp, #4]
   5b280:	add	sp, sp, #8
   5b284:	pop	{r2, r3}
   5b288:	bx	lr
   5b28c:	rsbs	r0, r0, #0
   5b290:	sbc	r1, r1, r1, lsl #1
   5b294:	cmp	r3, #0
   5b298:	blt	5b2e4 <ftello64@plt+0x47590>
   5b29c:	bl	5b354 <ftello64@plt+0x47600>
   5b2a0:	ldr	lr, [sp, #4]
   5b2a4:	add	sp, sp, #8
   5b2a8:	pop	{r2, r3}
   5b2ac:	rsbs	r0, r0, #0
   5b2b0:	sbc	r1, r1, r1, lsl #1
   5b2b4:	rsbs	r2, r2, #0
   5b2b8:	sbc	r3, r3, r3, lsl #1
   5b2bc:	bx	lr
   5b2c0:	rsbs	r2, r2, #0
   5b2c4:	sbc	r3, r3, r3, lsl #1
   5b2c8:	bl	5b354 <ftello64@plt+0x47600>
   5b2cc:	ldr	lr, [sp, #4]
   5b2d0:	add	sp, sp, #8
   5b2d4:	pop	{r2, r3}
   5b2d8:	rsbs	r0, r0, #0
   5b2dc:	sbc	r1, r1, r1, lsl #1
   5b2e0:	bx	lr
   5b2e4:	rsbs	r2, r2, #0
   5b2e8:	sbc	r3, r3, r3, lsl #1
   5b2ec:	bl	5b354 <ftello64@plt+0x47600>
   5b2f0:	ldr	lr, [sp, #4]
   5b2f4:	add	sp, sp, #8
   5b2f8:	pop	{r2, r3}
   5b2fc:	rsbs	r2, r2, #0
   5b300:	sbc	r3, r3, r3, lsl #1
   5b304:	bx	lr
   5b308:	cmp	r3, #0
   5b30c:	cmpeq	r2, #0
   5b310:	bne	5b328 <ftello64@plt+0x475d4>
   5b314:	cmp	r1, #0
   5b318:	cmpeq	r0, #0
   5b31c:	mvnne	r1, #0
   5b320:	mvnne	r0, #0
   5b324:	b	5b344 <ftello64@plt+0x475f0>
   5b328:	sub	sp, sp, #8
   5b32c:	push	{sp, lr}
   5b330:	bl	5b354 <ftello64@plt+0x47600>
   5b334:	ldr	lr, [sp, #4]
   5b338:	add	sp, sp, #8
   5b33c:	pop	{r2, r3}
   5b340:	bx	lr
   5b344:	push	{r1, lr}
   5b348:	mov	r0, #8
   5b34c:	bl	131fc <raise@plt>
   5b350:	pop	{r1, pc}
   5b354:	cmp	r1, r3
   5b358:	cmpeq	r0, r2
   5b35c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5b360:	mov	r4, r0
   5b364:	movcc	r0, #0
   5b368:	mov	r5, r1
   5b36c:	ldr	lr, [sp, #36]	; 0x24
   5b370:	movcc	r1, r0
   5b374:	bcc	5b470 <ftello64@plt+0x4771c>
   5b378:	cmp	r3, #0
   5b37c:	clzeq	ip, r2
   5b380:	clzne	ip, r3
   5b384:	addeq	ip, ip, #32
   5b388:	cmp	r5, #0
   5b38c:	clzeq	r1, r4
   5b390:	addeq	r1, r1, #32
   5b394:	clzne	r1, r5
   5b398:	sub	ip, ip, r1
   5b39c:	sub	sl, ip, #32
   5b3a0:	lsl	r9, r3, ip
   5b3a4:	rsb	fp, ip, #32
   5b3a8:	orr	r9, r9, r2, lsl sl
   5b3ac:	orr	r9, r9, r2, lsr fp
   5b3b0:	lsl	r8, r2, ip
   5b3b4:	cmp	r5, r9
   5b3b8:	cmpeq	r4, r8
   5b3bc:	movcc	r0, #0
   5b3c0:	movcc	r1, r0
   5b3c4:	bcc	5b3e0 <ftello64@plt+0x4768c>
   5b3c8:	mov	r0, #1
   5b3cc:	subs	r4, r4, r8
   5b3d0:	lsl	r1, r0, sl
   5b3d4:	orr	r1, r1, r0, lsr fp
   5b3d8:	lsl	r0, r0, ip
   5b3dc:	sbc	r5, r5, r9
   5b3e0:	cmp	ip, #0
   5b3e4:	beq	5b470 <ftello64@plt+0x4771c>
   5b3e8:	lsr	r6, r8, #1
   5b3ec:	orr	r6, r6, r9, lsl #31
   5b3f0:	lsr	r7, r9, #1
   5b3f4:	mov	r2, ip
   5b3f8:	b	5b41c <ftello64@plt+0x476c8>
   5b3fc:	subs	r3, r4, r6
   5b400:	sbc	r8, r5, r7
   5b404:	adds	r3, r3, r3
   5b408:	adc	r8, r8, r8
   5b40c:	adds	r4, r3, #1
   5b410:	adc	r5, r8, #0
   5b414:	subs	r2, r2, #1
   5b418:	beq	5b438 <ftello64@plt+0x476e4>
   5b41c:	cmp	r5, r7
   5b420:	cmpeq	r4, r6
   5b424:	bcs	5b3fc <ftello64@plt+0x476a8>
   5b428:	adds	r4, r4, r4
   5b42c:	adc	r5, r5, r5
   5b430:	subs	r2, r2, #1
   5b434:	bne	5b41c <ftello64@plt+0x476c8>
   5b438:	lsr	r3, r4, ip
   5b43c:	orr	r3, r3, r5, lsl fp
   5b440:	lsr	r2, r5, ip
   5b444:	orr	r3, r3, r5, lsr sl
   5b448:	adds	r0, r0, r4
   5b44c:	mov	r4, r3
   5b450:	lsl	r3, r2, ip
   5b454:	orr	r3, r3, r4, lsl sl
   5b458:	lsl	ip, r4, ip
   5b45c:	orr	r3, r3, r4, lsr fp
   5b460:	adc	r1, r1, r5
   5b464:	subs	r0, r0, ip
   5b468:	mov	r5, r2
   5b46c:	sbc	r1, r1, r3
   5b470:	cmp	lr, #0
   5b474:	strdne	r4, [lr]
   5b478:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5b47c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5b480:	mov	r7, r0
   5b484:	ldr	r6, [pc, #72]	; 5b4d4 <ftello64@plt+0x47780>
   5b488:	ldr	r5, [pc, #72]	; 5b4d8 <ftello64@plt+0x47784>
   5b48c:	add	r6, pc, r6
   5b490:	add	r5, pc, r5
   5b494:	sub	r6, r6, r5
   5b498:	mov	r8, r1
   5b49c:	mov	r9, r2
   5b4a0:	bl	131a0 <gcry_mpi_get_nbits@plt-0x20>
   5b4a4:	asrs	r6, r6, #2
   5b4a8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   5b4ac:	mov	r4, #0
   5b4b0:	add	r4, r4, #1
   5b4b4:	ldr	r3, [r5], #4
   5b4b8:	mov	r2, r9
   5b4bc:	mov	r1, r8
   5b4c0:	mov	r0, r7
   5b4c4:	blx	r3
   5b4c8:	cmp	r6, r4
   5b4cc:	bne	5b4b0 <ftello64@plt+0x4775c>
   5b4d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5b4d4:	andeq	fp, r1, r0, asr r5
   5b4d8:	andeq	fp, r1, r8, asr #10
   5b4dc:	bx	lr
   5b4e0:	ldr	r3, [pc, #12]	; 5b4f4 <ftello64@plt+0x477a0>
   5b4e4:	mov	r1, #0
   5b4e8:	add	r3, pc, r3
   5b4ec:	ldr	r2, [r3]
   5b4f0:	b	138e0 <__cxa_atexit@plt>
   5b4f4:	andeq	fp, r1, r4, lsl fp

Disassembly of section .fini:

0005b4f8 <.fini>:
   5b4f8:	push	{r3, lr}
   5b4fc:	pop	{r3, pc}
