INFO: [HLS 200-10] Running '/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'minsikky' on host 'vlsipool-j12.eecs.umich.edu' (Linux_x86_64 version 4.18.0-513.9.1.el8_9.x86_64) on Wed Aug 14 16:54:31 EDT 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.9 (Ootpa)"
INFO: [HLS 200-10] In directory '/net/higgins/z/minsikky/PDES-FPGA-VITIS'
Sourcing Tcl script '/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project pdes_fpga_vitis 
INFO: [HLS 200-10] Opening project '/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis'.
INFO: [HLS 200-1510] Running: set_top lpcore_top 
INFO: [HLS 200-1510] Running: add_files cpp/CancellationUnit.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/CancellationUnit.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/CancellationUnit.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/CancellationUnit.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/CommitControlDummy.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/CommitControlDummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/CommitControlDummy.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/CommitControlDummy.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventProcessor.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventProcessor.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventProcessor.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventProcessor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventQueue.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventQueue.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventQueue.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventQueue.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventRouter.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventRouter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/EventRouter.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/EventRouter.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LFSR_PRNG.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LFSR_PRNG.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LFSR_PRNG.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LFSR_PRNG.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCore.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCore.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPCore.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPCore.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPMapping.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPMapping.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/LPMapping.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/LPMapping.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/RollbackControl.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/RollbackControl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/RollbackControl.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/RollbackControl.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/StateBuffer.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/StateBuffer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/StateBuffer.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/StateBuffer.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/VirtualLP.cpp 
INFO: [HLS 200-10] Adding design file 'cpp/VirtualLP.cpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/VirtualLP.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/VirtualLP.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/constants.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/constants.hpp' to the project
INFO: [HLS 200-1510] Running: add_files cpp/sys_defs.hpp 
INFO: [HLS 200-10] Adding design file 'cpp/sys_defs.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cpp/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cpp/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 755.516 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CommitControlDummy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 41.73 seconds. CPU system time: 6.08 seconds. Elapsed time: 49.27 seconds; current allocated memory: 757.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' (cpp/sys_defs.hpp:25:0)
INFO: [HLS 214-178] Inlining function 'EventQueueEntry::EventQueueEntry() (.582.591.600.609.618.627.636.645.654.663.672.681.690.699.708.717.726.735.744.753.762.771.780.789.798.807)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::reset() (.411.417.423.429.435.441.447.453.459.465.471.477.483.489.495.501.507.513.519.525.531.537.543.549.555.561.567.573.579.588.597.606.615.624.633.642.651.660.669.678.687.696.705.714.723.732.741.750.759.768.777.786.795.804)' into 'EventQueue::EventQueue()' (cpp/EventQueue.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::reset()' into 'StateBuffer::StateBuffer()' (cpp/StateBuffer.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' (cpp/CancellationUnit.hpp:12:0)
INFO: [HLS 214-178] Inlining function 'CancellationEntry::CancellationEntry() (.150.159.168.177.186.198.210.222.234.246.258.270.282.294.306.318.330.342.354.366.378.390.402)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::reset() (.51.57.63.69.75.81.87.93.99.105.111.117.123.129.135.141.147.156.165.174.183.195.207.219.231.243.255.267.279.291.303.315.327.339.351.363.375.387.399)' into 'CancellationUnit::CancellationUnit()' (cpp/CancellationUnit.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::LFSR_PRNG(ap_uint<8>)' into 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::add_generator(ap_uint<8>)' into 'add_lfsr_prng(ap_uint<8>)' (cpp/LFSR_PRNG.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'add_lfsr_prng(ap_uint<8>)' into 'EventProcessor::EventProcessor(ap_uint<8>)' (cpp/EventProcessor.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::EventQueue()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::StateBuffer()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::CancellationUnit()' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'VirtualLP::VirtualLP(int, unsigned int)' into 'LPCore::LPCore(ap_uint<8>)' (cpp/LPCore.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'LPCore::LPCore(ap_uint<8>)' into '__cxx_global_var_init.1.60' (cpp/CancellationUnit.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:59:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.1031.1040.1049)' into 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.1028.1037.1046)' into 'lfsr_random(int)' (cpp/LFSR_PRNG.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'lfsr_random(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'EventProcessor::EventProcessor(ap_uint<8>)' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:33:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.189.201.213.225.237.249.261.273.285.297.309.321.333.345.357.369.381.393.405)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:50:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:82:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:89:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:85:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:84:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:83:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:88:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:87:26)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:86:32)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'commit_time_stream' with compact=bit mode in 32-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_output_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'output_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'enqueue_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'anti_message_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_full_stream' with compact=bit mode in 1-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'init_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.cpp:124:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.49 seconds. CPU system time: 0.84 seconds. Elapsed time: 12.51 seconds; current allocated memory: 759.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 792.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 838.441 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'
	 'rollback_control_top'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:8:9)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 901.836 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'g_multi_prng.generators.state.V' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.event.send_time.V' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [HLS 200-657] Generating channel event_queue_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel cancellation_unit_rollback_info_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-649] ap_ctrl_none interface is illegal for lpcore_kernel<0> because it is instantiated in a sequential context
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lpcore_top' ...
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUdEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rollback_control_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rollback_control_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/init_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/event_queue_full_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/anti_message_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/enqueue_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/output_event_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/cancellation_unit_output_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lpcore_top/commit_time_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lpcore_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.085 GB.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lp_heads_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_event_queue_top_0_s_event_queue_lvt_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'lpcore_top_process_event_event_processor_prng_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_process_event_g_multi_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTObkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOcud_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'lpcore_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(lpcore_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(lpcore_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(lpcore_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(lpcore_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(lpcore_top_fifo_w80_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(lpcore_top_fifo_w209_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(lpcore_top_fifo_w129_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(lpcore_top_fifo_w48_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.38 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.098 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lpcore_top.
INFO: [VLOG 209-307] Generating Verilog RTL for lpcore_top.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61.73 seconds. CPU system time: 7.4 seconds. Elapsed time: 74.38 seconds; current allocated memory: 370.316 MB.
INFO: [HLS 200-112] Total CPU user time: 65.66 seconds. Total CPU system time: 8.08 seconds. Total elapsed time: 77.29 seconds; peak allocated memory: 1.099 GB.
