<profile>

<section name = "Vitis HLS Report for 'src_loop_proc'" level="0">
<item name = "Date">Tue Jul 27 20:14:35 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">mapchip_color</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 657, 0.180 us, 6.570 us, 18, 657, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- src_loop">2, 641, 3, 1, 1, 1 ~ 640, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 285, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 495, 150, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 240, -</column>
<column name="Register">-, -, 723, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_62_2_1_U34">mul_32ns_32ns_62_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U32">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U33">mul_32s_32s_32_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln208_fu_212_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln324_1_fu_232_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln324_fu_220_p2">+, 0, 0, 69, 62, 62</column>
<column name="add_ln77_fu_257_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_i_fu_192_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_fu_263_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">87, 18, 1, 18</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_x_phi_fu_180_p4">9, 2, 32, 64</column>
<column name="id_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_blk_n">9, 2, 1, 2</column>
<column name="mapchip_draw_xsize_out_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxheight_blk_n">9, 2, 1, 2</column>
<column name="mapchip_maxwidth_blk_n">9, 2, 1, 2</column>
<column name="src_blk_n_AR">9, 2, 1, 2</column>
<column name="src_blk_n_R">9, 2, 1, 2</column>
<column name="srcin_blk_n">9, 2, 1, 2</column>
<column name="x_reg_176">9, 2, 32, 64</column>
<column name="xstart_pos_blk_n">9, 2, 1, 2</column>
<column name="y_blk_n">9, 2, 1, 2</column>
<column name="y_out_blk_n">9, 2, 1, 2</column>
<column name="ystart_pos_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln324_reg_345">62, 0, 62, 0</column>
<column name="add_ln77_reg_356">32, 0, 32, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln878_reg_361">1, 0, 1, 0</column>
<column name="icmp_ln878_reg_361_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="id_read_reg_279">32, 0, 32, 0</column>
<column name="mapchip_draw_xsize_read_reg_273">32, 0, 32, 0</column>
<column name="mapchip_maxheight_read_reg_284">32, 0, 32, 0</column>
<column name="mapchip_maxwidth_read_reg_294">32, 0, 32, 0</column>
<column name="mul_ln208_reg_315">32, 0, 32, 0</column>
<column name="mul_ln534_reg_340">62, 0, 62, 0</column>
<column name="src_addr_read_reg_365">32, 0, 32, 0</column>
<column name="src_addr_reg_350">64, 0, 64, 0</column>
<column name="srcin_read_reg_310">64, 0, 64, 0</column>
<column name="tmp6_i_reg_335">32, 0, 32, 0</column>
<column name="tmp_i_reg_320">32, 0, 32, 0</column>
<column name="x_reg_176">32, 0, 32, 0</column>
<column name="x_reg_176_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="xstart_pos_read_reg_300">32, 0, 32, 0</column>
<column name="y_read_reg_305">32, 0, 32, 0</column>
<column name="ystart_pos_read_reg_289">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, src_loop_proc, return value</column>
<column name="mapchip_draw_xsize_dout">in, 32, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_empty_n">in, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="mapchip_draw_xsize_read">out, 1, ap_fifo, mapchip_draw_xsize, pointer</column>
<column name="id_dout">in, 32, ap_fifo, id, pointer</column>
<column name="id_empty_n">in, 1, ap_fifo, id, pointer</column>
<column name="id_read">out, 1, ap_fifo, id, pointer</column>
<column name="mapchip_maxheight_dout">in, 32, ap_fifo, mapchip_maxheight, pointer</column>
<column name="mapchip_maxheight_empty_n">in, 1, ap_fifo, mapchip_maxheight, pointer</column>
<column name="mapchip_maxheight_read">out, 1, ap_fifo, mapchip_maxheight, pointer</column>
<column name="ystart_pos_dout">in, 32, ap_fifo, ystart_pos, pointer</column>
<column name="ystart_pos_empty_n">in, 1, ap_fifo, ystart_pos, pointer</column>
<column name="ystart_pos_read">out, 1, ap_fifo, ystart_pos, pointer</column>
<column name="mapchip_maxwidth_dout">in, 32, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="mapchip_maxwidth_empty_n">in, 1, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="mapchip_maxwidth_read">out, 1, ap_fifo, mapchip_maxwidth, pointer</column>
<column name="xstart_pos_dout">in, 32, ap_fifo, xstart_pos, pointer</column>
<column name="xstart_pos_empty_n">in, 1, ap_fifo, xstart_pos, pointer</column>
<column name="xstart_pos_read">out, 1, ap_fifo, xstart_pos, pointer</column>
<column name="y_dout">in, 32, ap_fifo, y, pointer</column>
<column name="y_empty_n">in, 1, ap_fifo, y, pointer</column>
<column name="y_read">out, 1, ap_fifo, y, pointer</column>
<column name="srcin_dout">in, 64, ap_fifo, srcin, pointer</column>
<column name="srcin_empty_n">in, 1, ap_fifo, srcin, pointer</column>
<column name="srcin_read">out, 1, ap_fifo, srcin, pointer</column>
<column name="m_axi_src_AWVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_AWID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_AWLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_AWSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_AWCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_AWQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_AWUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WDATA">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_WSTRB">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_WLAST">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_WUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARVALID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARREADY">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARADDR">out, 64, m_axi, src, pointer</column>
<column name="m_axi_src_ARID">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_ARLEN">out, 32, m_axi, src, pointer</column>
<column name="m_axi_src_ARSIZE">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARBURST">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARLOCK">out, 2, m_axi, src, pointer</column>
<column name="m_axi_src_ARCACHE">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARPROT">out, 3, m_axi, src, pointer</column>
<column name="m_axi_src_ARQOS">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARREGION">out, 4, m_axi, src, pointer</column>
<column name="m_axi_src_ARUSER">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RDATA">in, 32, m_axi, src, pointer</column>
<column name="m_axi_src_RLAST">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RUSER">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_RRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BVALID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BREADY">out, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BRESP">in, 2, m_axi, src, pointer</column>
<column name="m_axi_src_BID">in, 1, m_axi, src, pointer</column>
<column name="m_axi_src_BUSER">in, 1, m_axi, src, pointer</column>
<column name="src_V1_address0">out, 10, ap_memory, src_V1, array</column>
<column name="src_V1_ce0">out, 1, ap_memory, src_V1, array</column>
<column name="src_V1_we0">out, 1, ap_memory, src_V1, array</column>
<column name="src_V1_d0">out, 32, ap_memory, src_V1, array</column>
<column name="mapchip_draw_xsize_out_din">out, 32, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_full_n">in, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="mapchip_draw_xsize_out_write">out, 1, ap_fifo, mapchip_draw_xsize_out, pointer</column>
<column name="y_out_din">out, 32, ap_fifo, y_out, pointer</column>
<column name="y_out_full_n">in, 1, ap_fifo, y_out, pointer</column>
<column name="y_out_write">out, 1, ap_fifo, y_out, pointer</column>
</table>
</item>
</section>
</profile>
