<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>System Verilog语法记录 | ForeverYolo的博客</title><meta name="author" content="ForeverYolo"><meta name="copyright" content="ForeverYolo"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="前言System Verilog作为Verilog HDL的升级，对于我们开发FPGA是有非常大的帮助的，可以大大减轻码量，减少错误的产生。 由于龙芯杯的缘故，我们小组在商议后决定使用System Verilog来开发CPU，所以在此重拾计组，学习System Verilog并记录，方便后续翻看和为后来人抛砖引玉。TIPS:学习这篇博客需要默认会Verilog HDL  logic对verilog">
<meta property="og:type" content="article">
<meta property="og:title" content="System Verilog语法记录">
<meta property="og:url" content="https://foreveryolo.github.io/posts/23273/index.html">
<meta property="og:site_name" content="ForeverYolo的博客">
<meta property="og:description" content="前言System Verilog作为Verilog HDL的升级，对于我们开发FPGA是有非常大的帮助的，可以大大减轻码量，减少错误的产生。 由于龙芯杯的缘故，我们小组在商议后决定使用System Verilog来开发CPU，所以在此重拾计组，学习System Verilog并记录，方便后续翻看和为后来人抛砖引玉。TIPS:学习这篇博客需要默认会Verilog HDL  logic对verilog">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s1.ax1x.com/2023/04/15/p9p9JO0.jpg">
<meta property="article:published_time" content="2023-04-15T05:13:36.000Z">
<meta property="article:modified_time" content="2023-04-22T13:31:26.989Z">
<meta property="article:author" content="ForeverYolo">
<meta property="article:tag" content="记忆留存">
<meta property="article:tag" content="语言学习">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s1.ax1x.com/2023/04/15/p9p9JO0.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://foreveryolo.github.io/posts/23273/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  }
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'System Verilog语法记录',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-04-22 21:31:26'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/iconfont.css"><link rel="stylesheet" href="/css/myStyle.css"><link rel="stylesheet" href="/css/myIco.css"><link rel="stylesheet" href="/css/fontsetting.css"><script defer src="/live2d-widget-master/autoload.js"></script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">28</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">23</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间线</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 休闲</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/books/"><i class="fa-fw fas fa-video"></i><span> 书籍</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s1.ax1x.com/2023/04/15/p9p9JO0.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="ForeverYolo的博客"><span class="site-name">ForeverYolo的博客</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间线</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 休闲</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/books/"><i class="fa-fw fas fa-video"></i><span> 书籍</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">System Verilog语法记录</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-04-15T05:13:36.000Z" title="发表于 2023-04-15 13:13:36">2023-04-15</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-04-22T13:31:26.989Z" title="更新于 2023-04-22 21:31:26">2023-04-22</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E9%BE%99%E8%8A%AF%E2%80%94%E2%80%94CPU%E6%89%A9%E5%B1%95%E8%AE%BE%E8%AE%A1/">龙芯——CPU扩展设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.1k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>7分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="System Verilog语法记录"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h1><p>System Verilog作为Verilog HDL的升级，对于我们开发FPGA是有非常大的帮助的，可以大大减轻码量，减少错误的产生。</p>
<p>由于龙芯杯的缘故，我们小组在商议后决定使用System Verilog来开发CPU，所以在此重拾计组，学习System Verilog并记录，方便后续翻看和为后来人抛砖引玉。<br><blockquote><p>TIPS:学习这篇博客需要默认会Verilog HDL</p>
</blockquote></p>
<h1 id="logic"><a href="#logic" class="headerlink" title="logic"></a>logic</h1><p>对verilog的初学者来说，我们常常面临两种数据类型的选择——wire和reg，也常常纠结于在特定情况下选择哪一种数据类型比较合适的问题。</p>
<p>并且reg变量好像暗指用时序逻辑的触发器搭建的硬件“寄存器”，然而实际上，reg变量跟推断出的硬件没有任何关系,这种不一致也常常有着误导作用。</p>
<p>System Verilog使用更直观的logic关键字来描述通用的针对硬件的数据类型。我们将会看到你可以在过去verilog中用reg型或是wire型的地方用logic型来代替。编译器可自动推断logic是reg还是wire。</p>
<p>即logic是对reg，wire数据类型的改进，使得它除了作为一个变量之外，还可以被连续赋值、门单元和模块所驱动，显然，logic是一个更合适的名字。</p>
<p>但以上的等同是在单驱动的情况下，因为logic只允许一个输入,wire则无此限制。所以如果是多驱动的情况下，logic和wire就不等同了。</p>
<p style="color: #FF0000;">省流:你可以简单认为logic是Verilog中wire和reg的平替。</p>

<h1 id="新状态"><a href="#新状态" class="headerlink" title="新状态"></a>新状态</h1><p>两态:0和1.<br>四态:0，1，x和z.<br>在Verilog中，所有的变量和数据类型都是四态。<br>在System Verilog中，则作出了区分。<br>四态的变量或数据类型可以接受两态的变量或数据类型。<br>两态的变量或数据类型也可以接受四态的变量或数据类型，只不过x,z会变为0.</p>
<h1 id="新变量"><a href="#新变量" class="headerlink" title="新变量"></a>新变量</h1><p>bit——1位两态整数。<br>byte——8位两态整数，类似于C语言的char。<br>shortint——16位两态整数，类似于C语言的short。<br>int——32位两态整数，类似于C语言的int。<br>longint——64位两态整数，类似于C语言的longlong。</p>
<h1 id="always"><a href="#always" class="headerlink" title="always"></a>always</h1><p>在旧版本的Verilog中只有一个通用的always过程块，System Verilog中追加了三个具有更明确目的专用always块：always_ff, always_comb, always_latch.<br>与原始的always块一样，这三个新的东西也是无限循环过程块,即每一个仿真周期都执行。<br><div class="note blue icon-padding modern"><i class="note-icon fas fa-bullhorn"></i><p>那可能就有小问号要问了? 这System Verilog开发者是不是在梦游，这不多此一举吗？</p>
</div><br>那当然是有合理性的，三个新的always块是专门针对可综合性RTL逻辑建模而定义的：<br>always_comb用于可综合组合逻辑的建模<br>always_ff用于可综合组合逻辑的建模<br>always_latch用于锁存器的建模<br>这样从名字就可以清楚地知道设计者的设计意图。人和各种EDA工具都可以更准确地理解代码并作出正确而相互一致的判断。从而编译器可以根据你的always块的不同帮你判断是否存在一些问题。比如在always_comb里面失误被编译出了锁存器，这是为了你硬件设计少出问题的考虑。</p>
<p style="color: #FF0000;">省流:你可以简单认为always_comb是always @(*)的平替，always_ff @(posedge clk)是always @(posedge clk)的平替</p>

<h1 id="改进的case语句"><a href="#改进的case语句" class="headerlink" title="改进的case语句"></a>改进的case语句</h1><p>Verilog的case语句允许在多个选项中选择一个逻辑分支。<br>在System Verilog中，我们当然可以继续使用case语句，但是这里也引入了两种新的case语句：<br>unique case和priority case。</p>
<h2 id="unique"><a href="#unique" class="headerlink" title="unique"></a>unique</h2><p>该语句指定：<br>1.只有一个条件选项与条件表达式匹配。<br>2.必须有一个条件选项与条件表达式匹配。<br><div class="note warning flat"><p>这并不意味着我们不再需要default语句，相反，由于在复杂工程下我们很可能忘掉某些条件选项，所以default反而是必须的。这也同时为了防止锁存器的出现。</p>
</div><br>在这种语句下，每一个选项可以被并行执行判断，极大的提高了判断的效率。（简直是卷性能必备x）</p>
<h2 id="priority"><a href="#priority" class="headerlink" title="priority"></a>priority</h2><p>该语句指定：<br>1.至少有一个条件选项的值与条件表达式匹配。<br>2.如果有多个条件选项的值与条件表达式匹配，必须执行第一个匹配分支。<br>写法方面，由于这个和一般的case有所区别，所以给出样例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always_comb</span></span><br><span class="line">    <span class="keyword">priority</span> <span class="keyword">case</span> (<span class="number">1&#x27;b1</span>)</span><br><span class="line">        irq0: irq = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">        irq1: irq = <span class="number">4&#x27;b0010</span>;</span><br><span class="line">        irq2: irq = <span class="number">4&#x27;b0100</span>;</span><br><span class="line">        irq3: irq = <span class="number">4&#x27;b1000</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br></pre></td></tr></table></figure> 
<p>可以看出，常量取代了原来case中变量的位置，反而是变量取代了case中常量的位置。<br>这个可以取代对一个变量进行if,else if,else if,else的判断过程，（同样是卷性能必备x）</p>
<h1 id="全面C语言化"><a href="#全面C语言化" class="headerlink" title="全面C语言化"></a>全面C语言化</h1><p>System Verilog加入了很多十分类C的语句：</p>
<h2 id="break"><a href="#break" class="headerlink" title="break"></a>break</h2><p>类似于C语言,会立即终止循环的执行。</p>
<h2 id="continue"><a href="#continue" class="headerlink" title="continue"></a>continue</h2><p>类似于C语言,会跳转到循环的结尾然后执行循环控制。</p>
<h2 id="return"><a href="#return" class="headerlink" title="return"></a>return</h2><p>类似于C语言,用来从非空函数返回或从空函数或任务中跳出。</p>
<h2 id="typedef"><a href="#typedef" class="headerlink" title="typedef"></a>typedef</h2><p>System Verilog新增内容<br>基本格式为： typedef 已有类型 新类型<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] word_t;</span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] entry_t;</span><br><span class="line"><span class="keyword">typedef</span> entey_t[<span class="number">31</span>:<span class="number">0</span>] table_t; <span class="comment">//数组来了</span></span><br></pre></td></tr></table></figure></p>
<h2 id="struct"><a href="#struct" class="headerlink" title="struct"></a>struct</h2><p>System Verilog新增内容<br>结构体struct可以描述一组相关的数据。<br>以译码器为例，按以前Verilog写法，可能需要这样写：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] alufunc;</span><br><span class="line"><span class="keyword">logic</span> mem_read;</span><br><span class="line"><span class="keyword">logic</span> mem_write;</span><br><span class="line"><span class="keyword">logic</span> regwrite;</span><br><span class="line"><span class="keyword">logic</span> [<span class="number">6</span>:<span class="number">0</span>] control;</span><br><span class="line"><span class="keyword">assign</span> control = &#123;alufunc,mem_read,mem_write,regwrite&#125;;</span><br></pre></td></tr></table></figure><br>在System Verilog中，利用Struct我们可以这样写：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">struct</span> <span class="keyword">packed</span> &#123;</span><br><span class="line">    <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] alufunc;</span><br><span class="line">    <span class="keyword">logic</span> mem_read;</span><br><span class="line">    <span class="keyword">logic</span> mem_write;</span><br><span class="line">    <span class="keyword">logic</span> regwrite;</span><br><span class="line">&#125; control_t;</span><br><span class="line"></span><br><span class="line">control_t control = &#x27;&#123;<span class="number">4&#x27;b1111</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b1</span>&#125;; <span class="comment">//赋值</span></span><br><span class="line">control_t control = &#x27;&#123;alufenc : <span class="number">4&#x27;b1111</span>,mem_read : <span class="number">1&#x27;b0</span>, mem_write: <span class="number">1&#x27;b1</span>,regwrite : <span class="number">1&#x27;b1</span>&#125;; <span class="comment">//另一种赋值</span></span><br><span class="line"><span class="keyword">logic</span> regwrite;</span><br><span class="line"><span class="keyword">assign</span> regwrite = control<span class="variable">.regwrite</span>; <span class="comment">//使用</span></span><br></pre></td></tr></table></figure><br>从上面例子我们需要注意，System Verilog使用’{}符号包含数值列表，与{}拼接符作出区分。<br>第一种赋值方法需要我们按照结构体中元素定义顺序进行赋值，第二种则随意。</p>
<p>如果不用typedef进行包装struct，在System Verilog中则认为生成了一个这样的结构体变量，而不是定义。</p>
<h2 id="enum"><a href="#enum" class="headerlink" title="enum"></a>enum</h2><p>System Verilog新增内容<br>枚举类型用来帮助编码<br>以状态机为例，按以前Verilog写法，可能需要这样写：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> start 4&#x27;d1</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> add 4&#x27;d2</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">case</span> (State)</span><br><span class="line">    start: <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//...</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    add: <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//...</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure><br>在System Verilog中，我们可以利用enum这样写：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> <span class="keyword">logic</span> [<span class="number">3</span>:<span class="number">0</span>] &#123;</span><br><span class="line">    start,add</span><br><span class="line">&#125; State;</span><br><span class="line"></span><br><span class="line">State state;</span><br><span class="line"><span class="keyword">case</span> (state)</span><br><span class="line">    start: <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//...</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    add: <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//...</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure><br>enum类型的变量，赋值时只能用枚举项,枚举项名字不能相同。<br>enum类型定义时，如果不显示说明某一枚举项的值，则会从上到下从左到右对应0，1，2，3….<br><div class="note primary flat"><p>enum类型的变量，在Vivado仿真里会显示枚举项，比看magic number强多了。（debug必备啊）</p>
</div></p>
<h2 id="union"><a href="#union" class="headerlink" title="union"></a>union</h2><p>System Verilog新增内容<br>用于多周期处理器，节省空间<br>但我个人感觉不管是在C还是在System Verilog里面，它都挺没存在感的。<br>使用方法样例：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">typedef</span> <span class="keyword">union</span> <span class="keyword">packed</span> &#123;</span><br><span class="line">    <span class="keyword">struct</span> <span class="keyword">packed</span> &#123;</span><br><span class="line">        <span class="keyword">logic</span> zero;</span><br><span class="line">        <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] aluout;</span><br><span class="line">    &#125; alu;</span><br><span class="line">    <span class="keyword">struct</span> <span class="keyword">packed</span> &#123;</span><br><span class="line">        <span class="keyword">logic</span> branch_taken;</span><br><span class="line">        <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] pcbranch;</span><br><span class="line">    &#125; branch;</span><br><span class="line">    <span class="keyword">struct</span> <span class="keyword">packed</span> &#123;</span><br><span class="line">        <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">        <span class="keyword">logic</span> mem_read;</span><br><span class="line">    &#125; memory;</span><br><span class="line">&#125; result_t;</span><br><span class="line"></span><br><span class="line">result_t res;</span><br><span class="line"><span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] addr,aluout;</span><br><span class="line"><span class="keyword">assign</span> addr = res<span class="variable">.memory</span><span class="variable">.addrl</span> <span class="comment">//assign addr = res[32:1];</span></span><br><span class="line"><span class="keyword">assign</span> aluout = res<span class="variable">.alu</span><span class="variable">.aluout</span> <span class="comment">//assign aluout = res[31:0];</span></span><br></pre></td></tr></table></figure><br>需要注意的是，对每个Union里面的元素，必须要求位宽相同，这就是为什么在结构体alu里面我会补一个logic zero的原因。<br>对union类型的变量进行赋值时，要注意多驱动，因为赋值的可能是同一位。</p>
<h1 id="结语"><a href="#结语" class="headerlink" title="结语"></a>结语</h1><p>System Verilog还有很多很多零碎而又强大的功能提升，笔者以上所写为常用到的语法内容，更多的还请自行查阅，因为笔者也不会QAQ.当然,如果后面有好用的我还会更新的~</p>
<h1 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h1><p>《SystemVerilog 硬件设计及建模》，北航图书馆就有，不过目前都在我们小组手上（逃<br><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1XA41177of?p=12&amp;vd_source=ad41fc34282c1cadb72db3b9627f64c7">bilibili大学</a></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://foreveryolo.github.io">ForeverYolo</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://foreveryolo.github.io/posts/23273/">https://foreveryolo.github.io/posts/23273/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://foreveryolo.github.io" target="_blank">ForeverYolo的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%AE%B0%E5%BF%86%E7%95%99%E5%AD%98/">记忆留存</a><a class="post-meta__tags" href="/tags/%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/">语言学习</a></div><div class="post_share"><div class="social-share" data-image="https://s1.ax1x.com/2023/04/15/p9p9JO0.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/5500/" title="Unix 记忆留存 （一）"><img class="cover" src="https://s1.ax1x.com/2023/04/22/p9ZFK2R.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Unix 记忆留存 （一）</div></div></a></div><div class="next-post pull-right"><a href="/posts/37212/" title="Lab0实验报告"><img class="cover" src="https://s1.ax1x.com/2023/03/01/ppi6FFP.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Lab0实验报告</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/posts/37212/" title="Lab0实验报告"><img class="cover" src="https://s1.ax1x.com/2023/03/01/ppi6FFP.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-03-01</div><div class="title">Lab0实验报告</div></div></a></div><div><a href="/posts/50087/" title="Unix 记忆留存 （三）"><img class="cover" src="https://s1.ax1x.com/2023/04/27/p9QJwVI.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-04-27</div><div class="title">Unix 记忆留存 （三）</div></div></a></div><div><a href="/posts/53214/" title="Unix 记忆留存 （二）"><img class="cover" src="https://s1.ax1x.com/2023/04/26/p9KLouT.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-04-26</div><div class="title">Unix 记忆留存 （二）</div></div></a></div><div><a href="/posts/5500/" title="Unix 记忆留存 （一）"><img class="cover" src="https://s1.ax1x.com/2023/04/22/p9ZFK2R.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-04-22</div><div class="title">Unix 记忆留存 （一）</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="lv-container" data-id="city" data-uid="MTAyMC81ODA1MC8zNDUxMw"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">ForeverYolo</div><div class="author-info__description">这是ForeverYolo的博客网站</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">28</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">23</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">5</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/ForeverYolo/"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/ForeverYolo/" target="_blank" title=""><i class="fab fa-github"></i></a><a class="social-icon" href="tencent://message/?uin=2572131118&amp;Site=Sambow&amp;Menu=yes" target="_blank" title="QQ"><i class="iconfont icon-QQ"></i></a><a class="social-icon" href="mailto:2572131118@qq.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">北航在线打工人Orz</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">前言</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#logic"><span class="toc-number">2.</span> <span class="toc-text">logic</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%96%B0%E7%8A%B6%E6%80%81"><span class="toc-number">3.</span> <span class="toc-text">新状态</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%96%B0%E5%8F%98%E9%87%8F"><span class="toc-number">4.</span> <span class="toc-text">新变量</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#always"><span class="toc-number">5.</span> <span class="toc-text">always</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%94%B9%E8%BF%9B%E7%9A%84case%E8%AF%AD%E5%8F%A5"><span class="toc-number">6.</span> <span class="toc-text">改进的case语句</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#unique"><span class="toc-number">6.1.</span> <span class="toc-text">unique</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#priority"><span class="toc-number">6.2.</span> <span class="toc-text">priority</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%85%A8%E9%9D%A2C%E8%AF%AD%E8%A8%80%E5%8C%96"><span class="toc-number">7.</span> <span class="toc-text">全面C语言化</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#break"><span class="toc-number">7.1.</span> <span class="toc-text">break</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#continue"><span class="toc-number">7.2.</span> <span class="toc-text">continue</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#return"><span class="toc-number">7.3.</span> <span class="toc-text">return</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#typedef"><span class="toc-number">7.4.</span> <span class="toc-text">typedef</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#struct"><span class="toc-number">7.5.</span> <span class="toc-text">struct</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#enum"><span class="toc-number">7.6.</span> <span class="toc-text">enum</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#union"><span class="toc-number">7.7.</span> <span class="toc-text">union</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%BB%93%E8%AF%AD"><span class="toc-number">8.</span> <span class="toc-text">结语</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="toc-number">9.</span> <span class="toc-text">参考文献</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/posts/50087/" title="Unix 记忆留存 （三）"><img src="https://s1.ax1x.com/2023/04/27/p9QJwVI.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Unix 记忆留存 （三）"/></a><div class="content"><a class="title" href="/posts/50087/" title="Unix 记忆留存 （三）">Unix 记忆留存 （三）</a><time datetime="2023-04-27T09:34:55.000Z" title="发表于 2023-04-27 17:34:55">2023-04-27</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/53214/" title="Unix 记忆留存 （二）"><img src="https://s1.ax1x.com/2023/04/26/p9KLouT.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Unix 记忆留存 （二）"/></a><div class="content"><a class="title" href="/posts/53214/" title="Unix 记忆留存 （二）">Unix 记忆留存 （二）</a><time datetime="2023-04-26T07:42:19.000Z" title="发表于 2023-04-26 15:42:19">2023-04-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/5500/" title="Unix 记忆留存 （一）"><img src="https://s1.ax1x.com/2023/04/22/p9ZFK2R.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Unix 记忆留存 （一）"/></a><div class="content"><a class="title" href="/posts/5500/" title="Unix 记忆留存 （一）">Unix 记忆留存 （一）</a><time datetime="2023-04-22T13:21:52.000Z" title="发表于 2023-04-22 21:21:52">2023-04-22</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/23273/" title="System Verilog语法记录"><img src="https://s1.ax1x.com/2023/04/15/p9p9JO0.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="System Verilog语法记录"/></a><div class="content"><a class="title" href="/posts/23273/" title="System Verilog语法记录">System Verilog语法记录</a><time datetime="2023-04-15T05:13:36.000Z" title="发表于 2023-04-15 13:13:36">2023-04-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/posts/37212/" title="Lab0实验报告"><img src="https://s1.ax1x.com/2023/03/01/ppi6FFP.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Lab0实验报告"/></a><div class="content"><a class="title" href="/posts/37212/" title="Lab0实验报告">Lab0实验报告</a><time datetime="2023-03-01T10:23:27.000Z" title="发表于 2023-03-01 18:23:27">2023-03-01</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By ForeverYolo</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="/js/search/local-search.js"></script><div class="js-pjax"><script>function loadLivere () {
  if (typeof LivereTower === 'object') {
    window.LivereTower.init()
  }
  else {
    (function(d, s) {
        var j, e = d.getElementsByTagName(s)[0];
        if (typeof LivereTower === 'function') { return; }
        j = d.createElement(s);
        j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
        j.async = true;
        e.parentNode.insertBefore(j, e);
    })(document, 'script');
  }
}

if ('Livere' === 'Livere' || !false) {
  if (false) btf.loadComment(document.getElementById('lv-container'), loadLivere)
  else loadLivere()
}
else {
  function loadOtherComment () {
    loadLivere()
  }
}</script></div><script src="/js/jquery.js"></script><script src="/js/foot.js"></script><canvas class="fireworks" mobile="true"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="fluttering_ribbon" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.8" zIndex="-1" count="150" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-show-text.min.js" data-mobile="true" data-text="青青子衿，悠悠我心。,纵我不往，子宁不嗣音？,青青子佩，悠悠我思。,纵我不往，子宁不来？,挑兮达兮，在城阙兮。,一日不见，如三月兮。,野有蔓草，零露漙兮。,有美一人，清扬婉兮。,邂逅相遇，适我愿兮。,野有蔓草，零露瀼瀼。,有美一人，婉如清扬。,邂逅相遇，与子偕臧。,没啦！别点啦!要循环啦!" data-fontsize="20px" data-random="false" async="async"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>